-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

-- DATE "09/19/2013 13:38:43"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2_TOP IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_27 : IN std_logic;
	CLOCK_50 : IN std_logic;
	EXT_CLOCK : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LEDG : OUT std_logic_vector(8 DOWNTO 0);
	LEDR : OUT std_logic_vector(17 DOWNTO 0);
	UART_TXD : OUT std_logic;
	UART_RXD : IN std_logic;
	IRDA_TXD : OUT std_logic;
	IRDA_RXD : IN std_logic;
	DRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	DRAM_ADDR : OUT std_logic_vector(11 DOWNTO 0);
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_BA_0 : OUT std_logic;
	DRAM_BA_1 : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	FL_DQ : INOUT std_logic_vector(7 DOWNTO 0);
	FL_ADDR : OUT std_logic_vector(21 DOWNTO 0);
	FL_WE_N : OUT std_logic;
	FL_RST_N : OUT std_logic;
	FL_OE_N : OUT std_logic;
	FL_CE_N : OUT std_logic;
	SRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	SRAM_ADDR : OUT std_logic_vector(17 DOWNTO 0);
	SRAM_UB_N : OUT std_logic;
	SRAM_LB_N : OUT std_logic;
	SRAM_WE_N : OUT std_logic;
	SRAM_CE_N : OUT std_logic;
	SRAM_OE_N : OUT std_logic;
	OTG_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	OTG_ADDR : OUT std_logic_vector(1 DOWNTO 0);
	OTG_CS_N : OUT std_logic;
	OTG_RD_N : OUT std_logic;
	OTG_WR_N : OUT std_logic;
	OTG_RST_N : OUT std_logic;
	OTG_FSPEED : OUT std_logic;
	OTG_LSPEED : OUT std_logic;
	OTG_INT0 : IN std_logic;
	OTG_INT1 : IN std_logic;
	OTG_DREQ0 : IN std_logic;
	OTG_DREQ1 : IN std_logic;
	OTG_DACK0_N : OUT std_logic;
	OTG_DACK1_N : OUT std_logic;
	LCD_ON : OUT std_logic;
	LCD_BLON : OUT std_logic;
	LCD_RW : OUT std_logic;
	LCD_EN : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	SD_DAT : INOUT std_logic;
	SD_DAT3 : INOUT std_logic;
	SD_CMD : INOUT std_logic;
	SD_CLK : OUT std_logic;
	TDI : IN std_logic;
	TCK : IN std_logic;
	TCS : IN std_logic;
	TDO : OUT std_logic;
	I2C_SDAT : INOUT std_logic;
	I2C_SCLK : OUT std_logic;
	PS2_DAT : IN std_logic;
	PS2_CLK : IN std_logic;
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK : OUT std_logic;
	VGA_SYNC : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0);
	ENET_DATA : INOUT std_logic_vector(15 DOWNTO 0);
	ENET_CMD : OUT std_logic;
	ENET_CS_N : OUT std_logic;
	ENET_WR_N : OUT std_logic;
	ENET_RD_N : OUT std_logic;
	ENET_RST_N : OUT std_logic;
	ENET_INT : IN std_logic;
	ENET_CLK : OUT std_logic;
	AUD_ADCLRCK : INOUT std_logic;
	AUD_ADCDAT : IN std_logic;
	AUD_DACLRCK : INOUT std_logic;
	AUD_DACDAT : OUT std_logic;
	AUD_BCLK : INOUT std_logic;
	AUD_XCK : OUT std_logic;
	TD_DATA : IN std_logic_vector(7 DOWNTO 0);
	TD_HS : IN std_logic;
	TD_VS : IN std_logic;
	TD_RESET : OUT std_logic;
	GPIO_0 : INOUT std_logic_vector(35 DOWNTO 0);
	GPIO_1 : INOUT std_logic_vector(35 DOWNTO 0)
	);
END DE2_TOP;

-- Design Ports Information
-- OTG_FSPEED	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_LSPEED	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[0]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[1]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[3]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[4]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[5]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[6]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_DQ[7]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[1]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[2]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[3]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[4]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[5]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[9]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[10]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[11]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[12]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[13]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[14]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DATA[15]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_DAT	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_DAT3	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_CMD	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- I2C_SDAT	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[0]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[2]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[3]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[4]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[5]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[8]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[9]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[10]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[11]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[13]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[14]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_DATA[15]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_ADCLRCK	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_DACLRCK	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_BCLK	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- EXT_CLOCK	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_TXD	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- UART_RXD	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- IRDA_TXD	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- IRDA_RXD	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[1]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[2]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[3]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[7]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[8]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[9]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[10]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[11]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[12]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[13]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[14]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[15]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[16]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[17]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[18]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[19]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[20]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_ADDR[21]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_WE_N	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_RST_N	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_OE_N	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- FL_CE_N	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SRAM_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_ADDR[0]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_ADDR[1]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_CS_N	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_RD_N	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_WR_N	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_RST_N	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_INT0	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_INT1	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ0	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DREQ1	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- OTG_DACK0_N	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- OTG_DACK1_N	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- SD_CLK	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- TDI	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TCK	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TCS	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TDO	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- I2C_SCLK	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- PS2_DAT	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_CMD	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_CS_N	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_WR_N	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_RD_N	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_RST_N	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ENET_INT	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ENET_CLK	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_ADCDAT	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- AUD_DACDAT	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AUD_XCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- TD_DATA[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- TD_RESET	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


ARCHITECTURE structure OF DE2_TOP IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_27 : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_EXT_CLOCK : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_UART_TXD : std_logic;
SIGNAL ww_UART_RXD : std_logic;
SIGNAL ww_IRDA_TXD : std_logic;
SIGNAL ww_IRDA_RXD : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(11 DOWNTO 0);
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_BA_0 : std_logic;
SIGNAL ww_DRAM_BA_1 : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_FL_ADDR : std_logic_vector(21 DOWNTO 0);
SIGNAL ww_FL_WE_N : std_logic;
SIGNAL ww_FL_RST_N : std_logic;
SIGNAL ww_FL_OE_N : std_logic;
SIGNAL ww_FL_CE_N : std_logic;
SIGNAL ww_SRAM_ADDR : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_SRAM_UB_N : std_logic;
SIGNAL ww_SRAM_LB_N : std_logic;
SIGNAL ww_SRAM_WE_N : std_logic;
SIGNAL ww_SRAM_CE_N : std_logic;
SIGNAL ww_SRAM_OE_N : std_logic;
SIGNAL ww_OTG_ADDR : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_OTG_CS_N : std_logic;
SIGNAL ww_OTG_RD_N : std_logic;
SIGNAL ww_OTG_WR_N : std_logic;
SIGNAL ww_OTG_RST_N : std_logic;
SIGNAL ww_OTG_FSPEED : std_logic;
SIGNAL ww_OTG_LSPEED : std_logic;
SIGNAL ww_OTG_INT0 : std_logic;
SIGNAL ww_OTG_INT1 : std_logic;
SIGNAL ww_OTG_DREQ0 : std_logic;
SIGNAL ww_OTG_DREQ1 : std_logic;
SIGNAL ww_OTG_DACK0_N : std_logic;
SIGNAL ww_OTG_DACK1_N : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_SD_CLK : std_logic;
SIGNAL ww_TDI : std_logic;
SIGNAL ww_TCK : std_logic;
SIGNAL ww_TCS : std_logic;
SIGNAL ww_TDO : std_logic;
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_PS2_DAT : std_logic;
SIGNAL ww_PS2_CLK : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK : std_logic;
SIGNAL ww_VGA_SYNC : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ENET_CMD : std_logic;
SIGNAL ww_ENET_CS_N : std_logic;
SIGNAL ww_ENET_WR_N : std_logic;
SIGNAL ww_ENET_RD_N : std_logic;
SIGNAL ww_ENET_RST_N : std_logic;
SIGNAL ww_ENET_INT : std_logic;
SIGNAL ww_ENET_CLK : std_logic;
SIGNAL ww_AUD_ADCDAT : std_logic;
SIGNAL ww_AUD_DACDAT : std_logic;
SIGNAL ww_AUD_XCK : std_logic;
SIGNAL ww_TD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_TD_HS : std_logic;
SIGNAL ww_TD_VS : std_logic;
SIGNAL ww_TD_RESET : std_logic;
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SW[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[0]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[5]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[6]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[7]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[8]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[15]~30_combout\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add0~35\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~37\ : std_logic;
SIGNAL \Add0~36_combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add0~41\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \Add0~43\ : std_logic;
SIGNAL \Add0~42_combout\ : std_logic;
SIGNAL \Add0~45\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \Add0~47\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Add0~49\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \Add0~51\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \Add0~53\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \Add0~55\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \Add0~57\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \Add0~59\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \Add0~61\ : std_logic;
SIGNAL \Add0~60_combout\ : std_logic;
SIGNAL \Add0~62_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~1_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~3_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~5_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~7_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~9_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~11_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~13_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~15_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~17_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~19_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~21_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~23_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~25_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~27_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~29_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~31_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~33_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~35_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~37_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~39_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~41_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~43_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~45_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~47_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~49_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~51_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~53_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~55_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~57_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~59_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~61_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~63_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~64_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[18]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[19]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[28]~56_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[29]~58_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[30]~60_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[31]~62_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[0]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[1]~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[5]~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[13]~58_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[16]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[12]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[11]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[11]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[6]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[3]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[2]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[17]~66_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[21]~74_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[31]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[30]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[29]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[29]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[28]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[25]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[20]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[18]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[8]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]~26\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]~28\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]~30\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[10]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[8]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[27]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[3]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[18]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[25]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[14]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[24]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[31]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[19]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[3]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[8]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[29]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[12]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router_001|Equal1~2_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Equal0~3_combout\ : std_logic;
SIGNAL \Equal0~4_combout\ : std_logic;
SIGNAL \Equal0~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_or_div_done~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_stall~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_op_eret~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ic_fill_same_tag_line~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add5~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_req_accepted~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|response_accepted~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[15]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[12]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[10]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[1]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[7]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[6]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[6]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[5]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[5]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[4]~34_combout\ : std_logic;
SIGNAL \counter_r~0_combout\ : std_logic;
SIGNAL \counter_r~1_combout\ : std_logic;
SIGNAL \counter_r~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_W~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_M~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_aligning_data~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[31]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[30]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[29]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[28]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[27]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[21]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[21]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[20]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[20]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~62_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[18]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[18]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[17]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[17]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_E~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_E~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_E~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|hbreak_enabled~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|hbreak_enabled~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|hbreak_enabled~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|hbreak_enabled~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_valid~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_ctrl_crst~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_inst_ram_hit~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_valid~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_active_nxt~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_active_nxt~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal107~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal4~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_sign_bit~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_W~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_M~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[10]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[6]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[1]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[13]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[12]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[8]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[24]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[25]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal107~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_estatus_reg_pie~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_bstatus_reg_pie~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[29]~52_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[29]~53_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[29]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~41_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[28]~54_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[28]~55_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[3]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[27]~56_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[27]~57_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[27]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[2]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~47_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[25]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~48_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[0]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~52_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~53_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[6]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~54_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[21]~68_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[20]~70_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[3]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[19]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[2]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[18]~74_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[18]~75_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~62_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal107~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wren~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[30]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[5]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[9]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_en~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wrctl_estatus~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wrctl_status~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wrctl_bstatus~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_jmp_direct~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst_nxt~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[28]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[28]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[28]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[27]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[27]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~54_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux30~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~66_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~68_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.010~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~76_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~80_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~82_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[24]~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[28]~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[27]~45_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[26]~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_wr_dst_reg~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_cmp~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_wr_dst_reg~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_iw[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_iw[12]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_iw[16]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_iw[0]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_iw[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_or_div_done~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_iw[18]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[10]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \SW[0]~clkctrl_outclk\ : std_logic;
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[27]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[6]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_crst~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_crst~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[5]~11\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[6]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[0]~1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[1]~3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[2]~5\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[3]~7\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[4]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[3]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[2]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[6]~13\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[7]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]~24\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_op_rsvx55~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_mul_lsw~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_mul_lsw~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_mul_lsw~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[9]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[9]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router|Equal1~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router|Equal1~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_active_nxt~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_active~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_crst~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_shift_right_arith~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_rot~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_rot~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_shift_rot_right~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[4]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[3]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[3]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_st~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_st~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|d_write_nxt~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|d_write~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|update_grant~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable[19]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[19]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[17]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_compare_op[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_compare_op[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_W~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[4]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[4]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[4]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[20]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[8]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[2]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[2]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_cnt_nxt[0]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_cnt_nxt[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_cnt_nxt[2]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_shift_rot_left~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_pass2~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_pass2~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_pass2~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_sel_fill2~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \altera_reserved_tck~combout\ : std_logic;
SIGNAL \altera_reserved_tdi~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|debugaccess~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[37]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_uir~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|enable_action_strobe~regout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~56_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[31]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[0]~1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[1]~3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal107~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_op_rdctl~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_rdctl_inst~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_cmp~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_cmp~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_cmp~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal4~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[0]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_retaddr~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_retaddr~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_retaddr~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[7]~15\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[8]~17\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[9]~19\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[10]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~1_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[10]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[2]~5\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[3]~7\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_sel_fill0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_pass0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_pass0~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[6]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[7]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[29]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_M~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[28]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_M~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[7]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[9]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[10]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[8]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[8]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~2\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[10]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~6\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_sel_fill1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[2]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[9]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[10]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[10]~53\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[11]~55\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[12]~56_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[13]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~51_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[4]~9\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[5]~11\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[6]~13\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[0]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[0]~1_cout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_mem_byte_en[1]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[10]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[18]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal183~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~64_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~65_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[15]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd_d1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~72_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~73_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_b_is_dst~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_mem_byte_en[2]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[21]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[21]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_M~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[23]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_M~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[21]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_wr_dst_reg~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[22]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[22]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[21]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[18]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[18]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[15]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[15]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[14]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[14]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[14]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[14]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[13]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[13]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[13]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[13]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[13]~27\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[14]~29\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[15]~31\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[16]~33\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[17]~35\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[18]~37\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[19]~39\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[20]~41\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[21]~43\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[22]~45\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[23]~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[22]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[22]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[7]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[31]~48_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_alu_signed_comparison~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[16]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[31]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[5]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[10]~21\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[11]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[11]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[13]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[13]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[14]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[13]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[20]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[24]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[11]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[12]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[16]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~49_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[23]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[26]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[26]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[26]~53\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[27]~54_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[26]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[26]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[26]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[26]~58_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[26]~59_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~45_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[0]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[16]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[1]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[8]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~47_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[13]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[13]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[14]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[15]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[15]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[15]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[24]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_wr_data[0]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[24]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[24]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[24]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[27]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[28]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[29]~43_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[29]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[29]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[29]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[29]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[30]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[30]~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[30]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[30]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[30]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[31]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_mem_byte_en[3]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[26]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[25]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[9]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~45_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[18]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[19]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[19]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[19]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[7]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[17]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[17]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[18]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[3]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[19]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[4]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[20]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[20]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[5]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[5]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[21]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[21]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[6]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[6]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[22]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[7]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[23]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[23]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[8]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[24]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[24]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[24]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[9]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[9]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[9]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[9]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[25]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[25]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[10]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[26]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[11]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[27]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[27]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[12]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[12]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[12]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[12]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[28]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[28]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[28]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[28]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[13]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[29]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[29]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[14]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[30]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[30]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[30]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[15]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[31]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2_nxt[31]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[0]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[1]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[2]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[3]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[4]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[5]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[6]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[23]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[7]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[8]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[9]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[10]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[27]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[11]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[12]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[13]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[14]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[15]~_Duplicate_1_regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[16]~17\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[17]~19\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[18]~21\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[19]~23\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[20]~25\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[21]~27\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[22]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[21]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[20]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[19]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[18]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[17]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[15]~63\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[16]~65\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[17]~67\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[18]~69\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[19]~71\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[20]~73\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[21]~75\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[22]~77\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[23]~78_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[22]~29\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[23]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_d1~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_d1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_d2~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_d2~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_d3~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_stall_d3~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[23]~79\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[24]~80_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[23]~31\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[24]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[24]~81\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[25]~82_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[24]~33\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[25]~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[25]~83\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[26]~84_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[23]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[23]~47\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[24]~49\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[25]~51\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[26]~52_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[25]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[25]~60_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[25]~61_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~48_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[26]~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[26]~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[26]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[1]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[24]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[25]~50_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[24]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[24]~62_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[24]~63_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~50_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[25]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[25]~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[25]~47_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[25]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[25]~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a60\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[4]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[27]~55\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[28]~57\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[29]~59\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[30]~61\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[31]~63\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[32]~64_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[31]~49_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[30]~93\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[31]~94_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[25]~35\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[26]~37\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[27]~39\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[28]~41\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[29]~43\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[30]~45\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[31]~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[31]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[31]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[31]~41_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[31]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[31]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[14]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[32]~65\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[33]~66_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_br_result~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_sign_bit~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_sign_bit~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[7]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[24]~48_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[23]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[23]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[23]~64_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[23]~65_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[7]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~50_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[23]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[21]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[23]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[15]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~51_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~52_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[22]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[22]~66_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[22]~67_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~54_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[22]~76_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[6]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[22]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[22]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[22]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[5]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[22]~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[21]~69_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[5]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[3]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[5]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[29]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[27]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[29]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~55_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~56_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[19]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[20]~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[19]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[19]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[19]~72_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[19]~73_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~58_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~59_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~60_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[19]~70_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[15]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[15]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[12]~57\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[13]~59\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[14]~60_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[14]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[14]~61\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[15]~62_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[15]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[16]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[15]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[15]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[15]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[15]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[1]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[7]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[25]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[31]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[12]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[12]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[12]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[11]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[11]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~74_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~75_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~77_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[10]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[14]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_fill_bit~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal2~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[14]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[5]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[6]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[12]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[4]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[2]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[4]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[28]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[20]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[12]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[12]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[11]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[11]~54_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[11]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[11]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[5]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[1]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[0]~33\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[1]~35\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[2]~37\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[3]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[3]~39\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[4]~41\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[5]~43\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[6]~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[6]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[6]~45\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[7]~47\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[8]~49\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[9]~50_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[9]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[9]~51\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[10]~52_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[10]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[10]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[6]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[6]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[7]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[9]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[8]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[8]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[26]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[26]~85\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[27]~86_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[27]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[27]~87\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[28]~88_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[28]~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[28]~89\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[29]~90_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[29]~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[29]~91\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[30]~92_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[30]~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[30]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[30]~50_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[30]~51_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte3_data[6]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[30]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[30]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[2]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[22]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[26]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~60_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~61_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[18]~68_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[18]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[16]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[22]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[14]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[6]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[6]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[5]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[5]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[8]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[8]~48_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[1]~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[1]~47_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[8]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[8]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[8]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[8]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[8]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[8]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[7]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[5]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|_~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[4]~9\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[5]~11\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[6]~13\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[7]~15\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[8]~17\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[9]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[8]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[8]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_mem_byte_en[0]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[3]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[4]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[5]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~78_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~79_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~69_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~70_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~71_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~81_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~67_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[5]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[6]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[7]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[16]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[18]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[19]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[20]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[22]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[23]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~62_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~63_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[21]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~58_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~59_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[17]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[7]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~41_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~60_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~61_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[16]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[16]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[5]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[21]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_wr_data[1]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~4\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[21]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[13]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[5]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[13]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[14]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[14]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[15]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[13]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[19]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[11]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[11]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[3]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[3]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[7]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[7]~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[7]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[15]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[7]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[7]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[7]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[7]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[5]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[7]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[7]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[10]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[10]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[9]~19\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[10]~21\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[11]~23\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[12]~25\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[13]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[12]~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[12]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[12]~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[10]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[7]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[9]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[9]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[9]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router_001|Equal1~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router_001|Equal1~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|WideOr1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|always0~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[9]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[9]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[17]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[13]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[21]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[3]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[5]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[5]~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[4]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[4]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[4]~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[4]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[1]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~5\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[3]~7\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[4]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]~12\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[1]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[3]~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[3]~41_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[3]~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~52_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~53_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~55_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~57_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~43_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~47_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~48_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~45_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~46_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~49_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~50_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|always1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux37~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.100~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[35]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[7]~15\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[8]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[2]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[2]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[16]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[16]~64_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[17]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[17]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[1]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[9]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1_nxt[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[2]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[2]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_mask[3]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_sel_fill3~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_pass3~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_pass3~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~43_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[27]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_st_data[27]~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[20]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[3]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[20]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[21]~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[20]~71_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~58_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[20]~72_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~56_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~57_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[20]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~41_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[31]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_W~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[17]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[17]~76_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[17]~77_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~63_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~64_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|av_ld_byte2_data[1]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[17]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_stw_data[17]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[18]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[1]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[1]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[10]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[10]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[10]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[11]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[10]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[10]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_payload~43_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[19]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[2]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_wr_dst_reg~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_wr_dst_reg~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_wr_dst_reg~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wr_dst_reg_from_D~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_dst_reg~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_wr_dst_reg~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_W~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[22]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_W~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[3]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~8\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_result[4]~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[4]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[4]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim[4]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_pass1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_rot_pass1~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_pass1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[13]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[13]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[11]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~3\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[11]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[11]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[11]~23\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[12]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_exception~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_exception~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_exception~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[12]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~5\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[12]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[13]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~35_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[12]~25\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[13]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[13]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[13]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router|Equal1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router|Equal1~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router|Equal1~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|src2_valid~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|src_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|always0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|always0~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router|Equal2~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add6~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|i_read_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|i_read~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|WideOr1~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|response_accepted~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|has_pending_responses~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|save_dest_id~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|limiter|suppress~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_req_accepted~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|Equal0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[2]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[2]~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[3]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[0]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[2]~43_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[2]~45_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|Equal0~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~33_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[1]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_ld~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_ld~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|d_read~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[14]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[2]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[0]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[0]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add12~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[28]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1[26]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M2_rot~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim[9]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[9]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~19_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]~14\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]~16\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]~18\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]~20\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]~22\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]~23_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[6]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~17_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress[3]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[10]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[4]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[4]~9\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[5]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress[2]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[3]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal4~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal4~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_jmp_indirect~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[2]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~42_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~43_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~44_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_initial_offset[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[12]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal4~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_logic~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_logic~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_logic~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[14]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[14]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[14]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[17]~34_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[16]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[16]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2[16]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[16]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[14]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[14]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[13]~27\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[14]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~7\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~9\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add1~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[14]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[16]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[16]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router_001|Equal1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~31_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[17]~27_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_dst_regnum[0]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_E~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_E~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_E~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src1_hazard_E~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src1[3]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_pc[1]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~39_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~40_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~41_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[15]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_hbreak_req~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_hbreak_req~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~25_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~26_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[10]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_nxt[10]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router|Equal1~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~21_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[6]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~36_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~38_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[13]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_break~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_break~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_break~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_break~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|hbreak_enabled~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|hbreak_enabled~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[5]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_b_not_src~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_imm[11]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[11]~20_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2[11]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[11]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[12]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_pc_plus_one[9]~18_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_extra_pc[9]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[11]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[11]~15_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|addr_router_001|Equal2~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[1]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_data[50]~_wirecell_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~29_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~37_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[11]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_iw[5]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal132~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal132~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_invalidate_i~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_prevent_refill~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~11_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~12_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_valid~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_valid_from_E~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_crst~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[6]~28_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_alu_result[6]~30_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress[2]~feeder_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~9_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~10_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~8_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~14_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal159~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[6]~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal155~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_valid~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_ic_valid~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_inst_ram_hit~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_inst_ram_hit~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_inst_ram_hit~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_inst_ram_hit~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_iw_valid~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress[4]~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_payload~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~24_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~32_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[0]~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_br_cond~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal4~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~4_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal107~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~7_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_flush_pipe_always~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_kill~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_kill~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_kill~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_br~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal4~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_issue~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_issue~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_valid~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_valid_from_D~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_valid~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req_next~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[16]~13_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal107~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_shift_rot~6_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|Equal107~3_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_ctrl_shift_rot~5_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_ctrl_shift_rot~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_stall~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_ctrl_ld~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_stall~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_stall~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_stall~1_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|W_stall~2_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|F_iw[26]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|D_src2_hazard_E~combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|M_st_data[16]~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|led_pio|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \slowcounter_r[0]~0_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \counter_r~7_combout\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \counter_r~6_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \counter_r~4_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \counter_r~3_combout\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Equal0~5_combout\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \counter_r~5_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Equal0~6_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \counter_r~8_combout\ : std_logic;
SIGNAL \Equal0~8_combout\ : std_logic;
SIGNAL \Equal0~9_combout\ : std_logic;
SIGNAL \Equal0~10_combout\ : std_logic;
SIGNAL \Add1~0_combout\ : std_logic;
SIGNAL \Add1~1\ : std_logic;
SIGNAL \Add1~2_combout\ : std_logic;
SIGNAL \Add1~3\ : std_logic;
SIGNAL \Add1~4_combout\ : std_logic;
SIGNAL \Add1~5\ : std_logic;
SIGNAL \Add1~6_combout\ : std_logic;
SIGNAL \Add1~7\ : std_logic;
SIGNAL \Add1~8_combout\ : std_logic;
SIGNAL \Add1~9\ : std_logic;
SIGNAL \Add1~10_combout\ : std_logic;
SIGNAL \Add1~11\ : std_logic;
SIGNAL \Add1~12_combout\ : std_logic;
SIGNAL \Add1~13\ : std_logic;
SIGNAL \Add1~14_combout\ : std_logic;
SIGNAL \Add1~15\ : std_logic;
SIGNAL \Add1~16_combout\ : std_logic;
SIGNAL \Add1~17\ : std_logic;
SIGNAL \Add1~18_combout\ : std_logic;
SIGNAL \Add1~19\ : std_logic;
SIGNAL \Add1~20_combout\ : std_logic;
SIGNAL \Add1~21\ : std_logic;
SIGNAL \Add1~22_combout\ : std_logic;
SIGNAL \Add1~23\ : std_logic;
SIGNAL \Add1~24_combout\ : std_logic;
SIGNAL \Add1~25\ : std_logic;
SIGNAL \Add1~26_combout\ : std_logic;
SIGNAL \Add1~27\ : std_logic;
SIGNAL \Add1~28_combout\ : std_logic;
SIGNAL \Add1~29\ : std_logic;
SIGNAL \Add1~30_combout\ : std_logic;
SIGNAL \Add1~31\ : std_logic;
SIGNAL \Add1~32_combout\ : std_logic;
SIGNAL \altera_reserved_tms~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|src_data\ : std_logic_vector(87 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL slowcounter_r : std_logic_vector(31 DOWNTO 0);
SIGNAL counter_r : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_tag_wraddress\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_fill_tag\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_fill_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|W_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|Mn_rot_step2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_shift_rot_cnt\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_rot_step1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_rot_rn\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_rot_mask\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_mul_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_mul_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_mul_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_mul_partial_prod\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_mul_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|M2_rot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_src2_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_src2_imm\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_src1_prelim\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_extra_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|E_arith_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|D_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|D_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\ : std_logic_vector(33 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|led_pio|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|led_pio|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \xfirst_nios2_system|limiter|last_channel\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|src_data\ : std_logic_vector(87 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_SW[0]~clkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ALT_INV_Equal183~0_combout\ : std_logic;
SIGNAL \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\ : std_logic_vector(50 DOWNTO 50);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ALT_INV_M_wr_dst_reg~regout\ : std_logic;
SIGNAL \xfirst_nios2_system|cpu|ALT_INV_E_iw\ : std_logic_vector(4 DOWNTO 4);
SIGNAL \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_27 <= CLOCK_27;
ww_CLOCK_50 <= CLOCK_50;
ww_EXT_CLOCK <= EXT_CLOCK;
ww_KEY <= KEY;
ww_SW <= SW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
UART_TXD <= ww_UART_TXD;
ww_UART_RXD <= UART_RXD;
IRDA_TXD <= ww_IRDA_TXD;
ww_IRDA_RXD <= IRDA_RXD;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_BA_0 <= ww_DRAM_BA_0;
DRAM_BA_1 <= ww_DRAM_BA_1;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
FL_ADDR <= ww_FL_ADDR;
FL_WE_N <= ww_FL_WE_N;
FL_RST_N <= ww_FL_RST_N;
FL_OE_N <= ww_FL_OE_N;
FL_CE_N <= ww_FL_CE_N;
SRAM_ADDR <= ww_SRAM_ADDR;
SRAM_UB_N <= ww_SRAM_UB_N;
SRAM_LB_N <= ww_SRAM_LB_N;
SRAM_WE_N <= ww_SRAM_WE_N;
SRAM_CE_N <= ww_SRAM_CE_N;
SRAM_OE_N <= ww_SRAM_OE_N;
OTG_ADDR <= ww_OTG_ADDR;
OTG_CS_N <= ww_OTG_CS_N;
OTG_RD_N <= ww_OTG_RD_N;
OTG_WR_N <= ww_OTG_WR_N;
OTG_RST_N <= ww_OTG_RST_N;
OTG_FSPEED <= ww_OTG_FSPEED;
OTG_LSPEED <= ww_OTG_LSPEED;
ww_OTG_INT0 <= OTG_INT0;
ww_OTG_INT1 <= OTG_INT1;
ww_OTG_DREQ0 <= OTG_DREQ0;
ww_OTG_DREQ1 <= OTG_DREQ1;
OTG_DACK0_N <= ww_OTG_DACK0_N;
OTG_DACK1_N <= ww_OTG_DACK1_N;
LCD_ON <= ww_LCD_ON;
LCD_BLON <= ww_LCD_BLON;
LCD_RW <= ww_LCD_RW;
LCD_EN <= ww_LCD_EN;
LCD_RS <= ww_LCD_RS;
SD_CLK <= ww_SD_CLK;
ww_TDI <= TDI;
ww_TCK <= TCK;
ww_TCS <= TCS;
TDO <= ww_TDO;
I2C_SCLK <= ww_I2C_SCLK;
ww_PS2_DAT <= PS2_DAT;
ww_PS2_CLK <= PS2_CLK;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK <= ww_VGA_BLANK;
VGA_SYNC <= ww_VGA_SYNC;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ENET_CMD <= ww_ENET_CMD;
ENET_CS_N <= ww_ENET_CS_N;
ENET_WR_N <= ww_ENET_WR_N;
ENET_RD_N <= ww_ENET_RD_N;
ENET_RST_N <= ww_ENET_RST_N;
ww_ENET_INT <= ENET_INT;
ENET_CLK <= ww_ENET_CLK;
ww_AUD_ADCDAT <= AUD_ADCDAT;
AUD_DACDAT <= ww_AUD_DACDAT;
AUD_XCK <= ww_AUD_XCK;
ww_TD_DATA <= TD_DATA;
ww_TD_HS <= TD_HS;
ww_TD_VS <= TD_VS;
TD_RESET <= ww_TD_RESET;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\ & 
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\ & 
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\ & 
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\xfirst_nios2_system|cpu|M_dst_regnum\(4) & \xfirst_nios2_system|cpu|M_dst_regnum\(3) & 
\xfirst_nios2_system|cpu|M_dst_regnum\(2) & \xfirst_nios2_system|cpu|M_dst_regnum\(1) & \xfirst_nios2_system|cpu|M_dst_regnum\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) & 
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) & \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) & 
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) & \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cpu|ic_fill_tag\(5) & \xfirst_nios2_system|cpu|ic_fill_tag\(4) & \xfirst_nios2_system|cpu|ic_fill_tag\(3) & 
\xfirst_nios2_system|cpu|ic_fill_tag\(2) & \xfirst_nios2_system|cpu|ic_fill_tag\(1) & \xfirst_nios2_system|cpu|ic_fill_tag\(0) & \xfirst_nios2_system|cpu|ic_fill_valid_bits\(7) & \xfirst_nios2_system|cpu|ic_fill_valid_bits\(6) & 
\xfirst_nios2_system|cpu|ic_fill_valid_bits\(5) & \xfirst_nios2_system|cpu|ic_fill_valid_bits\(4) & \xfirst_nios2_system|cpu|ic_fill_valid_bits\(3) & \xfirst_nios2_system|cpu|ic_fill_valid_bits\(2) & 
\xfirst_nios2_system|cpu|ic_fill_valid_bits\(1) & \xfirst_nios2_system|cpu|ic_fill_valid_bits\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\xfirst_nios2_system|cpu|ic_tag_wraddress\(5) & \xfirst_nios2_system|cpu|ic_tag_wraddress\(4) & 
\xfirst_nios2_system|cpu|ic_tag_wraddress\(3) & \xfirst_nios2_system|cpu|ic_tag_wraddress\(2) & \xfirst_nios2_system|cpu|ic_tag_wraddress\(1) & \xfirst_nios2_system|cpu|ic_tag_wraddress\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\ & 
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\
& \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\ & 
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\ & 
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\ & \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\xfirst_nios2_system|cpu|M_dst_regnum\(4) & \xfirst_nios2_system|cpu|M_dst_regnum\(3) & 
\xfirst_nios2_system|cpu|M_dst_regnum\(2) & \xfirst_nios2_system|cpu|M_dst_regnum\(1) & \xfirst_nios2_system|cpu|M_dst_regnum\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) & 
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) & \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) & 
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) & \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[23]~9_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[22]~25_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[21]~27_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[20]~6_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[19]~7_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[17]~31_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[16]~3_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[7]~10_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[6]~24_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[5]~26_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[4]~28_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[3]~29_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cpu|i_readdata_d1\(26) & \xfirst_nios2_system|cpu|i_readdata_d1\(25) & 
\xfirst_nios2_system|cpu|i_readdata_d1\(24) & \xfirst_nios2_system|cpu|i_readdata_d1\(23) & \xfirst_nios2_system|cpu|i_readdata_d1\(22) & \xfirst_nios2_system|cpu|i_readdata_d1\(5) & \xfirst_nios2_system|cpu|i_readdata_d1\(4) & 
\xfirst_nios2_system|cpu|i_readdata_d1\(1) & \xfirst_nios2_system|cpu|i_readdata_d1\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\xfirst_nios2_system|cpu|ic_fill_line\(5) & \xfirst_nios2_system|cpu|ic_fill_line\(4) & \xfirst_nios2_system|cpu|ic_fill_line\(3)
& \xfirst_nios2_system|cpu|ic_fill_line\(2) & \xfirst_nios2_system|cpu|ic_fill_line\(1) & \xfirst_nios2_system|cpu|ic_fill_line\(0) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(2) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(1) & 
\xfirst_nios2_system|cpu|ic_fill_dp_offset\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & 
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cpu|i_readdata_d1\(21) & \xfirst_nios2_system|cpu|i_readdata_d1\(16) & 
\xfirst_nios2_system|cpu|i_readdata_d1\(15) & \xfirst_nios2_system|cpu|i_readdata_d1\(14) & \xfirst_nios2_system|cpu|i_readdata_d1\(13) & \xfirst_nios2_system|cpu|i_readdata_d1\(12) & \xfirst_nios2_system|cpu|i_readdata_d1\(11) & 
\xfirst_nios2_system|cpu|i_readdata_d1\(3) & \xfirst_nios2_system|cpu|i_readdata_d1\(2));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\xfirst_nios2_system|cpu|ic_fill_line\(5) & \xfirst_nios2_system|cpu|ic_fill_line\(4) & \xfirst_nios2_system|cpu|ic_fill_line\(3)
& \xfirst_nios2_system|cpu|ic_fill_line\(2) & \xfirst_nios2_system|cpu|ic_fill_line\(1) & \xfirst_nios2_system|cpu|ic_fill_line\(0) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(2) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(1) & 
\xfirst_nios2_system|cpu|ic_fill_dp_offset\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & 
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(1);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(2);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(3);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(4);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(5);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(6);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(7);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(8);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~6_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~20_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~22_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~0_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a37\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a38\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a39\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~0_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~5_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~21_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~23_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~1_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a53\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a54\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a55\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~1_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~4_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~8_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~10_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~2_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a45\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a46\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a47\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~2_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~7_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~9_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~11_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~3_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a61\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a62\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a63\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~3_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cpu|i_readdata_d1\(31) & \xfirst_nios2_system|cpu|i_readdata_d1\(30) & 
\xfirst_nios2_system|cpu|i_readdata_d1\(29) & \xfirst_nios2_system|cpu|i_readdata_d1\(28) & \xfirst_nios2_system|cpu|i_readdata_d1\(27) & \xfirst_nios2_system|cpu|i_readdata_d1\(20) & \xfirst_nios2_system|cpu|i_readdata_d1\(19) & 
\xfirst_nios2_system|cpu|i_readdata_d1\(18) & \xfirst_nios2_system|cpu|i_readdata_d1\(6));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\xfirst_nios2_system|cpu|ic_fill_line\(5) & \xfirst_nios2_system|cpu|ic_fill_line\(4) & \xfirst_nios2_system|cpu|ic_fill_line\(3)
& \xfirst_nios2_system|cpu|ic_fill_line\(2) & \xfirst_nios2_system|cpu|ic_fill_line\(1) & \xfirst_nios2_system|cpu|ic_fill_line\(0) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(2) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(1) & 
\xfirst_nios2_system|cpu|ic_fill_dp_offset\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & 
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~4_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~5_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~6_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~7_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~8_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~9_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~10_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~11_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~12_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~13_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~14_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~15_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~16_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~17_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~12_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~14_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~16_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~18_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a42\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a43\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a44\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~18_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~13_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~15_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~17_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~19_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a58\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a59\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a60\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~19_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~20_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~21_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~22_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~23_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~24_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~25_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~26_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~27_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~28_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~29_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~24_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~26_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~28_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~30_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a34\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a35\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a36\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~30_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~25_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~27_combout\ & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~29_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~31_combout\);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a50\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a51\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a52\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\(3);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~31_combout\;

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) & 
\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) & \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34);

\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\ <= \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\xfirst_nios2_system|cpu|i_readdata_d1\(17) & \xfirst_nios2_system|cpu|i_readdata_d1\(10) & 
\xfirst_nios2_system|cpu|i_readdata_d1\(9) & \xfirst_nios2_system|cpu|i_readdata_d1\(8) & \xfirst_nios2_system|cpu|i_readdata_d1\(7));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\xfirst_nios2_system|cpu|ic_fill_line\(5) & \xfirst_nios2_system|cpu|ic_fill_line\(4) & \xfirst_nios2_system|cpu|ic_fill_line\(3)
& \xfirst_nios2_system|cpu|ic_fill_line\(2) & \xfirst_nios2_system|cpu|ic_fill_line\(1) & \xfirst_nios2_system|cpu|ic_fill_line\(0) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(2) & \xfirst_nios2_system|cpu|ic_fill_dp_offset\(1) & 
\xfirst_nios2_system|cpu|ic_fill_dp_offset\(0));

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\ & 
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\ & \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\ & 
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\ & \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(2);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(3);
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(4);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT32\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT33\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~0\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(0);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~1\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(1);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~2\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(2);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~3\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(3);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(4);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(5);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(6);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(7);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(8);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(9);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(10);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(11);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(12);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(13);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(14);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(15);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(16);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(17);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(18);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(19);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT16\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(20);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT17\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(21);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT18\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(22);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT19\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(23);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT20\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(24);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT21\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(25);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT22\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(26);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT23\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(27);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT24\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(28);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT25\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(29);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT26\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(30);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT27\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(31);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT28\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(32);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT29\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(33);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT30\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(34);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2~DATAOUT31\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\(35);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[31]~11_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[30]~13_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[29]~15_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[28]~17_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[27]~19_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[26]~21_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[25]~23_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[15]~8_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[14]~12_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[13]~14_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[12]~16_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[11]~18_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[10]~20_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[8]~4_combout\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\ & 
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(8);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(9);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (gnd & \xfirst_nios2_system|cpu|M_mul_src1_nxt[15]~15_combout\ & 
\xfirst_nios2_system|cpu|M_mul_src1_nxt[14]~14_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[13]~13_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[12]~12_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[11]~11_combout\ & 
\xfirst_nios2_system|cpu|M_mul_src1_nxt[10]~10_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[9]~9_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[8]~8_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[7]~7_combout\ & 
\xfirst_nios2_system|cpu|M_mul_src1_nxt[6]~6_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[5]~5_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[4]~4_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[3]~3_combout\ & 
\xfirst_nios2_system|cpu|M_mul_src1_nxt[2]~2_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[1]~1_combout\ & \xfirst_nios2_system|cpu|M_mul_src1_nxt[0]~0_combout\ & gnd);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (gnd & \xfirst_nios2_system|cpu|M_mul_src2\(15) & 
\xfirst_nios2_system|cpu|M_mul_src2\(14) & \xfirst_nios2_system|cpu|M_mul_src2\(13) & \xfirst_nios2_system|cpu|M_mul_src2\(12) & \xfirst_nios2_system|cpu|M_mul_src2\(11) & \xfirst_nios2_system|cpu|M_mul_src2\(10) & 
\xfirst_nios2_system|cpu|M_mul_src2\(9) & \xfirst_nios2_system|cpu|M_mul_src2\(8) & \xfirst_nios2_system|cpu|M_mul_src2\(7) & \xfirst_nios2_system|cpu|M_mul_src2\(6) & \xfirst_nios2_system|cpu|M_mul_src2\(5) & 
\xfirst_nios2_system|cpu|M_mul_src2\(4) & \xfirst_nios2_system|cpu|M_mul_src2\(3) & \xfirst_nios2_system|cpu|M_mul_src2\(2) & \xfirst_nios2_system|cpu|M_mul_src2\(1) & \xfirst_nios2_system|cpu|M_mul_src2\(0) & gnd);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT32\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT33\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\ <= (\xfirst_nios2_system|cpu|M_mul_src1\(31) & 
\xfirst_nios2_system|cpu|M_mul_src1\(30) & \xfirst_nios2_system|cpu|M_mul_src1\(29) & \xfirst_nios2_system|cpu|M_mul_src1\(28) & \xfirst_nios2_system|cpu|M_mul_src1\(27) & \xfirst_nios2_system|cpu|M_mul_src1\(26) & 
\xfirst_nios2_system|cpu|M_mul_src1\(25) & \xfirst_nios2_system|cpu|M_mul_src1\(24) & \xfirst_nios2_system|cpu|M_mul_src1\(23) & \xfirst_nios2_system|cpu|M_mul_src1\(22) & \xfirst_nios2_system|cpu|M_mul_src1\(21) & 
\xfirst_nios2_system|cpu|M_mul_src1\(20) & \xfirst_nios2_system|cpu|M_mul_src1\(19) & \xfirst_nios2_system|cpu|M_mul_src1\(18) & \xfirst_nios2_system|cpu|M_mul_src1\(17) & \xfirst_nios2_system|cpu|M_mul_src1\(16) & gnd & gnd);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\ <= (\xfirst_nios2_system|cpu|M_mul_src2\(15) & 
\xfirst_nios2_system|cpu|M_mul_src2\(14) & \xfirst_nios2_system|cpu|M_mul_src2\(13) & \xfirst_nios2_system|cpu|M_mul_src2\(12) & \xfirst_nios2_system|cpu|M_mul_src2\(11) & \xfirst_nios2_system|cpu|M_mul_src2\(10) & 
\xfirst_nios2_system|cpu|M_mul_src2\(9) & \xfirst_nios2_system|cpu|M_mul_src2\(8) & \xfirst_nios2_system|cpu|M_mul_src2\(7) & \xfirst_nios2_system|cpu|M_mul_src2\(6) & \xfirst_nios2_system|cpu|M_mul_src2\(5) & 
\xfirst_nios2_system|cpu|M_mul_src2\(4) & \xfirst_nios2_system|cpu|M_mul_src2\(3) & \xfirst_nios2_system|cpu|M_mul_src2\(2) & \xfirst_nios2_system|cpu|M_mul_src2\(1) & \xfirst_nios2_system|cpu|M_mul_src2\(0) & gnd & gnd);

\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~0\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(0);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~1\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(1);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~2\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(2);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~3\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(3);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~dataout\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(4);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT1\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(5);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT2\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(6);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT3\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(7);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT4\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(8);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT5\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(9);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT6\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(10);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT7\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(11);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT8\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(12);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT9\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(13);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT10\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(14);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT11\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(15);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT12\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(16);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT13\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(17);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT14\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(18);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT15\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(19);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT16\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(20);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT17\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(21);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT18\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(22);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT19\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(23);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT20\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(24);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT21\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(25);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT22\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(26);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT23\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(27);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT24\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(28);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT25\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(29);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT26\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(30);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT27\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(31);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT28\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(32);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT29\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(33);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT30\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(34);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1~DATAOUT31\ <= \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\(35);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \altera_internal_jtag~TCKUTAP\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);

\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

\SW[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \SW~combout\(0));
\ALT_INV_SW[0]~clkctrl_outclk\ <= NOT \SW[0]~clkctrl_outclk\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\;
\ALT_INV_CLOCK_50~clkctrl_outclk\ <= NOT \CLOCK_50~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\ <= NOT \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\;
\ALT_INV_KEY~combout\(0) <= NOT \KEY~combout\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\xfirst_nios2_system|cpu|ALT_INV_Equal183~0_combout\ <= NOT \xfirst_nios2_system|cpu|Equal183~0_combout\;
\xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50) <= NOT \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8);
\xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\ <= NOT \xfirst_nios2_system|cpu|M_mul_stall_d3~regout\;
\xfirst_nios2_system|cpu|ALT_INV_M_wr_dst_reg~regout\ <= NOT \xfirst_nios2_system|cpu|M_wr_dst_reg~regout\;
\xfirst_nios2_system|cpu|ALT_INV_E_iw\(4) <= NOT \xfirst_nios2_system|cpu|E_iw\(4);
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\;

-- Location: LCFF_X30_Y14_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[0]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~10_combout\,
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(0));

-- Location: LCCOMB_X30_Y14_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(1),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[0]~5_combout\);

-- Location: LCFF_X34_Y18_N25
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[0]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(0));

-- Location: LCFF_X37_Y19_N1
\xfirst_nios2_system|cpu|M_mul_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[0]~32_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(0));

-- Location: LCFF_X28_Y16_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~0_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~1_combout\,
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~regout\);

-- Location: LCFF_X27_Y21_N25
\xfirst_nios2_system|cpu|E_src1_prelim[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[16]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(16));

-- Location: LCFF_X35_Y18_N17
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(15));

-- Location: LCFF_X37_Y19_N27
\xfirst_nios2_system|cpu|M_mul_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[13]~58_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(13),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(13));

-- Location: LCFF_X30_Y18_N3
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(12));

-- Location: LCFF_X28_Y22_N31
\xfirst_nios2_system|cpu|E_src2_prelim[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[11]~12_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(11));

-- Location: LCFF_X30_Y18_N13
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(11));

-- Location: LCFF_X30_Y18_N1
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(9));

-- Location: LCFF_X34_Y18_N29
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[6]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(6));

-- Location: LCFF_X37_Y19_N11
\xfirst_nios2_system|cpu|M_mul_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[5]~42_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(5),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(5));

-- Location: LCFF_X34_Y18_N17
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[4]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[12]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(4));

-- Location: LCFF_X34_Y18_N11
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[3]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[11]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(3));

-- Location: LCFF_X34_Y18_N13
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[2]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(2));

-- Location: LCFF_X37_Y19_N3
\xfirst_nios2_system|cpu|M_mul_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[1]~34_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(1));

-- Location: LCFF_X35_Y21_N25
\xfirst_nios2_system|cpu|E_src1_prelim[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[0]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(0));

-- Location: LCCOMB_X33_Y23_N18
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~16_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[1]~14_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~3\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~5\);

-- Location: LCCOMB_X33_Y23_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~13_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[4]~11_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[4]~9\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[5]~10_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[5]~11\);

-- Location: LCCOMB_X33_Y23_N26
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[5]~10_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~12_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[5]~11\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[6]~12_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[6]~13\);

-- Location: LCCOMB_X33_Y23_N28
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~11_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[6]~9_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[6]~13\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[7]~14_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[7]~15\);

-- Location: LCCOMB_X33_Y23_N30
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[7]~8_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~10_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[7]~15\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[8]~16_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[8]~17\);

-- Location: LCCOMB_X33_Y22_N12
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[14]~1_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~3_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[14]~29\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[15]~30_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[15]~31\);

-- Location: LCCOMB_X38_Y3_N6
\Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (counter_r(3) & (!\Add0~5\)) # (!counter_r(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!counter_r(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X38_Y3_N10
\Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (counter_r(5) & (!\Add0~9\)) # (!counter_r(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!counter_r(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X38_Y3_N30
\Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (counter_r(15) & (!\Add0~29\)) # (!counter_r(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!counter_r(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCCOMB_X38_Y2_N0
\Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (counter_r(16) & (\Add0~31\ $ (GND))) # (!counter_r(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((counter_r(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X38_Y2_N2
\Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (counter_r(17) & (!\Add0~33\)) # (!counter_r(17) & ((\Add0~33\) # (GND)))
-- \Add0~35\ = CARRY((!\Add0~33\) # (!counter_r(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~34_combout\,
	cout => \Add0~35\);

-- Location: LCCOMB_X38_Y2_N4
\Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~36_combout\ = (counter_r(18) & (\Add0~35\ $ (GND))) # (!counter_r(18) & (!\Add0~35\ & VCC))
-- \Add0~37\ = CARRY((counter_r(18) & !\Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(18),
	datad => VCC,
	cin => \Add0~35\,
	combout => \Add0~36_combout\,
	cout => \Add0~37\);

-- Location: LCCOMB_X38_Y2_N6
\Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (counter_r(19) & (!\Add0~37\)) # (!counter_r(19) & ((\Add0~37\) # (GND)))
-- \Add0~39\ = CARRY((!\Add0~37\) # (!counter_r(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(19),
	datad => VCC,
	cin => \Add0~37\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X38_Y2_N8
\Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (counter_r(20) & (\Add0~39\ $ (GND))) # (!counter_r(20) & (!\Add0~39\ & VCC))
-- \Add0~41\ = CARRY((counter_r(20) & !\Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(20),
	datad => VCC,
	cin => \Add0~39\,
	combout => \Add0~40_combout\,
	cout => \Add0~41\);

-- Location: LCCOMB_X38_Y2_N10
\Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~42_combout\ = (counter_r(21) & (!\Add0~41\)) # (!counter_r(21) & ((\Add0~41\) # (GND)))
-- \Add0~43\ = CARRY((!\Add0~41\) # (!counter_r(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(21),
	datad => VCC,
	cin => \Add0~41\,
	combout => \Add0~42_combout\,
	cout => \Add0~43\);

-- Location: LCCOMB_X38_Y2_N12
\Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (counter_r(22) & (\Add0~43\ $ (GND))) # (!counter_r(22) & (!\Add0~43\ & VCC))
-- \Add0~45\ = CARRY((counter_r(22) & !\Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(22),
	datad => VCC,
	cin => \Add0~43\,
	combout => \Add0~44_combout\,
	cout => \Add0~45\);

-- Location: LCCOMB_X38_Y2_N14
\Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (counter_r(23) & (!\Add0~45\)) # (!counter_r(23) & ((\Add0~45\) # (GND)))
-- \Add0~47\ = CARRY((!\Add0~45\) # (!counter_r(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(23),
	datad => VCC,
	cin => \Add0~45\,
	combout => \Add0~46_combout\,
	cout => \Add0~47\);

-- Location: LCCOMB_X38_Y2_N16
\Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (counter_r(24) & (\Add0~47\ $ (GND))) # (!counter_r(24) & (!\Add0~47\ & VCC))
-- \Add0~49\ = CARRY((counter_r(24) & !\Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(24),
	datad => VCC,
	cin => \Add0~47\,
	combout => \Add0~48_combout\,
	cout => \Add0~49\);

-- Location: LCCOMB_X38_Y2_N18
\Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (counter_r(25) & (!\Add0~49\)) # (!counter_r(25) & ((\Add0~49\) # (GND)))
-- \Add0~51\ = CARRY((!\Add0~49\) # (!counter_r(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(25),
	datad => VCC,
	cin => \Add0~49\,
	combout => \Add0~50_combout\,
	cout => \Add0~51\);

-- Location: LCCOMB_X38_Y2_N20
\Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (counter_r(26) & (\Add0~51\ $ (GND))) # (!counter_r(26) & (!\Add0~51\ & VCC))
-- \Add0~53\ = CARRY((counter_r(26) & !\Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(26),
	datad => VCC,
	cin => \Add0~51\,
	combout => \Add0~52_combout\,
	cout => \Add0~53\);

-- Location: LCCOMB_X38_Y2_N22
\Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (counter_r(27) & (!\Add0~53\)) # (!counter_r(27) & ((\Add0~53\) # (GND)))
-- \Add0~55\ = CARRY((!\Add0~53\) # (!counter_r(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(27),
	datad => VCC,
	cin => \Add0~53\,
	combout => \Add0~54_combout\,
	cout => \Add0~55\);

-- Location: LCCOMB_X38_Y2_N24
\Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (counter_r(28) & (\Add0~55\ $ (GND))) # (!counter_r(28) & (!\Add0~55\ & VCC))
-- \Add0~57\ = CARRY((counter_r(28) & !\Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(28),
	datad => VCC,
	cin => \Add0~55\,
	combout => \Add0~56_combout\,
	cout => \Add0~57\);

-- Location: LCCOMB_X38_Y2_N26
\Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (counter_r(29) & (!\Add0~57\)) # (!counter_r(29) & ((\Add0~57\) # (GND)))
-- \Add0~59\ = CARRY((!\Add0~57\) # (!counter_r(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(29),
	datad => VCC,
	cin => \Add0~57\,
	combout => \Add0~58_combout\,
	cout => \Add0~59\);

-- Location: LCCOMB_X38_Y2_N28
\Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~60_combout\ = (counter_r(30) & (\Add0~59\ $ (GND))) # (!counter_r(30) & (!\Add0~59\ & VCC))
-- \Add0~61\ = CARRY((counter_r(30) & !\Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(30),
	datad => VCC,
	cin => \Add0~59\,
	combout => \Add0~60_combout\,
	cout => \Add0~61\);

-- Location: LCCOMB_X38_Y2_N30
\Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~62_combout\ = \Add0~61\ $ (counter_r(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => counter_r(31),
	cin => \Add0~61\,
	combout => \Add0~62_combout\);

-- Location: M4K_X26_Y22
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_cpu_rf_ram_b.mif",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_b_module:first_nios2_system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_plh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|ALT_INV_M_wr_dst_reg~regout\,
	portbrewe => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X34_Y18_N24
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(16),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(0),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[0]~0_combout\);

-- Location: LCFF_X27_Y21_N11
\xfirst_nios2_system|cpu|E_src1_prelim[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[31]~31_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(31));

-- Location: LCFF_X30_Y22_N11
\xfirst_nios2_system|cpu|E_src2_prelim[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[30]~30_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(30));

-- Location: LCFF_X30_Y21_N9
\xfirst_nios2_system|cpu|E_src2_prelim[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[29]~29_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(29));

-- Location: LCFF_X29_Y20_N3
\xfirst_nios2_system|cpu|E_src1_prelim[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[29]~29_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(29));

-- Location: LCFF_X27_Y21_N15
\xfirst_nios2_system|cpu|E_src1_prelim[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[28]~28_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(28));

-- Location: LCFF_X29_Y21_N23
\xfirst_nios2_system|cpu|E_src1_prelim[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[25]~25_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(25));

-- Location: LCFF_X37_Y18_N11
\xfirst_nios2_system|cpu|M_mul_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[21]~74_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(21),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(21));

-- Location: LCFF_X32_Y20_N17
\xfirst_nios2_system|cpu|E_src2_prelim[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[20]~20_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(20));

-- Location: LCFF_X27_Y21_N9
\xfirst_nios2_system|cpu|E_src1_prelim[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[18]~18_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(18));

-- Location: LCFF_X37_Y18_N3
\xfirst_nios2_system|cpu|M_mul_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[17]~66_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(17),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(17));

-- Location: LCCOMB_X32_Y23_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[0]~15_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	datad => VCC,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~1_cout\);

-- Location: LCCOMB_X32_Y23_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[1]~14_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~1_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~3_cout\);

-- Location: LCCOMB_X32_Y23_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[2]~13_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~3_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~5_cout\);

-- Location: LCCOMB_X32_Y23_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[3]~12_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~5_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~7_cout\);

-- Location: LCCOMB_X32_Y23_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[4]~11_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~7_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~9_cout\);

-- Location: LCCOMB_X32_Y23_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[5]~10_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[5]~5_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~9_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~11_cout\);

-- Location: LCCOMB_X32_Y23_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[6]~9_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[6]~6_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~11_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~13_cout\);

-- Location: LCCOMB_X32_Y23_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[7]~8_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[7]~7_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~13_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~15_cout\);

-- Location: LCCOMB_X32_Y22_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[8]~7_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[8]~8_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~15_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~17_cout\);

-- Location: LCCOMB_X32_Y22_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[9]~9_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[9]~6_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~17_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~19_cout\);

-- Location: LCCOMB_X32_Y22_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[10]~5_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[10]~10_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~19_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~21_cout\);

-- Location: LCCOMB_X32_Y22_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[11]~4_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[11]~11_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~21_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~23_cout\);

-- Location: LCCOMB_X32_Y22_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[12]~3_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[12]~12_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~23_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~25_cout\);

-- Location: LCCOMB_X32_Y22_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[13]~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[13]~13_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~25_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~27_cout\);

-- Location: LCCOMB_X32_Y22_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[14]~14_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[14]~1_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~27_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~29_cout\);

-- Location: LCCOMB_X32_Y22_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[15]~15_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~29_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~31_cout\);

-- Location: LCCOMB_X32_Y22_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[16]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~31_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~33_cout\);

-- Location: LCCOMB_X32_Y22_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[17]~31_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~33_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~35_cout\);

-- Location: LCCOMB_X32_Y22_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[18]~29_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~35_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~37_cout\);

-- Location: LCCOMB_X32_Y22_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[19]~27_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~37_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~39_cout\);

-- Location: LCCOMB_X32_Y22_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[20]~25_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~39_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~41_cout\);

-- Location: LCCOMB_X32_Y22_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2[21]~23_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~41_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~43_cout\);

-- Location: LCCOMB_X32_Y22_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[22]~21_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~43_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~45_cout\);

-- Location: LCCOMB_X32_Y22_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2[23]~19_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~45_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~47_cout\);

-- Location: LCCOMB_X32_Y21_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[24]~17_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~47_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~49_cout\);

-- Location: LCCOMB_X32_Y21_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[25]~15_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~49_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~51_cout\);

-- Location: LCCOMB_X32_Y21_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[26]~13_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~51_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~53_cout\);

-- Location: LCCOMB_X32_Y21_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[27]~11_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~53_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~55_cout\);

-- Location: LCCOMB_X32_Y21_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[28]~9_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~55_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~57_cout\);

-- Location: LCCOMB_X32_Y21_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[29]~7_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~57_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~59_cout\);

-- Location: LCCOMB_X32_Y21_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[30]~5_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~59_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~61_cout\);

-- Location: LCCOMB_X32_Y21_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[31]~3_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~61_cout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~63_cout\);

-- Location: LCCOMB_X32_Y21_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~63_cout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~64_combout\);

-- Location: LCCOMB_X33_Y22_N18
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[18]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~39_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[17]~35\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[18]~36_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[18]~37\);

-- Location: LCCOMB_X33_Y22_N20
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[19]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~37_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[18]~37\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[19]~38_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[19]~39\);

-- Location: LCCOMB_X33_Y21_N6
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[28]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~22_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[27]~55\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[28]~56_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[28]~57\);

-- Location: LCCOMB_X33_Y21_N8
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[29]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~21_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[28]~57\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[29]~58_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[29]~59\);

-- Location: LCCOMB_X33_Y21_N10
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[30]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~20_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[29]~59\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[30]~60_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[30]~61\);

-- Location: LCCOMB_X33_Y21_N12
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[31]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~19_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[30]~61\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[31]~62_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[31]~63\);

-- Location: LCCOMB_X37_Y19_N0
\xfirst_nios2_system|cpu|M_mul_result[0]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(0),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(0),
	datad => VCC,
	combout => \xfirst_nios2_system|cpu|M_mul_result[0]~32_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[0]~33\);

-- Location: LCCOMB_X28_Y16_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: M4K_X52_Y21
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"F4471F4D4B552B0908F5575F1652903FA0D8F15594DD8AB926C14B7E4BA4401C497CCDD2654EC27CCA136B8DD4828D51DC51C5C1F01068147850A97940D761CE79AF7E3411A31219830FD8A64DB58E11DBA14C8BB8AACD000A31D9F96CB43A8276A68F1266113442FDD656BAA6BE6899",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_cpu_ic_tag_ram.mif",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_tag_module:first_nios2_system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_jsh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 14,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 14,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 14,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 14,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|ic_tag_wren~combout\,
	portbrewe => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X37_Y19_N2
\xfirst_nios2_system|cpu|M_mul_result[1]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(1),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[0]~33\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[1]~34_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[1]~35\);

-- Location: LCCOMB_X37_Y19_N10
\xfirst_nios2_system|cpu|M_mul_result[5]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(5),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(5),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[4]~41\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[5]~42_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[5]~43\);

-- Location: LCCOMB_X37_Y19_N26
\xfirst_nios2_system|cpu|M_mul_result[13]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(13),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(13),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[12]~57\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[13]~58_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[13]~59\);

-- Location: LCCOMB_X27_Y21_N24
\xfirst_nios2_system|cpu|E_src1_prelim[16]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(16),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[16]~0_combout\);

-- Location: LCCOMB_X30_Y18_N2
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(28),
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(12),
	datad => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[12]~12_combout\);

-- Location: LCCOMB_X28_Y22_N30
\xfirst_nios2_system|cpu|E_src2_prelim[11]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(11),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[11]~12_combout\);

-- Location: LCCOMB_X30_Y18_N12
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(11),
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(27),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[11]~11_combout\);

-- Location: LCCOMB_X34_Y18_N28
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(6),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(22),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[6]~6_combout\);

-- Location: LCCOMB_X34_Y18_N16
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(20),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(4),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[4]~4_combout\);

-- Location: LCCOMB_X34_Y18_N10
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(19),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(3),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[3]~3_combout\);

-- Location: LCCOMB_X34_Y18_N12
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(2),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(18),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[2]~2_combout\);

-- Location: M4K_X26_Y21
\xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"DEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEFDEADBEEF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_cpu_rf_ram_a.mif",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_register_bank_a_module:first_nios2_system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_olh1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 32,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|ALT_INV_M_wr_dst_reg~regout\,
	portbrewe => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y21_N24
\xfirst_nios2_system|cpu|E_src1_prelim[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(0),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[0]~1_combout\);

-- Location: LCFF_X41_Y20_N31
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[10]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(10));

-- Location: LCCOMB_X38_Y21_N20
\xfirst_nios2_system|cpu|Add1~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(21),
	datab => \xfirst_nios2_system|cpu|D_pc_plus_one\(13),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add1~7\,
	combout => \xfirst_nios2_system|cpu|Add1~8_combout\,
	cout => \xfirst_nios2_system|cpu|Add1~9\);

-- Location: LCFF_X41_Y20_N29
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(9));

-- Location: LCFF_X41_Y20_N27
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(8));

-- Location: LCFF_X41_Y20_N19
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(4));

-- Location: M4K_X26_Y17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"E7CB967FE91DBC7714503D2ACC2A6312D7D3D714963CD7AAA9749A46E60FEB0A5E5B18ADC605DE3218733E2CAEC44F0785CB487A42A44622CE182E6203E658302B14F3646EBB59D49E8A38058C3B766559ECF9ADC3538B4D07A291AA271280BCB116E52DD52FF8E6DC96074E8A51B5D46A37A7265E4834939A12B086A5760EF51632A960715169D01589587F0E36C9CE0CBDFE5E18751D8FCA88279EB411BF76BE88FEA77534691C8F52E9F13CDC5FBC535DBBBD54DAF288CEC5B43D86E551A7AE0B9F6907D8C4316E14665E49221416B6199CEC49688218DAFA23E963F28F104B993A1F7C2D37A9F7BDAB0D8A2AE36457F36C343B2078C63209122D8D29173A",
	mem_init0 => X"AA45AB33E8146FEC6F20457713D46A206CF9D94E5E12910D1BE16C812A8AB57E3F1E8F3DB0BD18740A7D2246492157D33A1E9F73D8209944BAA3BE6D8E0726650FF693B608FB10D80EA5EDD2511284E4E6317B4A0C593F145330D64BDFB038877FEEA30716ED0272AF9845B47FB890EEC4742A4E11B02EE63C9A6FA35177854EA4E57CC83F64BDCB11580444F9E3574818B879D64A2333239ABF481E485ADC12D2EDAB528681DB6B9AE4E81CF3A4657B090D049CDDA52B7490A22CF4EA4DE98B4EF7FD4D51342BBA7F3EAFA3B30BA801DA5397D7FD4692319454A8CF6B4E89034D033E13E47F7A43D347F4648BFBCC51B0ADF132E1E756E3BAB4B907015F5922",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9i81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y19
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\,
	portbrewe => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCFF_X35_Y24_N9
\xfirst_nios2_system|cpu|Mn_rot_step2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[16]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[8]~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(16));

-- Location: M4K_X26_Y13
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y14
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y24
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y18_N2
\xfirst_nios2_system|cpu|M_mul_result[17]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(17),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(17),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[16]~65\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[17]~66_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[17]~67\);

-- Location: LCCOMB_X37_Y18_N10
\xfirst_nios2_system|cpu|M_mul_result[21]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(21),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(21),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[20]~73\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[21]~74_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[21]~75\);

-- Location: LCCOMB_X27_Y21_N10
\xfirst_nios2_system|cpu|E_src1_prelim[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(31),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[31]~31_combout\);

-- Location: LCCOMB_X30_Y22_N10
\xfirst_nios2_system|cpu|E_src2_prelim[30]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(30),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[30]~30_combout\);

-- Location: LCCOMB_X30_Y21_N8
\xfirst_nios2_system|cpu|E_src2_prelim[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(29),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[29]~29_combout\);

-- Location: LCCOMB_X29_Y20_N2
\xfirst_nios2_system|cpu|E_src1_prelim[29]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(29),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[29]~29_combout\);

-- Location: LCCOMB_X27_Y21_N14
\xfirst_nios2_system|cpu|E_src1_prelim[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(28),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[28]~28_combout\);

-- Location: LCCOMB_X29_Y21_N22
\xfirst_nios2_system|cpu|E_src1_prelim[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(25),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[25]~25_combout\);

-- Location: LCCOMB_X32_Y20_N16
\xfirst_nios2_system|cpu|E_src2_prelim[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(20),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[20]~20_combout\);

-- Location: LCCOMB_X27_Y21_N8
\xfirst_nios2_system|cpu|E_src1_prelim[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(18),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[18]~18_combout\);

-- Location: LCCOMB_X32_Y15_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[0]~1\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[1]~3\);

-- Location: LCCOMB_X32_Y15_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(5),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[2]~5\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[3]~7\);

-- Location: LCCOMB_X42_Y21_N16
\xfirst_nios2_system|cpu|F_pc_plus_one[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(8),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[7]~15\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[8]~16_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[8]~17\);

-- Location: M4K_X52_Y13
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCFF_X32_Y24_N11
\xfirst_nios2_system|cpu|Mn_rot_step2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[14]~28_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[6]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(14));

-- Location: LCFF_X34_Y24_N9
\xfirst_nios2_system|cpu|Mn_rot_step2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[29]~27_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[21]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(29));

-- Location: LCFF_X34_Y24_N3
\xfirst_nios2_system|cpu|Mn_rot_step2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[13]~26_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[5]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(13));

-- Location: LCFF_X37_Y24_N5
\xfirst_nios2_system|cpu|Mn_rot_step2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[27]~23_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[19]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(27));

-- Location: LCFF_X37_Y24_N31
\xfirst_nios2_system|cpu|Mn_rot_step2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[11]~22_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[3]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(11));

-- Location: M4K_X13_Y11
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCFF_X32_Y24_N5
\xfirst_nios2_system|cpu|Mn_rot_step2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[26]~21_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[18]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(26));

-- Location: LCFF_X34_Y24_N5
\xfirst_nios2_system|cpu|Mn_rot_step2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[25]~19_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[17]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(25));

-- Location: M4K_X26_Y11
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: LCFF_X35_Y24_N11
\xfirst_nios2_system|cpu|Mn_rot_step2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[8]~16_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[0]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(8));

-- Location: LCFF_X37_Y24_N11
\xfirst_nios2_system|cpu|Mn_rot_step2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[7]~14_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[31]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(7));

-- Location: M4K_X26_Y27
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCFF_X35_Y24_N7
\xfirst_nios2_system|cpu|Mn_rot_step2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[4]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[28]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(4));

-- Location: LCFF_X37_Y24_N15
\xfirst_nios2_system|cpu|Mn_rot_step2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[3]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[27]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(3));

-- Location: M4K_X13_Y17
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LCFF_X32_Y24_N21
\xfirst_nios2_system|cpu|Mn_rot_step2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[18]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[10]~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(18));

-- Location: LCFF_X34_Y24_N15
\xfirst_nios2_system|cpu|Mn_rot_step2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[1]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[25]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(1));

-- Location: M4K_X52_Y17
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y23
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y23
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 5,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 5,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\,
	portbrewe => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X41_Y20_N18
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[4]~8_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]~18\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]~19_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]~20\);

-- Location: LCCOMB_X41_Y20_N24
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[7]~14_combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]~24\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]~26\);

-- Location: LCCOMB_X41_Y20_N26
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[8]~16_combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]~26\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]~27_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]~28\);

-- Location: LCCOMB_X41_Y20_N28
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[8]~28\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]~29_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]~30\);

-- Location: LCCOMB_X41_Y20_N30
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[10]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[9]~30\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[10]~31_combout\);

-- Location: LCFF_X36_Y24_N25
\xfirst_nios2_system|cpu|M_rot_step1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[16]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[14]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(16));

-- Location: LCCOMB_X35_Y24_N10
\xfirst_nios2_system|cpu|Mn_rot_step2[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(4),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(8),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[8]~16_combout\);

-- Location: LCFF_X33_Y24_N25
\xfirst_nios2_system|cpu|M_rot_step1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[0]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[30]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(0));

-- Location: LCFF_X33_Y24_N21
\xfirst_nios2_system|cpu|M_rot_step1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[24]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[22]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(24));

-- Location: DSPOUT_X39_Y19_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: DSPOUT_X39_Y18_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2\ : cycloneii_mac_out
-- pragma translate_off
GENERIC MAP (
	dataa_width => 36,
	output_clock => "0")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAA_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_out2_DATAOUT_bus\);

-- Location: LCFF_X33_Y24_N23
\xfirst_nios2_system|cpu|M_rot_step1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[31]~25_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[29]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(31));

-- Location: LCFF_X36_Y24_N31
\xfirst_nios2_system|cpu|M_rot_step1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[19]~28_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[17]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(19));

-- Location: LCFF_X35_Y22_N5
\xfirst_nios2_system|cpu|M_rot_step1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[7]~31_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[5]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(7));

-- Location: LCFF_X33_Y24_N17
\xfirst_nios2_system|cpu|M_rot_step1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[26]~18_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[24]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(26));

-- Location: LCFF_X36_Y24_N15
\xfirst_nios2_system|cpu|M_rot_step1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[14]~21_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[12]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(14));

-- Location: LCFF_X35_Y22_N23
\xfirst_nios2_system|cpu|M_rot_step1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[6]~23_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[4]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(6));

-- Location: LCFF_X33_Y24_N9
\xfirst_nios2_system|cpu|M_rot_step1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[25]~10_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[23]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(25));

-- Location: LCFF_X36_Y24_N27
\xfirst_nios2_system|cpu|M_rot_step1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[21]~11_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[19]~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(21));

-- Location: LCFF_X36_Y24_N23
\xfirst_nios2_system|cpu|M_rot_step1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[13]~13_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[11]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(13));

-- Location: LCFF_X33_Y24_N19
\xfirst_nios2_system|cpu|M_rot_step1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[1]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[31]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(1));

-- Location: LCCOMB_X37_Y24_N4
\xfirst_nios2_system|cpu|Mn_rot_step2[27]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(23),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(27),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[27]~23_combout\);

-- Location: LCCOMB_X37_Y24_N14
\xfirst_nios2_system|cpu|Mn_rot_step2[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(31),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(3),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[3]~6_combout\);

-- Location: LCCOMB_X32_Y24_N20
\xfirst_nios2_system|cpu|Mn_rot_step2[18]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(14),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(18),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[18]~5_combout\);

-- Location: LCCOMB_X34_Y24_N4
\xfirst_nios2_system|cpu|Mn_rot_step2[25]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(21),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	datad => \xfirst_nios2_system|cpu|M_rot_step1\(25),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[25]~19_combout\);

-- Location: LCFF_X32_Y17_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~27_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(3));

-- Location: LCFF_X32_Y17_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~29_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(2));

-- Location: LCFF_X27_Y16_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[3]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(6),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(3));

-- Location: LCCOMB_X36_Y24_N14
\xfirst_nios2_system|cpu|M_rot_step1[14]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[13]~2_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[14]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[14]~21_combout\);

-- Location: LCCOMB_X33_Y24_N20
\xfirst_nios2_system|cpu|M_rot_step1[24]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[24]~2_combout\);

-- Location: M4K_X26_Y16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"9ABF29B01CC10861EC78C3C71F564F04023D0C9D9018C9F3E7106DD93013FB69C1F667E7A801810DDE41C5EFCB20331C9248677CA28C1ECFADCD49F970D118A2D6389D52803FA211FBBDB06356C2141836032558AE1AFD54C6A1893E2E66161215AFA2A4F195424FB4D48BE61F57999B4D893DE4D4DE4E44B2C7054DC9EAAC490E676B5F5C3E462A56C3EEFC54EAB83714D656A3B3D2E742BE5A93C6808ACFEBD19BB0170E2476644194DD37859549800C1385589842AFD13B441B4FF25F378BFA34688D6693C871E2823249FF832228736B7365D3377EA485E071584D65FBDBDA8E6936C39504238A87C1C603CF2AB1C8EA269EB2CC184D0E297FA5E0E6B15E",
	mem_init0 => X"AF847BC3944500EC86DE625F0D8438CF48BA6464B41D86600249F9C82AED70B8E75093C717BDB27036830B796EDC121464E5149A29347F8E014CE7657A840F7AE22D89E5CC19F25208AF74E674C2BF146A971D945E4CE85C495C000E2ED734570E0633C0D16396334A6D83289E80F670B8DA2625B27FA96A2A745B559500F7E2AA0679EAC5E665A85DC93FE22A33BEDBAED946CE95C9985DF1EF8EEF1E3B1ECF05472006E69D56429E0D3EB778D4BEC999BE323245638CC73FB79F5C08617F7FADF4109894A24FB45B248839F59DEBECEA75E3E540695C5A11F75741D1CDE2B5C2283F512C2007810548E2FCE19B1DE6FE582F99C6E6FE9A16C99A4FC86B5D04",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_cpu_ociram_default_contents.mif",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_9i81:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 8,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_en~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y24_N22
\xfirst_nios2_system|cpu|M_rot_step1[31]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[31]~25_combout\);

-- Location: LCCOMB_X36_Y24_N30
\xfirst_nios2_system|cpu|M_rot_step1[19]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[19]~28_combout\);

-- Location: LCCOMB_X27_Y16_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[3]~2_combout\);

-- Location: LCFF_X29_Y17_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[8]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(11),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(8));

-- Location: LCFF_X27_Y16_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[29]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(32),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LCFF_X29_Y17_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[12]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(15),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LCCOMB_X29_Y17_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[8]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~2_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[8]~5_combout\);

-- Location: LCCOMB_X27_Y16_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[29]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[29]~8_combout\);

-- Location: LCCOMB_X29_Y17_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[12]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~2_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[12]~6_combout\);

-- Location: LCFF_X44_Y17_N17
\xfirst_nios2_system|cpu|ic_fill_ap_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[2]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(2));

-- Location: LCCOMB_X42_Y20_N6
\xfirst_nios2_system|addr_router_001|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router_001|Equal1~2_combout\ = (!\xfirst_nios2_system|cpu|M_alu_result\(4) & (!\xfirst_nios2_system|cpu|M_alu_result\(6) & (!\xfirst_nios2_system|cpu|M_alu_result\(7) & !\xfirst_nios2_system|cpu|M_alu_result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(4),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(6),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(7),
	datad => \xfirst_nios2_system|cpu|M_alu_result\(5),
	combout => \xfirst_nios2_system|addr_router_001|Equal1~2_combout\);

-- Location: LCFF_X38_Y2_N31
\counter_r[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~62_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(31));

-- Location: LCFF_X38_Y2_N29
\counter_r[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~60_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(30));

-- Location: LCFF_X38_Y2_N27
\counter_r[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~58_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(29));

-- Location: LCFF_X38_Y2_N25
\counter_r[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~56_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(28));

-- Location: LCCOMB_X37_Y2_N2
\Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = (!counter_r(28) & (!counter_r(30) & (!counter_r(29) & !counter_r(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(28),
	datab => counter_r(30),
	datac => counter_r(29),
	datad => counter_r(31),
	combout => \Equal0~0_combout\);

-- Location: LCFF_X38_Y2_N23
\counter_r[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~54_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(27));

-- Location: LCFF_X38_Y2_N21
\counter_r[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~52_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(26));

-- Location: LCFF_X38_Y2_N19
\counter_r[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~50_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(25));

-- Location: LCFF_X38_Y2_N17
\counter_r[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~48_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(24));

-- Location: LCCOMB_X37_Y2_N12
\Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = (!counter_r(26) & (!counter_r(25) & (!counter_r(24) & !counter_r(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(26),
	datab => counter_r(25),
	datac => counter_r(24),
	datad => counter_r(27),
	combout => \Equal0~1_combout\);

-- Location: LCFF_X37_Y1_N27
\counter_r[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(22));

-- Location: LCFF_X38_Y2_N15
\counter_r[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~46_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(23));

-- Location: LCFF_X38_Y2_N11
\counter_r[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~42_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(21));

-- Location: LCFF_X38_Y2_N9
\counter_r[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~40_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(20));

-- Location: LCCOMB_X37_Y2_N14
\Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = (!counter_r(23) & (!counter_r(21) & (!counter_r(20) & counter_r(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(23),
	datab => counter_r(21),
	datac => counter_r(20),
	datad => counter_r(22),
	combout => \Equal0~2_combout\);

-- Location: LCFF_X37_Y2_N1
\counter_r[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~1_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(19));

-- Location: LCFF_X37_Y2_N11
\counter_r[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(18));

-- Location: LCFF_X38_Y2_N3
\counter_r[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~34_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(17));

-- Location: LCFF_X38_Y2_N1
\counter_r[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~32_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(16));

-- Location: LCCOMB_X37_Y2_N4
\Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~3_combout\ = (counter_r(18) & (counter_r(19) & (!counter_r(16) & !counter_r(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(18),
	datab => counter_r(19),
	datac => counter_r(16),
	datad => counter_r(17),
	combout => \Equal0~3_combout\);

-- Location: LCCOMB_X37_Y2_N6
\Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~4_combout\ = (\Equal0~1_combout\ & (\Equal0~2_combout\ & (\Equal0~3_combout\ & \Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~1_combout\,
	datab => \Equal0~2_combout\,
	datac => \Equal0~3_combout\,
	datad => \Equal0~0_combout\,
	combout => \Equal0~4_combout\);

-- Location: LCFF_X38_Y3_N11
\counter_r[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~10_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(5));

-- Location: LCCOMB_X37_Y3_N6
\Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~7_combout\ = (!counter_r(5) & !counter_r(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => counter_r(5),
	datac => counter_r(4),
	combout => \Equal0~7_combout\);

-- Location: LCFF_X38_Y3_N7
\counter_r[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~6_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(3));

-- Location: LCFF_X29_Y15_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~12_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(1));

-- Location: LCFF_X29_Y14_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000~regout\);

-- Location: LCCOMB_X31_Y14_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(0),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~10_combout\);

-- Location: LCFF_X35_Y19_N17
\xfirst_nios2_system|cpu|av_ld_or_div_done\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_or_div_done~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_or_div_done~regout\);

-- Location: LCCOMB_X43_Y18_N16
\xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~0_combout\ = (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\ & (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1) & \xfirst_nios2_system|addr_router_001|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	datad => \xfirst_nios2_system|addr_router_001|Equal1~3_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~0_combout\);

-- Location: LCFF_X46_Y18_N7
\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(0));

-- Location: LCFF_X45_Y18_N25
\xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~regout\);

-- Location: LCCOMB_X43_Y18_N4
\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\ = (\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- ((\xfirst_nios2_system|cmd_xbar_demux_001|WideOr0~0_combout\) # (\xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~0_combout\,
	combout => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: LCCOMB_X42_Y18_N24
\xfirst_nios2_system|cpu|M_st_stall~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\,
	datab => \xfirst_nios2_system|cpu|d_read~regout\,
	datac => \xfirst_nios2_system|cpu|d_write~regout\,
	datad => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_stall~1_combout\);

-- Location: LCFF_X37_Y21_N21
\xfirst_nios2_system|cpu|E_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_iw[2]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(2));

-- Location: LCFF_X38_Y20_N17
\xfirst_nios2_system|cpu|E_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_iw[0]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(0));

-- Location: LCCOMB_X41_Y19_N28
\xfirst_nios2_system|cpu|E_op_eret~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Equal132~1_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(11),
	datad => \xfirst_nios2_system|cpu|E_iw\(12),
	combout => \xfirst_nios2_system|cpu|E_op_eret~0_combout\);

-- Location: LCFF_X45_Y18_N13
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X42_Y18_N18
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (!\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ & (\xfirst_nios2_system|cpu|d_read~regout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datab => \xfirst_nios2_system|cpu|d_read~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCFF_X43_Y21_N31
\xfirst_nios2_system|cpu|D_ic_fill_same_tag_line\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_ic_fill_same_tag_line~regout\);

-- Location: LCCOMB_X44_Y17_N22
\xfirst_nios2_system|cpu|Add5~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(2),
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(0),
	datad => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(1),
	combout => \xfirst_nios2_system|cpu|Add5~0_combout\);

-- Location: LCCOMB_X44_Y17_N16
\xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_pc\(2),
	datac => \xfirst_nios2_system|cpu|ic_fill_req_accepted~1_combout\,
	datad => \xfirst_nios2_system|cpu|Add5~0_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[2]~0_combout\);

-- Location: LCFF_X42_Y19_N5
\xfirst_nios2_system|cpu|D_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(3));

-- Location: LCCOMB_X43_Y17_N6
\xfirst_nios2_system|cpu|ic_fill_req_accepted~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\,
	datac => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	datad => \xfirst_nios2_system|limiter|suppress~0_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_req_accepted~2_combout\);

-- Location: LCFF_X41_Y17_N9
\xfirst_nios2_system|limiter|pending_response_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|limiter|pending_response_count[0]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|limiter|pending_response_count\(0));

-- Location: LCFF_X41_Y18_N17
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\);

-- Location: LCFF_X45_Y18_N7
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\);

-- Location: LCCOMB_X41_Y18_N16
\xfirst_nios2_system|limiter|response_accepted~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|limiter|response_accepted~0_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\ & ((\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\)))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\,
	datab => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \xfirst_nios2_system|limiter|response_accepted~0_combout\);

-- Location: LCFF_X35_Y18_N29
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[0]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(16));

-- Location: LCCOMB_X30_Y22_N6
\xfirst_nios2_system|cpu|Add8|auto_generated|_~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(16),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~0_combout\);

-- Location: LCCOMB_X30_Y22_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|_~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_imm\(16),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~1_combout\);

-- Location: LCFF_X37_Y22_N23
\xfirst_nios2_system|cpu|E_src2_imm[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(15));

-- Location: LCCOMB_X37_Y22_N22
\xfirst_nios2_system|cpu|M_mul_src2[15]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_imm\(15),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[15]~16_combout\);

-- Location: LCFF_X35_Y18_N15
\xfirst_nios2_system|cpu|M_shift_rot_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(14));

-- Location: LCCOMB_X35_Y18_N8
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result\(14),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(14),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~8_combout\);

-- Location: LCCOMB_X37_Y21_N16
\xfirst_nios2_system|cpu|E_src1[12]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(12),
	combout => \xfirst_nios2_system|cpu|E_src1[12]~3_combout\);

-- Location: LCFF_X36_Y22_N25
\xfirst_nios2_system|cpu|M_shift_rot_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(11));

-- Location: LCFF_X36_Y21_N17
\xfirst_nios2_system|cpu|E_src2_imm[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[10]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(10));

-- Location: LCCOMB_X36_Y21_N10
\xfirst_nios2_system|cpu|M_mul_src2[10]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(10),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[10]~21_combout\);

-- Location: LCCOMB_X36_Y21_N12
\xfirst_nios2_system|cpu|Add8|auto_generated|_~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[10]~10_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~7_combout\);

-- Location: LCCOMB_X34_Y20_N20
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(9),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(9),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~18_combout\);

-- Location: LCCOMB_X35_Y20_N20
\xfirst_nios2_system|cpu|Add8|auto_generated|_~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[9]~9_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~8_combout\);

-- Location: LCFF_X36_Y20_N7
\xfirst_nios2_system|cpu|E_src2_imm[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[6]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(6));

-- Location: LCCOMB_X31_Y19_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|_~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(6),
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datad => \xfirst_nios2_system|cpu|M_st_data[22]~14_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~11_combout\);

-- Location: LCCOMB_X33_Y23_N6
\xfirst_nios2_system|cpu|Add8|auto_generated|_~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~13_combout\);

-- Location: LCCOMB_X29_Y22_N28
\xfirst_nios2_system|cpu|Add8|auto_generated|_~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~14_combout\);

-- Location: LCFF_X36_Y20_N31
\xfirst_nios2_system|cpu|E_src2_imm[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[1]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(1));

-- Location: LCCOMB_X34_Y20_N10
\xfirst_nios2_system|cpu|M_mul_src2[1]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(1),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[1]~27_combout\);

-- Location: LCCOMB_X33_Y23_N10
\xfirst_nios2_system|cpu|Add8|auto_generated|_~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~16_combout\);

-- Location: LCCOMB_X33_Y23_N12
\xfirst_nios2_system|cpu|Add8|auto_generated|_~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~17_combout\);

-- Location: LCFF_X38_Y22_N25
\xfirst_nios2_system|cpu|E_extra_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[13]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(13));

-- Location: LCFF_X38_Y21_N5
\xfirst_nios2_system|cpu|E_extra_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[12]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(12));

-- Location: LCFF_X40_Y21_N9
\xfirst_nios2_system|cpu|E_extra_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[8]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(8));

-- Location: LCCOMB_X36_Y19_N16
\xfirst_nios2_system|cpu|M_mul_src2[7]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(7),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[7]~29_combout\);

-- Location: LCCOMB_X31_Y19_N20
\xfirst_nios2_system|cpu|M_mul_src2[6]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(6),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[6]~30_combout\);

-- Location: LCCOMB_X35_Y22_N18
\xfirst_nios2_system|cpu|E_alu_result[6]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src2[6]~6_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1[6]~9_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[6]~29_combout\);

-- Location: LCCOMB_X32_Y19_N6
\xfirst_nios2_system|cpu|M_mul_src2[5]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_imm\(5),
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[5]~31_combout\);

-- Location: LCCOMB_X35_Y22_N20
\xfirst_nios2_system|cpu|E_alu_result[5]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_src1[5]~10_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[5]~5_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[5]~32_combout\);

-- Location: LCCOMB_X36_Y22_N12
\xfirst_nios2_system|cpu|E_alu_result[4]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[5]~10_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(2),
	combout => \xfirst_nios2_system|cpu|E_alu_result[4]~34_combout\);

-- Location: LCCOMB_X37_Y1_N26
\counter_r~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~0_combout\ = (!\Equal0~10_combout\ & \Add0~44_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~10_combout\,
	datad => \Add0~44_combout\,
	combout => \counter_r~0_combout\);

-- Location: LCCOMB_X37_Y2_N0
\counter_r~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~1_combout\ = (!\Equal0~10_combout\ & \Add0~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~10_combout\,
	datad => \Add0~38_combout\,
	combout => \counter_r~1_combout\);

-- Location: LCCOMB_X37_Y2_N10
\counter_r~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~2_combout\ = (!\Equal0~10_combout\ & \Add0~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal0~10_combout\,
	datad => \Add0~36_combout\,
	combout => \counter_r~2_combout\);

-- Location: LCFF_X29_Y15_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~15_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(2));

-- Location: LCFF_X29_Y16_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~0_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(0));

-- Location: LCCOMB_X30_Y15_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~11_combout\);

-- Location: LCCOMB_X29_Y15_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~11_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~12_combout\);

-- Location: LCFF_X27_Y19_N11
\xfirst_nios2_system|cpu|D_iw[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[24]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(24));

-- Location: LCFF_X27_Y19_N19
\xfirst_nios2_system|cpu|D_iw[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[25]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(25));

-- Location: LCFF_X27_Y19_N15
\xfirst_nios2_system|cpu|W_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_dst_regnum\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_dst_regnum\(3));

-- Location: LCFF_X27_Y19_N5
\xfirst_nios2_system|cpu|W_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_dst_regnum\(2),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_dst_regnum\(2));

-- Location: LCCOMB_X27_Y19_N14
\xfirst_nios2_system|cpu|D_src2_hazard_W~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(25),
	datab => \xfirst_nios2_system|cpu|W_dst_regnum\(2),
	datac => \xfirst_nios2_system|cpu|W_dst_regnum\(3),
	datad => \xfirst_nios2_system|cpu|D_iw\(24),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_W~2_combout\);

-- Location: LCCOMB_X27_Y19_N12
\xfirst_nios2_system|cpu|D_src2_hazard_M~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_dst_regnum\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(24),
	datac => \xfirst_nios2_system|cpu|M_dst_regnum\(3),
	datad => \xfirst_nios2_system|cpu|D_iw\(25),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_M~2_combout\);

-- Location: LCFF_X37_Y17_N1
\xfirst_nios2_system|cpu|d_readdata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(0));

-- Location: LCFF_X25_Y19_N1
\xfirst_nios2_system|cpu|d_readdata_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(16));

-- Location: LCFF_X29_Y17_N31
\xfirst_nios2_system|cpu|d_readdata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(8));

-- Location: LCFF_X42_Y18_N7
\xfirst_nios2_system|cpu|av_ld_aligning_data\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_transfer~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_aligning_data~regout\);

-- Location: LCFF_X40_Y20_N11
\xfirst_nios2_system|cpu|E_control_reg_rddata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_control_reg_rddata\(0));

-- Location: LCCOMB_X40_Y20_N20
\xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_rdctl_inst~regout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	datad => \xfirst_nios2_system|cpu|E_control_reg_rddata\(0),
	combout => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\);

-- Location: LCFF_X34_Y21_N11
\xfirst_nios2_system|cpu|M_shift_rot_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~35_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(31));

-- Location: LCCOMB_X34_Y21_N20
\xfirst_nios2_system|cpu|E_src2[31]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(31),
	datac => \xfirst_nios2_system|cpu|E_src2[31]~2_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[31]~3_combout\);

-- Location: LCCOMB_X30_Y22_N12
\xfirst_nios2_system|cpu|E_src2[30]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(30),
	datac => \xfirst_nios2_system|cpu|E_src2[30]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[30]~5_combout\);

-- Location: LCFF_X34_Y23_N19
\xfirst_nios2_system|cpu|M_shift_rot_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(29));

-- Location: LCFF_X33_Y21_N21
\xfirst_nios2_system|cpu|M_alu_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[29]~53_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(29));

-- Location: LCCOMB_X30_Y21_N6
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(29),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(29),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~40_combout\);

-- Location: LCFF_X32_Y20_N19
\xfirst_nios2_system|cpu|E_src2_imm[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[29]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(29));

-- Location: LCCOMB_X31_Y21_N14
\xfirst_nios2_system|cpu|E_src2[29]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(29),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[29]~6_combout\,
	combout => \xfirst_nios2_system|cpu|E_src2[29]~7_combout\);

-- Location: LCFF_X34_Y23_N21
\xfirst_nios2_system|cpu|M_shift_rot_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~41_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(28));

-- Location: LCFF_X30_Y21_N13
\xfirst_nios2_system|cpu|M_alu_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[28]~55_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(28));

-- Location: LCCOMB_X31_Y21_N20
\xfirst_nios2_system|cpu|E_src2[28]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2[28]~8_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(28),
	combout => \xfirst_nios2_system|cpu|E_src2[28]~9_combout\);

-- Location: LCFF_X33_Y19_N21
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[3]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(27));

-- Location: LCFF_X33_Y20_N7
\xfirst_nios2_system|cpu|M_alu_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[27]~57_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(27));

-- Location: LCFF_X34_Y19_N19
\xfirst_nios2_system|cpu|E_src2_imm[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[27]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(27));

-- Location: LCCOMB_X34_Y21_N6
\xfirst_nios2_system|cpu|E_src2[27]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[27]~10_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_imm\(27),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[27]~11_combout\);

-- Location: LCFF_X32_Y18_N11
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[2]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(26));

-- Location: LCFF_X34_Y19_N17
\xfirst_nios2_system|cpu|M_shift_rot_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~47_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(25));

-- Location: LCFF_X34_Y19_N25
\xfirst_nios2_system|cpu|E_src2_imm[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[25]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(25));

-- Location: LCFF_X30_Y23_N7
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[0]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(24));

-- Location: LCFF_X31_Y20_N11
\xfirst_nios2_system|cpu|M_shift_rot_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~53_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(22));

-- Location: LCFF_X31_Y20_N13
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[6]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(22));

-- Location: LCCOMB_X33_Y19_N28
\xfirst_nios2_system|cpu|E_src2[21]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(21),
	combout => \xfirst_nios2_system|cpu|E_src2[21]~22_combout\);

-- Location: LCCOMB_X33_Y19_N6
\xfirst_nios2_system|cpu|E_src2[21]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2[21]~22_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(21),
	combout => \xfirst_nios2_system|cpu|E_src2[21]~23_combout\);

-- Location: LCCOMB_X32_Y20_N8
\xfirst_nios2_system|cpu|E_src2[20]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(20),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[20]~24_combout\);

-- Location: LCCOMB_X32_Y20_N2
\xfirst_nios2_system|cpu|E_src2[20]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(20),
	datab => \xfirst_nios2_system|cpu|E_src2[20]~24_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[20]~25_combout\);

-- Location: LCFF_X30_Y21_N11
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[3]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(19));

-- Location: LCFF_X34_Y19_N5
\xfirst_nios2_system|cpu|E_src2_imm[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[19]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(19));

-- Location: LCFF_X31_Y23_N31
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[2]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(18));

-- Location: LCFF_X31_Y23_N17
\xfirst_nios2_system|cpu|M_alu_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[18]~75_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(18));

-- Location: LCCOMB_X31_Y23_N10
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(18),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(18),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~62_combout\);

-- Location: LCCOMB_X36_Y18_N12
\xfirst_nios2_system|cpu|E_src2[18]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(18),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[18]~28_combout\);

-- Location: LCCOMB_X36_Y18_N14
\xfirst_nios2_system|cpu|E_src2[18]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[18]~28_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(18),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[18]~29_combout\);

-- Location: LCCOMB_X30_Y20_N16
\xfirst_nios2_system|cpu|E_src2[17]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(17),
	combout => \xfirst_nios2_system|cpu|E_src2[17]~30_combout\);

-- Location: LCCOMB_X30_Y20_N10
\xfirst_nios2_system|cpu|E_src2[17]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(17),
	datad => \xfirst_nios2_system|cpu|E_src2[17]~30_combout\,
	combout => \xfirst_nios2_system|cpu|E_src2[17]~31_combout\);

-- Location: LCCOMB_X34_Y21_N30
\xfirst_nios2_system|cpu|E_arith_src1[31]\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_alu_signed_comparison~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\,
	combout => \xfirst_nios2_system|cpu|E_arith_src1\(31));

-- Location: LCCOMB_X30_Y22_N22
\xfirst_nios2_system|cpu|Add8|auto_generated|_~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(30),
	datac => \xfirst_nios2_system|cpu|E_src2[30]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~19_combout\);

-- Location: LCCOMB_X31_Y21_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|_~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(29),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[29]~6_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~20_combout\);

-- Location: LCCOMB_X31_Y21_N2
\xfirst_nios2_system|cpu|Add8|auto_generated|_~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(28),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[28]~8_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~21_combout\);

-- Location: LCCOMB_X34_Y19_N8
\xfirst_nios2_system|cpu|Add8|auto_generated|_~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(25),
	datab => \xfirst_nios2_system|cpu|E_src2[25]~14_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~24_combout\);

-- Location: LCCOMB_X30_Y23_N16
\xfirst_nios2_system|cpu|Add8|auto_generated|_~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(24),
	datab => \xfirst_nios2_system|cpu|E_src2[24]~16_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~25_combout\);

-- Location: LCCOMB_X33_Y19_N8
\xfirst_nios2_system|cpu|Add8|auto_generated|_~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(21),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~30_combout\);

-- Location: LCCOMB_X33_Y19_N2
\xfirst_nios2_system|cpu|Add8|auto_generated|_~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(21),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|_~30_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~31_combout\);

-- Location: LCCOMB_X32_Y20_N20
\xfirst_nios2_system|cpu|Add8|auto_generated|_~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(20),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~32_combout\);

-- Location: LCCOMB_X32_Y20_N22
\xfirst_nios2_system|cpu|Add8|auto_generated|_~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(20),
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|_~32_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~33_combout\);

-- Location: LCCOMB_X29_Y22_N26
\xfirst_nios2_system|cpu|Add8|auto_generated|_~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(19),
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~34_combout\);

-- Location: LCCOMB_X29_Y22_N20
\xfirst_nios2_system|cpu|Add8|auto_generated|_~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~34_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(19),
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~35_combout\);

-- Location: LCCOMB_X30_Y20_N12
\xfirst_nios2_system|cpu|Add8|auto_generated|_~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(17),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~38_combout\);

-- Location: LCCOMB_X30_Y20_N6
\xfirst_nios2_system|cpu|Add8|auto_generated|_~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~38_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(17),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~39_combout\);

-- Location: LCCOMB_X28_Y19_N6
\xfirst_nios2_system|cpu|D_src2_hazard_E~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(22),
	datab => \xfirst_nios2_system|cpu|D_iw\(23),
	datac => \xfirst_nios2_system|cpu|E_dst_regnum\(0),
	datad => \xfirst_nios2_system|cpu|E_dst_regnum\(1),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_E~0_combout\);

-- Location: LCCOMB_X27_Y19_N28
\xfirst_nios2_system|cpu|D_src2_hazard_E~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(25),
	datab => \xfirst_nios2_system|cpu|E_dst_regnum\(3),
	datac => \xfirst_nios2_system|cpu|E_dst_regnum\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(24),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_E~1_combout\);

-- Location: LCCOMB_X30_Y19_N10
\xfirst_nios2_system|cpu|D_src2_hazard_E~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_E~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_src2_hazard_E~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_E~2_combout\);

-- Location: LCFF_X43_Y17_N21
\xfirst_nios2_system|limiter|last_channel[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|addr_router|Equal2~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|limiter|last_channel\(0));

-- Location: LCCOMB_X43_Y17_N4
\xfirst_nios2_system|cmd_xbar_demux|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\ = (\xfirst_nios2_system|cpu|i_read~regout\ & (\xfirst_nios2_system|addr_router|Equal2~0_combout\ & ((\xfirst_nios2_system|limiter|last_channel\(0)) # 
-- (!\xfirst_nios2_system|limiter|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|limiter|last_channel\(0),
	datab => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	datac => \xfirst_nios2_system|cpu|i_read~regout\,
	datad => \xfirst_nios2_system|addr_router|Equal2~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\);

-- Location: LCCOMB_X42_Y18_N16
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (!\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ & (\xfirst_nios2_system|cpu|d_read~regout\ 
-- & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datab => \xfirst_nios2_system|cpu|d_read~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X43_Y17_N22
\xfirst_nios2_system|cmd_xbar_demux|src1_valid~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\ = (\xfirst_nios2_system|cpu|i_read~regout\ & (\xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\ & ((\xfirst_nios2_system|limiter|last_channel\(1)) # 
-- (!\xfirst_nios2_system|limiter|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	datab => \xfirst_nios2_system|limiter|last_channel\(1),
	datac => \xfirst_nios2_system|cpu|i_read~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\);

-- Location: LCFF_X41_Y18_N13
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCFF_X42_Y17_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~regout\);

-- Location: LCCOMB_X42_Y17_N8
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCCOMB_X44_Y18_N12
\xfirst_nios2_system|cmd_xbar_mux_001|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~0_combout\ = (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~0_combout\);

-- Location: LCFF_X28_Y16_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~regout\);

-- Location: LCCOMB_X31_Y16_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(21),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~1_combout\);

-- Location: LCFF_X42_Y19_N7
\xfirst_nios2_system|cpu|M_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(14),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(14));

-- Location: LCFF_X42_Y19_N25
\xfirst_nios2_system|cpu|M_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_iw[16]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(16));

-- Location: LCFF_X41_Y19_N17
\xfirst_nios2_system|cpu|M_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(15),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(15));

-- Location: LCFF_X42_Y19_N19
\xfirst_nios2_system|cpu|M_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(13),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(13));

-- Location: LCCOMB_X42_Y19_N18
\xfirst_nios2_system|cpu|hbreak_enabled~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(16),
	datab => \xfirst_nios2_system|cpu|M_iw\(15),
	datac => \xfirst_nios2_system|cpu|M_iw\(13),
	datad => \xfirst_nios2_system|cpu|M_iw\(14),
	combout => \xfirst_nios2_system|cpu|hbreak_enabled~0_combout\);

-- Location: LCFF_X41_Y19_N19
\xfirst_nios2_system|cpu|M_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(11),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(11));

-- Location: LCFF_X41_Y19_N13
\xfirst_nios2_system|cpu|M_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(5),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(5));

-- Location: LCFF_X41_Y19_N31
\xfirst_nios2_system|cpu|M_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_iw[12]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(12));

-- Location: LCCOMB_X41_Y19_N12
\xfirst_nios2_system|cpu|hbreak_enabled~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(4),
	datab => \xfirst_nios2_system|cpu|M_iw\(12),
	datac => \xfirst_nios2_system|cpu|M_iw\(5),
	datad => \xfirst_nios2_system|cpu|M_iw\(11),
	combout => \xfirst_nios2_system|cpu|hbreak_enabled~1_combout\);

-- Location: LCFF_X41_Y19_N9
\xfirst_nios2_system|cpu|M_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(1));

-- Location: LCFF_X41_Y19_N27
\xfirst_nios2_system|cpu|M_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_iw[2]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(2));

-- Location: LCFF_X41_Y19_N5
\xfirst_nios2_system|cpu|M_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(0));

-- Location: LCCOMB_X41_Y19_N4
\xfirst_nios2_system|cpu|hbreak_enabled~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(3),
	datab => \xfirst_nios2_system|cpu|M_iw\(1),
	datac => \xfirst_nios2_system|cpu|M_iw\(0),
	datad => \xfirst_nios2_system|cpu|M_iw\(2),
	combout => \xfirst_nios2_system|cpu|hbreak_enabled~2_combout\);

-- Location: LCCOMB_X42_Y19_N12
\xfirst_nios2_system|cpu|hbreak_enabled~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~1_combout\,
	datab => \xfirst_nios2_system|cpu|hbreak_enabled~2_combout\,
	datac => \xfirst_nios2_system|cpu|M_ctrl_break~regout\,
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~0_combout\,
	combout => \xfirst_nios2_system|cpu|hbreak_enabled~3_combout\);

-- Location: LCFF_X31_Y17_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~regout\);

-- Location: LCCOMB_X45_Y18_N12
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\) # 
-- ((\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0),
	datab => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X42_Y19_N27
\xfirst_nios2_system|cpu|W_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|W_valid~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_valid~regout\);

-- Location: LCFF_X44_Y19_N11
\xfirst_nios2_system|cpu|W_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_ctrl_crst~regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_ctrl_crst~regout\);

-- Location: LCCOMB_X44_Y19_N10
\xfirst_nios2_system|cpu|F_inst_ram_hit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(9),
	datab => \xfirst_nios2_system|cpu|W_valid~regout\,
	datac => \xfirst_nios2_system|cpu|W_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8),
	combout => \xfirst_nios2_system|cpu|F_inst_ram_hit~0_combout\);

-- Location: LCCOMB_X41_Y21_N10
\xfirst_nios2_system|cpu|F_ic_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6),
	datab => \xfirst_nios2_system|cpu|F_pc\(0),
	datac => \xfirst_nios2_system|cpu|F_pc\(1),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4),
	combout => \xfirst_nios2_system|cpu|F_ic_valid~0_combout\);

-- Location: LCCOMB_X41_Y21_N12
\xfirst_nios2_system|cpu|F_ic_valid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_valid~0_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc\(0),
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5),
	combout => \xfirst_nios2_system|cpu|F_ic_valid~1_combout\);

-- Location: LCCOMB_X44_Y21_N26
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(9),
	datab => \xfirst_nios2_system|cpu|F_pc\(10),
	datac => \xfirst_nios2_system|cpu|ic_fill_tag\(0),
	datad => \xfirst_nios2_system|cpu|ic_fill_tag\(1),
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~0_combout\);

-- Location: LCCOMB_X44_Y21_N6
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_tag\(3),
	datab => \xfirst_nios2_system|cpu|F_pc\(12),
	datac => \xfirst_nios2_system|cpu|ic_fill_tag\(2),
	datad => \xfirst_nios2_system|cpu|F_pc\(11),
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~1_combout\);

-- Location: LCCOMB_X44_Y21_N0
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(13),
	datab => \xfirst_nios2_system|cpu|F_pc\(14),
	datac => \xfirst_nios2_system|cpu|ic_fill_tag\(4),
	datad => \xfirst_nios2_system|cpu|ic_fill_tag\(5),
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~2_combout\);

-- Location: LCFF_X42_Y20_N25
\xfirst_nios2_system|cpu|F_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(3));

-- Location: LCCOMB_X29_Y19_N30
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(0),
	datab => \xfirst_nios2_system|cpu|ic_fill_line\(1),
	datac => \xfirst_nios2_system|cpu|F_pc\(3),
	datad => \xfirst_nios2_system|cpu|F_pc\(4),
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~3_combout\);

-- Location: LCCOMB_X44_Y21_N30
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~1_combout\,
	datab => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~0_combout\,
	datac => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~3_combout\,
	datad => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~2_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~4_combout\);

-- Location: LCCOMB_X43_Y21_N28
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(3),
	datab => \xfirst_nios2_system|cpu|F_pc\(5),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(2),
	datad => \xfirst_nios2_system|cpu|F_pc\(6),
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~5_combout\);

-- Location: LCCOMB_X43_Y21_N16
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(4),
	datab => \xfirst_nios2_system|cpu|F_pc\(8),
	datac => \xfirst_nios2_system|cpu|F_pc\(7),
	datad => \xfirst_nios2_system|cpu|ic_fill_line\(5),
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~6_combout\);

-- Location: LCCOMB_X43_Y21_N30
\xfirst_nios2_system|cpu|F_ic_fill_same_tag_line\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~5_combout\,
	datac => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~6_combout\,
	datad => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~4_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_fill_same_tag_line~combout\);

-- Location: LCCOMB_X45_Y17_N24
\xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(0),
	datab => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(1),
	datac => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(2),
	combout => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~1_combout\);

-- Location: LCCOMB_X44_Y17_N0
\xfirst_nios2_system|cpu|ic_fill_active_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(2),
	datac => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(1),
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_active_nxt~2_combout\);

-- Location: LCCOMB_X44_Y17_N28
\xfirst_nios2_system|cpu|ic_fill_active_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	datab => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(0),
	datad => \xfirst_nios2_system|cpu|ic_fill_active_nxt~2_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_active_nxt~3_combout\);

-- Location: LCFF_X44_Y17_N25
\xfirst_nios2_system|cpu|ic_fill_ap_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(1));

-- Location: LCCOMB_X41_Y17_N8
\xfirst_nios2_system|limiter|pending_response_count[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|limiter|pending_response_count[0]~0_combout\ = \xfirst_nios2_system|limiter|response_accepted~1_combout\ $ (\xfirst_nios2_system|limiter|pending_response_count\(0) $ (\xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|limiter|response_accepted~1_combout\,
	datac => \xfirst_nios2_system|limiter|pending_response_count\(0),
	datad => \xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\,
	combout => \xfirst_nios2_system|limiter|pending_response_count[0]~0_combout\);

-- Location: LCFF_X41_Y18_N5
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\);

-- Location: LCCOMB_X41_Y18_N4
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\)))) # (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X45_Y18_N31
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\);

-- Location: LCCOMB_X45_Y18_N30
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\)))) # (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1)) # ((\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	datab => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	datac => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\,
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCCOMB_X40_Y22_N4
\xfirst_nios2_system|cpu|Equal107~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(16),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal107~0_combout\);

-- Location: LCCOMB_X37_Y20_N10
\xfirst_nios2_system|cpu|Equal4~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|Equal4~2_combout\);

-- Location: LCCOMB_X35_Y18_N12
\xfirst_nios2_system|cpu|av_sign_bit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(1),
	datab => \xfirst_nios2_system|cpu|av_sign_bit~0_combout\,
	datac => \xfirst_nios2_system|cpu|d_readdata_d1\(23),
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(7),
	combout => \xfirst_nios2_system|cpu|av_sign_bit~1_combout\);

-- Location: LCCOMB_X35_Y18_N28
\xfirst_nios2_system|cpu|av_ld_byte2_data[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(16),
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	datad => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[0]~0_combout\);

-- Location: LCFF_X27_Y19_N17
\xfirst_nios2_system|cpu|D_iw[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[30]~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(30));

-- Location: LCCOMB_X27_Y19_N4
\xfirst_nios2_system|cpu|D_src1_hazard_W~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(30),
	datab => \xfirst_nios2_system|cpu|W_dst_regnum\(3),
	datac => \xfirst_nios2_system|cpu|W_dst_regnum\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(29),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_W~2_combout\);

-- Location: LCCOMB_X29_Y19_N28
\xfirst_nios2_system|cpu|D_src1_hazard_M~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_dst_regnum\(4),
	datac => \xfirst_nios2_system|cpu|M_wr_dst_reg~regout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(31),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_M~0_combout\);

-- Location: LCFF_X32_Y24_N1
\xfirst_nios2_system|cpu|M2_rot[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(14));

-- Location: LCCOMB_X35_Y23_N18
\xfirst_nios2_system|cpu|M_shift_rot_result~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(6),
	datab => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~6_combout\);

-- Location: LCCOMB_X35_Y18_N14
\xfirst_nios2_system|cpu|M_shift_rot_result~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M2_rot\(14),
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~6_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~7_combout\);

-- Location: LCFF_X34_Y24_N17
\xfirst_nios2_system|cpu|M2_rot[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(13));

-- Location: LCFF_X34_Y23_N13
\xfirst_nios2_system|cpu|M_rot_mask[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[5]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(5));

-- Location: LCFF_X30_Y18_N21
\xfirst_nios2_system|cpu|d_readdata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(13));

-- Location: LCFF_X29_Y17_N1
\xfirst_nios2_system|cpu|d_readdata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(12));

-- Location: LCFF_X37_Y24_N27
\xfirst_nios2_system|cpu|M2_rot[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(11));

-- Location: LCCOMB_X36_Y23_N16
\xfirst_nios2_system|cpu|M_shift_rot_result~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(3),
	datab => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~12_combout\);

-- Location: LCCOMB_X36_Y22_N24
\xfirst_nios2_system|cpu|M_shift_rot_result~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~12_combout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(11),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~13_combout\);

-- Location: LCFF_X27_Y18_N11
\xfirst_nios2_system|cpu|d_readdata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(11));

-- Location: LCFF_X25_Y18_N3
\xfirst_nios2_system|cpu|d_readdata_d1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(27));

-- Location: LCFF_X36_Y21_N7
\xfirst_nios2_system|cpu|W_wr_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(10));

-- Location: LCCOMB_X36_Y21_N16
\xfirst_nios2_system|cpu|D_src2_imm[10]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_iw\(2),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[10]~6_combout\);

-- Location: LCCOMB_X35_Y23_N28
\xfirst_nios2_system|cpu|M_shift_rot_result~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(1),
	datac => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~16_combout\);

-- Location: LCCOMB_X36_Y20_N6
\xfirst_nios2_system|cpu|D_src2_imm[6]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[6]~10_combout\);

-- Location: LCFF_X34_Y17_N11
\xfirst_nios2_system|cpu|d_readdata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(6));

-- Location: LCFF_X25_Y19_N15
\xfirst_nios2_system|cpu|d_readdata_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(22));

-- Location: LCFF_X34_Y17_N5
\xfirst_nios2_system|cpu|d_readdata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(5));

-- Location: LCFF_X37_Y17_N11
\xfirst_nios2_system|cpu|d_readdata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(4));

-- Location: LCCOMB_X36_Y23_N24
\xfirst_nios2_system|cpu|M_shift_rot_result~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(4),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~26_combout\);

-- Location: LCCOMB_X36_Y23_N12
\xfirst_nios2_system|cpu|M_shift_rot_result~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(3),
	datab => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~28_combout\);

-- Location: LCFF_X33_Y17_N25
\xfirst_nios2_system|cpu|d_readdata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(3));

-- Location: LCFF_X25_Y17_N29
\xfirst_nios2_system|cpu|d_readdata_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(19));

-- Location: LCFF_X41_Y20_N3
\xfirst_nios2_system|cpu|D_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[9]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(9));

-- Location: LCFF_X33_Y17_N11
\xfirst_nios2_system|cpu|d_readdata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(2));

-- Location: LCFF_X30_Y17_N13
\xfirst_nios2_system|cpu|d_readdata_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(18));

-- Location: LCCOMB_X36_Y20_N30
\xfirst_nios2_system|cpu|D_src2_imm[1]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(7),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[1]~15_combout\);

-- Location: LCCOMB_X37_Y20_N18
\xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(4),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_iw\(2),
	combout => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~0_combout\);

-- Location: LCCOMB_X38_Y22_N24
\xfirst_nios2_system|cpu|D_extra_pc[13]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add1~8_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(21),
	datac => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(13),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[13]~1_combout\);

-- Location: LCCOMB_X38_Y21_N4
\xfirst_nios2_system|cpu|D_extra_pc[12]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \xfirst_nios2_system|cpu|Add1~6_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(12),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[12]~2_combout\);

-- Location: LCFF_X42_Y21_N17
\xfirst_nios2_system|cpu|D_pc_plus_one[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[8]~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(8));

-- Location: LCCOMB_X40_Y21_N8
\xfirst_nios2_system|cpu|D_extra_pc[8]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(21),
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(8),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(8),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[8]~5_combout\);

-- Location: LCFF_X42_Y21_N7
\xfirst_nios2_system|cpu|D_pc_plus_one[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[3]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(3));

-- Location: LCFF_X30_Y16_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~1_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(1));

-- Location: LCCOMB_X30_Y16_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(1),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~14_combout\);

-- Location: LCCOMB_X29_Y15_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(3),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~14_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~15_combout\);

-- Location: LCFF_X30_Y14_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(0));

-- Location: LCCOMB_X29_Y16_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(0),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~0_combout\);

-- Location: LCCOMB_X27_Y19_N10
\xfirst_nios2_system|cpu|F_iw[24]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	combout => \xfirst_nios2_system|cpu|F_iw[24]~3_combout\);

-- Location: LCCOMB_X27_Y19_N18
\xfirst_nios2_system|cpu|F_iw[25]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	combout => \xfirst_nios2_system|cpu|F_iw[25]~4_combout\);

-- Location: LCCOMB_X40_Y22_N0
\xfirst_nios2_system|cpu|Equal107~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(16),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal107~4_combout\);

-- Location: LCCOMB_X37_Y17_N30
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~16_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(0) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(0))))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(0) & (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(0),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~16_combout\);

-- Location: LCFF_X28_Y16_N7
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(16));

-- Location: LCCOMB_X25_Y19_N0
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~0_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(16)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\ & 
-- (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~0_combout\);

-- Location: LCFF_X29_Y17_N13
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(8));

-- Location: LCCOMB_X29_Y17_N30
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~1_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~1_combout\);

-- Location: LCCOMB_X42_Y18_N6
\xfirst_nios2_system|cpu|av_ld_data_transfer~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|d_read~regout\,
	datad => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_data_transfer~0_combout\);

-- Location: LCFF_X40_Y20_N9
\xfirst_nios2_system|cpu|M_estatus_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_estatus_reg_pie~regout\);

-- Location: LCFF_X40_Y20_N19
\xfirst_nios2_system|cpu|M_status_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_status_reg_pie~regout\);

-- Location: LCFF_X40_Y20_N13
\xfirst_nios2_system|cpu|M_bstatus_reg_pie\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_bstatus_reg_pie~regout\);

-- Location: LCCOMB_X40_Y20_N30
\xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_bstatus_reg_pie~regout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(7),
	datac => \xfirst_nios2_system|cpu|D_iw\(6),
	datad => \xfirst_nios2_system|cpu|M_status_reg_pie~regout\,
	combout => \xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~0_combout\);

-- Location: LCCOMB_X40_Y20_N10
\xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(6),
	datab => \xfirst_nios2_system|cpu|D_iw\(8),
	datac => \xfirst_nios2_system|cpu|M_estatus_reg_pie~regout\,
	datad => \xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_control_reg_rddata_muxed[0]~1_combout\);

-- Location: LCFF_X37_Y24_N9
\xfirst_nios2_system|cpu|M2_rot[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(31));

-- Location: LCCOMB_X34_Y23_N6
\xfirst_nios2_system|cpu|M_shift_rot_result~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(7),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~34_combout\);

-- Location: LCCOMB_X34_Y21_N10
\xfirst_nios2_system|cpu|M_shift_rot_result~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result~34_combout\,
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(31),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~35_combout\);

-- Location: LCCOMB_X30_Y23_N10
\xfirst_nios2_system|cpu|M_shift_rot_result~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(6),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~36_combout\);

-- Location: LCFF_X34_Y24_N1
\xfirst_nios2_system|cpu|M2_rot[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(29));

-- Location: LCCOMB_X34_Y23_N0
\xfirst_nios2_system|cpu|M_shift_rot_result~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(5),
	datab => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~38_combout\);

-- Location: LCCOMB_X34_Y23_N18
\xfirst_nios2_system|cpu|M_shift_rot_result~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datab => \xfirst_nios2_system|cpu|M2_rot\(29),
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~38_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~39_combout\);

-- Location: LCCOMB_X33_Y21_N18
\xfirst_nios2_system|cpu|E_alu_result[29]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2[29]~7_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[29]~52_combout\);

-- Location: LCCOMB_X33_Y21_N20
\xfirst_nios2_system|cpu|E_alu_result[29]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[30]~60_combout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result[29]~52_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[29]~53_combout\);

-- Location: LCFF_X30_Y21_N17
\xfirst_nios2_system|cpu|W_wr_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(29));

-- Location: LCCOMB_X32_Y20_N18
\xfirst_nios2_system|cpu|D_src2_imm[29]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(19),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[29]~19_combout\);

-- Location: LCFF_X35_Y24_N19
\xfirst_nios2_system|cpu|M2_rot[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(28));

-- Location: LCCOMB_X34_Y23_N26
\xfirst_nios2_system|cpu|M_shift_rot_result~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(4),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~40_combout\);

-- Location: LCCOMB_X34_Y23_N20
\xfirst_nios2_system|cpu|M_shift_rot_result~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result~40_combout\,
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(28),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~41_combout\);

-- Location: LCCOMB_X31_Y21_N22
\xfirst_nios2_system|cpu|E_alu_result[28]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[28]~9_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[28]~54_combout\);

-- Location: LCCOMB_X30_Y21_N12
\xfirst_nios2_system|cpu|E_alu_result[28]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[29]~58_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[28]~54_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[28]~55_combout\);

-- Location: LCCOMB_X33_Y19_N20
\xfirst_nios2_system|cpu|av_ld_byte3_data[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(27),
	datab => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	datad => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[3]~4_combout\);

-- Location: LCFF_X37_Y24_N3
\xfirst_nios2_system|cpu|M2_rot[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(27));

-- Location: LCCOMB_X32_Y21_N20
\xfirst_nios2_system|cpu|E_alu_result[27]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[27]~11_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|E_compare_op\(1),
	combout => \xfirst_nios2_system|cpu|E_alu_result[27]~56_combout\);

-- Location: LCCOMB_X33_Y20_N6
\xfirst_nios2_system|cpu|E_alu_result[27]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[28]~56_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[27]~56_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[27]~57_combout\);

-- Location: LCCOMB_X34_Y19_N18
\xfirst_nios2_system|cpu|D_src2_imm[27]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(17),
	datad => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[27]~21_combout\);

-- Location: LCCOMB_X31_Y23_N6
\xfirst_nios2_system|cpu|M_shift_rot_result~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(2),
	datab => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~44_combout\);

-- Location: LCCOMB_X32_Y18_N10
\xfirst_nios2_system|cpu|av_ld_byte3_data[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(26),
	datab => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	datad => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[2]~5_combout\);

-- Location: LCFF_X34_Y24_N19
\xfirst_nios2_system|cpu|M2_rot[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(25));

-- Location: LCCOMB_X34_Y23_N22
\xfirst_nios2_system|cpu|M_shift_rot_result~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(1),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~46_combout\);

-- Location: LCCOMB_X34_Y19_N16
\xfirst_nios2_system|cpu|M_shift_rot_result~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datab => \xfirst_nios2_system|cpu|M2_rot\(25),
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~46_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~47_combout\);

-- Location: LCFF_X34_Y19_N21
\xfirst_nios2_system|cpu|W_wr_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(25));

-- Location: LCCOMB_X34_Y19_N24
\xfirst_nios2_system|cpu|D_src2_imm[25]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(15),
	datad => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[25]~23_combout\);

-- Location: LCCOMB_X30_Y23_N12
\xfirst_nios2_system|cpu|M_shift_rot_result~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(0),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~48_combout\);

-- Location: LCCOMB_X30_Y23_N6
\xfirst_nios2_system|cpu|av_ld_byte3_data[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(4),
	datab => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datac => \xfirst_nios2_system|cpu|d_readdata_d1\(24),
	datad => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[0]~7_combout\);

-- Location: LCFF_X31_Y20_N27
\xfirst_nios2_system|cpu|M2_rot[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(22));

-- Location: LCCOMB_X31_Y23_N8
\xfirst_nios2_system|cpu|M_shift_rot_result~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_mask\(6),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~52_combout\);

-- Location: LCCOMB_X31_Y20_N10
\xfirst_nios2_system|cpu|M_shift_rot_result~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M2_rot\(22),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~52_combout\,
	datad => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~53_combout\);

-- Location: LCCOMB_X31_Y20_N12
\xfirst_nios2_system|cpu|av_ld_byte2_data[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(22),
	datab => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datac => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datad => \xfirst_nios2_system|cpu|M_iw\(4),
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[6]~2_combout\);

-- Location: LCCOMB_X35_Y23_N24
\xfirst_nios2_system|cpu|M_shift_rot_result~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_mask\(5),
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~54_combout\);

-- Location: LCCOMB_X33_Y20_N28
\xfirst_nios2_system|cpu|E_alu_result[21]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datac => \xfirst_nios2_system|cpu|E_src2[21]~23_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[21]~68_combout\);

-- Location: LCCOMB_X32_Y20_N24
\xfirst_nios2_system|cpu|E_alu_result[20]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2[20]~25_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[20]~70_combout\);

-- Location: LCCOMB_X30_Y21_N10
\xfirst_nios2_system|cpu|av_ld_byte2_data[3]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(19),
	datab => \xfirst_nios2_system|cpu|M_iw\(4),
	datac => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datad => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[3]~5_combout\);

-- Location: LCCOMB_X34_Y19_N4
\xfirst_nios2_system|cpu|D_src2_imm[19]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(9),
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[19]~29_combout\);

-- Location: LCCOMB_X31_Y23_N30
\xfirst_nios2_system|cpu|av_ld_byte2_data[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(18),
	datab => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	datad => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[2]~6_combout\);

-- Location: LCCOMB_X35_Y20_N0
\xfirst_nios2_system|cpu|E_alu_result[18]~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datac => \xfirst_nios2_system|cpu|E_src2[18]~29_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[18]~74_combout\);

-- Location: LCCOMB_X31_Y23_N16
\xfirst_nios2_system|cpu|E_alu_result[18]~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[19]~38_combout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result[18]~74_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[18]~75_combout\);

-- Location: LCCOMB_X35_Y23_N14
\xfirst_nios2_system|cpu|M_shift_rot_result~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(1),
	datac => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~62_combout\);

-- Location: LCCOMB_X42_Y17_N10
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCCOMB_X41_Y18_N12
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~3_combout\) # 
-- ((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0) & ((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)) # 
-- (!\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~3_combout\,
	datab => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\);

-- Location: LCFF_X31_Y15_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~8_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(5));

-- Location: LCCOMB_X42_Y17_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~regout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~0_combout\);

-- Location: LCCOMB_X31_Y17_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: LCCOMB_X41_Y22_N24
\xfirst_nios2_system|cpu|Equal107~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_iw\(12),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal107~6_combout\);

-- Location: LCFF_X31_Y16_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(18));

-- Location: LCCOMB_X28_Y16_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(18),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(19),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: LCCOMB_X36_Y17_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(4),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(1),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(2),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(3),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y17_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(3),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: LCFF_X43_Y20_N15
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(14));

-- Location: LCFF_X44_Y19_N9
\xfirst_nios2_system|cpu|ic_tag_clr_valid_bits\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits~regout\);

-- Location: LCCOMB_X43_Y21_N24
\xfirst_nios2_system|cpu|ic_tag_wren\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits~regout\,
	datad => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wren~combout\);

-- Location: LCFF_X42_Y19_N29
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(3));

-- Location: LCCOMB_X42_Y19_N4
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(3),
	datac => \xfirst_nios2_system|cpu|D_pc\(3),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: LCFF_X43_Y21_N9
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(5));

-- Location: LCCOMB_X43_Y21_N6
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[6]~12_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(6),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\);

-- Location: LCCOMB_X41_Y19_N10
\xfirst_nios2_system|cpu|E_ctrl_invalidate_i~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(14),
	datac => \xfirst_nios2_system|cpu|E_iw\(15),
	datad => \xfirst_nios2_system|cpu|E_iw\(12),
	combout => \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~0_combout\);

-- Location: LCCOMB_X44_Y17_N24
\xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|ic_fill_req_accepted~1_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(1),
	datad => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(0),
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: LCFF_X42_Y18_N31
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X34_Y17_N16
\xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a39\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a39\,
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a7~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17_combout\);

-- Location: LCCOMB_X27_Y19_N16
\xfirst_nios2_system|cpu|F_iw[30]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	datac => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[30]~22_combout\);

-- Location: LCCOMB_X32_Y24_N0
\xfirst_nios2_system|cpu|M2_rot~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(14),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(30),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~3_combout\);

-- Location: LCCOMB_X34_Y24_N16
\xfirst_nios2_system|cpu|M2_rot~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(29),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(13),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~4_combout\);

-- Location: LCCOMB_X34_Y23_N12
\xfirst_nios2_system|cpu|E_rot_mask[5]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[5]~3_combout\);

-- Location: LCCOMB_X30_Y18_N20
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~8_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(13)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~8_combout\);

-- Location: LCFF_X29_Y17_N25
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[12]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(12));

-- Location: LCCOMB_X29_Y17_N0
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~10_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X37_Y24_N26
\xfirst_nios2_system|cpu|M2_rot~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datac => \xfirst_nios2_system|cpu|Mn_rot_step2\(27),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(11),
	combout => \xfirst_nios2_system|cpu|M2_rot~6_combout\);

-- Location: LCFF_X27_Y18_N7
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(11),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(11));

-- Location: LCCOMB_X27_Y18_N10
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~12_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\ & ((\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\) # ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(11))))) # (!\xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\ & (((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X25_Y18_N2
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~13_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\ & ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(27) & (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datac => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X34_Y17_N28
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~18_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(6) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(6))))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(6) & (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(6),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~18_combout\);

-- Location: LCFF_X28_Y16_N19
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(22));

-- Location: LCCOMB_X25_Y19_N14
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~18_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(22)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\ & 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X34_Y17_N18
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~19_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(5) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(5) & (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(5),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~19_combout\);

-- Location: LCCOMB_X34_Y17_N20
\xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a37\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a37\,
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a5~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19_combout\);

-- Location: LCFF_X25_Y17_N1
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(21),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(21));

-- Location: LCCOMB_X37_Y17_N18
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~20_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(4)) # 
-- ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(4) & \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(4) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(4),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~20_combout\);

-- Location: LCFF_X25_Y17_N13
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(20),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(20));

-- Location: LCFF_X33_Y17_N17
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(3));

-- Location: LCFF_X33_Y17_N27
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(3));

-- Location: LCCOMB_X33_Y17_N16
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~21_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(3)) # 
-- ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(3) & \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(3) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(3),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~21_combout\);

-- Location: LCCOMB_X25_Y17_N28
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~21_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(19) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~21_combout\);

-- Location: LCCOMB_X41_Y20_N2
\xfirst_nios2_system|cpu|F_iw[9]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[9]~29_combout\);

-- Location: LCFF_X33_Y17_N31
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(2),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X33_Y17_N30
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~22_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(2)) # 
-- ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(2) & \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(2) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(2),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~22_combout\);

-- Location: LCCOMB_X30_Y17_N12
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~22_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(18)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X37_Y17_N12
\xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a1~portadataout\,
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a33~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23_combout\);

-- Location: LCFF_X27_Y15_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~2_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LCCOMB_X27_Y15_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~16_combout\);

-- Location: LCFF_X30_Y14_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(1));

-- Location: LCCOMB_X30_Y16_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(1),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~1_combout\);

-- Location: LCFF_X30_Y15_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr~regout\);

-- Location: LCCOMB_X31_Y17_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|debugaccess~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_en~combout\);

-- Location: LCFF_X32_Y17_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(0));

-- Location: LCCOMB_X44_Y18_N10
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\ = (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\xfirst_nios2_system|cpu|d_write~regout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cpu|d_write~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\);

-- Location: LCCOMB_X44_Y18_N14
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\ & (!\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50) & 
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	combout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\);

-- Location: LCCOMB_X44_Y18_N0
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0) = (\xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\ & (\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50) & 
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~3_combout\,
	combout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0));

-- Location: LCFF_X28_Y16_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(16));

-- Location: LCFF_X29_Y17_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(8));

-- Location: LCFF_X40_Y22_N13
\xfirst_nios2_system|cpu|E_ctrl_wrctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst_nxt~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst~regout\);

-- Location: LCCOMB_X40_Y20_N2
\xfirst_nios2_system|cpu|E_wrctl_estatus~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(8),
	datab => \xfirst_nios2_system|cpu|E_iw\(6),
	datac => \xfirst_nios2_system|cpu|E_iw\(7),
	datad => \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst~regout\,
	combout => \xfirst_nios2_system|cpu|E_wrctl_estatus~0_combout\);

-- Location: LCCOMB_X40_Y20_N6
\xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\,
	datac => \xfirst_nios2_system|cpu|M_estatus_reg_pie~regout\,
	datad => \xfirst_nios2_system|cpu|E_wrctl_estatus~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X40_Y20_N8
\xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datad => \xfirst_nios2_system|cpu|M_status_reg_pie~regout\,
	combout => \xfirst_nios2_system|cpu|M_estatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X40_Y20_N24
\xfirst_nios2_system|cpu|E_wrctl_status\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(7),
	datab => \xfirst_nios2_system|cpu|E_iw\(8),
	datac => \xfirst_nios2_system|cpu|E_iw\(6),
	datad => \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst~regout\,
	combout => \xfirst_nios2_system|cpu|E_wrctl_status~combout\);

-- Location: LCCOMB_X41_Y19_N24
\xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(15),
	datab => \xfirst_nios2_system|cpu|E_op_eret~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(16),
	datad => \xfirst_nios2_system|cpu|E_iw\(13),
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X40_Y20_N16
\xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_bstatus_reg_pie~regout\,
	datab => \xfirst_nios2_system|cpu|M_estatus_reg_pie~regout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(14),
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X40_Y20_N0
\xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_wrctl_status~combout\,
	datab => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_status_reg_pie~regout\,
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~2_combout\);

-- Location: LCCOMB_X40_Y20_N26
\xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datad => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~2_combout\,
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~3_combout\);

-- Location: LCCOMB_X41_Y19_N20
\xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(16),
	datab => \xfirst_nios2_system|cpu|E_op_eret~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(13),
	datad => \xfirst_nios2_system|cpu|E_iw\(15),
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~4_combout\);

-- Location: LCCOMB_X40_Y20_N4
\xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_wrctl_status~combout\,
	datab => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datac => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~4_combout\,
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~5_combout\);

-- Location: LCCOMB_X40_Y20_N18
\xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_br_result~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_cmp~regout\,
	datac => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~5_combout\,
	datad => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~3_combout\,
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie_inst_nxt~6_combout\);

-- Location: LCCOMB_X40_Y20_N28
\xfirst_nios2_system|cpu|E_wrctl_bstatus\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(7),
	datab => \xfirst_nios2_system|cpu|E_iw\(6),
	datac => \xfirst_nios2_system|cpu|E_iw\(8),
	datad => \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst~regout\,
	combout => \xfirst_nios2_system|cpu|E_wrctl_bstatus~combout\);

-- Location: LCCOMB_X40_Y20_N22
\xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_bstatus_reg_pie~regout\,
	datab => \xfirst_nios2_system|cpu|M_status_reg_pie~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datad => \xfirst_nios2_system|cpu|E_wrctl_bstatus~combout\,
	combout => \xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\);

-- Location: LCCOMB_X40_Y20_N12
\xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datab => \xfirst_nios2_system|cpu|E_wrctl_bstatus~combout\,
	datac => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\,
	datad => \xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_bstatus_reg_pie_inst_nxt~1_combout\);

-- Location: LCCOMB_X37_Y24_N8
\xfirst_nios2_system|cpu|M2_rot~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(15),
	datac => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(31),
	combout => \xfirst_nios2_system|cpu|M2_rot~17_combout\);

-- Location: LCCOMB_X34_Y24_N0
\xfirst_nios2_system|cpu|M2_rot~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(29),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(13),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~19_combout\);

-- Location: LCCOMB_X35_Y24_N18
\xfirst_nios2_system|cpu|M2_rot~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(12),
	datac => \xfirst_nios2_system|cpu|Mn_rot_step2\(28),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~20_combout\);

-- Location: LCCOMB_X37_Y24_N2
\xfirst_nios2_system|cpu|M2_rot~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datac => \xfirst_nios2_system|cpu|Mn_rot_step2\(27),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(11),
	combout => \xfirst_nios2_system|cpu|M2_rot~21_combout\);

-- Location: LCCOMB_X34_Y24_N18
\xfirst_nios2_system|cpu|M2_rot~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(25),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(9),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~23_combout\);

-- Location: LCCOMB_X31_Y20_N26
\xfirst_nios2_system|cpu|M2_rot~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(22),
	datac => \xfirst_nios2_system|cpu|Mn_rot_step2\(6),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~26_combout\);

-- Location: LCFF_X30_Y14_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(32));

-- Location: LCFF_X32_Y16_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(29),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(29));

-- Location: LCCOMB_X31_Y15_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(29),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~8_combout\);

-- Location: LCFF_X33_Y16_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr~regout\);

-- Location: LCFF_X43_Y20_N13
\xfirst_nios2_system|cpu|E_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(20),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(20));

-- Location: LCFF_X40_Y18_N13
\xfirst_nios2_system|cpu|E_ctrl_jmp_direct\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_a_not_src~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_jmp_direct~regout\);

-- Location: LCCOMB_X43_Y20_N24
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(14),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~0_combout\);

-- Location: LCCOMB_X43_Y20_N18
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~1_combout\);

-- Location: LCFF_X43_Y20_N21
\xfirst_nios2_system|cpu|E_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(14),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(14));

-- Location: LCCOMB_X43_Y20_N14
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_pc\(14),
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(20),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[14]~2_combout\);

-- Location: LCCOMB_X40_Y21_N10
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|E_extra_pc\(9),
	datad => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~3_combout\);

-- Location: LCFF_X42_Y19_N31
\xfirst_nios2_system|cpu|E_iw[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(9),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(9));

-- Location: LCCOMB_X40_Y21_N22
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(3),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~6_combout\);

-- Location: LCCOMB_X42_Y19_N2
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[5]~10_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~6_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~7_combout\);

-- Location: LCFF_X42_Y19_N11
\xfirst_nios2_system|cpu|E_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(3));

-- Location: LCCOMB_X42_Y19_N28
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_pc\(3),
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~7_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(9),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[3]~8_combout\);

-- Location: LCCOMB_X43_Y20_N26
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(5),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~12_combout\);

-- Location: LCCOMB_X43_Y20_N0
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[7]~8_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~12_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~13_combout\);

-- Location: LCFF_X43_Y21_N11
\xfirst_nios2_system|cpu|E_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(5),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(5));

-- Location: LCCOMB_X43_Y21_N8
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~13_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(11),
	datad => \xfirst_nios2_system|cpu|E_pc\(5),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[5]~14_combout\);

-- Location: LCCOMB_X40_Y21_N26
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(8),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~21_combout\);

-- Location: LCFF_X36_Y21_N25
\xfirst_nios2_system|cpu|E_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[8]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(8));

-- Location: LCFF_X38_Y21_N7
\xfirst_nios2_system|cpu|E_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(17),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(17));

-- Location: LCCOMB_X38_Y21_N10
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_extra_pc\(11),
	datac => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~27_combout\);

-- Location: LCCOMB_X38_Y21_N6
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(17),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~27_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~28_combout\);

-- Location: LCFF_X37_Y21_N3
\xfirst_nios2_system|cpu|E_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_iw[18]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(18));

-- Location: LCFF_X41_Y21_N5
\xfirst_nios2_system|cpu|E_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(0));

-- Location: LCFF_X38_Y17_N13
\xfirst_nios2_system|cpu|E_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[2]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(2));

-- Location: LCCOMB_X42_Y18_N30
\xfirst_nios2_system|led_pio|readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(7) = (\xfirst_nios2_system|led_pio|data_out\(7) & !\xfirst_nios2_system|led_pio|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio|data_out\(7),
	datac => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	combout => \xfirst_nios2_system|led_pio|readdata\(7));

-- Location: LCFF_X29_Y17_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(12));

-- Location: LCFF_X33_Y18_N5
\xfirst_nios2_system|cpu|M_st_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[28]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(28));

-- Location: LCFF_X27_Y16_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(11));

-- Location: LCFF_X28_Y16_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(22));

-- Location: LCFF_X28_Y16_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(21));

-- Location: LCFF_X25_Y17_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(20));

-- Location: LCCOMB_X33_Y17_N26
\xfirst_nios2_system|led_pio|readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(3) = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & \xfirst_nios2_system|led_pio|data_out\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datad => \xfirst_nios2_system|led_pio|data_out\(3),
	combout => \xfirst_nios2_system|led_pio|readdata\(3));

-- Location: LCFF_X30_Y16_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~5_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LCCOMB_X30_Y16_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(3),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~28_combout\);

-- Location: LCFF_X30_Y15_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(2));

-- Location: LCCOMB_X27_Y15_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~2_combout\);

-- Location: LCFF_X30_Y14_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(5));

-- Location: LCCOMB_X30_Y15_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: LCCOMB_X32_Y17_N20
\xfirst_nios2_system|cmd_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~2_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(0) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X33_Y17_N12
\xfirst_nios2_system|rsp_xbar_mux|src_data[3]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~28_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(3)) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & 
-- (((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(3) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(3),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(3),
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~28_combout\);

-- Location: LCCOMB_X28_Y16_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~2_combout\);

-- Location: LCCOMB_X29_Y17_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~3_combout\);

-- Location: LCCOMB_X40_Y22_N12
\xfirst_nios2_system|cpu|E_ctrl_wrctl_inst_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	datab => \xfirst_nios2_system|cpu|Equal107~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(15),
	combout => \xfirst_nios2_system|cpu|E_ctrl_wrctl_inst_nxt~combout\);

-- Location: LCFF_X29_Y16_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~6_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(16));

-- Location: LCCOMB_X29_Y17_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~13_combout\);

-- Location: LCCOMB_X33_Y18_N30
\xfirst_nios2_system|cpu|E_st_data[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(4),
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(12),
	datad => \xfirst_nios2_system|cpu|E_iw\(3),
	combout => \xfirst_nios2_system|cpu|E_st_data[28]~28_combout\);

-- Location: LCCOMB_X33_Y18_N12
\xfirst_nios2_system|cpu|E_st_data[28]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_st_data[28]~28_combout\,
	datac => \xfirst_nios2_system|cpu|E_st_data[28]~44_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[28]~29_combout\);

-- Location: LCCOMB_X33_Y18_N4
\xfirst_nios2_system|cpu|E_st_data[28]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_st_data[28]~29_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(28),
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[28]~30_combout\);

-- Location: LCCOMB_X27_Y16_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~15_combout\);

-- Location: LCCOMB_X29_Y22_N30
\xfirst_nios2_system|cpu|E_st_data[27]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_iw\(3),
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(11),
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(3),
	combout => \xfirst_nios2_system|cpu|E_st_data[27]~31_combout\);

-- Location: LCCOMB_X29_Y22_N16
\xfirst_nios2_system|cpu|E_st_data[27]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_st_data[27]~45_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|E_st_data[27]~31_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[27]~32_combout\);

-- Location: LCCOMB_X28_Y16_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~22_combout\);

-- Location: LCCOMB_X28_Y16_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~24_combout\);

-- Location: LCCOMB_X25_Y17_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~26_combout\);

-- Location: LCCOMB_X32_Y17_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~27_combout\);

-- Location: LCFF_X32_Y17_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~regout\);

-- Location: LCCOMB_X32_Y17_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~29_combout\);

-- Location: LCCOMB_X30_Y16_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(3),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~5_combout\);

-- Location: LCFF_X30_Y15_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(6));

-- Location: LCFF_X27_Y15_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(2));

-- Location: LCFF_X30_Y16_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~11_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LCFF_X30_Y16_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~13_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LCFF_X30_Y17_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~21_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LCCOMB_X29_Y16_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(16),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~6_combout\);

-- Location: LCFF_X31_Y15_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~23_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LCFF_X28_Y15_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~17_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LCCOMB_X28_Y15_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(29),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(29),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~54_combout\);

-- Location: LCFF_X28_Y16_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~25_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LCFF_X28_Y16_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~26_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LCFF_X29_Y17_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~28_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LCFF_X28_Y20_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(14));

-- Location: LCFF_X28_Y21_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(28));

-- Location: LCFF_X27_Y20_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(26));

-- Location: LCFF_X27_Y16_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~34_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(6));

-- Location: LCFF_X27_Y17_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(5));

-- Location: LCFF_X31_Y18_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(21));

-- Location: LCCOMB_X32_Y17_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: LCCOMB_X32_Y17_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(23),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_go~1_combout\);

-- Location: LCFF_X28_Y15_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~20_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LCCOMB_X32_Y15_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~2_combout\);

-- Location: LCCOMB_X27_Y15_N20
\xfirst_nios2_system|cmd_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~4_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(2),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X30_Y16_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(27),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~11_combout\);

-- Location: LCCOMB_X30_Y16_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(26),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~13_combout\);

-- Location: LCCOMB_X30_Y17_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(27),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~21_combout\);

-- Location: LCCOMB_X31_Y15_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(33),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~23_combout\);

-- Location: LCCOMB_X28_Y15_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(29),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~17_combout\);

-- Location: LCCOMB_X28_Y16_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(25),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~25_combout\);

-- Location: LCCOMB_X28_Y16_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(18),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~26_combout\);

-- Location: LCFF_X30_Y15_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[10]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(10));

-- Location: LCCOMB_X29_Y17_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(10),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~28_combout\);

-- Location: LCCOMB_X28_Y20_N18
\xfirst_nios2_system|cmd_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~14_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(14),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X28_Y21_N12
\xfirst_nios2_system|cmd_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~19_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(28),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X27_Y20_N10
\xfirst_nios2_system|cmd_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~23_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(26) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(26),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X27_Y16_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(9),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~34_combout\);

-- Location: LCCOMB_X27_Y17_N12
\xfirst_nios2_system|cmd_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~28_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_st_data\(5),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~28_combout\);

-- Location: LCCOMB_X31_Y18_N12
\xfirst_nios2_system|cmd_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~29_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(21) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(21),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~29_combout\);

-- Location: LCFF_X28_Y15_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~22_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LCCOMB_X28_Y15_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux30~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(6),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(6),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux30~0_combout\);

-- Location: LCCOMB_X28_Y15_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(5),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~20_combout\);

-- Location: LCCOMB_X28_Y15_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(6),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~22_combout\);

-- Location: LCFF_X28_Y15_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~24_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LCCOMB_X28_Y15_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(7),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~66_combout\);

-- Location: LCFF_X27_Y15_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~25_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LCCOMB_X27_Y15_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(10),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~68_combout\);

-- Location: LCFF_X29_Y14_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~82_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.010~regout\);

-- Location: LCFF_X29_Y16_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~28_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LCFF_X29_Y16_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~29_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LCCOMB_X29_Y16_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(12),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(12),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~76_combout\);

-- Location: LCFF_X29_Y16_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~31_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LCCOMB_X29_Y16_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~80_combout\);

-- Location: LCCOMB_X28_Y15_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(7),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~24_combout\);

-- Location: LCCOMB_X27_Y15_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(10),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~25_combout\);

-- Location: LCCOMB_X29_Y14_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~82_combout\);

-- Location: LCCOMB_X29_Y16_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(13),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~28_combout\);

-- Location: LCCOMB_X29_Y16_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(12),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~29_combout\);

-- Location: LCCOMB_X29_Y16_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(8),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~31_combout\);

-- Location: LCCOMB_X37_Y17_N0
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~24_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~16_combout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16_combout\ & !\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~16_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[0]~24_combout\);

-- Location: LCCOMB_X34_Y17_N10
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~26_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~18_combout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18_combout\ & !\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~18_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[6]~26_combout\);

-- Location: LCCOMB_X34_Y17_N4
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~27_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~19_combout\) # ((\xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & !\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~19_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[5]~27_combout\);

-- Location: LCCOMB_X37_Y17_N10
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~28_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~20_combout\) # ((\xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & !\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~20_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[4]~28_combout\);

-- Location: LCCOMB_X33_Y17_N24
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~29_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~21_combout\) # ((!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21_combout\ & \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~21_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[3]~29_combout\);

-- Location: LCCOMB_X33_Y17_N10
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~30_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~22_combout\) # ((!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22_combout\ & \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~22_combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[2]~30_combout\);

-- Location: LCCOMB_X44_Y19_N8
\xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	datad => \xfirst_nios2_system|cpu|M_ctrl_invalidate_i~regout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LCCOMB_X30_Y23_N20
\xfirst_nios2_system|cpu|E_st_data[24]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[24]~40_combout\);

-- Location: LCCOMB_X33_Y18_N20
\xfirst_nios2_system|cpu|E_st_data[28]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_iw\(3),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[28]~44_combout\);

-- Location: LCCOMB_X29_Y22_N6
\xfirst_nios2_system|cpu|E_st_data[27]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[27]~45_combout\);

-- Location: LCCOMB_X32_Y18_N12
\xfirst_nios2_system|cpu|E_st_data[26]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(3),
	combout => \xfirst_nios2_system|cpu|E_st_data[26]~46_combout\);

-- Location: LCCOMB_X37_Y20_N26
\xfirst_nios2_system|cpu|D_wr_dst_reg~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_wr_dst_reg~38_combout\);

-- Location: LCCOMB_X37_Y20_N12
\xfirst_nios2_system|cpu|D_ctrl_cmp~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(3),
	combout => \xfirst_nios2_system|cpu|D_ctrl_cmp~6_combout\);

-- Location: LCCOMB_X40_Y18_N0
\xfirst_nios2_system|cpu|D_wr_dst_reg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(1),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_wr_dst_reg~20_combout\);

-- Location: LCCOMB_X41_Y22_N0
\xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~4_combout\);

-- Location: LCCOMB_X41_Y22_N18
\xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~4_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~5_combout\);

-- Location: LCCOMB_X46_Y18_N6
\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\ = !\xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X45_Y18_N24
\xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~0_combout\ = !\xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~0_combout\);

-- Location: JTAG_X1_Y19_N0
altera_internal_jtag : cycloneii_jtag
PORT MAP (
	tms => \altera_reserved_tms~combout\,
	tck => \altera_reserved_tck~combout\,
	tdi => \altera_reserved_tdi~combout\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCFF_X33_Y15_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LCFF_X36_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LCFF_X34_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X36_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\);

-- Location: LCCOMB_X34_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~17_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\);

-- Location: LCFF_X33_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: LCFF_X35_Y16_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X35_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: LCCOMB_X34_Y14_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LCCOMB_X35_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: LCFF_X33_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LCCOMB_X33_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: LCCOMB_X33_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: LCCOMB_X36_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LCCOMB_X36_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: LCFF_X33_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: LCFF_X35_Y16_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X35_Y16_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: LCCOMB_X34_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X34_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\);

-- Location: LCFF_X33_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\);

-- Location: LCCOMB_X36_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\);

-- Location: LCCOMB_X36_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\);

-- Location: LCCOMB_X36_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\);

-- Location: LCCOMB_X33_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: LCCOMB_X33_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: LCFF_X35_Y16_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X35_Y16_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: LCFF_X35_Y16_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X35_Y16_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: LCFF_X33_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X33_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCFF_X37_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LCCOMB_X36_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\);

-- Location: LCCOMB_X37_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\);

-- Location: LCCOMB_X35_Y16_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X34_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X33_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout\);

-- Location: LCCOMB_X36_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\);

-- Location: LCCOMB_X33_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\);

-- Location: LCCOMB_X33_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout\);

-- Location: CLKCTRL_G1
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X30_Y14_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[1]~feeder_combout\);

-- Location: LCCOMB_X41_Y19_N26
\xfirst_nios2_system|cpu|M_iw[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|E_iw\(2),
	combout => \xfirst_nios2_system|cpu|M_iw[2]~feeder_combout\);

-- Location: LCCOMB_X41_Y19_N30
\xfirst_nios2_system|cpu|M_iw[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|E_iw\(12),
	combout => \xfirst_nios2_system|cpu|M_iw[12]~feeder_combout\);

-- Location: LCCOMB_X42_Y19_N24
\xfirst_nios2_system|cpu|M_iw[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|E_iw\(16),
	combout => \xfirst_nios2_system|cpu|M_iw[16]~feeder_combout\);

-- Location: LCCOMB_X38_Y17_N12
\xfirst_nios2_system|cpu|E_pc[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(2),
	combout => \xfirst_nios2_system|cpu|E_pc[2]~feeder_combout\);

-- Location: LCCOMB_X36_Y21_N24
\xfirst_nios2_system|cpu|E_pc[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(8),
	combout => \xfirst_nios2_system|cpu|E_pc[8]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(2),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[2]~feeder_combout\);

-- Location: LCCOMB_X38_Y20_N16
\xfirst_nios2_system|cpu|E_iw[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|E_iw[0]~feeder_combout\);

-- Location: LCCOMB_X37_Y21_N20
\xfirst_nios2_system|cpu|E_iw[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_iw\(2),
	combout => \xfirst_nios2_system|cpu|E_iw[2]~feeder_combout\);

-- Location: LCCOMB_X35_Y19_N16
\xfirst_nios2_system|cpu|av_ld_or_div_done~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|av_ld_aligning_data~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_or_div_done~feeder_combout\);

-- Location: LCCOMB_X45_Y18_N6
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\ = \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~feeder_combout\);

-- Location: LCCOMB_X37_Y21_N2
\xfirst_nios2_system|cpu|E_iw[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_iw\(18),
	combout => \xfirst_nios2_system|cpu|E_iw[18]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N6
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(16),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[16]~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N12
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(8),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: LCCOMB_X31_Y16_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[18]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(18),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[18]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr~feeder_combout\);

-- Location: LCCOMB_X29_Y17_N24
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[12]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(12),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: LCCOMB_X28_Y16_N18
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(22),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[22]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(5),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[32]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(32),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[32]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(6),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(10),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[10]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\);

-- Location: LCCOMB_X29_Y14_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.000~feeder_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X40_Y22_N26
\xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_stall~regout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_cnt\(0),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[0]~1_combout\);

-- Location: LCCOMB_X1_Y18_N12
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: CLKCTRL_G6
\SW[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \SW[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \SW[0]~clkctrl_outclk\);

-- Location: LCFF_X1_Y18_N13
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	aclr => \ALT_INV_SW[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: LCCOMB_X1_Y18_N2
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	combout => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: LCFF_X1_Y18_N3
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	aclr => \ALT_INV_SW[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X1_Y18_N0
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: LCFF_X1_Y18_N1
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	aclr => \ALT_INV_SW[0]~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\);

-- Location: CLKCTRL_G0
\xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl_outclk\);

-- Location: LCFF_X40_Y22_N27
\xfirst_nios2_system|cpu|M_shift_rot_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_cnt\(0));

-- Location: LCCOMB_X40_Y22_N16
\xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_stall~regout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_cnt\(0),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_cnt\(1),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[1]~0_combout\);

-- Location: LCFF_X40_Y22_N17
\xfirst_nios2_system|cpu|M_shift_rot_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_cnt_nxt[1]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_cnt\(1));

-- Location: LCCOMB_X40_Y22_N28
\xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_stall~regout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_cnt\(0),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_cnt\(1),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~0_combout\);

-- Location: LCCOMB_X44_Y18_N18
\xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\ = !\xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\);

-- Location: LCCOMB_X36_Y20_N22
\xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~3_combout\);

-- Location: LCCOMB_X42_Y21_N0
\xfirst_nios2_system|cpu|F_pc_plus_one[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(0),
	datad => VCC,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[0]~0_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[0]~1\);

-- Location: LCFF_X29_Y19_N25
\xfirst_nios2_system|cpu|E_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(10),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(10));

-- Location: LCCOMB_X40_Y19_N18
\xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datab => \xfirst_nios2_system|cpu|E_valid~0_combout\,
	datac => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	datad => \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~regout\,
	combout => \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: LCCOMB_X40_Y19_N2
\xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_single_step_mode~regout\,
	datad => \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~0_combout\,
	combout => \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~1_combout\);

-- Location: LCFF_X40_Y19_N3
\xfirst_nios2_system|cpu|wait_for_one_post_bret_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~regout\);

-- Location: LCCOMB_X40_Y19_N20
\xfirst_nios2_system|cpu|hbreak_req~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|jtag_break~regout\,
	datab => \xfirst_nios2_system|cpu|wait_for_one_post_bret_inst~regout\,
	datac => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|hbreak_req~0_combout\);

-- Location: LCCOMB_X44_Y19_N0
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_pred_taken~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	datac => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datad => \xfirst_nios2_system|cpu|D_issue~regout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\);

-- Location: LCCOMB_X41_Y21_N2
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[1]~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(1),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\);

-- Location: LCCOMB_X28_Y19_N2
\xfirst_nios2_system|cpu|F_iw[27]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	datab => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[27]~21_combout\);

-- Location: LCFF_X28_Y19_N3
\xfirst_nios2_system|cpu|D_iw[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[27]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(27));

-- Location: LCCOMB_X44_Y19_N24
\xfirst_nios2_system|cpu|ic_tag_wraddress_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_pc\(3),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(0),
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt~2_combout\);

-- Location: LCFF_X44_Y19_N25
\xfirst_nios2_system|cpu|ic_fill_line[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_line\(0));

-- Location: LCCOMB_X43_Y19_N30
\xfirst_nios2_system|cpu|ic_tag_wraddress[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_pc\(4),
	datab => \xfirst_nios2_system|cpu|ic_fill_line\(1),
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell_combout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress[1]~0_combout\);

-- Location: LCFF_X43_Y17_N27
\xfirst_nios2_system|cpu|ic_fill_line[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|ic_tag_wraddress[1]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_line\(1));

-- Location: LCFF_X43_Y20_N17
\xfirst_nios2_system|cpu|D_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(4));

-- Location: LCFF_X43_Y20_N31
\xfirst_nios2_system|cpu|E_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(4));

-- Location: LCCOMB_X43_Y21_N26
\xfirst_nios2_system|cpu|E_pc[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(6),
	combout => \xfirst_nios2_system|cpu|E_pc[6]~feeder_combout\);

-- Location: LCFF_X43_Y21_N27
\xfirst_nios2_system|cpu|E_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[6]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(6));

-- Location: LCCOMB_X38_Y23_N22
\xfirst_nios2_system|cpu|D_ctrl_crst~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_crst~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_crst~1_combout\);

-- Location: LCFF_X38_Y23_N23
\xfirst_nios2_system|cpu|E_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_crst~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\);

-- Location: LCCOMB_X42_Y21_N10
\xfirst_nios2_system|cpu|F_pc_plus_one[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(5),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[4]~9\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[5]~10_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[5]~11\);

-- Location: LCCOMB_X42_Y21_N12
\xfirst_nios2_system|cpu|F_pc_plus_one[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(6),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[5]~11\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[6]~12_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[6]~13\);

-- Location: LCCOMB_X42_Y21_N2
\xfirst_nios2_system|cpu|F_pc_plus_one[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(1),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[0]~1\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[1]~2_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[1]~3\);

-- Location: LCCOMB_X42_Y21_N4
\xfirst_nios2_system|cpu|F_pc_plus_one[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(2),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[1]~3\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[2]~4_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[2]~5\);

-- Location: LCCOMB_X42_Y21_N6
\xfirst_nios2_system|cpu|F_pc_plus_one[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(3),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[2]~5\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[3]~6_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[3]~7\);

-- Location: LCCOMB_X42_Y21_N8
\xfirst_nios2_system|cpu|F_pc_plus_one[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(4),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[3]~7\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[4]~8_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[4]~9\);

-- Location: LCCOMB_X43_Y19_N24
\xfirst_nios2_system|cpu|ic_tag_wraddress[5]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_pc\(8),
	datab => \xfirst_nios2_system|cpu|ic_fill_line\(5),
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell_combout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~4_combout\);

-- Location: LCFF_X35_Y17_N17
\xfirst_nios2_system|cpu|ic_fill_line[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_line\(5));

-- Location: LCCOMB_X41_Y20_N16
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[3]~6_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]~16\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]~18\);

-- Location: LCFF_X41_Y20_N17
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[3]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(3));

-- Location: LCCOMB_X42_Y20_N24
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(3),
	datac => \xfirst_nios2_system|cpu|F_pc_plus_one[3]~6_combout\,
	datad => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[0]~2_combout\);

-- Location: LCFF_X42_Y19_N9
\xfirst_nios2_system|cpu|F_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(7));

-- Location: LCCOMB_X42_Y21_N14
\xfirst_nios2_system|cpu|F_pc_plus_one[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(7),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[6]~13\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[7]~14_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[7]~15\);

-- Location: LCCOMB_X41_Y20_N22
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[6]~12_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]~22\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]~24\);

-- Location: LCFF_X41_Y20_N25
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[7]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(7));

-- Location: LCFF_X35_Y19_N5
\xfirst_nios2_system|cpu|M_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_ctrl_shift_rot~regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X40_Y22_N22
\xfirst_nios2_system|cpu|D_op_rsvx55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Equal4~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(0),
	datad => \xfirst_nios2_system|cpu|D_iw\(5),
	combout => \xfirst_nios2_system|cpu|D_op_rsvx55~combout\);

-- Location: LCCOMB_X40_Y22_N20
\xfirst_nios2_system|cpu|D_ctrl_mul_lsw~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Equal107~4_combout\,
	datab => \xfirst_nios2_system|cpu|Equal107~5_combout\,
	datac => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_op_rsvx55~combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_mul_lsw~0_combout\);

-- Location: LCFF_X40_Y22_N21
\xfirst_nios2_system|cpu|E_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_mul_lsw~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_mul_lsw~regout\);

-- Location: LCCOMB_X35_Y19_N2
\xfirst_nios2_system|cpu|M_ctrl_mul_lsw~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|E_ctrl_mul_lsw~regout\,
	combout => \xfirst_nios2_system|cpu|M_ctrl_mul_lsw~feeder_combout\);

-- Location: LCFF_X35_Y19_N3
\xfirst_nios2_system|cpu|M_ctrl_mul_lsw\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_ctrl_mul_lsw~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_ctrl_mul_lsw~regout\);

-- Location: LCCOMB_X35_Y19_N30
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_ctrl_shift_rot~regout\,
	datad => \xfirst_nios2_system|cpu|M_ctrl_mul_lsw~regout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\);

-- Location: LCFF_X41_Y21_N9
\xfirst_nios2_system|cpu|F_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(8));

-- Location: LCFF_X41_Y21_N1
\xfirst_nios2_system|cpu|D_pc[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(8),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(8));

-- Location: LCCOMB_X41_Y21_N0
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[8]~16_combout\,
	datab => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(8),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\);

-- Location: LCCOMB_X41_Y18_N2
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X44_Y18_N17
\xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(1));

-- Location: LCCOMB_X44_Y18_N16
\xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[0]~1_combout\ = (\xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\ & (((!\xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(1))) # (!\xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[0]~1_combout\);

-- Location: LCCOMB_X45_Y19_N8
\xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~0_combout\ = !\xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~0_combout\);

-- Location: LCFF_X45_Y19_N9
\xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~regout\);

-- Location: LCCOMB_X44_Y18_N22
\xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\ & (\xfirst_nios2_system|cmd_xbar_mux_001|update_grant~0_combout\)) # (!\xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\ & 
-- ((!\xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|packet_in_progress~regout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\);

-- Location: LCFF_X44_Y18_N27
\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0));

-- Location: LCCOMB_X44_Y18_N26
\xfirst_nios2_system|cmd_xbar_mux_001|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\ = (\xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))))) # (!\xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\ & (\xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\);

-- Location: LCCOMB_X43_Y21_N22
\xfirst_nios2_system|cpu|F_pc_nxt[9]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[9]~18_combout\,
	datab => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(9),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[9]~2_combout\);

-- Location: LCCOMB_X40_Y21_N4
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~3_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(15),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~4_combout\);

-- Location: LCCOMB_X44_Y21_N4
\xfirst_nios2_system|cpu|E_pc[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(9),
	combout => \xfirst_nios2_system|cpu|E_pc[9]~feeder_combout\);

-- Location: LCFF_X44_Y21_N5
\xfirst_nios2_system|cpu|E_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[9]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(9));

-- Location: LCCOMB_X40_Y21_N6
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[11]~4_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_pc\(9),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~5_combout\);

-- Location: LCFF_X40_Y21_N7
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[9]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(9));

-- Location: LCCOMB_X43_Y21_N14
\xfirst_nios2_system|cpu|F_pc_nxt[9]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(9),
	datab => \xfirst_nios2_system|cpu|F_pc_nxt[9]~2_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(9),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[9]~3_combout\);

-- Location: LCFF_X43_Y21_N15
\xfirst_nios2_system|cpu|F_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_nxt[9]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(9));

-- Location: LCFF_X43_Y21_N23
\xfirst_nios2_system|cpu|D_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(9),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(9));

-- Location: LCFF_X44_Y21_N27
\xfirst_nios2_system|cpu|ic_fill_tag[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(9),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_tag\(0));

-- Location: LCCOMB_X43_Y17_N0
\xfirst_nios2_system|addr_router|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router|Equal1~2_combout\ = (!\xfirst_nios2_system|cpu|ic_fill_ap_offset\(2) & (!\xfirst_nios2_system|cpu|ic_fill_line\(5) & (!\xfirst_nios2_system|cpu|ic_fill_line\(4) & !\xfirst_nios2_system|cpu|ic_fill_tag\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(2),
	datab => \xfirst_nios2_system|cpu|ic_fill_line\(5),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(4),
	datad => \xfirst_nios2_system|cpu|ic_fill_tag\(0),
	combout => \xfirst_nios2_system|addr_router|Equal1~2_combout\);

-- Location: LCCOMB_X43_Y17_N26
\xfirst_nios2_system|addr_router|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router|Equal1~3_combout\ = (!\xfirst_nios2_system|cpu|ic_fill_line\(3) & (!\xfirst_nios2_system|cpu|ic_fill_line\(2) & (!\xfirst_nios2_system|cpu|ic_fill_line\(1) & !\xfirst_nios2_system|cpu|ic_fill_line\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(3),
	datab => \xfirst_nios2_system|cpu|ic_fill_line\(2),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(1),
	datad => \xfirst_nios2_system|cpu|ic_fill_line\(0),
	combout => \xfirst_nios2_system|addr_router|Equal1~3_combout\);

-- Location: LCCOMB_X43_Y17_N24
\xfirst_nios2_system|cmd_xbar_demux|src1_valid~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\ = ((!\xfirst_nios2_system|cpu|ic_fill_tag\(0) & ((!\xfirst_nios2_system|addr_router|Equal1~3_combout\) # (!\xfirst_nios2_system|addr_router|Equal1~2_combout\)))) # 
-- (!\xfirst_nios2_system|addr_router|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router|Equal1~1_combout\,
	datab => \xfirst_nios2_system|addr_router|Equal1~2_combout\,
	datac => \xfirst_nios2_system|addr_router|Equal1~3_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_tag\(0),
	combout => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\);

-- Location: LCCOMB_X44_Y19_N18
\xfirst_nios2_system|cpu|ic_fill_active_nxt~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_active_nxt~3_combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting~0_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_active~regout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_active_nxt~4_combout\);

-- Location: LCFF_X44_Y19_N19
\xfirst_nios2_system|cpu|ic_fill_active\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_active_nxt~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_active~regout\);

-- Location: LCCOMB_X38_Y23_N20
\xfirst_nios2_system|cpu|D_ctrl_crst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(12),
	combout => \xfirst_nios2_system|cpu|D_ctrl_crst~0_combout\);

-- Location: LCCOMB_X38_Y23_N26
\xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(16),
	datac => \xfirst_nios2_system|cpu|D_ctrl_crst~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~1_combout\);

-- Location: LCFF_X38_Y23_N27
\xfirst_nios2_system|cpu|E_ctrl_shift_right_arith\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_shift_right_arith~regout\);

-- Location: LCCOMB_X33_Y24_N28
\xfirst_nios2_system|cpu|E_rot_fill_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_right_arith~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_fill_bit~0_combout\);

-- Location: LCFF_X33_Y24_N29
\xfirst_nios2_system|cpu|M_rot_fill_bit\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_fill_bit~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\);

-- Location: LCCOMB_X37_Y20_N0
\xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(13),
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|Equal4~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\);

-- Location: LCCOMB_X38_Y23_N8
\xfirst_nios2_system|cpu|D_ctrl_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(12),
	combout => \xfirst_nios2_system|cpu|D_ctrl_rot~0_combout\);

-- Location: LCFF_X38_Y23_N9
\xfirst_nios2_system|cpu|E_ctrl_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_rot~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_rot~regout\);

-- Location: LCCOMB_X35_Y19_N4
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_or_div_done~regout\,
	datac => \xfirst_nios2_system|cpu|M_ctrl_shift_rot~regout\,
	datad => \xfirst_nios2_system|cpu|M_ctrl_mul_lsw~regout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\);

-- Location: LCCOMB_X38_Y23_N4
\xfirst_nios2_system|cpu|D_ctrl_shift_rot_right~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(12),
	combout => \xfirst_nios2_system|cpu|D_ctrl_shift_rot_right~0_combout\);

-- Location: LCFF_X38_Y23_N5
\xfirst_nios2_system|cpu|E_ctrl_shift_rot_right\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_shift_rot_right~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\);

-- Location: LCCOMB_X33_Y20_N4
\xfirst_nios2_system|cpu|F_iw[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[4]~8_combout\);

-- Location: LCFF_X33_Y20_N5
\xfirst_nios2_system|cpu|D_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[4]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(4));

-- Location: LCCOMB_X37_Y20_N28
\xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(1),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\);

-- Location: LCCOMB_X36_Y20_N28
\xfirst_nios2_system|cpu|D_src2_imm[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(9),
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[3]~13_combout\);

-- Location: LCFF_X36_Y20_N29
\xfirst_nios2_system|cpu|E_src2_imm[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[3]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(3));

-- Location: LCCOMB_X29_Y22_N18
\xfirst_nios2_system|cpu|M_mul_src2[3]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(3),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[3]~25_combout\);

-- Location: LCFF_X28_Y19_N31
\xfirst_nios2_system|cpu|M_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_dst_regnum\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_dst_regnum\(0));

-- Location: LCCOMB_X42_Y17_N0
\xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~0_combout\ = !\xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~0_combout\);

-- Location: LCFF_X42_Y17_N1
\xfirst_nios2_system|cmd_xbar_mux|packet_in_progress\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~regout\);

-- Location: LCCOMB_X40_Y18_N8
\xfirst_nios2_system|cpu|D_ctrl_st~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(1),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_ctrl_st~0_combout\);

-- Location: LCFF_X40_Y18_N9
\xfirst_nios2_system|cpu|E_ctrl_st\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_st~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_st~regout\);

-- Location: LCCOMB_X40_Y19_N12
\xfirst_nios2_system|cpu|M_status_reg_pie~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_hbreak_req~combout\,
	datab => \xfirst_nios2_system|cpu|E_valid_from_D~regout\,
	datac => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	combout => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\);

-- Location: LCCOMB_X42_Y18_N8
\xfirst_nios2_system|cpu|d_write_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_stall~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_st~regout\,
	datac => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\,
	combout => \xfirst_nios2_system|cpu|d_write_nxt~combout\);

-- Location: LCFF_X42_Y18_N9
\xfirst_nios2_system|cpu|d_write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|d_write_nxt~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_write~regout\);

-- Location: LCCOMB_X42_Y17_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cpu|d_write~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~0_combout\);

-- Location: LCCOMB_X42_Y17_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datab => \xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~1_combout\);

-- Location: LCFF_X42_Y17_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\);

-- Location: LCCOMB_X31_Y17_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: LCCOMB_X31_Y17_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\);

-- Location: LCFF_X31_Y17_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~regout\);

-- Location: LCCOMB_X31_Y17_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|read~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|avalon_ociram_readdata_ready~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: LCFF_X31_Y17_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\);

-- Location: LCCOMB_X42_Y17_N30
\xfirst_nios2_system|cmd_xbar_mux|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|update_grant~0_combout\ = (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\ & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|update_grant~0_combout\);

-- Location: LCCOMB_X42_Y17_N18
\xfirst_nios2_system|cmd_xbar_mux|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\ & ((\xfirst_nios2_system|cmd_xbar_mux|update_grant~0_combout\))) # (!\xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\ & 
-- (!\xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux|packet_in_progress~regout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux|update_grant~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\);

-- Location: LCCOMB_X44_Y20_N24
\xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\ & ((\xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\) # 
-- (\xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X44_Y20_N5
\xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|arb|grant[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(1));

-- Location: LCCOMB_X44_Y20_N6
\xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\ = !\xfirst_nios2_system|cmd_xbar_mux|arb|grant[1]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|arb|grant[1]~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\);

-- Location: LCFF_X44_Y20_N7
\xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(0));

-- Location: LCCOMB_X44_Y20_N16
\xfirst_nios2_system|cmd_xbar_mux|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|arb|grant[1]~0_combout\ = (\xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(1)) # ((!\xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\ & 
-- !\xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux|arb|grant[1]~0_combout\);

-- Location: LCFF_X44_Y20_N17
\xfirst_nios2_system|cmd_xbar_mux|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|arb|grant[1]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1));

-- Location: LCCOMB_X44_Y20_N2
\xfirst_nios2_system|cmd_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\ = (\xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))))) # (!\xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\ & (\xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\);

-- Location: LCCOMB_X42_Y17_N16
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\ & 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & \xfirst_nios2_system|cpu|i_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datac => \xfirst_nios2_system|cmd_xbar_mux|WideOr1~combout\,
	datad => \xfirst_nios2_system|cpu|i_read~regout\,
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X42_Y17_N26
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (!\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\ & 
-- !\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~3_combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\);

-- Location: LCFF_X42_Y17_N27
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0));

-- Location: LCCOMB_X45_Y17_N0
\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\);

-- Location: LCFF_X45_Y17_N1
\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\);

-- Location: LCCOMB_X42_Y17_N24
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\ = (!\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- !\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\);

-- Location: LCFF_X42_Y17_N25
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X42_Y17_N12
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)) # 
-- (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X42_Y17_N2
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & (!\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\ & 
-- !\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X42_Y17_N3
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X41_Y17_N17
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\);

-- Location: LCCOMB_X41_Y17_N16
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\,
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCFF_X41_Y17_N19
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\);

-- Location: LCCOMB_X41_Y17_N20
\xfirst_nios2_system|rsp_xbar_demux|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & 
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\);

-- Location: LCCOMB_X31_Y17_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable[19]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|debugaccess~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable[19]~0_combout\);

-- Location: LCFF_X31_Y17_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable[19]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19));

-- Location: LCCOMB_X25_Y17_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~28_combout\);

-- Location: LCFF_X25_Y17_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(19));

-- Location: LCCOMB_X25_Y17_N24
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[19]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(19),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[19]~feeder_combout\);

-- Location: LCFF_X25_Y17_N25
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[19]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(19));

-- Location: LCCOMB_X27_Y20_N0
\xfirst_nios2_system|cpu|M_st_data[17]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data[17]~4_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[17]~feeder_combout\);

-- Location: LCCOMB_X33_Y20_N10
\xfirst_nios2_system|cpu|D_compare_op[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(4),
	datac => \xfirst_nios2_system|cpu|D_iw\(15),
	datad => \xfirst_nios2_system|cpu|Equal4~6_combout\,
	combout => \xfirst_nios2_system|cpu|D_compare_op[1]~0_combout\);

-- Location: LCFF_X33_Y20_N11
\xfirst_nios2_system|cpu|E_compare_op[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_compare_op[1]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_compare_op\(1));

-- Location: LCCOMB_X38_Y20_N20
\xfirst_nios2_system|cpu|D_compare_op[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(14),
	datac => \xfirst_nios2_system|cpu|Equal4~6_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(3),
	combout => \xfirst_nios2_system|cpu|D_compare_op[0]~1_combout\);

-- Location: LCFF_X38_Y20_N21
\xfirst_nios2_system|cpu|E_compare_op[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_compare_op[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_compare_op\(0));

-- Location: LCFF_X28_Y19_N13
\xfirst_nios2_system|cpu|W_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_dst_regnum\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_dst_regnum\(0));

-- Location: LCFF_X28_Y19_N5
\xfirst_nios2_system|cpu|W_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_dst_regnum\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_dst_regnum\(1));

-- Location: LCCOMB_X28_Y19_N12
\xfirst_nios2_system|cpu|D_src1_hazard_W~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(28),
	datab => \xfirst_nios2_system|cpu|D_iw\(27),
	datac => \xfirst_nios2_system|cpu|W_dst_regnum\(0),
	datad => \xfirst_nios2_system|cpu|W_dst_regnum\(1),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_W~1_combout\);

-- Location: LCCOMB_X40_Y18_N6
\xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datad => \xfirst_nios2_system|cpu|D_iw\(5),
	combout => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: LCCOMB_X38_Y23_N14
\xfirst_nios2_system|cpu|D_ctrl_implicit_dst_eretaddr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LCCOMB_X38_Y23_N10
\xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~2_combout\);

-- Location: LCCOMB_X38_Y23_N24
\xfirst_nios2_system|cpu|D_dst_regnum[4]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(14),
	datab => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_eretaddr~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_crst~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~2_combout\,
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[4]~2_combout\);

-- Location: LCCOMB_X38_Y22_N10
\xfirst_nios2_system|cpu|D_dst_regnum[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_dst_regnum[4]~2_combout\,
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[4]~3_combout\);

-- Location: LCCOMB_X30_Y19_N20
\xfirst_nios2_system|cpu|D_dst_regnum[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(21),
	datab => \xfirst_nios2_system|cpu|D_iw\(26),
	datac => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_dst_regnum[4]~3_combout\,
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[4]~5_combout\);

-- Location: LCFF_X30_Y19_N21
\xfirst_nios2_system|cpu|E_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_dst_regnum[4]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_dst_regnum\(4));

-- Location: LCFF_X29_Y19_N21
\xfirst_nios2_system|cpu|M_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_dst_regnum\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_dst_regnum\(4));

-- Location: LCFF_X29_Y19_N19
\xfirst_nios2_system|cpu|W_dst_regnum[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_dst_regnum\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_dst_regnum\(4));

-- Location: LCFF_X41_Y18_N11
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\);

-- Location: LCCOMB_X41_Y18_N10
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\)) # (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X41_Y18_N6
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCFF_X41_Y18_N19
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\);

-- Location: LCCOMB_X41_Y18_N14
\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\);

-- Location: LCCOMB_X31_Y18_N10
\xfirst_nios2_system|cpu|M_st_data[20]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[20]~10_combout\);

-- Location: LCFF_X32_Y20_N29
\xfirst_nios2_system|cpu|W_wr_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(20));

-- Location: LCFF_X27_Y19_N31
\xfirst_nios2_system|cpu|E_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_dst_regnum[2]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_dst_regnum\(2));

-- Location: LCFF_X27_Y19_N25
\xfirst_nios2_system|cpu|M_dst_regnum[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_dst_regnum\(2),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_dst_regnum\(2));

-- Location: LCCOMB_X41_Y20_N6
\xfirst_nios2_system|cpu|F_iw[8]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datac => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[8]~30_combout\);

-- Location: LCFF_X41_Y20_N7
\xfirst_nios2_system|cpu|D_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[8]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(8));

-- Location: LCCOMB_X36_Y18_N28
\xfirst_nios2_system|cpu|D_src2_imm[2]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(8),
	datad => \xfirst_nios2_system|cpu|D_iw\(2),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[2]~14_combout\);

-- Location: LCFF_X36_Y18_N29
\xfirst_nios2_system|cpu|E_src2_imm[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[2]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(2));

-- Location: LCCOMB_X36_Y18_N22
\xfirst_nios2_system|cpu|M_mul_src2[2]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(2),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[2]~26_combout\);

-- Location: LCCOMB_X32_Y23_N12
\xfirst_nios2_system|cpu|M_mul_cnt_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_cnt\(0),
	combout => \xfirst_nios2_system|cpu|M_mul_cnt_nxt[0]~2_combout\);

-- Location: LCFF_X32_Y23_N13
\xfirst_nios2_system|cpu|M_mul_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_cnt_nxt[0]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_cnt\(0));

-- Location: LCCOMB_X40_Y22_N8
\xfirst_nios2_system|cpu|M_mul_cnt_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_cnt\(0),
	datac => \xfirst_nios2_system|cpu|M_mul_cnt\(1),
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_cnt_nxt[1]~1_combout\);

-- Location: LCFF_X40_Y22_N9
\xfirst_nios2_system|cpu|M_mul_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_cnt_nxt[1]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_cnt\(1));

-- Location: LCCOMB_X40_Y22_N30
\xfirst_nios2_system|cpu|M_mul_cnt_nxt[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_cnt\(1),
	datac => \xfirst_nios2_system|cpu|M_mul_cnt\(2),
	datad => \xfirst_nios2_system|cpu|M_mul_cnt\(0),
	combout => \xfirst_nios2_system|cpu|M_mul_cnt_nxt[2]~0_combout\);

-- Location: LCFF_X40_Y22_N31
\xfirst_nios2_system|cpu|M_mul_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_cnt_nxt[2]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_cnt\(2));

-- Location: LCCOMB_X40_Y22_N10
\xfirst_nios2_system|cpu|M_mul_stall_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_cnt\(2),
	datac => \xfirst_nios2_system|cpu|M_mul_cnt\(1),
	datad => \xfirst_nios2_system|cpu|M_mul_cnt\(0),
	combout => \xfirst_nios2_system|cpu|M_mul_stall_nxt~0_combout\);

-- Location: LCCOMB_X40_Y22_N18
\xfirst_nios2_system|cpu|M_mul_stall_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_mul_lsw~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_stall_nxt~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_stall_nxt~1_combout\);

-- Location: LCFF_X40_Y22_N19
\xfirst_nios2_system|cpu|M_mul_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_stall_nxt~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_stall~regout\);

-- Location: LCCOMB_X35_Y21_N14
\xfirst_nios2_system|cpu|M_mul_src1_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(0),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[0]~0_combout\);

-- Location: LCCOMB_X35_Y24_N26
\xfirst_nios2_system|cpu|M2_rot~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(16),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(0),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~1_combout\);

-- Location: LCFF_X35_Y24_N27
\xfirst_nios2_system|cpu|M2_rot[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(16));

-- Location: LCCOMB_X34_Y23_N24
\xfirst_nios2_system|cpu|E_rot_mask[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[0]~0_combout\);

-- Location: LCFF_X34_Y23_N25
\xfirst_nios2_system|cpu|M_rot_mask[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[0]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(0));

-- Location: LCCOMB_X38_Y23_N30
\xfirst_nios2_system|cpu|D_ctrl_shift_rot_left~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(12),
	combout => \xfirst_nios2_system|cpu|D_ctrl_shift_rot_left~0_combout\);

-- Location: LCFF_X38_Y23_N31
\xfirst_nios2_system|cpu|E_ctrl_shift_rot_left\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_shift_rot_left~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\);

-- Location: LCCOMB_X37_Y23_N2
\xfirst_nios2_system|cpu|E_rot_pass2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_pass2~0_combout\);

-- Location: LCCOMB_X37_Y23_N22
\xfirst_nios2_system|cpu|E_rot_pass2~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_rot_pass2~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_rot~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_pass2~1_combout\);

-- Location: LCFF_X37_Y23_N23
\xfirst_nios2_system|cpu|M_rot_pass2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_pass2~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_pass2~regout\);

-- Location: LCCOMB_X37_Y23_N20
\xfirst_nios2_system|cpu|E_rot_sel_fill2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_sel_fill2~0_combout\);

-- Location: LCFF_X37_Y23_N21
\xfirst_nios2_system|cpu|M_rot_sel_fill2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_sel_fill2~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\);

-- Location: LCCOMB_X35_Y23_N8
\xfirst_nios2_system|cpu|M_shift_rot_result~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(0),
	datac => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~2_combout\);

-- Location: LCCOMB_X35_Y18_N30
\xfirst_nios2_system|cpu|M_shift_rot_result~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M2_rot\(16),
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~2_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~3_combout\);

-- Location: LCFF_X35_Y18_N31
\xfirst_nios2_system|cpu|M_shift_rot_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(16));

-- Location: LCCOMB_X35_Y18_N0
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(16),
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result\(16),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~4_combout\);

-- Location: LCCOMB_X28_Y20_N30
\xfirst_nios2_system|cmd_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~6_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(8) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(8),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~6_combout\);

-- Location: LCFF_X28_Y20_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(8));

-- Location: LCCOMB_X33_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tck~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tck,
	combout => \altera_reserved_tck~combout\);

-- Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tdi~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tdi,
	combout => \altera_reserved_tdi~combout\);

-- Location: LCCOMB_X35_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: LCFF_X35_Y14_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\);

-- Location: LCCOMB_X35_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\);

-- Location: LCCOMB_X37_Y16_N8
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X36_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\);

-- Location: LCFF_X36_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LCCOMB_X36_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: LCFF_X36_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LCCOMB_X36_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LCFF_X36_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LCCOMB_X36_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: LCFF_X36_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LCCOMB_X36_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LCFF_X36_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LCCOMB_X36_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: LCFF_X36_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LCCOMB_X36_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCFF_X36_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: LCCOMB_X36_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LCFF_X36_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LCCOMB_X33_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: LCFF_X33_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\);

-- Location: CLKCTRL_G13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\);

-- Location: LCCOMB_X37_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\);

-- Location: LCCOMB_X35_Y16_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: LCFF_X35_Y16_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X35_Y16_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: LCFF_X35_Y16_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X35_Y16_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: LCFF_X35_Y16_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X36_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: LCFF_X36_Y14_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: CLKCTRL_G12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk\);

-- Location: LCFF_X37_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LCFF_X37_Y14_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: LCCOMB_X37_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\);

-- Location: LCFF_X37_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LCFF_X37_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: LCCOMB_X37_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LCCOMB_X37_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\);

-- Location: LCFF_X37_Y14_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LCFF_X37_Y14_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LCFF_X37_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LCCOMB_X37_Y14_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: LCCOMB_X37_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: LCFF_X37_Y14_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LCCOMB_X37_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: LCFF_X37_Y14_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LCCOMB_X37_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: LCFF_X37_Y14_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LCCOMB_X37_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: LCFF_X37_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\);

-- Location: LCFF_X35_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0_combout\,
	sdata => \~GND~combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: LCCOMB_X34_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LCCOMB_X34_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X34_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\);

-- Location: LCCOMB_X33_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X37_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\);

-- Location: LCFF_X37_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state[0]~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\);

-- Location: LCCOMB_X35_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\);

-- Location: LCFF_X34_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X34_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\);

-- Location: LCCOMB_X34_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16\);

-- Location: LCCOMB_X34_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\);

-- Location: LCFF_X34_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X34_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~19_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\);

-- Location: LCFF_X34_Y15_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LCFF_X34_Y15_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~15_combout\,
	sclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X34_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X34_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X34_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X34_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X35_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\);

-- Location: LCFF_X34_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X34_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCFF_X34_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X34_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: LCCOMB_X34_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCFF_X34_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X34_Y14_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LCCOMB_X34_Y14_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\);

-- Location: LCCOMB_X36_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\);

-- Location: LCCOMB_X36_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\);

-- Location: LCCOMB_X36_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => VCC,
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	cout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\);

-- Location: LCCOMB_X36_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	cin => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\);

-- Location: LCCOMB_X33_Y15_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\);

-- Location: LCFF_X36_Y15_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LCCOMB_X36_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\);

-- Location: LCFF_X36_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LCFF_X36_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LCFF_X36_Y15_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10_combout\,
	sdata => VCC,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~18_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LCCOMB_X36_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\);

-- Location: LCCOMB_X35_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout\);

-- Location: LCCOMB_X37_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X37_Y15_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\);

-- Location: LCFF_X37_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LCFF_X37_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: LCFF_X37_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X37_Y15_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: LCFF_X37_Y15_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X37_Y15_N16
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: LCCOMB_X33_Y14_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X37_Y15_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: LCFF_X37_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LCCOMB_X35_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X37_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\);

-- Location: LCFF_X37_Y15_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LCCOMB_X35_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~9_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X35_Y15_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\);

-- Location: LCCOMB_X36_Y15_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\);

-- Location: LCFF_X37_Y15_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LCCOMB_X37_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\);

-- Location: LCCOMB_X35_Y15_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X36_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\);

-- Location: LCCOMB_X35_Y15_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X35_Y15_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LCCOMB_X35_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: LCFF_X35_Y15_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout\,
	sdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: LCFF_X35_Y15_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LCFF_X35_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LCFF_X35_Y15_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1),
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LCCOMB_X35_Y15_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\);

-- Location: LCCOMB_X35_Y16_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\);

-- Location: LCFF_X35_Y15_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\);

-- Location: LCCOMB_X35_Y15_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LCFF_X33_Y15_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LCCOMB_X33_Y15_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: LCFF_X33_Y15_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LCCOMB_X33_Y15_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: LCFF_X33_Y15_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LCCOMB_X36_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: LCFF_X36_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: LCCOMB_X35_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: LCFF_X35_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: LCCOMB_X34_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X34_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\);

-- Location: LCCOMB_X34_Y14_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\);

-- Location: LCFF_X34_Y14_N25
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1_combout\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: LCCOMB_X34_Y14_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3),
	datad => \~GND~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\);

-- Location: LCCOMB_X34_Y14_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\);

-- Location: LCFF_X34_Y14_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LCCOMB_X31_Y14_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\);

-- Location: LCFF_X31_Y14_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\);

-- Location: LCFF_X31_Y14_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LCCOMB_X31_Y14_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[1]~feeder_combout\);

-- Location: LCFF_X31_Y14_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out\(1));

-- Location: LCCOMB_X34_Y14_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\);

-- Location: LCFF_X34_Y14_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LCCOMB_X32_Y17_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y17_N24
\xfirst_nios2_system|cmd_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~1_combout\ = (\xfirst_nios2_system|cpu|hbreak_enabled~regout\ & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~1_combout\);

-- Location: LCFF_X31_Y17_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|debugaccess\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|debugaccess~regout\);

-- Location: LCCOMB_X31_Y17_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|debugaccess~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|write~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: LCCOMB_X35_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: LCCOMB_X33_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\);

-- Location: LCCOMB_X33_Y14_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\);

-- Location: LCFF_X33_Y14_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LCCOMB_X35_Y14_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: LCCOMB_X35_Y14_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LCCOMB_X35_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\);

-- Location: LCFF_X35_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\);

-- Location: LCCOMB_X31_Y14_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\);

-- Location: LCCOMB_X31_Y14_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~30_combout\);

-- Location: LCCOMB_X31_Y14_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\);

-- Location: LCCOMB_X31_Y14_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[37]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[37]~31_combout\);

-- Location: LCFF_X31_Y14_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~30_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[37]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(37));

-- Location: LCCOMB_X30_Y15_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[37]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(37),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\);

-- Location: LCCOMB_X33_Y16_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_udr~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\);

-- Location: LCFF_X33_Y16_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\);

-- Location: LCCOMB_X33_Y16_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|din_s1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\);

-- Location: LCFF_X33_Y16_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: LCCOMB_X33_Y16_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_udr~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer3|dreg\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\);

-- Location: LCFF_X33_Y16_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\);

-- Location: LCFF_X30_Y15_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[37]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[37]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37));

-- Location: LCCOMB_X32_Y16_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[28]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(28),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\);

-- Location: LCFF_X32_Y16_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[28]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(28));

-- Location: LCCOMB_X33_Y16_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_uir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\);

-- Location: LCFF_X33_Y16_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\);

-- Location: LCFF_X33_Y16_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LCFF_X33_Y16_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_uir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_uir~regout\);

-- Location: LCCOMB_X33_Y16_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|the_altera_std_synchronizer4|dreg\(0),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|sync2_uir~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~0_combout\);

-- Location: LCFF_X33_Y16_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~regout\);

-- Location: LCFF_X33_Y16_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(0));

-- Location: LCFF_X33_Y16_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|enable_action_strobe\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|enable_action_strobe~regout\);

-- Location: LCCOMB_X33_Y15_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X33_Y14_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: LCFF_X33_Y14_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\);

-- Location: LCFF_X33_Y16_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jxuir~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(1));

-- Location: LCCOMB_X33_Y16_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\);

-- Location: LCCOMB_X28_Y15_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(28),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~18_combout\);

-- Location: LCFF_X28_Y15_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~18_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LCCOMB_X29_Y14_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(28),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(28),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~56_combout\);

-- Location: LCCOMB_X29_Y14_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\);

-- Location: LCCOMB_X31_Y14_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(37),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~32_combout\);

-- Location: LCFF_X31_Y14_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~32_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[37]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(36));

-- Location: LCCOMB_X30_Y14_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[36]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(36),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\);

-- Location: LCFF_X30_Y14_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[36]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[36]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36));

-- Location: LCCOMB_X28_Y15_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(30),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~16_combout\);

-- Location: LCFF_X28_Y15_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~16_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LCCOMB_X29_Y18_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(30),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(30),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(31),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~1_combout\);

-- Location: LCCOMB_X29_Y15_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[31]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux6~1_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(31),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[31]~7_combout\);

-- Location: LCCOMB_X32_Y16_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[31]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(31),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\);

-- Location: LCFF_X32_Y16_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[31]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(31));

-- Location: LCCOMB_X28_Y15_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(31),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~15_combout\);

-- Location: LCFF_X28_Y15_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~15_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LCFF_X32_Y16_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(35),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(35));

-- Location: LCCOMB_X32_Y16_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(1),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(35),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LCCOMB_X32_Y15_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2),
	datad => VCC,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[0]~1\);

-- Location: LCCOMB_X32_Y16_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[26]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(26),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\);

-- Location: LCFF_X32_Y16_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[26]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(26));

-- Location: LCCOMB_X31_Y15_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(26),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~1_combout\);

-- Location: LCCOMB_X33_Y16_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(0),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\);

-- Location: LCFF_X31_Y15_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~1_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2));

-- Location: LCCOMB_X30_Y14_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[27]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(27),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\);

-- Location: LCFF_X30_Y14_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[27]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(27));

-- Location: LCCOMB_X31_Y15_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(27),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~2_combout\);

-- Location: LCFF_X31_Y15_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~2_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3));

-- Location: LCCOMB_X32_Y15_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[1]~3\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[2]~5\);

-- Location: LCCOMB_X31_Y15_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(28),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~0_combout\);

-- Location: LCFF_X31_Y15_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~0_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LCCOMB_X32_Y15_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~9_combout\);

-- Location: LCCOMB_X32_Y17_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: LCCOMB_X41_Y22_N16
\xfirst_nios2_system|cpu|Equal107~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_iw\(12),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal107~1_combout\);

-- Location: LCCOMB_X38_Y22_N22
\xfirst_nios2_system|cpu|D_op_rdctl\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(15),
	datab => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	datad => \xfirst_nios2_system|cpu|Equal107~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_op_rdctl~combout\);

-- Location: LCFF_X38_Y22_N23
\xfirst_nios2_system|cpu|E_ctrl_rdctl_inst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_op_rdctl~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_rdctl_inst~regout\);

-- Location: LCCOMB_X37_Y20_N22
\xfirst_nios2_system|cpu|D_ctrl_cmp~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_cmp~6_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_ctrl_cmp~11_combout\);

-- Location: LCCOMB_X38_Y23_N16
\xfirst_nios2_system|cpu|D_ctrl_cmp~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(11),
	datac => \xfirst_nios2_system|cpu|D_ctrl_cmp~11_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(12),
	combout => \xfirst_nios2_system|cpu|D_ctrl_cmp~12_combout\);

-- Location: LCFF_X38_Y23_N17
\xfirst_nios2_system|cpu|E_ctrl_cmp\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_cmp~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_cmp~regout\);

-- Location: LCCOMB_X38_Y22_N16
\xfirst_nios2_system|cpu|E_alu_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_rdctl_inst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_cmp~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result~0_combout\);

-- Location: LCCOMB_X37_Y20_N4
\xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~3_combout\);

-- Location: LCCOMB_X40_Y18_N16
\xfirst_nios2_system|cpu|Equal4~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(4),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|Equal4~3_combout\);

-- Location: LCCOMB_X38_Y20_N2
\xfirst_nios2_system|cpu|D_ctrl_alu_subtract~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datac => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~3_combout\,
	datad => \xfirst_nios2_system|cpu|Equal4~3_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~16_combout\);

-- Location: LCCOMB_X38_Y23_N6
\xfirst_nios2_system|cpu|D_ctrl_alu_subtract~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~17_combout\);

-- Location: LCCOMB_X38_Y20_N26
\xfirst_nios2_system|cpu|D_ctrl_alu_subtract~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~16_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~17_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~18_combout\);

-- Location: LCFF_X38_Y20_N27
\xfirst_nios2_system|cpu|E_ctrl_alu_subtract\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_alu_subtract~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\);

-- Location: LCCOMB_X33_Y23_N8
\xfirst_nios2_system|cpu|Add8|auto_generated|_~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~15_combout\);

-- Location: LCCOMB_X27_Y16_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~12_combout\);

-- Location: LCFF_X27_Y16_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(29));

-- Location: LCCOMB_X27_Y18_N26
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(29),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\);

-- Location: LCFF_X27_Y18_N27
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[29]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(29));

-- Location: LCCOMB_X27_Y17_N28
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~11_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(29) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(29),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~11_combout\);

-- Location: LCCOMB_X44_Y17_N20
\xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_pc\(0),
	datab => \xfirst_nios2_system|cpu|ic_fill_req_accepted~1_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(0),
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[0]~2_combout\);

-- Location: LCCOMB_X44_Y17_N10
\xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|i_read~regout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_req_accepted~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\,
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\);

-- Location: LCFF_X44_Y17_N21
\xfirst_nios2_system|cpu|ic_fill_ap_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[0]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(0));

-- Location: LCCOMB_X36_Y17_N16
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38) = (\xfirst_nios2_system|cpu|M_alu_result\(2) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)) # ((\xfirst_nios2_system|cpu|ic_fill_ap_offset\(0) & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))) # (!\xfirst_nios2_system|cpu|M_alu_result\(2) & (((\xfirst_nios2_system|cpu|ic_fill_ap_offset\(0) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(2),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(38));

-- Location: LCCOMB_X36_Y17_N10
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0) & ((\xfirst_nios2_system|cpu|ic_fill_ap_offset\(1)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & 
-- \xfirst_nios2_system|cpu|M_alu_result\(3))))) # (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0) & (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (\xfirst_nios2_system|cpu|M_alu_result\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(3),
	datad => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(39));

-- Location: LCCOMB_X36_Y17_N8
\xfirst_nios2_system|cmd_xbar_mux|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(40) = (\xfirst_nios2_system|cpu|ic_fill_ap_offset\(2) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cpu|M_alu_result\(4) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))))) 
-- # (!\xfirst_nios2_system|cpu|ic_fill_ap_offset\(2) & (((\xfirst_nios2_system|cpu|M_alu_result\(4) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(2),
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(4),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(40));

-- Location: LCFF_X36_Y17_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(2));

-- Location: LCCOMB_X36_Y17_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(2),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: LCCOMB_X41_Y22_N28
\xfirst_nios2_system|cpu|D_ctrl_retaddr~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_retaddr~5_combout\);

-- Location: LCCOMB_X41_Y22_N6
\xfirst_nios2_system|cpu|D_ctrl_retaddr~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_ctrl_retaddr~5_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_retaddr~6_combout\);

-- Location: LCCOMB_X38_Y22_N12
\xfirst_nios2_system|cpu|D_ctrl_retaddr~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_retaddr~6_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_retaddr~4_combout\);

-- Location: LCFF_X38_Y22_N13
\xfirst_nios2_system|cpu|E_ctrl_retaddr\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_retaddr~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\);

-- Location: LCFF_X31_Y17_N11
\xfirst_nios2_system|cpu|M_st_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[20]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(4));

-- Location: LCCOMB_X42_Y21_N18
\xfirst_nios2_system|cpu|F_pc_plus_one[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(9),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[8]~17\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[9]~18_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[9]~19\);

-- Location: LCCOMB_X42_Y21_N20
\xfirst_nios2_system|cpu|F_pc_plus_one[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(10),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[9]~19\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[10]~20_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[10]~21\);

-- Location: LCFF_X42_Y21_N21
\xfirst_nios2_system|cpu|D_pc_plus_one[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[10]~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(10));

-- Location: LCCOMB_X38_Y21_N12
\xfirst_nios2_system|cpu|Add1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(10),
	datad => VCC,
	cout => \xfirst_nios2_system|cpu|Add1~1_cout\);

-- Location: LCCOMB_X38_Y21_N14
\xfirst_nios2_system|cpu|Add1~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(18),
	datab => \xfirst_nios2_system|cpu|D_pc_plus_one\(10),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add1~1_cout\,
	combout => \xfirst_nios2_system|cpu|Add1~2_combout\,
	cout => \xfirst_nios2_system|cpu|Add1~3\);

-- Location: LCCOMB_X38_Y21_N30
\xfirst_nios2_system|cpu|D_extra_pc[10]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(21),
	datab => \xfirst_nios2_system|cpu|Add1~2_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(10),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[10]~12_combout\);

-- Location: LCFF_X38_Y21_N31
\xfirst_nios2_system|cpu|E_extra_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[10]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(10));

-- Location: LCCOMB_X37_Y21_N14
\xfirst_nios2_system|cpu|Add8|auto_generated|_~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[12]~12_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~5_combout\);

-- Location: LCCOMB_X29_Y22_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|_~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[11]~11_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~6_combout\);

-- Location: LCCOMB_X30_Y14_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[30]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(30),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\);

-- Location: LCFF_X30_Y14_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[30]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(30));

-- Location: LCCOMB_X32_Y15_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(6),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[3]~7\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[4]~9\);

-- Location: LCCOMB_X31_Y15_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(30),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~7_combout\);

-- Location: LCFF_X31_Y15_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~7_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LCCOMB_X43_Y19_N26
\xfirst_nios2_system|cmd_xbar_mux|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(42) = (\xfirst_nios2_system|cpu|M_alu_result\(6) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)) # ((\xfirst_nios2_system|cpu|ic_fill_line\(1) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\xfirst_nios2_system|cpu|M_alu_result\(6) & (((\xfirst_nios2_system|cpu|ic_fill_line\(1) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(6),
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(42));

-- Location: LCFF_X43_Y19_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(4));

-- Location: LCCOMB_X36_Y17_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(6),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: LCCOMB_X35_Y19_N28
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(3),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_alu_result\(3),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~30_combout\);

-- Location: LCCOMB_X37_Y23_N0
\xfirst_nios2_system|cpu|E_rot_sel_fill0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_sel_fill0~0_combout\);

-- Location: LCFF_X37_Y23_N1
\xfirst_nios2_system|cpu|M_rot_sel_fill0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_sel_fill0~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\);

-- Location: LCCOMB_X37_Y23_N26
\xfirst_nios2_system|cpu|E_rot_pass0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_rot~regout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_pass0~0_combout\);

-- Location: LCFF_X37_Y23_N27
\xfirst_nios2_system|cpu|M_rot_pass0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_pass0~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_pass0~regout\);

-- Location: LCCOMB_X36_Y23_N6
\xfirst_nios2_system|cpu|M_shift_rot_result~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(5),
	datab => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~24_combout\);

-- Location: LCCOMB_X27_Y16_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~23_combout\);

-- Location: LCFF_X27_Y16_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(5));

-- Location: LCFF_X34_Y17_N1
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(5),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X32_Y23_N6
\xfirst_nios2_system|cpu|M_mul_src1_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(4),
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[4]~4_combout\);

-- Location: LCCOMB_X31_Y19_N26
\xfirst_nios2_system|cpu|M_mul_src1_nxt[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(6),
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[6]~6_combout\);

-- Location: LCCOMB_X36_Y19_N28
\xfirst_nios2_system|cpu|E_src1_prelim[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7),
	datab => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(7),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[7]~8_combout\);

-- Location: LCCOMB_X27_Y19_N22
\xfirst_nios2_system|cpu|F_iw[29]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	combout => \xfirst_nios2_system|cpu|F_iw[29]~23_combout\);

-- Location: LCFF_X27_Y19_N23
\xfirst_nios2_system|cpu|D_iw[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[29]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(29));

-- Location: LCCOMB_X27_Y19_N24
\xfirst_nios2_system|cpu|D_src1_hazard_M~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(30),
	datab => \xfirst_nios2_system|cpu|D_iw\(29),
	datac => \xfirst_nios2_system|cpu|M_dst_regnum\(2),
	datad => \xfirst_nios2_system|cpu|M_dst_regnum\(3),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_M~2_combout\);

-- Location: LCCOMB_X28_Y19_N10
\xfirst_nios2_system|cpu|F_iw[28]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	datab => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[28]~20_combout\);

-- Location: LCFF_X28_Y19_N11
\xfirst_nios2_system|cpu|D_iw[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[28]~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(28));

-- Location: LCCOMB_X28_Y19_N30
\xfirst_nios2_system|cpu|D_src1_hazard_M~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_dst_regnum\(1),
	datab => \xfirst_nios2_system|cpu|D_iw\(27),
	datac => \xfirst_nios2_system|cpu|M_dst_regnum\(0),
	datad => \xfirst_nios2_system|cpu|D_iw\(28),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_M~1_combout\);

-- Location: LCCOMB_X40_Y18_N18
\xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(4),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	combout => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~1_combout\);

-- Location: LCCOMB_X40_Y18_N12
\xfirst_nios2_system|cpu|D_ctrl_a_not_src~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_ctrl_a_not_src~0_combout\);

-- Location: LCCOMB_X29_Y19_N22
\xfirst_nios2_system|cpu|D_src1_hazard_M\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_M~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_src1_hazard_M~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_src1_hazard_M~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_a_not_src~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\);

-- Location: LCFF_X36_Y19_N29
\xfirst_nios2_system|cpu|E_src1_prelim[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[7]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(7));

-- Location: LCCOMB_X36_Y19_N0
\xfirst_nios2_system|cpu|M_mul_src1_nxt[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(7),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[7]~7_combout\);

-- Location: LCFF_X37_Y22_N19
\xfirst_nios2_system|cpu|W_wr_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(8));

-- Location: LCCOMB_X35_Y22_N8
\xfirst_nios2_system|cpu|M_rot_step1[9]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[8]~7_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[9]~6_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[9]~14_combout\);

-- Location: LCCOMB_X36_Y24_N8
\xfirst_nios2_system|cpu|M_rot_step1[10]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[10]~5_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[9]~6_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[10]~22_combout\);

-- Location: LCCOMB_X37_Y22_N10
\xfirst_nios2_system|cpu|E_src1[8]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(8),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	combout => \xfirst_nios2_system|cpu|E_src1[8]~7_combout\);

-- Location: LCCOMB_X35_Y22_N16
\xfirst_nios2_system|cpu|M_rot_step1[8]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[7]~8_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[8]~7_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[8]~6_combout\);

-- Location: LCCOMB_X37_Y23_N10
\xfirst_nios2_system|cpu|Add12~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|Add12~0_combout\,
	datad => VCC,
	combout => \xfirst_nios2_system|cpu|Add12~1_combout\,
	cout => \xfirst_nios2_system|cpu|Add12~2\);

-- Location: LCCOMB_X37_Y23_N12
\xfirst_nios2_system|cpu|Add12~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add12~2\,
	combout => \xfirst_nios2_system|cpu|Add12~3_combout\,
	cout => \xfirst_nios2_system|cpu|Add12~4\);

-- Location: LCFF_X36_Y24_N9
\xfirst_nios2_system|cpu|M_rot_step1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[10]~22_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[8]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(10));

-- Location: LCCOMB_X32_Y24_N22
\xfirst_nios2_system|cpu|Mn_rot_step2[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(6),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(10),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[10]~20_combout\);

-- Location: LCCOMB_X37_Y23_N14
\xfirst_nios2_system|cpu|Add12~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add12~4\,
	combout => \xfirst_nios2_system|cpu|Add12~5_combout\,
	cout => \xfirst_nios2_system|cpu|Add12~6\);

-- Location: LCCOMB_X37_Y23_N16
\xfirst_nios2_system|cpu|Add12~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add12~6\,
	combout => \xfirst_nios2_system|cpu|Add12~7_combout\,
	cout => \xfirst_nios2_system|cpu|Add12~8\);

-- Location: LCFF_X37_Y23_N17
\xfirst_nios2_system|cpu|M_rot_rn[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Add12~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_rn\(3));

-- Location: LCFF_X32_Y24_N23
\xfirst_nios2_system|cpu|Mn_rot_step2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[10]~20_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[2]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(10));

-- Location: LCCOMB_X32_Y24_N18
\xfirst_nios2_system|cpu|M2_rot~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(26),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(10),
	combout => \xfirst_nios2_system|cpu|M2_rot~7_combout\);

-- Location: LCFF_X32_Y24_N19
\xfirst_nios2_system|cpu|M2_rot[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(10));

-- Location: LCCOMB_X37_Y23_N8
\xfirst_nios2_system|cpu|E_rot_sel_fill1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_sel_fill1~0_combout\);

-- Location: LCFF_X37_Y23_N9
\xfirst_nios2_system|cpu|M_rot_sel_fill1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_sel_fill1~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\);

-- Location: LCCOMB_X34_Y23_N10
\xfirst_nios2_system|cpu|E_rot_mask[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[2]~6_combout\);

-- Location: LCFF_X34_Y23_N11
\xfirst_nios2_system|cpu|M_rot_mask[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[2]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(2));

-- Location: LCCOMB_X36_Y23_N2
\xfirst_nios2_system|cpu|M_shift_rot_result~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_mask\(2),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~14_combout\);

-- Location: LCCOMB_X32_Y24_N12
\xfirst_nios2_system|cpu|M_shift_rot_result~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M2_rot\(10),
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~14_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~15_combout\);

-- Location: LCFF_X36_Y21_N29
\xfirst_nios2_system|cpu|M_shift_rot_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(10));

-- Location: LCCOMB_X36_Y21_N28
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(10),
	datad => \xfirst_nios2_system|cpu|M_alu_result\(10),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~16_combout\);

-- Location: LCCOMB_X35_Y21_N20
\xfirst_nios2_system|cpu|M_mul_src1_nxt[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(9),
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[9]~9_combout\);

-- Location: LCCOMB_X36_Y21_N26
\xfirst_nios2_system|cpu|M_mul_src1_nxt[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(10),
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[10]~10_combout\);

-- Location: LCCOMB_X36_Y22_N2
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(11),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_alu_result\(11),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~14_combout\);

-- Location: LCCOMB_X37_Y19_N20
\xfirst_nios2_system|cpu|M_mul_result[10]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(10),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(10),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[9]~51\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[10]~52_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[10]~53\);

-- Location: LCCOMB_X37_Y19_N22
\xfirst_nios2_system|cpu|M_mul_result[11]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(11),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(11),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[10]~53\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[11]~54_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[11]~55\);

-- Location: LCCOMB_X37_Y19_N24
\xfirst_nios2_system|cpu|M_mul_result[12]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(12),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(12),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[11]~55\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[12]~56_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[12]~57\);

-- Location: LCCOMB_X35_Y21_N30
\xfirst_nios2_system|cpu|M_mul_src1_nxt[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(13),
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[13]~13_combout\);

-- Location: LCCOMB_X32_Y16_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\);

-- Location: LCCOMB_X1_Y18_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\);

-- Location: LCFF_X1_Y18_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\);

-- Location: LCCOMB_X28_Y16_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\);

-- Location: LCFF_X28_Y16_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: LCCOMB_X28_Y16_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: LCFF_X28_Y16_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~regout\);

-- Location: LCCOMB_X29_Y14_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(34),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|resetlatch~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~51_combout\);

-- Location: LCCOMB_X29_Y14_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\);

-- Location: LCFF_X29_Y14_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~51_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(33));

-- Location: LCCOMB_X30_Y14_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[33]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(33),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\);

-- Location: LCFF_X30_Y14_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[33]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[33]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(33));

-- Location: LCCOMB_X32_Y15_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(7),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[4]~9\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[5]~11\);

-- Location: LCCOMB_X31_Y15_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(31),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~6_combout\);

-- Location: LCFF_X31_Y15_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~6_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LCCOMB_X32_Y15_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(8),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[5]~11\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[6]~13\);

-- Location: LCCOMB_X31_Y15_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(32),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~5_combout\);

-- Location: LCFF_X31_Y15_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~5_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(8));

-- Location: LCCOMB_X32_Y15_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(9),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[6]~13\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	cout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[7]~15\);

-- Location: LCCOMB_X31_Y15_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(33),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~4_combout\);

-- Location: LCFF_X31_Y15_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~4_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LCCOMB_X35_Y17_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(9),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(7),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LCFF_X33_Y18_N29
\xfirst_nios2_system|cpu|E_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(4));

-- Location: LCFF_X41_Y19_N1
\xfirst_nios2_system|cpu|E_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(3));

-- Location: LCCOMB_X35_Y21_N0
\xfirst_nios2_system|cpu|E_src1[0]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(0),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src1[0]~15_combout\);

-- Location: LCCOMB_X33_Y23_N14
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datad => VCC,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[0]~1_cout\);

-- Location: LCCOMB_X33_Y23_N16
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~17_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[0]~15_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[0]~1_cout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~3\);

-- Location: LCCOMB_X33_Y18_N2
\xfirst_nios2_system|cpu|E_mem_byte_en[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_iw\(4),
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \xfirst_nios2_system|cpu|E_mem_byte_en[1]~7_combout\);

-- Location: LCFF_X33_Y18_N3
\xfirst_nios2_system|cpu|M_mem_byte_en[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_mem_byte_en[1]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mem_byte_en\(1));

-- Location: LCCOMB_X33_Y18_N14
\xfirst_nios2_system|cmd_xbar_mux|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(33) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datab => \xfirst_nios2_system|cpu|M_mem_byte_en\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(33));

-- Location: LCFF_X33_Y18_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(1));

-- Location: LCCOMB_X33_Y18_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[1]~2_combout\);

-- Location: LCCOMB_X27_Y20_N14
\xfirst_nios2_system|cmd_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~24_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(9) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(9),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~24_combout\);

-- Location: LCFF_X27_Y20_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(9));

-- Location: LCCOMB_X27_Y20_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[9]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(9),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(9),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[9]~22_combout\);

-- Location: LCCOMB_X28_Y20_N26
\xfirst_nios2_system|cpu|M_st_data[10]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(10),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[10]~7_combout\);

-- Location: LCCOMB_X36_Y18_N18
\xfirst_nios2_system|cpu|M_st_data[18]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(2),
	combout => \xfirst_nios2_system|cpu|M_st_data[18]~6_combout\);

-- Location: LCCOMB_X30_Y19_N22
\xfirst_nios2_system|cpu|Equal183~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|Equal183~0_combout\);

-- Location: LCFF_X28_Y20_N27
\xfirst_nios2_system|cpu|M_st_data[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[10]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[18]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(10));

-- Location: LCCOMB_X27_Y15_N22
\xfirst_nios2_system|cmd_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~22_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(10),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~22_combout\);

-- Location: LCFF_X27_Y15_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(10));

-- Location: LCCOMB_X30_Y14_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(15),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\);

-- Location: LCFF_X30_Y14_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[15]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(15));

-- Location: LCCOMB_X28_Y15_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(15),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~23_combout\);

-- Location: LCFF_X28_Y15_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~23_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(15));

-- Location: LCCOMB_X30_Y19_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(15),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~64_combout\);

-- Location: LCCOMB_X31_Y16_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~64_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(17),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~65_combout\);

-- Location: LCFF_X31_Y16_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~65_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(16));

-- Location: LCCOMB_X30_Y14_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[15]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.010~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(16),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[15]~9_combout\);

-- Location: LCCOMB_X32_Y16_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(14),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\);

-- Location: LCFF_X32_Y16_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[14]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(14));

-- Location: LCCOMB_X27_Y15_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(14),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~27_combout\);

-- Location: LCFF_X27_Y15_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~27_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(14));

-- Location: LCCOMB_X33_Y16_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(35),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(0),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|ir\(1),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|enable_action_strobe~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\);

-- Location: LCCOMB_X28_Y18_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~29_combout\);

-- Location: LCCOMB_X33_Y16_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~0_combout\);

-- Location: LCFF_X33_Y16_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~regout\);

-- Location: LCFF_X33_Y16_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd_d1~regout\);

-- Location: LCCOMB_X33_Y16_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\);

-- Location: LCFF_X28_Y18_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~29_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(14));

-- Location: LCCOMB_X27_Y15_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(14),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(14),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~72_combout\);

-- Location: LCCOMB_X29_Y15_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(15),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~72_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~73_combout\);

-- Location: LCFF_X30_Y14_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[15]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~73_combout\,
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(15));

-- Location: LCFF_X30_Y21_N19
\xfirst_nios2_system|cpu|W_wr_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(19));

-- Location: LCFF_X33_Y18_N19
\xfirst_nios2_system|cpu|M_iw[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(4));

-- Location: LCCOMB_X40_Y18_N2
\xfirst_nios2_system|cpu|D_ctrl_b_is_dst~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(1),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_ctrl_b_is_dst~1_combout\);

-- Location: LCFF_X40_Y18_N3
\xfirst_nios2_system|cpu|E_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_b_is_dst~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_ld_signed~regout\);

-- Location: LCFF_X40_Y18_N15
\xfirst_nios2_system|cpu|M_ctrl_ld_signed\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_ctrl_ld_signed~regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\);

-- Location: LCCOMB_X35_Y17_N28
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & ((\xfirst_nios2_system|cpu|M_alu_result\(5)) # ((\xfirst_nios2_system|cpu|ic_fill_line\(0) & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))) # (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (\xfirst_nios2_system|cpu|ic_fill_line\(0) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datab => \xfirst_nios2_system|cpu|ic_fill_line\(0),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(5),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(41));

-- Location: LCCOMB_X43_Y19_N20
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[42]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42) = (\xfirst_nios2_system|cpu|M_alu_result\(6) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)) # ((\xfirst_nios2_system|cpu|ic_fill_line\(1) & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))) # (!\xfirst_nios2_system|cpu|M_alu_result\(6) & (((\xfirst_nios2_system|cpu|ic_fill_line\(1) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(6),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(42));

-- Location: LCCOMB_X35_Y17_N6
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43) = (\xfirst_nios2_system|cpu|ic_fill_line\(2) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cpu|M_alu_result\(7) & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))))) # (!\xfirst_nios2_system|cpu|ic_fill_line\(2) & (\xfirst_nios2_system|cpu|M_alu_result\(7) & (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(2),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(7),
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(43));

-- Location: LCCOMB_X35_Y17_N10
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & ((\xfirst_nios2_system|cpu|M_alu_result\(8)) # ((\xfirst_nios2_system|cpu|ic_fill_line\(3) & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))) # (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (((\xfirst_nios2_system|cpu|ic_fill_line\(3) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(8),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(3),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(44));

-- Location: LCCOMB_X43_Y19_N14
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45) = (\xfirst_nios2_system|cpu|M_alu_result\(9) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)) # ((\xfirst_nios2_system|cpu|ic_fill_line\(4) & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))) # (!\xfirst_nios2_system|cpu|M_alu_result\(9) & (((\xfirst_nios2_system|cpu|ic_fill_line\(4) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(9),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(4),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(45));

-- Location: LCCOMB_X35_Y17_N16
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & ((\xfirst_nios2_system|cpu|M_alu_result\(10)) # ((\xfirst_nios2_system|cpu|ic_fill_line\(5) & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))) # (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (((\xfirst_nios2_system|cpu|ic_fill_line\(5) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(10),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(5),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(46));

-- Location: LCCOMB_X43_Y19_N8
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[47]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47) = (\xfirst_nios2_system|cpu|ic_fill_tag\(0) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & 
-- \xfirst_nios2_system|cpu|M_alu_result\(11))))) # (!\xfirst_nios2_system|cpu|ic_fill_tag\(0) & (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (\xfirst_nios2_system|cpu|M_alu_result\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_tag\(0),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(11),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(47));

-- Location: LCCOMB_X33_Y18_N10
\xfirst_nios2_system|cpu|E_mem_byte_en[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_iw\(4),
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \xfirst_nios2_system|cpu|E_mem_byte_en[2]~4_combout\);

-- Location: LCFF_X33_Y18_N11
\xfirst_nios2_system|cpu|M_mem_byte_en[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_mem_byte_en[2]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mem_byte_en\(2));

-- Location: LCCOMB_X44_Y18_N28
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_mem_byte_en\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_mem_byte_en\(2),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(34));

-- Location: LCCOMB_X31_Y18_N30
\xfirst_nios2_system|cpu|M_st_data[21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_st_data[21]~12_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[21]~feeder_combout\);

-- Location: LCFF_X33_Y19_N1
\xfirst_nios2_system|cpu|W_wr_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(21));

-- Location: LCCOMB_X33_Y19_N18
\xfirst_nios2_system|cpu|E_src2_prelim[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(21),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[21]~21_combout\);

-- Location: LCCOMB_X29_Y19_N20
\xfirst_nios2_system|cpu|D_src2_hazard_M~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_wr_dst_reg~regout\,
	datac => \xfirst_nios2_system|cpu|M_dst_regnum\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(26),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_M~0_combout\);

-- Location: LCCOMB_X28_Y19_N8
\xfirst_nios2_system|cpu|F_iw[23]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[23]~2_combout\);

-- Location: LCFF_X28_Y19_N9
\xfirst_nios2_system|cpu|D_iw[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[23]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(23));

-- Location: LCCOMB_X28_Y19_N26
\xfirst_nios2_system|cpu|D_src2_hazard_M~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(22),
	datab => \xfirst_nios2_system|cpu|D_iw\(23),
	datac => \xfirst_nios2_system|cpu|M_dst_regnum\(1),
	datad => \xfirst_nios2_system|cpu|M_dst_regnum\(0),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_M~1_combout\);

-- Location: LCCOMB_X28_Y19_N18
\xfirst_nios2_system|cpu|D_src2_hazard_M\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_M~2_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_M~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_M~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\);

-- Location: LCFF_X33_Y19_N19
\xfirst_nios2_system|cpu|E_src2_prelim[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[21]~21_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(21));

-- Location: LCCOMB_X33_Y19_N12
\xfirst_nios2_system|cpu|E_stw_data[21]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(21),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\,
	combout => \xfirst_nios2_system|cpu|E_stw_data[21]~3_combout\);

-- Location: LCFF_X31_Y18_N31
\xfirst_nios2_system|cpu|M_st_data[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[21]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[21]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(21));

-- Location: LCCOMB_X31_Y18_N4
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~23_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(21) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(21),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~23_combout\);

-- Location: LCCOMB_X37_Y20_N8
\xfirst_nios2_system|cpu|D_wr_dst_reg~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_wr_dst_reg~37_combout\);

-- Location: LCCOMB_X37_Y20_N14
\xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(13),
	datab => \xfirst_nios2_system|cpu|D_wr_dst_reg~37_combout\,
	datac => \xfirst_nios2_system|cpu|Equal4~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~3_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: LCCOMB_X37_Y20_N16
\xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_logic~9_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LCCOMB_X36_Y20_N10
\xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\);

-- Location: LCCOMB_X31_Y20_N28
\xfirst_nios2_system|cpu|D_src2_imm[22]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(12),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[22]~26_combout\);

-- Location: LCFF_X31_Y20_N29
\xfirst_nios2_system|cpu|E_src2_imm[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[22]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(22));

-- Location: LCFF_X31_Y20_N3
\xfirst_nios2_system|cpu|W_wr_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(22));

-- Location: LCCOMB_X31_Y20_N24
\xfirst_nios2_system|cpu|E_src2_prelim[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(22),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[22]~22_combout\);

-- Location: LCFF_X31_Y20_N25
\xfirst_nios2_system|cpu|E_src2_prelim[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[22]~22_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(22));

-- Location: LCCOMB_X31_Y20_N18
\xfirst_nios2_system|cpu|Add8|auto_generated|_~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(22),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~28_combout\);

-- Location: LCCOMB_X31_Y20_N4
\xfirst_nios2_system|cpu|Add8|auto_generated|_~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(22),
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|_~28_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~29_combout\);

-- Location: LCCOMB_X29_Y20_N24
\xfirst_nios2_system|cpu|E_src1_prelim[21]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(21),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[21]~21_combout\);

-- Location: LCFF_X29_Y20_N25
\xfirst_nios2_system|cpu|E_src1_prelim[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[21]~21_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(21));

-- Location: LCCOMB_X34_Y22_N18
\xfirst_nios2_system|cpu|M_mul_src1[21]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(21),
	combout => \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\);

-- Location: LCCOMB_X36_Y18_N26
\xfirst_nios2_system|cpu|D_src2_imm[18]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(8),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[18]~30_combout\);

-- Location: LCFF_X36_Y18_N27
\xfirst_nios2_system|cpu|E_src2_imm[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[18]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(18));

-- Location: LCFF_X31_Y23_N21
\xfirst_nios2_system|cpu|W_wr_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(18));

-- Location: LCCOMB_X31_Y23_N0
\xfirst_nios2_system|cpu|E_src2_prelim[18]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(18),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[18]~18_combout\);

-- Location: LCFF_X31_Y23_N1
\xfirst_nios2_system|cpu|E_src2_prelim[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[18]~18_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(18));

-- Location: LCCOMB_X36_Y18_N2
\xfirst_nios2_system|cpu|Add8|auto_generated|_~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(18),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~36_combout\);

-- Location: LCCOMB_X36_Y18_N4
\xfirst_nios2_system|cpu|Add8|auto_generated|_~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(18),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|_~36_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~37_combout\);

-- Location: LCFF_X36_Y19_N9
\xfirst_nios2_system|cpu|W_wr_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(15));

-- Location: LCCOMB_X28_Y22_N2
\xfirst_nios2_system|cpu|E_src2_prelim[15]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(15),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[15]~16_combout\);

-- Location: LCFF_X28_Y22_N3
\xfirst_nios2_system|cpu|E_src2_prelim[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[15]~16_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(15));

-- Location: LCCOMB_X36_Y19_N24
\xfirst_nios2_system|cpu|M_mul_src2[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[15]~16_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(15),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[15]~15_combout\);

-- Location: LCCOMB_X31_Y22_N8
\xfirst_nios2_system|cpu|Add8|auto_generated|_~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_mul_src2[15]~15_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~2_combout\);

-- Location: LCFF_X31_Y19_N3
\xfirst_nios2_system|cpu|W_wr_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(14));

-- Location: LCCOMB_X28_Y22_N12
\xfirst_nios2_system|cpu|E_src2_prelim[14]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(14),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[14]~15_combout\);

-- Location: LCFF_X28_Y22_N13
\xfirst_nios2_system|cpu|E_src2_prelim[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[14]~15_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(14));

-- Location: LCCOMB_X36_Y20_N2
\xfirst_nios2_system|cpu|D_src2_imm[14]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(20),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[14]~2_combout\);

-- Location: LCFF_X36_Y20_N3
\xfirst_nios2_system|cpu|E_src2_imm[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[14]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(14));

-- Location: LCCOMB_X36_Y20_N12
\xfirst_nios2_system|cpu|M_mul_src2[14]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(14),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[14]~17_combout\);

-- Location: LCCOMB_X31_Y19_N0
\xfirst_nios2_system|cpu|M_mul_src2[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(14),
	datac => \xfirst_nios2_system|cpu|M_mul_src2[14]~17_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[14]~14_combout\);

-- Location: LCCOMB_X31_Y22_N2
\xfirst_nios2_system|cpu|Add8|auto_generated|_~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_mul_src2[14]~14_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~3_combout\);

-- Location: LCCOMB_X36_Y20_N14
\xfirst_nios2_system|cpu|D_src2_imm[13]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(19),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[13]~3_combout\);

-- Location: LCFF_X36_Y20_N15
\xfirst_nios2_system|cpu|E_src2_imm[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[13]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(13));

-- Location: LCCOMB_X32_Y19_N30
\xfirst_nios2_system|cpu|M_mul_src2[13]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(13),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[13]~18_combout\);

-- Location: LCCOMB_X32_Y19_N0
\xfirst_nios2_system|cpu|E_src2_prelim[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(13),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[13]~14_combout\);

-- Location: LCFF_X32_Y19_N1
\xfirst_nios2_system|cpu|E_src2_prelim[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[13]~14_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(13));

-- Location: LCCOMB_X32_Y19_N18
\xfirst_nios2_system|cpu|M_mul_src2[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[13]~18_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(13),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[13]~13_combout\);

-- Location: LCCOMB_X34_Y22_N28
\xfirst_nios2_system|cpu|Add8|auto_generated|_~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[13]~13_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~4_combout\);

-- Location: LCCOMB_X33_Y22_N8
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[12]~3_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~5_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[12]~25\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[13]~26_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[13]~27\);

-- Location: LCCOMB_X33_Y22_N10
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[13]~2_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~4_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[13]~27\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[14]~28_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[14]~29\);

-- Location: LCCOMB_X33_Y22_N14
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[16]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~2_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[15]~31\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[16]~32_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[16]~33\);

-- Location: LCCOMB_X33_Y22_N16
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[17]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[16]~33\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[17]~34_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[17]~35\);

-- Location: LCCOMB_X33_Y22_N22
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[20]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~35_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[19]~39\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[20]~40_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[20]~41\);

-- Location: LCCOMB_X33_Y22_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[21]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~33_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[20]~41\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[21]~42_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[21]~43\);

-- Location: LCCOMB_X33_Y22_N26
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[22]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~31_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[21]~43\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[22]~44_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[22]~45\);

-- Location: LCCOMB_X33_Y22_N28
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[23]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~29_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[22]~45\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[23]~46_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[23]~47\);

-- Location: LCCOMB_X31_Y20_N22
\xfirst_nios2_system|cpu|E_src2[22]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(22),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[22]~20_combout\);

-- Location: LCCOMB_X31_Y20_N0
\xfirst_nios2_system|cpu|E_src2[22]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2[22]~20_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(22),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\,
	combout => \xfirst_nios2_system|cpu|E_src2[22]~21_combout\);

-- Location: LCCOMB_X35_Y18_N26
\xfirst_nios2_system|cpu|av_ld_byte3_data[7]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(31),
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	datad => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[7]~0_combout\);

-- Location: LCFF_X35_Y18_N27
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[7]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(31));

-- Location: LCCOMB_X31_Y21_N16
\xfirst_nios2_system|cpu|M_mul_src1[31]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(31),
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\);

-- Location: LCCOMB_X31_Y21_N4
\xfirst_nios2_system|cpu|E_alu_result[31]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[31]~3_combout\,
	datab => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datac => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[31]~48_combout\);

-- Location: LCCOMB_X34_Y21_N24
\xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~5_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~3_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~2_combout\);

-- Location: LCFF_X34_Y21_N25
\xfirst_nios2_system|cpu|E_ctrl_alu_signed_comparison\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_alu_signed_comparison~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_alu_signed_comparison~regout\);

-- Location: LCCOMB_X34_Y21_N26
\xfirst_nios2_system|cpu|D_src2_imm[16]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[16]~17_combout\);

-- Location: LCFF_X34_Y21_N27
\xfirst_nios2_system|cpu|E_src2_imm[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[16]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(31));

-- Location: LCCOMB_X34_Y21_N18
\xfirst_nios2_system|cpu|E_src2[31]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(31),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[31]~32_combout\);

-- Location: LCCOMB_X34_Y21_N12
\xfirst_nios2_system|cpu|Add8|auto_generated|_~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[31]~2_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_signed_comparison~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[31]~32_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~18_combout\);

-- Location: LCCOMB_X30_Y21_N4
\xfirst_nios2_system|cpu|av_ld_byte3_data[5]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(29),
	datab => \xfirst_nios2_system|cpu|M_iw\(4),
	datac => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datad => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[5]~2_combout\);

-- Location: LCFF_X30_Y21_N5
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[5]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(29));

-- Location: LCCOMB_X30_Y21_N16
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~40_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(29),
	datad => \xfirst_nios2_system|cpu|M_mul_result\(29),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\);

-- Location: LCCOMB_X32_Y21_N28
\xfirst_nios2_system|cpu|M_mul_src1[29]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(29),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\);

-- Location: LCCOMB_X28_Y21_N24
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~13_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(28) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(28),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~13_combout\);

-- Location: LCCOMB_X43_Y19_N10
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[48]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0) & ((\xfirst_nios2_system|cpu|ic_fill_tag\(1)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & 
-- \xfirst_nios2_system|cpu|M_alu_result\(12))))) # (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0) & (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (\xfirst_nios2_system|cpu|M_alu_result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(12),
	datad => \xfirst_nios2_system|cpu|ic_fill_tag\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(48));

-- Location: LCCOMB_X42_Y21_N22
\xfirst_nios2_system|cpu|F_pc_plus_one[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(11),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[10]~21\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[11]~22_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[11]~23\);

-- Location: LCFF_X42_Y21_N23
\xfirst_nios2_system|cpu|D_pc_plus_one[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[11]~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(11));

-- Location: LCCOMB_X38_Y21_N0
\xfirst_nios2_system|cpu|D_extra_pc[11]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add1~4_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(21),
	datac => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(11),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[11]~3_combout\);

-- Location: LCFF_X38_Y21_N1
\xfirst_nios2_system|cpu|E_extra_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[11]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(11));

-- Location: LCCOMB_X34_Y22_N22
\xfirst_nios2_system|cpu|E_alu_result[13]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datab => \xfirst_nios2_system|cpu|E_src1[13]~2_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datad => \xfirst_nios2_system|cpu|M_mul_src2[13]~13_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[13]~10_combout\);

-- Location: LCCOMB_X38_Y22_N30
\xfirst_nios2_system|cpu|E_alu_result[13]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_extra_pc\(11),
	datac => \xfirst_nios2_system|cpu|E_alu_result[13]~10_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[13]~11_combout\);

-- Location: LCCOMB_X35_Y18_N24
\xfirst_nios2_system|cpu|E_alu_result[13]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[13]~11_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[14]~28_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[13]~12_combout\);

-- Location: LCFF_X35_Y18_N25
\xfirst_nios2_system|cpu|M_alu_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[13]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(13));

-- Location: LCCOMB_X44_Y18_N2
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[49]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49) = (\xfirst_nios2_system|cpu|ic_fill_tag\(2) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & 
-- \xfirst_nios2_system|cpu|M_alu_result\(13))))) # (!\xfirst_nios2_system|cpu|ic_fill_tag\(2) & (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (\xfirst_nios2_system|cpu|M_alu_result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_tag\(2),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(13),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(49));

-- Location: LCCOMB_X35_Y17_N24
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cpu|M_mem_byte_en\(3) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mem_byte_en\(3),
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(35));

-- Location: M4K_X13_Y21
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X36_Y24_N12
\xfirst_nios2_system|cpu|M_rot_step1[20]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[20]~3_combout\);

-- Location: LCFF_X36_Y24_N13
\xfirst_nios2_system|cpu|M_rot_step1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[20]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[18]~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(20));

-- Location: LCCOMB_X35_Y24_N24
\xfirst_nios2_system|cpu|Mn_rot_step2[24]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(24),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(20),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[24]~17_combout\);

-- Location: LCCOMB_X36_Y22_N22
\xfirst_nios2_system|cpu|E_src1[11]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(11),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src1[11]~4_combout\);

-- Location: LCCOMB_X36_Y24_N18
\xfirst_nios2_system|cpu|M_rot_step1[12]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[12]~3_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[11]~4_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[12]~5_combout\);

-- Location: LCFF_X36_Y24_N19
\xfirst_nios2_system|cpu|M_rot_step1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[12]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[10]~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(12));

-- Location: LCCOMB_X35_Y24_N8
\xfirst_nios2_system|cpu|Mn_rot_step2[16]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(16),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(12),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[16]~1_combout\);

-- Location: LCFF_X35_Y24_N25
\xfirst_nios2_system|cpu|Mn_rot_step2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[24]~17_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[16]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(24));

-- Location: LCCOMB_X35_Y24_N28
\xfirst_nios2_system|cpu|M2_rot~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(8),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(24),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~24_combout\);

-- Location: LCFF_X35_Y24_N29
\xfirst_nios2_system|cpu|M2_rot[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(24));

-- Location: LCCOMB_X30_Y23_N4
\xfirst_nios2_system|cpu|M_shift_rot_result~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~48_combout\,
	datab => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(24),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~49_combout\);

-- Location: LCFF_X30_Y23_N5
\xfirst_nios2_system|cpu|M_shift_rot_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~49_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(24));

-- Location: LCFF_X30_Y23_N27
\xfirst_nios2_system|cpu|W_wr_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(24));

-- Location: LCCOMB_X34_Y22_N16
\xfirst_nios2_system|cpu|M_mul_src1[25]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(25),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\);

-- Location: LCCOMB_X36_Y18_N8
\xfirst_nios2_system|cpu|D_src2_imm[23]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(13),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[23]~25_combout\);

-- Location: LCFF_X36_Y18_N9
\xfirst_nios2_system|cpu|E_src2_imm[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[23]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(23));

-- Location: LCFF_X32_Y18_N17
\xfirst_nios2_system|cpu|W_wr_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(23));

-- Location: LCFF_X32_Y18_N25
\xfirst_nios2_system|cpu|W_wr_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(26));

-- Location: LCCOMB_X28_Y21_N14
\xfirst_nios2_system|cpu|E_src2_prelim[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(26),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[26]~26_combout\);

-- Location: LCFF_X28_Y21_N15
\xfirst_nios2_system|cpu|E_src2_prelim[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[26]~26_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(26));

-- Location: LCCOMB_X32_Y18_N2
\xfirst_nios2_system|cpu|E_src2[26]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(26),
	combout => \xfirst_nios2_system|cpu|E_src2[26]~12_combout\);

-- Location: LCCOMB_X34_Y19_N6
\xfirst_nios2_system|cpu|Add8|auto_generated|_~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(26),
	datab => \xfirst_nios2_system|cpu|E_src2[26]~12_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~23_combout\);

-- Location: LCCOMB_X33_Y21_N2
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[26]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~24_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[25]~51\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[26]~52_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[26]~53\);

-- Location: LCCOMB_X33_Y21_N4
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[27]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~23_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[26]~53\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[27]~54_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[27]~55\);

-- Location: LCCOMB_X36_Y18_N6
\xfirst_nios2_system|cpu|D_src2_imm[15]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_iw\(2),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\);

-- Location: LCCOMB_X34_Y19_N12
\xfirst_nios2_system|cpu|D_src2_imm[26]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[26]~22_combout\);

-- Location: LCFF_X34_Y19_N13
\xfirst_nios2_system|cpu|E_src2_imm[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[26]~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(26));

-- Location: LCCOMB_X32_Y21_N30
\xfirst_nios2_system|cpu|E_src2[26]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[26]~12_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_imm\(26),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[26]~13_combout\);

-- Location: LCCOMB_X29_Y21_N12
\xfirst_nios2_system|cpu|E_src1_prelim[26]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(26),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[26]~26_combout\);

-- Location: LCFF_X29_Y21_N13
\xfirst_nios2_system|cpu|E_src1_prelim[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[26]~26_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(26));

-- Location: LCCOMB_X31_Y22_N18
\xfirst_nios2_system|cpu|M_mul_src1[26]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(26),
	combout => \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\);

-- Location: LCCOMB_X32_Y21_N22
\xfirst_nios2_system|cpu|E_alu_result[26]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_src2[26]~13_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[26]~58_combout\);

-- Location: LCCOMB_X32_Y18_N20
\xfirst_nios2_system|cpu|E_alu_result[26]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[27]~54_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[26]~58_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[26]~59_combout\);

-- Location: LCFF_X32_Y18_N21
\xfirst_nios2_system|cpu|M_alu_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[26]~59_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(26));

-- Location: LCCOMB_X32_Y18_N30
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(26),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(26),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~46_combout\);

-- Location: LCCOMB_X32_Y24_N8
\xfirst_nios2_system|cpu|M2_rot~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(26),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(10),
	combout => \xfirst_nios2_system|cpu|M2_rot~22_combout\);

-- Location: LCFF_X32_Y24_N9
\xfirst_nios2_system|cpu|M2_rot[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(26));

-- Location: LCCOMB_X31_Y23_N18
\xfirst_nios2_system|cpu|M_shift_rot_result~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~44_combout\,
	datab => \xfirst_nios2_system|cpu|M2_rot\(26),
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~45_combout\);

-- Location: LCFF_X31_Y23_N19
\xfirst_nios2_system|cpu|M_shift_rot_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~45_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(26));

-- Location: LCCOMB_X35_Y20_N22
\xfirst_nios2_system|cpu|M_mul_src2[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N4
\xfirst_nios2_system|cpu|M_mul_src2_nxt[16]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(16),
	datab => \xfirst_nios2_system|cpu|E_stw_data[16]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[16]~2_combout\);

-- Location: LCFF_X30_Y22_N5
\xfirst_nios2_system|cpu|M_mul_src2[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[16]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(16));

-- Location: LCFF_X35_Y20_N23
\xfirst_nios2_system|cpu|M_mul_src2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[0]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(16),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(0));

-- Location: LCCOMB_X35_Y20_N16
\xfirst_nios2_system|cpu|M_mul_src2[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[1]~feeder_combout\);

-- Location: LCCOMB_X28_Y20_N24
\xfirst_nios2_system|cpu|M_st_data[8]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(8),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[8]~1_combout\);

-- Location: LCFF_X28_Y20_N25
\xfirst_nios2_system|cpu|M_st_data[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[8]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[16]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(8));

-- Location: LCCOMB_X28_Y20_N22
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~2_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(8) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(8),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~2_combout\);

-- Location: LCCOMB_X44_Y18_N30
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[33]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_mem_byte_en\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_mem_byte_en\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(33));

-- Location: M4K_X52_Y24
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N26
\xfirst_nios2_system|rsp_xbar_mux|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a40~portadataout\,
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a8~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\);

-- Location: LCCOMB_X29_Y17_N20
\xfirst_nios2_system|rsp_xbar_mux|src_payload~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~47_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(8) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\ & ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(8),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~1_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~47_combout\);

-- Location: LCFF_X29_Y17_N21
\xfirst_nios2_system|cpu|i_readdata_d1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~47_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(8));

-- Location: LCCOMB_X28_Y20_N28
\xfirst_nios2_system|cpu|M_st_data[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(13),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[13]~13_combout\);

-- Location: LCFF_X28_Y20_N29
\xfirst_nios2_system|cpu|M_st_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[13]~13_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[21]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(13));

-- Location: LCCOMB_X28_Y20_N12
\xfirst_nios2_system|cmd_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~16_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(13),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~16_combout\);

-- Location: LCFF_X28_Y20_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(13));

-- Location: LCCOMB_X28_Y20_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(13),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(13),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[13]~14_combout\);

-- Location: LCCOMB_X27_Y15_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[14]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(14),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(14),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[14]~12_combout\);

-- Location: LCCOMB_X30_Y19_N16
\xfirst_nios2_system|cpu|M_st_data[15]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(7),
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[15]~2_combout\);

-- Location: LCCOMB_X36_Y19_N26
\xfirst_nios2_system|cpu|E_stw_data[15]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(15),
	combout => \xfirst_nios2_system|cpu|E_stw_data[15]~1_combout\);

-- Location: LCFF_X30_Y19_N17
\xfirst_nios2_system|cpu|M_st_data[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[15]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[15]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(15));

-- Location: LCCOMB_X30_Y19_N18
\xfirst_nios2_system|cmd_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~10_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(15) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(15),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~10_combout\);

-- Location: LCFF_X30_Y19_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(15));

-- Location: LCCOMB_X30_Y19_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[15]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(15),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(15),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[15]~8_combout\);

-- Location: LCCOMB_X30_Y23_N8
\xfirst_nios2_system|cpu|E_src2_prelim[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(24),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[24]~24_combout\);

-- Location: LCFF_X30_Y23_N9
\xfirst_nios2_system|cpu|E_src2_prelim[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[24]~24_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(24));

-- Location: LCCOMB_X35_Y21_N26
\xfirst_nios2_system|cpu|W_wr_data[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|W_wr_data[0]~feeder_combout\);

-- Location: LCFF_X35_Y21_N27
\xfirst_nios2_system|cpu|W_wr_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|W_wr_data[0]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(0));

-- Location: LCCOMB_X28_Y22_N8
\xfirst_nios2_system|cpu|E_src2_prelim[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(0),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[0]~0_combout\);

-- Location: LCFF_X28_Y22_N9
\xfirst_nios2_system|cpu|E_src2_prelim[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[0]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(0));

-- Location: LCCOMB_X30_Y19_N8
\xfirst_nios2_system|cpu|E_st_data[24]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(8),
	datab => \xfirst_nios2_system|cpu|E_iw\(3),
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(0),
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[24]~16_combout\);

-- Location: LCCOMB_X30_Y23_N0
\xfirst_nios2_system|cpu|E_st_data[24]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_st_data[24]~40_combout\,
	datab => \xfirst_nios2_system|cpu|E_st_data[24]~16_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[24]~17_combout\);

-- Location: LCCOMB_X30_Y23_N30
\xfirst_nios2_system|cpu|E_st_data[24]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(24),
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|E_st_data[24]~17_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[24]~18_combout\);

-- Location: LCFF_X30_Y23_N31
\xfirst_nios2_system|cpu|M_st_data[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[24]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(24));

-- Location: LCCOMB_X27_Y17_N8
\xfirst_nios2_system|cmd_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~7_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(24) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(24),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~7_combout\);

-- Location: LCFF_X27_Y17_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(24));

-- Location: LCCOMB_X27_Y17_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[24]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(24),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(24),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[24]~5_combout\);

-- Location: LCCOMB_X27_Y20_N26
\xfirst_nios2_system|cmd_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~25_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(25) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(25),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~25_combout\);

-- Location: LCFF_X27_Y20_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(25));

-- Location: LCCOMB_X25_Y18_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(30),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~18_combout\);

-- Location: LCFF_X25_Y18_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~18_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LCCOMB_X29_Y21_N26
\xfirst_nios2_system|cmd_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~21_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(27) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(27),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~21_combout\);

-- Location: LCFF_X29_Y21_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(27));

-- Location: LCCOMB_X29_Y21_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[27]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(27),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(27),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[27]~19_combout\);

-- Location: LCCOMB_X25_Y18_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(31),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~24_combout\);

-- Location: LCFF_X25_Y18_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~24_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(28));

-- Location: LCCOMB_X28_Y21_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[28]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(28),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(28),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[28]~17_combout\);

-- Location: LCCOMB_X32_Y19_N22
\xfirst_nios2_system|cpu|E_st_data[29]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(3),
	combout => \xfirst_nios2_system|cpu|E_st_data[29]~43_combout\);

-- Location: LCCOMB_X32_Y19_N16
\xfirst_nios2_system|cpu|E_st_data[29]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(13),
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(5),
	datad => \xfirst_nios2_system|cpu|E_iw\(3),
	combout => \xfirst_nios2_system|cpu|E_st_data[29]~25_combout\);

-- Location: LCCOMB_X32_Y19_N2
\xfirst_nios2_system|cpu|E_st_data[29]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_st_data[29]~43_combout\,
	datac => \xfirst_nios2_system|cpu|E_st_data[29]~25_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[29]~26_combout\);

-- Location: LCCOMB_X31_Y21_N8
\xfirst_nios2_system|cpu|E_st_data[29]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(29),
	datab => \xfirst_nios2_system|cpu|E_st_data[29]~26_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[29]~27_combout\);

-- Location: LCFF_X31_Y21_N9
\xfirst_nios2_system|cpu|M_st_data[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[29]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(29));

-- Location: LCCOMB_X27_Y17_N4
\xfirst_nios2_system|cmd_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~17_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(29),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~17_combout\);

-- Location: LCFF_X27_Y17_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(29));

-- Location: LCCOMB_X27_Y17_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[29]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(29),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(29),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[29]~15_combout\);

-- Location: LCCOMB_X31_Y19_N14
\xfirst_nios2_system|cpu|E_st_data[30]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(3),
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(6),
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(14),
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[30]~22_combout\);

-- Location: LCCOMB_X31_Y19_N6
\xfirst_nios2_system|cpu|E_st_data[30]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[30]~42_combout\);

-- Location: LCCOMB_X31_Y19_N8
\xfirst_nios2_system|cpu|E_st_data[30]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_st_data[30]~22_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|E_st_data[30]~42_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[30]~23_combout\);

-- Location: LCCOMB_X30_Y22_N16
\xfirst_nios2_system|cpu|E_st_data[30]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(30),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\,
	datac => \xfirst_nios2_system|cpu|E_st_data[30]~23_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[30]~24_combout\);

-- Location: LCFF_X30_Y22_N17
\xfirst_nios2_system|cpu|M_st_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[30]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(30));

-- Location: LCCOMB_X29_Y18_N14
\xfirst_nios2_system|cmd_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~15_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(30),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~15_combout\);

-- Location: LCFF_X29_Y18_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(30));

-- Location: LCCOMB_X29_Y18_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[30]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(30),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(30),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[30]~13_combout\);

-- Location: LCCOMB_X27_Y17_N0
\xfirst_nios2_system|cmd_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~13_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(31) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(31),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~13_combout\);

-- Location: LCFF_X27_Y17_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(31));

-- Location: LCCOMB_X27_Y17_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[31]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(31),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(31),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[31]~11_combout\);

-- Location: LCCOMB_X33_Y18_N16
\xfirst_nios2_system|cpu|E_mem_byte_en[3]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_iw\(4),
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \xfirst_nios2_system|cpu|E_mem_byte_en[3]~5_combout\);

-- Location: LCFF_X33_Y18_N17
\xfirst_nios2_system|cpu|M_mem_byte_en[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_mem_byte_en[3]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mem_byte_en\(3));

-- Location: LCCOMB_X43_Y19_N4
\xfirst_nios2_system|cmd_xbar_mux|src_data[35]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(35) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_mem_byte_en\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_mem_byte_en\(3),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(35));

-- Location: LCFF_X43_Y19_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(3));

-- Location: LCCOMB_X35_Y17_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(3),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[3]~3_combout\);

-- Location: LCCOMB_X27_Y16_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(29),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~20_combout\);

-- Location: LCFF_X27_Y16_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~20_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LCCOMB_X27_Y20_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[26]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(26),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(26),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[26]~21_combout\);

-- Location: LCCOMB_X27_Y16_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(28),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~19_combout\);

-- Location: LCFF_X27_Y16_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~19_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(25));

-- Location: LCCOMB_X27_Y20_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[25]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(25),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(25),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[25]~23_combout\);

-- Location: LCCOMB_X30_Y18_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~19_combout\);

-- Location: LCFF_X30_Y18_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(9));

-- Location: LCCOMB_X30_Y18_N22
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[9]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(9),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[9]~feeder_combout\);

-- Location: LCFF_X30_Y18_N23
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[9]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(9));

-- Location: M4K_X26_Y10
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y18_N4
\xfirst_nios2_system|rsp_xbar_mux|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a41~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a9~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\);

-- Location: LCCOMB_X30_Y18_N6
\xfirst_nios2_system|rsp_xbar_mux|src_payload~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~46_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(9)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~46_combout\);

-- Location: LCFF_X30_Y18_N7
\xfirst_nios2_system|cpu|i_readdata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~46_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(9));

-- Location: LCCOMB_X29_Y19_N6
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~16_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_st_data\(10),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~16_combout\);

-- Location: M4K_X13_Y10
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N12
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~14_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(11) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(11),
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~14_combout\);

-- Location: LCCOMB_X28_Y20_N20
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~12_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(12) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(12),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~12_combout\);

-- Location: LCCOMB_X25_Y18_N30
\xfirst_nios2_system|rsp_xbar_mux|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a42\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a10~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a42\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\);

-- Location: LCCOMB_X27_Y16_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~17_combout\);

-- Location: LCFF_X27_Y16_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(10));

-- Location: LCCOMB_X25_Y18_N16
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(10),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\);

-- Location: LCFF_X25_Y18_N17
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[10]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(10));

-- Location: LCCOMB_X25_Y18_N10
\xfirst_nios2_system|rsp_xbar_mux|src_payload~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~45_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(10)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\ & 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~45_combout\);

-- Location: LCFF_X25_Y18_N11
\xfirst_nios2_system|cpu|i_readdata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~45_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(10));

-- Location: LCCOMB_X30_Y17_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~32_combout\);

-- Location: LCFF_X30_Y17_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(17));

-- Location: LCCOMB_X30_Y17_N28
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(17),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\);

-- Location: LCFF_X30_Y17_N29
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[17]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(17));

-- Location: LCCOMB_X36_Y18_N16
\xfirst_nios2_system|cpu|E_stw_data[18]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(18),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\,
	combout => \xfirst_nios2_system|cpu|E_stw_data[18]~6_combout\);

-- Location: LCFF_X36_Y18_N19
\xfirst_nios2_system|cpu|M_st_data[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[18]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[18]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(18));

-- Location: LCCOMB_X29_Y18_N24
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~29_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(18) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(18),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~29_combout\);

-- Location: LCCOMB_X29_Y22_N4
\xfirst_nios2_system|cpu|M_st_data[19]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(3),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[19]~8_combout\);

-- Location: LCCOMB_X30_Y21_N2
\xfirst_nios2_system|cpu|E_src2_prelim[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(19),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[19]~19_combout\);

-- Location: LCFF_X30_Y21_N3
\xfirst_nios2_system|cpu|E_src2_prelim[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[19]~19_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(19));

-- Location: LCCOMB_X29_Y22_N10
\xfirst_nios2_system|cpu|E_stw_data[19]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(19),
	combout => \xfirst_nios2_system|cpu|E_stw_data[19]~5_combout\);

-- Location: LCFF_X29_Y22_N5
\xfirst_nios2_system|cpu|M_st_data[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[19]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[19]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(19));

-- Location: LCCOMB_X27_Y20_N2
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~27_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_st_data\(19),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~27_combout\);

-- Location: M4K_X26_Y12
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y12
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y17_N22
\xfirst_nios2_system|rsp_xbar_mux|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a49~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a17~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\);

-- Location: LCCOMB_X30_Y17_N4
\xfirst_nios2_system|rsp_xbar_mux|src_payload~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~44_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(17) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~44_combout\);

-- Location: LCFF_X30_Y17_N5
\xfirst_nios2_system|cpu|i_readdata_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~44_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(17));

-- Location: LCCOMB_X28_Y19_N0
\xfirst_nios2_system|cpu|F_iw[7]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[7]~31_combout\);

-- Location: LCFF_X28_Y19_N1
\xfirst_nios2_system|cpu|D_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[7]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(7));

-- Location: LCCOMB_X30_Y20_N22
\xfirst_nios2_system|cpu|D_src2_imm[17]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(7),
	datad => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[17]~31_combout\);

-- Location: LCFF_X30_Y20_N23
\xfirst_nios2_system|cpu|E_src2_imm[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[17]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(17));

-- Location: LCCOMB_X30_Y20_N4
\xfirst_nios2_system|cpu|M_mul_src2_nxt[17]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|E_stw_data[17]~7_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(17),
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[17]~3_combout\);

-- Location: LCFF_X30_Y20_N5
\xfirst_nios2_system|cpu|M_mul_src2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[17]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(17));

-- Location: LCFF_X35_Y20_N17
\xfirst_nios2_system|cpu|M_mul_src2[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[1]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(17),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(1));

-- Location: LCCOMB_X35_Y20_N26
\xfirst_nios2_system|cpu|M_mul_src2[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[2]~feeder_combout\);

-- Location: LCCOMB_X36_Y18_N10
\xfirst_nios2_system|cpu|M_mul_src2_nxt[18]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(18),
	datac => \xfirst_nios2_system|cpu|E_stw_data[18]~6_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[18]~4_combout\);

-- Location: LCFF_X36_Y18_N11
\xfirst_nios2_system|cpu|M_mul_src2[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[18]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(18));

-- Location: LCFF_X35_Y20_N27
\xfirst_nios2_system|cpu|M_mul_src2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[2]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(18),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(2));

-- Location: LCCOMB_X35_Y20_N4
\xfirst_nios2_system|cpu|M_mul_src2[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y22_N12
\xfirst_nios2_system|cpu|M_mul_src2_nxt[19]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(19),
	datab => \xfirst_nios2_system|cpu|E_stw_data[19]~5_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[19]~5_combout\);

-- Location: LCFF_X29_Y22_N13
\xfirst_nios2_system|cpu|M_mul_src2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[19]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(19));

-- Location: LCFF_X35_Y20_N5
\xfirst_nios2_system|cpu|M_mul_src2[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[3]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(19),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(3));

-- Location: LCCOMB_X35_Y20_N14
\xfirst_nios2_system|cpu|M_mul_src2[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[4]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N30
\xfirst_nios2_system|cpu|D_src2_imm[20]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(10),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[20]~28_combout\);

-- Location: LCFF_X32_Y20_N31
\xfirst_nios2_system|cpu|E_src2_imm[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[20]~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(20));

-- Location: LCCOMB_X32_Y20_N4
\xfirst_nios2_system|cpu|M_mul_src2_nxt[20]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_stw_data[20]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(20),
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[20]~6_combout\);

-- Location: LCFF_X32_Y20_N5
\xfirst_nios2_system|cpu|M_mul_src2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[20]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(20));

-- Location: LCFF_X35_Y20_N15
\xfirst_nios2_system|cpu|M_mul_src2[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[4]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(20),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(4));

-- Location: LCCOMB_X32_Y19_N24
\xfirst_nios2_system|cpu|M_mul_src2[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[5]~31_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(5),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[5]~5_combout\);

-- Location: LCCOMB_X34_Y22_N30
\xfirst_nios2_system|cpu|M_mul_src2[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[5]~5_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[5]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N26
\xfirst_nios2_system|cpu|D_src2_imm[21]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[21]~27_combout\);

-- Location: LCFF_X33_Y19_N27
\xfirst_nios2_system|cpu|E_src2_imm[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[21]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(21));

-- Location: LCCOMB_X33_Y19_N30
\xfirst_nios2_system|cpu|M_mul_src2_nxt[21]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_stw_data[21]~3_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(21),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[21]~7_combout\);

-- Location: LCFF_X33_Y19_N31
\xfirst_nios2_system|cpu|M_mul_src2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[21]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(21));

-- Location: LCFF_X34_Y22_N31
\xfirst_nios2_system|cpu|M_mul_src2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[5]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(21),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(5));

-- Location: LCCOMB_X31_Y19_N16
\xfirst_nios2_system|cpu|M_mul_src2[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[6]~30_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(6),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[6]~6_combout\);

-- Location: LCCOMB_X35_Y20_N8
\xfirst_nios2_system|cpu|M_mul_src2[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[6]~6_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N6
\xfirst_nios2_system|cpu|M_mul_src2_nxt[22]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_stw_data[22]~2_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(22),
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[22]~8_combout\);

-- Location: LCFF_X31_Y20_N7
\xfirst_nios2_system|cpu|M_mul_src2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[22]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(22));

-- Location: LCFF_X35_Y20_N9
\xfirst_nios2_system|cpu|M_mul_src2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[6]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(22),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(6));

-- Location: LCCOMB_X34_Y22_N8
\xfirst_nios2_system|cpu|M_mul_src2[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[7]~7_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[7]~feeder_combout\);

-- Location: LCCOMB_X29_Y18_N8
\xfirst_nios2_system|cpu|M_st_data[23]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(23),
	combout => \xfirst_nios2_system|cpu|M_st_data[23]~3_combout\);

-- Location: LCCOMB_X36_Y18_N20
\xfirst_nios2_system|cpu|M_mul_src2_nxt[23]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(23),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_st_data[23]~3_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[23]~9_combout\);

-- Location: LCFF_X36_Y18_N21
\xfirst_nios2_system|cpu|M_mul_src2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[23]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(23));

-- Location: LCFF_X34_Y22_N9
\xfirst_nios2_system|cpu|M_mul_src2[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[7]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(23),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(7));

-- Location: LCCOMB_X34_Y22_N26
\xfirst_nios2_system|cpu|M_mul_src2[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[8]~8_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[8]~feeder_combout\);

-- Location: LCCOMB_X30_Y23_N28
\xfirst_nios2_system|cpu|E_src2[24]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(24),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\,
	combout => \xfirst_nios2_system|cpu|E_src2[24]~16_combout\);

-- Location: LCCOMB_X31_Y21_N6
\xfirst_nios2_system|cpu|D_src2_imm[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[24]~24_combout\);

-- Location: LCFF_X31_Y21_N7
\xfirst_nios2_system|cpu|E_src2_imm[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[24]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(24));

-- Location: LCCOMB_X30_Y23_N2
\xfirst_nios2_system|cpu|M_mul_src2_nxt[24]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2[24]~16_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(24),
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[24]~10_combout\);

-- Location: LCFF_X30_Y23_N3
\xfirst_nios2_system|cpu|M_mul_src2[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[24]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(24));

-- Location: LCFF_X34_Y22_N27
\xfirst_nios2_system|cpu|M_mul_src2[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[8]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(24),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(8));

-- Location: LCCOMB_X36_Y20_N18
\xfirst_nios2_system|cpu|D_src2_imm[9]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(15),
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[9]~7_combout\);

-- Location: LCFF_X36_Y20_N19
\xfirst_nios2_system|cpu|E_src2_imm[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[9]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(9));

-- Location: LCCOMB_X34_Y20_N24
\xfirst_nios2_system|cpu|M_mul_src2[9]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(9),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[9]~22_combout\);

-- Location: LCCOMB_X34_Y20_N26
\xfirst_nios2_system|cpu|M_mul_src2[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(9),
	datac => \xfirst_nios2_system|cpu|M_mul_src2[9]~22_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[9]~9_combout\);

-- Location: LCCOMB_X35_Y20_N2
\xfirst_nios2_system|cpu|M_mul_src2[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[9]~9_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[9]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N22
\xfirst_nios2_system|cpu|E_src2[25]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(25),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\,
	combout => \xfirst_nios2_system|cpu|E_src2[25]~14_combout\);

-- Location: LCCOMB_X34_Y19_N28
\xfirst_nios2_system|cpu|M_mul_src2_nxt[25]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(25),
	datab => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[25]~14_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[25]~11_combout\);

-- Location: LCFF_X34_Y19_N29
\xfirst_nios2_system|cpu|M_mul_src2[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[25]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(25));

-- Location: LCFF_X35_Y20_N3
\xfirst_nios2_system|cpu|M_mul_src2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[9]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(25),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(9));

-- Location: LCCOMB_X34_Y22_N20
\xfirst_nios2_system|cpu|M_mul_src2[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[10]~10_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[10]~feeder_combout\);

-- Location: LCCOMB_X34_Y19_N30
\xfirst_nios2_system|cpu|M_mul_src2_nxt[26]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2[26]~12_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(26),
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[26]~12_combout\);

-- Location: LCFF_X34_Y19_N31
\xfirst_nios2_system|cpu|M_mul_src2[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[26]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(26));

-- Location: LCFF_X34_Y22_N21
\xfirst_nios2_system|cpu|M_mul_src2[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[10]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(26),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(10));

-- Location: LCCOMB_X34_Y22_N14
\xfirst_nios2_system|cpu|M_mul_src2[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[11]~11_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[11]~feeder_combout\);

-- Location: LCCOMB_X33_Y19_N10
\xfirst_nios2_system|cpu|E_src2[27]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(27),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[27]~10_combout\);

-- Location: LCCOMB_X34_Y21_N28
\xfirst_nios2_system|cpu|M_mul_src2_nxt[27]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(27),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[27]~10_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[27]~13_combout\);

-- Location: LCFF_X34_Y21_N29
\xfirst_nios2_system|cpu|M_mul_src2[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[27]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(27));

-- Location: LCFF_X34_Y22_N15
\xfirst_nios2_system|cpu|M_mul_src2[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[11]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(27),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(11));

-- Location: LCCOMB_X37_Y21_N10
\xfirst_nios2_system|cpu|D_src2_imm[12]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_iw\(18),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[12]~4_combout\);

-- Location: LCFF_X37_Y21_N11
\xfirst_nios2_system|cpu|E_src2_imm[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[12]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(12));

-- Location: LCCOMB_X37_Y21_N28
\xfirst_nios2_system|cpu|M_mul_src2[12]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(12),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[12]~19_combout\);

-- Location: LCCOMB_X37_Y21_N24
\xfirst_nios2_system|cpu|M_mul_src2[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(12),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[12]~19_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[12]~12_combout\);

-- Location: LCCOMB_X34_Y22_N24
\xfirst_nios2_system|cpu|M_mul_src2[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[12]~12_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[12]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N18
\xfirst_nios2_system|cpu|D_src2_imm[28]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(18),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[28]~20_combout\);

-- Location: LCFF_X31_Y21_N19
\xfirst_nios2_system|cpu|E_src2_imm[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[28]~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(28));

-- Location: LCFF_X30_Y21_N1
\xfirst_nios2_system|cpu|W_wr_data[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(28));

-- Location: LCCOMB_X28_Y22_N16
\xfirst_nios2_system|cpu|E_src2_prelim[28]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(28),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[28]~28_combout\);

-- Location: LCFF_X28_Y22_N17
\xfirst_nios2_system|cpu|E_src2_prelim[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[28]~28_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(28));

-- Location: LCCOMB_X31_Y21_N0
\xfirst_nios2_system|cpu|E_src2[28]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(28),
	combout => \xfirst_nios2_system|cpu|E_src2[28]~8_combout\);

-- Location: LCCOMB_X31_Y21_N10
\xfirst_nios2_system|cpu|M_mul_src2_nxt[28]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(28),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[28]~8_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[28]~14_combout\);

-- Location: LCFF_X31_Y21_N11
\xfirst_nios2_system|cpu|M_mul_src2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[28]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(28));

-- Location: LCFF_X34_Y22_N25
\xfirst_nios2_system|cpu|M_mul_src2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[12]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(28),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(12));

-- Location: LCCOMB_X34_Y22_N10
\xfirst_nios2_system|cpu|M_mul_src2[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_src2[13]~13_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[13]~feeder_combout\);

-- Location: LCCOMB_X31_Y21_N28
\xfirst_nios2_system|cpu|E_src2[29]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(29),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[29]~41_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[29]~6_combout\);

-- Location: LCCOMB_X31_Y21_N12
\xfirst_nios2_system|cpu|M_mul_src2_nxt[29]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(29),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[29]~6_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[29]~15_combout\);

-- Location: LCFF_X31_Y21_N13
\xfirst_nios2_system|cpu|M_mul_src2[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[29]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(29));

-- Location: LCFF_X34_Y22_N11
\xfirst_nios2_system|cpu|M_mul_src2[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[13]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(29),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(13));

-- Location: LCCOMB_X31_Y22_N4
\xfirst_nios2_system|cpu|M_mul_src2[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[14]~14_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[14]~feeder_combout\);

-- Location: LCCOMB_X30_Y22_N2
\xfirst_nios2_system|cpu|D_src2_imm[30]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(20),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[30]~18_combout\);

-- Location: LCFF_X30_Y22_N3
\xfirst_nios2_system|cpu|E_src2_imm[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[30]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(30));

-- Location: LCCOMB_X30_Y22_N8
\xfirst_nios2_system|cpu|E_src2[30]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(30),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[30]~4_combout\);

-- Location: LCCOMB_X30_Y22_N30
\xfirst_nios2_system|cpu|M_mul_src2_nxt[30]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(30),
	datac => \xfirst_nios2_system|cpu|E_src2[30]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[30]~16_combout\);

-- Location: LCFF_X30_Y22_N31
\xfirst_nios2_system|cpu|M_mul_src2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[30]~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(30));

-- Location: LCFF_X31_Y22_N5
\xfirst_nios2_system|cpu|M_mul_src2[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[14]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(30),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(14));

-- Location: LCCOMB_X31_Y22_N30
\xfirst_nios2_system|cpu|M_mul_src2[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[15]~15_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[15]~feeder_combout\);

-- Location: LCCOMB_X34_Y21_N16
\xfirst_nios2_system|cpu|E_src2[31]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(31),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[31]~2_combout\);

-- Location: LCCOMB_X34_Y21_N22
\xfirst_nios2_system|cpu|M_mul_src2_nxt[31]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(31),
	datac => \xfirst_nios2_system|cpu|E_src2[31]~2_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2_nxt[31]~17_combout\);

-- Location: LCFF_X34_Y21_N23
\xfirst_nios2_system|cpu|M_mul_src2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2_nxt[31]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(31));

-- Location: LCFF_X31_Y22_N31
\xfirst_nios2_system|cpu|M_mul_src2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src2[15]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src2\(31),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src2\(15));

-- Location: DSPMULT_X39_Y19_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "0",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => VCC,
	signb => VCC,
	clk => \CLOCK_50~clkctrl_outclk\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => VCC,
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCFF_X35_Y21_N15
\xfirst_nios2_system|cpu|M_mul_src1[0]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[0]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[0]~_Duplicate_1_regout\);

-- Location: LCFF_X35_Y20_N25
\xfirst_nios2_system|cpu|M_mul_src1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[0]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(16));

-- Location: LCFF_X34_Y20_N5
\xfirst_nios2_system|cpu|M_mul_src1[1]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[1]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[1]~_Duplicate_1_regout\);

-- Location: LCFF_X35_Y20_N13
\xfirst_nios2_system|cpu|M_mul_src1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[1]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(17));

-- Location: LCFF_X35_Y21_N17
\xfirst_nios2_system|cpu|M_mul_src1[2]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[2]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[2]~_Duplicate_1_regout\);

-- Location: LCFF_X35_Y20_N11
\xfirst_nios2_system|cpu|M_mul_src1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[2]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(18));

-- Location: LCFF_X35_Y21_N11
\xfirst_nios2_system|cpu|M_mul_src1[3]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[3]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[3]~_Duplicate_1_regout\);

-- Location: LCFF_X34_Y22_N13
\xfirst_nios2_system|cpu|M_mul_src1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[3]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(19));

-- Location: LCFF_X32_Y23_N7
\xfirst_nios2_system|cpu|M_mul_src1[4]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[4]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[4]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y22_N27
\xfirst_nios2_system|cpu|M_mul_src1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[4]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(20));

-- Location: LCFF_X32_Y19_N13
\xfirst_nios2_system|cpu|M_mul_src1[5]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[5]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[5]~_Duplicate_1_regout\);

-- Location: LCFF_X34_Y22_N19
\xfirst_nios2_system|cpu|M_mul_src1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[5]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(21));

-- Location: LCFF_X31_Y19_N27
\xfirst_nios2_system|cpu|M_mul_src1[6]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[6]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[6]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y22_N25
\xfirst_nios2_system|cpu|M_mul_src1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[6]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(22));

-- Location: LCCOMB_X29_Y20_N4
\xfirst_nios2_system|cpu|E_src1_prelim[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(23),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[23]~23_combout\);

-- Location: LCFF_X29_Y20_N5
\xfirst_nios2_system|cpu|E_src1_prelim[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[23]~23_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(23));

-- Location: LCCOMB_X31_Y22_N14
\xfirst_nios2_system|cpu|M_mul_src1[23]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(23),
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\);

-- Location: LCFF_X36_Y19_N1
\xfirst_nios2_system|cpu|M_mul_src1[7]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[7]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[7]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y22_N15
\xfirst_nios2_system|cpu|M_mul_src1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[7]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(23));

-- Location: LCFF_X37_Y22_N17
\xfirst_nios2_system|cpu|M_mul_src1[8]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[8]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[8]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y22_N29
\xfirst_nios2_system|cpu|M_mul_src1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[8]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(24));

-- Location: LCFF_X35_Y21_N21
\xfirst_nios2_system|cpu|M_mul_src1[9]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[9]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[9]~_Duplicate_1_regout\);

-- Location: LCFF_X34_Y22_N17
\xfirst_nios2_system|cpu|M_mul_src1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[9]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(25));

-- Location: LCFF_X36_Y21_N27
\xfirst_nios2_system|cpu|M_mul_src1[10]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[10]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[10]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y22_N19
\xfirst_nios2_system|cpu|M_mul_src1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[10]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(26));

-- Location: LCFF_X33_Y19_N25
\xfirst_nios2_system|cpu|W_wr_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(27));

-- Location: LCCOMB_X29_Y21_N2
\xfirst_nios2_system|cpu|E_src1_prelim[27]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(27),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[27]~27_combout\);

-- Location: LCFF_X29_Y21_N3
\xfirst_nios2_system|cpu|E_src1_prelim[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[27]~27_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(27));

-- Location: LCCOMB_X31_Y22_N16
\xfirst_nios2_system|cpu|M_mul_src1[27]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(27),
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\);

-- Location: LCFF_X36_Y22_N19
\xfirst_nios2_system|cpu|M_mul_src1[11]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[11]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[11]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y22_N17
\xfirst_nios2_system|cpu|M_mul_src1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[11]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(27));

-- Location: LCFF_X37_Y21_N13
\xfirst_nios2_system|cpu|M_mul_src1[12]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[12]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[12]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y21_N27
\xfirst_nios2_system|cpu|M_mul_src1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[12]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(28));

-- Location: LCFF_X35_Y21_N31
\xfirst_nios2_system|cpu|M_mul_src1[13]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[13]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[13]~_Duplicate_1_regout\);

-- Location: LCFF_X32_Y21_N29
\xfirst_nios2_system|cpu|M_mul_src1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[13]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(29));

-- Location: LCFF_X31_Y19_N29
\xfirst_nios2_system|cpu|M_mul_src1[14]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[14]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[14]~_Duplicate_1_regout\);

-- Location: LCFF_X32_Y21_N19
\xfirst_nios2_system|cpu|M_mul_src1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[14]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(30));

-- Location: LCFF_X36_Y19_N3
\xfirst_nios2_system|cpu|M_mul_src1[15]~_Duplicate_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1_nxt[15]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1[15]~_Duplicate_1_regout\);

-- Location: LCFF_X31_Y21_N17
\xfirst_nios2_system|cpu|M_mul_src1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_src1[15]~_Duplicate_1_regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_src1\(31));

-- Location: DSPMULT_X39_Y18_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1\ : cycloneii_mac_mult
-- pragma translate_off
GENERIC MAP (
	dataa_clock => "none",
	dataa_width => 18,
	datab_clock => "none",
	datab_width => 18,
	signa_clock => "none",
	signb_clock => "none")
-- pragma translate_on
PORT MAP (
	signa => \~GND~combout\,
	signb => \~GND~combout\,
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAA_bus\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAB_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	dataout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0|auto_generated|mac_mult1_DATAOUT_bus\);

-- Location: LCCOMB_X38_Y18_N0
\xfirst_nios2_system|cpu|M_mul_partial_prod[16]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(16),
	datad => VCC,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[16]~16_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[16]~17\);

-- Location: LCCOMB_X38_Y18_N2
\xfirst_nios2_system|cpu|M_mul_partial_prod[17]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(17),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[16]~17\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[17]~18_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[17]~19\);

-- Location: LCCOMB_X38_Y18_N4
\xfirst_nios2_system|cpu|M_mul_partial_prod[18]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(18),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[17]~19\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[18]~20_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[18]~21\);

-- Location: LCCOMB_X38_Y18_N6
\xfirst_nios2_system|cpu|M_mul_partial_prod[19]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[18]~21\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[19]~22_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[19]~23\);

-- Location: LCCOMB_X38_Y18_N8
\xfirst_nios2_system|cpu|M_mul_partial_prod[20]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(20),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[19]~23\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[20]~24_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[20]~25\);

-- Location: LCCOMB_X38_Y18_N10
\xfirst_nios2_system|cpu|M_mul_partial_prod[21]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(21),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[20]~25\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[21]~26_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[21]~27\);

-- Location: LCCOMB_X38_Y18_N12
\xfirst_nios2_system|cpu|M_mul_partial_prod[22]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(22),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[21]~27\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[22]~28_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[22]~29\);

-- Location: LCFF_X38_Y18_N13
\xfirst_nios2_system|cpu|M_mul_partial_prod[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[22]~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(22));

-- Location: LCFF_X38_Y18_N11
\xfirst_nios2_system|cpu|M_mul_partial_prod[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[21]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(21));

-- Location: LCFF_X38_Y18_N9
\xfirst_nios2_system|cpu|M_mul_partial_prod[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[20]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(20));

-- Location: LCFF_X38_Y18_N7
\xfirst_nios2_system|cpu|M_mul_partial_prod[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[19]~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(19));

-- Location: LCFF_X38_Y18_N5
\xfirst_nios2_system|cpu|M_mul_partial_prod[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[18]~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(18));

-- Location: LCFF_X38_Y18_N3
\xfirst_nios2_system|cpu|M_mul_partial_prod[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[17]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(17));

-- Location: LCCOMB_X37_Y19_N30
\xfirst_nios2_system|cpu|M_mul_result[15]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(15),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(15),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[14]~61\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[15]~62_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[15]~63\);

-- Location: LCCOMB_X37_Y18_N0
\xfirst_nios2_system|cpu|M_mul_result[16]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(16),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(16),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[15]~63\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[16]~64_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[16]~65\);

-- Location: LCCOMB_X37_Y18_N4
\xfirst_nios2_system|cpu|M_mul_result[18]~68\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(18),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(18),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[17]~67\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[18]~68_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[18]~69\);

-- Location: LCCOMB_X37_Y18_N6
\xfirst_nios2_system|cpu|M_mul_result[19]~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(19),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(19),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[18]~69\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[19]~70_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[19]~71\);

-- Location: LCCOMB_X37_Y18_N8
\xfirst_nios2_system|cpu|M_mul_result[20]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(20),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(20),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[19]~71\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[20]~72_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[20]~73\);

-- Location: LCCOMB_X37_Y18_N12
\xfirst_nios2_system|cpu|M_mul_result[22]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(22),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(22),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[21]~75\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[22]~76_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[22]~77\);

-- Location: LCCOMB_X37_Y18_N14
\xfirst_nios2_system|cpu|M_mul_result[23]~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(23),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(23),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[22]~77\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[23]~78_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[23]~79\);

-- Location: LCCOMB_X38_Y18_N14
\xfirst_nios2_system|cpu|M_mul_partial_prod[23]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(23),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[22]~29\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[23]~30_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[23]~31\);

-- Location: LCFF_X38_Y18_N15
\xfirst_nios2_system|cpu|M_mul_partial_prod[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[23]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(23));

-- Location: LCCOMB_X35_Y20_N28
\xfirst_nios2_system|cpu|M_mul_stall_d1~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_stall_d1~feeder_combout\);

-- Location: LCFF_X35_Y20_N29
\xfirst_nios2_system|cpu|M_mul_stall_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_stall_d1~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_stall_d1~regout\);

-- Location: LCCOMB_X35_Y20_N18
\xfirst_nios2_system|cpu|M_mul_stall_d2~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_stall_d1~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_stall_d2~feeder_combout\);

-- Location: LCFF_X35_Y20_N19
\xfirst_nios2_system|cpu|M_mul_stall_d2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_stall_d2~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_stall_d2~regout\);

-- Location: LCCOMB_X35_Y20_N6
\xfirst_nios2_system|cpu|M_mul_stall_d3~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_mul_stall_d2~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_stall_d3~feeder_combout\);

-- Location: LCFF_X35_Y20_N7
\xfirst_nios2_system|cpu|M_mul_stall_d3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_stall_d3~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_stall_d3~regout\);

-- Location: LCFF_X37_Y18_N15
\xfirst_nios2_system|cpu|M_mul_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[23]~78_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(23),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(23));

-- Location: LCCOMB_X37_Y18_N16
\xfirst_nios2_system|cpu|M_mul_result[24]~80\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(24),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(24),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[23]~79\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[24]~80_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[24]~81\);

-- Location: LCCOMB_X38_Y18_N16
\xfirst_nios2_system|cpu|M_mul_partial_prod[24]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(24),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[23]~31\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[24]~32_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[24]~33\);

-- Location: LCFF_X38_Y18_N17
\xfirst_nios2_system|cpu|M_mul_partial_prod[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[24]~32_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(24));

-- Location: LCFF_X37_Y18_N17
\xfirst_nios2_system|cpu|M_mul_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[24]~80_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(24),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(24));

-- Location: LCCOMB_X37_Y18_N18
\xfirst_nios2_system|cpu|M_mul_result[25]~82\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(25),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(25),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[24]~81\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[25]~82_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[25]~83\);

-- Location: LCCOMB_X38_Y18_N18
\xfirst_nios2_system|cpu|M_mul_partial_prod[25]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(25),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[24]~33\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[25]~34_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[25]~35\);

-- Location: LCFF_X38_Y18_N19
\xfirst_nios2_system|cpu|M_mul_partial_prod[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[25]~34_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(25));

-- Location: LCFF_X37_Y18_N19
\xfirst_nios2_system|cpu|M_mul_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[25]~82_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(25),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(25));

-- Location: LCCOMB_X37_Y18_N20
\xfirst_nios2_system|cpu|M_mul_result[26]~84\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(26),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(26),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[25]~83\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[26]~84_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[26]~85\);

-- Location: LCFF_X37_Y18_N21
\xfirst_nios2_system|cpu|M_mul_result[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[26]~84_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(26),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(26));

-- Location: LCCOMB_X32_Y18_N24
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~46_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(26),
	datad => \xfirst_nios2_system|cpu|M_mul_result\(26),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\);

-- Location: LCCOMB_X32_Y18_N0
\xfirst_nios2_system|cpu|E_src2_prelim[23]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(23),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[23]~23_combout\);

-- Location: LCFF_X32_Y18_N1
\xfirst_nios2_system|cpu|E_src2_prelim[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[23]~23_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(23));

-- Location: LCCOMB_X32_Y18_N22
\xfirst_nios2_system|cpu|Add8|auto_generated|_~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(23),
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~26_combout\);

-- Location: LCCOMB_X36_Y18_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|_~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(23),
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|_~26_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~27_combout\);

-- Location: LCCOMB_X33_Y22_N30
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[24]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~27_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[23]~47\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[24]~48_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[24]~49\);

-- Location: LCCOMB_X33_Y21_N0
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[25]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~25_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[24]~49\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[25]~50_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[25]~51\);

-- Location: LCCOMB_X34_Y19_N10
\xfirst_nios2_system|cpu|E_src2[25]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(25),
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[25]~14_combout\,
	combout => \xfirst_nios2_system|cpu|E_src2[25]~15_combout\);

-- Location: LCCOMB_X33_Y21_N28
\xfirst_nios2_system|cpu|E_alu_result[25]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2[25]~15_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[25]~60_combout\);

-- Location: LCCOMB_X33_Y21_N22
\xfirst_nios2_system|cpu|E_alu_result[25]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[26]~52_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[25]~60_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[25]~61_combout\);

-- Location: LCFF_X33_Y21_N23
\xfirst_nios2_system|cpu|M_alu_result[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[25]~61_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(25));

-- Location: LCCOMB_X34_Y19_N2
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result\(25),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_alu_result\(25),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~48_combout\);

-- Location: LCCOMB_X27_Y16_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~20_combout\);

-- Location: LCFF_X27_Y16_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(25));

-- Location: LCFF_X27_Y18_N31
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(25),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(25));

-- Location: LCCOMB_X33_Y18_N28
\xfirst_nios2_system|cpu|E_st_data[26]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(2),
	datab => \xfirst_nios2_system|cpu|E_iw\(3),
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(10),
	combout => \xfirst_nios2_system|cpu|E_st_data[26]~34_combout\);

-- Location: LCCOMB_X32_Y18_N18
\xfirst_nios2_system|cpu|E_st_data[26]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_st_data[26]~46_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|E_st_data[26]~34_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[26]~35_combout\);

-- Location: LCCOMB_X32_Y18_N8
\xfirst_nios2_system|cpu|E_st_data[26]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[26]~47_combout\,
	datab => \xfirst_nios2_system|cpu|E_st_data[26]~35_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(4),
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(26),
	combout => \xfirst_nios2_system|cpu|E_st_data[26]~36_combout\);

-- Location: LCFF_X32_Y18_N9
\xfirst_nios2_system|cpu|M_st_data[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[26]~36_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(26));

-- Location: LCCOMB_X27_Y20_N18
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~17_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(26),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~17_combout\);

-- Location: M4K_X26_Y25
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y28
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y18_N4
\xfirst_nios2_system|rsp_xbar_mux|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a57~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a25~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\);

-- Location: LCCOMB_X41_Y18_N18
\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- !\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\);

-- Location: LCCOMB_X27_Y18_N22
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~17_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(25)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~17_combout\);

-- Location: LCFF_X27_Y18_N23
\xfirst_nios2_system|cpu|d_readdata_d1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(25));

-- Location: LCCOMB_X34_Y19_N14
\xfirst_nios2_system|cpu|av_ld_byte3_data[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(4),
	datab => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datac => \xfirst_nios2_system|cpu|d_readdata_d1\(25),
	datad => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[1]~6_combout\);

-- Location: LCFF_X34_Y19_N15
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[1]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(25));

-- Location: LCCOMB_X34_Y19_N20
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~48_combout\,
	datac => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(25),
	datad => \xfirst_nios2_system|cpu|M_mul_result\(25),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\);

-- Location: LCCOMB_X29_Y21_N0
\xfirst_nios2_system|cpu|E_src1_prelim[24]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(24),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[24]~24_combout\);

-- Location: LCFF_X29_Y21_N1
\xfirst_nios2_system|cpu|E_src1_prelim[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[24]~24_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(24));

-- Location: LCCOMB_X31_Y22_N28
\xfirst_nios2_system|cpu|M_mul_src1[24]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(24),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\);

-- Location: LCCOMB_X30_Y23_N22
\xfirst_nios2_system|cpu|E_src2[24]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2[24]~16_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(24),
	combout => \xfirst_nios2_system|cpu|E_src2[24]~17_combout\);

-- Location: LCCOMB_X33_Y21_N30
\xfirst_nios2_system|cpu|E_alu_result[24]~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2[24]~17_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[24]~62_combout\);

-- Location: LCCOMB_X33_Y21_N24
\xfirst_nios2_system|cpu|E_alu_result[24]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[25]~50_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[24]~62_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[24]~63_combout\);

-- Location: LCFF_X33_Y21_N25
\xfirst_nios2_system|cpu|M_alu_result[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[24]~63_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(24));

-- Location: LCCOMB_X30_Y23_N24
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(24),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(24),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~50_combout\);

-- Location: LCCOMB_X30_Y23_N26
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result\(24),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~50_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(24),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[24]~51_combout\);

-- Location: LCCOMB_X34_Y19_N0
\xfirst_nios2_system|cpu|E_src2_prelim[25]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(25),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[25]~25_combout\);

-- Location: LCFF_X34_Y19_N1
\xfirst_nios2_system|cpu|E_src2_prelim[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[25]~25_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(25));

-- Location: LCCOMB_X34_Y20_N8
\xfirst_nios2_system|cpu|E_st_data[25]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(1),
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(9),
	combout => \xfirst_nios2_system|cpu|E_st_data[25]~37_combout\);

-- Location: LCCOMB_X34_Y20_N22
\xfirst_nios2_system|cpu|E_st_data[25]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[25]~47_combout\);

-- Location: LCCOMB_X34_Y20_N2
\xfirst_nios2_system|cpu|E_st_data[25]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_st_data[25]~37_combout\,
	datad => \xfirst_nios2_system|cpu|E_st_data[25]~47_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[25]~38_combout\);

-- Location: LCCOMB_X34_Y19_N26
\xfirst_nios2_system|cpu|E_st_data[25]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(25),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[25]~49_combout\,
	datad => \xfirst_nios2_system|cpu|E_st_data[25]~38_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[25]~39_combout\);

-- Location: LCFF_X34_Y19_N27
\xfirst_nios2_system|cpu|M_st_data[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[25]~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(25));

-- Location: LCCOMB_X27_Y20_N6
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~19_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(25) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(25),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~19_combout\);

-- Location: LCCOMB_X25_Y18_N14
\xfirst_nios2_system|rsp_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a60\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a28~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a60\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\);

-- Location: LCCOMB_X41_Y17_N18
\xfirst_nios2_system|rsp_xbar_demux|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ = (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & 
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\);

-- Location: LCCOMB_X25_Y18_N8
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~11_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(28) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\ & ((\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~11_combout\);

-- Location: LCFF_X25_Y18_N9
\xfirst_nios2_system|cpu|d_readdata_d1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(28));

-- Location: LCCOMB_X30_Y21_N26
\xfirst_nios2_system|cpu|av_ld_byte3_data[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_iw\(4),
	datac => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(28),
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[4]~3_combout\);

-- Location: LCFF_X30_Y21_N27
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[4]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(28));

-- Location: LCCOMB_X30_Y21_N22
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(28),
	datab => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(28),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~42_combout\);

-- Location: LCCOMB_X30_Y21_N0
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result\(28),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(28),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~42_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\);

-- Location: LCCOMB_X31_Y21_N26
\xfirst_nios2_system|cpu|M_mul_src1[28]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(28),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[28]~43_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\);

-- Location: LCCOMB_X34_Y21_N0
\xfirst_nios2_system|cpu|Add8|auto_generated|_~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(27),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2[27]~10_combout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~22_combout\);

-- Location: LCCOMB_X33_Y21_N14
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[32]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_arith_src1\(31),
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~18_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[31]~63\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[32]~64_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[32]~65\);

-- Location: LCCOMB_X33_Y21_N26
\xfirst_nios2_system|cpu|E_alu_result[31]~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result[31]~48_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[32]~64_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[31]~49_combout\);

-- Location: LCFF_X33_Y21_N27
\xfirst_nios2_system|cpu|M_alu_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[31]~49_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(31));

-- Location: LCCOMB_X34_Y21_N4
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result\(31),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(31),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~36_combout\);

-- Location: LCCOMB_X37_Y18_N28
\xfirst_nios2_system|cpu|M_mul_result[30]~92\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(30),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(30),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[29]~91\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[30]~92_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[30]~93\);

-- Location: LCCOMB_X37_Y18_N30
\xfirst_nios2_system|cpu|M_mul_result[31]~94\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(31),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(31),
	cin => \xfirst_nios2_system|cpu|M_mul_result[30]~93\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[31]~94_combout\);

-- Location: LCCOMB_X38_Y18_N20
\xfirst_nios2_system|cpu|M_mul_partial_prod[26]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(26),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[25]~35\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[26]~36_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[26]~37\);

-- Location: LCCOMB_X38_Y18_N22
\xfirst_nios2_system|cpu|M_mul_partial_prod[27]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(27),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[26]~37\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[27]~38_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[27]~39\);

-- Location: LCCOMB_X38_Y18_N24
\xfirst_nios2_system|cpu|M_mul_partial_prod[28]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(28),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[27]~39\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[28]~40_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[28]~41\);

-- Location: LCCOMB_X38_Y18_N26
\xfirst_nios2_system|cpu|M_mul_partial_prod[29]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(29),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[28]~41\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[29]~42_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[29]~43\);

-- Location: LCCOMB_X38_Y18_N28
\xfirst_nios2_system|cpu|M_mul_partial_prod[30]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(30),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[29]~43\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[30]~44_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_partial_prod[30]~45\);

-- Location: LCCOMB_X38_Y18_N30
\xfirst_nios2_system|cpu|M_mul_partial_prod[31]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(31),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_2|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	cin => \xfirst_nios2_system|cpu|M_mul_partial_prod[30]~45\,
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[31]~46_combout\);

-- Location: LCFF_X38_Y18_N31
\xfirst_nios2_system|cpu|M_mul_partial_prod[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[31]~46_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(31));

-- Location: LCFF_X37_Y18_N31
\xfirst_nios2_system|cpu|M_mul_result[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[31]~94_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(31),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(31));

-- Location: LCCOMB_X34_Y21_N14
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(31),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~36_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(31),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\);

-- Location: LCFF_X34_Y21_N15
\xfirst_nios2_system|cpu|W_wr_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(31));

-- Location: LCCOMB_X34_Y21_N8
\xfirst_nios2_system|cpu|E_src2_prelim[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(31),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[31]~31_combout\);

-- Location: LCFF_X34_Y21_N9
\xfirst_nios2_system|cpu|E_src2_prelim[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[31]~31_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(31));

-- Location: LCCOMB_X36_Y19_N20
\xfirst_nios2_system|cpu|E_st_data[31]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(15),
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(7),
	datad => \xfirst_nios2_system|cpu|E_iw\(3),
	combout => \xfirst_nios2_system|cpu|E_st_data[31]~19_combout\);

-- Location: LCCOMB_X36_Y19_N12
\xfirst_nios2_system|cpu|E_st_data[31]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(3),
	combout => \xfirst_nios2_system|cpu|E_st_data[31]~41_combout\);

-- Location: LCCOMB_X36_Y19_N30
\xfirst_nios2_system|cpu|E_st_data[31]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(4),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_st_data[31]~19_combout\,
	datad => \xfirst_nios2_system|cpu|E_st_data[31]~41_combout\,
	combout => \xfirst_nios2_system|cpu|E_st_data[31]~20_combout\);

-- Location: LCCOMB_X34_Y21_N2
\xfirst_nios2_system|cpu|E_st_data[31]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[31]~37_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(31),
	datac => \xfirst_nios2_system|cpu|E_st_data[31]~20_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[31]~21_combout\);

-- Location: LCFF_X34_Y21_N3
\xfirst_nios2_system|cpu|M_st_data[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[31]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(31));

-- Location: LCCOMB_X27_Y17_N10
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~7_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(31) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(31),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~7_combout\);

-- Location: M4K_X26_Y29
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y17_N16
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~3_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(24) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(24),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~3_combout\);

-- Location: LCCOMB_X29_Y19_N26
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~9_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(30) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(30),
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~9_combout\);

-- Location: M4K_X26_Y14
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y18_N0
\xfirst_nios2_system|rsp_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a63\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a31~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a63\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\);

-- Location: LCCOMB_X28_Y18_N2
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~5_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(31)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\ & 
-- (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~5_combout\);

-- Location: LCFF_X28_Y18_N3
\xfirst_nios2_system|cpu|d_readdata_d1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(31));

-- Location: LCCOMB_X30_Y19_N4
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~4_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(15) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(15),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~4_combout\);

-- Location: M4K_X13_Y23
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y20_N10
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~10_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(13) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(13),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~10_combout\);

-- Location: LCCOMB_X28_Y20_N2
\xfirst_nios2_system|cpu|M_st_data[14]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(14),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[14]~15_combout\);

-- Location: LCFF_X28_Y20_N3
\xfirst_nios2_system|cpu|M_st_data[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[14]~15_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[22]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(14));

-- Location: LCCOMB_X28_Y20_N8
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~8_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(14) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(14),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~8_combout\);

-- Location: LCCOMB_X25_Y19_N22
\xfirst_nios2_system|rsp_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a47\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a15~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a47\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\);

-- Location: LCCOMB_X28_Y16_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~5_combout\);

-- Location: LCFF_X28_Y16_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(15));

-- Location: LCCOMB_X28_Y16_N24
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(15),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\);

-- Location: LCFF_X28_Y16_N25
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[15]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(15));

-- Location: LCCOMB_X25_Y19_N10
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~3_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(15)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\ & 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~3_combout\);

-- Location: LCFF_X25_Y19_N11
\xfirst_nios2_system|cpu|d_readdata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(15));

-- Location: LCCOMB_X33_Y20_N14
\xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[0]~15_combout\,
	datab => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datac => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\);

-- Location: LCCOMB_X33_Y20_N0
\xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\);

-- Location: LCCOMB_X33_Y21_N16
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[33]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[32]~65\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[33]~66_combout\);

-- Location: LCCOMB_X32_Y21_N24
\xfirst_nios2_system|cpu|E_br_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_test_bench|Add0~64_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[33]~66_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|E_compare_op\(1),
	combout => \xfirst_nios2_system|cpu|E_br_result~0_combout\);

-- Location: LCCOMB_X40_Y20_N14
\xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~2_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_cmp~regout\,
	datac => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_br_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\);

-- Location: LCFF_X40_Y20_N17
\xfirst_nios2_system|cpu|M_alu_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_wrctl_data_bstatus_reg_pie~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(0));

-- Location: LCCOMB_X33_Y18_N18
\xfirst_nios2_system|cpu|av_sign_bit~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(3),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(0),
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	combout => \xfirst_nios2_system|cpu|av_sign_bit~0_combout\);

-- Location: LCCOMB_X35_Y18_N6
\xfirst_nios2_system|cpu|av_sign_bit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_sign_bit~1_combout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(31),
	datac => \xfirst_nios2_system|cpu|d_readdata_d1\(15),
	datad => \xfirst_nios2_system|cpu|av_sign_bit~0_combout\,
	combout => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\);

-- Location: LCFF_X29_Y18_N9
\xfirst_nios2_system|cpu|M_st_data[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[23]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[15]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(23));

-- Location: LCCOMB_X29_Y18_N12
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~5_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(23) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(23),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~5_combout\);

-- Location: M4K_X13_Y19
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y15
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 4,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node[1]~0_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|ALT_INV_src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y19_N24
\xfirst_nios2_system|rsp_xbar_mux|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a55\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a23~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a55\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\);

-- Location: LCCOMB_X25_Y19_N20
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~4_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(23)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~4_combout\);

-- Location: LCFF_X25_Y19_N21
\xfirst_nios2_system|cpu|d_readdata_d1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(23));

-- Location: LCCOMB_X32_Y18_N4
\xfirst_nios2_system|cpu|av_ld_byte2_data[7]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(4),
	datab => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datac => \xfirst_nios2_system|cpu|d_readdata_d1\(23),
	datad => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[7]~1_combout\);

-- Location: LCFF_X32_Y18_N5
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[7]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(23));

-- Location: LCCOMB_X32_Y18_N26
\xfirst_nios2_system|cpu|E_src2[23]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(23),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[23]~18_combout\);

-- Location: LCCOMB_X32_Y18_N28
\xfirst_nios2_system|cpu|E_src2[23]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2[23]~18_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(23),
	combout => \xfirst_nios2_system|cpu|E_src2[23]~19_combout\);

-- Location: LCCOMB_X33_Y20_N26
\xfirst_nios2_system|cpu|E_alu_result[23]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datac => \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2[23]~19_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[23]~64_combout\);

-- Location: LCCOMB_X33_Y20_N24
\xfirst_nios2_system|cpu|E_alu_result[23]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[24]~48_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[23]~64_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[23]~65_combout\);

-- Location: LCFF_X33_Y20_N25
\xfirst_nios2_system|cpu|M_alu_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[23]~65_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(23));

-- Location: LCCOMB_X34_Y23_N16
\xfirst_nios2_system|cpu|E_rot_mask[7]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[7]~1_combout\);

-- Location: LCFF_X34_Y23_N17
\xfirst_nios2_system|cpu|M_rot_mask[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[7]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(7));

-- Location: LCCOMB_X35_Y23_N30
\xfirst_nios2_system|cpu|M_shift_rot_result~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_mask\(7),
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~50_combout\);

-- Location: LCCOMB_X33_Y24_N2
\xfirst_nios2_system|cpu|M_rot_step1[23]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[23]~7_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[23]~27_combout\);

-- Location: LCCOMB_X36_Y24_N26
\xfirst_nios2_system|cpu|M_rot_step1[21]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[21]~11_combout\);

-- Location: LCFF_X33_Y24_N3
\xfirst_nios2_system|cpu|M_rot_step1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[23]~27_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[21]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(23));

-- Location: LCCOMB_X37_Y24_N24
\xfirst_nios2_system|cpu|Mn_rot_step2[23]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(19),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(23),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[23]~15_combout\);

-- Location: LCCOMB_X37_Y24_N18
\xfirst_nios2_system|cpu|Mn_rot_step2[15]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(11),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(15),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[15]~30_combout\);

-- Location: LCFF_X37_Y24_N25
\xfirst_nios2_system|cpu|Mn_rot_step2[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[23]~15_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[15]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(23));

-- Location: LCCOMB_X37_Y24_N20
\xfirst_nios2_system|cpu|M2_rot~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(7),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(23),
	combout => \xfirst_nios2_system|cpu|M2_rot~25_combout\);

-- Location: LCFF_X37_Y24_N21
\xfirst_nios2_system|cpu|M2_rot[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(23));

-- Location: LCCOMB_X35_Y23_N12
\xfirst_nios2_system|cpu|M_shift_rot_result~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result~50_combout\,
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(23),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~51_combout\);

-- Location: LCFF_X35_Y23_N13
\xfirst_nios2_system|cpu|M_shift_rot_result[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~51_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(23));

-- Location: LCCOMB_X32_Y18_N14
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(23),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result\(23),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~52_combout\);

-- Location: LCCOMB_X32_Y18_N16
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(23),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~52_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(23),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[23]~53_combout\);

-- Location: LCCOMB_X29_Y20_N22
\xfirst_nios2_system|cpu|E_src1_prelim[22]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(22),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[22]~22_combout\);

-- Location: LCFF_X29_Y20_N23
\xfirst_nios2_system|cpu|E_src1_prelim[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[22]~22_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(22));

-- Location: LCCOMB_X31_Y22_N24
\xfirst_nios2_system|cpu|M_mul_src1[22]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(22),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\);

-- Location: LCCOMB_X31_Y22_N0
\xfirst_nios2_system|cpu|E_alu_result[22]~66\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_src2[22]~21_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[22]~66_combout\);

-- Location: LCCOMB_X31_Y20_N14
\xfirst_nios2_system|cpu|E_alu_result[22]~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[23]~46_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[22]~66_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[22]~67_combout\);

-- Location: LCFF_X31_Y20_N15
\xfirst_nios2_system|cpu|M_alu_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[22]~67_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(22));

-- Location: LCCOMB_X31_Y20_N8
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~54\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(22),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_alu_result\(22),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~54_combout\);

-- Location: LCFF_X37_Y18_N13
\xfirst_nios2_system|cpu|M_mul_result[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[22]~76_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(22),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(22));

-- Location: LCCOMB_X31_Y20_N2
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result\(22),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~54_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(22),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\);

-- Location: LCCOMB_X28_Y22_N28
\xfirst_nios2_system|cpu|E_src2_prelim[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(6),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[6]~7_combout\);

-- Location: LCFF_X28_Y22_N29
\xfirst_nios2_system|cpu|E_src2_prelim[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[6]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(6));

-- Location: LCCOMB_X31_Y19_N12
\xfirst_nios2_system|cpu|M_st_data[22]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(6),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[22]~14_combout\);

-- Location: LCCOMB_X31_Y18_N28
\xfirst_nios2_system|cpu|M_st_data[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_st_data[22]~14_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[22]~feeder_combout\);

-- Location: LCCOMB_X31_Y20_N20
\xfirst_nios2_system|cpu|E_stw_data[22]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(22),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[22]~55_combout\,
	combout => \xfirst_nios2_system|cpu|E_stw_data[22]~2_combout\);

-- Location: LCFF_X31_Y18_N29
\xfirst_nios2_system|cpu|M_st_data[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[22]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[22]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(22));

-- Location: LCCOMB_X31_Y18_N26
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~21_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(22) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(22),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~21_combout\);

-- Location: M4K_X52_Y19
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N14
\xfirst_nios2_system|rsp_xbar_mux|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a53\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a53\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a21~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\);

-- Location: LCCOMB_X25_Y17_N16
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~19_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~19_combout\);

-- Location: LCFF_X25_Y17_N17
\xfirst_nios2_system|cpu|d_readdata_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(21));

-- Location: LCCOMB_X33_Y19_N4
\xfirst_nios2_system|cpu|av_ld_byte2_data[5]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_iw\(4),
	datac => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(21),
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[5]~3_combout\);

-- Location: LCFF_X33_Y19_N5
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[5]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(21));

-- Location: LCCOMB_X33_Y20_N18
\xfirst_nios2_system|cpu|E_alu_result[21]~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result[21]~68_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[22]~44_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[21]~69_combout\);

-- Location: LCFF_X33_Y20_N19
\xfirst_nios2_system|cpu|M_alu_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[21]~69_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(21));

-- Location: LCCOMB_X35_Y22_N10
\xfirst_nios2_system|cpu|M_rot_step1[5]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[5]~10_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[4]~11_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[5]~15_combout\);

-- Location: LCCOMB_X33_Y24_N4
\xfirst_nios2_system|cpu|M_rot_step1[3]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[2]~13_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[3]~12_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[3]~24_combout\);

-- Location: LCFF_X35_Y22_N11
\xfirst_nios2_system|cpu|M_rot_step1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[5]~15_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[3]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(5));

-- Location: LCCOMB_X34_Y24_N26
\xfirst_nios2_system|cpu|Mn_rot_step2[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(1),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(5),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[5]~10_combout\);

-- Location: LCCOMB_X33_Y24_N6
\xfirst_nios2_system|cpu|M_rot_step1[29]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[29]~9_combout\);

-- Location: LCCOMB_X33_Y24_N0
\xfirst_nios2_system|cpu|M_rot_step1[27]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[27]~26_combout\);

-- Location: LCFF_X33_Y24_N7
\xfirst_nios2_system|cpu|M_rot_step1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[29]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[27]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(29));

-- Location: LCCOMB_X34_Y24_N8
\xfirst_nios2_system|cpu|Mn_rot_step2[29]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(25),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(29),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[29]~27_combout\);

-- Location: LCFF_X34_Y24_N27
\xfirst_nios2_system|cpu|Mn_rot_step2[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[5]~10_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[29]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(5));

-- Location: LCCOMB_X34_Y24_N20
\xfirst_nios2_system|cpu|M2_rot~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(21),
	datac => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(5),
	combout => \xfirst_nios2_system|cpu|M2_rot~27_combout\);

-- Location: LCFF_X34_Y24_N21
\xfirst_nios2_system|cpu|M2_rot[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(21));

-- Location: LCCOMB_X35_Y23_N22
\xfirst_nios2_system|cpu|M_shift_rot_result~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~54_combout\,
	datab => \xfirst_nios2_system|cpu|M2_rot\(21),
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~55_combout\);

-- Location: LCFF_X35_Y23_N23
\xfirst_nios2_system|cpu|M_shift_rot_result[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~55_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(21));

-- Location: LCCOMB_X33_Y19_N22
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(21),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result\(21),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~56_combout\);

-- Location: LCCOMB_X33_Y19_N0
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(21),
	datab => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(21),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~56_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[21]~57_combout\);

-- Location: LCCOMB_X29_Y21_N10
\xfirst_nios2_system|cpu|E_src1_prelim[19]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(19),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[19]~19_combout\);

-- Location: LCFF_X29_Y21_N11
\xfirst_nios2_system|cpu|E_src1_prelim[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[19]~19_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(19));

-- Location: LCCOMB_X34_Y22_N12
\xfirst_nios2_system|cpu|M_mul_src1[19]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(19),
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\);

-- Location: LCCOMB_X29_Y22_N22
\xfirst_nios2_system|cpu|E_src2[19]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_imm\(19),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[19]~26_combout\);

-- Location: LCCOMB_X29_Y22_N8
\xfirst_nios2_system|cpu|E_src2[19]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(19),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2[19]~26_combout\,
	combout => \xfirst_nios2_system|cpu|E_src2[19]~27_combout\);

-- Location: LCCOMB_X35_Y22_N28
\xfirst_nios2_system|cpu|E_alu_result[19]~72\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[19]~3_combout\,
	datab => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datac => \xfirst_nios2_system|cpu|E_src2[19]~27_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(1),
	combout => \xfirst_nios2_system|cpu|E_alu_result[19]~72_combout\);

-- Location: LCCOMB_X30_Y21_N30
\xfirst_nios2_system|cpu|E_alu_result[19]~73\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[20]~40_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[19]~72_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[19]~73_combout\);

-- Location: LCFF_X30_Y21_N31
\xfirst_nios2_system|cpu|M_alu_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[19]~73_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(19));

-- Location: LCCOMB_X35_Y23_N4
\xfirst_nios2_system|cpu|M_shift_rot_result~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(3),
	datac => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~58_combout\);

-- Location: LCCOMB_X37_Y24_N6
\xfirst_nios2_system|cpu|M2_rot~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(3),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(19),
	combout => \xfirst_nios2_system|cpu|M2_rot~29_combout\);

-- Location: LCFF_X37_Y24_N7
\xfirst_nios2_system|cpu|M2_rot[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(19));

-- Location: LCCOMB_X30_Y21_N20
\xfirst_nios2_system|cpu|M_shift_rot_result~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~58_combout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(19),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~59_combout\);

-- Location: LCFF_X30_Y21_N21
\xfirst_nios2_system|cpu|M_shift_rot_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~59_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(19));

-- Location: LCCOMB_X30_Y21_N24
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(19),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(19),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~60_combout\);

-- Location: LCFF_X37_Y18_N7
\xfirst_nios2_system|cpu|M_mul_result[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[19]~70_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(19),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(19));

-- Location: LCCOMB_X30_Y21_N18
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(19),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~60_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(19),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[19]~61_combout\);

-- Location: LCCOMB_X36_Y19_N18
\xfirst_nios2_system|cpu|E_src1_prelim[15]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(15),
	datab => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[15]~16_combout\);

-- Location: LCFF_X36_Y19_N19
\xfirst_nios2_system|cpu|E_src1_prelim[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[15]~16_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(15));

-- Location: LCCOMB_X36_Y19_N2
\xfirst_nios2_system|cpu|M_mul_src1_nxt[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(15),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[15]~15_combout\);

-- Location: LCFF_X38_Y19_N5
\xfirst_nios2_system|cpu|M_mul_partial_prod[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(13),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(13));

-- Location: LCCOMB_X37_Y19_N28
\xfirst_nios2_system|cpu|M_mul_result[14]~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(14),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(14),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[13]~59\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[14]~60_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[14]~61\);

-- Location: LCCOMB_X38_Y19_N18
\xfirst_nios2_system|cpu|M_mul_partial_prod[14]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(14),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[14]~feeder_combout\);

-- Location: LCFF_X38_Y19_N19
\xfirst_nios2_system|cpu|M_mul_partial_prod[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[14]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(14));

-- Location: LCFF_X37_Y19_N29
\xfirst_nios2_system|cpu|M_mul_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[14]~60_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(14),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(14));

-- Location: LCCOMB_X42_Y22_N16
\xfirst_nios2_system|cpu|M_mul_partial_prod[15]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(15),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[15]~feeder_combout\);

-- Location: LCFF_X42_Y22_N17
\xfirst_nios2_system|cpu|M_mul_partial_prod[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[15]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(15));

-- Location: LCFF_X37_Y19_N31
\xfirst_nios2_system|cpu|M_mul_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[15]~62_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(15),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(15));

-- Location: LCCOMB_X36_Y19_N10
\xfirst_nios2_system|cpu|E_src1[15]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(15),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src1[15]~0_combout\);

-- Location: LCCOMB_X31_Y22_N12
\xfirst_nios2_system|cpu|E_alu_result[15]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_src1[15]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[15]~15_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[15]~4_combout\);

-- Location: LCCOMB_X38_Y22_N26
\xfirst_nios2_system|cpu|E_alu_result[15]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_extra_pc\(13),
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[15]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[15]~5_combout\);

-- Location: LCCOMB_X35_Y18_N4
\xfirst_nios2_system|cpu|E_alu_result[15]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[16]~32_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[15]~5_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[15]~6_combout\);

-- Location: LCFF_X35_Y18_N5
\xfirst_nios2_system|cpu|M_alu_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[15]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(15));

-- Location: LCCOMB_X35_Y18_N20
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(15),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_alu_result\(15),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~6_combout\);

-- Location: LCCOMB_X36_Y23_N0
\xfirst_nios2_system|cpu|M_shift_rot_result~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(7),
	datab => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~4_combout\);

-- Location: LCCOMB_X33_Y24_N18
\xfirst_nios2_system|cpu|M_rot_step1[1]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[0]~15_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[1]~14_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[1]~8_combout\);

-- Location: LCFF_X33_Y24_N5
\xfirst_nios2_system|cpu|M_rot_step1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[3]~24_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[1]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(3));

-- Location: LCCOMB_X37_Y24_N10
\xfirst_nios2_system|cpu|Mn_rot_step2[7]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(7),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(3),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[7]~14_combout\);

-- Location: LCFF_X37_Y24_N19
\xfirst_nios2_system|cpu|Mn_rot_step2[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[15]~30_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[7]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(15));

-- Location: LCCOMB_X33_Y24_N8
\xfirst_nios2_system|cpu|M_rot_step1[25]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[24]~8_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[25]~10_combout\);

-- Location: LCFF_X33_Y24_N1
\xfirst_nios2_system|cpu|M_rot_step1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[27]~26_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[25]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(27));

-- Location: LCCOMB_X37_Y24_N16
\xfirst_nios2_system|cpu|Mn_rot_step2[31]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(31),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(27),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[31]~31_combout\);

-- Location: LCFF_X37_Y24_N17
\xfirst_nios2_system|cpu|Mn_rot_step2[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[31]~31_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[23]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(31));

-- Location: LCCOMB_X37_Y24_N0
\xfirst_nios2_system|cpu|M2_rot~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(15),
	datac => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(31),
	combout => \xfirst_nios2_system|cpu|M2_rot~2_combout\);

-- Location: LCFF_X37_Y24_N1
\xfirst_nios2_system|cpu|M2_rot[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(15));

-- Location: LCCOMB_X36_Y23_N8
\xfirst_nios2_system|cpu|M_shift_rot_result~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(15),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~5_combout\);

-- Location: LCFF_X36_Y23_N9
\xfirst_nios2_system|cpu|M_shift_rot_result[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(15));

-- Location: LCCOMB_X36_Y19_N8
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_result\(15),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~6_combout\,
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result\(15),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[15]~7_combout\);

-- Location: LCCOMB_X28_Y21_N16
\xfirst_nios2_system|cpu|E_src2_prelim[12]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(12),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[12]~13_combout\);

-- Location: LCFF_X28_Y21_N17
\xfirst_nios2_system|cpu|E_src2_prelim[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[12]~13_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(12));

-- Location: LCCOMB_X28_Y20_N14
\xfirst_nios2_system|cpu|M_st_data[12]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(12),
	combout => \xfirst_nios2_system|cpu|M_st_data[12]~11_combout\);

-- Location: LCFF_X28_Y20_N15
\xfirst_nios2_system|cpu|M_st_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[12]~11_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[20]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(12));

-- Location: LCCOMB_X27_Y17_N24
\xfirst_nios2_system|cmd_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~18_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_st_data\(12),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~18_combout\);

-- Location: LCFF_X27_Y17_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(12));

-- Location: LCCOMB_X27_Y17_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[12]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(12),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(12),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[12]~16_combout\);

-- Location: LCCOMB_X27_Y16_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(14),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~31_combout\);

-- Location: LCFF_X27_Y16_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~31_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(11));

-- Location: LCCOMB_X28_Y20_N16
\xfirst_nios2_system|cpu|M_st_data[11]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(11),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[11]~9_combout\);

-- Location: LCFF_X28_Y20_N17
\xfirst_nios2_system|cpu|M_st_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[11]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[19]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(11));

-- Location: LCCOMB_X27_Y15_N26
\xfirst_nios2_system|cmd_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~20_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(11),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~20_combout\);

-- Location: LCFF_X27_Y15_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(11));

-- Location: LCCOMB_X27_Y15_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[11]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(11),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(11),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[11]~18_combout\);

-- Location: LCCOMB_X30_Y14_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[16]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(16),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\);

-- Location: LCFF_X30_Y14_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[16]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(16));

-- Location: LCCOMB_X29_Y16_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(16),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~30_combout\);

-- Location: LCFF_X29_Y16_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~30_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(13));

-- Location: LCCOMB_X29_Y16_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~74\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(13),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(13),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~74_combout\);

-- Location: LCCOMB_X29_Y15_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~75\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(15),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~74_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~75_combout\);

-- Location: LCCOMB_X31_Y14_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\);

-- Location: LCFF_X29_Y15_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~75_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(14));

-- Location: LCCOMB_X29_Y15_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~76_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(14),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~77_combout\);

-- Location: LCFF_X29_Y15_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~77_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(13));

-- Location: LCCOMB_X30_Y15_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(13),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\);

-- Location: LCFF_X30_Y15_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[13]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(13));

-- Location: LCCOMB_X27_Y16_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(13),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~32_combout\);

-- Location: LCFF_X27_Y16_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~32_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(10));

-- Location: LCCOMB_X27_Y15_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(10),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(10),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[10]~20_combout\);

-- Location: LCCOMB_X28_Y18_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~9_combout\);

-- Location: LCFF_X28_Y18_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(14));

-- Location: LCCOMB_X28_Y18_N30
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(14),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\);

-- Location: LCFF_X28_Y18_N31
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[14]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(14));

-- Location: M4K_X13_Y20
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y18_N4
\xfirst_nios2_system|rsp_xbar_mux|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a46\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a14~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a46\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\);

-- Location: LCCOMB_X28_Y18_N28
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~6_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(14)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~6_combout\);

-- Location: LCFF_X28_Y18_N29
\xfirst_nios2_system|cpu|d_readdata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(14));

-- Location: M4K_X26_Y30
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y18_N16
\xfirst_nios2_system|rsp_xbar_mux|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a62\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a30~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a62\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\);

-- Location: LCCOMB_X28_Y18_N22
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~7_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(30)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~7_combout\);

-- Location: LCFF_X28_Y18_N23
\xfirst_nios2_system|cpu|d_readdata_d1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(30));

-- Location: LCCOMB_X28_Y18_N24
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(14),
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(30),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[14]~14_combout\);

-- Location: LCCOMB_X40_Y18_N14
\xfirst_nios2_system|cpu|av_fill_bit\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datad => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	combout => \xfirst_nios2_system|cpu|av_fill_bit~combout\);

-- Location: LCFF_X33_Y18_N25
\xfirst_nios2_system|cpu|M_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_iw\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_iw\(3));

-- Location: LCCOMB_X33_Y18_N0
\xfirst_nios2_system|cpu|Equal2~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_iw\(3),
	datad => \xfirst_nios2_system|cpu|M_iw\(4),
	combout => \xfirst_nios2_system|cpu|Equal2~0_combout\);

-- Location: LCFF_X28_Y18_N25
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[14]~14_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(14));

-- Location: LCCOMB_X31_Y19_N2
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~8_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(14),
	datad => \xfirst_nios2_system|cpu|M_mul_result\(14),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\);

-- Location: LCCOMB_X31_Y19_N28
\xfirst_nios2_system|cpu|M_mul_src1_nxt[14]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(14),
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[14]~14_combout\);

-- Location: LCFF_X38_Y19_N23
\xfirst_nios2_system|cpu|M_mul_partial_prod[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(12),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(12));

-- Location: LCFF_X37_Y19_N25
\xfirst_nios2_system|cpu|M_mul_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[12]~56_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(12),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(12));

-- Location: LCCOMB_X34_Y23_N30
\xfirst_nios2_system|cpu|E_rot_mask[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[4]~4_combout\);

-- Location: LCFF_X34_Y23_N31
\xfirst_nios2_system|cpu|M_rot_mask[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[4]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(4));

-- Location: LCCOMB_X36_Y23_N20
\xfirst_nios2_system|cpu|M_shift_rot_result~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(4),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~10_combout\);

-- Location: LCCOMB_X32_Y19_N20
\xfirst_nios2_system|cpu|E_src1[5]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(5),
	combout => \xfirst_nios2_system|cpu|E_src1[5]~10_combout\);

-- Location: LCCOMB_X35_Y22_N22
\xfirst_nios2_system|cpu|M_rot_step1[6]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[6]~9_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[5]~10_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[6]~23_combout\);

-- Location: LCFF_X35_Y22_N17
\xfirst_nios2_system|cpu|M_rot_step1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[8]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[6]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(8));

-- Location: LCCOMB_X35_Y24_N30
\xfirst_nios2_system|cpu|Mn_rot_step2[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(12),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(8),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[12]~24_combout\);

-- Location: LCCOMB_X35_Y22_N2
\xfirst_nios2_system|cpu|M_rot_step1[4]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[3]~12_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[4]~11_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[4]~7_combout\);

-- Location: LCCOMB_X33_Y24_N12
\xfirst_nios2_system|cpu|M_rot_step1[2]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[2]~13_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[1]~14_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[2]~16_combout\);

-- Location: LCFF_X35_Y22_N3
\xfirst_nios2_system|cpu|M_rot_step1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[4]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[2]~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(4));

-- Location: LCCOMB_X35_Y24_N6
\xfirst_nios2_system|cpu|Mn_rot_step2[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(0),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	datad => \xfirst_nios2_system|cpu|M_rot_step1\(4),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[4]~8_combout\);

-- Location: LCFF_X35_Y24_N31
\xfirst_nios2_system|cpu|Mn_rot_step2[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[12]~24_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[4]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(12));

-- Location: LCCOMB_X35_Y24_N4
\xfirst_nios2_system|cpu|Mn_rot_step2[28]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(24),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(28),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[28]~25_combout\);

-- Location: LCCOMB_X35_Y24_N12
\xfirst_nios2_system|cpu|Mn_rot_step2[20]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(16),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(20),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[20]~9_combout\);

-- Location: LCFF_X35_Y24_N5
\xfirst_nios2_system|cpu|Mn_rot_step2[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[28]~25_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[20]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(28));

-- Location: LCCOMB_X35_Y24_N20
\xfirst_nios2_system|cpu|M2_rot~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(12),
	datac => \xfirst_nios2_system|cpu|Mn_rot_step2\(28),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~5_combout\);

-- Location: LCFF_X35_Y24_N21
\xfirst_nios2_system|cpu|M2_rot[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(12));

-- Location: LCCOMB_X36_Y23_N22
\xfirst_nios2_system|cpu|M_shift_rot_result~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~10_combout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(12),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~11_combout\);

-- Location: LCFF_X37_Y21_N31
\xfirst_nios2_system|cpu|M_shift_rot_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(12));

-- Location: LCCOMB_X37_Y21_N30
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(12),
	datad => \xfirst_nios2_system|cpu|M_alu_result\(12),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~12_combout\);

-- Location: LCCOMB_X37_Y21_N8
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(12),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_result\(12),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~12_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\);

-- Location: LCFF_X37_Y21_N9
\xfirst_nios2_system|cpu|W_wr_data[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(12));

-- Location: LCCOMB_X27_Y21_N26
\xfirst_nios2_system|cpu|E_src1_prelim[12]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(12),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[12]~13_combout\);

-- Location: LCFF_X27_Y21_N27
\xfirst_nios2_system|cpu|E_src1_prelim[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[12]~13_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(12));

-- Location: LCCOMB_X37_Y21_N12
\xfirst_nios2_system|cpu|M_mul_src1_nxt[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[12]~13_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(12),
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[12]~12_combout\);

-- Location: LCCOMB_X38_Y19_N8
\xfirst_nios2_system|cpu|M_mul_partial_prod[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(11),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[11]~feeder_combout\);

-- Location: LCFF_X38_Y19_N9
\xfirst_nios2_system|cpu|M_mul_partial_prod[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[11]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(11));

-- Location: LCFF_X37_Y19_N23
\xfirst_nios2_system|cpu|M_mul_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[11]~54_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(11),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(11));

-- Location: LCCOMB_X36_Y22_N20
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result\(11),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~14_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(11),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\);

-- Location: LCFF_X36_Y22_N21
\xfirst_nios2_system|cpu|W_wr_data[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(11));

-- Location: LCCOMB_X36_Y22_N8
\xfirst_nios2_system|cpu|E_src1_prelim[11]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(11),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[11]~12_combout\);

-- Location: LCFF_X36_Y22_N9
\xfirst_nios2_system|cpu|E_src1_prelim[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[11]~12_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(11));

-- Location: LCCOMB_X36_Y22_N18
\xfirst_nios2_system|cpu|M_mul_src1_nxt[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(11),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[11]~11_combout\);

-- Location: LCCOMB_X38_Y19_N28
\xfirst_nios2_system|cpu|M_mul_partial_prod[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(5),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[5]~feeder_combout\);

-- Location: LCFF_X38_Y19_N29
\xfirst_nios2_system|cpu|M_mul_partial_prod[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[5]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(5));

-- Location: LCFF_X38_Y19_N15
\xfirst_nios2_system|cpu|M_mul_partial_prod[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(4));

-- Location: LCCOMB_X38_Y19_N12
\xfirst_nios2_system|cpu|M_mul_partial_prod[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(1),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[1]~feeder_combout\);

-- Location: LCFF_X38_Y19_N13
\xfirst_nios2_system|cpu|M_mul_partial_prod[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[1]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(1));

-- Location: LCFF_X38_Y19_N1
\xfirst_nios2_system|cpu|M_mul_partial_prod[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(0));

-- Location: LCCOMB_X37_Y19_N4
\xfirst_nios2_system|cpu|M_mul_result[2]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(2),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(2),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[1]~35\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[2]~36_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[2]~37\);

-- Location: LCCOMB_X37_Y19_N6
\xfirst_nios2_system|cpu|M_mul_result[3]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(3),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(3),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[2]~37\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[3]~38_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[3]~39\);

-- Location: LCFF_X38_Y19_N17
\xfirst_nios2_system|cpu|M_mul_partial_prod[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(3));

-- Location: LCFF_X37_Y19_N7
\xfirst_nios2_system|cpu|M_mul_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[3]~38_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(3));

-- Location: LCCOMB_X37_Y19_N8
\xfirst_nios2_system|cpu|M_mul_result[4]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(4),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(4),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[3]~39\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[4]~40_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[4]~41\);

-- Location: LCCOMB_X37_Y19_N12
\xfirst_nios2_system|cpu|M_mul_result[6]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(6),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(6),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[5]~43\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[6]~44_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[6]~45\);

-- Location: LCCOMB_X38_Y19_N26
\xfirst_nios2_system|cpu|M_mul_partial_prod[6]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(6),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[6]~feeder_combout\);

-- Location: LCFF_X38_Y19_N27
\xfirst_nios2_system|cpu|M_mul_partial_prod[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[6]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(6));

-- Location: LCFF_X37_Y19_N13
\xfirst_nios2_system|cpu|M_mul_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[6]~44_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(6),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(6));

-- Location: LCCOMB_X37_Y19_N14
\xfirst_nios2_system|cpu|M_mul_result[7]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(7),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(7),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[6]~45\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[7]~46_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[7]~47\);

-- Location: LCCOMB_X37_Y19_N16
\xfirst_nios2_system|cpu|M_mul_result[8]~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(8),
	datab => \xfirst_nios2_system|cpu|M_mul_partial_prod\(8),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[7]~47\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[8]~48_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[8]~49\);

-- Location: LCCOMB_X37_Y19_N18
\xfirst_nios2_system|cpu|M_mul_result[9]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(9),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(9),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[8]~49\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[9]~50_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[9]~51\);

-- Location: LCCOMB_X38_Y19_N20
\xfirst_nios2_system|cpu|M_mul_partial_prod[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(9),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[9]~feeder_combout\);

-- Location: LCFF_X38_Y19_N21
\xfirst_nios2_system|cpu|M_mul_partial_prod[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[9]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(9));

-- Location: LCFF_X37_Y19_N19
\xfirst_nios2_system|cpu|M_mul_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[9]~50_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(9),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(9));

-- Location: LCCOMB_X38_Y19_N10
\xfirst_nios2_system|cpu|M_mul_partial_prod[10]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(10),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[10]~feeder_combout\);

-- Location: LCFF_X38_Y19_N11
\xfirst_nios2_system|cpu|M_mul_partial_prod[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[10]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(10));

-- Location: LCFF_X37_Y19_N21
\xfirst_nios2_system|cpu|M_mul_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[10]~52_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(10),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(10));

-- Location: LCCOMB_X25_Y18_N28
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~14_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(10) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\ & ((\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(10),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~14_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~14_combout\);

-- Location: LCFF_X25_Y18_N29
\xfirst_nios2_system|cpu|d_readdata_d1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(10));

-- Location: LCCOMB_X27_Y16_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~18_combout\);

-- Location: LCFF_X27_Y16_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(26));

-- Location: LCFF_X27_Y18_N19
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(26),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(26));

-- Location: M4K_X13_Y18
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y18_N16
\xfirst_nios2_system|rsp_xbar_mux|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a58\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a58\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a26~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\);

-- Location: LCCOMB_X27_Y18_N28
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~15_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(26)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~15_combout\);

-- Location: LCFF_X27_Y18_N29
\xfirst_nios2_system|cpu|d_readdata_d1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(26));

-- Location: LCCOMB_X30_Y18_N30
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(10),
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(26),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[10]~10_combout\);

-- Location: LCFF_X30_Y18_N31
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[10]~10_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(10));

-- Location: LCCOMB_X36_Y21_N6
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~16_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_result\(10),
	datad => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(10),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\);

-- Location: LCFF_X31_Y19_N31
\xfirst_nios2_system|cpu|W_wr_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(6));

-- Location: LCCOMB_X31_Y19_N22
\xfirst_nios2_system|cpu|E_src1_prelim[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(6),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[6]~7_combout\);

-- Location: LCFF_X31_Y19_N23
\xfirst_nios2_system|cpu|E_src1_prelim[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[6]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(6));

-- Location: LCCOMB_X31_Y19_N10
\xfirst_nios2_system|cpu|E_src1[6]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(6),
	combout => \xfirst_nios2_system|cpu|E_src1[6]~9_combout\);

-- Location: LCCOMB_X35_Y22_N4
\xfirst_nios2_system|cpu|M_rot_step1[7]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[7]~8_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[6]~9_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[7]~31_combout\);

-- Location: LCFF_X35_Y22_N9
\xfirst_nios2_system|cpu|M_rot_step1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[9]~14_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[7]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(9));

-- Location: LCCOMB_X34_Y24_N30
\xfirst_nios2_system|cpu|Mn_rot_step2[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(5),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(9),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[9]~18_combout\);

-- Location: LCCOMB_X34_Y24_N14
\xfirst_nios2_system|cpu|Mn_rot_step2[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(1),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(29),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[1]~2_combout\);

-- Location: LCFF_X34_Y24_N31
\xfirst_nios2_system|cpu|Mn_rot_step2[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[9]~18_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[1]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(9));

-- Location: LCCOMB_X34_Y24_N10
\xfirst_nios2_system|cpu|M2_rot~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(25),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(9),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~8_combout\);

-- Location: LCFF_X34_Y24_N11
\xfirst_nios2_system|cpu|M2_rot[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(9));

-- Location: LCCOMB_X34_Y20_N18
\xfirst_nios2_system|cpu|M_shift_rot_result~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~16_combout\,
	datac => \xfirst_nios2_system|cpu|M2_rot\(9),
	datad => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~17_combout\);

-- Location: LCFF_X34_Y20_N19
\xfirst_nios2_system|cpu|M_shift_rot_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(9));

-- Location: LCCOMB_X34_Y20_N14
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~18_combout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result\(9),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(9),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\);

-- Location: LCCOMB_X27_Y21_N22
\xfirst_nios2_system|cpu|E_src1_prelim[8]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(8),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[8]~9_combout\);

-- Location: LCFF_X27_Y21_N23
\xfirst_nios2_system|cpu|E_src1_prelim[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[8]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(8));

-- Location: LCCOMB_X37_Y22_N16
\xfirst_nios2_system|cpu|M_mul_src1_nxt[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(8),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[8]~8_combout\);

-- Location: LCFF_X38_Y18_N21
\xfirst_nios2_system|cpu|M_mul_partial_prod[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[26]~36_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(26));

-- Location: LCCOMB_X37_Y18_N22
\xfirst_nios2_system|cpu|M_mul_result[27]~86\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(27),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(27),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[26]~85\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[27]~86_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[27]~87\);

-- Location: LCFF_X38_Y18_N23
\xfirst_nios2_system|cpu|M_mul_partial_prod[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[27]~38_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(27));

-- Location: LCFF_X37_Y18_N23
\xfirst_nios2_system|cpu|M_mul_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[27]~86_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(27),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(27));

-- Location: LCCOMB_X37_Y18_N24
\xfirst_nios2_system|cpu|M_mul_result[28]~88\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(28),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(28),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[27]~87\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[28]~88_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[28]~89\);

-- Location: LCFF_X38_Y18_N25
\xfirst_nios2_system|cpu|M_mul_partial_prod[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[28]~40_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(28));

-- Location: LCFF_X37_Y18_N25
\xfirst_nios2_system|cpu|M_mul_result[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[28]~88_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(28),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(28));

-- Location: LCCOMB_X37_Y18_N26
\xfirst_nios2_system|cpu|M_mul_result[29]~90\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_partial_prod\(29),
	datab => \xfirst_nios2_system|cpu|M_mul_result\(29),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|M_mul_result[28]~89\,
	combout => \xfirst_nios2_system|cpu|M_mul_result[29]~90_combout\,
	cout => \xfirst_nios2_system|cpu|M_mul_result[29]~91\);

-- Location: LCFF_X38_Y18_N27
\xfirst_nios2_system|cpu|M_mul_partial_prod[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[29]~42_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(29));

-- Location: LCFF_X37_Y18_N27
\xfirst_nios2_system|cpu|M_mul_result[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[29]~90_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(29),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(29));

-- Location: LCFF_X38_Y18_N29
\xfirst_nios2_system|cpu|M_mul_partial_prod[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[30]~44_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(30));

-- Location: LCFF_X37_Y18_N29
\xfirst_nios2_system|cpu|M_mul_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[30]~92_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(30),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(30));

-- Location: LCCOMB_X32_Y24_N16
\xfirst_nios2_system|cpu|Mn_rot_step2[30]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(26),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(30),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[30]~29_combout\);

-- Location: LCFF_X32_Y24_N17
\xfirst_nios2_system|cpu|Mn_rot_step2[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[30]~29_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[22]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(30));

-- Location: LCCOMB_X32_Y24_N6
\xfirst_nios2_system|cpu|M2_rot~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(14),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(30),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~18_combout\);

-- Location: LCFF_X32_Y24_N7
\xfirst_nios2_system|cpu|M2_rot[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(30));

-- Location: LCCOMB_X30_Y23_N18
\xfirst_nios2_system|cpu|M_shift_rot_result~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~36_combout\,
	datac => \xfirst_nios2_system|cpu|M2_rot\(30),
	datad => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~37_combout\);

-- Location: LCFF_X30_Y23_N19
\xfirst_nios2_system|cpu|M_shift_rot_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~37_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(30));

-- Location: LCCOMB_X32_Y21_N26
\xfirst_nios2_system|cpu|E_alu_result[30]~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[30]~5_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|E_compare_op\(1),
	combout => \xfirst_nios2_system|cpu|E_alu_result[30]~50_combout\);

-- Location: LCCOMB_X33_Y20_N2
\xfirst_nios2_system|cpu|E_alu_result[30]~51\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[31]~62_combout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[30]~50_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[30]~51_combout\);

-- Location: LCFF_X33_Y20_N3
\xfirst_nios2_system|cpu|M_alu_result[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[30]~51_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(30));

-- Location: LCCOMB_X30_Y20_N26
\xfirst_nios2_system|cpu|av_ld_byte3_data[6]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(30),
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	datad => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte3_data[6]~1_combout\);

-- Location: LCFF_X30_Y20_N27
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte3_data[6]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(30));

-- Location: LCCOMB_X33_Y20_N12
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(30),
	datac => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(30),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~38_combout\);

-- Location: LCCOMB_X30_Y22_N14
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_result\(30),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(30),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~38_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\);

-- Location: LCFF_X30_Y22_N15
\xfirst_nios2_system|cpu|W_wr_data[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(30));

-- Location: LCCOMB_X27_Y21_N4
\xfirst_nios2_system|cpu|E_src1_prelim[30]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(30),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[30]~30_combout\);

-- Location: LCFF_X27_Y21_N5
\xfirst_nios2_system|cpu|E_src1_prelim[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[30]~30_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(30));

-- Location: LCCOMB_X32_Y21_N18
\xfirst_nios2_system|cpu|M_mul_src1[30]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(30),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[30]~39_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\);

-- Location: LCCOMB_X33_Y24_N14
\xfirst_nios2_system|cpu|M_rot_step1[30]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[29]~13_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[30]~14_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[30]~17_combout\);

-- Location: LCFF_X33_Y24_N15
\xfirst_nios2_system|cpu|M_rot_step1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[30]~17_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[28]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(30));

-- Location: LCCOMB_X32_Y24_N14
\xfirst_nios2_system|cpu|Mn_rot_step2[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(2),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(30),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[2]~4_combout\);

-- Location: LCCOMB_X33_Y24_N10
\xfirst_nios2_system|cpu|M_rot_step1[22]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[21]~5_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[22]~6_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[22]~19_combout\);

-- Location: LCFF_X33_Y24_N11
\xfirst_nios2_system|cpu|M_rot_step1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[22]~19_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[20]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(22));

-- Location: LCCOMB_X32_Y24_N4
\xfirst_nios2_system|cpu|Mn_rot_step2[26]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(26),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(22),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[26]~21_combout\);

-- Location: LCFF_X32_Y24_N15
\xfirst_nios2_system|cpu|Mn_rot_step2[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[2]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[26]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(2));

-- Location: LCCOMB_X31_Y23_N2
\xfirst_nios2_system|cpu|M2_rot~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(18),
	datac => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(2),
	combout => \xfirst_nios2_system|cpu|M2_rot~30_combout\);

-- Location: LCFF_X31_Y23_N3
\xfirst_nios2_system|cpu|M2_rot[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(18));

-- Location: LCCOMB_X31_Y23_N4
\xfirst_nios2_system|cpu|M_shift_rot_result~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(2),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~60_combout\);

-- Location: LCCOMB_X31_Y23_N28
\xfirst_nios2_system|cpu|M_shift_rot_result~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datab => \xfirst_nios2_system|cpu|M2_rot\(18),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~60_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~61_combout\);

-- Location: LCFF_X31_Y23_N29
\xfirst_nios2_system|cpu|M_shift_rot_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~61_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(18));

-- Location: LCFF_X37_Y18_N5
\xfirst_nios2_system|cpu|M_mul_result[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[18]~68_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(18),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(18));

-- Location: LCCOMB_X31_Y23_N20
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~62_combout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result\(18),
	datac => \xfirst_nios2_system|cpu|M_mul_result\(18),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\);

-- Location: LCCOMB_X35_Y20_N10
\xfirst_nios2_system|cpu|M_mul_src1[18]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(18),
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~63_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\);

-- Location: LCCOMB_X36_Y24_N20
\xfirst_nios2_system|cpu|M_rot_step1[18]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[18]~2_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[18]~20_combout\);

-- Location: LCCOMB_X36_Y24_N24
\xfirst_nios2_system|cpu|M_rot_step1[16]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[15]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[16]~4_combout\);

-- Location: LCFF_X36_Y24_N21
\xfirst_nios2_system|cpu|M_rot_step1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[18]~20_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[16]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(18));

-- Location: LCCOMB_X32_Y24_N24
\xfirst_nios2_system|cpu|Mn_rot_step2[22]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(22),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(18),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[22]~13_combout\);

-- Location: LCCOMB_X32_Y24_N10
\xfirst_nios2_system|cpu|Mn_rot_step2[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(14),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(10),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[14]~28_combout\);

-- Location: LCFF_X32_Y24_N25
\xfirst_nios2_system|cpu|Mn_rot_step2[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[22]~13_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[14]~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(22));

-- Location: LCCOMB_X33_Y24_N24
\xfirst_nios2_system|cpu|M_rot_step1[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[31]~15_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[0]~15_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[0]~0_combout\);

-- Location: LCFF_X33_Y24_N13
\xfirst_nios2_system|cpu|M_rot_step1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[2]~16_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[0]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(2));

-- Location: LCCOMB_X32_Y24_N26
\xfirst_nios2_system|cpu|Mn_rot_step2[6]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(6),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(2),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[6]~12_combout\);

-- Location: LCFF_X32_Y24_N27
\xfirst_nios2_system|cpu|Mn_rot_step2[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[6]~12_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[30]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(6));

-- Location: LCCOMB_X31_Y20_N30
\xfirst_nios2_system|cpu|M2_rot~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(22),
	datac => \xfirst_nios2_system|cpu|Mn_rot_step2\(6),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~11_combout\);

-- Location: LCFF_X31_Y20_N31
\xfirst_nios2_system|cpu|M2_rot[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(6));

-- Location: LCCOMB_X34_Y23_N2
\xfirst_nios2_system|cpu|E_rot_mask[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[6]~2_combout\);

-- Location: LCFF_X34_Y23_N3
\xfirst_nios2_system|cpu|M_rot_mask[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[6]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(6));

-- Location: LCCOMB_X31_Y23_N22
\xfirst_nios2_system|cpu|M_shift_rot_result~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_mask\(6),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~22_combout\);

-- Location: LCCOMB_X31_Y20_N16
\xfirst_nios2_system|cpu|M_shift_rot_result~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M2_rot\(6),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~22_combout\,
	datad => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~23_combout\);

-- Location: LCFF_X35_Y19_N23
\xfirst_nios2_system|cpu|M_shift_rot_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(6));

-- Location: LCCOMB_X35_Y19_N22
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(6),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(6),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~24_combout\);

-- Location: LCCOMB_X31_Y19_N30
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(6),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~24_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(6),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[6]~25_combout\);

-- Location: LCFF_X32_Y19_N11
\xfirst_nios2_system|cpu|W_wr_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(5));

-- Location: LCCOMB_X29_Y20_N16
\xfirst_nios2_system|cpu|E_src1_prelim[5]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(5),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[5]~6_combout\);

-- Location: LCFF_X29_Y20_N17
\xfirst_nios2_system|cpu|E_src1_prelim[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[5]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(5));

-- Location: LCCOMB_X32_Y19_N12
\xfirst_nios2_system|cpu|M_mul_src1_nxt[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(5),
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[5]~5_combout\);

-- Location: LCCOMB_X38_Y19_N6
\xfirst_nios2_system|cpu|M_mul_partial_prod[8]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(8),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[8]~feeder_combout\);

-- Location: LCFF_X38_Y19_N7
\xfirst_nios2_system|cpu|M_mul_partial_prod[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[8]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(8));

-- Location: LCFF_X37_Y19_N17
\xfirst_nios2_system|cpu|M_mul_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[8]~48_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(8),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(8));

-- Location: M4K_X13_Y15
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y19_N4
\xfirst_nios2_system|rsp_xbar_mux|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a24~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a56~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\);

-- Location: LCCOMB_X30_Y17_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~4_combout\);

-- Location: LCFF_X30_Y17_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(24));

-- Location: LCCOMB_X30_Y17_N16
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(24),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\);

-- Location: LCFF_X30_Y17_N17
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[24]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(24));

-- Location: LCCOMB_X30_Y17_N2
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~2_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(24)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\ & 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~2_combout\);

-- Location: LCFF_X30_Y17_N3
\xfirst_nios2_system|cpu|d_readdata_d1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(24));

-- Location: LCCOMB_X33_Y20_N8
\xfirst_nios2_system|cpu|E_alu_result[1]~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datac => \xfirst_nios2_system|cpu|E_src1[1]~14_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[1]~46_combout\);

-- Location: LCCOMB_X33_Y20_N16
\xfirst_nios2_system|cpu|E_alu_result[1]~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[1]~46_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[1]~47_combout\);

-- Location: LCFF_X33_Y20_N17
\xfirst_nios2_system|cpu|M_alu_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[1]~47_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(1));

-- Location: LCCOMB_X34_Y18_N8
\xfirst_nios2_system|cpu|M_ld_align_sh16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_iw\(4),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(1),
	combout => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\);

-- Location: LCCOMB_X30_Y18_N18
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(8),
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(24),
	datad => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[8]~8_combout\);

-- Location: LCFF_X30_Y18_N19
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[8]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(8));

-- Location: LCCOMB_X35_Y24_N22
\xfirst_nios2_system|cpu|M2_rot~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(8),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(24),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~9_combout\);

-- Location: LCFF_X35_Y24_N23
\xfirst_nios2_system|cpu|M2_rot[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(8));

-- Location: LCCOMB_X35_Y23_N6
\xfirst_nios2_system|cpu|M_shift_rot_result~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(0),
	datab => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~18_combout\);

-- Location: LCCOMB_X35_Y23_N16
\xfirst_nios2_system|cpu|M_shift_rot_result~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datab => \xfirst_nios2_system|cpu|M2_rot\(8),
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~18_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~19_combout\);

-- Location: LCFF_X37_Y22_N1
\xfirst_nios2_system|cpu|M_shift_rot_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(8));

-- Location: LCCOMB_X37_Y22_N0
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(8),
	datad => \xfirst_nios2_system|cpu|M_alu_result\(8),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~20_combout\);

-- Location: LCCOMB_X37_Y22_N18
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_result\(8),
	datac => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(8),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~20_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\);

-- Location: LCCOMB_X28_Y22_N24
\xfirst_nios2_system|cpu|E_src2_prelim[8]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(8),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[8]~9_combout\);

-- Location: LCFF_X28_Y22_N25
\xfirst_nios2_system|cpu|E_src2_prelim[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[8]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(8));

-- Location: LCCOMB_X37_Y22_N12
\xfirst_nios2_system|cpu|D_src2_imm[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(14),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[8]~8_combout\);

-- Location: LCFF_X37_Y22_N13
\xfirst_nios2_system|cpu|E_src2_imm[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[8]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(8));

-- Location: LCCOMB_X37_Y22_N6
\xfirst_nios2_system|cpu|M_mul_src2[8]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(8),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[8]~23_combout\);

-- Location: LCCOMB_X37_Y22_N8
\xfirst_nios2_system|cpu|M_mul_src2[8]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[8]~21_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(8),
	datad => \xfirst_nios2_system|cpu|M_mul_src2[8]~23_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[8]~8_combout\);

-- Location: LCCOMB_X37_Y22_N30
\xfirst_nios2_system|cpu|E_alu_result[8]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[8]~7_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[8]~8_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|E_compare_op\(1),
	combout => \xfirst_nios2_system|cpu|E_alu_result[8]~23_combout\);

-- Location: LCCOMB_X37_Y22_N24
\xfirst_nios2_system|cpu|Add8|auto_generated|_~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_mul_src2[8]~8_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~9_combout\);

-- Location: LCCOMB_X36_Y20_N20
\xfirst_nios2_system|cpu|D_src2_imm[7]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(13),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[7]~9_combout\);

-- Location: LCFF_X36_Y20_N21
\xfirst_nios2_system|cpu|E_src2_imm[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[7]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(7));

-- Location: LCCOMB_X33_Y23_N2
\xfirst_nios2_system|cpu|Add8|auto_generated|_~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(7),
	datac => \xfirst_nios2_system|cpu|M_st_data[15]~2_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~10_combout\);

-- Location: LCCOMB_X36_Y20_N8
\xfirst_nios2_system|cpu|D_src2_imm[5]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(11),
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[5]~11_combout\);

-- Location: LCFF_X36_Y20_N9
\xfirst_nios2_system|cpu|E_src2_imm[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[5]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(5));

-- Location: LCCOMB_X33_Y23_N4
\xfirst_nios2_system|cpu|Add8|auto_generated|_~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_alu_subtract~regout\,
	datac => \xfirst_nios2_system|cpu|M_st_data[21]~12_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(5),
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|_~12_combout\);

-- Location: LCCOMB_X33_Y23_N22
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[4]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~14_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[3]~12_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[3]~7\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[4]~8_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[4]~9\);

-- Location: LCCOMB_X33_Y22_N0
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[9]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[8]~7_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~9_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[8]~17\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[9]~18_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[9]~19\);

-- Location: LCCOMB_X37_Y22_N20
\xfirst_nios2_system|cpu|E_alu_result[8]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[9]~18_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(6),
	combout => \xfirst_nios2_system|cpu|E_alu_result[8]~22_combout\);

-- Location: LCCOMB_X37_Y22_N26
\xfirst_nios2_system|cpu|E_alu_result[8]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[8]~23_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[8]~22_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[8]~24_combout\);

-- Location: LCFF_X37_Y22_N27
\xfirst_nios2_system|cpu|M_alu_result[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[8]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(8));

-- Location: LCCOMB_X35_Y17_N8
\xfirst_nios2_system|cmd_xbar_mux|src_data[44]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(44) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & ((\xfirst_nios2_system|cpu|ic_fill_line\(3)) # ((\xfirst_nios2_system|cpu|M_alu_result\(8) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & (\xfirst_nios2_system|cpu|M_alu_result\(8) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(8),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(3),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(44));

-- Location: LCFF_X35_Y17_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(6));

-- Location: LCCOMB_X35_Y17_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[6]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(6),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: LCCOMB_X33_Y18_N26
\xfirst_nios2_system|cpu|E_mem_byte_en[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~4_combout\,
	datab => \xfirst_nios2_system|cpu|E_iw\(4),
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[1]~2_combout\,
	combout => \xfirst_nios2_system|cpu|E_mem_byte_en[0]~6_combout\);

-- Location: LCFF_X33_Y18_N27
\xfirst_nios2_system|cpu|M_mem_byte_en[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_mem_byte_en[0]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mem_byte_en\(0));

-- Location: LCCOMB_X36_Y17_N22
\xfirst_nios2_system|cmd_xbar_mux|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(32) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_mem_byte_en\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datad => \xfirst_nios2_system|cpu|M_mem_byte_en\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(32));

-- Location: LCFF_X36_Y17_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(0));

-- Location: LCCOMB_X29_Y20_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: LCCOMB_X32_Y15_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y16_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~1_combout\);

-- Location: LCCOMB_X30_Y16_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(4),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~10_combout\);

-- Location: LCFF_X30_Y16_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~10_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LCFF_X31_Y17_N1
\xfirst_nios2_system|cpu|M_st_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[19]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(3));

-- Location: LCCOMB_X31_Y17_N14
\xfirst_nios2_system|cmd_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~0_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(3),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~0_combout\);

-- Location: LCFF_X31_Y17_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(3));

-- Location: LCCOMB_X31_Y17_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[3]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(3),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(3),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[3]~29_combout\);

-- Location: LCCOMB_X31_Y17_N2
\xfirst_nios2_system|cmd_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~30_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(4),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~30_combout\);

-- Location: LCFF_X31_Y17_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(4));

-- Location: LCCOMB_X31_Y17_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[4]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(4),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[4]~28_combout\);

-- Location: LCCOMB_X32_Y15_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~3_combout\);

-- Location: LCCOMB_X27_Y16_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[5]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~3_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[5]~7_combout\);

-- Location: LCFF_X32_Y16_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(11),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(11));

-- Location: LCCOMB_X27_Y15_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(11),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~30_combout\);

-- Location: LCFF_X27_Y15_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~30_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LCCOMB_X27_Y15_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~78\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(11),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(11),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~78_combout\);

-- Location: LCCOMB_X29_Y15_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~79\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(13),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~78_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~79_combout\);

-- Location: LCFF_X29_Y15_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~79_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(12));

-- Location: LCCOMB_X29_Y15_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~69\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~68_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(12),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~69_combout\);

-- Location: LCFF_X29_Y15_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~69_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(11));

-- Location: LCCOMB_X30_Y14_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[9]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(9),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\);

-- Location: LCFF_X30_Y14_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[9]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(9));

-- Location: LCCOMB_X29_Y16_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(9),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~26_combout\);

-- Location: LCFF_X29_Y16_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~26_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LCFF_X32_Y16_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(12),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(12));

-- Location: LCCOMB_X29_Y16_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(12),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~33_combout\);

-- Location: LCFF_X29_Y16_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~33_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LCCOMB_X29_Y16_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~70\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(9),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~70_combout\);

-- Location: LCCOMB_X29_Y15_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(11),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~70_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~71_combout\);

-- Location: LCFF_X29_Y15_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~71_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(10));

-- Location: LCCOMB_X29_Y15_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~81\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~80_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(10),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~81_combout\);

-- Location: LCFF_X29_Y15_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~81_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(9));

-- Location: LCCOMB_X29_Y15_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~67\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~66_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(9),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~67_combout\);

-- Location: LCFF_X29_Y15_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~67_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(8));

-- Location: LCFF_X32_Y16_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(8),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(8));

-- Location: LCFF_X27_Y16_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[5]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(8),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(5));

-- Location: LCCOMB_X27_Y17_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[5]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(5),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(5),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[5]~26_combout\);

-- Location: LCFF_X31_Y19_N13
\xfirst_nios2_system|cpu|M_st_data[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[22]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(6));

-- Location: LCCOMB_X28_Y21_N0
\xfirst_nios2_system|cmd_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~26_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(6),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~26_combout\);

-- Location: LCFF_X28_Y21_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(6));

-- Location: LCCOMB_X28_Y21_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[6]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(6),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(6),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[6]~24_combout\);

-- Location: LCCOMB_X27_Y17_N20
\xfirst_nios2_system|cmd_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~12_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(7) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(7),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~12_combout\);

-- Location: LCFF_X27_Y17_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(7));

-- Location: LCCOMB_X27_Y17_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[7]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(7),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(7),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[7]~10_combout\);

-- Location: LCCOMB_X31_Y18_N18
\xfirst_nios2_system|cmd_xbar_mux|src_payload~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~5_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(16) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(16),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~5_combout\);

-- Location: LCFF_X31_Y18_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(16));

-- Location: LCCOMB_X31_Y18_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[16]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(16),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(16),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[16]~3_combout\);

-- Location: LCCOMB_X27_Y20_N22
\xfirst_nios2_system|cmd_xbar_mux|src_payload~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~32_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(17) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(17),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~32_combout\);

-- Location: LCFF_X27_Y20_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(17));

-- Location: LCCOMB_X30_Y16_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~4_combout\);

-- Location: LCFF_X30_Y16_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~4_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LCCOMB_X29_Y18_N26
\xfirst_nios2_system|cmd_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~31_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(18),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~31_combout\);

-- Location: LCFF_X29_Y18_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(18));

-- Location: LCCOMB_X32_Y15_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LCCOMB_X30_Y17_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[18]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~1_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[18]~3_combout\);

-- Location: LCCOMB_X30_Y16_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(20),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~3_combout\);

-- Location: LCFF_X30_Y16_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~3_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LCCOMB_X27_Y20_N30
\xfirst_nios2_system|cmd_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~9_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(19) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(19),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~9_combout\);

-- Location: LCFF_X27_Y20_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(19));

-- Location: LCCOMB_X27_Y20_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[19]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(19),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[19]~7_combout\);

-- Location: LCCOMB_X29_Y18_N30
\xfirst_nios2_system|cmd_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~8_combout\ = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(20),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~8_combout\);

-- Location: LCFF_X29_Y18_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(20));

-- Location: LCCOMB_X29_Y18_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[20]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(20),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(20),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[20]~6_combout\);

-- Location: LCCOMB_X31_Y18_N24
\xfirst_nios2_system|cmd_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~27_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(22) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(22),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~27_combout\);

-- Location: LCFF_X31_Y18_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(22));

-- Location: LCCOMB_X31_Y18_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[22]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(22),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(22),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[22]~25_combout\);

-- Location: LCCOMB_X29_Y18_N18
\xfirst_nios2_system|cmd_xbar_mux|src_payload~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~11_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(23) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(23),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~11_combout\);

-- Location: LCFF_X29_Y18_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(23));

-- Location: LCCOMB_X31_Y15_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(26),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~27_combout\);

-- Location: LCFF_X31_Y15_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~27_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(23));

-- Location: LCCOMB_X29_Y18_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[23]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(23),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(23),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[23]~9_combout\);

-- Location: LCCOMB_X33_Y18_N6
\xfirst_nios2_system|cmd_xbar_mux|src_data[34]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(34) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cpu|M_mem_byte_en\(2) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mem_byte_en\(2),
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(34));

-- Location: LCFF_X33_Y18_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(2));

-- Location: LCCOMB_X33_Y18_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|byteenable\(2),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: LCCOMB_X28_Y15_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(23),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~21_combout\);

-- Location: LCFF_X28_Y15_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~21_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LCCOMB_X29_Y18_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~62\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(23),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(23),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~62_combout\);

-- Location: LCCOMB_X31_Y16_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(25),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~62_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~63_combout\);

-- Location: LCFF_X31_Y16_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~63_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(24));

-- Location: LCCOMB_X31_Y16_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[24]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(24),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\);

-- Location: LCFF_X31_Y16_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[24]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(24));

-- Location: LCCOMB_X28_Y16_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(24),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~17_combout\);

-- Location: LCFF_X28_Y16_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~17_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(21));

-- Location: LCCOMB_X31_Y18_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[21]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(21),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(21),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[21]~27_combout\);

-- Location: LCCOMB_X28_Y15_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(22),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~19_combout\);

-- Location: LCFF_X28_Y15_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~19_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LCCOMB_X31_Y18_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(22),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(22),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~58_combout\);

-- Location: LCCOMB_X31_Y16_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(24),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~58_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~59_combout\);

-- Location: LCFF_X31_Y16_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~59_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(23));

-- Location: LCCOMB_X32_Y16_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[23]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(23),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\);

-- Location: LCFF_X32_Y16_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[23]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(23));

-- Location: LCCOMB_X25_Y17_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(23),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: LCFF_X25_Y17_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LCCOMB_X29_Y18_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(20),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(20),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~18_combout\);

-- Location: LCCOMB_X30_Y16_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(21),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~9_combout\);

-- Location: LCFF_X30_Y16_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~9_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LCCOMB_X31_Y18_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(21),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(21),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~39_combout\);

-- Location: LCCOMB_X31_Y16_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~39_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(23),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~40_combout\);

-- Location: LCFF_X31_Y16_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~40_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(22));

-- Location: LCCOMB_X31_Y16_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~18_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(22),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~20_combout\);

-- Location: LCFF_X31_Y16_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~20_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(21));

-- Location: LCCOMB_X31_Y16_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[21]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(21),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\);

-- Location: LCFF_X31_Y16_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[21]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(21));

-- Location: LCFF_X30_Y17_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[18]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(21),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LCCOMB_X29_Y18_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[18]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(18),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(18),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[18]~30_combout\);

-- Location: LCCOMB_X32_Y16_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[22]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(22),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\);

-- Location: LCFF_X32_Y16_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[22]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(22));

-- Location: LCCOMB_X25_Y17_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(22),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: LCFF_X25_Y17_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(19));

-- Location: LCCOMB_X30_Y16_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(19),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(19),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~22_combout\);

-- Location: LCCOMB_X31_Y16_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~22_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(21),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~23_combout\);

-- Location: LCFF_X31_Y16_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~23_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(20));

-- Location: LCFF_X31_Y16_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(20),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(20));

-- Location: LCCOMB_X30_Y17_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(20),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: LCFF_X30_Y17_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LCCOMB_X29_Y20_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[17]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(17),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(17),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[17]~31_combout\);

-- Location: LCCOMB_X31_Y15_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(5),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: LCFF_X31_Y15_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~12_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(2));

-- Location: LCCOMB_X27_Y15_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(2),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(2),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LCCOMB_X29_Y17_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|Equal0~2_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[4]~4_combout\);

-- Location: LCCOMB_X29_Y15_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux30~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(7),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[7]~8_combout\);

-- Location: LCFF_X29_Y15_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[7]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(8),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(7));

-- Location: LCCOMB_X30_Y15_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(7),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\);

-- Location: LCFF_X30_Y15_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[7]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(7));

-- Location: LCFF_X29_Y17_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[4]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(7),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LCCOMB_X31_Y17_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(4),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~41_combout\);

-- Location: LCCOMB_X28_Y15_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~60\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(5),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~60_combout\);

-- Location: LCCOMB_X29_Y15_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~61\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(7),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~60_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~61_combout\);

-- Location: LCFF_X29_Y15_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~61_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(6));

-- Location: LCCOMB_X29_Y15_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~41_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(6),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~42_combout\);

-- Location: LCFF_X29_Y15_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~42_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(5));

-- Location: LCCOMB_X29_Y15_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~28_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(5),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~29_combout\);

-- Location: LCFF_X29_Y15_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~29_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(4));

-- Location: LCCOMB_X30_Y15_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[4]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(4),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\);

-- Location: LCFF_X30_Y15_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[4]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(4));

-- Location: LCFF_X27_Y16_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(4),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LCCOMB_X32_Y17_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(1),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: LCCOMB_X28_Y16_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~6_combout\);

-- Location: LCFF_X28_Y16_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(23));

-- Location: LCCOMB_X25_Y19_N18
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(23),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\);

-- Location: LCFF_X25_Y19_N19
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[23]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(23));

-- Location: LCCOMB_X25_Y19_N16
\xfirst_nios2_system|rsp_xbar_mux|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~25_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\ & ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(23) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_payload~4_combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(23),
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~25_combout\);

-- Location: LCFF_X25_Y19_N17
\xfirst_nios2_system|cpu|i_readdata_d1[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(23));

-- Location: LCCOMB_X30_Y17_N6
\xfirst_nios2_system|rsp_xbar_mux|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~26_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & \xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(24) & 
-- (((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & \xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(24),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_mux|src_payload~2_combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~26_combout\);

-- Location: LCFF_X30_Y17_N7
\xfirst_nios2_system|cpu|i_readdata_d1[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(24));

-- Location: LCCOMB_X27_Y18_N24
\xfirst_nios2_system|rsp_xbar_mux|src_payload~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~27_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(25)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(25),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~17_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~27_combout\);

-- Location: LCFF_X27_Y18_N25
\xfirst_nios2_system|cpu|i_readdata_d1[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(25));

-- Location: LCCOMB_X27_Y18_N2
\xfirst_nios2_system|rsp_xbar_mux|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~28_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(26)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(26),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~15_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~28_combout\);

-- Location: LCFF_X27_Y18_N3
\xfirst_nios2_system|cpu|i_readdata_d1[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(26));

-- Location: LCFF_X35_Y18_N19
\xfirst_nios2_system|cpu|W_wr_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(16));

-- Location: LCCOMB_X30_Y22_N0
\xfirst_nios2_system|cpu|E_src2_prelim[16]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(16),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[16]~1_combout\);

-- Location: LCFF_X30_Y22_N1
\xfirst_nios2_system|cpu|E_src2_prelim[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[16]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(16));

-- Location: LCCOMB_X30_Y22_N26
\xfirst_nios2_system|cpu|E_stw_data[16]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(16),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_stw_data[16]~0_combout\);

-- Location: LCFF_X31_Y18_N17
\xfirst_nios2_system|cpu|M_st_data[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[16]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[16]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(16));

-- Location: LCCOMB_X31_Y18_N0
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~1_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(16) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(16),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~1_combout\);

-- Location: M4K_X52_Y15
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y19_N28
\xfirst_nios2_system|rsp_xbar_mux|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a54\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a54\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a22~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\);

-- Location: LCCOMB_X25_Y19_N6
\xfirst_nios2_system|rsp_xbar_mux|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~24_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(22) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(22),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~18_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~24_combout\);

-- Location: LCFF_X25_Y19_N7
\xfirst_nios2_system|cpu|i_readdata_d1[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(22));

-- Location: LCCOMB_X32_Y19_N4
\xfirst_nios2_system|cpu|E_src2_prelim[5]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(5),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[5]~6_combout\);

-- Location: LCFF_X32_Y19_N5
\xfirst_nios2_system|cpu|E_src2_prelim[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[5]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(5));

-- Location: LCCOMB_X32_Y19_N14
\xfirst_nios2_system|cpu|M_st_data[21]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(5),
	combout => \xfirst_nios2_system|cpu|M_st_data[21]~12_combout\);

-- Location: LCFF_X32_Y19_N15
\xfirst_nios2_system|cpu|M_st_data[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[21]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(5));

-- Location: LCCOMB_X38_Y17_N26
\xfirst_nios2_system|led_pio|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|data_out[5]~feeder_combout\ = \xfirst_nios2_system|cpu|M_st_data\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_st_data\(5),
	combout => \xfirst_nios2_system|led_pio|data_out[5]~feeder_combout\);

-- Location: LCFF_X38_Y17_N27
\xfirst_nios2_system|led_pio|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|data_out[5]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(5));

-- Location: LCCOMB_X33_Y17_N14
\xfirst_nios2_system|led_pio|readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(5) = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & \xfirst_nios2_system|led_pio|data_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datad => \xfirst_nios2_system|led_pio|data_out\(5),
	combout => \xfirst_nios2_system|led_pio|readdata\(5));

-- Location: LCFF_X33_Y17_N15
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(5),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(5));

-- Location: LCCOMB_X34_Y17_N0
\xfirst_nios2_system|rsp_xbar_mux|src_data[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~26_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(5)) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(5))))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- (\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(5),
	datad => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(5),
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~26_combout\);

-- Location: LCCOMB_X34_Y17_N22
\xfirst_nios2_system|rsp_xbar_mux|src_data[5]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~34_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[5]~26_combout\) # ((\xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~19_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~26_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~34_combout\);

-- Location: LCFF_X34_Y17_N23
\xfirst_nios2_system|cpu|i_readdata_d1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[5]~34_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(5));

-- Location: LCCOMB_X34_Y20_N30
\xfirst_nios2_system|cpu|W_wr_data[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	combout => \xfirst_nios2_system|cpu|W_wr_data[1]~feeder_combout\);

-- Location: LCFF_X34_Y20_N31
\xfirst_nios2_system|cpu|W_wr_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|W_wr_data[1]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(1));

-- Location: LCCOMB_X34_Y20_N28
\xfirst_nios2_system|cpu|E_src2_prelim[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(1),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[1]~2_combout\);

-- Location: LCFF_X34_Y20_N29
\xfirst_nios2_system|cpu|E_src2_prelim[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[1]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(1));

-- Location: LCCOMB_X34_Y20_N6
\xfirst_nios2_system|cpu|M_mul_src2[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~27_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(1),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\);

-- Location: LCFF_X37_Y23_N15
\xfirst_nios2_system|cpu|M_rot_rn[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Add12~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_rn\(2));

-- Location: LCCOMB_X34_Y24_N24
\xfirst_nios2_system|cpu|Mn_rot_step2[21]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(21),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(17),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[21]~11_combout\);

-- Location: LCCOMB_X34_Y24_N2
\xfirst_nios2_system|cpu|Mn_rot_step2[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(13),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(9),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[13]~26_combout\);

-- Location: LCFF_X34_Y24_N25
\xfirst_nios2_system|cpu|Mn_rot_step2[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[21]~11_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[13]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(21));

-- Location: LCCOMB_X34_Y24_N12
\xfirst_nios2_system|cpu|M2_rot~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(21),
	datac => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(5),
	combout => \xfirst_nios2_system|cpu|M2_rot~12_combout\);

-- Location: LCFF_X34_Y24_N13
\xfirst_nios2_system|cpu|M2_rot[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(5));

-- Location: LCCOMB_X32_Y19_N8
\xfirst_nios2_system|cpu|M_shift_rot_result~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~24_combout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(5),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~25_combout\);

-- Location: LCFF_X32_Y19_N9
\xfirst_nios2_system|cpu|M_shift_rot_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(5));

-- Location: LCCOMB_X34_Y18_N22
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(5),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(21),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[5]~5_combout\);

-- Location: LCCOMB_X27_Y18_N0
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~9_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(29)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~9_combout\);

-- Location: LCFF_X27_Y18_N1
\xfirst_nios2_system|cpu|d_readdata_d1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(29));

-- Location: LCCOMB_X30_Y18_N16
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(13),
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(29),
	datad => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[13]~13_combout\);

-- Location: LCCOMB_X33_Y18_N24
\xfirst_nios2_system|cpu|M_ld_align_sh8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_alu_result\(0),
	datac => \xfirst_nios2_system|cpu|M_iw\(3),
	datad => \xfirst_nios2_system|cpu|M_iw\(4),
	combout => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\);

-- Location: LCFF_X34_Y18_N23
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[5]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(5));

-- Location: LCCOMB_X35_Y19_N0
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(5),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(5),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~26_combout\);

-- Location: LCCOMB_X32_Y19_N10
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(5),
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result\(5),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~26_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[5]~27_combout\);

-- Location: LCCOMB_X31_Y19_N18
\xfirst_nios2_system|cpu|E_src1_prelim[14]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(14),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[14]~15_combout\);

-- Location: LCFF_X31_Y19_N19
\xfirst_nios2_system|cpu|E_src1_prelim[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[14]~15_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(14));

-- Location: LCCOMB_X31_Y19_N4
\xfirst_nios2_system|cpu|E_src1[14]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(14),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[14]~9_combout\,
	combout => \xfirst_nios2_system|cpu|E_src1[14]~1_combout\);

-- Location: LCCOMB_X36_Y24_N16
\xfirst_nios2_system|cpu|M_rot_step1[15]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[15]~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[14]~1_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[15]~29_combout\);

-- Location: LCCOMB_X36_Y24_N22
\xfirst_nios2_system|cpu|M_rot_step1[13]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[12]~3_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[13]~2_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[13]~13_combout\);

-- Location: LCFF_X36_Y24_N17
\xfirst_nios2_system|cpu|M_rot_step1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[15]~29_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[13]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(15));

-- Location: LCCOMB_X37_Y24_N28
\xfirst_nios2_system|cpu|Mn_rot_step2[19]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(19),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(15),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[19]~7_combout\);

-- Location: LCCOMB_X36_Y24_N2
\xfirst_nios2_system|cpu|M_rot_step1[11]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[10]~5_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[11]~4_combout\,
	datad => \xfirst_nios2_system|cpu|Add12~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[11]~30_combout\);

-- Location: LCFF_X36_Y24_N3
\xfirst_nios2_system|cpu|M_rot_step1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[11]~30_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[9]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(11));

-- Location: LCCOMB_X37_Y24_N30
\xfirst_nios2_system|cpu|Mn_rot_step2[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(7),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	datad => \xfirst_nios2_system|cpu|M_rot_step1\(11),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[11]~22_combout\);

-- Location: LCFF_X37_Y24_N29
\xfirst_nios2_system|cpu|Mn_rot_step2[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[19]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[11]~22_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(19));

-- Location: LCCOMB_X37_Y24_N22
\xfirst_nios2_system|cpu|M2_rot~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(3),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(19),
	combout => \xfirst_nios2_system|cpu|M2_rot~14_combout\);

-- Location: LCFF_X37_Y24_N23
\xfirst_nios2_system|cpu|M2_rot[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(3));

-- Location: LCCOMB_X36_Y23_N14
\xfirst_nios2_system|cpu|M_shift_rot_result~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~28_combout\,
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(3),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~29_combout\);

-- Location: LCFF_X36_Y23_N15
\xfirst_nios2_system|cpu|M_shift_rot_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(3));

-- Location: LCCOMB_X35_Y19_N14
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(3),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~30_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(3),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\);

-- Location: LCFF_X35_Y19_N15
\xfirst_nios2_system|cpu|W_wr_data[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(3));

-- Location: LCCOMB_X35_Y21_N12
\xfirst_nios2_system|cpu|E_src1_prelim[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(3),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[3]~4_combout\);

-- Location: LCFF_X35_Y21_N13
\xfirst_nios2_system|cpu|E_src1_prelim[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[3]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(3));

-- Location: LCCOMB_X35_Y21_N10
\xfirst_nios2_system|cpu|M_mul_src1_nxt[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(3),
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[3]~3_combout\);

-- Location: LCCOMB_X38_Y19_N24
\xfirst_nios2_system|cpu|M_mul_partial_prod[7]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(7),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[7]~feeder_combout\);

-- Location: LCFF_X38_Y19_N25
\xfirst_nios2_system|cpu|M_mul_partial_prod[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[7]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(7));

-- Location: LCFF_X37_Y19_N15
\xfirst_nios2_system|cpu|M_mul_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[7]~46_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(7));

-- Location: LCCOMB_X45_Y18_N28
\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0) & 
-- !\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0),
	datac => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\);

-- Location: LCCOMB_X34_Y17_N30
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~17_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(7) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(7))))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(7) & (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(7),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~17_combout\);

-- Location: LCCOMB_X34_Y17_N24
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~25_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~17_combout\) # ((\xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & !\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~17_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~25_combout\);

-- Location: LCFF_X34_Y17_N25
\xfirst_nios2_system|cpu|d_readdata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[7]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(7));

-- Location: LCCOMB_X34_Y18_N2
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(23),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(7),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[7]~7_combout\);

-- Location: LCCOMB_X35_Y18_N16
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[15]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(15),
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(31),
	datad => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[15]~15_combout\);

-- Location: LCFF_X34_Y18_N3
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[7]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[15]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(7));

-- Location: LCCOMB_X35_Y19_N20
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(7),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(7),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~22_combout\);

-- Location: LCCOMB_X36_Y23_N4
\xfirst_nios2_system|cpu|M_shift_rot_result~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	datab => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_mask\(7),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~20_combout\);

-- Location: LCCOMB_X37_Y24_N12
\xfirst_nios2_system|cpu|M2_rot~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(7),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(23),
	combout => \xfirst_nios2_system|cpu|M2_rot~10_combout\);

-- Location: LCFF_X37_Y24_N13
\xfirst_nios2_system|cpu|M2_rot[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(7));

-- Location: LCCOMB_X36_Y23_N28
\xfirst_nios2_system|cpu|M_shift_rot_result~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result~20_combout\,
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(7),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~21_combout\);

-- Location: LCFF_X36_Y23_N29
\xfirst_nios2_system|cpu|M_shift_rot_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(7));

-- Location: LCCOMB_X36_Y19_N4
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_result\(7),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~22_combout\,
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result\(7),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\);

-- Location: LCFF_X36_Y19_N5
\xfirst_nios2_system|cpu|W_wr_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(7));

-- Location: LCCOMB_X28_Y22_N26
\xfirst_nios2_system|cpu|E_src2_prelim[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(7),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[7]~8_combout\);

-- Location: LCFF_X28_Y22_N27
\xfirst_nios2_system|cpu|E_src2_prelim[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[7]~8_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(7));

-- Location: LCCOMB_X36_Y19_N22
\xfirst_nios2_system|cpu|M_mul_src2[7]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[7]~29_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(7),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[7]~7_combout\);

-- Location: LCCOMB_X36_Y19_N14
\xfirst_nios2_system|cpu|E_src1[7]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(7),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[7]~23_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_src1[7]~8_combout\);

-- Location: LCCOMB_X35_Y22_N0
\xfirst_nios2_system|cpu|E_alu_result[7]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src2[7]~7_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1[7]~8_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[7]~26_combout\);

-- Location: LCFF_X42_Y21_N11
\xfirst_nios2_system|cpu|D_pc_plus_one[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[5]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(5));

-- Location: LCCOMB_X42_Y20_N26
\xfirst_nios2_system|cpu|D_extra_pc[5]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(5),
	datab => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(5),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[5]~8_combout\);

-- Location: LCFF_X42_Y20_N27
\xfirst_nios2_system|cpu|E_extra_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[5]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(5));

-- Location: LCCOMB_X42_Y20_N28
\xfirst_nios2_system|cpu|E_alu_result[7]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[8]~16_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(5),
	combout => \xfirst_nios2_system|cpu|E_alu_result[7]~25_combout\);

-- Location: LCCOMB_X42_Y20_N16
\xfirst_nios2_system|cpu|E_alu_result[7]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[7]~26_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[7]~25_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[7]~27_combout\);

-- Location: LCFF_X42_Y20_N17
\xfirst_nios2_system|cpu|M_alu_result[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[7]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(7));

-- Location: LCCOMB_X35_Y17_N2
\xfirst_nios2_system|cmd_xbar_mux|src_data[43]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(43) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & ((\xfirst_nios2_system|cpu|ic_fill_line\(2)) # ((\xfirst_nios2_system|cpu|M_alu_result\(7) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & (\xfirst_nios2_system|cpu|M_alu_result\(7) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(7),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(2),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(43));

-- Location: LCFF_X35_Y17_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(5));

-- Location: LCCOMB_X35_Y17_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(7),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(5),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: LCCOMB_X28_Y18_N12
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~8_combout\);

-- Location: LCFF_X28_Y18_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(31));

-- Location: LCCOMB_X28_Y18_N26
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(31),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\);

-- Location: LCFF_X28_Y18_N27
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[31]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(31));

-- Location: LCCOMB_X28_Y18_N8
\xfirst_nios2_system|rsp_xbar_mux|src_payload~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~40_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(31) & (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(31),
	datac => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_mux|src_payload~5_combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~40_combout\);

-- Location: LCFF_X28_Y18_N9
\xfirst_nios2_system|cpu|i_readdata_d1[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~40_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(31));

-- Location: M4K_X26_Y18
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\,
	portbrewe => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N12
\xfirst_nios2_system|cpu|E_src1_prelim[10]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(10),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[10]~11_combout\);

-- Location: LCFF_X27_Y21_N13
\xfirst_nios2_system|cpu|E_src1_prelim[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[10]~11_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(10));

-- Location: LCCOMB_X36_Y21_N22
\xfirst_nios2_system|cpu|E_src1[10]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(10),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	combout => \xfirst_nios2_system|cpu|E_src1[10]~5_combout\);

-- Location: LCCOMB_X33_Y22_N2
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[10]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~8_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[9]~6_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[9]~19\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[10]~20_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[10]~21\);

-- Location: LCCOMB_X33_Y22_N4
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[11]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|_~7_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[10]~5_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[10]~21\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[11]~22_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[11]~23\);

-- Location: LCCOMB_X33_Y22_N6
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[11]~4_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~6_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[11]~23\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[12]~24_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[12]~25\);

-- Location: LCCOMB_X37_Y21_N26
\xfirst_nios2_system|cpu|E_alu_result[12]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_extra_pc\(10),
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[13]~26_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[12]~37_combout\);

-- Location: LCCOMB_X37_Y21_N4
\xfirst_nios2_system|cpu|E_alu_result[12]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[12]~3_combout\,
	datab => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datac => \xfirst_nios2_system|cpu|M_mul_src2[12]~12_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(1),
	combout => \xfirst_nios2_system|cpu|E_alu_result[12]~38_combout\);

-- Location: LCCOMB_X37_Y21_N18
\xfirst_nios2_system|cpu|E_alu_result[12]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[12]~37_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[12]~38_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[12]~39_combout\);

-- Location: LCFF_X37_Y21_N19
\xfirst_nios2_system|cpu|M_alu_result[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[12]~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(12));

-- Location: LCFF_X42_Y21_N15
\xfirst_nios2_system|cpu|D_pc_plus_one[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[7]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(7));

-- Location: LCCOMB_X42_Y20_N8
\xfirst_nios2_system|cpu|D_extra_pc[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(21),
	datab => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(7),
	datac => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(7),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[7]~6_combout\);

-- Location: LCFF_X42_Y20_N9
\xfirst_nios2_system|cpu|E_extra_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[7]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(7));

-- Location: LCCOMB_X38_Y22_N8
\xfirst_nios2_system|cpu|E_alu_result[9]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[10]~20_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(7),
	combout => \xfirst_nios2_system|cpu|E_alu_result[9]~19_combout\);

-- Location: LCCOMB_X35_Y22_N30
\xfirst_nios2_system|cpu|E_alu_result[9]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_src1[9]~6_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[9]~9_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[9]~20_combout\);

-- Location: LCCOMB_X38_Y22_N0
\xfirst_nios2_system|cpu|E_alu_result[9]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[9]~19_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[9]~20_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[9]~21_combout\);

-- Location: LCFF_X38_Y22_N1
\xfirst_nios2_system|cpu|M_alu_result[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[9]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(9));

-- Location: LCCOMB_X43_Y19_N2
\xfirst_nios2_system|addr_router_001|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router_001|Equal1~1_combout\ = (!\xfirst_nios2_system|cpu|M_alu_result\(8) & (!\xfirst_nios2_system|cpu|M_alu_result\(11) & (!\xfirst_nios2_system|cpu|M_alu_result\(10) & !\xfirst_nios2_system|cpu|M_alu_result\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(8),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(11),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(10),
	datad => \xfirst_nios2_system|cpu|M_alu_result\(9),
	combout => \xfirst_nios2_system|addr_router_001|Equal1~1_combout\);

-- Location: LCCOMB_X43_Y19_N12
\xfirst_nios2_system|addr_router_001|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router_001|Equal1~3_combout\ = (\xfirst_nios2_system|addr_router_001|Equal1~2_combout\ & (!\xfirst_nios2_system|cpu|M_alu_result\(12) & (\xfirst_nios2_system|addr_router_001|Equal1~0_combout\ & 
-- \xfirst_nios2_system|addr_router_001|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router_001|Equal1~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(12),
	datac => \xfirst_nios2_system|addr_router_001|Equal1~0_combout\,
	datad => \xfirst_nios2_system|addr_router_001|Equal1~1_combout\,
	combout => \xfirst_nios2_system|addr_router_001|Equal1~3_combout\);

-- Location: LCCOMB_X41_Y17_N22
\xfirst_nios2_system|rsp_xbar_mux_001|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|WideOr1~0_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\) # ((!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0))))) # 
-- (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & (!\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|WideOr1~0_combout\);

-- Location: LCCOMB_X45_Y18_N8
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\ & 
-- ((\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # ((\xfirst_nios2_system|cpu|i_read~regout\ & \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datab => \xfirst_nios2_system|cpu|i_read~regout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X45_Y18_N26
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\ & !\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\);

-- Location: LCFF_X45_Y18_N27
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X45_Y18_N14
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0)) # (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datab => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: LCCOMB_X45_Y18_N0
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\) # 
-- ((!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ & (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X45_Y18_N1
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCFF_X42_Y18_N21
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\);

-- Location: LCCOMB_X46_Y18_N12
\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\ = \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[0]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\);

-- Location: LCCOMB_X36_Y17_N12
\xfirst_nios2_system|cmd_xbar_mux_002|update_grant~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~0_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1)) # (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~0_combout\);

-- Location: LCCOMB_X45_Y18_N2
\xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\ & (((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1_combout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~0_combout\)))) # (!\xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\ & (!\xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_002|packet_in_progress~regout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\);

-- Location: LCCOMB_X46_Y18_N8
\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\ & ((\xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\) # 
-- (\xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X46_Y18_N13
\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[1]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(1));

-- Location: LCCOMB_X46_Y18_N24
\xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[1]~0_combout\ = (\xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(1)) # 
-- ((!\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(0) & !\xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datab => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[1]~0_combout\);

-- Location: LCFF_X46_Y18_N25
\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[1]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1));

-- Location: LCCOMB_X42_Y18_N20
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\)))) # (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\xfirst_nios2_system|cpu|d_write~regout\ & 
-- ((\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_write~regout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\);

-- Location: LCCOMB_X45_Y18_N18
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(0),
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: LCFF_X42_Y18_N23
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\);

-- Location: LCFF_X41_Y17_N11
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\);

-- Location: LCCOMB_X41_Y17_N10
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|cpu|d_write~regout\ & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_write~regout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCCOMB_X41_Y17_N12
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\ = \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\);

-- Location: LCFF_X41_Y17_N13
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\);

-- Location: LCFF_X41_Y18_N25
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\);

-- Location: LCCOMB_X41_Y18_N24
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\)))) # (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & ((\xfirst_nios2_system|cpu|d_write~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]~regout\,
	datad => \xfirst_nios2_system|cpu|d_write~regout\,
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X41_Y18_N29
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\);

-- Location: LCCOMB_X41_Y18_N28
\xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X42_Y18_N22
\xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\ & ((\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\))) # (!\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\ & 
-- (\xfirst_nios2_system|rsp_xbar_mux_001|WideOr1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux_001|WideOr1~0_combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datad => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: LCCOMB_X42_Y18_N4
\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\ = (\xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ & 
-- ((\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\) # ((\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\ & \xfirst_nios2_system|cpu|d_read~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~0_combout\,
	datab => \xfirst_nios2_system|cpu|d_read~regout\,
	datac => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datad => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	combout => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\);

-- Location: LCFF_X42_Y18_N5
\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\);

-- Location: LCCOMB_X43_Y18_N20
\xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\ = (\xfirst_nios2_system|addr_router_001|Equal1~3_combout\ & ((\xfirst_nios2_system|cpu|d_write~regout\) # ((\xfirst_nios2_system|cpu|d_read~regout\ & 
-- !\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_read~regout\,
	datab => \xfirst_nios2_system|addr_router_001|Equal1~3_combout\,
	datac => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datad => \xfirst_nios2_system|cpu|d_write~regout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\);

-- Location: LCCOMB_X45_Y18_N22
\xfirst_nios2_system|cmd_xbar_mux_002|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\ = (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1) & ((\xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\) # ((\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0) & 
-- \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\)))) # (!\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1) & (((\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0) & \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	datad => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\);

-- Location: LCCOMB_X42_Y18_N12
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\ = (\xfirst_nios2_system|cpu|d_write~regout\) # ((!\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ & 
-- \xfirst_nios2_system|cpu|d_read~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datab => \xfirst_nios2_system|cpu|d_read~regout\,
	datac => \xfirst_nios2_system|cpu|d_write~regout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\);

-- Location: LCCOMB_X45_Y18_N16
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~1_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1) & ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\) # 
-- ((\xfirst_nios2_system|cpu|i_read~regout\ & \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0))))) # (!\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1) & (\xfirst_nios2_system|cpu|i_read~regout\ & 
-- (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	datab => \xfirst_nios2_system|cpu|i_read~regout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	datad => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~1_combout\);

-- Location: LCCOMB_X45_Y18_N10
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0_combout\ = (\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (\xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\ & (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~1_combout\ & !\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \xfirst_nios2_system|cmd_xbar_mux_002|WideOr1~combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~1_combout\,
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0_combout\);

-- Location: LCCOMB_X43_Y18_N24
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~1_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0_combout\ & 
-- ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0) & (\xfirst_nios2_system|led_pio|always0~1_combout\ & !\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0) & ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0),
	datab => \xfirst_nios2_system|led_pio|always0~1_combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1),
	datad => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~1_combout\);

-- Location: LCFF_X43_Y18_N25
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1));

-- Location: LCCOMB_X43_Y18_N28
\xfirst_nios2_system|led_pio|always0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|always0~2_combout\ = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0) & 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1) & \xfirst_nios2_system|led_pio|always0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0),
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1),
	datad => \xfirst_nios2_system|led_pio|always0~1_combout\,
	combout => \xfirst_nios2_system|led_pio|always0~2_combout\);

-- Location: LCFF_X38_Y17_N25
\xfirst_nios2_system|led_pio|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(4));

-- Location: LCCOMB_X42_Y18_N10
\xfirst_nios2_system|led_pio|readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(4) = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & \xfirst_nios2_system|led_pio|data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datad => \xfirst_nios2_system|led_pio|data_out\(4),
	combout => \xfirst_nios2_system|led_pio|readdata\(4));

-- Location: LCFF_X42_Y18_N11
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X29_Y17_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~25_combout\);

-- Location: LCFF_X29_Y17_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(4));

-- Location: LCFF_X37_Y17_N19
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(4));

-- Location: LCCOMB_X37_Y17_N22
\xfirst_nios2_system|rsp_xbar_mux|src_data[4]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~27_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(4)) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(4))))) # (!\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & 
-- (((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(4),
	datac => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(4),
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~27_combout\);

-- Location: LCCOMB_X31_Y17_N10
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~24_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(4) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(4),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~24_combout\);

-- Location: LCCOMB_X36_Y17_N14
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[32]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32) = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cpu|M_mem_byte_en\(0) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	datab => \xfirst_nios2_system|cpu|M_mem_byte_en\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(32));

-- Location: M4K_X52_Y16
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X37_Y17_N20
\xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a36\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a36\,
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a4~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20_combout\);

-- Location: LCCOMB_X37_Y17_N26
\xfirst_nios2_system|rsp_xbar_mux|src_data[4]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~35_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[4]~27_combout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20_combout\ & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~27_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~20_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~35_combout\);

-- Location: LCFF_X37_Y17_N27
\xfirst_nios2_system|cpu|i_readdata_d1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[4]~35_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(4));

-- Location: LCFF_X34_Y20_N15
\xfirst_nios2_system|cpu|W_wr_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(9));

-- Location: LCCOMB_X34_Y20_N0
\xfirst_nios2_system|cpu|E_src2_prelim[9]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(9),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[9]~10_combout\);

-- Location: LCFF_X34_Y20_N1
\xfirst_nios2_system|cpu|E_src2_prelim[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[9]~10_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(9));

-- Location: LCCOMB_X28_Y20_N4
\xfirst_nios2_system|cpu|M_st_data[9]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(9),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[9]~5_combout\);

-- Location: LCCOMB_X34_Y20_N16
\xfirst_nios2_system|cpu|M_st_data[17]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(1),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[17]~4_combout\);

-- Location: LCFF_X28_Y20_N5
\xfirst_nios2_system|cpu|M_st_data[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[9]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[17]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal183~0_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(9));

-- Location: LCCOMB_X27_Y20_N28
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~18_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(9),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~18_combout\);

-- Location: LCCOMB_X27_Y18_N20
\xfirst_nios2_system|rsp_xbar_mux|src_payload~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a43\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a11~portadataout\,
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a43\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\);

-- Location: LCCOMB_X27_Y18_N12
\xfirst_nios2_system|rsp_xbar_mux|src_payload~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~29_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(11) & 
-- (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(11),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~12_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~29_combout\);

-- Location: LCFF_X27_Y18_N13
\xfirst_nios2_system|cpu|i_readdata_d1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(11));

-- Location: M4K_X26_Y9
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N14
\xfirst_nios2_system|rsp_xbar_mux|src_payload~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a44\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a12~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a44\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\);

-- Location: LCCOMB_X29_Y17_N4
\xfirst_nios2_system|rsp_xbar_mux|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~30_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(12) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\ & ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(12),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~10_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~30_combout\);

-- Location: LCFF_X29_Y17_N5
\xfirst_nios2_system|cpu|i_readdata_d1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(12));

-- Location: LCCOMB_X30_Y18_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~11_combout\);

-- Location: LCFF_X30_Y18_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(13));

-- Location: LCCOMB_X30_Y18_N26
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[13]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(13),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[13]~feeder_combout\);

-- Location: LCFF_X30_Y18_N27
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[13]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(13));

-- Location: M4K_X13_Y16
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X30_Y18_N24
\xfirst_nios2_system|rsp_xbar_mux|src_payload~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a45\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a13~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a45\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\);

-- Location: LCCOMB_X30_Y18_N8
\xfirst_nios2_system|rsp_xbar_mux|src_payload~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~33_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(13)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(13),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~8_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~33_combout\);

-- Location: LCFF_X30_Y18_N9
\xfirst_nios2_system|cpu|i_readdata_d1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(13));

-- Location: LCCOMB_X28_Y18_N18
\xfirst_nios2_system|rsp_xbar_mux|src_payload~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~34_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\) # ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(14))))) # (!\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~6_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(14),
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~34_combout\);

-- Location: LCFF_X28_Y18_N19
\xfirst_nios2_system|cpu|i_readdata_d1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~34_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(14));

-- Location: LCCOMB_X25_Y19_N12
\xfirst_nios2_system|rsp_xbar_mux|src_payload~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~32_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(15) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(15),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~3_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~32_combout\);

-- Location: LCFF_X25_Y19_N13
\xfirst_nios2_system|cpu|i_readdata_d1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~32_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(15));

-- Location: M4K_X26_Y26
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y19_N26
\xfirst_nios2_system|rsp_xbar_mux|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a48~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a16~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\);

-- Location: LCCOMB_X25_Y19_N2
\xfirst_nios2_system|rsp_xbar_mux|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~31_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(16) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(16),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~0_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~31_combout\);

-- Location: LCFF_X25_Y19_N3
\xfirst_nios2_system|cpu|i_readdata_d1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(16));

-- Location: LCCOMB_X25_Y17_N22
\xfirst_nios2_system|rsp_xbar_mux|src_payload~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~35_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(21) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(21),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~19_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~35_combout\);

-- Location: LCFF_X25_Y17_N23
\xfirst_nios2_system|cpu|i_readdata_d1[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~35_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(21));

-- Location: M4K_X26_Y20
\xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_cpu:cpu|first_nios2_system_cpu_ic_data_module:first_nios2_system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_c9d1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 9,
	port_b_byte_enable_clear => "none",
	port_b_data_in_clear => "none",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_enable_write_enable_clear => "none",
	port_b_read_enable_write_enable_clock => "clock0",
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\,
	portbrewe => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y19_N6
\xfirst_nios2_system|cpu|F_iw[21]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21),
	combout => \xfirst_nios2_system|cpu|F_iw[21]~17_combout\);

-- Location: LCFF_X30_Y19_N7
\xfirst_nios2_system|cpu|D_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[21]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(21));

-- Location: LCCOMB_X42_Y20_N18
\xfirst_nios2_system|cpu|D_extra_pc[3]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_pc_plus_one\(3),
	datab => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(3),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[3]~10_combout\);

-- Location: LCFF_X42_Y20_N19
\xfirst_nios2_system|cpu|E_extra_pc[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[3]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(3));

-- Location: LCCOMB_X42_Y20_N4
\xfirst_nios2_system|cpu|E_alu_result[5]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[6]~12_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(3),
	combout => \xfirst_nios2_system|cpu|E_alu_result[5]~31_combout\);

-- Location: LCCOMB_X42_Y20_N12
\xfirst_nios2_system|cpu|E_alu_result[5]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result[5]~32_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[5]~31_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[5]~33_combout\);

-- Location: LCFF_X42_Y20_N13
\xfirst_nios2_system|cpu|M_alu_result[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[5]~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(5));

-- Location: LCCOMB_X36_Y17_N30
\xfirst_nios2_system|cmd_xbar_mux|src_data[41]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(41) = (\xfirst_nios2_system|cpu|ic_fill_line\(0) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cpu|M_alu_result\(5) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\xfirst_nios2_system|cpu|ic_fill_line\(0) & (((\xfirst_nios2_system|cpu|M_alu_result\(5) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(0),
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(5),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(41));

-- Location: LCFF_X36_Y17_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(3));

-- Location: LCCOMB_X36_Y17_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(5),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(3),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: LCCOMB_X28_Y17_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~10_combout\);

-- Location: LCFF_X28_Y17_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(30));

-- Location: LCCOMB_X28_Y17_N0
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(30),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\);

-- Location: LCFF_X28_Y17_N1
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[30]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(30));

-- Location: LCCOMB_X28_Y18_N6
\xfirst_nios2_system|rsp_xbar_mux|src_payload~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~39_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\ & ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(30) & (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_payload~7_combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(30),
	datac => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~39_combout\);

-- Location: LCFF_X28_Y18_N7
\xfirst_nios2_system|cpu|i_readdata_d1[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(30));

-- Location: LCFF_X32_Y23_N5
\xfirst_nios2_system|cpu|W_wr_data[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(4));

-- Location: LCCOMB_X29_Y21_N16
\xfirst_nios2_system|cpu|E_src1_prelim[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(4),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[4]~5_combout\);

-- Location: LCFF_X29_Y21_N17
\xfirst_nios2_system|cpu|E_src1_prelim[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[4]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(4));

-- Location: LCCOMB_X32_Y23_N8
\xfirst_nios2_system|cpu|E_src1[4]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(4),
	combout => \xfirst_nios2_system|cpu|E_src1[4]~11_combout\);

-- Location: LCCOMB_X35_Y22_N6
\xfirst_nios2_system|cpu|E_alu_result[4]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|E_src1[4]~11_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[4]~35_combout\);

-- Location: LCCOMB_X36_Y22_N28
\xfirst_nios2_system|cpu|E_alu_result[4]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result[4]~34_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[4]~35_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[4]~36_combout\);

-- Location: LCFF_X36_Y22_N29
\xfirst_nios2_system|cpu|M_alu_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[4]~36_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(4));

-- Location: LCCOMB_X36_Y17_N20
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[40]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40) = (\xfirst_nios2_system|cpu|ic_fill_ap_offset\(2) & ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & 
-- \xfirst_nios2_system|cpu|M_alu_result\(4))))) # (!\xfirst_nios2_system|cpu|ic_fill_ap_offset\(2) & (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & (\xfirst_nios2_system|cpu|M_alu_result\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(2),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(4),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(40));

-- Location: M4K_X13_Y14
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y18_N8
\xfirst_nios2_system|rsp_xbar_mux|src_payload~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a61\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a29~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a61\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\);

-- Location: LCCOMB_X27_Y18_N14
\xfirst_nios2_system|rsp_xbar_mux|src_payload~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~38_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(29)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(29),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~9_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~38_combout\);

-- Location: LCFF_X27_Y18_N15
\xfirst_nios2_system|cpu|i_readdata_d1[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~38_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(29));

-- Location: LCCOMB_X27_Y21_N16
\xfirst_nios2_system|cpu|E_src1_prelim[1]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(1),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[1]~2_combout\);

-- Location: LCFF_X27_Y21_N17
\xfirst_nios2_system|cpu|E_src1_prelim[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[1]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(1));

-- Location: LCCOMB_X34_Y20_N12
\xfirst_nios2_system|cpu|E_src1[1]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(1),
	combout => \xfirst_nios2_system|cpu|E_src1[1]~14_combout\);

-- Location: LCCOMB_X33_Y23_N20
\xfirst_nios2_system|cpu|Add8|auto_generated|result_int[3]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[2]~13_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|_~15_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[2]~5\,
	combout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[3]~6_combout\,
	cout => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[3]~7\);

-- Location: LCCOMB_X41_Y20_N10
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8),
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[0]~0_combout\,
	datad => VCC,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]~12\);

-- Location: LCCOMB_X41_Y20_N12
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[1]~2_combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]~12\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]~14\);

-- Location: LCFF_X41_Y20_N13
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(1));

-- Location: LCFF_X42_Y21_N3
\xfirst_nios2_system|cpu|D_pc_plus_one[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[1]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(1));

-- Location: LCCOMB_X40_Y21_N2
\xfirst_nios2_system|cpu|D_extra_pc[1]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(21),
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(1),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(1),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[1]~13_combout\);

-- Location: LCFF_X40_Y21_N3
\xfirst_nios2_system|cpu|E_extra_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[1]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(1));

-- Location: LCCOMB_X36_Y22_N14
\xfirst_nios2_system|cpu|E_alu_result[3]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[4]~8_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(1),
	combout => \xfirst_nios2_system|cpu|E_alu_result[3]~40_combout\);

-- Location: LCCOMB_X35_Y22_N24
\xfirst_nios2_system|cpu|E_alu_result[3]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101010000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[3]~12_combout\,
	datab => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(1),
	combout => \xfirst_nios2_system|cpu|E_alu_result[3]~41_combout\);

-- Location: LCCOMB_X36_Y22_N30
\xfirst_nios2_system|cpu|E_alu_result[3]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[3]~40_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[3]~41_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[3]~42_combout\);

-- Location: LCFF_X36_Y22_N31
\xfirst_nios2_system|cpu|M_alu_result[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[3]~42_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(3));

-- Location: LCCOMB_X36_Y17_N26
\xfirst_nios2_system|cmd_xbar_mux|src_data[39]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(39) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & ((\xfirst_nios2_system|cpu|M_alu_result\(3)) # ((\xfirst_nios2_system|cpu|ic_fill_ap_offset\(1) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0))))) 
-- # (!\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & (\xfirst_nios2_system|cpu|ic_fill_ap_offset\(1) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datab => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(1),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(3),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(39));

-- Location: LCFF_X36_Y17_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(1));

-- Location: LCCOMB_X32_Y15_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(3),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: LCCOMB_X32_Y15_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~9_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~10_combout\);

-- Location: LCCOMB_X30_Y15_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~10_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(0),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_rd_d1~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[0]~0_combout\);

-- Location: LCCOMB_X29_Y15_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~16_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(4),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~17_combout\);

-- Location: LCFF_X29_Y15_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~17_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[2]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(3));

-- Location: LCCOMB_X30_Y15_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[3]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(3),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\);

-- Location: LCFF_X30_Y15_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[3]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(3));

-- Location: LCFF_X30_Y15_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[0]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(3),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LCCOMB_X32_Y17_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(0),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: LCCOMB_X29_Y16_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(18),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~7_combout\);

-- Location: LCFF_X29_Y16_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~7_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LCCOMB_X29_Y16_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(18),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(18),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~35_combout\);

-- Location: LCCOMB_X31_Y16_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~35_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(20),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~36_combout\);

-- Location: LCFF_X31_Y16_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~36_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(19));

-- Location: LCCOMB_X31_Y16_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[19]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(19),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\);

-- Location: LCFF_X31_Y16_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[19]~feeder_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(19));

-- Location: LCCOMB_X28_Y16_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(19),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: LCFF_X28_Y16_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LCCOMB_X31_Y18_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(16),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(16),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~33_combout\);

-- Location: LCCOMB_X29_Y16_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(17),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~8_combout\);

-- Location: LCFF_X29_Y16_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~8_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LCCOMB_X29_Y20_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(17),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(17),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~37_combout\);

-- Location: LCCOMB_X31_Y16_N10
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~37_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~38_combout\);

-- Location: LCFF_X31_Y16_N11
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~38_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(18));

-- Location: LCCOMB_X31_Y16_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~33_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(18),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~34_combout\);

-- Location: LCFF_X31_Y16_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~34_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(17));

-- Location: LCFF_X32_Y16_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(17),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(17));

-- Location: LCCOMB_X32_Y16_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(17),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: LCCOMB_X32_Y16_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~1_combout\);

-- Location: LCFF_X32_Y16_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~regout\);

-- Location: LCFF_X32_Y15_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\);

-- Location: LCCOMB_X28_Y18_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_rd_d1~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_b~combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~22_combout\);

-- Location: LCFF_X28_Y18_N21
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg~22_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg[1]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LCCOMB_X28_Y15_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~52\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(31),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(31),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~52_combout\);

-- Location: LCCOMB_X29_Y14_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~53\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(33),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~52_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~53_combout\);

-- Location: LCFF_X29_Y14_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[32]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~53_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(32));

-- Location: LCFF_X29_Y15_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[31]~7_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(32),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|ALT_INV_virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(31));

-- Location: LCCOMB_X29_Y14_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~55\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~54_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(31),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~55_combout\);

-- Location: LCFF_X29_Y14_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~55_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(30));

-- Location: LCCOMB_X29_Y14_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~56_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(30),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~57_combout\);

-- Location: LCFF_X29_Y14_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~57_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(29));

-- Location: LCCOMB_X29_Y21_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(27),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(27),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~43_combout\);

-- Location: LCCOMB_X29_Y14_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(29),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~43_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~44_combout\);

-- Location: LCFF_X29_Y14_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~44_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(28));

-- Location: LCCOMB_X30_Y16_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~47\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(26),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(26),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~47_combout\);

-- Location: LCCOMB_X29_Y14_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~48\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(28),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~47_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~48_combout\);

-- Location: LCFF_X29_Y14_N9
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~48_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(27));

-- Location: LCCOMB_X30_Y16_N28
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~12_combout\);

-- Location: LCFF_X30_Y16_N29
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~12_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LCCOMB_X30_Y16_N30
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(25),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(25),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~45_combout\);

-- Location: LCCOMB_X31_Y16_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~46\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(27),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~45_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~46_combout\);

-- Location: LCFF_X31_Y16_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~46_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(26));

-- Location: LCCOMB_X30_Y16_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(24),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(36),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(37),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~14_combout\);

-- Location: LCFF_X30_Y16_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg~14_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_no_action_break_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LCCOMB_X27_Y17_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~49\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(24),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_break|break_readreg\(24),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~49_combout\);

-- Location: LCCOMB_X31_Y16_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~50\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~19_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(26),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~49_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~50_combout\);

-- Location: LCFF_X31_Y16_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~50_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(25));

-- Location: LCFF_X32_Y16_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(25),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(25));

-- Location: LCCOMB_X32_Y16_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|always1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(25),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|always1~0_combout\);

-- Location: LCCOMB_X32_Y17_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(0),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|always1~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: LCFF_X32_Y17_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~regout\);

-- Location: LCFF_X31_Y14_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\);

-- Location: LCFF_X31_Y14_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|din_s1~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: LCCOMB_X31_Y14_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer2|dreg\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[0]~feeder_combout\);

-- Location: LCFF_X31_Y14_N17
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out\(0));

-- Location: LCCOMB_X34_Y14_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|ir_out\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: LCFF_X34_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LCCOMB_X33_Y14_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\);

-- Location: LCFF_X33_Y14_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\);

-- Location: LCCOMB_X29_Y14_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux37~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux37~0_combout\);

-- Location: LCFF_X29_Y14_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_uir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.100~regout\);

-- Location: LCCOMB_X30_Y14_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[35]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(36),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|DRsize.100~regout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[35]~6_combout\);

-- Location: LCCOMB_X29_Y14_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(35),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_cdr~combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~24_combout\);

-- Location: LCCOMB_X31_Y14_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|the_altera_std_synchronizer1|dreg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~25_combout\);

-- Location: LCCOMB_X29_Y14_N20
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~24_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~25_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~26_combout\);

-- Location: LCFF_X30_Y14_N19
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[35]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[35]~6_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~26_combout\,
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(35));

-- Location: LCCOMB_X29_Y14_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(35),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|first_nios2_system_cpu_jtag_debug_module_phy|virtual_state_sdr~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|Mux37~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~27_combout\);

-- Location: LCFF_X29_Y14_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr~27_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr[25]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(34));

-- Location: LCFF_X32_Y16_N5
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo[34]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_tck|sr\(34),
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|update_jdo_strobe~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34));

-- Location: LCCOMB_X31_Y15_N14
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(17),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~3_combout\);

-- Location: LCFF_X31_Y15_N15
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg~3_combout\,
	ena => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(10));

-- Location: LCCOMB_X32_Y15_N16
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[8]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonAReg\(10),
	cin => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[7]~15\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\);

-- Location: LCCOMB_X31_Y15_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(35),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(34),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: LCCOMB_X32_Y16_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~1_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_jtag_debug_module_wrapper|the_first_nios2_system_cpu_jtag_debug_module_sysclk|jdo\(17),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~1_combout\);

-- Location: LCFF_X32_Y16_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\);

-- Location: LCCOMB_X28_Y20_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[8]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|MonDReg\(8),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(8),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|jtag_ram_access~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|ociram_wr_data[8]~4_combout\);

-- Location: LCCOMB_X25_Y18_N6
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~14_combout\);

-- Location: LCFF_X25_Y18_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(28));

-- Location: LCCOMB_X25_Y18_N0
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(28),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\);

-- Location: LCFF_X25_Y18_N1
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[28]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(28));

-- Location: LCCOMB_X25_Y18_N12
\xfirst_nios2_system|rsp_xbar_mux|src_payload~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~37_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(28)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(28),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~11_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~37_combout\);

-- Location: LCFF_X25_Y18_N13
\xfirst_nios2_system|cpu|i_readdata_d1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~37_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(28));

-- Location: LCCOMB_X35_Y21_N22
\xfirst_nios2_system|cpu|E_src1_prelim[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(2),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[2]~3_combout\);

-- Location: LCFF_X35_Y21_N23
\xfirst_nios2_system|cpu|E_src1_prelim[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[2]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(2));

-- Location: LCCOMB_X35_Y21_N16
\xfirst_nios2_system|cpu|M_mul_src1_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(2),
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[2]~2_combout\);

-- Location: LCFF_X38_Y18_N1
\xfirst_nios2_system|cpu|M_mul_partial_prod[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[16]~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(16));

-- Location: LCFF_X37_Y18_N1
\xfirst_nios2_system|cpu|M_mul_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[16]~64_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(16),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(16));

-- Location: LCCOMB_X35_Y18_N18
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(16),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_result\(16),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\);

-- Location: LCCOMB_X35_Y20_N24
\xfirst_nios2_system|cpu|M_mul_src1[16]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(16),
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\);

-- Location: LCCOMB_X36_Y24_N4
\xfirst_nios2_system|cpu|M_rot_step1[17]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[17]~12_combout\);

-- Location: LCFF_X36_Y24_N5
\xfirst_nios2_system|cpu|M_rot_step1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[17]~12_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[15]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(17));

-- Location: LCCOMB_X34_Y24_N28
\xfirst_nios2_system|cpu|Mn_rot_step2[17]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(13),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(17),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[17]~3_combout\);

-- Location: LCFF_X34_Y24_N29
\xfirst_nios2_system|cpu|Mn_rot_step2[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[17]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[9]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(17));

-- Location: LCCOMB_X34_Y24_N6
\xfirst_nios2_system|cpu|M2_rot~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(1),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(17),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~16_combout\);

-- Location: LCFF_X34_Y24_N7
\xfirst_nios2_system|cpu|M2_rot[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(1));

-- Location: LCCOMB_X34_Y23_N28
\xfirst_nios2_system|cpu|E_rot_mask[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[1]~7_combout\);

-- Location: LCFF_X34_Y23_N29
\xfirst_nios2_system|cpu|M_rot_mask[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[1]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(1));

-- Location: LCCOMB_X35_Y23_N10
\xfirst_nios2_system|cpu|M_shift_rot_result~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(1),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~32_combout\);

-- Location: LCCOMB_X35_Y23_N20
\xfirst_nios2_system|cpu|M_shift_rot_result~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M2_rot\(1),
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~32_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~33_combout\);

-- Location: LCFF_X35_Y19_N13
\xfirst_nios2_system|cpu|M_shift_rot_result[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(1));

-- Location: LCCOMB_X32_Y17_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_ready~regout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2_combout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~31_combout\);

-- Location: LCFF_X32_Y17_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~31_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(1));

-- Location: LCFF_X37_Y17_N15
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X37_Y17_N2
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~23_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(1) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\)))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(1) & (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(1) & 
-- (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(1),
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datac => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~23_combout\);

-- Location: LCCOMB_X37_Y17_N4
\xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~31_combout\ = (\xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~23_combout\) # ((\xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & !\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~23_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~31_combout\);

-- Location: LCFF_X37_Y17_N5
\xfirst_nios2_system|cpu|d_readdata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_data[1]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(1));

-- Location: LCCOMB_X34_Y18_N6
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(17),
	datab => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(1),
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[1]~1_combout\);

-- Location: LCCOMB_X30_Y18_N14
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~16_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(9)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(9),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~16_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~16_combout\);

-- Location: LCFF_X30_Y18_N15
\xfirst_nios2_system|cpu|d_readdata_d1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(9));

-- Location: LCCOMB_X30_Y18_N0
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[9]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_readdata_d1\(25),
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(9),
	datad => \xfirst_nios2_system|cpu|M_ld_align_sh16~combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[9]~9_combout\);

-- Location: LCFF_X34_Y18_N7
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[1]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[9]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_ld_align_sh8~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(1));

-- Location: LCCOMB_X35_Y19_N6
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(1),
	datab => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(1),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~34_combout\);

-- Location: LCCOMB_X35_Y19_N12
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(1),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(1),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~34_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\);

-- Location: LCCOMB_X34_Y20_N4
\xfirst_nios2_system|cpu|M_mul_src1_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_prelim\(1),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[1]~35_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1_nxt[1]~1_combout\);

-- Location: LCCOMB_X38_Y19_N2
\xfirst_nios2_system|cpu|M_mul_partial_prod[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_mult_cell|the_altmult_add_part_1|auto_generated|altera_mult_add_rtl1|multiplier_block|multiplier_register_block_0|data_out_wire\(2),
	combout => \xfirst_nios2_system|cpu|M_mul_partial_prod[2]~feeder_combout\);

-- Location: LCFF_X38_Y19_N3
\xfirst_nios2_system|cpu|M_mul_partial_prod[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_partial_prod[2]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_partial_prod\(2));

-- Location: LCFF_X37_Y19_N5
\xfirst_nios2_system|cpu|M_mul_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[2]~36_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(2),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(2));

-- Location: LCCOMB_X31_Y23_N26
\xfirst_nios2_system|cpu|M_shift_rot_result~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(2),
	datab => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~30_combout\);

-- Location: LCCOMB_X31_Y23_N24
\xfirst_nios2_system|cpu|M2_rot~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(18),
	datac => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(2),
	combout => \xfirst_nios2_system|cpu|M2_rot~15_combout\);

-- Location: LCFF_X31_Y23_N25
\xfirst_nios2_system|cpu|M2_rot[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(2));

-- Location: LCCOMB_X31_Y23_N12
\xfirst_nios2_system|cpu|M_shift_rot_result~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result~30_combout\,
	datac => \xfirst_nios2_system|cpu|M2_rot\(2),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~31_combout\);

-- Location: LCFF_X35_Y19_N25
\xfirst_nios2_system|cpu|M_shift_rot_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(2));

-- Location: LCCOMB_X35_Y19_N24
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(2),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(2),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~32_combout\);

-- Location: LCCOMB_X35_Y19_N26
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(2),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_result\(2),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~32_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\);

-- Location: LCFF_X35_Y19_N27
\xfirst_nios2_system|cpu|W_wr_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(2));

-- Location: LCCOMB_X28_Y21_N20
\xfirst_nios2_system|cpu|E_src2_prelim[2]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(2),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[2]~3_combout\);

-- Location: LCFF_X28_Y21_N21
\xfirst_nios2_system|cpu|E_src2_prelim[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[2]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(2));

-- Location: LCCOMB_X36_Y18_N0
\xfirst_nios2_system|cpu|M_mul_src2[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[2]~26_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(2),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\);

-- Location: LCCOMB_X34_Y23_N8
\xfirst_nios2_system|cpu|E_rot_mask[3]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_mask[3]~5_combout\);

-- Location: LCFF_X34_Y23_N9
\xfirst_nios2_system|cpu|M_rot_mask[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_mask[3]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_mask\(3));

-- Location: LCCOMB_X37_Y23_N6
\xfirst_nios2_system|cpu|E_rot_sel_fill3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_sel_fill3~0_combout\);

-- Location: LCFF_X37_Y23_N7
\xfirst_nios2_system|cpu|M_rot_sel_fill3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_sel_fill3~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\);

-- Location: LCCOMB_X37_Y23_N24
\xfirst_nios2_system|cpu|E_rot_pass3~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_rot~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_pass3~0_combout\);

-- Location: LCFF_X37_Y23_N25
\xfirst_nios2_system|cpu|M_rot_pass3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_pass3~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_pass3~regout\);

-- Location: LCCOMB_X34_Y23_N4
\xfirst_nios2_system|cpu|M_shift_rot_result~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(3),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill3~regout\,
	datad => \xfirst_nios2_system|cpu|M_rot_pass3~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~42_combout\);

-- Location: LCCOMB_X34_Y23_N14
\xfirst_nios2_system|cpu|M_shift_rot_result~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M2_rot\(27),
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result~42_combout\,
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~43_combout\);

-- Location: LCFF_X34_Y23_N15
\xfirst_nios2_system|cpu|M_shift_rot_result[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~43_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(27));

-- Location: LCCOMB_X33_Y19_N14
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(27),
	datab => \xfirst_nios2_system|cpu|M_shift_rot_result\(27),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~44_combout\);

-- Location: LCCOMB_X33_Y19_N24
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(27),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~44_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(27),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\);

-- Location: LCCOMB_X33_Y19_N16
\xfirst_nios2_system|cpu|E_src2_prelim[27]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(27),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[27]~27_combout\);

-- Location: LCFF_X33_Y19_N17
\xfirst_nios2_system|cpu|E_src2_prelim[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[27]~27_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(27));

-- Location: LCCOMB_X29_Y21_N28
\xfirst_nios2_system|cpu|E_st_data[27]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_st_data[27]~32_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[27]~45_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(27),
	datad => \xfirst_nios2_system|cpu|E_iw\(4),
	combout => \xfirst_nios2_system|cpu|E_st_data[27]~33_combout\);

-- Location: LCFF_X29_Y21_N29
\xfirst_nios2_system|cpu|M_st_data[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_st_data[27]~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(27));

-- Location: LCCOMB_X29_Y21_N6
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~15_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(27) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(27),
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~15_combout\);

-- Location: M4K_X13_Y22
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y18_N26
\xfirst_nios2_system|rsp_xbar_mux|src_payload~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a59\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a27~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a59\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\);

-- Location: LCCOMB_X25_Y18_N24
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~16_combout\);

-- Location: LCFF_X25_Y18_N25
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(27));

-- Location: LCFF_X25_Y18_N5
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(27),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(27));

-- Location: LCCOMB_X25_Y18_N18
\xfirst_nios2_system|rsp_xbar_mux|src_payload~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~36_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(27)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\ & 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~13_combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(27),
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~36_combout\);

-- Location: LCFF_X25_Y18_N19
\xfirst_nios2_system|cpu|i_readdata_d1[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~36_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(27));

-- Location: LCCOMB_X27_Y19_N6
\xfirst_nios2_system|cpu|F_iw[20]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datac => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20),
	combout => \xfirst_nios2_system|cpu|F_iw[20]~24_combout\);

-- Location: LCFF_X27_Y19_N7
\xfirst_nios2_system|cpu|D_iw[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[20]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(20));

-- Location: LCCOMB_X27_Y19_N8
\xfirst_nios2_system|cpu|D_dst_regnum[3]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(25),
	datab => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_dst_regnum[4]~3_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(20),
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[3]~7_combout\);

-- Location: LCFF_X27_Y19_N9
\xfirst_nios2_system|cpu|E_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_dst_regnum[3]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_dst_regnum\(3));

-- Location: LCFF_X27_Y19_N13
\xfirst_nios2_system|cpu|M_dst_regnum[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_dst_regnum\(3),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_dst_regnum\(3));

-- Location: LCCOMB_X29_Y20_N26
\xfirst_nios2_system|cpu|E_src1_prelim[20]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|W_wr_data\(20),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[20]~20_combout\);

-- Location: LCFF_X29_Y20_N27
\xfirst_nios2_system|cpu|E_src1_prelim[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[20]~20_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(20));

-- Location: LCCOMB_X31_Y22_N26
\xfirst_nios2_system|cpu|M_mul_src1[20]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(20),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[20]~4_combout\);

-- Location: LCCOMB_X32_Y20_N0
\xfirst_nios2_system|cpu|E_alu_result[20]~71\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result[20]~70_combout\,
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[21]~42_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[20]~71_combout\);

-- Location: LCFF_X32_Y20_N1
\xfirst_nios2_system|cpu|M_alu_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[20]~71_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(20));

-- Location: LCCOMB_X25_Y17_N2
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~20_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & ((\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\ & (\xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~20_combout\);

-- Location: LCFF_X25_Y17_N3
\xfirst_nios2_system|cpu|d_readdata_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(20));

-- Location: LCCOMB_X32_Y20_N6
\xfirst_nios2_system|cpu|av_ld_byte2_data[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datab => \xfirst_nios2_system|cpu|M_iw\(4),
	datac => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	datad => \xfirst_nios2_system|cpu|d_readdata_d1\(20),
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[4]~4_combout\);

-- Location: LCFF_X32_Y20_N7
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[4]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(20));

-- Location: LCCOMB_X32_Y20_N26
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~58\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(20),
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(20),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~58_combout\);

-- Location: LCFF_X37_Y18_N9
\xfirst_nios2_system|cpu|M_mul_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[20]~72_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(20),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(20));

-- Location: LCCOMB_X35_Y23_N2
\xfirst_nios2_system|cpu|M_shift_rot_result~56\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass2~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_mask\(4),
	datad => \xfirst_nios2_system|cpu|M_rot_sel_fill2~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~56_combout\);

-- Location: LCFF_X35_Y24_N13
\xfirst_nios2_system|cpu|Mn_rot_step2[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[20]~9_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[12]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(20));

-- Location: LCCOMB_X35_Y24_N14
\xfirst_nios2_system|cpu|M2_rot~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(4),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(20),
	combout => \xfirst_nios2_system|cpu|M2_rot~28_combout\);

-- Location: LCFF_X35_Y24_N15
\xfirst_nios2_system|cpu|M2_rot[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(20));

-- Location: LCCOMB_X32_Y20_N12
\xfirst_nios2_system|cpu|M_shift_rot_result~57\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result~56_combout\,
	datad => \xfirst_nios2_system|cpu|M2_rot\(20),
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~57_combout\);

-- Location: LCFF_X32_Y20_N13
\xfirst_nios2_system|cpu|M_shift_rot_result[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~57_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(20));

-- Location: LCCOMB_X32_Y20_N28
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~58_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_result\(20),
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result\(20),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\);

-- Location: LCCOMB_X32_Y20_N10
\xfirst_nios2_system|cpu|E_stw_data[20]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(20),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[20]~59_combout\,
	combout => \xfirst_nios2_system|cpu|E_stw_data[20]~4_combout\);

-- Location: LCFF_X31_Y18_N11
\xfirst_nios2_system|cpu|M_st_data[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[20]~10_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[20]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(20));

-- Location: LCCOMB_X29_Y18_N22
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~25_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(20),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~25_combout\);

-- Location: M4K_X13_Y13
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X25_Y17_N18
\xfirst_nios2_system|rsp_xbar_mux|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a52\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a20~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a52\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\);

-- Location: LCCOMB_X25_Y17_N8
\xfirst_nios2_system|rsp_xbar_mux|src_payload~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~41_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & \xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(20) & 
-- (((\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & \xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(20),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_mux|src_payload~20_combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~41_combout\);

-- Location: LCFF_X25_Y17_N9
\xfirst_nios2_system|cpu|i_readdata_d1[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~41_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(20));

-- Location: LCCOMB_X30_Y19_N24
\xfirst_nios2_system|cpu|F_iw[31]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	combout => \xfirst_nios2_system|cpu|F_iw[31]~19_combout\);

-- Location: LCFF_X30_Y19_N25
\xfirst_nios2_system|cpu|D_iw[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[31]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(31));

-- Location: LCCOMB_X29_Y19_N16
\xfirst_nios2_system|cpu|D_src1_hazard_W~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|W_dst_regnum\(4),
	datac => \xfirst_nios2_system|cpu|W_wr_dst_reg~regout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(31),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_W~0_combout\);

-- Location: LCCOMB_X29_Y19_N10
\xfirst_nios2_system|cpu|D_src1_hazard_W\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~2_combout\,
	datab => \xfirst_nios2_system|cpu|D_src1_hazard_W~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_src1_hazard_W~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_a_not_src~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\);

-- Location: LCCOMB_X29_Y20_N12
\xfirst_nios2_system|cpu|E_src1_prelim[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(17),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[17]~17_combout\);

-- Location: LCFF_X29_Y20_N13
\xfirst_nios2_system|cpu|E_src1_prelim[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[17]~17_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(17));

-- Location: LCCOMB_X35_Y20_N12
\xfirst_nios2_system|cpu|M_mul_src1[17]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1_prelim\(17),
	datad => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\);

-- Location: LCCOMB_X30_Y20_N24
\xfirst_nios2_system|cpu|E_alu_result[17]~76\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2[17]~31_combout\,
	datab => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|M_mul_src1[17]~1_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[17]~76_combout\);

-- Location: LCCOMB_X30_Y20_N0
\xfirst_nios2_system|cpu|E_alu_result[17]~77\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[18]~36_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[17]~76_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[17]~77_combout\);

-- Location: LCFF_X30_Y20_N1
\xfirst_nios2_system|cpu|M_alu_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[17]~77_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(17));

-- Location: LCCOMB_X34_Y24_N22
\xfirst_nios2_system|cpu|M2_rot~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(1),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(17),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~31_combout\);

-- Location: LCFF_X34_Y24_N23
\xfirst_nios2_system|cpu|M2_rot[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(17));

-- Location: LCCOMB_X30_Y20_N14
\xfirst_nios2_system|cpu|M_shift_rot_result~63\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~62_combout\,
	datac => \xfirst_nios2_system|cpu|M2_rot\(17),
	datad => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~63_combout\);

-- Location: LCFF_X30_Y20_N15
\xfirst_nios2_system|cpu|M_shift_rot_result[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~63_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(17));

-- Location: LCCOMB_X30_Y20_N2
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~64\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(17),
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(17),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~64_combout\);

-- Location: LCCOMB_X30_Y17_N14
\xfirst_nios2_system|rsp_xbar_mux_001|src_payload~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~23_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(17)) # 
-- ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\ & \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\ & (((\xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\ & 
-- \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src1_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(17),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~23_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_001|src1_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~23_combout\);

-- Location: LCFF_X30_Y17_N15
\xfirst_nios2_system|cpu|d_readdata_d1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux_001|src_payload~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_readdata_d1\(17));

-- Location: LCCOMB_X30_Y20_N20
\xfirst_nios2_system|cpu|av_ld_byte2_data[1]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_ctrl_ld_signed~regout\,
	datab => \xfirst_nios2_system|cpu|d_readdata_d1\(17),
	datac => \xfirst_nios2_system|cpu|M_iw\(4),
	datad => \xfirst_nios2_system|cpu|av_sign_bit~2_combout\,
	combout => \xfirst_nios2_system|cpu|av_ld_byte2_data[1]~7_combout\);

-- Location: LCFF_X30_Y20_N21
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_byte2_data[1]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(17));

-- Location: LCCOMB_X30_Y20_N28
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(17),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~64_combout\,
	datac => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(17),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\);

-- Location: LCFF_X30_Y20_N29
\xfirst_nios2_system|cpu|W_wr_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(17));

-- Location: LCCOMB_X30_Y20_N8
\xfirst_nios2_system|cpu|E_src2_prelim[17]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(17),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[17]~17_combout\);

-- Location: LCFF_X30_Y20_N9
\xfirst_nios2_system|cpu|E_src2_prelim[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[17]~17_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(17));

-- Location: LCCOMB_X30_Y20_N18
\xfirst_nios2_system|cpu|E_stw_data[17]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[17]~65_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(17),
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	combout => \xfirst_nios2_system|cpu|E_stw_data[17]~7_combout\);

-- Location: LCFF_X27_Y20_N1
\xfirst_nios2_system|cpu|M_st_data[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[17]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|E_stw_data[17]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|E_iw\(4),
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(17));

-- Location: LCCOMB_X27_Y20_N12
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~31_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(17),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~31_combout\);

-- Location: LCCOMB_X25_Y17_N30
\xfirst_nios2_system|rsp_xbar_mux|src_payload~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a51\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a19~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a51\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\);

-- Location: LCCOMB_X25_Y17_N26
\xfirst_nios2_system|rsp_xbar_mux|src_payload~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~42_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\) # ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(19))))) # (!\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(19),
	datad => \xfirst_nios2_system|rsp_xbar_mux|src_payload~21_combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~42_combout\);

-- Location: LCFF_X25_Y17_N27
\xfirst_nios2_system|cpu|i_readdata_d1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~42_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(19));

-- Location: LCCOMB_X38_Y20_N28
\xfirst_nios2_system|cpu|F_iw[18]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[18]~26_combout\);

-- Location: LCFF_X38_Y20_N29
\xfirst_nios2_system|cpu|D_iw[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[18]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(18));

-- Location: LCCOMB_X28_Y19_N28
\xfirst_nios2_system|cpu|D_dst_regnum[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_dst_regnum[4]~3_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(18),
	datad => \xfirst_nios2_system|cpu|D_iw\(23),
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[1]~4_combout\);

-- Location: LCCOMB_X40_Y19_N26
\xfirst_nios2_system|cpu|D_dst_regnum[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(5),
	datab => \xfirst_nios2_system|cpu|D_dst_regnum[1]~4_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[1]~9_combout\);

-- Location: LCFF_X40_Y19_N27
\xfirst_nios2_system|cpu|E_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_dst_regnum[1]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_dst_regnum\(1));

-- Location: LCFF_X28_Y19_N27
\xfirst_nios2_system|cpu|M_dst_regnum[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_dst_regnum\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_dst_regnum\(1));

-- Location: LCCOMB_X28_Y21_N18
\xfirst_nios2_system|cpu|E_src2_prelim[10]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_wr_data\(10),
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[10]~11_combout\);

-- Location: LCFF_X28_Y21_N19
\xfirst_nios2_system|cpu|E_src2_prelim[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[10]~11_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(10));

-- Location: LCCOMB_X36_Y21_N0
\xfirst_nios2_system|cpu|M_mul_src2[10]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src2[10]~21_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(10),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[10]~17_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[10]~10_combout\);

-- Location: LCCOMB_X36_Y21_N2
\xfirst_nios2_system|cpu|E_alu_result[10]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src2[10]~10_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|E_src1[10]~5_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[10]~17_combout\);

-- Location: LCCOMB_X36_Y21_N8
\xfirst_nios2_system|cpu|E_alu_result[10]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_extra_pc\(8),
	datab => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[11]~22_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[10]~16_combout\);

-- Location: LCCOMB_X36_Y21_N18
\xfirst_nios2_system|cpu|E_alu_result[10]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[10]~17_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[10]~16_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[10]~18_combout\);

-- Location: LCFF_X36_Y21_N19
\xfirst_nios2_system|cpu|M_alu_result[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[10]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(10));

-- Location: LCCOMB_X35_Y17_N12
\xfirst_nios2_system|cmd_xbar_mux|src_data[46]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(46) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & ((\xfirst_nios2_system|cpu|ic_fill_line\(5)) # ((\xfirst_nios2_system|cpu|M_alu_result\(10) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))))) # 
-- (!\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & (\xfirst_nios2_system|cpu|M_alu_result\(10) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(10),
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(5),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(46));

-- Location: LCFF_X35_Y17_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8));

-- Location: LCCOMB_X30_Y17_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~30_combout\);

-- Location: LCFF_X30_Y17_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(18));

-- Location: LCCOMB_X30_Y17_N26
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\ = \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(18),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\);

-- Location: LCFF_X30_Y17_N27
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[18]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(18));

-- Location: M4K_X52_Y12
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y17_N28
\xfirst_nios2_system|rsp_xbar_mux|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a50\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a18~portadataout\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a50\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\);

-- Location: LCCOMB_X30_Y17_N18
\xfirst_nios2_system|rsp_xbar_mux|src_payload~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_payload~43_combout\ = (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & ((\xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & 
-- (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(18) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(18),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_payload~22_combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_payload~43_combout\);

-- Location: LCFF_X30_Y17_N19
\xfirst_nios2_system|cpu|i_readdata_d1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_payload~43_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(18));

-- Location: LCCOMB_X27_Y19_N0
\xfirst_nios2_system|cpu|F_iw[19]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19),
	combout => \xfirst_nios2_system|cpu|F_iw[19]~25_combout\);

-- Location: LCFF_X27_Y19_N1
\xfirst_nios2_system|cpu|D_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[19]~25_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(19));

-- Location: LCCOMB_X27_Y19_N30
\xfirst_nios2_system|cpu|D_dst_regnum[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(24),
	datab => \xfirst_nios2_system|cpu|D_iw\(19),
	datac => \xfirst_nios2_system|cpu|D_dst_regnum[4]~3_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[2]~8_combout\);

-- Location: LCCOMB_X27_Y19_N26
\xfirst_nios2_system|cpu|D_wr_dst_reg~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_dst_regnum[2]~8_combout\,
	datac => \xfirst_nios2_system|cpu|D_dst_regnum[0]~6_combout\,
	datad => \xfirst_nios2_system|cpu|D_dst_regnum[3]~7_combout\,
	combout => \xfirst_nios2_system|cpu|D_wr_dst_reg~35_combout\);

-- Location: LCCOMB_X40_Y19_N14
\xfirst_nios2_system|cpu|D_wr_dst_reg~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_wr_dst_reg~20_combout\,
	datab => \xfirst_nios2_system|cpu|D_issue~regout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	combout => \xfirst_nios2_system|cpu|D_wr_dst_reg~39_combout\);

-- Location: LCCOMB_X40_Y19_N16
\xfirst_nios2_system|cpu|D_wr_dst_reg~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_dst_regnum[4]~5_combout\,
	datab => \xfirst_nios2_system|cpu|D_wr_dst_reg~35_combout\,
	datac => \xfirst_nios2_system|cpu|D_wr_dst_reg~39_combout\,
	datad => \xfirst_nios2_system|cpu|D_dst_regnum[1]~9_combout\,
	combout => \xfirst_nios2_system|cpu|D_wr_dst_reg~36_combout\);

-- Location: LCFF_X40_Y19_N17
\xfirst_nios2_system|cpu|E_wr_dst_reg_from_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_wr_dst_reg~36_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_wr_dst_reg_from_D~regout\);

-- Location: LCCOMB_X30_Y19_N0
\xfirst_nios2_system|cpu|E_wr_dst_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	datab => \xfirst_nios2_system|cpu|E_hbreak_req~combout\,
	datad => \xfirst_nios2_system|cpu|E_wr_dst_reg_from_D~regout\,
	combout => \xfirst_nios2_system|cpu|E_wr_dst_reg~0_combout\);

-- Location: LCFF_X30_Y19_N1
\xfirst_nios2_system|cpu|M_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_wr_dst_reg~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_wr_dst_reg~regout\);

-- Location: LCCOMB_X29_Y19_N8
\xfirst_nios2_system|cpu|W_wr_dst_reg~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_wr_dst_reg~regout\,
	combout => \xfirst_nios2_system|cpu|W_wr_dst_reg~0_combout\);

-- Location: LCFF_X29_Y19_N9
\xfirst_nios2_system|cpu|W_wr_dst_reg\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|W_wr_dst_reg~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_dst_reg~regout\);

-- Location: LCCOMB_X29_Y19_N18
\xfirst_nios2_system|cpu|D_src2_hazard_W~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|W_wr_dst_reg~regout\,
	datac => \xfirst_nios2_system|cpu|W_dst_regnum\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(26),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_W~0_combout\);

-- Location: LCCOMB_X28_Y19_N20
\xfirst_nios2_system|cpu|F_iw[22]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[22]~1_combout\);

-- Location: LCFF_X28_Y19_N21
\xfirst_nios2_system|cpu|D_iw[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[22]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(22));

-- Location: LCCOMB_X28_Y19_N4
\xfirst_nios2_system|cpu|D_src2_hazard_W~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|W_dst_regnum\(0),
	datab => \xfirst_nios2_system|cpu|D_iw\(23),
	datac => \xfirst_nios2_system|cpu|W_dst_regnum\(1),
	datad => \xfirst_nios2_system|cpu|D_iw\(22),
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_W~1_combout\);

-- Location: LCCOMB_X28_Y19_N16
\xfirst_nios2_system|cpu|D_src2_hazard_W\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_W~2_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_src2_hazard_W~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\);

-- Location: LCCOMB_X28_Y22_N14
\xfirst_nios2_system|cpu|E_src2_prelim[3]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3),
	datab => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	datad => \xfirst_nios2_system|cpu|W_wr_data\(3),
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[3]~4_combout\);

-- Location: LCFF_X28_Y22_N15
\xfirst_nios2_system|cpu|E_src2_prelim[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[3]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(3));

-- Location: LCCOMB_X29_Y22_N2
\xfirst_nios2_system|cpu|M_mul_src2[3]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~25_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(3),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\);

-- Location: LCCOMB_X37_Y23_N18
\xfirst_nios2_system|cpu|Add12~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	cin => \xfirst_nios2_system|cpu|Add12~8\,
	combout => \xfirst_nios2_system|cpu|Add12~9_combout\);

-- Location: LCFF_X37_Y23_N19
\xfirst_nios2_system|cpu|M_rot_rn[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Add12~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_rn\(4));

-- Location: LCCOMB_X35_Y24_N0
\xfirst_nios2_system|cpu|M2_rot~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(4),
	datab => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	datad => \xfirst_nios2_system|cpu|Mn_rot_step2\(20),
	combout => \xfirst_nios2_system|cpu|M2_rot~13_combout\);

-- Location: LCFF_X35_Y24_N1
\xfirst_nios2_system|cpu|M2_rot[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(4));

-- Location: LCCOMB_X36_Y23_N10
\xfirst_nios2_system|cpu|M_shift_rot_result~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_shift_rot_result~26_combout\,
	datab => \xfirst_nios2_system|cpu|M2_rot\(4),
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~27_combout\);

-- Location: LCFF_X35_Y19_N19
\xfirst_nios2_system|cpu|M_shift_rot_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(4));

-- Location: LCCOMB_X35_Y19_N18
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(4),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~28_combout\);

-- Location: LCFF_X37_Y19_N9
\xfirst_nios2_system|cpu|M_mul_result[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_mul_result[4]~40_combout\,
	sdata => \xfirst_nios2_system|cpu|M_mul_partial_prod\(4),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|ALT_INV_M_mul_stall_d3~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_mul_result\(4));

-- Location: LCCOMB_X32_Y23_N4
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(4),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~28_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_result\(4),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\);

-- Location: LCCOMB_X36_Y20_N26
\xfirst_nios2_system|cpu|D_src2_imm[4]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(10),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[4]~12_combout\);

-- Location: LCFF_X36_Y20_N27
\xfirst_nios2_system|cpu|E_src2_imm[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[4]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(4));

-- Location: LCCOMB_X32_Y23_N14
\xfirst_nios2_system|cpu|M_mul_src2[4]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datab => \xfirst_nios2_system|cpu|E_src2_imm\(4),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[4]~24_combout\);

-- Location: LCCOMB_X32_Y23_N0
\xfirst_nios2_system|cpu|E_src2_prelim[4]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(4),
	datad => \xfirst_nios2_system|cpu|D_src2_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src2_prelim[4]~5_combout\);

-- Location: LCFF_X32_Y23_N1
\xfirst_nios2_system|cpu|E_src2_prelim[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src2_prelim[4]~5_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src2_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_prelim\(4));

-- Location: LCCOMB_X32_Y23_N10
\xfirst_nios2_system|cpu|M_mul_src2[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[4]~29_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[4]~24_combout\,
	datad => \xfirst_nios2_system|cpu|E_src2_prelim\(4),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\);

-- Location: LCCOMB_X37_Y23_N4
\xfirst_nios2_system|cpu|E_rot_pass1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[4]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[3]~3_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_left~regout\,
	combout => \xfirst_nios2_system|cpu|E_rot_pass1~0_combout\);

-- Location: LCCOMB_X37_Y23_N28
\xfirst_nios2_system|cpu|E_rot_pass1~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_ctrl_rot~regout\,
	datac => \xfirst_nios2_system|cpu|E_rot_pass1~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_rot_pass1~1_combout\);

-- Location: LCFF_X37_Y23_N29
\xfirst_nios2_system|cpu|M_rot_pass1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_rot_pass1~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_pass1~regout\);

-- Location: LCCOMB_X36_Y23_N18
\xfirst_nios2_system|cpu|M_shift_rot_result~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_mask\(5),
	datab => \xfirst_nios2_system|cpu|M_rot_pass1~regout\,
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill1~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~8_combout\);

-- Location: LCCOMB_X36_Y23_N26
\xfirst_nios2_system|cpu|M_shift_rot_result~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M2_rot\(13),
	datac => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~8_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~9_combout\);

-- Location: LCFF_X36_Y23_N27
\xfirst_nios2_system|cpu|M_shift_rot_result[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_result~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(13));

-- Location: LCFF_X30_Y18_N17
\xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div[13]~13_combout\,
	sdata => \xfirst_nios2_system|cpu|av_fill_bit~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(13));

-- Location: LCCOMB_X32_Y19_N26
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_alu_result\(13),
	datad => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(13),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~10_combout\);

-- Location: LCCOMB_X32_Y19_N28
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(13),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(13),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~10_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\);

-- Location: LCFF_X32_Y19_N29
\xfirst_nios2_system|cpu|W_wr_data[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|W_wr_data\(13));

-- Location: LCCOMB_X35_Y21_N8
\xfirst_nios2_system|cpu|E_src1_prelim[13]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13),
	datab => \xfirst_nios2_system|cpu|W_wr_data\(13),
	datad => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[13]~14_combout\);

-- Location: LCFF_X35_Y21_N9
\xfirst_nios2_system|cpu|E_src1_prelim[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[13]~14_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(13));

-- Location: LCCOMB_X35_Y21_N2
\xfirst_nios2_system|cpu|E_src1[13]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src1_prelim\(13),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[13]~11_combout\,
	combout => \xfirst_nios2_system|cpu|E_src1[13]~2_combout\);

-- Location: LCCOMB_X35_Y21_N4
\xfirst_nios2_system|cpu|E_pc[11]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(11),
	combout => \xfirst_nios2_system|cpu|E_pc[11]~feeder_combout\);

-- Location: LCFF_X35_Y21_N5
\xfirst_nios2_system|cpu|E_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[11]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(11));

-- Location: LCCOMB_X38_Y21_N26
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~29\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~28_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[13]~2_combout\,
	datac => \xfirst_nios2_system|cpu|E_pc\(11),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~29_combout\);

-- Location: LCFF_X38_Y21_N27
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[11]~29_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(11));

-- Location: LCCOMB_X38_Y21_N16
\xfirst_nios2_system|cpu|Add1~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(19),
	datab => \xfirst_nios2_system|cpu|D_pc_plus_one\(11),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add1~3\,
	combout => \xfirst_nios2_system|cpu|Add1~4_combout\,
	cout => \xfirst_nios2_system|cpu|Add1~5\);

-- Location: LCCOMB_X42_Y21_N30
\xfirst_nios2_system|cpu|F_pc_nxt[11]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[11]~22_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(11),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[11]~6_combout\);

-- Location: LCCOMB_X38_Y21_N2
\xfirst_nios2_system|cpu|F_pc_nxt[11]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(11),
	datac => \xfirst_nios2_system|cpu|Add1~4_combout\,
	datad => \xfirst_nios2_system|cpu|F_pc_nxt[11]~6_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[11]~7_combout\);

-- Location: LCFF_X38_Y21_N3
\xfirst_nios2_system|cpu|F_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_nxt[11]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(11));

-- Location: LCFF_X42_Y21_N31
\xfirst_nios2_system|cpu|D_pc[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(11),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(11));

-- Location: LCFF_X44_Y21_N7
\xfirst_nios2_system|cpu|ic_fill_tag[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(11),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_tag\(2));

-- Location: LCCOMB_X42_Y21_N24
\xfirst_nios2_system|cpu|F_pc_plus_one[12]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(12),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[11]~23\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[12]~24_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[12]~25\);

-- Location: LCCOMB_X36_Y24_N28
\xfirst_nios2_system|cpu|E_pc[12]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(12),
	combout => \xfirst_nios2_system|cpu|E_pc[12]~feeder_combout\);

-- Location: LCFF_X36_Y24_N29
\xfirst_nios2_system|cpu|E_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[12]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(12));

-- Location: LCCOMB_X38_Y23_N28
\xfirst_nios2_system|cpu|D_ctrl_exception~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_exception~0_combout\);

-- Location: LCCOMB_X38_Y23_N12
\xfirst_nios2_system|cpu|D_ctrl_exception~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_ctrl_exception~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_exception~1_combout\);

-- Location: LCFF_X38_Y23_N13
\xfirst_nios2_system|cpu|E_ctrl_exception\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_exception~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\);

-- Location: LCCOMB_X38_Y23_N2
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_extra_pc\(12),
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~30_combout\);

-- Location: LCCOMB_X36_Y24_N10
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~31\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~30_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[14]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~31_combout\);

-- Location: LCCOMB_X36_Y24_N0
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~32\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(18),
	datab => \xfirst_nios2_system|cpu|E_pc\(12),
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~31_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~32_combout\);

-- Location: LCFF_X36_Y24_N1
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[12]~32_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(12));

-- Location: LCCOMB_X44_Y21_N8
\xfirst_nios2_system|cpu|F_pc_nxt[12]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(12),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(12),
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[12]~8_combout\);

-- Location: LCFF_X42_Y21_N25
\xfirst_nios2_system|cpu|D_pc_plus_one[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[12]~24_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(12));

-- Location: LCCOMB_X38_Y21_N18
\xfirst_nios2_system|cpu|Add1~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(20),
	datab => \xfirst_nios2_system|cpu|D_pc_plus_one\(12),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|Add1~5\,
	combout => \xfirst_nios2_system|cpu|Add1~6_combout\,
	cout => \xfirst_nios2_system|cpu|Add1~7\);

-- Location: LCCOMB_X44_Y21_N2
\xfirst_nios2_system|cpu|F_pc_nxt[12]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[12]~24_combout\,
	datac => \xfirst_nios2_system|cpu|F_pc_nxt[12]~8_combout\,
	datad => \xfirst_nios2_system|cpu|Add1~6_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[12]~9_combout\);

-- Location: LCFF_X44_Y21_N3
\xfirst_nios2_system|cpu|F_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_nxt[12]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(12));

-- Location: LCFF_X44_Y21_N9
\xfirst_nios2_system|cpu|D_pc[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(12),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(12));

-- Location: LCFF_X44_Y21_N19
\xfirst_nios2_system|cpu|ic_fill_tag[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(12),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_tag\(3));

-- Location: LCCOMB_X40_Y21_N0
\xfirst_nios2_system|cpu|E_pc[13]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(13),
	combout => \xfirst_nios2_system|cpu|E_pc[13]~feeder_combout\);

-- Location: LCFF_X40_Y21_N1
\xfirst_nios2_system|cpu|E_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[13]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(13));

-- Location: LCFF_X40_Y21_N29
\xfirst_nios2_system|cpu|E_iw[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(19),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(19));

-- Location: LCCOMB_X40_Y21_N30
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~33\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_extra_pc\(13),
	datab => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~33_combout\);

-- Location: LCCOMB_X40_Y21_N28
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~34\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(19),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~33_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~34_combout\);

-- Location: LCCOMB_X40_Y21_N24
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~35\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_pc\(13),
	datac => \xfirst_nios2_system|cpu|E_src1[15]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~34_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~35_combout\);

-- Location: LCFF_X40_Y21_N25
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[13]~35_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(13));

-- Location: LCCOMB_X42_Y21_N26
\xfirst_nios2_system|cpu|F_pc_plus_one[13]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|F_pc\(13),
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[12]~25\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[13]~26_combout\,
	cout => \xfirst_nios2_system|cpu|F_pc_plus_one[13]~27\);

-- Location: LCCOMB_X44_Y21_N22
\xfirst_nios2_system|cpu|F_pc_nxt[13]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(13),
	datad => \xfirst_nios2_system|cpu|F_pc_plus_one[13]~26_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[13]~10_combout\);

-- Location: LCCOMB_X44_Y21_N28
\xfirst_nios2_system|cpu|F_pc_nxt[13]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add1~8_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(13),
	datac => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datad => \xfirst_nios2_system|cpu|F_pc_nxt[13]~10_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[13]~11_combout\);

-- Location: LCFF_X44_Y21_N29
\xfirst_nios2_system|cpu|F_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_nxt[13]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(13));

-- Location: LCFF_X44_Y21_N23
\xfirst_nios2_system|cpu|D_pc[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(13),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(13));

-- Location: LCFF_X44_Y21_N1
\xfirst_nios2_system|cpu|ic_fill_tag[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(13),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_tag\(4));

-- Location: LCCOMB_X44_Y21_N18
\xfirst_nios2_system|addr_router|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router|Equal1~0_combout\ = (\xfirst_nios2_system|cpu|ic_fill_tag\(5) & (!\xfirst_nios2_system|cpu|ic_fill_tag\(2) & (!\xfirst_nios2_system|cpu|ic_fill_tag\(3) & !\xfirst_nios2_system|cpu|ic_fill_tag\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_tag\(5),
	datab => \xfirst_nios2_system|cpu|ic_fill_tag\(2),
	datac => \xfirst_nios2_system|cpu|ic_fill_tag\(3),
	datad => \xfirst_nios2_system|cpu|ic_fill_tag\(4),
	combout => \xfirst_nios2_system|addr_router|Equal1~0_combout\);

-- Location: LCCOMB_X44_Y21_N16
\xfirst_nios2_system|addr_router|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router|Equal1~1_combout\ = (!\xfirst_nios2_system|cpu|ic_fill_tag\(1) & \xfirst_nios2_system|addr_router|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|ic_fill_tag\(1),
	datad => \xfirst_nios2_system|addr_router|Equal1~0_combout\,
	combout => \xfirst_nios2_system|addr_router|Equal1~1_combout\);

-- Location: LCCOMB_X43_Y17_N16
\xfirst_nios2_system|addr_router|Equal1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router|Equal1~5_combout\ = (!\xfirst_nios2_system|cpu|ic_fill_tag\(1) & (\xfirst_nios2_system|addr_router|Equal1~2_combout\ & (\xfirst_nios2_system|addr_router|Equal1~3_combout\ & 
-- \xfirst_nios2_system|addr_router|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_tag\(1),
	datab => \xfirst_nios2_system|addr_router|Equal1~2_combout\,
	datac => \xfirst_nios2_system|addr_router|Equal1~3_combout\,
	datad => \xfirst_nios2_system|addr_router|Equal1~0_combout\,
	combout => \xfirst_nios2_system|addr_router|Equal1~5_combout\);

-- Location: LCFF_X43_Y17_N17
\xfirst_nios2_system|limiter|last_channel[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|addr_router|Equal1~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|limiter|last_channel\(2));

-- Location: LCCOMB_X43_Y17_N18
\xfirst_nios2_system|cmd_xbar_demux|src2_valid~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|src2_valid~4_combout\ = (\xfirst_nios2_system|cpu|i_read~regout\ & ((\xfirst_nios2_system|limiter|last_channel\(2)) # (!\xfirst_nios2_system|limiter|has_pending_responses~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	datac => \xfirst_nios2_system|cpu|i_read~regout\,
	datad => \xfirst_nios2_system|limiter|last_channel\(2),
	combout => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~4_combout\);

-- Location: LCCOMB_X43_Y18_N18
\xfirst_nios2_system|cmd_xbar_mux_002|src_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|src_valid~0_combout\ = (\xfirst_nios2_system|addr_router|Equal1~4_combout\ & (\xfirst_nios2_system|addr_router|Equal1~1_combout\ & (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0) & 
-- \xfirst_nios2_system|cmd_xbar_demux|src2_valid~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router|Equal1~4_combout\,
	datab => \xfirst_nios2_system|addr_router|Equal1~1_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	datad => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~4_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|src_valid~0_combout\);

-- Location: LCCOMB_X43_Y18_N0
\xfirst_nios2_system|led_pio|always0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|always0~0_combout\ = (\xfirst_nios2_system|cpu|d_write~regout\ & (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1) & !\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_write~regout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|led_pio|always0~0_combout\);

-- Location: LCCOMB_X43_Y18_N30
\xfirst_nios2_system|led_pio|always0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|always0~1_combout\ = (\xfirst_nios2_system|led_pio|always0~0_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux_002|src_valid~0_combout\) # ((\xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_mux_002|src_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	datad => \xfirst_nios2_system|led_pio|always0~0_combout\,
	combout => \xfirst_nios2_system|led_pio|always0~1_combout\);

-- Location: LCCOMB_X43_Y18_N2
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~2_combout\ = (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0) & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0_combout\ & ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1)) # (!\xfirst_nios2_system|led_pio|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1),
	datab => \xfirst_nios2_system|led_pio|always0~1_combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0),
	datad => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[1]~0_combout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~2_combout\);

-- Location: LCFF_X43_Y18_N3
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0));

-- Location: LCCOMB_X43_Y18_N14
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\ = (\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\ & 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1) & (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0) $ (\xfirst_nios2_system|led_pio|always0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(0),
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|wait_latency_counter\(1),
	datad => \xfirst_nios2_system|led_pio|always0~1_combout\,
	combout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LCCOMB_X43_Y18_N10
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\ & 
-- !\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~0_combout\,
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: LCCOMB_X41_Y18_N26
\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~2_combout\ = (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~2_combout\);

-- Location: LCCOMB_X43_Y17_N20
\xfirst_nios2_system|addr_router|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router|Equal2~0_combout\ = (\xfirst_nios2_system|cpu|ic_fill_tag\(0) & (!\xfirst_nios2_system|cpu|ic_fill_tag\(1) & \xfirst_nios2_system|addr_router|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|ic_fill_tag\(0),
	datac => \xfirst_nios2_system|cpu|ic_fill_tag\(1),
	datad => \xfirst_nios2_system|addr_router|Equal1~0_combout\,
	combout => \xfirst_nios2_system|addr_router|Equal2~0_combout\);

-- Location: LCCOMB_X42_Y17_N22
\xfirst_nios2_system|cmd_xbar_demux|sink_ready~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|sink_ready~0_combout\ = (!\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\ & 
-- (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0) & \xfirst_nios2_system|addr_router|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datad => \xfirst_nios2_system|addr_router|Equal2~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux|sink_ready~0_combout\);

-- Location: LCCOMB_X41_Y18_N20
\xfirst_nios2_system|cmd_xbar_demux|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|WideOr0~0_combout\ = (\xfirst_nios2_system|cmd_xbar_demux|sink_ready~0_combout\) # ((\xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~2_combout\ & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\,
	datab => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~2_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux|sink_ready~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~0_combout\);

-- Location: LCCOMB_X43_Y17_N30
\xfirst_nios2_system|cmd_xbar_demux|WideOr0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\ = (\xfirst_nios2_system|cmd_xbar_demux|WideOr0~0_combout\) # ((\xfirst_nios2_system|addr_router|Equal1~5_combout\ & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1_combout\ & \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router|Equal1~5_combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg~1_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\);

-- Location: LCCOMB_X44_Y17_N2
\xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_req_accepted~0_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(0),
	datad => \xfirst_nios2_system|cpu|i_read~regout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: LCFF_X44_Y17_N3
\xfirst_nios2_system|cpu|ic_fill_ap_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(0));

-- Location: LCCOMB_X44_Y17_N6
\xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(1),
	datab => \xfirst_nios2_system|cpu|ic_fill_req_accepted~1_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(2),
	datad => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(0),
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: LCFF_X44_Y17_N7
\xfirst_nios2_system|cpu|ic_fill_ap_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(2));

-- Location: LCCOMB_X44_Y17_N12
\xfirst_nios2_system|cpu|Add6~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(1),
	datab => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(0),
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(3),
	datad => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(2),
	combout => \xfirst_nios2_system|cpu|Add6~0_combout\);

-- Location: LCCOMB_X44_Y17_N4
\xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[3]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|i_read~regout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_req_accepted~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\,
	datad => \xfirst_nios2_system|cpu|Add6~0_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: LCFF_X44_Y17_N5
\xfirst_nios2_system|cpu|ic_fill_ap_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(3));

-- Location: LCCOMB_X44_Y17_N14
\xfirst_nios2_system|cpu|i_read_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|ic_fill_active~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_cnt\(3),
	combout => \xfirst_nios2_system|cpu|i_read_nxt~0_combout\);

-- Location: LCCOMB_X43_Y17_N14
\xfirst_nios2_system|cpu|i_read_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_req_accepted~2_combout\,
	datab => \xfirst_nios2_system|cpu|i_read_nxt~0_combout\,
	datac => \xfirst_nios2_system|cpu|i_read~regout\,
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	combout => \xfirst_nios2_system|cpu|i_read_nxt~1_combout\);

-- Location: LCFF_X43_Y17_N15
\xfirst_nios2_system|cpu|i_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|i_read_nxt~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_read~regout\);

-- Location: LCCOMB_X41_Y17_N26
\xfirst_nios2_system|rsp_xbar_mux|WideOr1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|WideOr1~combout\ = (\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\) # ((\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0) & \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|read_latency_shift_reg\(0),
	datac => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|WideOr1~combout\);

-- Location: LCFF_X41_Y17_N15
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\);

-- Location: LCCOMB_X41_Y17_N14
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\)))) # (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\);

-- Location: LCFF_X41_Y17_N31
\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\);

-- Location: LCCOMB_X41_Y17_N30
\xfirst_nios2_system|limiter|response_accepted~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|limiter|response_accepted~1_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|WideOr1~combout\ & ((\xfirst_nios2_system|limiter|response_accepted~0_combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\ & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|limiter|response_accepted~0_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|WideOr1~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]~regout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|limiter|response_accepted~1_combout\);

-- Location: LCCOMB_X43_Y17_N10
\xfirst_nios2_system|limiter|nonposted_cmd_accepted\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\ = (\xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\ & (\xfirst_nios2_system|cpu|i_read~regout\ & ((!\xfirst_nios2_system|limiter|suppress~0_combout\) # 
-- (!\xfirst_nios2_system|limiter|has_pending_responses~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\,
	datac => \xfirst_nios2_system|cpu|i_read~regout\,
	datad => \xfirst_nios2_system|limiter|suppress~0_combout\,
	combout => \xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\);

-- Location: LCCOMB_X41_Y17_N24
\xfirst_nios2_system|limiter|has_pending_responses~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|limiter|has_pending_responses~0_combout\ = (\xfirst_nios2_system|limiter|pending_response_count\(0) & (\xfirst_nios2_system|limiter|has_pending_responses~regout\ & ((\xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\) # 
-- (!\xfirst_nios2_system|limiter|response_accepted~1_combout\)))) # (!\xfirst_nios2_system|limiter|pending_response_count\(0) & ((\xfirst_nios2_system|limiter|has_pending_responses~regout\) # ((!\xfirst_nios2_system|limiter|response_accepted~1_combout\ & 
-- \xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|limiter|pending_response_count\(0),
	datab => \xfirst_nios2_system|limiter|response_accepted~1_combout\,
	datac => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	datad => \xfirst_nios2_system|limiter|nonposted_cmd_accepted~combout\,
	combout => \xfirst_nios2_system|limiter|has_pending_responses~0_combout\);

-- Location: LCFF_X41_Y17_N25
\xfirst_nios2_system|limiter|has_pending_responses\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|limiter|has_pending_responses~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|limiter|has_pending_responses~regout\);

-- Location: LCCOMB_X43_Y17_N8
\xfirst_nios2_system|limiter|save_dest_id~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|limiter|save_dest_id~0_combout\ = (\xfirst_nios2_system|cpu|i_read~regout\ & ((!\xfirst_nios2_system|limiter|suppress~0_combout\) # (!\xfirst_nios2_system|limiter|has_pending_responses~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|i_read~regout\,
	datac => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	datad => \xfirst_nios2_system|limiter|suppress~0_combout\,
	combout => \xfirst_nios2_system|limiter|save_dest_id~0_combout\);

-- Location: LCFF_X43_Y17_N25
\xfirst_nios2_system|limiter|last_channel[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|limiter|last_channel\(1));

-- Location: LCCOMB_X43_Y17_N2
\xfirst_nios2_system|limiter|suppress~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|limiter|suppress~0_combout\ = (\xfirst_nios2_system|addr_router|Equal1~5_combout\ & ((\xfirst_nios2_system|limiter|last_channel\(1)) # ((!\xfirst_nios2_system|limiter|last_channel\(2))))) # 
-- (!\xfirst_nios2_system|addr_router|Equal1~5_combout\ & ((\xfirst_nios2_system|limiter|last_channel\(2)) # (\xfirst_nios2_system|limiter|last_channel\(1) $ (!\xfirst_nios2_system|addr_router|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router|Equal1~5_combout\,
	datab => \xfirst_nios2_system|limiter|last_channel\(1),
	datac => \xfirst_nios2_system|limiter|last_channel\(2),
	datad => \xfirst_nios2_system|addr_router|Equal2~0_combout\,
	combout => \xfirst_nios2_system|limiter|suppress~0_combout\);

-- Location: LCCOMB_X43_Y17_N28
\xfirst_nios2_system|cpu|ic_fill_req_accepted~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \xfirst_nios2_system|limiter|suppress~0_combout\,
	datac => \xfirst_nios2_system|limiter|has_pending_responses~regout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_req_accepted~0_combout\);

-- Location: LCCOMB_X44_Y17_N8
\xfirst_nios2_system|cpu|ic_fill_req_accepted~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|ic_fill_req_accepted~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux|WideOr0~combout\,
	datad => \xfirst_nios2_system|cpu|i_read~regout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_req_accepted~1_combout\);

-- Location: LCCOMB_X44_Y17_N18
\xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(0),
	datab => \xfirst_nios2_system|cpu|D_pc\(1),
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(1),
	datad => \xfirst_nios2_system|cpu|ic_fill_req_accepted~1_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[1]~1_combout\);

-- Location: LCFF_X44_Y17_N19
\xfirst_nios2_system|cpu|ic_fill_ap_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_ap_offset_nxt[1]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_ap_offset[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(1));

-- Location: LCCOMB_X36_Y17_N0
\xfirst_nios2_system|led_pio|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|Equal0~0_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0) & ((\xfirst_nios2_system|cpu|ic_fill_ap_offset\(1)) # (\xfirst_nios2_system|cpu|ic_fill_ap_offset\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	datab => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(1),
	datac => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(0),
	combout => \xfirst_nios2_system|led_pio|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y23_N2
\xfirst_nios2_system|cpu|E_src1[2]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[2]~33_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(2),
	combout => \xfirst_nios2_system|cpu|E_src1[2]~13_combout\);

-- Location: LCCOMB_X35_Y22_N26
\xfirst_nios2_system|cpu|E_alu_result[2]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src2[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1[2]~13_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[2]~44_combout\);

-- Location: LCFF_X41_Y20_N11
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[0]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(0));

-- Location: LCFF_X42_Y21_N1
\xfirst_nios2_system|cpu|D_pc_plus_one[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[0]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(0));

-- Location: LCCOMB_X40_Y21_N12
\xfirst_nios2_system|cpu|D_extra_pc[0]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(21),
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(0),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(0),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[0]~14_combout\);

-- Location: LCFF_X40_Y21_N13
\xfirst_nios2_system|cpu|E_extra_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[0]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(0));

-- Location: LCCOMB_X36_Y22_N0
\xfirst_nios2_system|cpu|E_alu_result[2]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[3]~6_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[2]~43_combout\);

-- Location: LCCOMB_X35_Y22_N12
\xfirst_nios2_system|cpu|E_alu_result[2]~45\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[2]~44_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[2]~43_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[2]~45_combout\);

-- Location: LCFF_X35_Y22_N13
\xfirst_nios2_system|cpu|M_alu_result[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[2]~45_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(2));

-- Location: LCCOMB_X36_Y17_N18
\xfirst_nios2_system|led_pio|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|Equal0~1_combout\ = (\xfirst_nios2_system|led_pio|Equal0~0_combout\) # ((\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1) & ((\xfirst_nios2_system|cpu|M_alu_result\(3)) # (\xfirst_nios2_system|cpu|M_alu_result\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(3),
	datab => \xfirst_nios2_system|led_pio|Equal0~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_alu_result\(2),
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(1),
	combout => \xfirst_nios2_system|led_pio|Equal0~1_combout\);

-- Location: LCFF_X34_Y20_N17
\xfirst_nios2_system|cpu|M_st_data[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_st_data[17]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(1));

-- Location: LCFF_X38_Y17_N19
\xfirst_nios2_system|led_pio|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(1));

-- Location: LCCOMB_X37_Y17_N24
\xfirst_nios2_system|led_pio|readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(1) = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & \xfirst_nios2_system|led_pio|data_out\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datad => \xfirst_nios2_system|led_pio|data_out\(1),
	combout => \xfirst_nios2_system|led_pio|readdata\(1));

-- Location: LCFF_X37_Y17_N25
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(1));

-- Location: LCCOMB_X37_Y17_N14
\xfirst_nios2_system|rsp_xbar_mux|src_data[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~25_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(1)) # 
-- ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(1) & \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(1) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(1),
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(1),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~25_combout\);

-- Location: LCCOMB_X37_Y17_N16
\xfirst_nios2_system|rsp_xbar_mux|src_data[1]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~33_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[1]~25_combout\) # ((\xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~23_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~25_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~33_combout\);

-- Location: LCFF_X37_Y17_N17
\xfirst_nios2_system|cpu|i_readdata_d1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[1]~33_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(1));

-- Location: LCCOMB_X40_Y18_N10
\xfirst_nios2_system|cpu|F_iw[1]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[1]~6_combout\);

-- Location: LCFF_X40_Y18_N11
\xfirst_nios2_system|cpu|D_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[1]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(1));

-- Location: LCCOMB_X40_Y18_N24
\xfirst_nios2_system|cpu|D_ctrl_ld~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(4),
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_ctrl_ld~8_combout\);

-- Location: LCFF_X40_Y18_N25
\xfirst_nios2_system|cpu|E_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_ld~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_ld~regout\);

-- Location: LCCOMB_X42_Y18_N2
\xfirst_nios2_system|cpu|d_read_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_ld~regout\,
	datac => \xfirst_nios2_system|cpu|d_read~regout\,
	datad => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	combout => \xfirst_nios2_system|cpu|d_read_nxt~combout\);

-- Location: LCFF_X42_Y18_N3
\xfirst_nios2_system|cpu|d_read\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|d_read_nxt~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|d_read~regout\);

-- Location: LCCOMB_X42_Y18_N26
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\ = (!\xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\ & (\xfirst_nios2_system|cpu|d_read~regout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_data_master_translator|cpu_data_master_translator|read_accepted~regout\,
	datab => \xfirst_nios2_system|cpu|d_read~regout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\);

-- Location: LCCOMB_X44_Y18_N6
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\ & 
-- ((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\) # ((\xfirst_nios2_system|cpu|i_read~regout\ & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|i_read~regout\,
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|WideOr1~combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\);

-- Location: LCCOMB_X41_Y18_N22
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\) # 
-- ((!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\ & (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & 
-- \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0_combout\,
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\);

-- Location: LCFF_X41_Y18_N23
\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1));

-- Location: LCCOMB_X41_Y18_N8
\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~3_combout\ = (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\ & \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent|rf_source_valid~1_combout\,
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~3_combout\);

-- Location: LCFF_X41_Y18_N9
\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0));

-- Location: LCCOMB_X31_Y17_N0
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~26_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(3) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(3),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~26_combout\);

-- Location: M4K_X52_Y18
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X38_Y17_N6
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~30_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(1) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~30_combout\);

-- Location: LCFF_X38_Y17_N11
\xfirst_nios2_system|cpu|M_st_data[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[18]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(2));

-- Location: LCCOMB_X38_Y17_N10
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~28_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(2) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(2),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~28_combout\);

-- Location: LCCOMB_X33_Y17_N4
\xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a35\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a3~portadataout\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a35\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21_combout\);

-- Location: LCCOMB_X33_Y17_N0
\xfirst_nios2_system|rsp_xbar_mux|src_data[3]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~36_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[3]~28_combout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21_combout\ & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~28_combout\,
	datab => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~21_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~36_combout\);

-- Location: LCFF_X33_Y17_N1
\xfirst_nios2_system|cpu|i_readdata_d1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[3]~36_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(3));

-- Location: LCCOMB_X27_Y19_N20
\xfirst_nios2_system|cpu|F_iw[14]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	datac => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[14]~16_combout\);

-- Location: LCFF_X27_Y19_N21
\xfirst_nios2_system|cpu|D_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[14]~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(14));

-- Location: LCFF_X41_Y19_N7
\xfirst_nios2_system|cpu|E_iw[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(14),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(14));

-- Location: LCCOMB_X36_Y21_N30
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~22\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~21_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(14),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~22_combout\);

-- Location: LCCOMB_X36_Y21_N4
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~23\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_pc\(8),
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~22_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[10]~5_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~23_combout\);

-- Location: LCFF_X36_Y21_N5
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[8]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(8));

-- Location: LCCOMB_X41_Y21_N8
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(8),
	datab => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(8),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[5]~12_combout\);

-- Location: LCCOMB_X40_Y18_N4
\xfirst_nios2_system|cpu|F_iw[2]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[2]~10_combout\);

-- Location: LCFF_X40_Y18_N5
\xfirst_nios2_system|cpu|D_iw[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[2]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(2));

-- Location: LCCOMB_X36_Y20_N4
\xfirst_nios2_system|cpu|D_src2_imm[0]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(6),
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[0]~16_combout\);

-- Location: LCFF_X36_Y20_N25
\xfirst_nios2_system|cpu|E_src2_imm[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_src2_imm[0]~16_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(0));

-- Location: LCCOMB_X36_Y20_N24
\xfirst_nios2_system|cpu|M_mul_src2[0]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_imm\(0),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[0]~28_combout\);

-- Location: LCCOMB_X33_Y23_N0
\xfirst_nios2_system|cpu|M_mul_src2[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	datab => \xfirst_nios2_system|cpu|M_mul_src2[0]~28_combout\,
	datac => \xfirst_nios2_system|cpu|E_src2_prelim\(0),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\);

-- Location: LCCOMB_X37_Y23_N30
\xfirst_nios2_system|cpu|Add12~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_mul_src2[0]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot_right~regout\,
	combout => \xfirst_nios2_system|cpu|Add12~0_combout\);

-- Location: LCCOMB_X33_Y24_N26
\xfirst_nios2_system|cpu|M_rot_step1[28]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[27]~11_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[28]~12_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[28]~1_combout\);

-- Location: LCCOMB_X33_Y24_N16
\xfirst_nios2_system|cpu|M_rot_step1[26]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[25]~9_combout\,
	datab => \xfirst_nios2_system|cpu|Add12~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_mul_src1[26]~10_combout\,
	combout => \xfirst_nios2_system|cpu|M_rot_step1[26]~18_combout\);

-- Location: LCFF_X33_Y24_N27
\xfirst_nios2_system|cpu|M_rot_step1[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_rot_step1[28]~1_combout\,
	sdata => \xfirst_nios2_system|cpu|M_rot_step1[26]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|Add12~3_combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_rot_step1\(28));

-- Location: LCCOMB_X35_Y24_N2
\xfirst_nios2_system|cpu|Mn_rot_step2[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_step1\(0),
	datab => \xfirst_nios2_system|cpu|M_rot_step1\(28),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(2),
	combout => \xfirst_nios2_system|cpu|Mn_rot_step2[0]~0_combout\);

-- Location: LCFF_X35_Y24_N3
\xfirst_nios2_system|cpu|Mn_rot_step2[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|Mn_rot_step2[0]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|Mn_rot_step2[24]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|M_rot_rn\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|Mn_rot_step2\(0));

-- Location: LCCOMB_X35_Y24_N16
\xfirst_nios2_system|cpu|M2_rot~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Mn_rot_step2\(16),
	datab => \xfirst_nios2_system|cpu|Mn_rot_step2\(0),
	datad => \xfirst_nios2_system|cpu|M_rot_rn\(4),
	combout => \xfirst_nios2_system|cpu|M2_rot~0_combout\);

-- Location: LCFF_X35_Y24_N17
\xfirst_nios2_system|cpu|M2_rot[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M2_rot~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M2_rot\(0));

-- Location: LCCOMB_X35_Y23_N0
\xfirst_nios2_system|cpu|M_shift_rot_result~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_pass0~regout\,
	datab => \xfirst_nios2_system|cpu|M_rot_mask\(0),
	datac => \xfirst_nios2_system|cpu|M_rot_sel_fill0~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~0_combout\);

-- Location: LCCOMB_X35_Y23_N26
\xfirst_nios2_system|cpu|M_shift_rot_result~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_rot_fill_bit~regout\,
	datac => \xfirst_nios2_system|cpu|M2_rot\(0),
	datad => \xfirst_nios2_system|cpu|M_shift_rot_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_result~1_combout\);

-- Location: LCFF_X35_Y19_N9
\xfirst_nios2_system|cpu|M_shift_rot_result[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_shift_rot_result~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_result\(0));

-- Location: LCCOMB_X35_Y19_N10
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_data_aligned_or_div\(0),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_alu_result\(0),
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~2_combout\);

-- Location: LCCOMB_X35_Y19_N8
\xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_result\(0),
	datab => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[18]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_result\(0),
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~2_combout\,
	combout => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\);

-- Location: LCCOMB_X35_Y21_N18
\xfirst_nios2_system|cpu|E_src1_prelim[9]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src1_hazard_W~combout\,
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9),
	datad => \xfirst_nios2_system|cpu|W_wr_data\(9),
	combout => \xfirst_nios2_system|cpu|E_src1_prelim[9]~10_combout\);

-- Location: LCFF_X35_Y21_N19
\xfirst_nios2_system|cpu|E_src1_prelim[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_src1_prelim[9]~10_combout\,
	sdata => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => \xfirst_nios2_system|cpu|D_src1_hazard_M~combout\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_prelim\(9));

-- Location: LCCOMB_X35_Y21_N28
\xfirst_nios2_system|cpu|E_src1[9]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[9]~19_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(9),
	combout => \xfirst_nios2_system|cpu|E_src1[9]~6_combout\);

-- Location: LCCOMB_X40_Y21_N16
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(7),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~18_combout\);

-- Location: LCCOMB_X42_Y19_N22
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~19\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[9]~6_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~18_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~19_combout\);

-- Location: LCFF_X42_Y19_N15
\xfirst_nios2_system|cpu|D_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(7));

-- Location: LCFF_X42_Y19_N1
\xfirst_nios2_system|cpu|E_pc[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(7));

-- Location: LCCOMB_X42_Y19_N20
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(13),
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~19_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_pc\(7),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~20_combout\);

-- Location: LCFF_X42_Y19_N21
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[7]~20_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(7));

-- Location: LCCOMB_X42_Y19_N14
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(7),
	datac => \xfirst_nios2_system|cpu|D_pc\(7),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\);

-- Location: LCCOMB_X42_Y19_N8
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[7]~14_combout\,
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(7),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[4]~10_combout\);

-- Location: LCCOMB_X41_Y20_N14
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[2]~4_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[1]~14\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]~16\);

-- Location: LCCOMB_X41_Y20_N20
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[5]~10_combout\,
	datad => VCC,
	cin => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[4]~20\,
	combout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	cout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]~22\);

-- Location: LCFF_X41_Y20_N23
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[6]~23_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(6));

-- Location: LCFF_X42_Y21_N13
\xfirst_nios2_system|cpu|D_pc_plus_one[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[6]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(6));

-- Location: LCCOMB_X43_Y21_N0
\xfirst_nios2_system|cpu|D_extra_pc[6]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(21),
	datab => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(6),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(6),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[6]~7_combout\);

-- Location: LCFF_X43_Y21_N1
\xfirst_nios2_system|cpu|E_extra_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[6]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(6));

-- Location: LCCOMB_X43_Y20_N6
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(6),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~15_combout\);

-- Location: LCCOMB_X43_Y20_N10
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~16\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(12),
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~15_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~16_combout\);

-- Location: LCCOMB_X43_Y21_N4
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~17\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_pc\(6),
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~16_combout\,
	datad => \xfirst_nios2_system|cpu|E_src1[8]~7_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~17_combout\);

-- Location: LCFF_X43_Y21_N5
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[6]~17_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(6));

-- Location: LCCOMB_X43_Y21_N18
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(6),
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(6),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\);

-- Location: LCFF_X43_Y21_N19
\xfirst_nios2_system|cpu|F_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(6));

-- Location: LCFF_X43_Y21_N7
\xfirst_nios2_system|cpu|D_pc[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(6),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(6));

-- Location: LCCOMB_X43_Y19_N28
\xfirst_nios2_system|cpu|ic_tag_wraddress[3]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(3),
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell_combout\,
	datad => \xfirst_nios2_system|cpu|D_pc\(6),
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress[3]~2_combout\);

-- Location: LCFF_X35_Y17_N11
\xfirst_nios2_system|cpu|ic_fill_line[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|ic_tag_wraddress[3]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_line\(3));

-- Location: LCCOMB_X33_Y20_N30
\xfirst_nios2_system|cpu|F_iw[10]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[10]~28_combout\);

-- Location: LCFF_X33_Y20_N31
\xfirst_nios2_system|cpu|D_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[10]~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(10));

-- Location: LCFF_X43_Y20_N3
\xfirst_nios2_system|cpu|E_iw[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(10),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(10));

-- Location: LCFF_X42_Y21_N9
\xfirst_nios2_system|cpu|D_pc_plus_one[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[4]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(4));

-- Location: LCCOMB_X42_Y20_N30
\xfirst_nios2_system|cpu|D_extra_pc[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(4),
	datab => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(4),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[4]~9_combout\);

-- Location: LCFF_X42_Y20_N31
\xfirst_nios2_system|cpu|E_extra_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[4]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(4));

-- Location: LCCOMB_X43_Y20_N22
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_extra_pc\(4),
	datad => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~9_combout\);

-- Location: LCCOMB_X43_Y20_N2
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(10),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~9_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~10_combout\);

-- Location: LCCOMB_X43_Y20_N4
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[6]~9_combout\,
	datab => \xfirst_nios2_system|cpu|E_pc\(4),
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~10_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~11_combout\);

-- Location: LCFF_X43_Y20_N5
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[4]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(4));

-- Location: LCCOMB_X43_Y20_N16
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[4]~8_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(4),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\);

-- Location: LCCOMB_X43_Y20_N8
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(4),
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(4),
	datac => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\,
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\);

-- Location: LCFF_X43_Y20_N9
\xfirst_nios2_system|cpu|F_pc[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[1]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(4));

-- Location: LCFF_X41_Y20_N21
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[5]~21_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(5));

-- Location: LCCOMB_X43_Y21_N20
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(5),
	datab => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(5),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\);

-- Location: LCCOMB_X42_Y20_N2
\xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[5]~10_combout\,
	datab => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(5),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\);

-- Location: LCFF_X42_Y20_N3
\xfirst_nios2_system|cpu|F_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[2]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(5));

-- Location: LCFF_X43_Y21_N21
\xfirst_nios2_system|cpu|D_pc[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(5),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(5));

-- Location: LCCOMB_X43_Y21_N12
\xfirst_nios2_system|cpu|ic_tag_wraddress[2]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_line\(2),
	datad => \xfirst_nios2_system|cpu|D_pc\(5),
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress[2]~1_combout\);

-- Location: LCFF_X43_Y21_N13
\xfirst_nios2_system|cpu|ic_fill_line[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress[2]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_line\(2));

-- Location: LCCOMB_X38_Y20_N18
\xfirst_nios2_system|cpu|F_iw[3]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[3]~9_combout\);

-- Location: LCFF_X38_Y20_N19
\xfirst_nios2_system|cpu|D_iw[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[3]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(3));

-- Location: LCCOMB_X37_Y20_N20
\xfirst_nios2_system|cpu|Equal4~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|Equal4~0_combout\);

-- Location: LCCOMB_X38_Y20_N8
\xfirst_nios2_system|cpu|Equal4~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datac => \xfirst_nios2_system|cpu|Equal4~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(5),
	combout => \xfirst_nios2_system|cpu|Equal4~6_combout\);

-- Location: LCCOMB_X38_Y20_N10
\xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|Equal4~6_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~3_combout\);

-- Location: LCFF_X38_Y20_N11
\xfirst_nios2_system|cpu|E_ctrl_jmp_indirect\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_jmp_indirect~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_jmp_indirect~regout\);

-- Location: LCCOMB_X38_Y20_N4
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_jmp_direct~regout\,
	datab => \xfirst_nios2_system|cpu|E_hbreak_req~combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_jmp_indirect~regout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\);

-- Location: LCFF_X40_Y20_N29
\xfirst_nios2_system|cpu|E_iw[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(8),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(8));

-- Location: LCFF_X42_Y21_N5
\xfirst_nios2_system|cpu|D_pc_plus_one[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[2]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(2));

-- Location: LCCOMB_X42_Y20_N22
\xfirst_nios2_system|cpu|D_extra_pc[2]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(2),
	datab => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(2),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[2]~11_combout\);

-- Location: LCFF_X42_Y20_N23
\xfirst_nios2_system|cpu|E_extra_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[2]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(2));

-- Location: LCCOMB_X43_Y20_N28
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~42\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(2),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~42_combout\);

-- Location: LCCOMB_X38_Y17_N2
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~43\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(8),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~42_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~43_combout\);

-- Location: LCCOMB_X38_Y17_N16
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~44\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_pc\(2),
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~43_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1[4]~11_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~44_combout\);

-- Location: LCFF_X38_Y17_N17
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[2]~44_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(2));

-- Location: LCFF_X41_Y20_N15
\xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial[2]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(2));

-- Location: LCCOMB_X41_Y20_N0
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[2]~4_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(2),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\);

-- Location: LCCOMB_X41_Y20_N4
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(2),
	datac => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(2),
	datad => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\);

-- Location: LCFF_X41_Y20_N5
\xfirst_nios2_system|cpu|F_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[2]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(2));

-- Location: LCFF_X41_Y20_N1
\xfirst_nios2_system|cpu|D_pc[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(2),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(2));

-- Location: LCCOMB_X44_Y17_N26
\xfirst_nios2_system|cpu|ic_fill_initial_offset[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(2),
	combout => \xfirst_nios2_system|cpu|ic_fill_initial_offset[2]~feeder_combout\);

-- Location: LCFF_X44_Y17_N27
\xfirst_nios2_system|cpu|ic_fill_initial_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_initial_offset[2]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(2));

-- Location: LCFF_X44_Y19_N3
\xfirst_nios2_system|cpu|D_ic_fill_starting_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\);

-- Location: LCCOMB_X45_Y17_N22
\xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~1_combout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(2),
	datac => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\);

-- Location: LCCOMB_X41_Y17_N0
\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ = (\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & 
-- (!\xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\ & ((!\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\) # (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\)))) # 
-- (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\ & (((!\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\)) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datab => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datac => \xfirst_nios2_system|rsp_xbar_demux_001|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\);

-- Location: LCCOMB_X41_Y17_N28
\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|WideOr1~combout\ & 
-- (\xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\ & ((!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\) # 
-- (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|WideOr1~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]~regout\,
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~0_combout\,
	combout => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\);

-- Location: LCFF_X41_Y17_N29
\xfirst_nios2_system|cpu|i_readdatavalid_d1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\);

-- Location: LCCOMB_X45_Y17_N26
\xfirst_nios2_system|cpu|ic_fill_dp_offset_en~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datad => \xfirst_nios2_system|cpu|i_readdatavalid_d1~regout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_dp_offset_en~0_combout\);

-- Location: LCFF_X45_Y17_N23
\xfirst_nios2_system|cpu|ic_fill_dp_offset[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(2));

-- Location: LCCOMB_X38_Y20_N12
\xfirst_nios2_system|cpu|F_iw[12]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[12]~12_combout\);

-- Location: LCFF_X38_Y20_N13
\xfirst_nios2_system|cpu|D_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[12]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(12));

-- Location: LCCOMB_X41_Y22_N10
\xfirst_nios2_system|cpu|Equal4~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datac => \xfirst_nios2_system|cpu|D_iw\(12),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal4~4_combout\);

-- Location: LCCOMB_X37_Y20_N30
\xfirst_nios2_system|cpu|D_ctrl_logic~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(4),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_ctrl_logic~9_combout\);

-- Location: LCCOMB_X38_Y22_N18
\xfirst_nios2_system|cpu|D_ctrl_logic~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(0),
	datab => \xfirst_nios2_system|cpu|Equal4~4_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_logic~9_combout\,
	datad => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_logic~8_combout\);

-- Location: LCFF_X38_Y22_N19
\xfirst_nios2_system|cpu|E_ctrl_logic\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_logic~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\);

-- Location: LCCOMB_X31_Y22_N6
\xfirst_nios2_system|cpu|E_alu_result[14]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src2[14]~14_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1[14]~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[14]~7_combout\);

-- Location: LCCOMB_X38_Y22_N28
\xfirst_nios2_system|cpu|E_alu_result[14]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_extra_pc\(12),
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[14]~7_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[14]~8_combout\);

-- Location: LCCOMB_X35_Y18_N22
\xfirst_nios2_system|cpu|E_alu_result[14]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[15]~30_combout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result[14]~8_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[14]~9_combout\);

-- Location: LCFF_X35_Y18_N23
\xfirst_nios2_system|cpu|M_alu_result[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[14]~9_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(14));

-- Location: LCCOMB_X30_Y22_N20
\xfirst_nios2_system|cpu|D_src2_imm[16]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_src2_imm[15]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_unsigned_lo_imm16~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(6),
	combout => \xfirst_nios2_system|cpu|D_src2_imm[16]~1_combout\);

-- Location: LCFF_X30_Y22_N21
\xfirst_nios2_system|cpu|E_src2_imm[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[16]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(16));

-- Location: LCCOMB_X30_Y22_N18
\xfirst_nios2_system|cpu|E_src2[16]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_imm\(16),
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[16]~0_combout\);

-- Location: LCCOMB_X30_Y22_N28
\xfirst_nios2_system|cpu|E_src2[16]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[16]~5_combout\,
	datab => \xfirst_nios2_system|cpu|E_src2_prelim\(16),
	datac => \xfirst_nios2_system|cpu|E_src2[16]~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	combout => \xfirst_nios2_system|cpu|E_src2[16]~1_combout\);

-- Location: LCCOMB_X38_Y22_N4
\xfirst_nios2_system|cpu|E_alu_result[16]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_src1[16]~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datac => \xfirst_nios2_system|cpu|E_src2[16]~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_compare_op\(0),
	combout => \xfirst_nios2_system|cpu|E_alu_result[16]~1_combout\);

-- Location: LCFF_X44_Y21_N25
\xfirst_nios2_system|cpu|D_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(14),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(14));

-- Location: LCCOMB_X44_Y21_N24
\xfirst_nios2_system|cpu|F_pc_nxt[14]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(14),
	datab => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(14),
	datad => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[14]~0_combout\);

-- Location: LCCOMB_X44_Y21_N20
\xfirst_nios2_system|cpu|F_pc_nxt[14]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|Add1~10_combout\,
	datac => \xfirst_nios2_system|cpu|F_pc_plus_one[14]~28_combout\,
	datad => \xfirst_nios2_system|cpu|F_pc_nxt[14]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[14]~1_combout\);

-- Location: LCFF_X44_Y21_N21
\xfirst_nios2_system|cpu|F_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_nxt[14]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(14));

-- Location: LCCOMB_X42_Y21_N28
\xfirst_nios2_system|cpu|F_pc_plus_one[14]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|F_pc\(14),
	cin => \xfirst_nios2_system|cpu|F_pc_plus_one[13]~27\,
	combout => \xfirst_nios2_system|cpu|F_pc_plus_one[14]~28_combout\);

-- Location: LCFF_X42_Y21_N29
\xfirst_nios2_system|cpu|D_pc_plus_one[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[14]~28_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(14));

-- Location: LCFF_X42_Y21_N27
\xfirst_nios2_system|cpu|D_pc_plus_one[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[13]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(13));

-- Location: LCCOMB_X38_Y21_N22
\xfirst_nios2_system|cpu|Add1~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(14),
	cin => \xfirst_nios2_system|cpu|Add1~9\,
	combout => \xfirst_nios2_system|cpu|Add1~10_combout\);

-- Location: LCCOMB_X38_Y22_N2
\xfirst_nios2_system|cpu|D_extra_pc[14]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(21),
	datac => \xfirst_nios2_system|cpu|Add1~10_combout\,
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(14),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[14]~0_combout\);

-- Location: LCFF_X38_Y22_N3
\xfirst_nios2_system|cpu|E_extra_pc[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[14]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(14));

-- Location: LCCOMB_X38_Y22_N6
\xfirst_nios2_system|cpu|E_alu_result[16]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[16]~1_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(14),
	combout => \xfirst_nios2_system|cpu|E_alu_result[16]~2_combout\);

-- Location: LCCOMB_X35_Y18_N10
\xfirst_nios2_system|cpu|E_alu_result[16]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[17]~34_combout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[16]~2_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[16]~3_combout\);

-- Location: LCFF_X35_Y18_N11
\xfirst_nios2_system|cpu|M_alu_result[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[16]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(16));

-- Location: LCCOMB_X35_Y18_N2
\xfirst_nios2_system|addr_router_001|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router_001|Equal1~0_combout\ = (!\xfirst_nios2_system|cpu|M_alu_result\(13) & (!\xfirst_nios2_system|cpu|M_alu_result\(14) & (!\xfirst_nios2_system|cpu|M_alu_result\(15) & \xfirst_nios2_system|cpu|M_alu_result\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(13),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(14),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(15),
	datad => \xfirst_nios2_system|cpu|M_alu_result\(16),
	combout => \xfirst_nios2_system|addr_router_001|Equal1~0_combout\);

-- Location: LCCOMB_X43_Y19_N0
\xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\ = (!\xfirst_nios2_system|cpu|M_alu_result\(12) & (\xfirst_nios2_system|cpu|M_alu_result\(11) & (\xfirst_nios2_system|addr_router_001|Equal1~0_combout\ & 
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_alu_result\(12),
	datab => \xfirst_nios2_system|cpu|M_alu_result\(11),
	datac => \xfirst_nios2_system|addr_router_001|Equal1~0_combout\,
	datad => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\);

-- Location: LCCOMB_X44_Y20_N4
\xfirst_nios2_system|cmd_xbar_mux|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|arb|grant[0]~1_combout\ = (\xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\ & (((!\xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\ & \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(1))) # 
-- (!\xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src0_valid~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|src0_valid~0_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux|arb|top_priority_reg\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux|arb|grant[0]~1_combout\);

-- Location: LCFF_X42_Y17_N23
\xfirst_nios2_system|cmd_xbar_mux|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cmd_xbar_mux|arb|grant[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cmd_xbar_mux|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0));

-- Location: LCCOMB_X36_Y17_N6
\xfirst_nios2_system|cmd_xbar_mux|src_data[38]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(38) = (\xfirst_nios2_system|cpu|ic_fill_ap_offset\(0) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)) # ((\xfirst_nios2_system|cpu|M_alu_result\(2) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))))) 
-- # (!\xfirst_nios2_system|cpu|ic_fill_ap_offset\(0) & (((\xfirst_nios2_system|cpu|M_alu_result\(2) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_ap_offset\(0),
	datab => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(2),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(38));

-- Location: LCFF_X36_Y17_N7
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(0));

-- Location: LCCOMB_X32_Y17_N18
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y17_N22
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~7_combout\);

-- Location: LCFF_X29_Y17_N23
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(7));

-- Location: LCFF_X34_Y17_N31
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(7));

-- Location: LCCOMB_X34_Y17_N12
\xfirst_nios2_system|rsp_xbar_mux|src_data[7]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~31_combout\ = (\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(7) & ((\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\)))) # 
-- (!\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(7) & (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(7) & 
-- ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(7),
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(7),
	datac => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	datad => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~31_combout\);

-- Location: LCCOMB_X34_Y17_N2
\xfirst_nios2_system|rsp_xbar_mux|src_data[7]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~39_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[7]~31_combout\) # ((\xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17_combout\ & 
-- (\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~17_combout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~31_combout\,
	datac => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~39_combout\);

-- Location: LCFF_X34_Y17_N3
\xfirst_nios2_system|cpu|i_readdata_d1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[7]~39_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(7));

-- Location: LCCOMB_X28_Y19_N14
\xfirst_nios2_system|cpu|F_iw[17]~27\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[17]~27_combout\);

-- Location: LCFF_X28_Y19_N15
\xfirst_nios2_system|cpu|D_iw[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[17]~27_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(17));

-- Location: LCCOMB_X28_Y19_N24
\xfirst_nios2_system|cpu|D_dst_regnum[0]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(22),
	datab => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(17),
	datad => \xfirst_nios2_system|cpu|D_dst_regnum[4]~3_combout\,
	combout => \xfirst_nios2_system|cpu|D_dst_regnum[0]~6_combout\);

-- Location: LCFF_X28_Y19_N25
\xfirst_nios2_system|cpu|E_dst_regnum[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_dst_regnum[0]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_dst_regnum\(0));

-- Location: LCCOMB_X28_Y19_N22
\xfirst_nios2_system|cpu|D_src1_hazard_E~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(28),
	datab => \xfirst_nios2_system|cpu|D_iw\(27),
	datac => \xfirst_nios2_system|cpu|E_dst_regnum\(0),
	datad => \xfirst_nios2_system|cpu|E_dst_regnum\(1),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_E~0_combout\);

-- Location: LCCOMB_X27_Y19_N2
\xfirst_nios2_system|cpu|D_src1_hazard_E~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(30),
	datab => \xfirst_nios2_system|cpu|E_dst_regnum\(3),
	datac => \xfirst_nios2_system|cpu|E_dst_regnum\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(29),
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_E~1_combout\);

-- Location: LCCOMB_X30_Y19_N26
\xfirst_nios2_system|cpu|D_src1_hazard_E~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_src1_hazard_E~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_src1_hazard_E~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_a_not_src~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_E~2_combout\);

-- Location: LCCOMB_X30_Y19_N12
\xfirst_nios2_system|cpu|D_src1_hazard_E\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_dst_regnum\(4),
	datab => \xfirst_nios2_system|cpu|D_src1_hazard_E~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(31),
	datad => \xfirst_nios2_system|cpu|E_wr_dst_reg~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src1_hazard_E~combout\);

-- Location: LCFF_X30_Y19_N13
\xfirst_nios2_system|cpu|E_src1_hazard_M\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src1_hazard_E~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\);

-- Location: LCCOMB_X35_Y21_N6
\xfirst_nios2_system|cpu|E_src1[3]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[3]~31_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src1_prelim\(3),
	combout => \xfirst_nios2_system|cpu|E_src1[3]~12_combout\);

-- Location: LCCOMB_X41_Y21_N20
\xfirst_nios2_system|cpu|E_pc[1]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_pc\(1),
	combout => \xfirst_nios2_system|cpu|E_pc[1]~feeder_combout\);

-- Location: LCFF_X41_Y21_N21
\xfirst_nios2_system|cpu|E_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_pc[1]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_pc\(1));

-- Location: LCFF_X40_Y20_N3
\xfirst_nios2_system|cpu|E_iw[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(7));

-- Location: LCCOMB_X40_Y21_N20
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~39\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(1),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~39_combout\);

-- Location: LCCOMB_X40_Y21_N14
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~40\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_iw\(7),
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~39_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~40_combout\);

-- Location: LCCOMB_X41_Y21_N24
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~41\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|E_src1[3]~12_combout\,
	datac => \xfirst_nios2_system|cpu|E_pc\(1),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~40_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~41_combout\);

-- Location: LCFF_X41_Y21_N25
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[1]~41_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(1));

-- Location: LCCOMB_X41_Y21_N14
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(1),
	datab => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~2_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(1),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\);

-- Location: LCFF_X41_Y21_N15
\xfirst_nios2_system|cpu|F_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[1]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(1));

-- Location: LCFF_X41_Y21_N3
\xfirst_nios2_system|cpu|D_pc[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(1));

-- Location: LCFF_X44_Y17_N1
\xfirst_nios2_system|cpu|ic_fill_initial_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(1));

-- Location: LCCOMB_X45_Y17_N4
\xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(1),
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(1),
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(0),
	combout => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\);

-- Location: LCFF_X45_Y17_N5
\xfirst_nios2_system|cpu|ic_fill_dp_offset[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(1));

-- Location: LCCOMB_X33_Y20_N20
\xfirst_nios2_system|cpu|F_iw[15]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15),
	datad => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[15]~14_combout\);

-- Location: LCFF_X33_Y20_N21
\xfirst_nios2_system|cpu|D_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[15]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(15));

-- Location: LCFF_X41_Y19_N11
\xfirst_nios2_system|cpu|E_iw[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(15),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(15));

-- Location: LCFF_X41_Y19_N21
\xfirst_nios2_system|cpu|E_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(13),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(13));

-- Location: LCCOMB_X41_Y19_N6
\xfirst_nios2_system|cpu|E_hbreak_req~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(16),
	datab => \xfirst_nios2_system|cpu|E_iw\(15),
	datac => \xfirst_nios2_system|cpu|E_iw\(14),
	datad => \xfirst_nios2_system|cpu|E_iw\(13),
	combout => \xfirst_nios2_system|cpu|E_hbreak_req~0_combout\);

-- Location: LCCOMB_X40_Y19_N6
\xfirst_nios2_system|cpu|E_hbreak_req\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_op_eret~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_valid~0_combout\,
	datac => \xfirst_nios2_system|cpu|hbreak_req~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_hbreak_req~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_hbreak_req~combout\);

-- Location: LCCOMB_X38_Y20_N6
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_jmp_indirect~regout\,
	datad => \xfirst_nios2_system|cpu|E_hbreak_req~combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\);

-- Location: LCCOMB_X37_Y21_N6
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~24\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_extra_pc\(10),
	datac => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~24_combout\);

-- Location: LCCOMB_X37_Y21_N0
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~25\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src1[12]~3_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~24_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~25_combout\);

-- Location: LCFF_X41_Y19_N25
\xfirst_nios2_system|cpu|E_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(16),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(16));

-- Location: LCCOMB_X38_Y21_N28
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~26\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_pc\(10),
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~25_combout\,
	datad => \xfirst_nios2_system|cpu|E_iw\(16),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~26_combout\);

-- Location: LCFF_X38_Y21_N29
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[10]~26_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(10));

-- Location: LCCOMB_X38_Y21_N8
\xfirst_nios2_system|cpu|F_pc_nxt[10]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	datab => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_pc\(10),
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(10),
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[10]~4_combout\);

-- Location: LCCOMB_X38_Y21_N24
\xfirst_nios2_system|cpu|F_pc_nxt[10]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc_plus_one[10]~20_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc_nxt[10]~4_combout\,
	datac => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datad => \xfirst_nios2_system|cpu|Add1~2_combout\,
	combout => \xfirst_nios2_system|cpu|F_pc_nxt[10]~5_combout\);

-- Location: LCFF_X38_Y21_N25
\xfirst_nios2_system|cpu|F_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_nxt[10]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(10));

-- Location: LCFF_X38_Y21_N9
\xfirst_nios2_system|cpu|D_pc[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(10),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(10));

-- Location: LCFF_X44_Y21_N17
\xfirst_nios2_system|cpu|ic_fill_tag[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(10),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_tag\(1));

-- Location: LCCOMB_X43_Y17_N12
\xfirst_nios2_system|addr_router|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router|Equal1~4_combout\ = (\xfirst_nios2_system|addr_router|Equal1~2_combout\ & \xfirst_nios2_system|addr_router|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|addr_router|Equal1~2_combout\,
	datad => \xfirst_nios2_system|addr_router|Equal1~3_combout\,
	combout => \xfirst_nios2_system|addr_router|Equal1~4_combout\);

-- Location: LCCOMB_X43_Y18_N22
\xfirst_nios2_system|cmd_xbar_demux|src2_valid~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\ = (\xfirst_nios2_system|addr_router|Equal1~0_combout\ & (!\xfirst_nios2_system|cpu|ic_fill_tag\(1) & (\xfirst_nios2_system|cmd_xbar_demux|src2_valid~4_combout\ & 
-- \xfirst_nios2_system|addr_router|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router|Equal1~0_combout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_tag\(1),
	datac => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~4_combout\,
	datad => \xfirst_nios2_system|addr_router|Equal1~4_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\);

-- Location: LCCOMB_X46_Y18_N26
\xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[0]~1_combout\ = (\xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\ & (((!\xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\ & 
-- \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(1))) # (!\xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(0),
	datab => \xfirst_nios2_system|cmd_xbar_demux|src2_valid~5_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux_001|src2_valid~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_002|arb|top_priority_reg\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[0]~1_combout\);

-- Location: LCFF_X46_Y18_N27
\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_002|arb|grant[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux_002|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0));

-- Location: LCFF_X45_Y18_N5
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\);

-- Location: LCCOMB_X45_Y18_N4
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- ((\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\))) # (!\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (\xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_002|saved_grant\(0),
	datac => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]~regout\,
	datad => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	combout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\);

-- Location: LCFF_X45_Y18_N29
\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\);

-- Location: LCCOMB_X45_Y18_N20
\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ = (\xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & 
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|led_pio_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\);

-- Location: LCCOMB_X27_Y16_N2
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~21\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~21_combout\);

-- Location: LCFF_X27_Y16_N3
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(6));

-- Location: LCFF_X34_Y17_N27
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(6),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X38_Y17_N4
\xfirst_nios2_system|led_pio|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|data_out[6]~feeder_combout\ = \xfirst_nios2_system|cpu|M_st_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_st_data\(6),
	combout => \xfirst_nios2_system|led_pio|data_out[6]~feeder_combout\);

-- Location: LCFF_X38_Y17_N5
\xfirst_nios2_system|led_pio|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|data_out[6]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(6));

-- Location: LCCOMB_X42_Y18_N0
\xfirst_nios2_system|led_pio|readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(6) = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & \xfirst_nios2_system|led_pio|data_out\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datad => \xfirst_nios2_system|led_pio|data_out\(6),
	combout => \xfirst_nios2_system|led_pio|readdata\(6));

-- Location: LCFF_X42_Y18_N1
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(6),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(6));

-- Location: LCCOMB_X34_Y17_N26
\xfirst_nios2_system|rsp_xbar_mux|src_data[6]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~30_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(6)) # 
-- ((\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(6))))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- (\xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\ & ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	datac => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(6),
	datad => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(6),
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~30_combout\);

-- Location: LCCOMB_X38_Y17_N8
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~0_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(0) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(0),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~0_combout\);

-- Location: LCCOMB_X27_Y20_N24
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~22_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & \xfirst_nios2_system|cpu|M_st_data\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu|M_st_data\(5),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~22_combout\);

-- Location: LCCOMB_X28_Y21_N26
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~20_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(6) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_st_data\(6),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~20_combout\);

-- Location: LCFF_X38_Y17_N21
\xfirst_nios2_system|cpu|M_st_data[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[15]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(7));

-- Location: LCCOMB_X38_Y17_N20
\xfirst_nios2_system|cmd_xbar_mux_001|src_payload~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~6_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(7) & \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_st_data\(7),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_payload~6_combout\);

-- Location: M4K_X52_Y22
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X34_Y17_N14
\xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a38\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a38\,
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a6~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18_combout\);

-- Location: LCCOMB_X34_Y17_N8
\xfirst_nios2_system|rsp_xbar_mux|src_data[6]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~38_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[6]~30_combout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18_combout\ & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~30_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~18_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~38_combout\);

-- Location: LCFF_X34_Y17_N9
\xfirst_nios2_system|cpu|i_readdata_d1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[6]~38_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(6));

-- Location: LCCOMB_X40_Y18_N30
\xfirst_nios2_system|cpu|F_iw[6]~18\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[6]~18_combout\);

-- Location: LCFF_X40_Y18_N31
\xfirst_nios2_system|cpu|D_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[6]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(6));

-- Location: LCFF_X40_Y20_N25
\xfirst_nios2_system|cpu|E_iw[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(6),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(6));

-- Location: LCCOMB_X40_Y21_N18
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~36\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_exception~regout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(0),
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~36_combout\);

-- Location: LCCOMB_X41_Y21_N6
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~37\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~1_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_src1[2]~13_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~36_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~37_combout\);

-- Location: LCCOMB_X41_Y21_N30
\xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~38\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_pc\(0),
	datab => \xfirst_nios2_system|cpu|E_iw\(6),
	datac => \xfirst_nios2_system|cpu|M_pipe_flush_waddr[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~37_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~38_combout\);

-- Location: LCFF_X41_Y21_N31
\xfirst_nios2_system|cpu|M_pipe_flush_waddr[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_waddr_nxt[0]~38_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(0));

-- Location: LCCOMB_X41_Y21_N26
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_waddr\(0),
	datac => \xfirst_nios2_system|cpu|D_pc\(0),
	datad => \xfirst_nios2_system|cpu|F_ic_tag_rd_addr_nxt[3]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\);

-- Location: LCCOMB_X41_Y21_N18
\xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(0),
	datab => \xfirst_nios2_system|cpu|F_pc_plus_one[0]~0_combout\,
	datac => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datad => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\);

-- Location: LCFF_X41_Y21_N19
\xfirst_nios2_system|cpu|F_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_ic_data_rd_addr_nxt[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|F_pc\(0));

-- Location: LCFF_X41_Y21_N27
\xfirst_nios2_system|cpu|D_pc[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|F_pc\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc\(0));

-- Location: LCFF_X44_Y17_N29
\xfirst_nios2_system|cpu|ic_fill_initial_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(0));

-- Location: LCCOMB_X45_Y17_N18
\xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_initial_offset\(0),
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(0),
	combout => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\);

-- Location: LCFF_X45_Y17_N19
\xfirst_nios2_system|cpu|ic_fill_dp_offset[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_dp_offset\(0));

-- Location: LCCOMB_X38_Y20_N24
\xfirst_nios2_system|cpu|F_iw[13]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[13]~15_combout\);

-- Location: LCFF_X38_Y20_N25
\xfirst_nios2_system|cpu|D_iw[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[13]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(13));

-- Location: LCCOMB_X38_Y20_N30
\xfirst_nios2_system|cpu|D_op_rdctl~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Equal4~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datac => \xfirst_nios2_system|cpu|D_iw\(13),
	datad => \xfirst_nios2_system|cpu|D_iw\(5),
	combout => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\);

-- Location: LCCOMB_X38_Y23_N0
\xfirst_nios2_system|cpu|D_ctrl_break~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(12),
	combout => \xfirst_nios2_system|cpu|D_ctrl_break~0_combout\);

-- Location: LCCOMB_X38_Y23_N18
\xfirst_nios2_system|cpu|D_ctrl_break~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_op_rdctl~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(16),
	datad => \xfirst_nios2_system|cpu|D_ctrl_break~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_break~1_combout\);

-- Location: LCFF_X38_Y23_N19
\xfirst_nios2_system|cpu|E_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_break~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_break~regout\);

-- Location: LCFF_X42_Y19_N13
\xfirst_nios2_system|cpu|M_ctrl_break\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_ctrl_break~regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_ctrl_break~regout\);

-- Location: LCCOMB_X42_Y19_N26
\xfirst_nios2_system|cpu|W_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	datad => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	combout => \xfirst_nios2_system|cpu|W_valid~0_combout\);

-- Location: LCCOMB_X42_Y19_N16
\xfirst_nios2_system|cpu|hbreak_enabled~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_enabled~3_combout\,
	datab => \xfirst_nios2_system|cpu|M_ctrl_break~regout\,
	datac => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|W_valid~0_combout\,
	combout => \xfirst_nios2_system|cpu|hbreak_enabled~4_combout\);

-- Location: LCFF_X42_Y19_N17
\xfirst_nios2_system|cpu|hbreak_enabled\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|hbreak_enabled~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|hbreak_enabled~regout\);

-- Location: LCCOMB_X38_Y20_N0
\xfirst_nios2_system|cpu|F_iw[5]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	datab => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[5]~7_combout\);

-- Location: LCFF_X38_Y20_N1
\xfirst_nios2_system|cpu|D_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[5]~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(5));

-- Location: LCCOMB_X37_Y20_N24
\xfirst_nios2_system|cpu|D_ctrl_b_is_dst~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(4),
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_iw\(3),
	combout => \xfirst_nios2_system|cpu|D_ctrl_b_is_dst~0_combout\);

-- Location: LCCOMB_X37_Y20_N2
\xfirst_nios2_system|cpu|D_ctrl_b_not_src~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(2),
	datab => \xfirst_nios2_system|cpu|D_iw\(0),
	datac => \xfirst_nios2_system|cpu|D_ctrl_b_is_dst~0_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~0_combout\);

-- Location: LCCOMB_X37_Y20_N6
\xfirst_nios2_system|cpu|D_ctrl_b_not_src~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Equal4~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(5),
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\);

-- Location: LCCOMB_X36_Y20_N0
\xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_wr_dst_reg~38_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~3_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_b_not_src~1_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~2_combout\);

-- Location: LCFF_X36_Y20_N1
\xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_src2_choose_imm~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\);

-- Location: LCCOMB_X36_Y20_N16
\xfirst_nios2_system|cpu|D_src2_imm[11]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(17),
	datab => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_ctrl_hi_imm16~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_imm[11]~5_combout\);

-- Location: LCFF_X36_Y20_N17
\xfirst_nios2_system|cpu|E_src2_imm[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_imm[11]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_imm\(11));

-- Location: LCCOMB_X29_Y22_N14
\xfirst_nios2_system|cpu|M_mul_src2[11]~20\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|E_src2_imm\(11),
	combout => \xfirst_nios2_system|cpu|M_mul_src2[11]~20_combout\);

-- Location: LCCOMB_X29_Y22_N0
\xfirst_nios2_system|cpu|M_mul_src2[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(11),
	datab => \xfirst_nios2_system|cpu|E_ctrl_src2_choose_imm~regout\,
	datac => \xfirst_nios2_system|cpu|M_mul_src2[11]~20_combout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[11]~15_combout\,
	combout => \xfirst_nios2_system|cpu|M_mul_src2[11]~11_combout\);

-- Location: LCCOMB_X36_Y22_N26
\xfirst_nios2_system|cpu|E_alu_result[11]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_compare_op\(1),
	datab => \xfirst_nios2_system|cpu|M_mul_src2[11]~11_combout\,
	datac => \xfirst_nios2_system|cpu|E_compare_op\(0),
	datad => \xfirst_nios2_system|cpu|E_src1[11]~4_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[11]~14_combout\);

-- Location: LCFF_X42_Y21_N19
\xfirst_nios2_system|cpu|D_pc_plus_one[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_pc_plus_one[9]~18_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_pc_plus_one\(9));

-- Location: LCCOMB_X43_Y21_N2
\xfirst_nios2_system|cpu|D_extra_pc[9]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_taken_waddr_partial\(9),
	datab => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(21),
	datad => \xfirst_nios2_system|cpu|D_pc_plus_one\(9),
	combout => \xfirst_nios2_system|cpu|D_extra_pc[9]~4_combout\);

-- Location: LCFF_X43_Y21_N3
\xfirst_nios2_system|cpu|E_extra_pc[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_extra_pc[9]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_extra_pc\(9));

-- Location: LCCOMB_X36_Y22_N16
\xfirst_nios2_system|cpu|E_alu_result[11]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datab => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datac => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[12]~24_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(9),
	combout => \xfirst_nios2_system|cpu|E_alu_result[11]~13_combout\);

-- Location: LCCOMB_X36_Y22_N10
\xfirst_nios2_system|cpu|E_alu_result[11]~15\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|E_alu_result[11]~14_combout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result[11]~13_combout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[11]~15_combout\);

-- Location: LCFF_X36_Y22_N11
\xfirst_nios2_system|cpu|M_alu_result[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[11]~15_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(11));

-- Location: LCCOMB_X43_Y19_N6
\xfirst_nios2_system|addr_router_001|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|addr_router_001|Equal2~0_combout\ = (\xfirst_nios2_system|cpu|M_alu_result\(11) & (\xfirst_nios2_system|addr_router_001|Equal1~0_combout\ & !\xfirst_nios2_system|cpu|M_alu_result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_alu_result\(11),
	datac => \xfirst_nios2_system|addr_router_001|Equal1~0_combout\,
	datad => \xfirst_nios2_system|cpu|M_alu_result\(12),
	combout => \xfirst_nios2_system|addr_router_001|Equal2~0_combout\);

-- Location: LCCOMB_X44_Y18_N4
\xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\ = (!\xfirst_nios2_system|addr_router_001|Equal1~3_combout\ & (!\xfirst_nios2_system|addr_router_001|Equal2~0_combout\ & 
-- \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router_001|Equal1~3_combout\,
	datab => \xfirst_nios2_system|addr_router_001|Equal2~0_combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_begintransfer~0_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\);

-- Location: LCCOMB_X44_Y18_N8
\xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\ = (\xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\ & ((\xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\) # 
-- (\xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\);

-- Location: LCFF_X44_Y18_N19
\xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(0));

-- Location: LCCOMB_X44_Y18_N24
\xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[1]~0_combout\ = (\xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\ & ((\xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(1)) # 
-- ((!\xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\ & !\xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux|src1_valid~4_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(0),
	datac => \xfirst_nios2_system|cmd_xbar_demux_001|src1_valid~0_combout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|arb|top_priority_reg\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[1]~0_combout\);

-- Location: LCFF_X44_Y18_N25
\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_001|arb|grant[1]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cmd_xbar_mux_001|update_grant~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1));

-- Location: LCCOMB_X44_Y18_N20
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[50]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50) = (\xfirst_nios2_system|cpu|ic_fill_tag\(3) & (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0) & ((!\xfirst_nios2_system|cpu|M_alu_result\(14)) # 
-- (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))))) # (!\xfirst_nios2_system|cpu|ic_fill_tag\(3) & (((!\xfirst_nios2_system|cpu|M_alu_result\(14))) # (!\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_tag\(3),
	datab => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(14),
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50));

-- Location: LCCOMB_X25_Y19_N8
\xfirst_nios2_system|cmd_xbar_mux_001|src_data[50]~_wirecell\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux_001|src_data[50]~_wirecell_combout\ = !\xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	combout => \xfirst_nios2_system|cmd_xbar_mux_001|src_data[50]~_wirecell_combout\);

-- Location: LCFF_X25_Y19_N9
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux_001|src_data[50]~_wirecell_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0));

-- Location: M4K_X52_Y20
\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "first_nios2_system_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "first_nios2_system:xfirst_nios2_system|first_nios2_system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_ehd1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|decode3|eq_node\(0),
	clk0 => \CLOCK_50~clkctrl_outclk\,
	ena0 => \xfirst_nios2_system|cmd_xbar_mux_001|src_data\(50),
	portadatain => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X33_Y17_N18
\xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a34\)) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a34\,
	datac => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a2~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22_combout\);

-- Location: LCCOMB_X38_Y17_N28
\xfirst_nios2_system|led_pio|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|data_out[2]~feeder_combout\ = \xfirst_nios2_system|cpu|M_st_data\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_st_data\(2),
	combout => \xfirst_nios2_system|led_pio|data_out[2]~feeder_combout\);

-- Location: LCFF_X38_Y17_N29
\xfirst_nios2_system|led_pio|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|data_out[2]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(2));

-- Location: LCCOMB_X33_Y17_N8
\xfirst_nios2_system|led_pio|readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(2) = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & \xfirst_nios2_system|led_pio|data_out\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datad => \xfirst_nios2_system|led_pio|data_out\(2),
	combout => \xfirst_nios2_system|led_pio|readdata\(2));

-- Location: LCFF_X33_Y17_N9
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(2),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(2));

-- Location: LCCOMB_X33_Y17_N6
\xfirst_nios2_system|rsp_xbar_mux|src_data[2]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~29_combout\ = (\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & ((\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\) # 
-- ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(2) & \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\)))) # 
-- (!\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(2) & (((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(2) & 
-- \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(2),
	datab => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(2),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~29_combout\);

-- Location: LCCOMB_X33_Y17_N2
\xfirst_nios2_system|rsp_xbar_mux|src_data[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~37_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[2]~29_combout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\ & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22_combout\ & \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~22_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~29_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~37_combout\);

-- Location: LCFF_X33_Y17_N3
\xfirst_nios2_system|cpu|i_readdata_d1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[2]~37_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(2));

-- Location: LCCOMB_X41_Y20_N8
\xfirst_nios2_system|cpu|F_iw[11]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[11]~11_combout\);

-- Location: LCFF_X41_Y20_N9
\xfirst_nios2_system|cpu|D_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[11]~11_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(11));

-- Location: LCFF_X41_Y19_N29
\xfirst_nios2_system|cpu|E_iw[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(11),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(11));

-- Location: LCFF_X41_Y19_N23
\xfirst_nios2_system|cpu|E_iw[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(12),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(12));

-- Location: LCCOMB_X41_Y19_N22
\xfirst_nios2_system|cpu|E_ctrl_invalidate_i~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(16),
	datab => \xfirst_nios2_system|cpu|E_iw\(11),
	datac => \xfirst_nios2_system|cpu|E_iw\(12),
	datad => \xfirst_nios2_system|cpu|E_iw\(13),
	combout => \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~1_combout\);

-- Location: LCFF_X41_Y19_N3
\xfirst_nios2_system|cpu|E_iw[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(1),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(1));

-- Location: LCCOMB_X37_Y22_N28
\xfirst_nios2_system|cpu|E_iw[5]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_iw\(5),
	combout => \xfirst_nios2_system|cpu|E_iw[5]~feeder_combout\);

-- Location: LCFF_X37_Y22_N29
\xfirst_nios2_system|cpu|E_iw[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_iw[5]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(5));

-- Location: LCCOMB_X41_Y19_N0
\xfirst_nios2_system|cpu|Equal132~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(2),
	datab => \xfirst_nios2_system|cpu|E_iw\(4),
	datac => \xfirst_nios2_system|cpu|E_iw\(3),
	datad => \xfirst_nios2_system|cpu|E_iw\(5),
	combout => \xfirst_nios2_system|cpu|Equal132~0_combout\);

-- Location: LCCOMB_X41_Y19_N2
\xfirst_nios2_system|cpu|Equal132~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_iw\(0),
	datac => \xfirst_nios2_system|cpu|E_iw\(1),
	datad => \xfirst_nios2_system|cpu|Equal132~0_combout\,
	combout => \xfirst_nios2_system|cpu|Equal132~1_combout\);

-- Location: LCCOMB_X41_Y19_N14
\xfirst_nios2_system|cpu|E_ctrl_invalidate_i~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~1_combout\,
	datad => \xfirst_nios2_system|cpu|Equal132~1_combout\,
	combout => \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~2_combout\);

-- Location: LCFF_X41_Y19_N15
\xfirst_nios2_system|cpu|M_ctrl_invalidate_i\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_ctrl_invalidate_i~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_ctrl_invalidate_i~regout\);

-- Location: LCCOMB_X44_Y19_N12
\xfirst_nios2_system|cpu|ic_fill_prevent_refill_nxt\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	datab => \xfirst_nios2_system|cpu|M_ctrl_invalidate_i~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_prevent_refill~regout\,
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_prevent_refill_nxt~combout\);

-- Location: LCFF_X44_Y19_N13
\xfirst_nios2_system|cpu|ic_fill_prevent_refill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_prevent_refill_nxt~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_prevent_refill~regout\);

-- Location: LCCOMB_X48_Y21_N28
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~11\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~11_combout\);

-- Location: LCCOMB_X48_Y21_N20
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~12\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(0),
	datad => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~11_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~12_combout\);

-- Location: LCCOMB_X40_Y19_N8
\xfirst_nios2_system|cpu|E_valid~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_op_eret~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_valid~0_combout\,
	datac => \xfirst_nios2_system|cpu|hbreak_req~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_hbreak_req~0_combout\,
	combout => \xfirst_nios2_system|cpu|E_valid~1_combout\);

-- Location: LCFF_X40_Y19_N9
\xfirst_nios2_system|cpu|M_valid_from_E\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_valid~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_valid_from_E~regout\);

-- Location: LCCOMB_X44_Y19_N16
\xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	datad => \xfirst_nios2_system|cpu|M_ctrl_invalidate_i~regout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\);

-- Location: LCCOMB_X45_Y17_N28
\xfirst_nios2_system|cpu|ic_fill_valid_bits_en\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_dp_offset_en~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	datad => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\);

-- Location: LCFF_X48_Y21_N21
\xfirst_nios2_system|cpu|ic_fill_valid_bits[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[0]~12_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(0));

-- Location: LCCOMB_X44_Y19_N4
\xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_alu_result\(5),
	datac => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	datad => \xfirst_nios2_system|cpu|M_ctrl_invalidate_i~regout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~4_combout\);

-- Location: LCFF_X44_Y19_N15
\xfirst_nios2_system|cpu|M_ctrl_crst\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_ctrl_crst~regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_ctrl_crst~regout\);

-- Location: LCCOMB_X44_Y19_N6
\xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	datab => \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~4_combout\,
	datac => \xfirst_nios2_system|cpu|M_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~3_combout\);

-- Location: LCFF_X44_Y19_N7
\xfirst_nios2_system|cpu|ic_tag_wraddress[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress_nxt[0]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_tag_wraddress\(0));

-- Location: LCCOMB_X42_Y20_N0
\xfirst_nios2_system|cpu|E_alu_result[6]~28\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Add8|auto_generated|result_int[7]~14_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_retaddr~regout\,
	datac => \xfirst_nios2_system|cpu|E_alu_result~0_combout\,
	datad => \xfirst_nios2_system|cpu|E_extra_pc\(4),
	combout => \xfirst_nios2_system|cpu|E_alu_result[6]~28_combout\);

-- Location: LCCOMB_X42_Y20_N10
\xfirst_nios2_system|cpu|E_alu_result[6]~30\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_alu_result[6]~29_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_logic~regout\,
	datad => \xfirst_nios2_system|cpu|E_alu_result[6]~28_combout\,
	combout => \xfirst_nios2_system|cpu|E_alu_result[6]~30_combout\);

-- Location: LCFF_X42_Y20_N11
\xfirst_nios2_system|cpu|M_alu_result[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_alu_result[6]~30_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_alu_result\(6));

-- Location: LCCOMB_X44_Y19_N14
\xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	datac => \xfirst_nios2_system|cpu|M_ctrl_crst~regout\,
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5_combout\);

-- Location: LCFF_X43_Y19_N31
\xfirst_nios2_system|cpu|ic_tag_wraddress[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress[1]~0_combout\,
	sdata => \xfirst_nios2_system|cpu|M_alu_result\(6),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5_combout\,
	sload => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_tag_wraddress\(1));

-- Location: LCCOMB_X43_Y19_N16
\xfirst_nios2_system|cpu|ic_tag_wraddress[2]~feeder\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|ic_tag_wraddress[2]~1_combout\,
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress[2]~feeder_combout\);

-- Location: LCFF_X43_Y19_N17
\xfirst_nios2_system|cpu|ic_tag_wraddress[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress[2]~feeder_combout\,
	sdata => \xfirst_nios2_system|cpu|M_alu_result\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5_combout\,
	sload => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_tag_wraddress\(2));

-- Location: LCFF_X43_Y19_N29
\xfirst_nios2_system|cpu|ic_tag_wraddress[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress[3]~2_combout\,
	sdata => \xfirst_nios2_system|cpu|M_alu_result\(8),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5_combout\,
	sload => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_tag_wraddress\(3));

-- Location: LCFF_X43_Y19_N19
\xfirst_nios2_system|cpu|ic_tag_wraddress[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress[4]~3_combout\,
	sdata => \xfirst_nios2_system|cpu|M_alu_result\(9),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5_combout\,
	sload => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_tag_wraddress\(4));

-- Location: LCFF_X43_Y19_N25
\xfirst_nios2_system|cpu|ic_tag_wraddress[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~4_combout\,
	sdata => \xfirst_nios2_system|cpu|M_alu_result\(10),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sclr => \xfirst_nios2_system|cpu|ic_tag_wraddress[5]~5_combout\,
	sload => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_tag_wraddress\(5));

-- Location: LCCOMB_X48_Y21_N18
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~9\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~9_combout\);

-- Location: LCCOMB_X48_Y21_N10
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~10\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(1),
	datad => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~9_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~10_combout\);

-- Location: LCFF_X48_Y21_N11
\xfirst_nios2_system|cpu|ic_fill_valid_bits[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[1]~10_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(1));

-- Location: LCCOMB_X48_Y21_N0
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~7_combout\);

-- Location: LCCOMB_X48_Y21_N16
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~8\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(2),
	datad => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~7_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~8_combout\);

-- Location: LCFF_X48_Y21_N17
\xfirst_nios2_system|cpu|ic_fill_valid_bits[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[2]~8_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(2));

-- Location: LCCOMB_X48_Y21_N30
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~13_combout\);

-- Location: LCCOMB_X48_Y21_N14
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~14\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(3),
	datad => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~13_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~14_combout\);

-- Location: LCFF_X48_Y21_N15
\xfirst_nios2_system|cpu|ic_fill_valid_bits[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[3]~14_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(3));

-- Location: LCCOMB_X48_Y21_N12
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~3_combout\);

-- Location: LCCOMB_X48_Y21_N4
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(4),
	datad => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~4_combout\);

-- Location: LCFF_X48_Y21_N5
\xfirst_nios2_system|cpu|ic_fill_valid_bits[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[4]~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(4));

-- Location: LCCOMB_X48_Y21_N8
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~0_combout\);

-- Location: LCCOMB_X48_Y21_N24
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~0_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(5),
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~1_combout\);

-- Location: LCFF_X48_Y21_N25
\xfirst_nios2_system|cpu|ic_fill_valid_bits[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[5]~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(5));

-- Location: LCCOMB_X48_Y21_N26
\xfirst_nios2_system|cpu|Equal159~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|Equal159~0_combout\);

-- Location: LCCOMB_X48_Y21_N2
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[6]~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(6),
	datad => \xfirst_nios2_system|cpu|Equal159~0_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[6]~2_combout\);

-- Location: LCFF_X48_Y21_N3
\xfirst_nios2_system|cpu|ic_fill_valid_bits[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[6]~2_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(6));

-- Location: LCCOMB_X48_Y21_N6
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[2]~2_combout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[1]~0_combout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_dp_offset_nxt[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~5_combout\);

-- Location: LCCOMB_X48_Y21_N22
\xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting_d1~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(7),
	datad => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~5_combout\,
	combout => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~6_combout\);

-- Location: LCFF_X48_Y21_N23
\xfirst_nios2_system|cpu|ic_fill_valid_bits[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|ic_fill_valid_bits_nxt[7]~6_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_valid_bits\(7));

-- Location: LCFF_X44_Y21_N13
\xfirst_nios2_system|cpu|ic_fill_tag[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_pc\(14),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_tag\(5));

-- Location: LCCOMB_X44_Y21_N14
\xfirst_nios2_system|cpu|Equal155~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|F_pc\(14),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13),
	combout => \xfirst_nios2_system|cpu|Equal155~0_combout\);

-- Location: LCCOMB_X41_Y21_N28
\xfirst_nios2_system|cpu|F_ic_valid~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0),
	datab => \xfirst_nios2_system|cpu|F_pc\(0),
	datac => \xfirst_nios2_system|cpu|F_pc\(1),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1),
	combout => \xfirst_nios2_system|cpu|F_ic_valid~2_combout\);

-- Location: LCCOMB_X41_Y21_N16
\xfirst_nios2_system|cpu|F_ic_valid~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3),
	datab => \xfirst_nios2_system|cpu|F_pc\(1),
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2),
	datad => \xfirst_nios2_system|cpu|F_ic_valid~2_combout\,
	combout => \xfirst_nios2_system|cpu|F_ic_valid~3_combout\);

-- Location: LCCOMB_X44_Y21_N10
\xfirst_nios2_system|cpu|F_inst_ram_hit~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11),
	datab => \xfirst_nios2_system|cpu|F_pc\(12),
	datac => \xfirst_nios2_system|cpu|F_pc\(13),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12),
	combout => \xfirst_nios2_system|cpu|F_inst_ram_hit~2_combout\);

-- Location: LCCOMB_X41_Y21_N22
\xfirst_nios2_system|cpu|F_inst_ram_hit~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_ic_valid~1_combout\,
	datab => \xfirst_nios2_system|cpu|F_pc\(2),
	datac => \xfirst_nios2_system|cpu|F_ic_valid~3_combout\,
	datad => \xfirst_nios2_system|cpu|F_inst_ram_hit~2_combout\,
	combout => \xfirst_nios2_system|cpu|F_inst_ram_hit~3_combout\);

-- Location: LCCOMB_X45_Y21_N8
\xfirst_nios2_system|cpu|F_inst_ram_hit~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_pc\(11),
	datab => \xfirst_nios2_system|cpu|F_pc\(10),
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9),
	datad => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10),
	combout => \xfirst_nios2_system|cpu|F_inst_ram_hit~1_combout\);

-- Location: LCCOMB_X44_Y19_N26
\xfirst_nios2_system|cpu|F_inst_ram_hit~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_inst_ram_hit~0_combout\,
	datab => \xfirst_nios2_system|cpu|Equal155~0_combout\,
	datac => \xfirst_nios2_system|cpu|F_inst_ram_hit~3_combout\,
	datad => \xfirst_nios2_system|cpu|F_inst_ram_hit~1_combout\,
	combout => \xfirst_nios2_system|cpu|F_inst_ram_hit~4_combout\);

-- Location: LCFF_X44_Y19_N27
\xfirst_nios2_system|cpu|D_iw_valid\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_inst_ram_hit~4_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw_valid~regout\);

-- Location: LCCOMB_X44_Y19_N30
\xfirst_nios2_system|cpu|D_ic_fill_starting~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ic_fill_same_tag_line~regout\,
	datab => \xfirst_nios2_system|cpu|D_kill~regout\,
	datac => \xfirst_nios2_system|cpu|ic_fill_prevent_refill~regout\,
	datad => \xfirst_nios2_system|cpu|D_iw_valid~regout\,
	combout => \xfirst_nios2_system|cpu|D_ic_fill_starting~0_combout\);

-- Location: LCCOMB_X44_Y19_N2
\xfirst_nios2_system|cpu|D_ic_fill_starting~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	datad => \xfirst_nios2_system|cpu|ic_fill_active~regout\,
	combout => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\);

-- Location: LCCOMB_X43_Y19_N22
\xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell_combout\);

-- Location: LCCOMB_X43_Y19_N18
\xfirst_nios2_system|cpu|ic_tag_wraddress[4]~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|ic_fill_line\(4),
	datab => \xfirst_nios2_system|cpu|D_ic_fill_starting~1_wirecell_combout\,
	datad => \xfirst_nios2_system|cpu|D_pc\(7),
	combout => \xfirst_nios2_system|cpu|ic_tag_wraddress[4]~3_combout\);

-- Location: LCFF_X43_Y17_N1
\xfirst_nios2_system|cpu|ic_fill_line[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|ic_tag_wraddress[4]~3_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|ic_fill_line\(4));

-- Location: LCCOMB_X35_Y17_N30
\xfirst_nios2_system|cmd_xbar_mux|src_data[45]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_data\(45) = (\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & ((\xfirst_nios2_system|cpu|M_alu_result\(9)) # ((\xfirst_nios2_system|cpu|ic_fill_line\(4) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0))))) # 
-- (!\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1) & (\xfirst_nios2_system|cpu|ic_fill_line\(4) & ((\xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	datab => \xfirst_nios2_system|cpu|ic_fill_line\(4),
	datac => \xfirst_nios2_system|cpu|M_alu_result\(9),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(0),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_data\(45));

-- Location: LCFF_X35_Y17_N31
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(7));

-- Location: LCCOMB_X35_Y17_N4
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(8),
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(7),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(6),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(5),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y17_N8
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~1_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|oci_ienable\(19),
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|address\(0),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~0_combout\);

-- Location: LCCOMB_X32_Y17_N12
\xfirst_nios2_system|cmd_xbar_mux|src_payload~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_mux|src_payload~3_combout\ = (\xfirst_nios2_system|cpu|M_st_data\(1) & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|M_st_data\(1),
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_mux|src_payload~3_combout\);

-- Location: LCFF_X32_Y17_N13
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cmd_xbar_mux|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(1));

-- Location: LCCOMB_X32_Y17_N26
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|always1~0_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\,
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~regout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|writedata\(1),
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: LCFF_X32_Y17_N27
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~regout\);

-- Location: LCCOMB_X32_Y17_N0
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_avalon_reg|Equal0~2_combout\,
	datab => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~0_combout\,
	datad => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_oci_debug|monitor_error~regout\,
	combout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~1_combout\);

-- Location: LCFF_X32_Y17_N1
\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata~1_combout\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|first_nios2_system_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(0));

-- Location: LCFF_X37_Y17_N31
\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|readdata\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X33_Y17_N20
\xfirst_nios2_system|led_pio|readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|readdata\(0) = (!\xfirst_nios2_system|led_pio|Equal0~1_combout\ & \xfirst_nios2_system|led_pio|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|led_pio|Equal0~1_combout\,
	datac => \xfirst_nios2_system|led_pio|data_out\(0),
	combout => \xfirst_nios2_system|led_pio|readdata\(0));

-- Location: LCFF_X33_Y17_N21
\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|readdata\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(0));

-- Location: LCCOMB_X37_Y17_N28
\xfirst_nios2_system|rsp_xbar_mux|src_data[0]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~24_combout\ = (\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & ((\xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(0)) # 
-- ((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(0) & \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\)))) # (!\xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\ & 
-- (((\xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(0) & \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|rsp_xbar_demux|src0_valid~combout\,
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator|cpu_jtag_debug_module_translator|av_readdata_pre\(0),
	datac => \xfirst_nios2_system|led_pio_s1_translator|led_pio_s1_translator|av_readdata_pre\(0),
	datad => \xfirst_nios2_system|rsp_xbar_demux_002|src0_valid~combout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~24_combout\);

-- Location: LCCOMB_X37_Y17_N8
\xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16_combout\ = (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & ((\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0) & (\xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a0~portadataout\,
	datab => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|address_reg_a\(0),
	datad => \xfirst_nios2_system|onchip_mem|the_altsyncram|auto_generated|ram_block1a32~portadataout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16_combout\);

-- Location: LCCOMB_X37_Y17_N6
\xfirst_nios2_system|rsp_xbar_mux|src_data[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~32_combout\ = (\xfirst_nios2_system|rsp_xbar_mux|src_data[0]~24_combout\) # ((\xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- (\xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16_combout\ & \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|onchip_mem_s1_translator|onchip_mem_s1_translator|read_latency_shift_reg\(0),
	datab => \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~24_combout\,
	datac => \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~16_combout\,
	datad => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]~regout\,
	combout => \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~32_combout\);

-- Location: LCFF_X37_Y17_N7
\xfirst_nios2_system|cpu|i_readdata_d1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|rsp_xbar_mux|src_data[0]~32_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|i_readdata_d1\(0));

-- Location: LCCOMB_X38_Y20_N22
\xfirst_nios2_system|cpu|F_iw[0]~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[0]~5_combout\);

-- Location: LCFF_X38_Y20_N23
\xfirst_nios2_system|cpu|D_iw[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[0]~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(0));

-- Location: LCCOMB_X40_Y19_N28
\xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~0_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(0),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\);

-- Location: LCFF_X40_Y19_N29
\xfirst_nios2_system|cpu|E_ctrl_br_cond\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|E_ctrl_br_cond_nxt~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_br_cond~regout\);

-- Location: LCFF_X40_Y19_N31
\xfirst_nios2_system|cpu|E_iw[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|D_iw\(21),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_iw\(21));

-- Location: LCCOMB_X40_Y19_N30
\xfirst_nios2_system|cpu|M_pipe_flush_nxt~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_br_result~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_ctrl_br_cond~regout\,
	datac => \xfirst_nios2_system|cpu|E_iw\(21),
	datad => \xfirst_nios2_system|cpu|E_valid~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_nxt~0_combout\);

-- Location: LCCOMB_X40_Y18_N28
\xfirst_nios2_system|cpu|Equal4~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(4),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|Equal4~5_combout\);

-- Location: LCCOMB_X41_Y22_N2
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~4\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~4_combout\);

-- Location: LCCOMB_X41_Y22_N4
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datac => \xfirst_nios2_system|cpu|D_iw\(13),
	datad => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~4_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~5_combout\);

-- Location: LCCOMB_X41_Y22_N14
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LCCOMB_X41_Y22_N12
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LCCOMB_X41_Y22_N8
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~2_combout\,
	datac => \xfirst_nios2_system|cpu|D_iw\(13),
	datad => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~3_combout\);

-- Location: LCCOMB_X41_Y22_N20
\xfirst_nios2_system|cpu|Equal107~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_iw\(12),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal107~2_combout\);

-- Location: LCCOMB_X41_Y22_N26
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Equal107~6_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(15),
	datac => \xfirst_nios2_system|cpu|Equal107~2_combout\,
	datad => \xfirst_nios2_system|cpu|D_iw\(13),
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LCCOMB_X41_Y22_N22
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|Equal4~6_combout\,
	datab => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~5_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~3_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~6_combout\);

-- Location: LCCOMB_X40_Y19_N0
\xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~7\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(5),
	datac => \xfirst_nios2_system|cpu|Equal4~5_combout\,
	datad => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~6_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~7_combout\);

-- Location: LCFF_X40_Y19_N1
\xfirst_nios2_system|cpu|E_ctrl_flush_pipe_always\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_flush_pipe_always~7_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_flush_pipe_always~regout\);

-- Location: LCCOMB_X40_Y19_N10
\xfirst_nios2_system|cpu|M_pipe_flush_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_hbreak_req~combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush_nxt~0_combout\,
	datac => \xfirst_nios2_system|cpu|E_ctrl_flush_pipe_always~regout\,
	datad => \xfirst_nios2_system|cpu|E_valid~0_combout\,
	combout => \xfirst_nios2_system|cpu|M_pipe_flush_nxt~1_combout\);

-- Location: LCFF_X40_Y19_N11
\xfirst_nios2_system|cpu|M_pipe_flush\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_pipe_flush_nxt~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_pipe_flush~regout\);

-- Location: LCCOMB_X44_Y19_N22
\xfirst_nios2_system|cpu|F_kill\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_br_pred_taken~0_combout\,
	datab => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	datac => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datad => \xfirst_nios2_system|cpu|D_issue~regout\,
	combout => \xfirst_nios2_system|cpu|F_kill~combout\);

-- Location: LCFF_X44_Y19_N23
\xfirst_nios2_system|cpu|D_kill\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_kill~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_kill~regout\);

-- Location: LCCOMB_X44_Y19_N20
\xfirst_nios2_system|cpu|F_kill~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|D_kill~regout\,
	datac => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	datad => \xfirst_nios2_system|cpu|D_iw_valid~regout\,
	combout => \xfirst_nios2_system|cpu|F_kill~2_combout\);

-- Location: LCCOMB_X40_Y18_N20
\xfirst_nios2_system|cpu|D_ctrl_br~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(1),
	datab => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(0),
	combout => \xfirst_nios2_system|cpu|D_ctrl_br~0_combout\);

-- Location: LCCOMB_X40_Y18_N22
\xfirst_nios2_system|cpu|Equal4~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(4),
	datab => \xfirst_nios2_system|cpu|D_iw\(3),
	datac => \xfirst_nios2_system|cpu|D_iw\(2),
	datad => \xfirst_nios2_system|cpu|D_iw\(1),
	combout => \xfirst_nios2_system|cpu|Equal4~1_combout\);

-- Location: LCCOMB_X40_Y18_N26
\xfirst_nios2_system|cpu|D_br_pred_taken~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_implicit_dst_retaddr~0_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(21),
	datac => \xfirst_nios2_system|cpu|D_ctrl_br~0_combout\,
	datad => \xfirst_nios2_system|cpu|Equal4~1_combout\,
	combout => \xfirst_nios2_system|cpu|D_br_pred_taken~0_combout\);

-- Location: LCCOMB_X44_Y19_N28
\xfirst_nios2_system|cpu|F_issue\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|F_inst_ram_hit~4_combout\,
	datab => \xfirst_nios2_system|cpu|D_valid~combout\,
	datac => \xfirst_nios2_system|cpu|F_kill~2_combout\,
	datad => \xfirst_nios2_system|cpu|D_br_pred_taken~0_combout\,
	combout => \xfirst_nios2_system|cpu|F_issue~combout\);

-- Location: LCFF_X44_Y19_N29
\xfirst_nios2_system|cpu|D_issue\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_issue~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_issue~regout\);

-- Location: LCCOMB_X40_Y19_N4
\xfirst_nios2_system|cpu|D_valid\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	datad => \xfirst_nios2_system|cpu|D_issue~regout\,
	combout => \xfirst_nios2_system|cpu|D_valid~combout\);

-- Location: LCFF_X40_Y19_N5
\xfirst_nios2_system|cpu|E_valid_from_D\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_valid~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_valid_from_D~regout\);

-- Location: LCCOMB_X40_Y19_N22
\xfirst_nios2_system|cpu|E_valid~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \xfirst_nios2_system|cpu|E_valid_from_D~regout\,
	datad => \xfirst_nios2_system|cpu|M_pipe_flush~regout\,
	combout => \xfirst_nios2_system|cpu|E_valid~0_combout\);

-- Location: LCCOMB_X40_Y19_N24
\xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req_next~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|hbreak_req~0_combout\,
	datab => \xfirst_nios2_system|cpu|E_valid~0_combout\,
	datac => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req_next~0_combout\);

-- Location: LCFF_X40_Y19_N25
\xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req_next~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\);

-- Location: LCCOMB_X38_Y20_N14
\xfirst_nios2_system|cpu|F_iw[16]~13\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	datac => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	datad => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[16]~13_combout\);

-- Location: LCFF_X38_Y20_N15
\xfirst_nios2_system|cpu|D_iw[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[16]~13_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(16));

-- Location: LCCOMB_X40_Y22_N2
\xfirst_nios2_system|cpu|Equal107~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datab => \xfirst_nios2_system|cpu|D_iw\(16),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal107~5_combout\);

-- Location: LCCOMB_X40_Y22_N14
\xfirst_nios2_system|cpu|D_ctrl_shift_rot~6\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(12),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|D_ctrl_shift_rot~6_combout\);

-- Location: LCCOMB_X41_Y22_N30
\xfirst_nios2_system|cpu|Equal107~3\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_iw\(16),
	datab => \xfirst_nios2_system|cpu|D_iw\(12),
	datac => \xfirst_nios2_system|cpu|D_iw\(14),
	datad => \xfirst_nios2_system|cpu|D_iw\(11),
	combout => \xfirst_nios2_system|cpu|Equal107~3_combout\);

-- Location: LCCOMB_X40_Y22_N6
\xfirst_nios2_system|cpu|D_ctrl_shift_rot~5\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_ctrl_shift_right_arith~0_combout\,
	datab => \xfirst_nios2_system|cpu|Equal107~5_combout\,
	datac => \xfirst_nios2_system|cpu|D_ctrl_shift_rot~6_combout\,
	datad => \xfirst_nios2_system|cpu|Equal107~3_combout\,
	combout => \xfirst_nios2_system|cpu|D_ctrl_shift_rot~5_combout\);

-- Location: LCFF_X40_Y22_N7
\xfirst_nios2_system|cpu|E_ctrl_shift_rot\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_ctrl_shift_rot~5_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_ctrl_shift_rot~regout\);

-- Location: LCCOMB_X40_Y22_N24
\xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_status_reg_pie~2_combout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~0_combout\,
	datac => \xfirst_nios2_system|cpu|M_shift_rot_stall~regout\,
	datad => \xfirst_nios2_system|cpu|E_ctrl_shift_rot~regout\,
	combout => \xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~1_combout\);

-- Location: LCFF_X40_Y22_N25
\xfirst_nios2_system|cpu|M_shift_rot_stall\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|M_shift_rot_stall_nxt~1_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_shift_rot_stall~regout\);

-- Location: LCFF_X38_Y17_N15
\xfirst_nios2_system|cpu|M_ctrl_ld\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|E_ctrl_ld~regout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_ctrl_ld~regout\);

-- Location: LCCOMB_X38_Y17_N14
\xfirst_nios2_system|cpu|W_stall~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|av_ld_or_div_done~regout\,
	datac => \xfirst_nios2_system|cpu|M_ctrl_ld~regout\,
	datad => \xfirst_nios2_system|cpu|M_valid_from_E~regout\,
	combout => \xfirst_nios2_system|cpu|W_stall~0_combout\);

-- Location: LCCOMB_X42_Y17_N28
\xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~1_combout\ = (!\xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & 
-- (!\xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\ & \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cpu|the_first_nios2_system_cpu_nios2_oci|the_first_nios2_system_cpu_nios2_ocimem|waitrequest~regout\,
	datad => \xfirst_nios2_system|cmd_xbar_mux|saved_grant\(1),
	combout => \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~1_combout\);

-- Location: LCCOMB_X41_Y18_N0
\xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~2_combout\ = (!\xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1) & (\xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1) & 
-- \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used\(1),
	datac => \xfirst_nios2_system|cmd_xbar_mux_001|saved_grant\(1),
	datad => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~2_combout\);

-- Location: LCCOMB_X43_Y18_N26
\xfirst_nios2_system|cmd_xbar_demux_001|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|cmd_xbar_demux_001|WideOr0~0_combout\ = (\xfirst_nios2_system|addr_router_001|Equal2~0_combout\ & (\xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~1_combout\)) # (!\xfirst_nios2_system|addr_router_001|Equal2~0_combout\ & 
-- (((\xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~2_combout\ & !\xfirst_nios2_system|addr_router_001|Equal1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|addr_router_001|Equal2~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~1_combout\,
	datac => \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~2_combout\,
	datad => \xfirst_nios2_system|addr_router_001|Equal1~3_combout\,
	combout => \xfirst_nios2_system|cmd_xbar_demux_001|WideOr0~0_combout\);

-- Location: LCCOMB_X43_Y18_N12
\xfirst_nios2_system|cpu|M_st_stall~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cmd_xbar_demux_001|sink_ready~0_combout\,
	datab => \xfirst_nios2_system|cmd_xbar_demux_001|WideOr0~0_combout\,
	datac => \xfirst_nios2_system|cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest~regout\,
	datad => \xfirst_nios2_system|cpu|d_read~regout\,
	combout => \xfirst_nios2_system|cpu|M_st_stall~0_combout\);

-- Location: LCCOMB_X43_Y18_N6
\xfirst_nios2_system|cpu|W_stall~1\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|d_write~regout\,
	datab => \xfirst_nios2_system|cpu_data_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1_combout\,
	datac => \xfirst_nios2_system|cpu|d_read~regout\,
	datad => \xfirst_nios2_system|cpu|M_st_stall~0_combout\,
	combout => \xfirst_nios2_system|cpu|W_stall~1_combout\);

-- Location: LCCOMB_X43_Y18_N8
\xfirst_nios2_system|cpu|W_stall~2\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|M_mul_stall~regout\,
	datab => \xfirst_nios2_system|cpu|M_shift_rot_stall~regout\,
	datac => \xfirst_nios2_system|cpu|W_stall~0_combout\,
	datad => \xfirst_nios2_system|cpu|W_stall~1_combout\,
	combout => \xfirst_nios2_system|cpu|W_stall~2_combout\);

-- Location: LCCOMB_X30_Y19_N30
\xfirst_nios2_system|cpu|F_iw[26]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \xfirst_nios2_system|cpu|first_nios2_system_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	datac => \xfirst_nios2_system|cpu|hbreak_enabled~regout\,
	datad => \xfirst_nios2_system|cpu|latched_oci_tb_hbreak_req~regout\,
	combout => \xfirst_nios2_system|cpu|F_iw[26]~0_combout\);

-- Location: LCFF_X30_Y19_N31
\xfirst_nios2_system|cpu|D_iw[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|F_iw[26]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|D_iw\(26));

-- Location: LCCOMB_X30_Y19_N2
\xfirst_nios2_system|cpu|D_src2_hazard_E\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|D_src2_hazard_E~2_combout\,
	datab => \xfirst_nios2_system|cpu|D_iw\(26),
	datac => \xfirst_nios2_system|cpu|E_dst_regnum\(4),
	datad => \xfirst_nios2_system|cpu|E_wr_dst_reg~0_combout\,
	combout => \xfirst_nios2_system|cpu|D_src2_hazard_E~combout\);

-- Location: LCFF_X30_Y19_N3
\xfirst_nios2_system|cpu|E_src2_hazard_M\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|cpu|D_src2_hazard_E~combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\);

-- Location: LCCOMB_X31_Y18_N16
\xfirst_nios2_system|cpu|M_st_data[16]~0\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \xfirst_nios2_system|cpu|E_src2_prelim\(0),
	datab => \xfirst_nios2_system|cpu|E_src2_hazard_M~regout\,
	datad => \xfirst_nios2_system|cpu|M_wr_data_unfiltered[0]~3_combout\,
	combout => \xfirst_nios2_system|cpu|M_st_data[16]~0_combout\);

-- Location: LCFF_X38_Y17_N9
\xfirst_nios2_system|cpu|M_st_data[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data[16]~0_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|cpu|W_stall~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|cpu|M_st_data\(0));

-- Location: LCFF_X38_Y17_N1
\xfirst_nios2_system|led_pio|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data\(0),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(0));

-- Location: LCCOMB_X38_Y17_N30
\xfirst_nios2_system|led_pio|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \xfirst_nios2_system|led_pio|data_out[3]~feeder_combout\ = \xfirst_nios2_system|cpu|M_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \xfirst_nios2_system|cpu|M_st_data\(3),
	combout => \xfirst_nios2_system|led_pio|data_out[3]~feeder_combout\);

-- Location: LCFF_X38_Y17_N31
\xfirst_nios2_system|led_pio|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \xfirst_nios2_system|led_pio|data_out[3]~feeder_combout\,
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(3));

-- Location: LCFF_X38_Y17_N23
\xfirst_nios2_system|led_pio|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \xfirst_nios2_system|cpu|M_st_data\(7),
	aclr => \xfirst_nios2_system|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~clkctrl_outclk\,
	sload => VCC,
	ena => \xfirst_nios2_system|led_pio|always0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \xfirst_nios2_system|led_pio|data_out\(7));

-- Location: LCCOMB_X37_Y2_N8
\slowcounter_r[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \slowcounter_r[0]~0_combout\ = !slowcounter_r(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => slowcounter_r(0),
	combout => \slowcounter_r[0]~0_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCCOMB_X38_Y3_N0
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = counter_r(0) $ (VCC)
-- \Add0~1\ = CARRY(counter_r(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X38_Y3_N2
\Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (counter_r(1) & (!\Add0~1\)) # (!counter_r(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!counter_r(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCFF_X38_Y3_N3
\counter_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(1));

-- Location: LCCOMB_X38_Y3_N4
\Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (counter_r(2) & (\Add0~3\ $ (GND))) # (!counter_r(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((counter_r(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCFF_X38_Y3_N5
\counter_r[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~4_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(2));

-- Location: LCCOMB_X38_Y3_N8
\Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (counter_r(4) & (\Add0~7\ $ (GND))) # (!counter_r(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((counter_r(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCFF_X38_Y3_N9
\counter_r[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~8_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(4));

-- Location: LCCOMB_X38_Y3_N12
\Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (counter_r(6) & (\Add0~11\ $ (GND))) # (!counter_r(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((counter_r(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X37_Y3_N28
\counter_r~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~7_combout\ = (\Add0~12_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~12_combout\,
	datad => \Equal0~10_combout\,
	combout => \counter_r~7_combout\);

-- Location: LCFF_X37_Y3_N29
\counter_r[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~7_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(6));

-- Location: LCCOMB_X38_Y3_N14
\Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (counter_r(7) & (!\Add0~13\)) # (!counter_r(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!counter_r(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCFF_X38_Y3_N15
\counter_r[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~14_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(7));

-- Location: LCCOMB_X38_Y3_N16
\Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (counter_r(8) & (\Add0~15\ $ (GND))) # (!counter_r(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((counter_r(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X37_Y3_N24
\counter_r~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~6_combout\ = (\Add0~16_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~16_combout\,
	datad => \Equal0~10_combout\,
	combout => \counter_r~6_combout\);

-- Location: LCFF_X37_Y3_N25
\counter_r[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~6_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(8));

-- Location: LCCOMB_X38_Y3_N18
\Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (counter_r(9) & (!\Add0~17\)) # (!counter_r(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!counter_r(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X38_Y3_N20
\Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (counter_r(10) & (\Add0~19\ $ (GND))) # (!counter_r(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((counter_r(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X38_Y3_N22
\Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (counter_r(11) & (!\Add0~21\)) # (!counter_r(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!counter_r(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X37_Y3_N4
\counter_r~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~4_combout\ = (!\Equal0~10_combout\ & \Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~10_combout\,
	datad => \Add0~22_combout\,
	combout => \counter_r~4_combout\);

-- Location: LCFF_X37_Y3_N5
\counter_r[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~4_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(11));

-- Location: LCCOMB_X38_Y3_N24
\Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (counter_r(12) & (\Add0~23\ $ (GND))) # (!counter_r(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((counter_r(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X38_Y3_N26
\Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (counter_r(13) & (!\Add0~25\)) # (!counter_r(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!counter_r(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCFF_X38_Y3_N27
\counter_r[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~26_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(13));

-- Location: LCCOMB_X38_Y3_N28
\Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (counter_r(14) & (\Add0~27\ $ (GND))) # (!counter_r(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((counter_r(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => counter_r(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X37_Y3_N16
\counter_r~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~3_combout\ = (!\Equal0~10_combout\ & \Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~10_combout\,
	datad => \Add0~28_combout\,
	combout => \counter_r~3_combout\);

-- Location: LCFF_X37_Y3_N17
\counter_r[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~3_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(14));

-- Location: LCFF_X38_Y3_N31
\counter_r[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~30_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(15));

-- Location: LCFF_X38_Y3_N25
\counter_r[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~24_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(12));

-- Location: LCCOMB_X37_Y3_N26
\Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~5_combout\ = (counter_r(14) & (!counter_r(15) & (!counter_r(13) & !counter_r(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(14),
	datab => counter_r(15),
	datac => counter_r(13),
	datad => counter_r(12),
	combout => \Equal0~5_combout\);

-- Location: LCCOMB_X37_Y3_N14
\counter_r~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~5_combout\ = (!\Equal0~10_combout\ & \Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal0~10_combout\,
	datad => \Add0~18_combout\,
	combout => \counter_r~5_combout\);

-- Location: LCFF_X37_Y3_N15
\counter_r[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~5_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(9));

-- Location: LCFF_X38_Y3_N21
\counter_r[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add0~20_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(10));

-- Location: LCCOMB_X37_Y3_N2
\Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~6_combout\ = (counter_r(8) & (counter_r(9) & (counter_r(11) & !counter_r(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(8),
	datab => counter_r(9),
	datac => counter_r(11),
	datad => counter_r(10),
	combout => \Equal0~6_combout\);

-- Location: LCCOMB_X37_Y3_N0
\counter_r~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \counter_r~8_combout\ = (\Add0~0_combout\ & !\Equal0~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add0~0_combout\,
	datad => \Equal0~10_combout\,
	combout => \counter_r~8_combout\);

-- Location: LCFF_X37_Y3_N1
\counter_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \counter_r~8_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => counter_r(0));

-- Location: LCCOMB_X37_Y3_N10
\Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~8_combout\ = (!counter_r(3) & (!counter_r(0) & (!counter_r(2) & !counter_r(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => counter_r(3),
	datab => counter_r(0),
	datac => counter_r(2),
	datad => counter_r(1),
	combout => \Equal0~8_combout\);

-- Location: LCCOMB_X37_Y3_N12
\Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~9_combout\ = (\Equal0~7_combout\ & (counter_r(6) & (!counter_r(7) & \Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~7_combout\,
	datab => counter_r(6),
	datac => counter_r(7),
	datad => \Equal0~8_combout\,
	combout => \Equal0~9_combout\);

-- Location: LCCOMB_X37_Y3_N22
\Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal0~10_combout\ = (\Equal0~4_combout\ & (\Equal0~5_combout\ & (\Equal0~6_combout\ & \Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal0~4_combout\,
	datab => \Equal0~5_combout\,
	datac => \Equal0~6_combout\,
	datad => \Equal0~9_combout\,
	combout => \Equal0~10_combout\);

-- Location: LCFF_X37_Y2_N9
\slowcounter_r[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \slowcounter_r[0]~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(0));

-- Location: LCCOMB_X37_Y2_N16
\Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~0_combout\ = (slowcounter_r(1) & (slowcounter_r(0) $ (VCC))) # (!slowcounter_r(1) & (slowcounter_r(0) & VCC))
-- \Add1~1\ = CARRY((slowcounter_r(1) & slowcounter_r(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => slowcounter_r(1),
	datab => slowcounter_r(0),
	datad => VCC,
	combout => \Add1~0_combout\,
	cout => \Add1~1\);

-- Location: LCFF_X37_Y2_N17
\slowcounter_r[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~0_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(1));

-- Location: LCCOMB_X37_Y2_N18
\Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~2_combout\ = (slowcounter_r(2) & (!\Add1~1\)) # (!slowcounter_r(2) & ((\Add1~1\) # (GND)))
-- \Add1~3\ = CARRY((!\Add1~1\) # (!slowcounter_r(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(2),
	datad => VCC,
	cin => \Add1~1\,
	combout => \Add1~2_combout\,
	cout => \Add1~3\);

-- Location: LCFF_X37_Y2_N19
\slowcounter_r[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(2));

-- Location: LCCOMB_X37_Y2_N20
\Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~4_combout\ = (slowcounter_r(3) & (\Add1~3\ $ (GND))) # (!slowcounter_r(3) & (!\Add1~3\ & VCC))
-- \Add1~5\ = CARRY((slowcounter_r(3) & !\Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => slowcounter_r(3),
	datad => VCC,
	cin => \Add1~3\,
	combout => \Add1~4_combout\,
	cout => \Add1~5\);

-- Location: LCFF_X37_Y2_N21
\slowcounter_r[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~4_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(3));

-- Location: LCCOMB_X37_Y2_N22
\Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~6_combout\ = (slowcounter_r(4) & (!\Add1~5\)) # (!slowcounter_r(4) & ((\Add1~5\) # (GND)))
-- \Add1~7\ = CARRY((!\Add1~5\) # (!slowcounter_r(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(4),
	datad => VCC,
	cin => \Add1~5\,
	combout => \Add1~6_combout\,
	cout => \Add1~7\);

-- Location: LCFF_X37_Y2_N23
\slowcounter_r[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~6_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(4));

-- Location: LCCOMB_X37_Y2_N24
\Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~8_combout\ = (slowcounter_r(5) & (\Add1~7\ $ (GND))) # (!slowcounter_r(5) & (!\Add1~7\ & VCC))
-- \Add1~9\ = CARRY((slowcounter_r(5) & !\Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => slowcounter_r(5),
	datad => VCC,
	cin => \Add1~7\,
	combout => \Add1~8_combout\,
	cout => \Add1~9\);

-- Location: LCFF_X37_Y2_N25
\slowcounter_r[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~8_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(5));

-- Location: LCCOMB_X37_Y2_N26
\Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~10_combout\ = (slowcounter_r(6) & (!\Add1~9\)) # (!slowcounter_r(6) & ((\Add1~9\) # (GND)))
-- \Add1~11\ = CARRY((!\Add1~9\) # (!slowcounter_r(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(6),
	datad => VCC,
	cin => \Add1~9\,
	combout => \Add1~10_combout\,
	cout => \Add1~11\);

-- Location: LCFF_X37_Y2_N27
\slowcounter_r[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~10_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(6));

-- Location: LCCOMB_X37_Y2_N28
\Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~12_combout\ = (slowcounter_r(7) & (\Add1~11\ $ (GND))) # (!slowcounter_r(7) & (!\Add1~11\ & VCC))
-- \Add1~13\ = CARRY((slowcounter_r(7) & !\Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(7),
	datad => VCC,
	cin => \Add1~11\,
	combout => \Add1~12_combout\,
	cout => \Add1~13\);

-- Location: LCFF_X37_Y2_N29
\slowcounter_r[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~12_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(7));

-- Location: LCCOMB_X37_Y2_N30
\Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~14_combout\ = (slowcounter_r(8) & (!\Add1~13\)) # (!slowcounter_r(8) & ((\Add1~13\) # (GND)))
-- \Add1~15\ = CARRY((!\Add1~13\) # (!slowcounter_r(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(8),
	datad => VCC,
	cin => \Add1~13\,
	combout => \Add1~14_combout\,
	cout => \Add1~15\);

-- Location: LCFF_X37_Y2_N31
\slowcounter_r[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~14_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(8));

-- Location: LCCOMB_X37_Y1_N0
\Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~16_combout\ = (slowcounter_r(9) & (\Add1~15\ $ (GND))) # (!slowcounter_r(9) & (!\Add1~15\ & VCC))
-- \Add1~17\ = CARRY((slowcounter_r(9) & !\Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(9),
	datad => VCC,
	cin => \Add1~15\,
	combout => \Add1~16_combout\,
	cout => \Add1~17\);

-- Location: LCFF_X37_Y1_N1
\slowcounter_r[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~16_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(9));

-- Location: LCCOMB_X37_Y1_N2
\Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~18_combout\ = (slowcounter_r(10) & (!\Add1~17\)) # (!slowcounter_r(10) & ((\Add1~17\) # (GND)))
-- \Add1~19\ = CARRY((!\Add1~17\) # (!slowcounter_r(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(10),
	datad => VCC,
	cin => \Add1~17\,
	combout => \Add1~18_combout\,
	cout => \Add1~19\);

-- Location: LCFF_X37_Y1_N3
\slowcounter_r[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~18_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(10));

-- Location: LCCOMB_X37_Y1_N4
\Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~20_combout\ = (slowcounter_r(11) & (\Add1~19\ $ (GND))) # (!slowcounter_r(11) & (!\Add1~19\ & VCC))
-- \Add1~21\ = CARRY((slowcounter_r(11) & !\Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(11),
	datad => VCC,
	cin => \Add1~19\,
	combout => \Add1~20_combout\,
	cout => \Add1~21\);

-- Location: LCFF_X37_Y1_N5
\slowcounter_r[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~20_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(11));

-- Location: LCCOMB_X37_Y1_N6
\Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~22_combout\ = (slowcounter_r(12) & (!\Add1~21\)) # (!slowcounter_r(12) & ((\Add1~21\) # (GND)))
-- \Add1~23\ = CARRY((!\Add1~21\) # (!slowcounter_r(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => slowcounter_r(12),
	datad => VCC,
	cin => \Add1~21\,
	combout => \Add1~22_combout\,
	cout => \Add1~23\);

-- Location: LCFF_X37_Y1_N7
\slowcounter_r[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~22_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(12));

-- Location: LCCOMB_X37_Y1_N8
\Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~24_combout\ = (slowcounter_r(13) & (\Add1~23\ $ (GND))) # (!slowcounter_r(13) & (!\Add1~23\ & VCC))
-- \Add1~25\ = CARRY((slowcounter_r(13) & !\Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(13),
	datad => VCC,
	cin => \Add1~23\,
	combout => \Add1~24_combout\,
	cout => \Add1~25\);

-- Location: LCFF_X37_Y1_N9
\slowcounter_r[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~24_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(13));

-- Location: LCCOMB_X37_Y1_N10
\Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~26_combout\ = (slowcounter_r(14) & (!\Add1~25\)) # (!slowcounter_r(14) & ((\Add1~25\) # (GND)))
-- \Add1~27\ = CARRY((!\Add1~25\) # (!slowcounter_r(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => slowcounter_r(14),
	datad => VCC,
	cin => \Add1~25\,
	combout => \Add1~26_combout\,
	cout => \Add1~27\);

-- Location: LCFF_X37_Y1_N11
\slowcounter_r[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~26_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(14));

-- Location: LCCOMB_X37_Y1_N12
\Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~28_combout\ = (slowcounter_r(15) & (\Add1~27\ $ (GND))) # (!slowcounter_r(15) & (!\Add1~27\ & VCC))
-- \Add1~29\ = CARRY((slowcounter_r(15) & !\Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => slowcounter_r(15),
	datad => VCC,
	cin => \Add1~27\,
	combout => \Add1~28_combout\,
	cout => \Add1~29\);

-- Location: LCFF_X37_Y1_N13
\slowcounter_r[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~28_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(15));

-- Location: LCCOMB_X37_Y1_N14
\Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~30_combout\ = (slowcounter_r(16) & (!\Add1~29\)) # (!slowcounter_r(16) & ((\Add1~29\) # (GND)))
-- \Add1~31\ = CARRY((!\Add1~29\) # (!slowcounter_r(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => slowcounter_r(16),
	datad => VCC,
	cin => \Add1~29\,
	combout => \Add1~30_combout\,
	cout => \Add1~31\);

-- Location: LCFF_X37_Y1_N15
\slowcounter_r[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~30_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(16));

-- Location: LCCOMB_X37_Y1_N16
\Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add1~32_combout\ = slowcounter_r(17) $ (!\Add1~31\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => slowcounter_r(17),
	cin => \Add1~31\,
	combout => \Add1~32_combout\);

-- Location: LCFF_X37_Y1_N17
\slowcounter_r[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \Add1~32_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	ena => \Equal0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => slowcounter_r(17));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\altera_reserved_tms~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_altera_reserved_tms,
	combout => \altera_reserved_tms~combout\);

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_FSPEED~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_FSPEED);

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_LSPEED~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_LSPEED);

-- Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(0));

-- Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(1));

-- Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(2));

-- Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(3));

-- Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(4));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(5));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(6));

-- Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(7));

-- Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(8));

-- Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(9));

-- Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(10));

-- Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(11));

-- Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(12));

-- Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(13));

-- Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(14));

-- Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => DRAM_DQ(15));

-- Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(0));

-- Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(1));

-- Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(2));

-- Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(3));

-- Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(4));

-- Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(5));

-- Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(6));

-- Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => FL_DQ(7));

-- Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(0));

-- Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(1));

-- Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(2));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(3));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(4));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(5));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(6));

-- Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(7));

-- Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(8));

-- Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(9));

-- Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(10));

-- Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(11));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(12));

-- Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(13));

-- Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(14));

-- Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_DQ[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SRAM_DQ(15));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(0));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(1));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(2));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(3));

-- Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(4));

-- Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(5));

-- Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(6));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(7));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(8));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(9));

-- Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(10));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(11));

-- Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(12));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(13));

-- Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(14));

-- Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DATA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => OTG_DATA(15));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(0));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(1));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(2));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(3));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(4));

-- Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(5));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(6));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => LCD_DATA(7));

-- Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_DAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SD_DAT);

-- Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_DAT3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SD_DAT3);

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_CMD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => SD_CMD);

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\I2C_SDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => I2C_SDAT);

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(0));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(1));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(2));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(3));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(4));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(5));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(6));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(7));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(8));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(9));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(10));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(11));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(12));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(13));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(14));

-- Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_DATA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ENET_DATA(15));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_ADCLRCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_ADCLRCK);

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_DACLRCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_DACLRCK);

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_BCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => AUD_BCLK);

-- Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(0));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(1));

-- Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(2));

-- Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(3));

-- Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(4));

-- Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(5));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(6));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(7));

-- Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(8));

-- Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(9));

-- Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(10));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(11));

-- Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(12));

-- Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(13));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(14));

-- Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(15));

-- Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(16));

-- Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(17));

-- Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(18));

-- Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(19));

-- Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(20));

-- Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(21));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(22));

-- Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(23));

-- Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(24));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(25));

-- Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(26));

-- Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(27));

-- Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(28));

-- Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(29));

-- Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(30));

-- Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(31));

-- Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(32));

-- Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(33));

-- Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(34));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_0[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_0(35));

-- Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(0));

-- Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(1));

-- Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(2));

-- Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(3));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(4));

-- Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(5));

-- Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(6));

-- Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(7));

-- Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(8));

-- Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(9));

-- Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(10));

-- Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(11));

-- Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(12));

-- Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(13));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(14));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(15));

-- Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(16));

-- Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(17));

-- Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(18));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(19));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(20));

-- Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(21));

-- Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(22));

-- Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(23));

-- Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(24));

-- Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(25));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(26));

-- Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(27));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(28));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(29));

-- Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(30));

-- Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(31));

-- Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[32]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(32));

-- Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[33]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(33));

-- Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[34]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(34));

-- Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\GPIO_1[35]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	open_drain_output => "true",
	operation_mode => "bidir",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => GPIO_1(35));

-- Location: LCFF_X33_Y14_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout\);

-- Location: LCFF_X33_Y14_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	datain => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\,
	aclr => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout\);

-- Location: LCCOMB_X23_Y20_N0
\auto_hub|~GND\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X33_Y15_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X36_Y14_N4
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cycloneii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_27);

-- Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\EXT_CLOCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_EXT_CLOCK);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(1));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(2));

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(3));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2));

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3));

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4));

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(16));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(17));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\HEX7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_HEX7(6));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(6));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \xfirst_nios2_system|led_pio|data_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDG[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDG(8));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => slowcounter_r(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(17));

-- Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\UART_TXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_UART_TXD);

-- Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\UART_RXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_UART_RXD);

-- Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\IRDA_TXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_IRDA_TXD);

-- Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\IRDA_RXD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_IRDA_RXD);

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(0));

-- Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(1));

-- Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(2));

-- Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(3));

-- Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(4));

-- Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(5));

-- Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(6));

-- Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(7));

-- Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(8));

-- Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(9));

-- Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(10));

-- Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_ADDR(11));

-- Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_LDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_LDQM);

-- Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_UDQM~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_UDQM);

-- Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_WE_N);

-- Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CAS_N);

-- Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_RAS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_RAS_N);

-- Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CS_N);

-- Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_0);

-- Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_BA_1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_BA_1);

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CLK);

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DRAM_CKE~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DRAM_CKE);

-- Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(0));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(1));

-- Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(2));

-- Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(3));

-- Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(4));

-- Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(5));

-- Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(6));

-- Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(7));

-- Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(8));

-- Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(9));

-- Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(10));

-- Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(11));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(12));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(13));

-- Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(14));

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(15));

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(16));

-- Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(17));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(18));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(19));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(20));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_ADDR[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_ADDR(21));

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_WE_N);

-- Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_RST_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_RST_N);

-- Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_OE_N);

-- Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\FL_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_FL_CE_N);

-- Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(0));

-- Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(1));

-- Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(2));

-- Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(3));

-- Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(4));

-- Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(5));

-- Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(6));

-- Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(7));

-- Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(8));

-- Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(9));

-- Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(10));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(11));

-- Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(12));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(13));

-- Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(15));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(16));

-- Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_ADDR[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_ADDR(17));

-- Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_UB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_UB_N);

-- Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_LB_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_LB_N);

-- Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_WE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_WE_N);

-- Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_CE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_CE_N);

-- Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SRAM_OE_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SRAM_OE_N);

-- Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_ADDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_ADDR(0));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_ADDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_ADDR(1));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_CS_N);

-- Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_RD_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_RD_N);

-- Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_WR_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_WR_N);

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_RST_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_RST_N);

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_INT0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_INT0);

-- Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_INT1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_INT1);

-- Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_DREQ0~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_DREQ0);

-- Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\OTG_DREQ1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_OTG_DREQ1);

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DACK0_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_DACK0_N);

-- Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\OTG_DACK1_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_OTG_DACK1_N);

-- Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_ON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_ON);

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_BLON~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_BLON);

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RW~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RW);

-- Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_EN~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_EN);

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LCD_RS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LCD_RS);

-- Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\SD_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_SD_CLK);

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TDI~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TDI);

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TCK);

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TCS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TCS);

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\TDO~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_TDO);

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\I2C_SCLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_I2C_SCLK);

-- Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PS2_DAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PS2_DAT);

-- Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\PS2_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_PS2_CLK);

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_CLK);

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_HS);

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_VS);

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_BLANK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_BLANK);

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_SYNC~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_SYNC);

-- Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(0));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(1));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(2));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(3));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(4));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(5));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(6));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(7));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(8));

-- Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_R[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_R(9));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(0));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(1));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(2));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(3));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(4));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(5));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(6));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(7));

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(8));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_G[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_G(9));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(0));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(1));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(2));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(3));

-- Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(4));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(5));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(6));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(7));

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(8));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\VGA_B[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_VGA_B(9));

-- Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_CMD~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_CMD);

-- Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_CS_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_CS_N);

-- Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_WR_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_WR_N);

-- Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_RD_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_RD_N);

-- Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_RST_N~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_RST_N);

-- Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\ENET_INT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_ENET_INT);

-- Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ENET_CLK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ENET_CLK);

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\AUD_ADCDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_AUD_ADCDAT);

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_DACDAT~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_DACDAT);

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AUD_XCK~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AUD_XCK);

-- Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(0));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(1));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(2));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(3));

-- Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(4));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(5));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(6));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_DATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_DATA(7));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_HS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_HS);

-- Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\TD_VS~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_TD_VS);

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\TD_RESET~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_TD_RESET);

-- Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\altera_reserved_tdo~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \altera_internal_jtag~TDO\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_altera_reserved_tdo);
END structure;


