Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 23 09:18:17 2024
| Host         : rbrinson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MineSweepWrapper_timing_summary_routed.rpt -pb MineSweepWrapper_timing_summary_routed.pb -rpx MineSweepWrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MineSweepWrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               16          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (122)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (122)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[10] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: sw[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[15].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[5].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MINESWEEP/MOVE_SYNC[9].SYNC.syncChain_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.745        0.000                      0                  186        0.147        0.000                      0                  186        4.020        0.000                       0                   170  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.745        0.000                      0                  186        0.147        0.000                      0                  186        4.020        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.120ns  (logic 2.156ns (23.641%)  route 6.964ns (76.359%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.636     5.157    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/Q
                         net (fo=8, routed)           1.074     6.688    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[3]
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_21/O
                         net (fo=8, routed)           0.767     7.578    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_21_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=3, routed)           0.823     8.526    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.152     8.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_38/O
                         net (fo=8, routed)           0.495     9.173    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_38_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.326     9.499 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=2, routed)           0.443     9.941    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.065 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_26/O
                         net (fo=1, routed)           0.799    10.864    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=6, routed)           0.625    11.614    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    11.738 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=1, routed)           0.674    12.412    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.152    12.564 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.652    13.216    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.326    13.542 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.611    14.153    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I3_O)        0.124    14.277 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[1]_i_1/O
                         net (fo=1, routed)           0.000    14.277    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[1]
    SLICE_X4Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X4Y50          FDCE (Setup_fdce_C_D)        0.029    15.022    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 2.156ns (23.705%)  route 6.939ns (76.295%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.636     5.157    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/Q
                         net (fo=8, routed)           1.074     6.688    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[3]
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_21/O
                         net (fo=8, routed)           0.767     7.578    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_21_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=3, routed)           0.823     8.526    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.152     8.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_38/O
                         net (fo=8, routed)           0.495     9.173    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_38_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.326     9.499 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=2, routed)           0.443     9.941    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.065 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_26/O
                         net (fo=1, routed)           0.799    10.864    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=6, routed)           0.625    11.614    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    11.738 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=1, routed)           0.674    12.412    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.152    12.564 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.652    13.216    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.326    13.542 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.587    14.129    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.253 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[2]_i_1/O
                         net (fo=1, routed)           0.000    14.253    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[2]
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X5Y51          FDCE (Setup_fdce_C_D)        0.029    15.022    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.253    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.055ns  (logic 2.162ns (23.877%)  route 6.893ns (76.123%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=20, routed)          0.848     6.396    MINESWEEP/RANDOM/bomb1Temp__0[2]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.150     6.546 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_48/O
                         net (fo=1, routed)           0.907     7.452    MINESWEEP/RANDOM/bomb1Col0[3]_i_48_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.328     7.780 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_44/O
                         net (fo=3, routed)           0.496     8.277    MINESWEEP/RANDOM/bomb1Col0[3]_i_44_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.401 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_35/O
                         net (fo=2, routed)           0.534     8.935    MINESWEEP/RANDOM/bomb1Col0[3]_i_35_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     9.059 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_17/O
                         net (fo=5, routed)           0.810     9.869    MINESWEEP/RANDOM/bomb1Col0[2]_i_17_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.124     9.993 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_20/O
                         net (fo=1, routed)           0.596    10.589    MINESWEEP/RANDOM/bomb1Col0[2]_i_20_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.124    10.713 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_7/O
                         net (fo=12, routed)          0.775    11.488    MINESWEEP/RANDOM/bomb1Col0[2]_i_7_n_0
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    11.612 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=2, routed)           0.639    12.252    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.152    12.404 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_3/O
                         net (fo=3, routed)           0.560    12.964    MINESWEEP/RANDOM/bomb1Col0[3]_i_3_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.332    13.296 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.726    14.022    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X7Y51          LUT6 (Prop_lut6_I3_O)        0.124    14.146 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_1/O
                         net (fo=1, routed)           0.000    14.146    MINESWEEP/COLLISIONCHAIN/D[0]
    SLICE_X7Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y51          FDCE (Setup_fdce_C_D)        0.031    15.024    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.146    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.068ns  (logic 2.418ns (26.665%)  route 6.650ns (73.335%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/Q
                         net (fo=25, routed)          1.090     6.755    MINESWEEP/COLLISIONCHAIN/bomb1[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.410     7.289    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.413 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           1.046     8.459    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.152     8.611 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.626     9.237    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.326     9.563 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32/O
                         net (fo=8, routed)           0.634    10.197    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.118    10.315 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29/O
                         net (fo=2, routed)           0.732    11.047    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.326    11.373 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11/O
                         net (fo=6, routed)           0.615    11.988    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.124    12.112 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.572    12.684    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.150    12.834 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.448    13.282    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332    13.614 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.477    14.091    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X5Y55          LUT5 (Prop_lut5_I3_O)        0.124    14.215 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_1/O
                         net (fo=1, routed)           0.000    14.215    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[3]
    SLICE_X5Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y55          FDCE (Setup_fdce_C_D)        0.031    15.102    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 2.418ns (26.711%)  route 6.635ns (73.289%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/Q
                         net (fo=25, routed)          1.090     6.755    MINESWEEP/COLLISIONCHAIN/bomb1[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.410     7.289    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.413 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           1.046     8.459    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.152     8.611 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.626     9.237    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.326     9.563 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32/O
                         net (fo=8, routed)           0.634    10.197    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.118    10.315 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29/O
                         net (fo=2, routed)           0.732    11.047    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.326    11.373 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11/O
                         net (fo=6, routed)           0.615    11.988    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.124    12.112 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.572    12.684    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.150    12.834 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.448    13.282    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332    13.614 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.462    14.075    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I3_O)        0.124    14.199 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[2]_i_1/O
                         net (fo=1, routed)           0.000    14.199    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[2]
    SLICE_X7Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y54          FDCE (Setup_fdce_C_D)        0.032    15.103    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.953ns  (logic 2.156ns (24.081%)  route 6.797ns (75.919%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.636     5.157    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X4Y47          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456     5.613 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[3]/Q
                         net (fo=8, routed)           1.074     6.688    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg_n_0_[3]
    SLICE_X2Y46          LUT5 (Prop_lut5_I0_O)        0.124     6.812 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_21/O
                         net (fo=8, routed)           0.767     7.578    MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_21_n_0
    SLICE_X2Y48          LUT6 (Prop_lut6_I5_O)        0.124     7.702 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53/O
                         net (fo=3, routed)           0.823     8.526    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_53_n_0
    SLICE_X1Y48          LUT5 (Prop_lut5_I2_O)        0.152     8.678 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_38/O
                         net (fo=8, routed)           0.495     9.173    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_38_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I5_O)        0.326     9.499 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41/O
                         net (fo=2, routed)           0.443     9.941    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_41_n_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.124    10.065 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_26/O
                         net (fo=1, routed)           0.799    10.864    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_26_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I1_O)        0.124    10.988 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11/O
                         net (fo=6, routed)           0.625    11.614    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_11_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.124    11.738 f  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37/O
                         net (fo=1, routed)           0.674    12.412    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_37_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I2_O)        0.152    12.564 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16/O
                         net (fo=1, routed)           0.652    13.216    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_16_n_0
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.326    13.542 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4/O
                         net (fo=4, routed)           0.445    13.986    MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I4_O)        0.124    14.110 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.110    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[0]
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031    15.024    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -14.110    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.927ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 2.162ns (24.004%)  route 6.845ns (75.996%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 f  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=20, routed)          0.848     6.396    MINESWEEP/RANDOM/bomb1Temp__0[2]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.150     6.546 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_48/O
                         net (fo=1, routed)           0.907     7.452    MINESWEEP/RANDOM/bomb1Col0[3]_i_48_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I0_O)        0.328     7.780 f  MINESWEEP/RANDOM/bomb1Col0[3]_i_44/O
                         net (fo=3, routed)           0.496     8.277    MINESWEEP/RANDOM/bomb1Col0[3]_i_44_n_0
    SLICE_X9Y48          LUT6 (Prop_lut6_I5_O)        0.124     8.401 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_35/O
                         net (fo=2, routed)           0.534     8.935    MINESWEEP/RANDOM/bomb1Col0[3]_i_35_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I5_O)        0.124     9.059 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_17/O
                         net (fo=5, routed)           0.810     9.869    MINESWEEP/RANDOM/bomb1Col0[2]_i_17_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I0_O)        0.124     9.993 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_20/O
                         net (fo=1, routed)           0.596    10.589    MINESWEEP/RANDOM/bomb1Col0[2]_i_20_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I4_O)        0.124    10.713 f  MINESWEEP/RANDOM/bomb1Col0[2]_i_7/O
                         net (fo=12, routed)          0.775    11.488    MINESWEEP/RANDOM/bomb1Col0[2]_i_7_n_0
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.124    11.612 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_11/O
                         net (fo=2, routed)           0.639    12.252    MINESWEEP/RANDOM/bomb1Col0[3]_i_11_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I1_O)        0.152    12.404 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_3/O
                         net (fo=3, routed)           0.560    12.964    MINESWEEP/RANDOM/bomb1Col0[3]_i_3_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.332    13.296 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_4/O
                         net (fo=4, routed)           0.678    13.974    MINESWEEP/RANDOM/bomb1Col0[3]_i_4_n_0
    SLICE_X7Y50          LUT6 (Prop_lut6_I3_O)        0.124    14.098 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_1/O
                         net (fo=1, routed)           0.000    14.098    MINESWEEP/COLLISIONCHAIN/D[3]
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.032    15.025    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -14.098    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.050ns  (logic 2.406ns (26.585%)  route 6.644ns (73.415%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=20, routed)          1.097     6.644    MINESWEEP/RANDOM/bomb1Temp__0[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.152     6.796 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_8/O
                         net (fo=3, routed)           0.767     7.563    MINESWEEP/RANDOM/bomb1Col0[0]_i_8_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.348     7.911 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_15/O
                         net (fo=6, routed)           0.475     8.386    MINESWEEP/RANDOM/bomb1Col0[2]_i_15_n_0
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.150     8.536 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_4/O
                         net (fo=10, routed)          0.763     9.299    MINESWEEP/RANDOM/bomb1Col0[0]_i_4_n_0
    SLICE_X9Y51          LUT4 (Prop_lut4_I2_O)        0.354     9.653 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_45/O
                         net (fo=1, routed)           0.433    10.087    MINESWEEP/RANDOM/bomb1Col0[3]_i_45_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.326    10.413 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_38/O
                         net (fo=3, routed)           0.620    11.033    MINESWEEP/RANDOM/bomb1Col0[3]_i_38_n_0
    SLICE_X10Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.157 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_33/O
                         net (fo=4, routed)           0.598    11.755    MINESWEEP/RANDOM/bomb1Col0[3]_i_33_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_18/O
                         net (fo=1, routed)           0.590    12.469    MINESWEEP/RANDOM/bomb1Col0[3]_i_18_n_0
    SLICE_X8Y52          LUT5 (Prop_lut5_I1_O)        0.124    12.593 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=4, routed)           0.598    13.191    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124    13.315 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_2/O
                         net (fo=1, routed)           0.702    14.017    MINESWEEP/RANDOM/bomb1Col0[1]_i_2_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I0_O)        0.124    14.141 r  MINESWEEP/RANDOM/bomb1Col0[1]_i_1/O
                         net (fo=1, routed)           0.000    14.141    MINESWEEP/COLLISIONCHAIN/D[1]
    SLICE_X6Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.508    14.849    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y51          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X6Y51          FDCE (Setup_fdce_C_D)        0.079    15.072    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 MINESWEEP/RANDOM/bomb1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 2.406ns (26.416%)  route 6.702ns (73.584%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.570     5.091    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X9Y49          FDCE                                         r  MINESWEEP/RANDOM/bomb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDCE (Prop_fdce_C_Q)         0.456     5.547 r  MINESWEEP/RANDOM/bomb1_reg[2]/Q
                         net (fo=20, routed)          1.097     6.644    MINESWEEP/RANDOM/bomb1Temp__0[2]
    SLICE_X8Y49          LUT2 (Prop_lut2_I1_O)        0.152     6.796 f  MINESWEEP/RANDOM/bomb1Col0[0]_i_8/O
                         net (fo=3, routed)           0.767     7.563    MINESWEEP/RANDOM/bomb1Col0[0]_i_8_n_0
    SLICE_X8Y50          LUT6 (Prop_lut6_I4_O)        0.348     7.911 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_15/O
                         net (fo=6, routed)           0.475     8.386    MINESWEEP/RANDOM/bomb1Col0[2]_i_15_n_0
    SLICE_X8Y50          LUT3 (Prop_lut3_I1_O)        0.150     8.536 r  MINESWEEP/RANDOM/bomb1Col0[0]_i_4/O
                         net (fo=10, routed)          0.763     9.299    MINESWEEP/RANDOM/bomb1Col0[0]_i_4_n_0
    SLICE_X9Y51          LUT4 (Prop_lut4_I2_O)        0.354     9.653 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_45/O
                         net (fo=1, routed)           0.433    10.087    MINESWEEP/RANDOM/bomb1Col0[3]_i_45_n_0
    SLICE_X9Y51          LUT6 (Prop_lut6_I0_O)        0.326    10.413 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_38/O
                         net (fo=3, routed)           0.620    11.033    MINESWEEP/RANDOM/bomb1Col0[3]_i_38_n_0
    SLICE_X10Y51         LUT4 (Prop_lut4_I1_O)        0.124    11.157 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_33/O
                         net (fo=4, routed)           0.598    11.755    MINESWEEP/RANDOM/bomb1Col0[3]_i_33_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I0_O)        0.124    11.879 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_18/O
                         net (fo=1, routed)           0.590    12.469    MINESWEEP/RANDOM/bomb1Col0[3]_i_18_n_0
    SLICE_X8Y52          LUT5 (Prop_lut5_I1_O)        0.124    12.593 r  MINESWEEP/RANDOM/bomb1Col0[3]_i_7/O
                         net (fo=4, routed)           0.454    13.047    MINESWEEP/RANDOM/bomb1Col0[3]_i_7_n_0
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.124    13.171 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_2/O
                         net (fo=1, routed)           0.904    14.076    MINESWEEP/RANDOM/bomb1Col0[2]_i_2_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124    14.200 r  MINESWEEP/RANDOM/bomb1Col0[2]_i_1/O
                         net (fo=1, routed)           0.000    14.200    MINESWEEP/COLLISIONCHAIN/D[2]
    SLICE_X6Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.518    14.859    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y48          FDCE (Setup_fdce_C_D)        0.079    15.163    MINESWEEP/COLLISIONCHAIN/bomb1Col0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 2.418ns (27.130%)  route 6.495ns (72.870%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.626     5.147    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.518     5.665 r  MINESWEEP/COLLISIONCHAIN/bomb1Col1_reg[2]/Q
                         net (fo=25, routed)          1.090     6.755    MINESWEEP/COLLISIONCHAIN/bomb1[2]
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48/O
                         net (fo=2, routed)           0.410     7.289    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_48_n_0
    SLICE_X1Y53          LUT5 (Prop_lut5_I0_O)        0.124     7.413 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20/O
                         net (fo=9, routed)           1.046     8.459    MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_20_n_0
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.152     8.611 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43/O
                         net (fo=3, routed)           0.626     9.237    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_43_n_0
    SLICE_X1Y54          LUT6 (Prop_lut6_I1_O)        0.326     9.563 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32/O
                         net (fo=8, routed)           0.634    10.197    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_32_n_0
    SLICE_X1Y57          LUT2 (Prop_lut2_I1_O)        0.118    10.315 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29/O
                         net (fo=2, routed)           0.732    11.047    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_29_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I4_O)        0.326    11.373 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11/O
                         net (fo=6, routed)           0.615    11.988    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_11_n_0
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.124    12.112 f  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37/O
                         net (fo=1, routed)           0.572    12.684    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_37_n_0
    SLICE_X3Y54          LUT3 (Prop_lut3_I2_O)        0.150    12.834 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16/O
                         net (fo=1, routed)           0.448    13.282    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_16_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I1_O)        0.332    13.614 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4/O
                         net (fo=4, routed)           0.322    13.935    MINESWEEP/COLLISIONCHAIN/bomb3Col2[3]_i_4_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I4_O)        0.124    14.059 r  MINESWEEP/COLLISIONCHAIN/bomb3Col2[0]_i_1/O
                         net (fo=1, routed)           0.000    14.059    MINESWEEP/COLLISIONCHAIN/bomb3CollDet[0]
    SLICE_X7Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507    14.848    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X7Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X7Y55          FDCE (Setup_fdce_C_D)        0.032    15.103    MINESWEEP/COLLISIONCHAIN/bomb3Col2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  1.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     1.473    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[8]/Q
                         net (fo=1, routed)           0.101     1.715    MINESWEEP/finalBombLocations[8]
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/bombLocation_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.861     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/bombLocation_reg[8]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y56          FDCE (Hold_fdce_C_D)         0.078     1.568    MINESWEEP/bombLocation_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     1.473    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[9]/Q
                         net (fo=1, routed)           0.102     1.716    MINESWEEP/finalBombLocations[9]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     1.988    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[9]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X7Y57          FDCE (Hold_fdce_C_D)         0.078     1.567    MINESWEEP/bombLocation_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     1.473    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[3]/Q
                         net (fo=1, routed)           0.100     1.714    MINESWEEP/finalBombLocations[3]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     1.988    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X7Y57          FDCE (Hold_fdce_C_D)         0.076     1.565    MINESWEEP/bombLocation_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.953%)  route 0.098ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.591     1.474    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[4]/Q
                         net (fo=1, routed)           0.098     1.713    MINESWEEP/finalBombLocations[4]
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/bombLocation_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.861     1.989    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/bombLocation_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y56          FDCE (Hold_fdce_C_D)         0.047     1.537    MINESWEEP/bombLocation_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.280%)  route 0.396ns (70.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X8Y50          FDCE                                         r  MINESWEEP/RANDOM/bomb2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  MINESWEEP/RANDOM/bomb2_reg[0]/Q
                         net (fo=34, routed)          0.396     2.008    MINESWEEP/COLLISIONCHAIN/O25[0]
    SLICE_X5Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y48          FDCE (Hold_fdce_C_D)         0.072     1.820    MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.227ns (38.948%)  route 0.356ns (61.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.592     1.475    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/COLLISIONCHAIN/bomb2Col0_reg[4]/Q
                         net (fo=5, routed)           0.356     1.959    MINESWEEP/COLLISIONCHAIN/bomb2CollDet0
    SLICE_X6Y48          LUT5 (Prop_lut5_I1_O)        0.099     2.058 r  MINESWEEP/COLLISIONCHAIN/bomb2Col1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.058    MINESWEEP/COLLISIONCHAIN/bomb2CollDet[3]
    SLICE_X6Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y48          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.121     1.869    MINESWEEP/COLLISIONCHAIN/bomb2Col1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     1.473    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y57          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[2]/Q
                         net (fo=1, routed)           0.116     1.753    MINESWEEP/finalBombLocations[2]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     1.988    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[2]/C
                         clock pessimism             -0.502     1.486    
    SLICE_X7Y57          FDCE (Hold_fdce_C_D)         0.071     1.557    MINESWEEP/bombLocation_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/bombLocation_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.384%)  route 0.103ns (38.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.590     1.473    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y58          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[12]/Q
                         net (fo=1, routed)           0.103     1.740    MINESWEEP/finalBombLocations[12]
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.860     1.988    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[12]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X7Y57          FDCE (Hold_fdce_C_D)         0.047     1.536    MINESWEEP/bombLocation_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MINESWEEP/RANDOM/bomb3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.814%)  route 0.427ns (75.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.567     1.450    MINESWEEP/RANDOM/clk_IBUF_BUFG
    SLICE_X11Y48         FDCE                                         r  MINESWEEP/RANDOM/bomb3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  MINESWEEP/RANDOM/bomb3_reg[0]/Q
                         net (fo=25, routed)          0.427     2.018    MINESWEEP/COLLISIONCHAIN/O26[0]
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y50          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.066     1.812    MINESWEEP/COLLISIONCHAIN/bomb3Col0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.227ns (65.837%)  route 0.118ns (34.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.591     1.474    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  MINESWEEP/COLLISIONCHAIN/bomb1Col2_reg[3]/Q
                         net (fo=15, routed)          0.118     1.720    MINESWEEP/COLLISIONCHAIN/bomb1Col2[3]
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.099     1.819 r  MINESWEEP/COLLISIONCHAIN/finalBombLocations[13]_i_1/O
                         net (fo=1, routed)           0.000     1.819    MINESWEEP/COLLISIONCHAIN/finalBombLocations[13]_i_1_n_0
    SLICE_X6Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.861     1.989    MINESWEEP/COLLISIONCHAIN/clk_IBUF_BUFG
    SLICE_X6Y56          FDCE                                         r  MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y56          FDCE (Hold_fdce_C_D)         0.121     1.611    MINESWEEP/COLLISIONCHAIN/finalBombLocations_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y43    MINESWEEP/FIRST_MOVE.count_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y43    MINESWEEP/FIRST_MOVE.count_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X9Y43    MINESWEEP/FIRST_MOVE.first_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y40    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y40    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[2]_MINESWEEP_MOVE_SYNC_c_1/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y40    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y41    MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    MINESWEEP/MOVE_SYNC[11].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[12].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    MINESWEEP/MOVE_SYNC[13].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 4.115ns (50.235%)  route 4.077ns (49.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.622     5.143    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y58          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDPE (Prop_fdpe_C_Q)         0.419     5.562 r  MINESWEEP/TILEDRIVE/tiles_reg[15]/Q
                         net (fo=1, routed)           4.077     9.639    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696    13.335 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.335    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 3.960ns (49.681%)  route 4.011ns (50.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.622     5.143    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y58          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  MINESWEEP/TILEDRIVE/tiles_reg[11]/Q
                         net (fo=1, routed)           4.011     9.609    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.113 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.113    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.908ns  (logic 4.102ns (51.877%)  route 3.805ns (48.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623     5.144    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y55          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDPE (Prop_fdpe_C_Q)         0.419     5.563 r  MINESWEEP/TILEDRIVE/tiles_reg[9]/Q
                         net (fo=1, routed)           3.805     9.368    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.683    13.051 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.051    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.858ns  (logic 4.156ns (52.893%)  route 3.702ns (47.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623     5.144    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X6Y55          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDPE (Prop_fdpe_C_Q)         0.478     5.622 r  MINESWEEP/TILEDRIVE/tiles_reg[6]/Q
                         net (fo=1, routed)           3.702     9.323    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.678    13.002 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.002    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.828ns  (logic 4.095ns (52.314%)  route 3.733ns (47.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623     5.144    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y55          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDPE (Prop_fdpe_C_Q)         0.419     5.563 r  MINESWEEP/TILEDRIVE/tiles_reg[8]/Q
                         net (fo=1, routed)           3.733     9.296    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.676    12.972 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.972    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 3.963ns (50.861%)  route 3.829ns (49.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.622     5.143    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y58          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  MINESWEEP/TILEDRIVE/tiles_reg[13]/Q
                         net (fo=1, routed)           3.829     9.428    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.935 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.935    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 3.981ns (51.171%)  route 3.799ns (48.829%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623     5.144    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y55          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDPE (Prop_fdpe_C_Q)         0.456     5.600 r  MINESWEEP/TILEDRIVE/tiles_reg[10]/Q
                         net (fo=1, routed)           3.799     9.399    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.924 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.924    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.109ns (53.255%)  route 3.607ns (46.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.622     5.143    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y58          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDPE (Prop_fdpe_C_Q)         0.419     5.562 r  MINESWEEP/TILEDRIVE/tiles_reg[12]/Q
                         net (fo=1, routed)           3.607     9.169    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.690    12.859 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.859    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 3.961ns (51.719%)  route 3.697ns (48.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.622     5.143    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y58          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  MINESWEEP/TILEDRIVE/tiles_reg[0]/Q
                         net (fo=1, routed)           3.697     9.296    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.801 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.801    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/TILEDRIVE/tiles_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 3.957ns (51.676%)  route 3.700ns (48.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.623     5.144    MINESWEEP/TILEDRIVE/clk_IBUF_BUFG
    SLICE_X7Y55          FDPE                                         r  MINESWEEP/TILEDRIVE/tiles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDPE (Prop_fdpe_C_Q)         0.456     5.600 r  MINESWEEP/TILEDRIVE/tiles_reg[7]/Q
                         net (fo=1, routed)           3.700     9.300    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.801 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.801    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.189ns (52.306%)  route 0.172ns (47.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.593     1.476    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y44          FDCE                                         r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  MINESWEEP/MOVE_SYNC[14].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.172     1.789    MINESWEEP/MOVEDETECT/in5[14]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.048     1.837 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.837    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]_i_1_n_0
    SLICE_X6Y43          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.190ns (36.636%)  route 0.329ns (63.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC[6].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.164     1.780    MINESWEEP/MOVEDETECT/in5[6]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.049     1.829 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1/O
                         net (fo=1, routed)           0.165     1.994    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]_i_1_n_0
    SLICE_X7Y39          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.227ns (42.260%)  route 0.310ns (57.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.128     1.605 r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.310     1.915    MINESWEEP/MOVEDETECT/in5[3]
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.099     2.014 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.014    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]_i_1_n_0
    SLICE_X4Y41          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.183ns (32.809%)  route 0.375ns (67.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.255     1.871    MINESWEEP/MOVEDETECT/in5[4]
    SLICE_X4Y41          LUT3 (Prop_lut3_I0_O)        0.042     1.913 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1/O
                         net (fo=1, routed)           0.119     2.033    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]_i_1_n_0
    SLICE_X5Y41          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.227ns (38.345%)  route 0.365ns (61.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/Q
                         net (fo=43, routed)          0.365     1.942    MINESWEEP/MOVEDETECT/Q[0]
    SLICE_X8Y41          LUT3 (Prop_lut3_I2_O)        0.099     2.041 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.041    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]_i_1_n_0
    SLICE_X8Y41          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.227ns (37.936%)  route 0.371ns (62.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.592     1.475    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.128     1.603 r  MINESWEEP/MOVE_SYNC[1].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.310     1.914    MINESWEEP/MOVEDETECT/in5[1]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.099     2.013 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1/O
                         net (fo=1, routed)           0.061     2.074    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.654ns  (logic 0.226ns (34.538%)  route 0.428ns (65.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.128     1.577 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q
                         net (fo=42, routed)          0.428     2.005    MINESWEEP/MOVEDETECT/Q[1]
    SLICE_X9Y41          LUT3 (Prop_lut3_I1_O)        0.098     2.103 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.103    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]_i_1_n_0
    SLICE_X9Y41          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.185ns (28.007%)  route 0.476ns (71.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.565     1.448    MINESWEEP/clk_IBUF_BUFG
    SLICE_X11Y41         FDCE                                         r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  MINESWEEP/MOVE_SYNC[8].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.302     1.891    MINESWEEP/MOVEDETECT/in5[8]
    SLICE_X9Y41          LUT3 (Prop_lut3_I0_O)        0.044     1.935 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1/O
                         net (fo=1, routed)           0.174     2.109    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]_i_1_n_0
    SLICE_X9Y40          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.226ns (32.860%)  route 0.462ns (67.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.566     1.449    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.128     1.577 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[1]/Q
                         net (fo=42, routed)          0.296     1.873    MINESWEEP/MOVEDETECT/Q[1]
    SLICE_X8Y44          LUT3 (Prop_lut3_I1_O)        0.098     1.971 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1/O
                         net (fo=1, routed)           0.166     2.137    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]_i_1_n_0
    SLICE_X8Y43          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.667ns  (logic 0.183ns (27.425%)  route 0.484ns (72.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.594     1.477    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/Q
                         net (fo=4, routed)           0.236     1.854    MINESWEEP/MOVEDETECT/in5[2]
    SLICE_X5Y40          LUT3 (Prop_lut3_I0_O)        0.042     1.896 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1/O
                         net (fo=1, routed)           0.248     2.144    MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]_i_1_n_0
    SLICE_X8Y40          LDCE                                         r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.573ns  (logic 1.949ns (22.733%)  route 6.624ns (77.267%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[13]_inst/O
                         net (fo=4, routed)           3.753     5.206    MINESWEEP/MOVEDETECT/sw_IBUF[13]
    SLICE_X6Y44          LUT4 (Prop_lut4_I3_O)        0.124     5.330 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_7/O
                         net (fo=1, routed)           1.192     6.522    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_7_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124     6.646 f  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4/O
                         net (fo=1, routed)           0.151     6.797    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_4_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.124     6.921 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2/O
                         net (fo=1, routed)           1.197     8.118    MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_2_n_0
    SLICE_X9Y42          LUT5 (Prop_lut5_I0_O)        0.124     8.242 r  MINESWEEP/MOVEDETECT/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.331     8.573    MINESWEEP/MOVEDETECT/nextState[0]
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.450     4.791    MINESWEEP/MOVEDETECT/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/MOVEDETECT/FSM_sequential_currState_reg[0]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[0]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[11]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[12]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[14]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[15]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[2]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[3]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 2.499ns (31.422%)  route 5.454ns (68.578%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          1.123     7.953    MINESWEEP/bombLocation0
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.506     4.847    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  MINESWEEP/bombLocation_reg[9]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            MINESWEEP/bombLocation_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.812ns  (logic 2.499ns (31.988%)  route 5.313ns (68.012%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.366     4.830    MINESWEEP/MOVEDETECT/sw_IBUF[11]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.954 r  MINESWEEP/MOVEDETECT/nextState2_carry_i_1/O
                         net (fo=1, routed)           0.000     4.954    MINESWEEP/MOVEDETECT/nextState2_carry_i_1_n_0
    SLICE_X7Y41          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.355 r  MINESWEEP/MOVEDETECT/nextState2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.355    MINESWEEP/MOVEDETECT/nextState2_carry_n_0
    SLICE_X7Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.512 f  MINESWEEP/MOVEDETECT/nextState2_carry__0/CO[1]
                         net (fo=5, routed)           0.964     6.476    MINESWEEP/MOVEDETECT/nextState2
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.353     6.829 r  MINESWEEP/MOVEDETECT/bombLocation[15]_i_1/O
                         net (fo=16, routed)          0.983     7.812    MINESWEEP/bombLocation0
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/bombLocation_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         1.507     4.848    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  MINESWEEP/bombLocation_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.219ns (23.469%)  route 0.714ns (76.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           0.714     0.933    MINESWEEP/sw_IBUF[4]
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[4].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            MINESWEEP/FIRST_MOVE.first_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.516ns (54.403%)  route 0.432ns (45.597%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          LDCE                         0.000     0.000 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/G
    SLICE_X5Y41          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  MINESWEEP/MOVEDETECT/MOVE_FSM.moveTraker_reg[4]/Q
                         net (fo=3, routed)           0.120     0.278    MINESWEEP/MOVEDETECT/p_0_in7_in
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.045     0.323 r  MINESWEEP/MOVEDETECT/i__carry_i_3/O
                         net (fo=1, routed)           0.000     0.323    MINESWEEP/MOVEDETECT/i__carry_i_3_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.475 r  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.475    MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.520 f  MINESWEEP/MOVEDETECT/nextState2_inferred__0/i__carry__0/CO[1]
                         net (fo=5, routed)           0.312     0.832    MINESWEEP/MOVEDETECT/nextState20_out
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.116     0.948 r  MINESWEEP/MOVEDETECT/FIRST_MOVE.first[0]_i_1/O
                         net (fo=1, routed)           0.000     0.948    MINESWEEP/MOVEDETECT_n_6
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.836     1.963    MINESWEEP/clk_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  MINESWEEP/FIRST_MOVE.first_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.217ns (22.739%)  route 0.736ns (77.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=4, routed)           0.736     0.953    MINESWEEP/sw_IBUF[3]
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.232ns (24.055%)  route 0.732ns (75.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=4, routed)           0.732     0.964    MINESWEEP/sw_IBUF[2]
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.221ns (21.629%)  route 0.801ns (78.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=4, routed)           0.801     1.022    MINESWEEP/sw_IBUF[0]
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X2Y41          SRL16E                                       r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.227ns (21.848%)  route 0.812ns (78.152%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=4, routed)           0.812     1.039    MINESWEEP/sw_IBUF[7]
    SLICE_X6Y40          SRL16E                                       r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X6Y40          SRL16E                                       r  MINESWEEP/MOVE_SYNC[7].SYNC.syncChain_reg[1]_srl2_MINESWEEP_MOVE_SYNC_c_0/CLK

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.222ns (21.311%)  route 0.819ns (78.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.819     1.041    MINESWEEP/btnU_IBUF
    SLICE_X3Y41          FDCE                                         f  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[2].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.222ns (21.311%)  route 0.819ns (78.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.819     1.041    MINESWEEP/btnU_IBUF
    SLICE_X3Y41          FDCE                                         f  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.865     1.992    MINESWEEP/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  MINESWEEP/MOVE_SYNC[3].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.222ns (20.545%)  route 0.858ns (79.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.858     1.080    MINESWEEP/btnU_IBUF
    SLICE_X7Y40          FDCE                                         f  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  MINESWEEP/MOVE_SYNC[0].SYNC.syncChain_reg[3]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.222ns (20.545%)  route 0.858ns (79.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=137, routed)         0.858     1.080    MINESWEEP/btnU_IBUF
    SLICE_X7Y40          FDCE                                         f  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=169, routed)         0.863     1.990    MINESWEEP/clk_IBUF_BUFG
    SLICE_X7Y40          FDCE                                         r  MINESWEEP/MOVE_SYNC[10].SYNC.syncChain_reg[3]/C





