// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sun Jun 21 12:37:52 2020
// Host        : pme10D0025 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_level_block_design_usp_rf_data_converter_0_0_sim_netlist.v
// Design      : top_level_block_design_usp_rf_data_converter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu28dr-ffvg1517-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "usp_rf_data_converter_v2_3_0,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  output irq;

  wire irq;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sysref_in_n;
  wire sysref_in_p;
  wire NLW_inst_adc0_den_mon_UNCONNECTED;
  wire NLW_inst_adc0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc0_done_UNCONNECTED;
  wire NLW_inst_adc0_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc0_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc0_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc0_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc0_pll_lock_UNCONNECTED;
  wire NLW_inst_adc0_powerup_state_UNCONNECTED;
  wire NLW_inst_adc1_den_mon_UNCONNECTED;
  wire NLW_inst_adc1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc1_done_UNCONNECTED;
  wire NLW_inst_adc1_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc1_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc1_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc1_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc1_pll_lock_UNCONNECTED;
  wire NLW_inst_adc1_powerup_state_UNCONNECTED;
  wire NLW_inst_adc2_den_mon_UNCONNECTED;
  wire NLW_inst_adc2_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc2_done_UNCONNECTED;
  wire NLW_inst_adc2_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc2_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc2_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc2_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc2_pll_lock_UNCONNECTED;
  wire NLW_inst_adc2_powerup_state_UNCONNECTED;
  wire NLW_inst_adc3_den_mon_UNCONNECTED;
  wire NLW_inst_adc3_dgnt_mon_UNCONNECTED;
  wire NLW_inst_adc3_done_UNCONNECTED;
  wire NLW_inst_adc3_drdy_mon_UNCONNECTED;
  wire NLW_inst_adc3_dreq_mon_UNCONNECTED;
  wire NLW_inst_adc3_dwe_mon_UNCONNECTED;
  wire NLW_inst_adc3_pll_dmon_UNCONNECTED;
  wire NLW_inst_adc3_pll_lock_UNCONNECTED;
  wire NLW_inst_adc3_powerup_state_UNCONNECTED;
  wire NLW_inst_dac0_den_mon_UNCONNECTED;
  wire NLW_inst_dac0_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac0_done_UNCONNECTED;
  wire NLW_inst_dac0_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac0_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac0_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac0_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac0_pll_lock_UNCONNECTED;
  wire NLW_inst_dac0_powerup_state_UNCONNECTED;
  wire NLW_inst_dac1_den_mon_UNCONNECTED;
  wire NLW_inst_dac1_dgnt_mon_UNCONNECTED;
  wire NLW_inst_dac1_done_UNCONNECTED;
  wire NLW_inst_dac1_drdy_mon_UNCONNECTED;
  wire NLW_inst_dac1_dreq_mon_UNCONNECTED;
  wire NLW_inst_dac1_dwe_mon_UNCONNECTED;
  wire NLW_inst_dac1_pll_dmon_UNCONNECTED;
  wire NLW_inst_dac1_pll_lock_UNCONNECTED;
  wire NLW_inst_dac1_powerup_state_UNCONNECTED;
  wire [15:0]NLW_inst_adc00_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc01_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc02_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc03_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc0_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc10_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc11_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc12_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc13_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc1_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc20_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc21_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc22_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc23_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc2_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc2_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc2_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc30_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc31_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc32_status_UNCONNECTED;
  wire [15:0]NLW_inst_adc33_status_UNCONNECTED;
  wire [11:0]NLW_inst_adc3_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_adc3_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_adc3_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac00_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac01_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac02_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac03_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac0_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac0_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac0_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac10_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac11_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac12_status_UNCONNECTED;
  wire [15:0]NLW_inst_dac13_status_UNCONNECTED;
  wire [11:0]NLW_inst_dac1_daddr_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_di_mon_UNCONNECTED;
  wire [15:0]NLW_inst_dac1_do_mon_UNCONNECTED;
  wire [3:0]NLW_inst_dac1_status_UNCONNECTED;

  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* adc00_data_type = "1'b0" *) 
  (* adc00_decimation = "3'b000" *) 
  (* adc00_enable = "1'b0" *) 
  (* adc00_mixer = "2'b10" *) 
  (* adc01_data_type = "1'b0" *) 
  (* adc01_decimation = "3'b000" *) 
  (* adc01_enable = "1'b0" *) 
  (* adc01_mixer = "2'b10" *) 
  (* adc02_data_type = "1'b0" *) 
  (* adc02_decimation = "3'b000" *) 
  (* adc02_enable = "1'b0" *) 
  (* adc02_mixer = "2'b10" *) 
  (* adc03_data_type = "1'b0" *) 
  (* adc03_decimation = "3'b000" *) 
  (* adc03_enable = "1'b0" *) 
  (* adc03_mixer = "2'b10" *) 
  (* adc10_data_type = "1'b0" *) 
  (* adc10_decimation = "3'b000" *) 
  (* adc10_enable = "1'b0" *) 
  (* adc10_mixer = "2'b10" *) 
  (* adc11_data_type = "1'b0" *) 
  (* adc11_decimation = "3'b000" *) 
  (* adc11_enable = "1'b0" *) 
  (* adc11_mixer = "2'b10" *) 
  (* adc12_data_type = "1'b0" *) 
  (* adc12_decimation = "3'b000" *) 
  (* adc12_enable = "1'b0" *) 
  (* adc12_mixer = "2'b10" *) 
  (* adc13_data_type = "1'b0" *) 
  (* adc13_decimation = "3'b000" *) 
  (* adc13_enable = "1'b0" *) 
  (* adc13_mixer = "2'b10" *) 
  (* adc20_data_type = "1'b0" *) 
  (* adc20_decimation = "3'b000" *) 
  (* adc20_enable = "1'b0" *) 
  (* adc20_mixer = "2'b10" *) 
  (* adc21_data_type = "1'b0" *) 
  (* adc21_decimation = "3'b000" *) 
  (* adc21_enable = "1'b0" *) 
  (* adc21_mixer = "2'b10" *) 
  (* adc22_data_type = "1'b0" *) 
  (* adc22_decimation = "3'b000" *) 
  (* adc22_enable = "1'b0" *) 
  (* adc22_mixer = "2'b10" *) 
  (* adc23_data_type = "1'b0" *) 
  (* adc23_decimation = "3'b000" *) 
  (* adc23_enable = "1'b0" *) 
  (* adc23_mixer = "2'b10" *) 
  (* adc30_data_type = "1'b0" *) 
  (* adc30_decimation = "3'b000" *) 
  (* adc30_enable = "1'b0" *) 
  (* adc30_mixer = "2'b10" *) 
  (* adc31_data_type = "1'b0" *) 
  (* adc31_decimation = "3'b000" *) 
  (* adc31_enable = "1'b0" *) 
  (* adc31_mixer = "2'b10" *) 
  (* adc32_data_type = "1'b0" *) 
  (* adc32_decimation = "3'b000" *) 
  (* adc32_enable = "1'b0" *) 
  (* adc32_mixer = "2'b10" *) 
  (* adc33_data_type = "1'b0" *) 
  (* adc33_decimation = "3'b000" *) 
  (* adc33_enable = "1'b0" *) 
  (* adc33_mixer = "2'b10" *) 
  (* dac00_data_type = "1'b0" *) 
  (* dac00_enable = "1'b0" *) 
  (* dac00_interpolation = "3'b000" *) 
  (* dac00_mixer = "2'b10" *) 
  (* dac00_sinc = "1'b0" *) 
  (* dac01_data_type = "1'b0" *) 
  (* dac01_enable = "1'b0" *) 
  (* dac01_interpolation = "3'b000" *) 
  (* dac01_mixer = "2'b10" *) 
  (* dac01_sinc = "1'b0" *) 
  (* dac02_data_type = "1'b0" *) 
  (* dac02_enable = "1'b0" *) 
  (* dac02_interpolation = "3'b000" *) 
  (* dac02_mixer = "2'b10" *) 
  (* dac02_sinc = "1'b0" *) 
  (* dac03_data_type = "1'b0" *) 
  (* dac03_enable = "1'b0" *) 
  (* dac03_interpolation = "3'b000" *) 
  (* dac03_mixer = "2'b10" *) 
  (* dac03_sinc = "1'b0" *) 
  (* dac10_data_type = "1'b0" *) 
  (* dac10_enable = "1'b0" *) 
  (* dac10_interpolation = "3'b000" *) 
  (* dac10_mixer = "2'b10" *) 
  (* dac10_sinc = "1'b0" *) 
  (* dac11_data_type = "1'b0" *) 
  (* dac11_enable = "1'b0" *) 
  (* dac11_interpolation = "3'b000" *) 
  (* dac11_mixer = "2'b10" *) 
  (* dac11_sinc = "1'b0" *) 
  (* dac12_data_type = "1'b0" *) 
  (* dac12_enable = "1'b0" *) 
  (* dac12_interpolation = "3'b000" *) 
  (* dac12_mixer = "2'b10" *) 
  (* dac12_sinc = "1'b0" *) 
  (* dac13_data_type = "1'b0" *) 
  (* dac13_enable = "1'b0" *) 
  (* dac13_interpolation = "3'b000" *) 
  (* dac13_mixer = "2'b10" *) 
  (* dac13_sinc = "1'b0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_block inst
       (.adc00_status(NLW_inst_adc00_status_UNCONNECTED[15:0]),
        .adc01_status(NLW_inst_adc01_status_UNCONNECTED[15:0]),
        .adc02_status(NLW_inst_adc02_status_UNCONNECTED[15:0]),
        .adc03_status(NLW_inst_adc03_status_UNCONNECTED[15:0]),
        .adc0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc0_daddr_mon(NLW_inst_adc0_daddr_mon_UNCONNECTED[11:0]),
        .adc0_den_mon(NLW_inst_adc0_den_mon_UNCONNECTED),
        .adc0_dgnt_mon(NLW_inst_adc0_dgnt_mon_UNCONNECTED),
        .adc0_di_mon(NLW_inst_adc0_di_mon_UNCONNECTED[15:0]),
        .adc0_do_mon(NLW_inst_adc0_do_mon_UNCONNECTED[15:0]),
        .adc0_done(NLW_inst_adc0_done_UNCONNECTED),
        .adc0_drdy_mon(NLW_inst_adc0_drdy_mon_UNCONNECTED),
        .adc0_dreq_mon(NLW_inst_adc0_dreq_mon_UNCONNECTED),
        .adc0_dwe_mon(NLW_inst_adc0_dwe_mon_UNCONNECTED),
        .adc0_pll_dmon(NLW_inst_adc0_pll_dmon_UNCONNECTED),
        .adc0_pll_lock(NLW_inst_adc0_pll_lock_UNCONNECTED),
        .adc0_powerup_state(NLW_inst_adc0_powerup_state_UNCONNECTED),
        .adc0_status(NLW_inst_adc0_status_UNCONNECTED[3:0]),
        .adc10_status(NLW_inst_adc10_status_UNCONNECTED[15:0]),
        .adc11_status(NLW_inst_adc11_status_UNCONNECTED[15:0]),
        .adc12_status(NLW_inst_adc12_status_UNCONNECTED[15:0]),
        .adc13_status(NLW_inst_adc13_status_UNCONNECTED[15:0]),
        .adc1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc1_daddr_mon(NLW_inst_adc1_daddr_mon_UNCONNECTED[11:0]),
        .adc1_den_mon(NLW_inst_adc1_den_mon_UNCONNECTED),
        .adc1_dgnt_mon(NLW_inst_adc1_dgnt_mon_UNCONNECTED),
        .adc1_di_mon(NLW_inst_adc1_di_mon_UNCONNECTED[15:0]),
        .adc1_do_mon(NLW_inst_adc1_do_mon_UNCONNECTED[15:0]),
        .adc1_done(NLW_inst_adc1_done_UNCONNECTED),
        .adc1_drdy_mon(NLW_inst_adc1_drdy_mon_UNCONNECTED),
        .adc1_dreq_mon(NLW_inst_adc1_dreq_mon_UNCONNECTED),
        .adc1_dwe_mon(NLW_inst_adc1_dwe_mon_UNCONNECTED),
        .adc1_pll_dmon(NLW_inst_adc1_pll_dmon_UNCONNECTED),
        .adc1_pll_lock(NLW_inst_adc1_pll_lock_UNCONNECTED),
        .adc1_powerup_state(NLW_inst_adc1_powerup_state_UNCONNECTED),
        .adc1_status(NLW_inst_adc1_status_UNCONNECTED[3:0]),
        .adc20_status(NLW_inst_adc20_status_UNCONNECTED[15:0]),
        .adc21_status(NLW_inst_adc21_status_UNCONNECTED[15:0]),
        .adc22_status(NLW_inst_adc22_status_UNCONNECTED[15:0]),
        .adc23_status(NLW_inst_adc23_status_UNCONNECTED[15:0]),
        .adc2_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc2_daddr_mon(NLW_inst_adc2_daddr_mon_UNCONNECTED[11:0]),
        .adc2_den_mon(NLW_inst_adc2_den_mon_UNCONNECTED),
        .adc2_dgnt_mon(NLW_inst_adc2_dgnt_mon_UNCONNECTED),
        .adc2_di_mon(NLW_inst_adc2_di_mon_UNCONNECTED[15:0]),
        .adc2_do_mon(NLW_inst_adc2_do_mon_UNCONNECTED[15:0]),
        .adc2_done(NLW_inst_adc2_done_UNCONNECTED),
        .adc2_drdy_mon(NLW_inst_adc2_drdy_mon_UNCONNECTED),
        .adc2_dreq_mon(NLW_inst_adc2_dreq_mon_UNCONNECTED),
        .adc2_dwe_mon(NLW_inst_adc2_dwe_mon_UNCONNECTED),
        .adc2_pll_dmon(NLW_inst_adc2_pll_dmon_UNCONNECTED),
        .adc2_pll_lock(NLW_inst_adc2_pll_lock_UNCONNECTED),
        .adc2_powerup_state(NLW_inst_adc2_powerup_state_UNCONNECTED),
        .adc2_status(NLW_inst_adc2_status_UNCONNECTED[3:0]),
        .adc30_status(NLW_inst_adc30_status_UNCONNECTED[15:0]),
        .adc31_status(NLW_inst_adc31_status_UNCONNECTED[15:0]),
        .adc32_status(NLW_inst_adc32_status_UNCONNECTED[15:0]),
        .adc33_status(NLW_inst_adc33_status_UNCONNECTED[15:0]),
        .adc3_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .adc3_daddr_mon(NLW_inst_adc3_daddr_mon_UNCONNECTED[11:0]),
        .adc3_den_mon(NLW_inst_adc3_den_mon_UNCONNECTED),
        .adc3_dgnt_mon(NLW_inst_adc3_dgnt_mon_UNCONNECTED),
        .adc3_di_mon(NLW_inst_adc3_di_mon_UNCONNECTED[15:0]),
        .adc3_do_mon(NLW_inst_adc3_do_mon_UNCONNECTED[15:0]),
        .adc3_done(NLW_inst_adc3_done_UNCONNECTED),
        .adc3_drdy_mon(NLW_inst_adc3_drdy_mon_UNCONNECTED),
        .adc3_dreq_mon(NLW_inst_adc3_dreq_mon_UNCONNECTED),
        .adc3_dwe_mon(NLW_inst_adc3_dwe_mon_UNCONNECTED),
        .adc3_pll_dmon(NLW_inst_adc3_pll_dmon_UNCONNECTED),
        .adc3_pll_lock(NLW_inst_adc3_pll_lock_UNCONNECTED),
        .adc3_powerup_state(NLW_inst_adc3_powerup_state_UNCONNECTED),
        .adc3_status(NLW_inst_adc3_status_UNCONNECTED[3:0]),
        .dac00_status(NLW_inst_dac00_status_UNCONNECTED[15:0]),
        .dac01_status(NLW_inst_dac01_status_UNCONNECTED[15:0]),
        .dac02_status(NLW_inst_dac02_status_UNCONNECTED[15:0]),
        .dac03_status(NLW_inst_dac03_status_UNCONNECTED[15:0]),
        .dac0_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac0_daddr_mon(NLW_inst_dac0_daddr_mon_UNCONNECTED[11:0]),
        .dac0_den_mon(NLW_inst_dac0_den_mon_UNCONNECTED),
        .dac0_dgnt_mon(NLW_inst_dac0_dgnt_mon_UNCONNECTED),
        .dac0_di_mon(NLW_inst_dac0_di_mon_UNCONNECTED[15:0]),
        .dac0_do_mon(NLW_inst_dac0_do_mon_UNCONNECTED[15:0]),
        .dac0_done(NLW_inst_dac0_done_UNCONNECTED),
        .dac0_drdy_mon(NLW_inst_dac0_drdy_mon_UNCONNECTED),
        .dac0_dreq_mon(NLW_inst_dac0_dreq_mon_UNCONNECTED),
        .dac0_dwe_mon(NLW_inst_dac0_dwe_mon_UNCONNECTED),
        .dac0_pll_dmon(NLW_inst_dac0_pll_dmon_UNCONNECTED),
        .dac0_pll_lock(NLW_inst_dac0_pll_lock_UNCONNECTED),
        .dac0_powerup_state(NLW_inst_dac0_powerup_state_UNCONNECTED),
        .dac0_status(NLW_inst_dac0_status_UNCONNECTED[3:0]),
        .dac10_status(NLW_inst_dac10_status_UNCONNECTED[15:0]),
        .dac11_status(NLW_inst_dac11_status_UNCONNECTED[15:0]),
        .dac12_status(NLW_inst_dac12_status_UNCONNECTED[15:0]),
        .dac13_status(NLW_inst_dac13_status_UNCONNECTED[15:0]),
        .dac1_cmn_control({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dac1_daddr_mon(NLW_inst_dac1_daddr_mon_UNCONNECTED[11:0]),
        .dac1_den_mon(NLW_inst_dac1_den_mon_UNCONNECTED),
        .dac1_dgnt_mon(NLW_inst_dac1_dgnt_mon_UNCONNECTED),
        .dac1_di_mon(NLW_inst_dac1_di_mon_UNCONNECTED[15:0]),
        .dac1_do_mon(NLW_inst_dac1_do_mon_UNCONNECTED[15:0]),
        .dac1_done(NLW_inst_dac1_done_UNCONNECTED),
        .dac1_drdy_mon(NLW_inst_dac1_drdy_mon_UNCONNECTED),
        .dac1_dreq_mon(NLW_inst_dac1_dreq_mon_UNCONNECTED),
        .dac1_dwe_mon(NLW_inst_dac1_dwe_mon_UNCONNECTED),
        .dac1_pll_dmon(NLW_inst_dac1_pll_dmon_UNCONNECTED),
        .dac1_pll_lock(NLW_inst_dac1_pll_lock_UNCONNECTED),
        .dac1_powerup_state(NLW_inst_dac1_powerup_state_UNCONNECTED),
        .dac1_status(NLW_inst_dac1_status_UNCONNECTED[3:0]),
        .irq(irq),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_address_decoder
   (E,
    counter_en_reg_reg,
    \FSM_sequential_access_cs_reg[2] ,
    \FSM_sequential_access_cs_reg[0] ,
    s_axi_arvalid_0,
    \DATA_PHASE_WDT.data_timeout_reg ,
    D,
    \bus2ip_addr_reg_reg[15] ,
    \bus2ip_addr_reg_reg[17] ,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \bus2ip_addr_reg_reg[17]_0 ,
    dac0_dreq_mon,
    \FSM_onehot_state_reg[0]_0 ,
    \bus2ip_addr_reg_reg[17]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \FSM_onehot_state_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[17]_2 ,
    \FSM_onehot_state_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[17]_3 ,
    \FSM_onehot_state_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    adc2_drp_we,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \FSM_onehot_state_reg[3]_2 ,
    \FSM_onehot_state_reg[3]_3 ,
    \FSM_onehot_state_reg[3]_4 ,
    \adc1_ref_clk_freq_reg[31] ,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[10] ,
    \bus2ip_addr_reg_reg[16] ,
    \bus2ip_addr_reg_reg[2] ,
    \bus2ip_addr_reg_reg[14] ,
    bank13_read,
    \bus2ip_addr_reg_reg[17]_4 ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[15]_1 ,
    \bus2ip_addr_reg_reg[15]_2 ,
    bank15_write,
    bank3_write,
    bank1_write,
    \bus2ip_addr_reg_reg[3] ,
    bank9_read,
    bank15_read,
    bank13_write,
    bank11_write,
    bank9_write,
    dac0_reset,
    dac1_reset,
    adc0_reset,
    adc1_reset,
    adc2_reset,
    adc3_reset,
    bank11_read,
    dac1_read_req,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[5]_1 ,
    dac1_restart,
    dac0_restart,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    master_reset,
    master_reset_reg,
    master_reset_reg_0,
    \bus2ip_addr_reg_reg[16]_0 ,
    \bus2ip_addr_reg_reg[16]_1 ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \bus2ip_addr_reg_reg[8] ,
    \bus2ip_addr_reg_reg[16]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \bus2ip_addr_reg_reg[16]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[16]_5 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[14]_3 ,
    \bus2ip_addr_reg_reg[16]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ,
    \bus2ip_addr_reg_reg[14]_4 ,
    dac0_read_req,
    \bus2ip_addr_reg_reg[16]_7 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ,
    \bus2ip_addr_reg_reg[14]_5 ,
    \bus2ip_addr_reg_reg[15]_3 ,
    \bus2ip_addr_reg_reg[16]_8 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ,
    \bus2ip_addr_reg_reg[14]_6 ,
    \bus2ip_addr_reg_reg[16]_9 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ,
    \bus2ip_addr_reg_reg[14]_7 ,
    \bus2ip_addr_reg_reg[16]_10 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ,
    \bus2ip_addr_reg_reg[14]_8 ,
    \bus2ip_addr_reg_reg[16]_11 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_10 ,
    \bus2ip_addr_reg_reg[14]_9 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    \FSM_sequential_access_cs_reg[1] ,
    \bus2ip_addr_reg_reg[16]_12 ,
    cs_ce_ld_enable_i,
    s_axi_aclk,
    \FSM_sequential_access_cs_reg[0]_0 ,
    Q,
    \FSM_sequential_access_cs_reg[0]_1 ,
    \FSM_sequential_access_cs_reg[0]_2 ,
    \FSM_sequential_access_cs_reg[0]_3 ,
    \icount_out_reg[11] ,
    \icount_out_reg[11]_0 ,
    counter_en_reg,
    \icount_out_reg[11]_1 ,
    axi_RdAck_r_reg,
    s_axi_arvalid,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_11 ,
    s_axi_awvalid,
    s_axi_wvalid,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12 ,
    s_axi_aresetn,
    drp_RdAck_r,
    axi_RdAck,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    \FSM_onehot_state_reg[1]_4 ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[1]_5 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_6 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_8 ,
    access_type_reg_1,
    adc0_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_2,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_3,
    adc2_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_4 ,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_4,
    adc3_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_5 ,
    \FSM_sequential_fsm_cs_reg[1]_6 ,
    \FSM_sequential_fsm_cs_reg[1]_7 ,
    p_36_in,
    \IP2Bus_Data[1]_i_29_0 ,
    \adc0_sim_level_reg[1] ,
    \IP2Bus_Data[1]_i_29_1 ,
    \dac1_end_stage_reg[0] ,
    \IP2Bus_Data[0]_i_20_0 ,
    adc00_irq_en,
    \IP2Bus_Data[15]_i_8_0 ,
    axi_RdAck_r_reg_0,
    \IP2Bus_Data[0]_i_9_0 ,
    \IP2Bus_Data[1]_i_2_0 ,
    \IP2Bus_Data[1]_i_2_1 ,
    adc01_irq_en,
    dac1_do_mon,
    adc0_do_mon,
    \IP2Bus_Data_reg[25] ,
    \IP2Bus_Data_reg[25]_0 ,
    \IP2Bus_Data_reg[31] ,
    \adc0_ref_clk_freq_reg[31] ,
    \adc0_sample_rate_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[11] ,
    \adc0_multi_band_reg[2] ,
    \IP2Bus_Data[0]_i_14_0 ,
    adc0_cmn_irq_en,
    \IP2Bus_Data[2]_i_2_0 ,
    \IP2Bus_Data[15]_i_31_0 ,
    adc02_irq_sync,
    \IP2Bus_Data[15]_i_29_0 ,
    axi_RdAck_r_reg_1,
    \IP2Bus_Data[14]_i_35_0 ,
    adc03_irq_en_reg,
    adc02_irq_en,
    \IP2Bus_Data[2]_i_10_0 ,
    adc03_irq_en,
    \IP2Bus_Data[3]_i_2_0 ,
    adc11_irq_en,
    \IP2Bus_Data[1]_i_16_0 ,
    \IP2Bus_Data[1]_i_16_1 ,
    adc1_do_mon,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_18_0 ,
    \IP2Bus_Data[2]_i_5_0 ,
    \IP2Bus_Data_reg[3] ,
    adc1_cmn_irq_en,
    adc12_irq_en,
    adc13_irq_en,
    \IP2Bus_Data[15]_i_23_0 ,
    adc10_irq_sync,
    \IP2Bus_Data[0]_i_6_0 ,
    \IP2Bus_Data[15]_i_5_0 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data_reg[11]_0 ,
    \IP2Bus_Data[11]_i_4_0 ,
    \IP2Bus_Data_reg[10] ,
    \IP2Bus_Data[15]_i_23_1 ,
    \IP2Bus_Data[14]_i_64_0 ,
    \IP2Bus_Data[0]_i_22_0 ,
    \adc1_fifo_disable_reg[1] ,
    \IP2Bus_Data[0]_i_49_0 ,
    axi_read_req_r_reg,
    \IP2Bus_Data[0]_i_6_1 ,
    \IP2Bus_Data_reg[14] ,
    adc20_irq_en,
    \IP2Bus_Data[0]_i_36_0 ,
    \IP2Bus_Data[1]_i_46_0 ,
    adc21_irq_en,
    \IP2Bus_Data[1]_i_46_1 ,
    \IP2Bus_Data[2]_i_4_0 ,
    \IP2Bus_Data[3]_i_5_0 ,
    adc2_cmn_irq_en,
    adc22_irq_en,
    adc23_irq_en,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_6_0 ,
    \IP2Bus_Data[15]_i_29_1 ,
    \adc0_slice2_irq_en_reg[15] ,
    \IP2Bus_Data_reg[31]_3 ,
    \IP2Bus_Data_reg[31]_4 ,
    \IP2Bus_Data[3]_i_23_0 ,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_4_0 ,
    \IP2Bus_Data[1]_i_3_0 ,
    adc31_irq_en,
    \IP2Bus_Data[1]_i_3_1 ,
    \IP2Bus_Data[2]_i_3_0 ,
    \IP2Bus_Data[2]_i_17_0 ,
    adc32_irq_en,
    \IP2Bus_Data_reg[3]_0 ,
    \IP2Bus_Data[3]_i_3_0 ,
    \IP2Bus_Data[3]_i_15_0 ,
    adc33_irq_en,
    adc3_cmn_irq_en,
    \IP2Bus_Data[15]_i_21_0 ,
    adc30_overvol_irq,
    axi_RdAck_r_reg_2,
    \adc3_slice0_irq_en_reg[2] ,
    adc3_do_mon,
    \IP2Bus_Data_reg[31]_5 ,
    \IP2Bus_Data_reg[31]_6 ,
    adc33_overvol_irq,
    \IP2Bus_Data[15]_i_20_0 ,
    adc2_do_mon,
    \IP2Bus_Data_reg[5] ,
    \IP2Bus_Data_reg[12] ,
    \IP2Bus_Data_reg[1] ,
    dac0_do_mon,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_21_0 ,
    \IP2Bus_Data[1]_i_21_1 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_47_0 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_6_0 ,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_7_0 ,
    dac10_irq_sync,
    \IP2Bus_Data[15]_i_3_0 ,
    \IP2Bus_Data_reg[4] ,
    \IP2Bus_Data_reg[4]_0 ,
    dac1_cmn_irq_en,
    \IP2Bus_Data_reg[6] ,
    \IP2Bus_Data[3]_i_8_0 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[11]_1 ,
    \IP2Bus_Data[31]_i_7_0 ,
    \IP2Bus_Data[31]_i_7_1 ,
    \IP2Bus_Data[2]_i_29_0 ,
    \IP2Bus_Data[2]_i_32_0 ,
    \IP2Bus_Data[3]_i_31_0 ,
    \dac0_fifo_disable_reg[0] ,
    p_46_in,
    irq_enables,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[0]_i_22_1 ,
    \IP2Bus_Data[1]_i_5_0 ,
    \IP2Bus_Data[4]_i_3_0 ,
    \IP2Bus_Data[5]_i_5_0 ,
    \IP2Bus_Data[6]_i_5_0 ,
    \IP2Bus_Data[7]_i_5_0 ,
    \IP2Bus_Data[31]_i_7_2 ,
    axi_RdAck_r_reg_3,
    axi_RdAck_r_reg_4,
    \IP2Bus_Data[15]_i_13_0 ,
    \adc0_cmn_en_reg[15] ,
    \IP2Bus_Data[2]_i_61_0 ,
    \IP2Bus_Data[14]_i_52_0 ,
    \IP2Bus_Data[0]_i_46_0 ,
    \IP2Bus_Data[22]_i_7_0 ,
    adc3_irq_en_reg,
    \IP2Bus_Data[15]_i_24_0 ,
    \IP2Bus_Data[2]_i_27_0 ,
    \IP2Bus_Data[2]_i_58_0 ,
    \IP2Bus_Data[15]_i_24_1 ,
    \IP2Bus_Data[1]_i_4_0 ,
    \IP2Bus_Data[31]_i_7_3 ,
    \adc0_fifo_disable_reg[1] ,
    \IP2Bus_Data[31]_i_7_4 ,
    \IP2Bus_Data[2]_i_32_1 ,
    \IP2Bus_Data[2]_i_9_0 ,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[15]_i_26_1 ,
    \IP2Bus_Data[2]_i_20_0 ,
    \IP2Bus_Data[2]_i_3_1 ,
    \IP2Bus_Data[15]_i_20_1 ,
    \IP2Bus_Data[11]_i_16_0 ,
    \IP2Bus_Data[3]_i_2_1 ,
    adc0_status,
    \IP2Bus_Data[0]_i_39_0 ,
    dac0_reset_reg,
    dac1_restart_reg,
    \startup_delay_reg[15] ,
    \IP2Bus_Data[0]_i_21_0 ,
    adc1_status,
    \IP2Bus_Data[3]_i_26_0 ,
    \IP2Bus_Data[0]_i_6_2 ,
    \IP2Bus_Data[0]_i_17_0 ,
    adc2_status,
    \IP2Bus_Data[3]_i_4_0 ,
    adc3_status,
    \IP2Bus_Data[3]_i_7_1 ,
    dac1_status,
    dac0_status,
    \IP2Bus_Data[25]_i_7_0 ,
    \IP2Bus_Data[25]_i_7_1 ,
    \IP2Bus_Data[0]_i_22_2 ,
    \IP2Bus_Data[0]_i_22_3 ,
    \IP2Bus_Data[0]_i_22_4 ,
    \IP2Bus_Data[0]_i_22_5 ,
    adc10_overvol_irq,
    adc30_irq_sync,
    \IP2Bus_Data[15]_i_63_0 ,
    \adc0_slice1_irq_en_reg[15] ,
    adc31_overvol_irq,
    adc31_irq_sync,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[15]_i_3_1 ,
    dac11_irq_sync,
    \IP2Bus_Data[15]_i_13_1 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_7_0 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    \IP2Bus_Data[15]_i_34_0 ,
    adc01_overvol_irq,
    adc01_irq_sync,
    \IP2Bus_Data[14]_i_9_0 ,
    adc20_overvol_irq,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_6_1 ,
    adc22_irq_sync,
    adc21_overvol_irq,
    \IP2Bus_Data[3]_i_23_1 ,
    \IP2Bus_Data[15]_i_2_0 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_24_2 ,
    \IP2Bus_Data[0]_i_34_0 ,
    \IP2Bus_Data[15]_i_2_1 ,
    \IP2Bus_Data[15]_i_2_2 ,
    dac0_fifo_disable,
    dac1_fifo_disable,
    \IP2Bus_Data[0]_i_10_0 ,
    \IP2Bus_Data[15]_i_20_2 ,
    \IP2Bus_Data[1]_i_15_0 ,
    \IP2Bus_Data[1]_i_11_0 ,
    \IP2Bus_Data[2]_i_9_1 ,
    \IP2Bus_Data[15]_i_31_1 ,
    \IP2Bus_Data[15]_i_31_2 ,
    \IP2Bus_Data[14]_i_5_0 ,
    \IP2Bus_Data[1]_i_19_0 ,
    \IP2Bus_Data[11]_i_16_1 ,
    \IP2Bus_Data[0]_i_58_0 ,
    \IP2Bus_Data[14]_i_64_1 ,
    \IP2Bus_Data[15]_i_63_1 ,
    \IP2Bus_Data[0]_i_44_0 ,
    \IP2Bus_Data[0]_i_44_1 ,
    \IP2Bus_Data[11]_i_2_0 ,
    \IP2Bus_Data[0]_i_5_0 ,
    \IP2Bus_Data[0]_i_5_1 ,
    \IP2Bus_Data[0]_i_8_0 ,
    \IP2Bus_Data[0]_i_8_1 ,
    s_axi_wdata,
    \IP2Bus_Data[0]_i_37_0 ,
    \IP2Bus_Data[0]_i_39_1 ,
    \IP2Bus_Data[0]_i_39_2 ,
    \IP2Bus_Data[1]_i_5_1 ,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_24_3 ,
    adc13_overvol_irq,
    \IP2Bus_Data[15]_i_45_0 ,
    adc23_irq_sync,
    \IP2Bus_Data[15]_i_26_2 ,
    adc23_overvol_irq,
    adc33_irq_sync,
    \IP2Bus_Data[15]_i_13_2 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_40_0 ,
    \IP2Bus_Data[15]_i_41_0 ,
    dac03_irq_sync,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_31_3 ,
    adc03_overvol_irq,
    adc11_overvol_irq,
    \IP2Bus_Data[14]_i_24_0 ,
    adc12_overvol_irq,
    adc11_irq_sync,
    adc12_irq_sync,
    adc32_irq_sync,
    \IP2Bus_Data[14]_i_13_0 ,
    \IP2Bus_Data[15]_i_9_0 ,
    dac01_irq_sync,
    \IP2Bus_Data[14]_i_50_0 ,
    dac02_irq_sync,
    adc22_overvol_irq,
    \IP2Bus_Data[15]_i_34_1 ,
    s_axi_wready_reg_i_2_0,
    s_axi_wready_reg_i_2_1,
    \IP2Bus_Data[14]_i_3_0 ,
    \IP2Bus_Data[0]_i_21_1 ,
    axi_RdAck_r_reg_5,
    axi_avalid_reg,
    \IP2Bus_Data[14]_i_64_2 );
  output [0:0]E;
  output counter_en_reg_reg;
  output \FSM_sequential_access_cs_reg[2] ;
  output \FSM_sequential_access_cs_reg[0] ;
  output s_axi_arvalid_0;
  output \DATA_PHASE_WDT.data_timeout_reg ;
  output [1:0]D;
  output \bus2ip_addr_reg_reg[15] ;
  output \bus2ip_addr_reg_reg[17] ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output \bus2ip_addr_reg_reg[17]_0 ;
  output dac0_dreq_mon;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output \bus2ip_addr_reg_reg[17]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \bus2ip_addr_reg_reg[17]_2 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output \bus2ip_addr_reg_reg[17]_3 ;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output adc2_drp_we;
  output adc0_dreq_mon;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output \FSM_onehot_state_reg[3] ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[3]_1 ;
  output \FSM_onehot_state_reg[3]_2 ;
  output \FSM_onehot_state_reg[3]_3 ;
  output \FSM_onehot_state_reg[3]_4 ;
  output [31:0]\adc1_ref_clk_freq_reg[31] ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output \bus2ip_addr_reg_reg[10] ;
  output \bus2ip_addr_reg_reg[16] ;
  output \bus2ip_addr_reg_reg[2] ;
  output \bus2ip_addr_reg_reg[14] ;
  output [4:0]bank13_read;
  output \bus2ip_addr_reg_reg[17]_4 ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[15]_1 ;
  output \bus2ip_addr_reg_reg[15]_2 ;
  output [11:0]bank15_write;
  output [10:0]bank3_write;
  output [10:0]bank1_write;
  output \bus2ip_addr_reg_reg[3] ;
  output [4:0]bank9_read;
  output [4:0]bank15_read;
  output [1:0]bank13_write;
  output [1:0]bank11_write;
  output [1:0]bank9_write;
  output dac0_reset;
  output dac1_reset;
  output adc0_reset;
  output adc1_reset;
  output adc2_reset;
  output adc3_reset;
  output [4:0]bank11_read;
  output dac1_read_req;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output dac1_restart;
  output dac0_restart;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output master_reset;
  output [0:0]master_reset_reg;
  output [0:0]master_reset_reg_0;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \bus2ip_addr_reg_reg[16]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_2 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_0 ;
  output \bus2ip_addr_reg_reg[8] ;
  output [0:0]\bus2ip_addr_reg_reg[16]_3 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_6 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_4 ;
  output dac0_read_req;
  output \bus2ip_addr_reg_reg[16]_7 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  output \bus2ip_addr_reg_reg[14]_5 ;
  output [0:0]\bus2ip_addr_reg_reg[15]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_8 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_6 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_7 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_10 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_8 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_11 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_10 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_9 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output \FSM_sequential_access_cs_reg[1] ;
  output \bus2ip_addr_reg_reg[16]_12 ;
  input cs_ce_ld_enable_i;
  input s_axi_aclk;
  input \FSM_sequential_access_cs_reg[0]_0 ;
  input [2:0]Q;
  input \FSM_sequential_access_cs_reg[0]_1 ;
  input \FSM_sequential_access_cs_reg[0]_2 ;
  input \FSM_sequential_access_cs_reg[0]_3 ;
  input \icount_out_reg[11] ;
  input \icount_out_reg[11]_0 ;
  input counter_en_reg;
  input \icount_out_reg[11]_1 ;
  input [14:0]axi_RdAck_r_reg;
  input s_axi_arvalid;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_11 ;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12 ;
  input s_axi_aresetn;
  input drp_RdAck_r;
  input axi_RdAck;
  input [1:0]\FSM_onehot_state_reg[1] ;
  input \FSM_onehot_state_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_2 ;
  input \FSM_onehot_state_reg[1]_3 ;
  input \FSM_onehot_state_reg[1]_4 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_onehot_state_reg[4] ;
  input \FSM_onehot_state_reg[1]_5 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_7 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input access_type_reg_1;
  input adc0_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_3 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_2;
  input adc1_drp_rdy;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_3;
  input adc2_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_4 ;
  input \FSM_onehot_state_reg[4]_4 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_4;
  input adc3_drp_rdy;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_5 ;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_6 ;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_7 ;
  input [4:0]p_36_in;
  input \IP2Bus_Data[1]_i_29_0 ;
  input \adc0_sim_level_reg[1] ;
  input [1:0]\IP2Bus_Data[1]_i_29_1 ;
  input \dac1_end_stage_reg[0] ;
  input \IP2Bus_Data[0]_i_20_0 ;
  input adc00_irq_en;
  input \IP2Bus_Data[15]_i_8_0 ;
  input axi_RdAck_r_reg_0;
  input \IP2Bus_Data[0]_i_9_0 ;
  input [1:0]\IP2Bus_Data[1]_i_2_0 ;
  input \IP2Bus_Data[1]_i_2_1 ;
  input adc01_irq_en;
  input [15:0]dac1_do_mon;
  input [15:0]adc0_do_mon;
  input \IP2Bus_Data_reg[25] ;
  input \IP2Bus_Data_reg[25]_0 ;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input \adc0_ref_clk_freq_reg[31] ;
  input \adc0_sample_rate_reg[31] ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input [3:0]\IP2Bus_Data_reg[11] ;
  input \adc0_multi_band_reg[2] ;
  input \IP2Bus_Data[0]_i_14_0 ;
  input adc0_cmn_irq_en;
  input \IP2Bus_Data[2]_i_2_0 ;
  input [3:0]\IP2Bus_Data[15]_i_31_0 ;
  input [0:0]adc02_irq_sync;
  input \IP2Bus_Data[15]_i_29_0 ;
  input axi_RdAck_r_reg_1;
  input \IP2Bus_Data[14]_i_35_0 ;
  input adc03_irq_en_reg;
  input adc02_irq_en;
  input \IP2Bus_Data[2]_i_10_0 ;
  input adc03_irq_en;
  input \IP2Bus_Data[3]_i_2_0 ;
  input adc11_irq_en;
  input \IP2Bus_Data[1]_i_16_0 ;
  input [1:0]\IP2Bus_Data[1]_i_16_1 ;
  input [14:0]adc1_do_mon;
  input adc10_irq_en;
  input \IP2Bus_Data[0]_i_18_0 ;
  input \IP2Bus_Data[2]_i_5_0 ;
  input \IP2Bus_Data_reg[3] ;
  input adc1_cmn_irq_en;
  input adc12_irq_en;
  input adc13_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_23_0 ;
  input [2:0]adc10_irq_sync;
  input \IP2Bus_Data[0]_i_6_0 ;
  input \IP2Bus_Data[15]_i_5_0 ;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [31:0]\IP2Bus_Data_reg[31]_2 ;
  input [3:0]\IP2Bus_Data_reg[11]_0 ;
  input [3:0]\IP2Bus_Data[11]_i_4_0 ;
  input \IP2Bus_Data_reg[10] ;
  input \IP2Bus_Data[15]_i_23_1 ;
  input \IP2Bus_Data[14]_i_64_0 ;
  input \IP2Bus_Data[0]_i_22_0 ;
  input \adc1_fifo_disable_reg[1] ;
  input \IP2Bus_Data[0]_i_49_0 ;
  input axi_read_req_r_reg;
  input \IP2Bus_Data[0]_i_6_1 ;
  input \IP2Bus_Data_reg[14] ;
  input adc20_irq_en;
  input \IP2Bus_Data[0]_i_36_0 ;
  input [1:0]\IP2Bus_Data[1]_i_46_0 ;
  input adc21_irq_en;
  input \IP2Bus_Data[1]_i_46_1 ;
  input \IP2Bus_Data[2]_i_4_0 ;
  input \IP2Bus_Data[3]_i_5_0 ;
  input adc2_cmn_irq_en;
  input adc22_irq_en;
  input adc23_irq_en;
  input [2:0]adc20_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6_0 ;
  input [3:0]\IP2Bus_Data[15]_i_29_1 ;
  input \adc0_slice2_irq_en_reg[15] ;
  input [31:0]\IP2Bus_Data_reg[31]_3 ;
  input [31:0]\IP2Bus_Data_reg[31]_4 ;
  input \IP2Bus_Data[3]_i_23_0 ;
  input adc30_irq_en;
  input \IP2Bus_Data[0]_i_4_0 ;
  input [1:0]\IP2Bus_Data[1]_i_3_0 ;
  input adc31_irq_en;
  input \IP2Bus_Data[1]_i_3_1 ;
  input \IP2Bus_Data[2]_i_3_0 ;
  input \IP2Bus_Data[2]_i_17_0 ;
  input adc32_irq_en;
  input [3:0]\IP2Bus_Data_reg[3]_0 ;
  input \IP2Bus_Data[3]_i_3_0 ;
  input \IP2Bus_Data[3]_i_15_0 ;
  input adc33_irq_en;
  input adc3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_21_0 ;
  input adc30_overvol_irq;
  input axi_RdAck_r_reg_2;
  input \adc3_slice0_irq_en_reg[2] ;
  input [14:0]adc3_do_mon;
  input [31:0]\IP2Bus_Data_reg[31]_5 ;
  input [31:0]\IP2Bus_Data_reg[31]_6 ;
  input adc33_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_20_0 ;
  input [15:0]adc2_do_mon;
  input \IP2Bus_Data_reg[5] ;
  input \IP2Bus_Data_reg[12] ;
  input \IP2Bus_Data_reg[1] ;
  input [13:0]dac0_do_mon;
  input dac11_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_21_0 ;
  input \IP2Bus_Data[1]_i_21_1 ;
  input dac10_irq_en;
  input \IP2Bus_Data[0]_i_47_0 ;
  input dac12_irq_en;
  input \IP2Bus_Data[2]_i_6_0 ;
  input dac13_irq_en;
  input \IP2Bus_Data[3]_i_7_0 ;
  input [1:0]dac10_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_3_0 ;
  input \IP2Bus_Data_reg[4] ;
  input \IP2Bus_Data_reg[4]_0 ;
  input dac1_cmn_irq_en;
  input \IP2Bus_Data_reg[6] ;
  input \IP2Bus_Data[3]_i_8_0 ;
  input [15:0]STATUS_COMMON;
  input [3:0]\IP2Bus_Data_reg[11]_1 ;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7_1 ;
  input \IP2Bus_Data[2]_i_29_0 ;
  input \IP2Bus_Data[2]_i_32_0 ;
  input \IP2Bus_Data[3]_i_31_0 ;
  input \dac0_fifo_disable_reg[0] ;
  input [7:0]p_46_in;
  input [6:0]irq_enables;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input \IP2Bus_Data[0]_i_22_1 ;
  input \IP2Bus_Data[1]_i_5_0 ;
  input \IP2Bus_Data[4]_i_3_0 ;
  input \IP2Bus_Data[5]_i_5_0 ;
  input \IP2Bus_Data[6]_i_5_0 ;
  input \IP2Bus_Data[7]_i_5_0 ;
  input \IP2Bus_Data[31]_i_7_2 ;
  input axi_RdAck_r_reg_3;
  input axi_RdAck_r_reg_4;
  input [15:0]\IP2Bus_Data[15]_i_13_0 ;
  input \adc0_cmn_en_reg[15] ;
  input [2:0]\IP2Bus_Data[2]_i_61_0 ;
  input \IP2Bus_Data[14]_i_52_0 ;
  input \IP2Bus_Data[0]_i_46_0 ;
  input \IP2Bus_Data[22]_i_7_0 ;
  input adc3_irq_en_reg;
  input [3:0]\IP2Bus_Data[15]_i_24_0 ;
  input \IP2Bus_Data[2]_i_27_0 ;
  input [2:0]\IP2Bus_Data[2]_i_58_0 ;
  input [12:0]\IP2Bus_Data[15]_i_24_1 ;
  input \IP2Bus_Data[1]_i_4_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7_3 ;
  input \adc0_fifo_disable_reg[1] ;
  input [31:0]\IP2Bus_Data[31]_i_7_4 ;
  input [2:0]\IP2Bus_Data[2]_i_32_1 ;
  input [2:0]\IP2Bus_Data[2]_i_9_0 ;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [15:0]\IP2Bus_Data[15]_i_26_1 ;
  input [2:0]\IP2Bus_Data[2]_i_20_0 ;
  input [2:0]\IP2Bus_Data[2]_i_3_1 ;
  input [15:0]\IP2Bus_Data[15]_i_20_1 ;
  input \IP2Bus_Data[11]_i_16_0 ;
  input [3:0]\IP2Bus_Data[3]_i_2_1 ;
  input [1:0]adc0_status;
  input \IP2Bus_Data[0]_i_39_0 ;
  input dac0_reset_reg;
  input dac1_restart_reg;
  input \startup_delay_reg[15] ;
  input \IP2Bus_Data[0]_i_21_0 ;
  input [1:0]adc1_status;
  input [3:0]\IP2Bus_Data[3]_i_26_0 ;
  input \IP2Bus_Data[0]_i_6_2 ;
  input \IP2Bus_Data[0]_i_17_0 ;
  input [1:0]adc2_status;
  input [3:0]\IP2Bus_Data[3]_i_4_0 ;
  input [1:0]adc3_status;
  input [3:0]\IP2Bus_Data[3]_i_7_1 ;
  input [1:0]dac1_status;
  input [1:0]dac0_status;
  input \IP2Bus_Data[25]_i_7_0 ;
  input \IP2Bus_Data[25]_i_7_1 ;
  input \IP2Bus_Data[0]_i_22_2 ;
  input \IP2Bus_Data[0]_i_22_3 ;
  input \IP2Bus_Data[0]_i_22_4 ;
  input \IP2Bus_Data[0]_i_22_5 ;
  input adc10_overvol_irq;
  input [2:0]adc30_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_63_0 ;
  input \adc0_slice1_irq_en_reg[15] ;
  input adc31_overvol_irq;
  input [2:0]adc31_irq_sync;
  input axi_read_req_r_reg_0;
  input [1:0]\IP2Bus_Data[15]_i_3_1 ;
  input [1:0]dac11_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13_1 ;
  input [1:0]dac12_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_7_0 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_34_0 ;
  input adc01_overvol_irq;
  input [2:0]adc01_irq_sync;
  input \IP2Bus_Data[14]_i_9_0 ;
  input adc20_overvol_irq;
  input [2:0]adc21_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6_1 ;
  input [2:0]adc22_irq_sync;
  input adc21_overvol_irq;
  input \IP2Bus_Data[3]_i_23_1 ;
  input [1:0]\IP2Bus_Data[15]_i_2_0 ;
  input [1:0]dac00_irq_sync;
  input [12:0]\IP2Bus_Data[15]_i_24_2 ;
  input [0:0]\IP2Bus_Data[0]_i_34_0 ;
  input [15:0]\IP2Bus_Data[15]_i_2_1 ;
  input [15:0]\IP2Bus_Data[15]_i_2_2 ;
  input [0:0]dac0_fifo_disable;
  input [0:0]dac1_fifo_disable;
  input \IP2Bus_Data[0]_i_10_0 ;
  input [15:0]\IP2Bus_Data[15]_i_20_2 ;
  input [1:0]\IP2Bus_Data[1]_i_15_0 ;
  input \IP2Bus_Data[1]_i_11_0 ;
  input \IP2Bus_Data[2]_i_9_1 ;
  input [12:0]\IP2Bus_Data[15]_i_31_1 ;
  input [12:0]\IP2Bus_Data[15]_i_31_2 ;
  input \IP2Bus_Data[14]_i_5_0 ;
  input [1:0]\IP2Bus_Data[1]_i_19_0 ;
  input \IP2Bus_Data[11]_i_16_1 ;
  input \IP2Bus_Data[0]_i_58_0 ;
  input \IP2Bus_Data[14]_i_64_1 ;
  input [3:0]\IP2Bus_Data[15]_i_63_1 ;
  input \IP2Bus_Data[0]_i_44_0 ;
  input \IP2Bus_Data[0]_i_44_1 ;
  input [3:0]\IP2Bus_Data[11]_i_2_0 ;
  input \IP2Bus_Data[0]_i_5_0 ;
  input \IP2Bus_Data[0]_i_5_1 ;
  input \IP2Bus_Data[0]_i_8_0 ;
  input \IP2Bus_Data[0]_i_8_1 ;
  input [0:0]s_axi_wdata;
  input \IP2Bus_Data[0]_i_37_0 ;
  input \IP2Bus_Data[0]_i_39_1 ;
  input \IP2Bus_Data[0]_i_39_2 ;
  input \IP2Bus_Data[1]_i_5_1 ;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_24_3 ;
  input adc13_overvol_irq;
  input \IP2Bus_Data[15]_i_45_0 ;
  input [2:0]adc23_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_26_2 ;
  input adc23_overvol_irq;
  input [2:0]adc33_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13_2 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_40_0 ;
  input [1:0]\IP2Bus_Data[15]_i_41_0 ;
  input [1:0]dac03_irq_sync;
  input [2:0]adc03_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_31_3 ;
  input adc03_overvol_irq;
  input adc11_overvol_irq;
  input [2:0]\IP2Bus_Data[14]_i_24_0 ;
  input adc12_overvol_irq;
  input [1:0]adc11_irq_sync;
  input [1:0]adc12_irq_sync;
  input [0:0]adc32_irq_sync;
  input \IP2Bus_Data[14]_i_13_0 ;
  input [1:0]\IP2Bus_Data[15]_i_9_0 ;
  input [1:0]dac01_irq_sync;
  input \IP2Bus_Data[14]_i_50_0 ;
  input [0:0]dac02_irq_sync;
  input adc22_overvol_irq;
  input \IP2Bus_Data[15]_i_34_1 ;
  input s_axi_wready_reg_i_2_0;
  input s_axi_wready_reg_i_2_1;
  input \IP2Bus_Data[14]_i_3_0 ;
  input \IP2Bus_Data[0]_i_21_1 ;
  input axi_RdAck_r_reg_5;
  input axi_avalid_reg;
  input \IP2Bus_Data[14]_i_64_2 ;

  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire [1:0]D;
  wire \DATA_PHASE_WDT.data_timeout_reg ;
  wire [0:0]E;
  wire \FSM_onehot_state[4]_i_7__0_n_0 ;
  wire \FSM_onehot_state[4]_i_7_n_0 ;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire [1:0]\FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire \FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire \FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[3]_3 ;
  wire \FSM_onehot_state_reg[3]_4 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_sequential_access_cs_reg[0] ;
  wire \FSM_sequential_access_cs_reg[0]_0 ;
  wire \FSM_sequential_access_cs_reg[0]_1 ;
  wire \FSM_sequential_access_cs_reg[0]_2 ;
  wire \FSM_sequential_access_cs_reg[0]_3 ;
  wire \FSM_sequential_access_cs_reg[1] ;
  wire \FSM_sequential_access_cs_reg[2] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_3 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_5 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_6 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_7 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5_n_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_10 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_11 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ;
  wire \IP2Bus_Data[0]_i_10_0 ;
  wire \IP2Bus_Data[0]_i_10_n_0 ;
  wire \IP2Bus_Data[0]_i_11_n_0 ;
  wire \IP2Bus_Data[0]_i_12_n_0 ;
  wire \IP2Bus_Data[0]_i_13_n_0 ;
  wire \IP2Bus_Data[0]_i_14_0 ;
  wire \IP2Bus_Data[0]_i_14_n_0 ;
  wire \IP2Bus_Data[0]_i_15_n_0 ;
  wire \IP2Bus_Data[0]_i_16_n_0 ;
  wire \IP2Bus_Data[0]_i_17_0 ;
  wire \IP2Bus_Data[0]_i_17_n_0 ;
  wire \IP2Bus_Data[0]_i_18_0 ;
  wire \IP2Bus_Data[0]_i_18_n_0 ;
  wire \IP2Bus_Data[0]_i_19_n_0 ;
  wire \IP2Bus_Data[0]_i_20_0 ;
  wire \IP2Bus_Data[0]_i_20_n_0 ;
  wire \IP2Bus_Data[0]_i_21_0 ;
  wire \IP2Bus_Data[0]_i_21_1 ;
  wire \IP2Bus_Data[0]_i_21_n_0 ;
  wire \IP2Bus_Data[0]_i_22_0 ;
  wire \IP2Bus_Data[0]_i_22_1 ;
  wire \IP2Bus_Data[0]_i_22_2 ;
  wire \IP2Bus_Data[0]_i_22_3 ;
  wire \IP2Bus_Data[0]_i_22_4 ;
  wire \IP2Bus_Data[0]_i_22_5 ;
  wire \IP2Bus_Data[0]_i_22_n_0 ;
  wire \IP2Bus_Data[0]_i_23_n_0 ;
  wire \IP2Bus_Data[0]_i_24_n_0 ;
  wire \IP2Bus_Data[0]_i_25_n_0 ;
  wire \IP2Bus_Data[0]_i_26_n_0 ;
  wire \IP2Bus_Data[0]_i_27_n_0 ;
  wire \IP2Bus_Data[0]_i_28_n_0 ;
  wire \IP2Bus_Data[0]_i_29_n_0 ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_30_n_0 ;
  wire \IP2Bus_Data[0]_i_31_n_0 ;
  wire \IP2Bus_Data[0]_i_32_n_0 ;
  wire \IP2Bus_Data[0]_i_33_n_0 ;
  wire [0:0]\IP2Bus_Data[0]_i_34_0 ;
  wire \IP2Bus_Data[0]_i_34_n_0 ;
  wire \IP2Bus_Data[0]_i_35_n_0 ;
  wire \IP2Bus_Data[0]_i_36_0 ;
  wire \IP2Bus_Data[0]_i_36_n_0 ;
  wire \IP2Bus_Data[0]_i_37_0 ;
  wire \IP2Bus_Data[0]_i_37_n_0 ;
  wire \IP2Bus_Data[0]_i_38_n_0 ;
  wire \IP2Bus_Data[0]_i_39_0 ;
  wire \IP2Bus_Data[0]_i_39_1 ;
  wire \IP2Bus_Data[0]_i_39_2 ;
  wire \IP2Bus_Data[0]_i_39_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_40_n_0 ;
  wire \IP2Bus_Data[0]_i_41_n_0 ;
  wire \IP2Bus_Data[0]_i_42_n_0 ;
  wire \IP2Bus_Data[0]_i_43_n_0 ;
  wire \IP2Bus_Data[0]_i_44_0 ;
  wire \IP2Bus_Data[0]_i_44_1 ;
  wire \IP2Bus_Data[0]_i_44_n_0 ;
  wire \IP2Bus_Data[0]_i_45_n_0 ;
  wire \IP2Bus_Data[0]_i_46_0 ;
  wire \IP2Bus_Data[0]_i_46_n_0 ;
  wire \IP2Bus_Data[0]_i_47_0 ;
  wire \IP2Bus_Data[0]_i_47_n_0 ;
  wire \IP2Bus_Data[0]_i_48_n_0 ;
  wire \IP2Bus_Data[0]_i_49_0 ;
  wire \IP2Bus_Data[0]_i_49_n_0 ;
  wire \IP2Bus_Data[0]_i_4_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_50_n_0 ;
  wire \IP2Bus_Data[0]_i_51_n_0 ;
  wire \IP2Bus_Data[0]_i_53_n_0 ;
  wire \IP2Bus_Data[0]_i_54_n_0 ;
  wire \IP2Bus_Data[0]_i_55_n_0 ;
  wire \IP2Bus_Data[0]_i_56_n_0 ;
  wire \IP2Bus_Data[0]_i_57_n_0 ;
  wire \IP2Bus_Data[0]_i_58_0 ;
  wire \IP2Bus_Data[0]_i_58_n_0 ;
  wire \IP2Bus_Data[0]_i_59_n_0 ;
  wire \IP2Bus_Data[0]_i_5_0 ;
  wire \IP2Bus_Data[0]_i_5_1 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_60_n_0 ;
  wire \IP2Bus_Data[0]_i_61_n_0 ;
  wire \IP2Bus_Data[0]_i_62_n_0 ;
  wire \IP2Bus_Data[0]_i_63_n_0 ;
  wire \IP2Bus_Data[0]_i_64_n_0 ;
  wire \IP2Bus_Data[0]_i_65_n_0 ;
  wire \IP2Bus_Data[0]_i_66_n_0 ;
  wire \IP2Bus_Data[0]_i_67_n_0 ;
  wire \IP2Bus_Data[0]_i_68_n_0 ;
  wire \IP2Bus_Data[0]_i_69_n_0 ;
  wire \IP2Bus_Data[0]_i_6_0 ;
  wire \IP2Bus_Data[0]_i_6_1 ;
  wire \IP2Bus_Data[0]_i_6_2 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_8_0 ;
  wire \IP2Bus_Data[0]_i_8_1 ;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[0]_i_9_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_10_n_0 ;
  wire \IP2Bus_Data[10]_i_11_n_0 ;
  wire \IP2Bus_Data[10]_i_12_n_0 ;
  wire \IP2Bus_Data[10]_i_13_n_0 ;
  wire \IP2Bus_Data[10]_i_14_n_0 ;
  wire \IP2Bus_Data[10]_i_16_n_0 ;
  wire \IP2Bus_Data[10]_i_17_n_0 ;
  wire \IP2Bus_Data[10]_i_18_n_0 ;
  wire \IP2Bus_Data[10]_i_19_n_0 ;
  wire \IP2Bus_Data[10]_i_20_n_0 ;
  wire \IP2Bus_Data[10]_i_21_n_0 ;
  wire \IP2Bus_Data[10]_i_22_n_0 ;
  wire \IP2Bus_Data[10]_i_23_n_0 ;
  wire \IP2Bus_Data[10]_i_24_n_0 ;
  wire \IP2Bus_Data[10]_i_26_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[10]_i_8_n_0 ;
  wire \IP2Bus_Data[10]_i_9_n_0 ;
  wire \IP2Bus_Data[11]_i_10_n_0 ;
  wire \IP2Bus_Data[11]_i_11_n_0 ;
  wire \IP2Bus_Data[11]_i_12_n_0 ;
  wire \IP2Bus_Data[11]_i_13_n_0 ;
  wire \IP2Bus_Data[11]_i_14_n_0 ;
  wire \IP2Bus_Data[11]_i_15_n_0 ;
  wire \IP2Bus_Data[11]_i_16_0 ;
  wire \IP2Bus_Data[11]_i_16_1 ;
  wire \IP2Bus_Data[11]_i_16_n_0 ;
  wire \IP2Bus_Data[11]_i_17_n_0 ;
  wire \IP2Bus_Data[11]_i_18_n_0 ;
  wire \IP2Bus_Data[11]_i_19_n_0 ;
  wire \IP2Bus_Data[11]_i_20_n_0 ;
  wire \IP2Bus_Data[11]_i_21_n_0 ;
  wire \IP2Bus_Data[11]_i_23_n_0 ;
  wire \IP2Bus_Data[11]_i_24_n_0 ;
  wire \IP2Bus_Data[11]_i_25_n_0 ;
  wire \IP2Bus_Data[11]_i_26_n_0 ;
  wire \IP2Bus_Data[11]_i_27_n_0 ;
  wire \IP2Bus_Data[11]_i_28_n_0 ;
  wire \IP2Bus_Data[11]_i_29_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_2_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_30_n_0 ;
  wire \IP2Bus_Data[11]_i_3_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4_0 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire \IP2Bus_Data[11]_i_8_n_0 ;
  wire \IP2Bus_Data[11]_i_9_n_0 ;
  wire \IP2Bus_Data[12]_i_10_n_0 ;
  wire \IP2Bus_Data[12]_i_12_n_0 ;
  wire \IP2Bus_Data[12]_i_13_n_0 ;
  wire \IP2Bus_Data[12]_i_14_n_0 ;
  wire \IP2Bus_Data[12]_i_15_n_0 ;
  wire \IP2Bus_Data[12]_i_16_n_0 ;
  wire \IP2Bus_Data[12]_i_17_n_0 ;
  wire \IP2Bus_Data[12]_i_18_n_0 ;
  wire \IP2Bus_Data[12]_i_19_n_0 ;
  wire \IP2Bus_Data[12]_i_20_n_0 ;
  wire \IP2Bus_Data[12]_i_22_n_0 ;
  wire \IP2Bus_Data[12]_i_24_n_0 ;
  wire \IP2Bus_Data[12]_i_25_n_0 ;
  wire \IP2Bus_Data[12]_i_26_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_8_n_0 ;
  wire \IP2Bus_Data[12]_i_9_n_0 ;
  wire \IP2Bus_Data[13]_i_10_n_0 ;
  wire \IP2Bus_Data[13]_i_11_n_0 ;
  wire \IP2Bus_Data[13]_i_12_n_0 ;
  wire \IP2Bus_Data[13]_i_13_n_0 ;
  wire \IP2Bus_Data[13]_i_14_n_0 ;
  wire \IP2Bus_Data[13]_i_15_n_0 ;
  wire \IP2Bus_Data[13]_i_16_n_0 ;
  wire \IP2Bus_Data[13]_i_17_n_0 ;
  wire \IP2Bus_Data[13]_i_18_n_0 ;
  wire \IP2Bus_Data[13]_i_19_n_0 ;
  wire \IP2Bus_Data[13]_i_20_n_0 ;
  wire \IP2Bus_Data[13]_i_21_n_0 ;
  wire \IP2Bus_Data[13]_i_22_n_0 ;
  wire \IP2Bus_Data[13]_i_23_n_0 ;
  wire \IP2Bus_Data[13]_i_24_n_0 ;
  wire \IP2Bus_Data[13]_i_25_n_0 ;
  wire \IP2Bus_Data[13]_i_26_n_0 ;
  wire \IP2Bus_Data[13]_i_27_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[13]_i_6_n_0 ;
  wire \IP2Bus_Data[13]_i_7_n_0 ;
  wire \IP2Bus_Data[13]_i_8_n_0 ;
  wire \IP2Bus_Data[14]_i_10_n_0 ;
  wire \IP2Bus_Data[14]_i_11_n_0 ;
  wire \IP2Bus_Data[14]_i_12_n_0 ;
  wire \IP2Bus_Data[14]_i_13_0 ;
  wire \IP2Bus_Data[14]_i_13_n_0 ;
  wire \IP2Bus_Data[14]_i_14_n_0 ;
  wire \IP2Bus_Data[14]_i_15_n_0 ;
  wire \IP2Bus_Data[14]_i_16_n_0 ;
  wire \IP2Bus_Data[14]_i_17_n_0 ;
  wire \IP2Bus_Data[14]_i_18_n_0 ;
  wire \IP2Bus_Data[14]_i_19_n_0 ;
  wire \IP2Bus_Data[14]_i_20_n_0 ;
  wire \IP2Bus_Data[14]_i_21_n_0 ;
  wire \IP2Bus_Data[14]_i_22_n_0 ;
  wire \IP2Bus_Data[14]_i_23_n_0 ;
  wire [2:0]\IP2Bus_Data[14]_i_24_0 ;
  wire \IP2Bus_Data[14]_i_24_n_0 ;
  wire \IP2Bus_Data[14]_i_25_n_0 ;
  wire \IP2Bus_Data[14]_i_26_n_0 ;
  wire \IP2Bus_Data[14]_i_27_n_0 ;
  wire \IP2Bus_Data[14]_i_28_n_0 ;
  wire \IP2Bus_Data[14]_i_29_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_30_n_0 ;
  wire \IP2Bus_Data[14]_i_31_n_0 ;
  wire \IP2Bus_Data[14]_i_32_n_0 ;
  wire \IP2Bus_Data[14]_i_33_n_0 ;
  wire \IP2Bus_Data[14]_i_35_0 ;
  wire \IP2Bus_Data[14]_i_35_n_0 ;
  wire \IP2Bus_Data[14]_i_36_n_0 ;
  wire \IP2Bus_Data[14]_i_37_n_0 ;
  wire \IP2Bus_Data[14]_i_38_n_0 ;
  wire \IP2Bus_Data[14]_i_39_n_0 ;
  wire \IP2Bus_Data[14]_i_3_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_40_n_0 ;
  wire \IP2Bus_Data[14]_i_41_n_0 ;
  wire \IP2Bus_Data[14]_i_42_n_0 ;
  wire \IP2Bus_Data[14]_i_43_n_0 ;
  wire \IP2Bus_Data[14]_i_46_n_0 ;
  wire \IP2Bus_Data[14]_i_47_n_0 ;
  wire \IP2Bus_Data[14]_i_48_n_0 ;
  wire \IP2Bus_Data[14]_i_49_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_50_0 ;
  wire \IP2Bus_Data[14]_i_50_n_0 ;
  wire \IP2Bus_Data[14]_i_51_n_0 ;
  wire \IP2Bus_Data[14]_i_52_0 ;
  wire \IP2Bus_Data[14]_i_52_n_0 ;
  wire \IP2Bus_Data[14]_i_53_n_0 ;
  wire \IP2Bus_Data[14]_i_54_n_0 ;
  wire \IP2Bus_Data[14]_i_55_n_0 ;
  wire \IP2Bus_Data[14]_i_56_n_0 ;
  wire \IP2Bus_Data[14]_i_58_n_0 ;
  wire \IP2Bus_Data[14]_i_59_n_0 ;
  wire \IP2Bus_Data[14]_i_5_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_61_n_0 ;
  wire \IP2Bus_Data[14]_i_63_n_0 ;
  wire \IP2Bus_Data[14]_i_64_0 ;
  wire \IP2Bus_Data[14]_i_64_1 ;
  wire \IP2Bus_Data[14]_i_64_2 ;
  wire \IP2Bus_Data[14]_i_64_n_0 ;
  wire \IP2Bus_Data[14]_i_65_n_0 ;
  wire \IP2Bus_Data[14]_i_66_n_0 ;
  wire \IP2Bus_Data[14]_i_67_n_0 ;
  wire \IP2Bus_Data[14]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_7_n_0 ;
  wire \IP2Bus_Data[14]_i_8_n_0 ;
  wire \IP2Bus_Data[14]_i_9_0 ;
  wire \IP2Bus_Data[14]_i_9_n_0 ;
  wire \IP2Bus_Data[15]_i_100_n_0 ;
  wire \IP2Bus_Data[15]_i_103_n_0 ;
  wire \IP2Bus_Data[15]_i_104_n_0 ;
  wire \IP2Bus_Data[15]_i_105_n_0 ;
  wire \IP2Bus_Data[15]_i_106_n_0 ;
  wire \IP2Bus_Data[15]_i_108_n_0 ;
  wire \IP2Bus_Data[15]_i_109_n_0 ;
  wire \IP2Bus_Data[15]_i_10_n_0 ;
  wire \IP2Bus_Data[15]_i_111_n_0 ;
  wire \IP2Bus_Data[15]_i_11_n_0 ;
  wire \IP2Bus_Data[15]_i_12_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_13_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_13_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_13_2 ;
  wire \IP2Bus_Data[15]_i_13_n_0 ;
  wire \IP2Bus_Data[15]_i_14_n_0 ;
  wire \IP2Bus_Data[15]_i_15_n_0 ;
  wire \IP2Bus_Data[15]_i_16_n_0 ;
  wire \IP2Bus_Data[15]_i_17_n_0 ;
  wire \IP2Bus_Data[15]_i_18_n_0 ;
  wire \IP2Bus_Data[15]_i_19_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_20_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_20_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_20_2 ;
  wire \IP2Bus_Data[15]_i_20_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_21_0 ;
  wire \IP2Bus_Data[15]_i_21_n_0 ;
  wire \IP2Bus_Data[15]_i_22_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_23_0 ;
  wire \IP2Bus_Data[15]_i_23_1 ;
  wire \IP2Bus_Data[15]_i_23_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_24_0 ;
  wire [12:0]\IP2Bus_Data[15]_i_24_1 ;
  wire [12:0]\IP2Bus_Data[15]_i_24_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_24_3 ;
  wire \IP2Bus_Data[15]_i_24_n_0 ;
  wire \IP2Bus_Data[15]_i_25_n_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_26_2 ;
  wire \IP2Bus_Data[15]_i_26_n_0 ;
  wire \IP2Bus_Data[15]_i_27_n_0 ;
  wire \IP2Bus_Data[15]_i_28_n_0 ;
  wire \IP2Bus_Data[15]_i_29_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_29_1 ;
  wire \IP2Bus_Data[15]_i_29_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_2_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_1 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_2 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_0 ;
  wire [12:0]\IP2Bus_Data[15]_i_31_1 ;
  wire [12:0]\IP2Bus_Data[15]_i_31_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_3 ;
  wire \IP2Bus_Data[15]_i_31_n_0 ;
  wire \IP2Bus_Data[15]_i_32_n_0 ;
  wire \IP2Bus_Data[15]_i_33_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_34_0 ;
  wire \IP2Bus_Data[15]_i_34_1 ;
  wire \IP2Bus_Data[15]_i_34_n_0 ;
  wire \IP2Bus_Data[15]_i_35_n_0 ;
  wire \IP2Bus_Data[15]_i_36_n_0 ;
  wire \IP2Bus_Data[15]_i_37_n_0 ;
  wire \IP2Bus_Data[15]_i_38_n_0 ;
  wire \IP2Bus_Data[15]_i_39_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_3_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_3_1 ;
  wire \IP2Bus_Data[15]_i_3_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_40_0 ;
  wire \IP2Bus_Data[15]_i_40_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_41_0 ;
  wire \IP2Bus_Data[15]_i_41_n_0 ;
  wire \IP2Bus_Data[15]_i_42_n_0 ;
  wire \IP2Bus_Data[15]_i_43_n_0 ;
  wire \IP2Bus_Data[15]_i_44_n_0 ;
  wire \IP2Bus_Data[15]_i_45_0 ;
  wire \IP2Bus_Data[15]_i_45_n_0 ;
  wire \IP2Bus_Data[15]_i_46_n_0 ;
  wire \IP2Bus_Data[15]_i_47_n_0 ;
  wire \IP2Bus_Data[15]_i_48_n_0 ;
  wire \IP2Bus_Data[15]_i_49_n_0 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_50_n_0 ;
  wire \IP2Bus_Data[15]_i_51_n_0 ;
  wire \IP2Bus_Data[15]_i_52_n_0 ;
  wire \IP2Bus_Data[15]_i_53_n_0 ;
  wire \IP2Bus_Data[15]_i_54_n_0 ;
  wire \IP2Bus_Data[15]_i_55_n_0 ;
  wire \IP2Bus_Data[15]_i_56_n_0 ;
  wire \IP2Bus_Data[15]_i_58_n_0 ;
  wire \IP2Bus_Data[15]_i_59_n_0 ;
  wire \IP2Bus_Data[15]_i_5_0 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire \IP2Bus_Data[15]_i_60_n_0 ;
  wire \IP2Bus_Data[15]_i_61_n_0 ;
  wire \IP2Bus_Data[15]_i_62_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_63_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_63_1 ;
  wire \IP2Bus_Data[15]_i_63_n_0 ;
  wire \IP2Bus_Data[15]_i_64_n_0 ;
  wire \IP2Bus_Data[15]_i_66_n_0 ;
  wire \IP2Bus_Data[15]_i_67_n_0 ;
  wire \IP2Bus_Data[15]_i_68_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_1 ;
  wire \IP2Bus_Data[15]_i_6_n_0 ;
  wire \IP2Bus_Data[15]_i_70_n_0 ;
  wire \IP2Bus_Data[15]_i_71_n_0 ;
  wire \IP2Bus_Data[15]_i_72_n_0 ;
  wire \IP2Bus_Data[15]_i_73_n_0 ;
  wire \IP2Bus_Data[15]_i_74_n_0 ;
  wire \IP2Bus_Data[15]_i_75_n_0 ;
  wire \IP2Bus_Data[15]_i_76_n_0 ;
  wire \IP2Bus_Data[15]_i_77_n_0 ;
  wire \IP2Bus_Data[15]_i_78_n_0 ;
  wire \IP2Bus_Data[15]_i_79_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_7_0 ;
  wire \IP2Bus_Data[15]_i_7_n_0 ;
  wire \IP2Bus_Data[15]_i_80_n_0 ;
  wire \IP2Bus_Data[15]_i_81_n_0 ;
  wire \IP2Bus_Data[15]_i_82_n_0 ;
  wire \IP2Bus_Data[15]_i_83_n_0 ;
  wire \IP2Bus_Data[15]_i_84_n_0 ;
  wire \IP2Bus_Data[15]_i_86_n_0 ;
  wire \IP2Bus_Data[15]_i_87_n_0 ;
  wire \IP2Bus_Data[15]_i_88_n_0 ;
  wire \IP2Bus_Data[15]_i_89_n_0 ;
  wire \IP2Bus_Data[15]_i_8_0 ;
  wire \IP2Bus_Data[15]_i_8_n_0 ;
  wire \IP2Bus_Data[15]_i_91_n_0 ;
  wire \IP2Bus_Data[15]_i_92_n_0 ;
  wire \IP2Bus_Data[15]_i_93_n_0 ;
  wire \IP2Bus_Data[15]_i_94_n_0 ;
  wire \IP2Bus_Data[15]_i_95_n_0 ;
  wire \IP2Bus_Data[15]_i_96_n_0 ;
  wire \IP2Bus_Data[15]_i_97_n_0 ;
  wire \IP2Bus_Data[15]_i_98_n_0 ;
  wire \IP2Bus_Data[15]_i_99_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_9_0 ;
  wire \IP2Bus_Data[15]_i_9_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_3_n_0 ;
  wire \IP2Bus_Data[16]_i_4_n_0 ;
  wire \IP2Bus_Data[16]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_6_n_0 ;
  wire \IP2Bus_Data[16]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_3_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[17]_i_5_n_0 ;
  wire \IP2Bus_Data[17]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_8_n_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[18]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_5_n_0 ;
  wire \IP2Bus_Data[18]_i_6_n_0 ;
  wire \IP2Bus_Data[18]_i_7_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_3_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[19]_i_5_n_0 ;
  wire \IP2Bus_Data[19]_i_6_n_0 ;
  wire \IP2Bus_Data[19]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire \IP2Bus_Data[1]_i_11_0 ;
  wire \IP2Bus_Data[1]_i_11_n_0 ;
  wire \IP2Bus_Data[1]_i_12_n_0 ;
  wire \IP2Bus_Data[1]_i_13_n_0 ;
  wire \IP2Bus_Data[1]_i_14_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_15_0 ;
  wire \IP2Bus_Data[1]_i_15_n_0 ;
  wire \IP2Bus_Data[1]_i_16_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_16_1 ;
  wire \IP2Bus_Data[1]_i_16_n_0 ;
  wire \IP2Bus_Data[1]_i_17_n_0 ;
  wire \IP2Bus_Data[1]_i_18_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_19_0 ;
  wire \IP2Bus_Data[1]_i_19_n_0 ;
  wire \IP2Bus_Data[1]_i_20_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_21_0 ;
  wire \IP2Bus_Data[1]_i_21_1 ;
  wire \IP2Bus_Data[1]_i_21_n_0 ;
  wire \IP2Bus_Data[1]_i_22_n_0 ;
  wire \IP2Bus_Data[1]_i_24_n_0 ;
  wire \IP2Bus_Data[1]_i_25_n_0 ;
  wire \IP2Bus_Data[1]_i_26_n_0 ;
  wire \IP2Bus_Data[1]_i_27_n_0 ;
  wire \IP2Bus_Data[1]_i_28_n_0 ;
  wire \IP2Bus_Data[1]_i_29_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_29_1 ;
  wire \IP2Bus_Data[1]_i_29_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_2_0 ;
  wire \IP2Bus_Data[1]_i_2_1 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_30_n_0 ;
  wire \IP2Bus_Data[1]_i_31_n_0 ;
  wire \IP2Bus_Data[1]_i_32_n_0 ;
  wire \IP2Bus_Data[1]_i_33_n_0 ;
  wire \IP2Bus_Data[1]_i_34_n_0 ;
  wire \IP2Bus_Data[1]_i_35_n_0 ;
  wire \IP2Bus_Data[1]_i_36_n_0 ;
  wire \IP2Bus_Data[1]_i_37_n_0 ;
  wire \IP2Bus_Data[1]_i_38_n_0 ;
  wire \IP2Bus_Data[1]_i_39_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_3_0 ;
  wire \IP2Bus_Data[1]_i_3_1 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_40_n_0 ;
  wire \IP2Bus_Data[1]_i_41_n_0 ;
  wire \IP2Bus_Data[1]_i_42_n_0 ;
  wire \IP2Bus_Data[1]_i_43_n_0 ;
  wire \IP2Bus_Data[1]_i_44_n_0 ;
  wire \IP2Bus_Data[1]_i_45_n_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_46_0 ;
  wire \IP2Bus_Data[1]_i_46_1 ;
  wire \IP2Bus_Data[1]_i_46_n_0 ;
  wire \IP2Bus_Data[1]_i_47_n_0 ;
  wire \IP2Bus_Data[1]_i_48_n_0 ;
  wire \IP2Bus_Data[1]_i_49_n_0 ;
  wire \IP2Bus_Data[1]_i_4_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_50_n_0 ;
  wire \IP2Bus_Data[1]_i_52_n_0 ;
  wire \IP2Bus_Data[1]_i_53_n_0 ;
  wire \IP2Bus_Data[1]_i_54_n_0 ;
  wire \IP2Bus_Data[1]_i_55_n_0 ;
  wire \IP2Bus_Data[1]_i_56_n_0 ;
  wire \IP2Bus_Data[1]_i_57_n_0 ;
  wire \IP2Bus_Data[1]_i_58_n_0 ;
  wire \IP2Bus_Data[1]_i_59_n_0 ;
  wire \IP2Bus_Data[1]_i_5_0 ;
  wire \IP2Bus_Data[1]_i_5_1 ;
  wire \IP2Bus_Data[1]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_60_n_0 ;
  wire \IP2Bus_Data[1]_i_61_n_0 ;
  wire \IP2Bus_Data[1]_i_63_n_0 ;
  wire \IP2Bus_Data[1]_i_64_n_0 ;
  wire \IP2Bus_Data[1]_i_65_n_0 ;
  wire \IP2Bus_Data[1]_i_66_n_0 ;
  wire \IP2Bus_Data[1]_i_68_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[20]_i_6_n_0 ;
  wire \IP2Bus_Data[20]_i_7_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_3_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_6_n_0 ;
  wire \IP2Bus_Data[21]_i_7_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_3_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_6_n_0 ;
  wire \IP2Bus_Data[22]_i_7_0 ;
  wire \IP2Bus_Data[22]_i_7_n_0 ;
  wire \IP2Bus_Data[22]_i_8_n_0 ;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_3_n_0 ;
  wire \IP2Bus_Data[23]_i_4_n_0 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_6_n_0 ;
  wire \IP2Bus_Data[23]_i_7_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_3_n_0 ;
  wire \IP2Bus_Data[24]_i_4_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[24]_i_6_n_0 ;
  wire \IP2Bus_Data[24]_i_7_n_0 ;
  wire \IP2Bus_Data[25]_i_10_n_0 ;
  wire \IP2Bus_Data[25]_i_11_n_0 ;
  wire \IP2Bus_Data[25]_i_12_n_0 ;
  wire \IP2Bus_Data[25]_i_13_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_6_n_0 ;
  wire \IP2Bus_Data[25]_i_7_0 ;
  wire \IP2Bus_Data[25]_i_7_1 ;
  wire \IP2Bus_Data[25]_i_7_n_0 ;
  wire \IP2Bus_Data[25]_i_8_n_0 ;
  wire \IP2Bus_Data[25]_i_9_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_3_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire \IP2Bus_Data[26]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_6_n_0 ;
  wire \IP2Bus_Data[26]_i_7_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_3_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[27]_i_6_n_0 ;
  wire \IP2Bus_Data[27]_i_7_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data[28]_i_4_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_6_n_0 ;
  wire \IP2Bus_Data[28]_i_7_n_0 ;
  wire \IP2Bus_Data[28]_i_8_n_0 ;
  wire \IP2Bus_Data[29]_i_10_n_0 ;
  wire \IP2Bus_Data[29]_i_11_n_0 ;
  wire \IP2Bus_Data[29]_i_12_n_0 ;
  wire \IP2Bus_Data[29]_i_15_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_3_n_0 ;
  wire \IP2Bus_Data[29]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_5_n_0 ;
  wire \IP2Bus_Data[29]_i_6_n_0 ;
  wire \IP2Bus_Data[29]_i_7_n_0 ;
  wire \IP2Bus_Data[29]_i_8_n_0 ;
  wire \IP2Bus_Data[29]_i_9_n_0 ;
  wire \IP2Bus_Data[2]_i_10_0 ;
  wire \IP2Bus_Data[2]_i_10_n_0 ;
  wire \IP2Bus_Data[2]_i_11_n_0 ;
  wire \IP2Bus_Data[2]_i_12_n_0 ;
  wire \IP2Bus_Data[2]_i_13_n_0 ;
  wire \IP2Bus_Data[2]_i_14_n_0 ;
  wire \IP2Bus_Data[2]_i_15_n_0 ;
  wire \IP2Bus_Data[2]_i_16_n_0 ;
  wire \IP2Bus_Data[2]_i_17_0 ;
  wire \IP2Bus_Data[2]_i_17_n_0 ;
  wire \IP2Bus_Data[2]_i_18_n_0 ;
  wire \IP2Bus_Data[2]_i_19_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_20_0 ;
  wire \IP2Bus_Data[2]_i_20_n_0 ;
  wire \IP2Bus_Data[2]_i_21_n_0 ;
  wire \IP2Bus_Data[2]_i_22_n_0 ;
  wire \IP2Bus_Data[2]_i_23_n_0 ;
  wire \IP2Bus_Data[2]_i_24_n_0 ;
  wire \IP2Bus_Data[2]_i_25_n_0 ;
  wire \IP2Bus_Data[2]_i_26_n_0 ;
  wire \IP2Bus_Data[2]_i_27_0 ;
  wire \IP2Bus_Data[2]_i_27_n_0 ;
  wire \IP2Bus_Data[2]_i_28_n_0 ;
  wire \IP2Bus_Data[2]_i_29_0 ;
  wire \IP2Bus_Data[2]_i_29_n_0 ;
  wire \IP2Bus_Data[2]_i_2_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_30_n_0 ;
  wire \IP2Bus_Data[2]_i_31_n_0 ;
  wire \IP2Bus_Data[2]_i_32_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_32_1 ;
  wire \IP2Bus_Data[2]_i_32_n_0 ;
  wire \IP2Bus_Data[2]_i_33_n_0 ;
  wire \IP2Bus_Data[2]_i_35_n_0 ;
  wire \IP2Bus_Data[2]_i_36_n_0 ;
  wire \IP2Bus_Data[2]_i_37_n_0 ;
  wire \IP2Bus_Data[2]_i_38_n_0 ;
  wire \IP2Bus_Data[2]_i_3_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_3_1 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_40_n_0 ;
  wire \IP2Bus_Data[2]_i_41_n_0 ;
  wire \IP2Bus_Data[2]_i_42_n_0 ;
  wire \IP2Bus_Data[2]_i_43_n_0 ;
  wire \IP2Bus_Data[2]_i_44_n_0 ;
  wire \IP2Bus_Data[2]_i_45_n_0 ;
  wire \IP2Bus_Data[2]_i_46_n_0 ;
  wire \IP2Bus_Data[2]_i_48_n_0 ;
  wire \IP2Bus_Data[2]_i_49_n_0 ;
  wire \IP2Bus_Data[2]_i_4_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_50_n_0 ;
  wire \IP2Bus_Data[2]_i_51_n_0 ;
  wire \IP2Bus_Data[2]_i_52_n_0 ;
  wire \IP2Bus_Data[2]_i_53_n_0 ;
  wire \IP2Bus_Data[2]_i_54_n_0 ;
  wire \IP2Bus_Data[2]_i_55_n_0 ;
  wire \IP2Bus_Data[2]_i_56_n_0 ;
  wire \IP2Bus_Data[2]_i_57_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_58_0 ;
  wire \IP2Bus_Data[2]_i_58_n_0 ;
  wire \IP2Bus_Data[2]_i_59_n_0 ;
  wire \IP2Bus_Data[2]_i_5_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_60_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_61_0 ;
  wire \IP2Bus_Data[2]_i_61_n_0 ;
  wire \IP2Bus_Data[2]_i_62_n_0 ;
  wire \IP2Bus_Data[2]_i_63_n_0 ;
  wire \IP2Bus_Data[2]_i_64_n_0 ;
  wire \IP2Bus_Data[2]_i_65_n_0 ;
  wire \IP2Bus_Data[2]_i_67_n_0 ;
  wire \IP2Bus_Data[2]_i_68_n_0 ;
  wire \IP2Bus_Data[2]_i_69_n_0 ;
  wire \IP2Bus_Data[2]_i_6_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_71_n_0 ;
  wire \IP2Bus_Data[2]_i_72_n_0 ;
  wire \IP2Bus_Data[2]_i_73_n_0 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire \IP2Bus_Data[2]_i_8_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_9_0 ;
  wire \IP2Bus_Data[2]_i_9_1 ;
  wire \IP2Bus_Data[2]_i_9_n_0 ;
  wire \IP2Bus_Data[30]_i_10_n_0 ;
  wire \IP2Bus_Data[30]_i_11_n_0 ;
  wire \IP2Bus_Data[30]_i_12_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_3_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[30]_i_6_n_0 ;
  wire \IP2Bus_Data[30]_i_7_n_0 ;
  wire \IP2Bus_Data[30]_i_8_n_0 ;
  wire \IP2Bus_Data[30]_i_9_n_0 ;
  wire \IP2Bus_Data[31]_i_10_n_0 ;
  wire \IP2Bus_Data[31]_i_11_n_0 ;
  wire \IP2Bus_Data[31]_i_12_n_0 ;
  wire \IP2Bus_Data[31]_i_13_n_0 ;
  wire \IP2Bus_Data[31]_i_14_n_0 ;
  wire \IP2Bus_Data[31]_i_15_n_0 ;
  wire \IP2Bus_Data[31]_i_16_n_0 ;
  wire \IP2Bus_Data[31]_i_17_n_0 ;
  wire \IP2Bus_Data[31]_i_18_n_0 ;
  wire \IP2Bus_Data[31]_i_19_n_0 ;
  wire \IP2Bus_Data[31]_i_20_n_0 ;
  wire \IP2Bus_Data[31]_i_21_n_0 ;
  wire \IP2Bus_Data[31]_i_23_n_0 ;
  wire \IP2Bus_Data[31]_i_25_n_0 ;
  wire \IP2Bus_Data[31]_i_26_n_0 ;
  wire \IP2Bus_Data[31]_i_27_n_0 ;
  wire \IP2Bus_Data[31]_i_28_n_0 ;
  wire \IP2Bus_Data[31]_i_29_n_0 ;
  wire \IP2Bus_Data[31]_i_30_n_0 ;
  wire \IP2Bus_Data[31]_i_31_n_0 ;
  wire \IP2Bus_Data[31]_i_32_n_0 ;
  wire \IP2Bus_Data[31]_i_33_n_0 ;
  wire \IP2Bus_Data[31]_i_34_n_0 ;
  wire \IP2Bus_Data[31]_i_35_n_0 ;
  wire \IP2Bus_Data[31]_i_37_n_0 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_1 ;
  wire \IP2Bus_Data[31]_i_7_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_3 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_4 ;
  wire \IP2Bus_Data[31]_i_7_n_0 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_10_n_0 ;
  wire \IP2Bus_Data[3]_i_11_n_0 ;
  wire \IP2Bus_Data[3]_i_12_n_0 ;
  wire \IP2Bus_Data[3]_i_13_n_0 ;
  wire \IP2Bus_Data[3]_i_14_n_0 ;
  wire \IP2Bus_Data[3]_i_15_0 ;
  wire \IP2Bus_Data[3]_i_15_n_0 ;
  wire \IP2Bus_Data[3]_i_16_n_0 ;
  wire \IP2Bus_Data[3]_i_17_n_0 ;
  wire \IP2Bus_Data[3]_i_18_n_0 ;
  wire \IP2Bus_Data[3]_i_19_n_0 ;
  wire \IP2Bus_Data[3]_i_20_n_0 ;
  wire \IP2Bus_Data[3]_i_21_n_0 ;
  wire \IP2Bus_Data[3]_i_22_n_0 ;
  wire \IP2Bus_Data[3]_i_23_0 ;
  wire \IP2Bus_Data[3]_i_23_1 ;
  wire \IP2Bus_Data[3]_i_23_n_0 ;
  wire \IP2Bus_Data[3]_i_24_n_0 ;
  wire \IP2Bus_Data[3]_i_25_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_26_0 ;
  wire \IP2Bus_Data[3]_i_26_n_0 ;
  wire \IP2Bus_Data[3]_i_27_n_0 ;
  wire \IP2Bus_Data[3]_i_28_n_0 ;
  wire \IP2Bus_Data[3]_i_29_n_0 ;
  wire \IP2Bus_Data[3]_i_2_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_2_1 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_30_n_0 ;
  wire \IP2Bus_Data[3]_i_31_0 ;
  wire \IP2Bus_Data[3]_i_31_n_0 ;
  wire \IP2Bus_Data[3]_i_32_n_0 ;
  wire \IP2Bus_Data[3]_i_33_n_0 ;
  wire \IP2Bus_Data[3]_i_34_n_0 ;
  wire \IP2Bus_Data[3]_i_35_n_0 ;
  wire \IP2Bus_Data[3]_i_36_n_0 ;
  wire \IP2Bus_Data[3]_i_37_n_0 ;
  wire \IP2Bus_Data[3]_i_38_n_0 ;
  wire \IP2Bus_Data[3]_i_39_n_0 ;
  wire \IP2Bus_Data[3]_i_3_0 ;
  wire \IP2Bus_Data[3]_i_3_n_0 ;
  wire \IP2Bus_Data[3]_i_40_n_0 ;
  wire \IP2Bus_Data[3]_i_42_n_0 ;
  wire \IP2Bus_Data[3]_i_44_n_0 ;
  wire \IP2Bus_Data[3]_i_45_n_0 ;
  wire \IP2Bus_Data[3]_i_46_n_0 ;
  wire \IP2Bus_Data[3]_i_47_n_0 ;
  wire \IP2Bus_Data[3]_i_48_n_0 ;
  wire \IP2Bus_Data[3]_i_49_n_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_4_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_50_n_0 ;
  wire \IP2Bus_Data[3]_i_51_n_0 ;
  wire \IP2Bus_Data[3]_i_52_n_0 ;
  wire \IP2Bus_Data[3]_i_53_n_0 ;
  wire \IP2Bus_Data[3]_i_54_n_0 ;
  wire \IP2Bus_Data[3]_i_55_n_0 ;
  wire \IP2Bus_Data[3]_i_56_n_0 ;
  wire \IP2Bus_Data[3]_i_57_n_0 ;
  wire \IP2Bus_Data[3]_i_58_n_0 ;
  wire \IP2Bus_Data[3]_i_59_n_0 ;
  wire \IP2Bus_Data[3]_i_5_0 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_60_n_0 ;
  wire \IP2Bus_Data[3]_i_61_n_0 ;
  wire \IP2Bus_Data[3]_i_62_n_0 ;
  wire \IP2Bus_Data[3]_i_63_n_0 ;
  wire \IP2Bus_Data[3]_i_64_n_0 ;
  wire \IP2Bus_Data[3]_i_65_n_0 ;
  wire \IP2Bus_Data[3]_i_66_n_0 ;
  wire \IP2Bus_Data[3]_i_67_n_0 ;
  wire \IP2Bus_Data[3]_i_68_n_0 ;
  wire \IP2Bus_Data[3]_i_69_n_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_70_n_0 ;
  wire \IP2Bus_Data[3]_i_71_n_0 ;
  wire \IP2Bus_Data[3]_i_73_n_0 ;
  wire \IP2Bus_Data[3]_i_74_n_0 ;
  wire \IP2Bus_Data[3]_i_75_n_0 ;
  wire \IP2Bus_Data[3]_i_76_n_0 ;
  wire \IP2Bus_Data[3]_i_77_n_0 ;
  wire \IP2Bus_Data[3]_i_78_n_0 ;
  wire \IP2Bus_Data[3]_i_79_n_0 ;
  wire \IP2Bus_Data[3]_i_7_0 ;
  wire [3:0]\IP2Bus_Data[3]_i_7_1 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire \IP2Bus_Data[3]_i_80_n_0 ;
  wire \IP2Bus_Data[3]_i_8_0 ;
  wire \IP2Bus_Data[3]_i_8_n_0 ;
  wire \IP2Bus_Data[3]_i_9_n_0 ;
  wire \IP2Bus_Data[4]_i_10_n_0 ;
  wire \IP2Bus_Data[4]_i_11_n_0 ;
  wire \IP2Bus_Data[4]_i_12_n_0 ;
  wire \IP2Bus_Data[4]_i_13_n_0 ;
  wire \IP2Bus_Data[4]_i_14_n_0 ;
  wire \IP2Bus_Data[4]_i_15_n_0 ;
  wire \IP2Bus_Data[4]_i_16_n_0 ;
  wire \IP2Bus_Data[4]_i_17_n_0 ;
  wire \IP2Bus_Data[4]_i_18_n_0 ;
  wire \IP2Bus_Data[4]_i_19_n_0 ;
  wire \IP2Bus_Data[4]_i_20_n_0 ;
  wire \IP2Bus_Data[4]_i_21_n_0 ;
  wire \IP2Bus_Data[4]_i_22_n_0 ;
  wire \IP2Bus_Data[4]_i_23_n_0 ;
  wire \IP2Bus_Data[4]_i_24_n_0 ;
  wire \IP2Bus_Data[4]_i_25_n_0 ;
  wire \IP2Bus_Data[4]_i_26_n_0 ;
  wire \IP2Bus_Data[4]_i_27_n_0 ;
  wire \IP2Bus_Data[4]_i_28_n_0 ;
  wire \IP2Bus_Data[4]_i_29_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_30_n_0 ;
  wire \IP2Bus_Data[4]_i_31_n_0 ;
  wire \IP2Bus_Data[4]_i_32_n_0 ;
  wire \IP2Bus_Data[4]_i_33_n_0 ;
  wire \IP2Bus_Data[4]_i_34_n_0 ;
  wire \IP2Bus_Data[4]_i_35_n_0 ;
  wire \IP2Bus_Data[4]_i_36_n_0 ;
  wire \IP2Bus_Data[4]_i_37_n_0 ;
  wire \IP2Bus_Data[4]_i_38_n_0 ;
  wire \IP2Bus_Data[4]_i_3_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_9_n_0 ;
  wire \IP2Bus_Data[5]_i_10_n_0 ;
  wire \IP2Bus_Data[5]_i_11_n_0 ;
  wire \IP2Bus_Data[5]_i_12_n_0 ;
  wire \IP2Bus_Data[5]_i_13_n_0 ;
  wire \IP2Bus_Data[5]_i_14_n_0 ;
  wire \IP2Bus_Data[5]_i_15_n_0 ;
  wire \IP2Bus_Data[5]_i_16_n_0 ;
  wire \IP2Bus_Data[5]_i_17_n_0 ;
  wire \IP2Bus_Data[5]_i_18_n_0 ;
  wire \IP2Bus_Data[5]_i_19_n_0 ;
  wire \IP2Bus_Data[5]_i_20_n_0 ;
  wire \IP2Bus_Data[5]_i_21_n_0 ;
  wire \IP2Bus_Data[5]_i_22_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_5_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[5]_i_9_n_0 ;
  wire \IP2Bus_Data[6]_i_10_n_0 ;
  wire \IP2Bus_Data[6]_i_11_n_0 ;
  wire \IP2Bus_Data[6]_i_12_n_0 ;
  wire \IP2Bus_Data[6]_i_13_n_0 ;
  wire \IP2Bus_Data[6]_i_14_n_0 ;
  wire \IP2Bus_Data[6]_i_16_n_0 ;
  wire \IP2Bus_Data[6]_i_17_n_0 ;
  wire \IP2Bus_Data[6]_i_18_n_0 ;
  wire \IP2Bus_Data[6]_i_19_n_0 ;
  wire \IP2Bus_Data[6]_i_20_n_0 ;
  wire \IP2Bus_Data[6]_i_21_n_0 ;
  wire \IP2Bus_Data[6]_i_22_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_5_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_9_n_0 ;
  wire \IP2Bus_Data[7]_i_10_n_0 ;
  wire \IP2Bus_Data[7]_i_11_n_0 ;
  wire \IP2Bus_Data[7]_i_12_n_0 ;
  wire \IP2Bus_Data[7]_i_13_n_0 ;
  wire \IP2Bus_Data[7]_i_14_n_0 ;
  wire \IP2Bus_Data[7]_i_15_n_0 ;
  wire \IP2Bus_Data[7]_i_16_n_0 ;
  wire \IP2Bus_Data[7]_i_17_n_0 ;
  wire \IP2Bus_Data[7]_i_18_n_0 ;
  wire \IP2Bus_Data[7]_i_19_n_0 ;
  wire \IP2Bus_Data[7]_i_20_n_0 ;
  wire \IP2Bus_Data[7]_i_21_n_0 ;
  wire \IP2Bus_Data[7]_i_22_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data[7]_i_5_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_6_n_0 ;
  wire \IP2Bus_Data[7]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_9_n_0 ;
  wire \IP2Bus_Data[8]_i_10_n_0 ;
  wire \IP2Bus_Data[8]_i_11_n_0 ;
  wire \IP2Bus_Data[8]_i_12_n_0 ;
  wire \IP2Bus_Data[8]_i_13_n_0 ;
  wire \IP2Bus_Data[8]_i_14_n_0 ;
  wire \IP2Bus_Data[8]_i_15_n_0 ;
  wire \IP2Bus_Data[8]_i_16_n_0 ;
  wire \IP2Bus_Data[8]_i_17_n_0 ;
  wire \IP2Bus_Data[8]_i_18_n_0 ;
  wire \IP2Bus_Data[8]_i_19_n_0 ;
  wire \IP2Bus_Data[8]_i_20_n_0 ;
  wire \IP2Bus_Data[8]_i_21_n_0 ;
  wire \IP2Bus_Data[8]_i_22_n_0 ;
  wire \IP2Bus_Data[8]_i_23_n_0 ;
  wire \IP2Bus_Data[8]_i_24_n_0 ;
  wire \IP2Bus_Data[8]_i_2_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[8]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[8]_i_9_n_0 ;
  wire \IP2Bus_Data[9]_i_10_n_0 ;
  wire \IP2Bus_Data[9]_i_11_n_0 ;
  wire \IP2Bus_Data[9]_i_12_n_0 ;
  wire \IP2Bus_Data[9]_i_13_n_0 ;
  wire \IP2Bus_Data[9]_i_14_n_0 ;
  wire \IP2Bus_Data[9]_i_15_n_0 ;
  wire \IP2Bus_Data[9]_i_16_n_0 ;
  wire \IP2Bus_Data[9]_i_17_n_0 ;
  wire \IP2Bus_Data[9]_i_18_n_0 ;
  wire \IP2Bus_Data[9]_i_19_n_0 ;
  wire \IP2Bus_Data[9]_i_20_n_0 ;
  wire \IP2Bus_Data[9]_i_21_n_0 ;
  wire \IP2Bus_Data[9]_i_22_n_0 ;
  wire \IP2Bus_Data[9]_i_23_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire \IP2Bus_Data[9]_i_8_n_0 ;
  wire \IP2Bus_Data[9]_i_9_n_0 ;
  wire \IP2Bus_Data_reg[10] ;
  wire [3:0]\IP2Bus_Data_reg[11] ;
  wire [3:0]\IP2Bus_Data_reg[11]_0 ;
  wire [3:0]\IP2Bus_Data_reg[11]_1 ;
  wire \IP2Bus_Data_reg[12] ;
  wire \IP2Bus_Data_reg[14] ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire \IP2Bus_Data_reg[1] ;
  wire \IP2Bus_Data_reg[25] ;
  wire \IP2Bus_Data_reg[25]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31]_2 ;
  wire [31:0]\IP2Bus_Data_reg[31]_3 ;
  wire [31:0]\IP2Bus_Data_reg[31]_4 ;
  wire [31:0]\IP2Bus_Data_reg[31]_5 ;
  wire [31:0]\IP2Bus_Data_reg[31]_6 ;
  wire \IP2Bus_Data_reg[3] ;
  wire [3:0]\IP2Bus_Data_reg[3]_0 ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[4]_0 ;
  wire \IP2Bus_Data_reg[5] ;
  wire \IP2Bus_Data_reg[6] ;
  wire IP2Bus_WrAck;
  wire [2:0]Q;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire adc00_irq_en_i_2_n_0;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire [0:0]adc02_irq_sync;
  wire adc03_irq_en;
  wire adc03_irq_en_reg;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire \adc0_cmn_en_reg[15] ;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire \adc0_fifo_disable_reg[1] ;
  wire \adc0_multi_band_reg[2] ;
  wire \adc0_ref_clk_freq_reg[31] ;
  wire adc0_reset;
  wire adc0_restart;
  wire \adc0_sample_rate_reg[31] ;
  wire \adc0_sim_level_reg[1] ;
  wire \adc0_slice1_irq_en_reg[15] ;
  wire \adc0_slice2_irq_en_reg[15] ;
  wire [1:0]adc0_status;
  wire adc10_irq_en;
  wire adc10_irq_en_i_2_n_0;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [1:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire [1:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [14:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire \adc1_fifo_disable_reg[1] ;
  wire [31:0]\adc1_ref_clk_freq_reg[31] ;
  wire adc1_reset;
  wire adc1_restart;
  wire [1:0]adc1_status;
  wire adc20_irq_en;
  wire adc20_irq_en_i_2_n_0;
  wire [2:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire [2:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_do_mon;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire [1:0]adc2_status;
  wire adc30_irq_en;
  wire adc30_irq_en_i_2_n_0;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire [0:0]adc32_irq_sync;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc3_cmn_irq_en;
  wire [14:0]adc3_do_mon;
  wire adc3_drp_rdy;
  wire adc3_irq_en_reg;
  wire adc3_reset;
  wire adc3_restart;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire [1:0]adc3_status;
  wire adc_disable;
  wire axi_RdAck;
  wire axi_RdAck_r_i_10_n_0;
  wire axi_RdAck_r_i_11_n_0;
  wire axi_RdAck_r_i_12_n_0;
  wire axi_RdAck_r_i_3_n_0;
  wire axi_RdAck_r_i_5_n_0;
  wire axi_RdAck_r_i_9_n_0;
  wire [14:0]axi_RdAck_r_reg;
  wire axi_RdAck_r_reg_0;
  wire axi_RdAck_r_reg_1;
  wire axi_RdAck_r_reg_2;
  wire axi_RdAck_r_reg_3;
  wire axi_RdAck_r_reg_4;
  wire axi_RdAck_r_reg_5;
  wire axi_avalid_reg;
  wire axi_read_req_r_i_3__0_n_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire [4:0]bank11_read;
  wire [1:0]bank11_write;
  wire [4:0]bank13_read;
  wire [1:0]bank13_write;
  wire [4:0]bank15_read;
  wire [11:0]bank15_write;
  wire [10:0]bank1_write;
  wire [10:0]bank3_write;
  wire [4:0]bank9_read;
  wire [1:0]bank9_write;
  wire \bus2ip_addr_reg_reg[10] ;
  wire \bus2ip_addr_reg_reg[14] ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_4 ;
  wire \bus2ip_addr_reg_reg[14]_5 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_6 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_7 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_8 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_9 ;
  wire \bus2ip_addr_reg_reg[15] ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire \bus2ip_addr_reg_reg[15]_1 ;
  wire \bus2ip_addr_reg_reg[15]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[15]_3 ;
  wire \bus2ip_addr_reg_reg[16] ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire \bus2ip_addr_reg_reg[16]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_10 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_11 ;
  wire \bus2ip_addr_reg_reg[16]_12 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_6 ;
  wire \bus2ip_addr_reg_reg[16]_7 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_8 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  wire \bus2ip_addr_reg_reg[17] ;
  wire \bus2ip_addr_reg_reg[17]_0 ;
  wire \bus2ip_addr_reg_reg[17]_1 ;
  wire \bus2ip_addr_reg_reg[17]_2 ;
  wire \bus2ip_addr_reg_reg[17]_3 ;
  wire \bus2ip_addr_reg_reg[17]_4 ;
  wire \bus2ip_addr_reg_reg[2] ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire counter_en_reg;
  wire counter_en_reg_reg;
  wire cs_ce_clr;
  wire cs_ce_ld_enable_i;
  wire dac00_irq_en_i_3_n_0;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac01_irq_sync;
  wire [0:0]dac02_irq_sync;
  wire [1:0]dac03_irq_sync;
  wire [13:0]dac0_do_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire \dac0_fifo_disable_reg[0] ;
  wire dac0_irq_en_i_2_n_0;
  wire dac0_read_req;
  wire dac0_reset;
  wire dac0_reset_reg;
  wire dac0_restart;
  wire [1:0]dac0_status;
  wire dac10_irq_en;
  wire dac10_irq_en_i_2_n_0;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [1:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_do_mon;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_read_req;
  wire dac1_reset;
  wire dac1_restart;
  wire dac1_restart_reg;
  wire [1:0]dac1_status;
  wire dac_disable;
  wire drp_RdAck_r;
  wire [7:0]drp_WrAck;
  wire \icount_out[11]_i_4_n_0 ;
  wire \icount_out[12]_i_4_n_0 ;
  wire \icount_out_reg[11] ;
  wire \icount_out_reg[11]_0 ;
  wire \icount_out_reg[11]_1 ;
  wire [6:0]irq_enables;
  wire master_reset;
  wire master_reset_i_2_n_0;
  wire [0:0]master_reset_reg;
  wire [0:0]master_reset_reg_0;
  wire [4:0]p_36_in;
  wire [7:0]p_46_in;
  wire rdce_expnd_i;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_arvalid;
  wire s_axi_arvalid_0;
  wire s_axi_awvalid;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wready_reg_i_2_1;
  wire s_axi_wready_reg_i_3_n_0;
  wire s_axi_wready_reg_i_4_n_0;
  wire s_axi_wready_reg_i_5_n_0;
  wire s_axi_wvalid;
  wire \startup_delay_reg[15] ;
  wire wrce_expnd_i;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(dac_disable),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[17] ),
        .I3(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1] [1]),
        .I5(\FSM_onehot_state_reg[1]_5 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(\bus2ip_addr_reg_reg[17]_0 ),
        .I1(dac_disable),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 [1]),
        .I5(\FSM_onehot_state_reg[1]_6 ),
        .O(\FSM_onehot_state_reg[0] [0]));
  LUT6 #(
    .INIT(64'hF400F400FFFFF400)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(adc_disable),
        .I1(\bus2ip_addr_reg_reg[17]_1 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_1 [1]),
        .I5(\FSM_onehot_state_reg[1]_7 ),
        .O(\FSM_onehot_state_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hDC00DC00FFFFDC00)) 
    \FSM_onehot_state[1]_i_1__2 
       (.I0(adc_disable),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(\bus2ip_addr_reg_reg[17]_2 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_2 [1]),
        .I5(\FSM_onehot_state_reg[1]_8 ),
        .O(\FSM_onehot_state_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__3 
       (.I0(\bus2ip_addr_reg_reg[17]_3 ),
        .I1(adc_disable),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_3 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_3 [1]),
        .I5(\FSM_onehot_state_reg[1]_9 ),
        .O(\FSM_onehot_state_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'hF200F200FFFFF200)) 
    \FSM_onehot_state[1]_i_1__4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(adc_disable),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_4 [0]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_4 [1]),
        .I5(\FSM_onehot_state_reg[1]_10 ),
        .O(\FSM_onehot_state_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_0 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_0 ),
        .O(\FSM_onehot_state_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(\bus2ip_addr_reg_reg[17]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I4(\FSM_onehot_state_reg[4]_1 ),
        .O(\FSM_onehot_state_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__2 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\bus2ip_addr_reg_reg[17]_3 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_3 [0]),
        .I4(\FSM_onehot_state_reg[4]_2 ),
        .O(\FSM_onehot_state_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\bus2ip_addr_reg_reg[17]_1 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(\FSM_onehot_state_reg[4]_3 ),
        .O(\FSM_onehot_state_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_2__4 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_4 [0]),
        .I4(\FSM_onehot_state_reg[4]_4 ),
        .O(\FSM_onehot_state_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'h080F000008080000)) 
    \FSM_onehot_state[4]_i_3 
       (.I0(\FSM_onehot_state_reg[1] [1]),
        .I1(\FSM_onehot_state_reg[1]_0 ),
        .I2(\FSM_onehot_state_reg[1]_1 ),
        .I3(\FSM_onehot_state_reg[1] [0]),
        .I4(\FSM_onehot_state[4]_i_7_n_0 ),
        .I5(\FSM_onehot_state_reg[1]_2 ),
        .O(adc_disable));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \FSM_onehot_state[4]_i_3__0 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(\bus2ip_addr_reg_reg[17] ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I4(\FSM_onehot_state_reg[4] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000000088880)) 
    \FSM_onehot_state[4]_i_4 
       (.I0(\FSM_onehot_state_reg[1]_3 ),
        .I1(\FSM_onehot_state[4]_i_7__0_n_0 ),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(\FSM_onehot_state_reg[1]_4 ),
        .O(dac_disable));
  LUT6 #(
    .INIT(64'h2020200000000080)) 
    \FSM_onehot_state[4]_i_7 
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\FSM_onehot_state[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_onehot_state[4]_i_7__0 
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[14]),
        .O(\FSM_onehot_state[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFAE)) 
    \FSM_sequential_access_cs[2]_i_1 
       (.I0(\FSM_sequential_access_cs_reg[0]_0 ),
        .I1(IP2Bus_WrAck),
        .I2(Q[0]),
        .I3(\FSM_sequential_access_cs_reg[0]_1 ),
        .I4(\FSM_sequential_access_cs_reg[0]_2 ),
        .I5(\FSM_sequential_access_cs_reg[0]_3 ),
        .O(E));
  LUT5 #(
    .INIT(32'h00000EEE)) 
    \FSM_sequential_fsm_cs[1]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_0 ),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [2]),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [3]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_5 ),
        .O(\FSM_onehot_state_reg[3] ));
  LUT5 #(
    .INIT(32'h00000EEE)) 
    \FSM_sequential_fsm_cs[1]_i_3__0 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\bus2ip_addr_reg_reg[17]_1 ),
        .I2(\FSM_sequential_fsm_cs_reg[1]_1 [2]),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [3]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_6 ),
        .O(\FSM_onehot_state_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00000EEE)) 
    \FSM_sequential_fsm_cs[1]_i_3__1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(\FSM_sequential_fsm_cs_reg[1]_4 [2]),
        .I3(\FSM_sequential_fsm_cs_reg[1]_4 [3]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_7 ),
        .O(\FSM_onehot_state_reg[3]_3 ));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    \FSM_sequential_fsm_cs[1]_i_5 
       (.I0(\FSM_onehot_state_reg[1]_6 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(\bus2ip_addr_reg_reg[17]_0 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [2]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_0 [3]),
        .O(\FSM_onehot_state_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    \FSM_sequential_fsm_cs[1]_i_5__0 
       (.I0(\FSM_onehot_state_reg[1]_7 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(\bus2ip_addr_reg_reg[17]_1 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [2]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_1 [3]),
        .O(\FSM_onehot_state_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    \FSM_sequential_fsm_cs[1]_i_5__1 
       (.I0(\FSM_onehot_state_reg[1]_10 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I3(\FSM_sequential_fsm_cs_reg[1]_4 [2]),
        .I4(\FSM_sequential_fsm_cs_reg[1]_4 [3]),
        .O(\FSM_onehot_state_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000EFFFF)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_1 
       (.I0(IP2Bus_WrAck),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12 ),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(s_axi_aresetn),
        .I5(\DATA_PHASE_WDT.data_timeout_reg ),
        .O(cs_ce_clr));
  LUT2 #(
    .INIT(4'hD)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_3 
       (.I0(s_axi_arvalid_0),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_11 ),
        .O(rdce_expnd_i));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_5 
       (.I0(s_axi_arvalid),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(s_axi_arvalid_0));
  FDRE \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(rdce_expnd_i),
        .Q(Bus2IP_RdCE),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'h00FF00FFFFFFB0FF)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_1 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ),
        .I1(s_axi_arvalid),
        .I2(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ),
        .I3(\FSM_sequential_access_cs_reg[0] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5_n_0 ),
        .I5(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_11 ),
        .O(wrce_expnd_i));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6100)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(axi_avalid_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(s_axi_awvalid),
        .I4(s_axi_arvalid),
        .O(\FSM_sequential_access_cs_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5 
       (.I0(s_axi_wvalid),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i[0]_i_5_n_0 ));
  FDRE \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(cs_ce_ld_enable_i),
        .D(wrce_expnd_i),
        .Q(Bus2IP_WrCE),
        .R(cs_ce_clr));
  LUT6 #(
    .INIT(64'hFFFFFFFF55554454)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[0]_i_2_n_0 ),
        .I1(\IP2Bus_Data[0]_i_3_n_0 ),
        .I2(\IP2Bus_Data[0]_i_4_n_0 ),
        .I3(\IP2Bus_Data[0]_i_5_n_0 ),
        .I4(\IP2Bus_Data[0]_i_6_n_0 ),
        .I5(\IP2Bus_Data[0]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [0]));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \IP2Bus_Data[0]_i_10 
       (.I0(\IP2Bus_Data[0]_i_27_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [0]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data[0]_i_28_n_0 ),
        .O(\IP2Bus_Data[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[0]_i_11 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[0]),
        .I2(adc0_do_mon[0]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0055004000000040)) 
    \IP2Bus_Data[0]_i_12 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\IP2Bus_Data[0]_i_4_0 ),
        .I3(\bus2ip_addr_reg_reg[17]_4 ),
        .I4(\adc0_sim_level_reg[1] ),
        .I5(\IP2Bus_Data[1]_i_3_0 [0]),
        .O(\IP2Bus_Data[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[0]_i_13 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .O(\IP2Bus_Data[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFBA0000FFBAFFBA)) 
    \IP2Bus_Data[0]_i_14 
       (.I0(\IP2Bus_Data[15]_i_59_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [0]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data[0]_i_29_n_0 ),
        .I4(\IP2Bus_Data[0]_i_30_n_0 ),
        .I5(\IP2Bus_Data[0]_i_31_n_0 ),
        .O(\IP2Bus_Data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h5544554455555554)) 
    \IP2Bus_Data[0]_i_15 
       (.I0(\IP2Bus_Data[4]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_59_n_0 ),
        .I2(\adc0_multi_band_reg[2] ),
        .I3(\IP2Bus_Data[29]_i_11_n_0 ),
        .I4(\adc0_sample_rate_reg[31] ),
        .I5(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h00008B88)) 
    \IP2Bus_Data[0]_i_16 
       (.I0(\IP2Bus_Data[0]_i_5_0 ),
        .I1(dac0_reset_reg),
        .I2(\IP2Bus_Data[0]_i_5_1 ),
        .I3(dac1_restart_reg),
        .I4(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h444F4444FFFFFFFF)) 
    \IP2Bus_Data[0]_i_17 
       (.I0(\IP2Bus_Data[0]_i_32_n_0 ),
        .I1(\IP2Bus_Data[3]_i_64_n_0 ),
        .I2(\IP2Bus_Data[0]_i_6_2 ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(dac0_reset_reg),
        .I5(\IP2Bus_Data[0]_i_6_0 ),
        .O(\IP2Bus_Data[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFFFFFBAFFBA)) 
    \IP2Bus_Data[0]_i_18 
       (.I0(\IP2Bus_Data[15]_i_68_n_0 ),
        .I1(\IP2Bus_Data[4]_i_32_n_0 ),
        .I2(adc10_irq_en),
        .I3(\IP2Bus_Data[0]_i_33_n_0 ),
        .I4(\IP2Bus_Data[0]_i_34_n_0 ),
        .I5(\IP2Bus_Data[13]_i_24_n_0 ),
        .O(\IP2Bus_Data[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0E000E0E00000000)) 
    \IP2Bus_Data[0]_i_19 
       (.I0(\IP2Bus_Data[0]_i_35_n_0 ),
        .I1(\IP2Bus_Data[0]_i_36_n_0 ),
        .I2(\IP2Bus_Data[0]_i_37_n_0 ),
        .I3(\IP2Bus_Data[0]_i_6_1 ),
        .I4(\IP2Bus_Data[0]_i_38_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFBBAAAAAAAA)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[0]_i_8_n_0 ),
        .I2(\IP2Bus_Data[0]_i_9_n_0 ),
        .I3(\IP2Bus_Data[1]_i_10_n_0 ),
        .I4(\IP2Bus_Data[0]_i_10_n_0 ),
        .I5(\IP2Bus_Data[0]_i_11_n_0 ),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8888888A888A888)) 
    \IP2Bus_Data[0]_i_20 
       (.I0(\IP2Bus_Data[0]_i_39_n_0 ),
        .I1(\IP2Bus_Data[0]_i_40_n_0 ),
        .I2(\IP2Bus_Data[0]_i_41_n_0 ),
        .I3(\IP2Bus_Data[1]_i_25_n_0 ),
        .I4(\IP2Bus_Data[0]_i_42_n_0 ),
        .I5(\IP2Bus_Data[0]_i_43_n_0 ),
        .O(\IP2Bus_Data[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEAEE)) 
    \IP2Bus_Data[0]_i_21 
       (.I0(\IP2Bus_Data[0]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_56_n_0 ),
        .I2(\IP2Bus_Data[0]_i_45_n_0 ),
        .I3(\IP2Bus_Data[0]_i_46_n_0 ),
        .I4(\IP2Bus_Data[0]_i_47_n_0 ),
        .I5(\IP2Bus_Data[0]_i_48_n_0 ),
        .O(\IP2Bus_Data[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000F7FFFF00F7)) 
    \IP2Bus_Data[0]_i_22 
       (.I0(\IP2Bus_Data[0]_i_49_n_0 ),
        .I1(irq_enables[0]),
        .I2(\IP2Bus_Data[31]_i_33_n_0 ),
        .I3(\IP2Bus_Data[0]_i_50_n_0 ),
        .I4(\IP2Bus_Data[0]_i_51_n_0 ),
        .I5(\IP2Bus_Data_reg[15] [0]),
        .O(\IP2Bus_Data[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \IP2Bus_Data[0]_i_23 
       (.I0(dac1_restart_reg),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \IP2Bus_Data[0]_i_24 
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(\IP2Bus_Data[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0F040004)) 
    \IP2Bus_Data[0]_i_25 
       (.I0(\IP2Bus_Data[0]_i_8_0 ),
        .I1(dac1_restart_reg),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(dac0_reset_reg),
        .I4(\IP2Bus_Data[0]_i_8_1 ),
        .O(\IP2Bus_Data[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0033002000000020)) 
    \IP2Bus_Data[0]_i_26 
       (.I0(\IP2Bus_Data[15]_i_8_0 ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\IP2Bus_Data[0]_i_9_0 ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(\adc0_sim_level_reg[1] ),
        .I5(\IP2Bus_Data[1]_i_2_0 [0]),
        .O(\IP2Bus_Data[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[0]_i_27 
       (.I0(\IP2Bus_Data[1]_i_35_n_0 ),
        .I1(\IP2Bus_Data[0]_i_10_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF0FF00FF88)) 
    \IP2Bus_Data[0]_i_28 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_9_0 [0]),
        .I2(\IP2Bus_Data_reg[31]_0 [0]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\bus2ip_addr_reg_reg[10] ),
        .I5(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h3333101333331313)) 
    \IP2Bus_Data[0]_i_29 
       (.I0(\IP2Bus_Data_reg[31]_5 [0]),
        .I1(\IP2Bus_Data[29]_i_11_n_0 ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\adc0_multi_band_reg[2] ),
        .I4(\bus2ip_addr_reg_reg[17]_4 ),
        .I5(\IP2Bus_Data[2]_i_3_1 [0]),
        .O(\IP2Bus_Data[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(adc3_do_mon[0]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I3(adc2_do_mon[0]),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBBFB)) 
    \IP2Bus_Data[0]_i_30 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [0]),
        .I4(\bus2ip_addr_reg_reg[17]_4 ),
        .I5(\IP2Bus_Data[0]_i_14_0 ),
        .O(\IP2Bus_Data[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0E0E0F0A0E0E0A0A)) 
    \IP2Bus_Data[0]_i_31 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [0]),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\adc0_fifo_disable_reg[1] ),
        .I4(\adc0_cmn_en_reg[15] ),
        .I5(\IP2Bus_Data[1]_i_15_0 [0]),
        .O(\IP2Bus_Data[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h55555D555F5F5D55)) 
    \IP2Bus_Data[0]_i_32 
       (.I0(\IP2Bus_Data[0]_i_53_n_0 ),
        .I1(\IP2Bus_Data[3]_i_26_0 [0]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\startup_delay_reg[15] ),
        .I4(dac1_restart_reg),
        .I5(\IP2Bus_Data[0]_i_17_0 ),
        .O(\IP2Bus_Data[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000504400005000)) 
    \IP2Bus_Data[0]_i_33 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\IP2Bus_Data[1]_i_16_1 [0]),
        .I3(\adc0_sim_level_reg[1] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[0]_i_18_0 ),
        .O(\IP2Bus_Data[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFBA0000FFBAFFBA)) 
    \IP2Bus_Data[0]_i_34 
       (.I0(\IP2Bus_Data[12]_i_22_n_0 ),
        .I1(\IP2Bus_Data[15]_i_24_1 [0]),
        .I2(\IP2Bus_Data[0]_i_54_n_0 ),
        .I3(\IP2Bus_Data[0]_i_55_n_0 ),
        .I4(\IP2Bus_Data[31]_i_21_n_0 ),
        .I5(\IP2Bus_Data[0]_i_56_n_0 ),
        .O(\IP2Bus_Data[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000030003700)) 
    \IP2Bus_Data[0]_i_35 
       (.I0(\IP2Bus_Data[0]_i_57_n_0 ),
        .I1(\IP2Bus_Data[0]_i_58_n_0 ),
        .I2(\IP2Bus_Data[13]_i_21_n_0 ),
        .I3(\IP2Bus_Data[14]_i_36_n_0 ),
        .I4(\IP2Bus_Data[13]_i_20_n_0 ),
        .I5(\IP2Bus_Data[15]_i_76_n_0 ),
        .O(\IP2Bus_Data[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1000)) 
    \IP2Bus_Data[0]_i_36 
       (.I0(\IP2Bus_Data[4]_i_31_n_0 ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(adc03_irq_en_reg),
        .I3(adc20_irq_en),
        .I4(\IP2Bus_Data[0]_i_59_n_0 ),
        .I5(\IP2Bus_Data[2]_i_19_n_0 ),
        .O(\IP2Bus_Data[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h0000333100003330)) 
    \IP2Bus_Data[0]_i_37 
       (.I0(adc2_status[1]),
        .I1(\IP2Bus_Data[0]_i_60_n_0 ),
        .I2(dac1_restart_reg),
        .I3(\startup_delay_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[0]_i_39_0 ),
        .O(\IP2Bus_Data[0]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[0]_i_38 
       (.I0(dac0_reset_reg),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8A88)) 
    \IP2Bus_Data[0]_i_39 
       (.I0(\IP2Bus_Data_reg[1] ),
        .I1(\IP2Bus_Data[3]_i_68_n_0 ),
        .I2(\IP2Bus_Data[11]_i_24_n_0 ),
        .I3(p_46_in[0]),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[0]_i_61_n_0 ),
        .O(\IP2Bus_Data[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(\IP2Bus_Data[0]_i_12_n_0 ),
        .I1(\IP2Bus_Data[0]_i_13_n_0 ),
        .I2(\IP2Bus_Data[4]_i_18_n_0 ),
        .I3(adc30_irq_en),
        .I4(\IP2Bus_Data[0]_i_14_n_0 ),
        .I5(\IP2Bus_Data[0]_i_15_n_0 ),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4FFF4FFF4F4F)) 
    \IP2Bus_Data[0]_i_40 
       (.I0(\IP2Bus_Data[4]_i_28_n_0 ),
        .I1(p_36_in[0]),
        .I2(\IP2Bus_Data[31]_i_27_n_0 ),
        .I3(\IP2Bus_Data[0]_i_62_n_0 ),
        .I4(\IP2Bus_Data[0]_i_20_0 ),
        .I5(\IP2Bus_Data[0]_i_63_n_0 ),
        .O(\IP2Bus_Data[0]_i_40_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \IP2Bus_Data[0]_i_41 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [0]),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .O(\IP2Bus_Data[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h0CFE0CAE0CAE0CAE)) 
    \IP2Bus_Data[0]_i_42 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\IP2Bus_Data[15]_i_2_2 [0]),
        .I2(\IP2Bus_Data[15]_i_43_n_0 ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(\adc0_fifo_disable_reg[1] ),
        .I5(dac0_fifo_disable),
        .O(\IP2Bus_Data[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3310FFFF)) 
    \IP2Bus_Data[0]_i_43 
       (.I0(\IP2Bus_Data[31]_i_7_3 [0]),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\adc0_fifo_disable_reg[1] ),
        .I4(\IP2Bus_Data[15]_i_43_n_0 ),
        .I5(\IP2Bus_Data[0]_i_64_n_0 ),
        .O(\IP2Bus_Data[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFFFFFBA)) 
    \IP2Bus_Data[0]_i_44 
       (.I0(\IP2Bus_Data_reg[4] ),
        .I1(\IP2Bus_Data[3]_i_67_n_0 ),
        .I2(dac1_status[1]),
        .I3(\IP2Bus_Data[0]_i_65_n_0 ),
        .I4(\IP2Bus_Data[3]_i_7_1 [0]),
        .I5(\IP2Bus_Data[11]_i_20_n_0 ),
        .O(\IP2Bus_Data[0]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h00004440)) 
    \IP2Bus_Data[0]_i_45 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_30_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_0 [0]),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .I4(\IP2Bus_Data[0]_i_66_n_0 ),
        .O(\IP2Bus_Data[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDFFFDF)) 
    \IP2Bus_Data[0]_i_46 
       (.I0(\IP2Bus_Data[15]_i_49_n_0 ),
        .I1(\IP2Bus_Data[31]_i_29_n_0 ),
        .I2(\IP2Bus_Data[1]_i_57_n_0 ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(STATUS_COMMON[0]),
        .I5(\IP2Bus_Data[0]_i_67_n_0 ),
        .O(\IP2Bus_Data[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[0]_i_47 
       (.I0(\IP2Bus_Data[0]_i_68_n_0 ),
        .I1(\IP2Bus_Data[4]_i_26_n_0 ),
        .I2(dac10_irq_en),
        .O(\IP2Bus_Data[0]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \IP2Bus_Data[0]_i_48 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[0]),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data[0]_i_21_1 ),
        .O(\IP2Bus_Data[0]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \IP2Bus_Data[0]_i_49 
       (.I0(\IP2Bus_Data[0]_i_22_1 ),
        .I1(\bus2ip_addr_reg_reg[15]_2 ),
        .I2(\IP2Bus_Data[31]_i_31_n_0 ),
        .O(\IP2Bus_Data[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h0000008A)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(\IP2Bus_Data[4]_i_17_n_0 ),
        .I1(\IP2Bus_Data[3]_i_13_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 [0]),
        .I3(\IP2Bus_Data[0]_i_16_n_0 ),
        .I4(\IP2Bus_Data[3]_i_14_n_0 ),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \IP2Bus_Data[0]_i_50 
       (.I0(\IP2Bus_Data[0]_i_22_0 ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(\IP2Bus_Data[8]_i_15_n_0 ),
        .O(\IP2Bus_Data[0]_i_50_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \IP2Bus_Data[0]_i_51 
       (.I0(\startup_delay_reg[15] ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \IP2Bus_Data[0]_i_53 
       (.I0(\IP2Bus_Data[0]_i_39_0 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\startup_delay_reg[15] ),
        .I3(dac1_restart_reg),
        .I4(adc1_status[1]),
        .O(\IP2Bus_Data[0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[0]_i_54 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCCCDDCFDDFF)) 
    \IP2Bus_Data[0]_i_55 
       (.I0(\IP2Bus_Data[15]_i_24_2 [0]),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\IP2Bus_Data[0]_i_34_0 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\adc0_fifo_disable_reg[1] ),
        .I5(\IP2Bus_Data[3]_i_8_0 ),
        .O(\IP2Bus_Data[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h2F222F22FFFF0000)) 
    \IP2Bus_Data[0]_i_56 
       (.I0(\IP2Bus_Data[2]_i_58_0 [0]),
        .I1(\IP2Bus_Data[1]_i_65_n_0 ),
        .I2(\IP2Bus_Data[29]_i_8_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [0]),
        .I4(\IP2Bus_Data_reg[31]_2 [0]),
        .I5(\IP2Bus_Data[31]_i_9_n_0 ),
        .O(\IP2Bus_Data[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h7477444474777477)) 
    \IP2Bus_Data[0]_i_57 
       (.I0(\IP2Bus_Data_reg[31]_3 [0]),
        .I1(\IP2Bus_Data[31]_i_13_n_0 ),
        .I2(\IP2Bus_Data[14]_i_40_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_4 [0]),
        .I4(\IP2Bus_Data[0]_i_69_n_0 ),
        .I5(\IP2Bus_Data[2]_i_20_0 [0]),
        .O(\IP2Bus_Data[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \IP2Bus_Data[0]_i_58 
       (.I0(\IP2Bus_Data[15]_i_26_1 [0]),
        .I1(\IP2Bus_Data[14]_i_37_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_26_0 [0]),
        .I4(\IP2Bus_Data[1]_i_66_n_0 ),
        .I5(\IP2Bus_Data[1]_i_19_0 [0]),
        .O(\IP2Bus_Data[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0055004000000040)) 
    \IP2Bus_Data[0]_i_59 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\IP2Bus_Data[0]_i_36_0 ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\adc0_sim_level_reg[1] ),
        .I5(\IP2Bus_Data[1]_i_46_0 [0]),
        .O(\IP2Bus_Data[0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF4F4F4F)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(\IP2Bus_Data[0]_i_17_n_0 ),
        .I1(\IP2Bus_Data[0]_i_18_n_0 ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(adc1_do_mon[0]),
        .I5(\IP2Bus_Data[0]_i_19_n_0 ),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00000F88)) 
    \IP2Bus_Data[0]_i_60 
       (.I0(\startup_delay_reg[15] ),
        .I1(\IP2Bus_Data[3]_i_4_0 [0]),
        .I2(\IP2Bus_Data[0]_i_37_0 ),
        .I3(dac1_restart_reg),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(dac0_reset_reg),
        .O(\IP2Bus_Data[0]_i_60_n_0 ));
  LUT5 #(
    .INIT(32'h08080B08)) 
    \IP2Bus_Data[0]_i_61 
       (.I0(\IP2Bus_Data[0]_i_39_1 ),
        .I1(dac0_reset_reg),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(dac1_restart_reg),
        .I4(\IP2Bus_Data[0]_i_39_2 ),
        .O(\IP2Bus_Data[0]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFAFBB)) 
    \IP2Bus_Data[0]_i_62 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\IP2Bus_Data[1]_i_29_1 [0]),
        .I3(\adc0_sim_level_reg[1] ),
        .I4(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[0]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_63 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sim_level_reg[1] ),
        .O(\IP2Bus_Data[0]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFF10FF15FF15FF15)) 
    \IP2Bus_Data[0]_i_64 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\IP2Bus_Data[31]_i_7_4 [0]),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(\adc0_multi_band_reg[2] ),
        .I5(\IP2Bus_Data[2]_i_32_1 [0]),
        .O(\IP2Bus_Data[0]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h0F020002)) 
    \IP2Bus_Data[0]_i_65 
       (.I0(dac1_restart_reg),
        .I1(\IP2Bus_Data[0]_i_44_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(dac0_reset_reg),
        .I4(\IP2Bus_Data[0]_i_44_1 ),
        .O(\IP2Bus_Data[0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0FFF0F7F0F7)) 
    \IP2Bus_Data[0]_i_66 
       (.I0(\IP2Bus_Data[2]_i_61_0 [0]),
        .I1(\adc0_multi_band_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data[31]_i_7_1 [0]),
        .I5(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h0010FF15)) 
    \IP2Bus_Data[0]_i_67 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [0]),
        .I2(\adc0_cmn_en_reg[15] ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(dac1_fifo_disable),
        .O(\IP2Bus_Data[0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000445000004400)) 
    \IP2Bus_Data[0]_i_68 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\IP2Bus_Data[1]_i_21_0 [0]),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\adc0_sim_level_reg[1] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(\IP2Bus_Data[0]_i_47_0 ),
        .O(\IP2Bus_Data[0]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \IP2Bus_Data[0]_i_69 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[7]),
        .I2(\IP2Bus_Data[11]_i_16_0 ),
        .I3(\IP2Bus_Data[22]_i_7_0 ),
        .I4(axi_read_req_r_i_3__0_n_0),
        .I5(\IP2Bus_Data[3]_i_23_0 ),
        .O(\IP2Bus_Data[0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFEEEEEEEFEEEE)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(\IP2Bus_Data[0]_i_20_n_0 ),
        .I1(\IP2Bus_Data[0]_i_21_n_0 ),
        .I2(\IP2Bus_Data[0]_i_22_n_0 ),
        .I3(\IP2Bus_Data[0]_i_23_n_0 ),
        .I4(\IP2Bus_Data[0]_i_24_n_0 ),
        .I5(\dac1_end_stage_reg[0] ),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBA)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(\IP2Bus_Data[1]_i_12_n_0 ),
        .I1(\IP2Bus_Data[11]_i_13_n_0 ),
        .I2(\IP2Bus_Data[3]_i_2_1 [0]),
        .I3(\IP2Bus_Data[0]_i_25_n_0 ),
        .I4(\IP2Bus_Data[3]_i_40_n_0 ),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(\IP2Bus_Data[4]_i_34_n_0 ),
        .I1(adc00_irq_en),
        .I2(\IP2Bus_Data[0]_i_26_n_0 ),
        .I3(\IP2Bus_Data[2]_i_8_n_0 ),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\IP2Bus_Data[10]_i_3_n_0 ),
        .I2(\IP2Bus_Data[10]_i_4_n_0 ),
        .I3(\IP2Bus_Data[10]_i_5_n_0 ),
        .I4(\IP2Bus_Data[10]_i_6_n_0 ),
        .I5(\IP2Bus_Data[10]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [10]));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[10]_i_10 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[10]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I3(adc0_do_mon[10]),
        .O(\IP2Bus_Data[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h02A2AAAA)) 
    \IP2Bus_Data[10]_i_11 
       (.I0(\IP2Bus_Data[10]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [10]),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [10]),
        .I4(\IP2Bus_Data[15]_i_80_n_0 ),
        .O(\IP2Bus_Data[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \IP2Bus_Data[10]_i_12 
       (.I0(\IP2Bus_Data[2]_i_19_n_0 ),
        .I1(\IP2Bus_Data[10]_i_21_n_0 ),
        .I2(\IP2Bus_Data[15]_i_26_1 [10]),
        .I3(\IP2Bus_Data[14]_i_37_n_0 ),
        .I4(\IP2Bus_Data[14]_i_38_n_0 ),
        .I5(\IP2Bus_Data[15]_i_26_0 [10]),
        .O(\IP2Bus_Data[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \IP2Bus_Data[10]_i_13 
       (.I0(dac0_reset_reg),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(\startup_delay_reg[15] ),
        .I3(dac1_restart_reg),
        .O(\IP2Bus_Data[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \IP2Bus_Data[10]_i_14 
       (.I0(\IP2Bus_Data[11]_i_18_n_0 ),
        .I1(\IP2Bus_Data_reg[11]_0 [2]),
        .I2(\IP2Bus_Data[10]_i_22_n_0 ),
        .I3(\IP2Bus_Data[12]_i_12_n_0 ),
        .I4(\IP2Bus_Data[10]_i_23_n_0 ),
        .I5(\IP2Bus_Data[29]_i_12_n_0 ),
        .O(\IP2Bus_Data[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8A008A8AAAAAAAAA)) 
    \IP2Bus_Data[10]_i_16 
       (.I0(\IP2Bus_Data[10]_i_24_n_0 ),
        .I1(\IP2Bus_Data[30]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_1 [10]),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [10]),
        .I5(\IP2Bus_Data[31]_i_30_n_0 ),
        .O(\IP2Bus_Data[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \IP2Bus_Data[10]_i_17 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[8]),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data[0]_i_21_1 ),
        .O(\IP2Bus_Data[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[10]_i_18 
       (.I0(\IP2Bus_Data[10]_i_26_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [10]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [10]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[10]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[10]_i_19 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [10]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [10]),
        .O(\IP2Bus_Data[10]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[10]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_19_n_0 ),
        .I2(\IP2Bus_Data[10]_i_9_n_0 ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAFFBFF)) 
    \IP2Bus_Data[10]_i_20 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [7]),
        .I4(\IP2Bus_Data[15]_i_31_2 [7]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[10]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[10]_i_21 
       (.I0(\IP2Bus_Data_reg[31]_4 [10]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [10]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[10]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \IP2Bus_Data[10]_i_22 
       (.I0(\IP2Bus_Data_reg[31]_1 [10]),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [10]),
        .O(\IP2Bus_Data[10]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F088)) 
    \IP2Bus_Data[10]_i_23 
       (.I0(\IP2Bus_Data[15]_i_24_2 [8]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_1 [8]),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7F7F7FFFFFFFF)) 
    \IP2Bus_Data[10]_i_24 
       (.I0(STATUS_COMMON[10]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_13_0 [10]),
        .I5(\IP2Bus_Data[15]_i_49_n_0 ),
        .O(\IP2Bus_Data[10]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h0DFDFFFF)) 
    \IP2Bus_Data[10]_i_26 
       (.I0(\IP2Bus_Data[15]_i_2_2 [10]),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_1 [10]),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[10]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(\IP2Bus_Data[10]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_11_n_0 ),
        .I2(\IP2Bus_Data[10]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[11] [2]),
        .I4(\IP2Bus_Data[11]_i_13_n_0 ),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(\IP2Bus_Data[11]_i_15_n_0 ),
        .I1(\IP2Bus_Data[10]_i_12_n_0 ),
        .I2(\IP2Bus_Data[11]_i_4_0 [2]),
        .I3(\IP2Bus_Data[10]_i_13_n_0 ),
        .I4(\IP2Bus_Data[10]_i_14_n_0 ),
        .I5(\IP2Bus_Data_reg[10] ),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2FFF2F2)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data[13]_i_15_n_0 ),
        .I1(\IP2Bus_Data[10]_i_16_n_0 ),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data[11]_i_20_n_0 ),
        .I4(\IP2Bus_Data_reg[11]_1 [2]),
        .I5(\IP2Bus_Data[10]_i_17_n_0 ),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(\IP2Bus_Data[10]_i_18_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_n_0 ),
        .I2(\IP2Bus_Data[11]_i_24_n_0 ),
        .I3(p_46_in[6]),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(\IP2Bus_Data[15]_i_18_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .I2(\IP2Bus_Data_reg[15] [10]),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[10]_i_8 
       (.I0(\IP2Bus_Data[10]_i_19_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [10]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [10]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \IP2Bus_Data[10]_i_9 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(\IP2Bus_Data[11]_i_2_0 [2]),
        .I2(adc2_do_mon[10]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I4(adc3_do_mon[10]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .O(\IP2Bus_Data[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\IP2Bus_Data[11]_i_3_n_0 ),
        .I2(\IP2Bus_Data[11]_i_4_n_0 ),
        .I3(\IP2Bus_Data[11]_i_5_n_0 ),
        .I4(\IP2Bus_Data[11]_i_6_n_0 ),
        .I5(\IP2Bus_Data[11]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [11]));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[11]_i_10 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(adc0_do_mon[11]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(dac1_do_mon[11]),
        .O(\IP2Bus_Data[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[11]_i_11 
       (.I0(\IP2Bus_Data[2]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_83_n_0 ),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .O(\IP2Bus_Data[11]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00001DFF)) 
    \IP2Bus_Data[11]_i_12 
       (.I0(\IP2Bus_Data_reg[31]_0 [11]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [11]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[11]_i_26_n_0 ),
        .O(\IP2Bus_Data[11]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[11]_i_13 
       (.I0(dac0_reset_reg),
        .I1(dac1_restart_reg),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(\startup_delay_reg[15] ),
        .O(\IP2Bus_Data[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \IP2Bus_Data[11]_i_14 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc1_do_mon[10]),
        .I2(\IP2Bus_Data[10]_i_13_n_0 ),
        .I3(\IP2Bus_Data[11]_i_4_0 [3]),
        .I4(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[11]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h5010)) 
    \IP2Bus_Data[11]_i_15 
       (.I0(\IP2Bus_Data[15]_i_76_n_0 ),
        .I1(\IP2Bus_Data[13]_i_20_n_0 ),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hD5DD5555D5DDD5DD)) 
    \IP2Bus_Data[11]_i_16 
       (.I0(\IP2Bus_Data[3]_i_24_n_0 ),
        .I1(\IP2Bus_Data[11]_i_27_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_26_0 [11]),
        .I4(\IP2Bus_Data[14]_i_37_n_0 ),
        .I5(\IP2Bus_Data[15]_i_26_1 [11]),
        .O(\IP2Bus_Data[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \IP2Bus_Data[11]_i_17 
       (.I0(\IP2Bus_Data[29]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [11]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [11]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[11]_i_28_n_0 ),
        .O(\IP2Bus_Data[11]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \IP2Bus_Data[11]_i_18 
       (.I0(dac0_reset_reg),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\startup_delay_reg[15] ),
        .I3(dac1_restart_reg),
        .O(\IP2Bus_Data[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h8A008A8AAAAAAAAA)) 
    \IP2Bus_Data[11]_i_19 
       (.I0(\IP2Bus_Data[11]_i_29_n_0 ),
        .I1(\IP2Bus_Data[30]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_1 [11]),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [11]),
        .I5(\IP2Bus_Data[31]_i_30_n_0 ),
        .O(\IP2Bus_Data[11]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[11]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_19_n_0 ),
        .I2(\IP2Bus_Data[11]_i_9_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[11]_i_20 
       (.I0(dac0_reset_reg),
        .I1(dac1_restart_reg),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\startup_delay_reg[15] ),
        .O(\IP2Bus_Data[11]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[11]_i_21 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[9]),
        .O(\IP2Bus_Data[11]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00AA2A2AAAAAAAAA)) 
    \IP2Bus_Data[11]_i_23 
       (.I0(\IP2Bus_Data[11]_i_30_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_4 [11]),
        .I2(\IP2Bus_Data[15]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_3 [11]),
        .I4(\IP2Bus_Data[15]_i_47_n_0 ),
        .I5(\IP2Bus_Data[1]_i_27_n_0 ),
        .O(\IP2Bus_Data[11]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[11]_i_24 
       (.I0(dac1_restart_reg),
        .I1(dac0_reset_reg),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(\startup_delay_reg[15] ),
        .O(\IP2Bus_Data[11]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[11]_i_25 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [11]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [11]),
        .O(\IP2Bus_Data[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[11]_i_26 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [8]),
        .I4(\IP2Bus_Data[15]_i_31_2 [8]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[11]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F7FFF7)) 
    \IP2Bus_Data[11]_i_27 
       (.I0(\IP2Bus_Data_reg[31]_4 [11]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [11]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[11]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFBFBF)) 
    \IP2Bus_Data[11]_i_28 
       (.I0(\IP2Bus_Data[12]_i_22_n_0 ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_2 [9]),
        .I3(\IP2Bus_Data[15]_i_24_1 [9]),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7F7F7FFFFFFFF)) 
    \IP2Bus_Data[11]_i_29 
       (.I0(STATUS_COMMON[11]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_13_0 [11]),
        .I5(\IP2Bus_Data[15]_i_49_n_0 ),
        .O(\IP2Bus_Data[11]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(\IP2Bus_Data[11]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_11_n_0 ),
        .I2(\IP2Bus_Data[11]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[11] [3]),
        .I4(\IP2Bus_Data[11]_i_13_n_0 ),
        .O(\IP2Bus_Data[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0DFDFFFF)) 
    \IP2Bus_Data[11]_i_30 
       (.I0(\IP2Bus_Data[15]_i_2_2 [11]),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_1 [11]),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(\IP2Bus_Data[11]_i_14_n_0 ),
        .I1(\IP2Bus_Data[11]_i_15_n_0 ),
        .I2(\IP2Bus_Data[11]_i_16_n_0 ),
        .I3(\IP2Bus_Data[11]_i_17_n_0 ),
        .I4(\IP2Bus_Data_reg[11]_0 [3]),
        .I5(\IP2Bus_Data[11]_i_18_n_0 ),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\IP2Bus_Data_reg[15] [11]),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00002F222F22)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(\IP2Bus_Data[13]_i_15_n_0 ),
        .I1(\IP2Bus_Data[11]_i_19_n_0 ),
        .I2(\IP2Bus_Data[11]_i_20_n_0 ),
        .I3(\IP2Bus_Data_reg[11]_1 [3]),
        .I4(\IP2Bus_Data[11]_i_21_n_0 ),
        .I5(\IP2Bus_Data_reg[4] ),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(\IP2Bus_Data[11]_i_23_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_n_0 ),
        .I2(\IP2Bus_Data[11]_i_24_n_0 ),
        .I3(p_46_in[7]),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[11]_i_8 
       (.I0(\IP2Bus_Data[11]_i_25_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [11]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [11]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \IP2Bus_Data[11]_i_9 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(\IP2Bus_Data[11]_i_2_0 [3]),
        .I2(adc2_do_mon[11]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I4(adc3_do_mon[11]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .O(\IP2Bus_Data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\IP2Bus_Data[12]_i_3_n_0 ),
        .I2(\IP2Bus_Data[12]_i_4_n_0 ),
        .I3(\IP2Bus_Data[12]_i_5_n_0 ),
        .I4(\IP2Bus_Data[12]_i_6_n_0 ),
        .I5(\IP2Bus_Data[12]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [12]));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[12]_i_10 
       (.I0(\IP2Bus_Data[12]_i_20_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [12]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [12]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFDDFFDF)) 
    \IP2Bus_Data[12]_i_12 
       (.I0(\IP2Bus_Data[0]_i_14_0 ),
        .I1(\IP2Bus_Data[12]_i_22_n_0 ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F7FFF7)) 
    \IP2Bus_Data[12]_i_13 
       (.I0(\IP2Bus_Data[15]_i_24_2 [10]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\IP2Bus_Data[15]_i_24_1 [10]),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF51F3)) 
    \IP2Bus_Data[12]_i_14 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [12]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [12]),
        .I4(\IP2Bus_Data[13]_i_21_n_0 ),
        .I5(\IP2Bus_Data[12]_i_24_n_0 ),
        .O(\IP2Bus_Data[12]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[12]_i_15 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[3]_i_24_n_0 ),
        .I2(\IP2Bus_Data[15]_i_76_n_0 ),
        .O(\IP2Bus_Data[12]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \IP2Bus_Data[12]_i_16 
       (.I0(\IP2Bus_Data[15]_i_16_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_n_0 ),
        .I2(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA2AAA2AAA2A)) 
    \IP2Bus_Data[12]_i_17 
       (.I0(\IP2Bus_Data[12]_i_25_n_0 ),
        .I1(STATUS_COMMON[12]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\IP2Bus_Data[15]_i_13_0 [12]),
        .I5(\adc0_cmn_en_reg[15] ),
        .O(\IP2Bus_Data[12]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[12]_i_18 
       (.I0(\IP2Bus_Data[12]_i_26_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [12]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [12]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[12]_i_19 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [9]),
        .I4(\IP2Bus_Data[15]_i_31_2 [9]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[12]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .I2(\IP2Bus_Data[12]_i_8_n_0 ),
        .I3(\IP2Bus_Data[12]_i_9_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[12]_i_20 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [12]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [12]),
        .O(\IP2Bus_Data[12]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \IP2Bus_Data[12]_i_22 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[12]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[12]_i_24 
       (.I0(\adc0_cmn_en_reg[15] ),
        .I1(\IP2Bus_Data[15]_i_26_0 [12]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\IP2Bus_Data[15]_i_26_1 [12]),
        .O(\IP2Bus_Data[12]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFBBFFFFAFFF)) 
    \IP2Bus_Data[12]_i_25 
       (.I0(\IP2Bus_Data[1]_i_57_n_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [12]),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(\IP2Bus_Data[31]_i_7_1 [12]),
        .O(\IP2Bus_Data[12]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h55DFFFDF)) 
    \IP2Bus_Data[12]_i_26 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_2 [12]),
        .I3(\IP2Bus_Data[15]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [12]),
        .O(\IP2Bus_Data[12]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA08AA08AA08AA)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(\IP2Bus_Data[13]_i_4_n_0 ),
        .I1(\IP2Bus_Data[15]_i_19_n_0 ),
        .I2(\IP2Bus_Data[12]_i_10_n_0 ),
        .I3(\IP2Bus_Data_reg[12] ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I5(adc2_do_mon[12]),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00008A80AAAAAAAA)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(\IP2Bus_Data[13]_i_14_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [12]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [12]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[12]_i_13_n_0 ),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\IP2Bus_Data[12]_i_14_n_0 ),
        .I1(\IP2Bus_Data[12]_i_15_n_0 ),
        .I2(adc1_do_mon[11]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(\IP2Bus_Data_reg[15] [12]),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF222FFFFF222F222)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(\IP2Bus_Data[12]_i_16_n_0 ),
        .I1(\IP2Bus_Data[12]_i_17_n_0 ),
        .I2(dac0_do_mon[10]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .I4(\IP2Bus_Data[12]_i_18_n_0 ),
        .I5(\IP2Bus_Data[15]_i_12_n_0 ),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h000047FF)) 
    \IP2Bus_Data[12]_i_8 
       (.I0(\IP2Bus_Data_reg[31] [12]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [12]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[12]_i_19_n_0 ),
        .O(\IP2Bus_Data[12]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[12]_i_9 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[12]),
        .I2(adc0_do_mon[12]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[13]_i_2_n_0 ),
        .I1(\IP2Bus_Data[13]_i_3_n_0 ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[13]_i_5_n_0 ),
        .I4(\IP2Bus_Data[13]_i_6_n_0 ),
        .I5(\IP2Bus_Data[13]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [13]));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[13]_i_10 
       (.I0(\IP2Bus_Data[13]_i_19_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [13]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [13]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[13]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h55150000)) 
    \IP2Bus_Data[13]_i_11 
       (.I0(\IP2Bus_Data[15]_i_76_n_0 ),
        .I1(\IP2Bus_Data[13]_i_20_n_0 ),
        .I2(\IP2Bus_Data[14]_i_36_n_0 ),
        .I3(\IP2Bus_Data[13]_i_21_n_0 ),
        .I4(\IP2Bus_Data[3]_i_24_n_0 ),
        .O(\IP2Bus_Data[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF51F3)) 
    \IP2Bus_Data[13]_i_12 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [13]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [13]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(\IP2Bus_Data[13]_i_22_n_0 ),
        .O(\IP2Bus_Data[13]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \IP2Bus_Data[13]_i_13 
       (.I0(\IP2Bus_Data[13]_i_23_n_0 ),
        .I1(\IP2Bus_Data[12]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [13]),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_1 [13]),
        .O(\IP2Bus_Data[13]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[13]_i_14 
       (.I0(\IP2Bus_Data[13]_i_24_n_0 ),
        .I1(\IP2Bus_Data[14]_i_23_n_0 ),
        .O(\IP2Bus_Data[13]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h1500)) 
    \IP2Bus_Data[13]_i_15 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_n_0 ),
        .I2(\IP2Bus_Data[15]_i_50_n_0 ),
        .I3(\IP2Bus_Data[15]_i_56_n_0 ),
        .O(\IP2Bus_Data[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A008A8AAAAAAAAA)) 
    \IP2Bus_Data[13]_i_16 
       (.I0(\IP2Bus_Data[13]_i_25_n_0 ),
        .I1(\IP2Bus_Data[30]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_1 [13]),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [13]),
        .I5(\IP2Bus_Data[31]_i_30_n_0 ),
        .O(\IP2Bus_Data[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[13]_i_17 
       (.I0(\IP2Bus_Data[13]_i_26_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [13]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [13]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[13]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAFFBFF)) 
    \IP2Bus_Data[13]_i_18 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [10]),
        .I4(\IP2Bus_Data[15]_i_31_2 [10]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[13]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[13]_i_19 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [13]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [13]),
        .O(\IP2Bus_Data[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888FFFFF888F888)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(dac1_do_mon[13]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I2(adc0_do_mon[13]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data[13]_i_8_n_0 ),
        .I5(\IP2Bus_Data[15]_i_32_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hCCCD)) 
    \IP2Bus_Data[13]_i_20 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\adc0_multi_band_reg[2] ),
        .O(\IP2Bus_Data[13]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0001005000000000)) 
    \IP2Bus_Data[13]_i_21 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(\IP2Bus_Data[11]_i_16_1 ),
        .O(\IP2Bus_Data[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h008A008000800080)) 
    \IP2Bus_Data[13]_i_22 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_1 [13]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\adc0_cmn_en_reg[15] ),
        .I5(\IP2Bus_Data[15]_i_26_0 [13]),
        .O(\IP2Bus_Data[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFBFBF)) 
    \IP2Bus_Data[13]_i_23 
       (.I0(\IP2Bus_Data[12]_i_22_n_0 ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_2 [11]),
        .I3(\IP2Bus_Data[15]_i_24_1 [11]),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h8888AAAA8888AAA8)) 
    \IP2Bus_Data[13]_i_24 
       (.I0(\IP2Bus_Data[14]_i_21_n_0 ),
        .I1(\IP2Bus_Data[13]_i_27_n_0 ),
        .I2(\adc0_multi_band_reg[2] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[13]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7F7F7FFFFFFFF)) 
    \IP2Bus_Data[13]_i_25 
       (.I0(STATUS_COMMON[13]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_13_0 [13]),
        .I5(\IP2Bus_Data[15]_i_49_n_0 ),
        .O(\IP2Bus_Data[13]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0DFDFFFF)) 
    \IP2Bus_Data[13]_i_26 
       (.I0(\IP2Bus_Data[15]_i_2_2 [13]),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_1 [13]),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[13]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \IP2Bus_Data[13]_i_27 
       (.I0(\IP2Bus_Data[14]_i_52_0 ),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .I2(\adc0_fifo_disable_reg[1] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\adc0_cmn_en_reg[15] ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h7077000070777077)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(adc2_do_mon[13]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(adc3_do_mon[12]),
        .I4(\IP2Bus_Data[13]_i_10_n_0 ),
        .I5(\IP2Bus_Data[15]_i_19_n_0 ),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0C000000000000B0)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[14]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(adc1_do_mon[12]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data[13]_i_11_n_0 ),
        .I3(\IP2Bus_Data[13]_i_12_n_0 ),
        .I4(\IP2Bus_Data[13]_i_13_n_0 ),
        .I5(\IP2Bus_Data[13]_i_14_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[13]_i_6 
       (.I0(\IP2Bus_Data[15]_i_18_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .I2(\IP2Bus_Data_reg[15] [13]),
        .O(\IP2Bus_Data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h88F8FFFF88F888F8)) 
    \IP2Bus_Data[13]_i_7 
       (.I0(dac0_do_mon[11]),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(\IP2Bus_Data[13]_i_15_n_0 ),
        .I3(\IP2Bus_Data[13]_i_16_n_0 ),
        .I4(\IP2Bus_Data[13]_i_17_n_0 ),
        .I5(\IP2Bus_Data[15]_i_12_n_0 ),
        .O(\IP2Bus_Data[13]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h02A2AAAA)) 
    \IP2Bus_Data[13]_i_8 
       (.I0(\IP2Bus_Data[13]_i_18_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_0 [13]),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31] [13]),
        .I4(\IP2Bus_Data[15]_i_80_n_0 ),
        .O(\IP2Bus_Data[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[14]_i_2_n_0 ),
        .I1(\IP2Bus_Data[14]_i_3_n_0 ),
        .I2(\IP2Bus_Data[14]_i_4_n_0 ),
        .I3(\IP2Bus_Data[14]_i_5_n_0 ),
        .I4(\IP2Bus_Data[14]_i_6_n_0 ),
        .I5(\IP2Bus_Data[14]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [14]));
  LUT6 #(
    .INIT(64'h00000000000047FF)) 
    \IP2Bus_Data[14]_i_10 
       (.I0(\IP2Bus_Data_reg[31] [14]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [14]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[14]_i_30_n_0 ),
        .I5(\IP2Bus_Data[14]_i_31_n_0 ),
        .O(\IP2Bus_Data[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0400044444444444)) 
    \IP2Bus_Data[14]_i_11 
       (.I0(\IP2Bus_Data[14]_i_32_n_0 ),
        .I1(\IP2Bus_Data[14]_i_33_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_6 [14]),
        .I3(\IP2Bus_Data[29]_i_11_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_5 [14]),
        .I5(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000777)) 
    \IP2Bus_Data[14]_i_12 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(adc3_do_mon[13]),
        .I2(adc2_do_mon[14]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I4(\IP2Bus_Data[14]_i_3_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF75FF7F00750070)) 
    \IP2Bus_Data[14]_i_13 
       (.I0(\IP2Bus_Data[15]_i_21_0 [2]),
        .I1(adc30_irq_sync[1]),
        .I2(axi_RdAck_r_reg_2),
        .I3(\bus2ip_addr_reg_reg[17]_4 ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[14]_i_35_n_0 ),
        .O(\IP2Bus_Data[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \IP2Bus_Data[14]_i_14 
       (.I0(\IP2Bus_Data[29]_i_15_n_0 ),
        .I1(\IP2Bus_Data[4]_i_17_n_0 ),
        .O(\IP2Bus_Data[14]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h01111111)) 
    \IP2Bus_Data[14]_i_15 
       (.I0(\adc1_fifo_disable_reg[1] ),
        .I1(axi_RdAck_r_reg[14]),
        .I2(Bus2IP_RdCE),
        .I3(adc1_do_mon[13]),
        .I4(axi_RdAck_r_reg[10]),
        .O(\IP2Bus_Data[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F755F7F7)) 
    \IP2Bus_Data[14]_i_16 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_1 [14]),
        .I2(\IP2Bus_Data[14]_i_37_n_0 ),
        .I3(\IP2Bus_Data[14]_i_38_n_0 ),
        .I4(\IP2Bus_Data[15]_i_26_0 [14]),
        .I5(\IP2Bus_Data[14]_i_39_n_0 ),
        .O(\IP2Bus_Data[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABAAABABBBAAA)) 
    \IP2Bus_Data[14]_i_17 
       (.I0(\IP2Bus_Data[15]_i_76_n_0 ),
        .I1(\IP2Bus_Data[31]_i_23_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_3 [14]),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_4 [14]),
        .I5(\IP2Bus_Data[14]_i_40_n_0 ),
        .O(\IP2Bus_Data[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    \IP2Bus_Data[14]_i_18 
       (.I0(\IP2Bus_Data[15]_i_77_n_0 ),
        .I1(adc20_irq_sync[1]),
        .I2(bank13_read[1]),
        .I3(\IP2Bus_Data[15]_i_6_0 [2]),
        .I4(\IP2Bus_Data[15]_i_78_n_0 ),
        .I5(\IP2Bus_Data[2]_i_19_n_0 ),
        .O(\IP2Bus_Data[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0B000800)) 
    \IP2Bus_Data[14]_i_19 
       (.I0(adc21_irq_sync[1]),
        .I1(axi_RdAck_r_reg_3),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\IP2Bus_Data[15]_i_6_1 [2]),
        .I4(\adc0_slice1_irq_en_reg[15] ),
        .I5(\IP2Bus_Data[14]_i_41_n_0 ),
        .O(\IP2Bus_Data[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABB)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[14]_i_8_n_0 ),
        .I2(\IP2Bus_Data[14]_i_9_n_0 ),
        .I3(\IP2Bus_Data[15]_i_33_n_0 ),
        .I4(\IP2Bus_Data[14]_i_10_n_0 ),
        .I5(\IP2Bus_Data[15]_i_32_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \IP2Bus_Data[14]_i_20 
       (.I0(\IP2Bus_Data_reg[31]_1 [14]),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [14]),
        .I3(\IP2Bus_Data[12]_i_12_n_0 ),
        .O(\IP2Bus_Data[14]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF00FF08)) 
    \IP2Bus_Data[14]_i_21 
       (.I0(\IP2Bus_Data[15]_i_23_1 ),
        .I1(\IP2Bus_Data[15]_i_29_0 ),
        .I2(adc03_irq_en_reg),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data[15]_i_8_0 ),
        .I5(\IP2Bus_Data[14]_i_42_n_0 ),
        .O(\IP2Bus_Data[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F030500000305)) 
    \IP2Bus_Data[14]_i_22 
       (.I0(\IP2Bus_Data[14]_i_43_n_0 ),
        .I1(\IP2Bus_Data[14]_i_5_0 ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[14]_i_52_0 ),
        .I4(\adc0_slice2_irq_en_reg[15] ),
        .I5(\IP2Bus_Data[15]_i_24_0 [2]),
        .O(\IP2Bus_Data[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \IP2Bus_Data[14]_i_23 
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(\IP2Bus_Data[15]_i_68_n_0 ),
        .O(\IP2Bus_Data[14]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B8B8B800)) 
    \IP2Bus_Data[14]_i_24 
       (.I0(\IP2Bus_Data[14]_i_46_n_0 ),
        .I1(\IP2Bus_Data[15]_i_70_n_0 ),
        .I2(\IP2Bus_Data[15]_i_23_0 [2]),
        .I3(\bus2ip_addr_reg_reg[2] ),
        .I4(adc10_irq_sync[1]),
        .I5(\IP2Bus_Data[15]_i_66_n_0 ),
        .O(\IP2Bus_Data[14]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \IP2Bus_Data[14]_i_25 
       (.I0(\IP2Bus_Data[14]_i_47_n_0 ),
        .I1(\IP2Bus_Data[14]_i_48_n_0 ),
        .I2(\IP2Bus_Data[14]_i_49_n_0 ),
        .I3(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[14]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \IP2Bus_Data[14]_i_26 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(dac0_do_mon[12]),
        .I2(\IP2Bus_Data[15]_i_8_n_0 ),
        .I3(\IP2Bus_Data[14]_i_50_n_0 ),
        .O(\IP2Bus_Data[14]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \IP2Bus_Data[14]_i_27 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_n_0 ),
        .I2(\IP2Bus_Data[15]_i_50_n_0 ),
        .I3(\IP2Bus_Data[14]_i_51_n_0 ),
        .I4(\IP2Bus_Data[14]_i_52_n_0 ),
        .I5(\IP2Bus_Data[14]_i_53_n_0 ),
        .O(\IP2Bus_Data[14]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA2A2222)) 
    \IP2Bus_Data[14]_i_28 
       (.I0(\IP2Bus_Data[14]_i_54_n_0 ),
        .I1(\IP2Bus_Data[14]_i_55_n_0 ),
        .I2(axi_RdAck_r_reg_2),
        .I3(dac10_irq_sync[0]),
        .I4(\IP2Bus_Data[15]_i_3_0 [0]),
        .I5(\IP2Bus_Data[15]_i_55_n_0 ),
        .O(\IP2Bus_Data[14]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAEFEAEFEFFFFAEFE)) 
    \IP2Bus_Data[14]_i_29 
       (.I0(\IP2Bus_Data[14]_i_56_n_0 ),
        .I1(\IP2Bus_Data[14]_i_9_0 ),
        .I2(\IP2Bus_Data[15]_i_111_n_0 ),
        .I3(\IP2Bus_Data[15]_i_34_0 [2]),
        .I4(bank9_read[2]),
        .I5(adc01_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0D000)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(\IP2Bus_Data[15]_i_19_n_0 ),
        .I1(\IP2Bus_Data[14]_i_11_n_0 ),
        .I2(\IP2Bus_Data[14]_i_12_n_0 ),
        .I3(\IP2Bus_Data[14]_i_13_n_0 ),
        .I4(\IP2Bus_Data[14]_i_14_n_0 ),
        .I5(\IP2Bus_Data[14]_i_15_n_0 ),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000FFFF8C8C)) 
    \IP2Bus_Data[14]_i_30 
       (.I0(adc03_irq_sync[1]),
        .I1(\IP2Bus_Data[15]_i_31_3 [2]),
        .I2(bank9_read[4]),
        .I3(\IP2Bus_Data[15]_i_31_0 [2]),
        .I4(\IP2Bus_Data[15]_i_108_n_0 ),
        .I5(\IP2Bus_Data[15]_i_109_n_0 ),
        .O(\IP2Bus_Data[14]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[14]_i_31 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [11]),
        .I4(\IP2Bus_Data[15]_i_31_2 [11]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[14]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F44444444444)) 
    \IP2Bus_Data[14]_i_32 
       (.I0(\IP2Bus_Data[15]_i_96_n_0 ),
        .I1(\IP2Bus_Data[15]_i_63_1 [2]),
        .I2(\IP2Bus_Data[15]_i_20_0 [2]),
        .I3(\bus2ip_addr_reg_reg[5] ),
        .I4(adc33_irq_sync[1]),
        .I5(\IP2Bus_Data[2]_i_43_n_0 ),
        .O(\IP2Bus_Data[14]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[14]_i_33 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [14]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [14]),
        .O(\IP2Bus_Data[14]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h1FFF1F001FFF1FFF)) 
    \IP2Bus_Data[14]_i_35 
       (.I0(axi_RdAck_r_i_11_n_0),
        .I1(adc31_irq_sync[1]),
        .I2(\IP2Bus_Data[15]_i_63_0 [2]),
        .I3(\IP2Bus_Data[14]_i_58_n_0 ),
        .I4(\IP2Bus_Data[14]_i_59_n_0 ),
        .I5(\IP2Bus_Data[14]_i_13_0 ),
        .O(\IP2Bus_Data[14]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[14]_i_36 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[14]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \IP2Bus_Data[14]_i_37 
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_read_req_r_i_3__0_n_0),
        .I4(\IP2Bus_Data[11]_i_16_0 ),
        .I5(\IP2Bus_Data[11]_i_16_1 ),
        .O(\IP2Bus_Data[14]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[14]_i_38 
       (.I0(\IP2Bus_Data[3]_i_23_0 ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(\IP2Bus_Data[3]_i_23_1 ),
        .I3(axi_RdAck_r_reg[0]),
        .I4(axi_RdAck_r_reg[1]),
        .I5(\IP2Bus_Data[11]_i_16_1 ),
        .O(\IP2Bus_Data[14]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E0E0FF00)) 
    \IP2Bus_Data[14]_i_39 
       (.I0(adc23_irq_sync[1]),
        .I1(\bus2ip_addr_reg_reg[5]_1 ),
        .I2(\IP2Bus_Data[15]_i_26_2 [2]),
        .I3(\IP2Bus_Data[15]_i_29_1 [2]),
        .I4(\IP2Bus_Data[14]_i_61_n_0 ),
        .I5(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[14]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0FFFFFFFF)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\IP2Bus_Data[14]_i_16_n_0 ),
        .I1(\IP2Bus_Data[14]_i_17_n_0 ),
        .I2(\IP2Bus_Data[15]_i_27_n_0 ),
        .I3(\IP2Bus_Data[14]_i_18_n_0 ),
        .I4(\IP2Bus_Data[14]_i_19_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \IP2Bus_Data[14]_i_40 
       (.I0(\IP2Bus_Data[3]_i_23_0 ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(adc3_irq_en_reg),
        .I3(\IP2Bus_Data[22]_i_7_0 ),
        .I4(axi_RdAck_r_reg[7]),
        .O(\IP2Bus_Data[14]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h050D050505050505)) 
    \IP2Bus_Data[14]_i_41 
       (.I0(\IP2Bus_Data[15]_i_29_0 ),
        .I1(axi_RdAck_r_reg_1),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\IP2Bus_Data[14]_i_35_0 ),
        .I4(\IP2Bus_Data[15]_i_29_1 [2]),
        .I5(adc22_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h000F000800080008)) 
    \IP2Bus_Data[14]_i_42 
       (.I0(\IP2Bus_Data[14]_i_64_0 ),
        .I1(\IP2Bus_Data[0]_i_22_0 ),
        .I2(axi_read_req_r_i_3__0_n_0),
        .I3(\adc1_fifo_disable_reg[1] ),
        .I4(\IP2Bus_Data[0]_i_49_0 ),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[14]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h5575)) 
    \IP2Bus_Data[14]_i_43 
       (.I0(\IP2Bus_Data[15]_i_24_3 [2]),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(axi_RdAck_r_reg_4),
        .I3(adc13_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEE0000000E000)) 
    \IP2Bus_Data[14]_i_46 
       (.I0(\bus2ip_addr_reg_reg[16]_1 ),
        .I1(adc11_irq_sync[1]),
        .I2(adc12_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_24_0 [2]),
        .I4(\bus2ip_addr_reg_reg[16]_0 ),
        .I5(\IP2Bus_Data[14]_i_24_0 [2]),
        .O(\IP2Bus_Data[14]_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[14]_i_47 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_2 [14]),
        .I3(\IP2Bus_Data[15]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [14]),
        .O(\IP2Bus_Data[14]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFBAFFBF)) 
    \IP2Bus_Data[14]_i_48 
       (.I0(\IP2Bus_Data[14]_i_63_n_0 ),
        .I1(\IP2Bus_Data[15]_i_40_0 [0]),
        .I2(\adc0_slice2_irq_en_reg[15] ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(\IP2Bus_Data[15]_i_45_0 ),
        .I5(axi_RdAck_r_reg_4),
        .O(\IP2Bus_Data[14]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[14]_i_49 
       (.I0(\IP2Bus_Data[31]_i_7_3 [14]),
        .I1(\IP2Bus_Data[15]_i_47_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_4 [14]),
        .I3(\IP2Bus_Data[15]_i_46_n_0 ),
        .O(\IP2Bus_Data[14]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFB00C800FFFFFFFF)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\IP2Bus_Data[14]_i_20_n_0 ),
        .I1(\IP2Bus_Data[14]_i_21_n_0 ),
        .I2(\IP2Bus_Data[14]_i_22_n_0 ),
        .I3(\IP2Bus_Data[14]_i_23_n_0 ),
        .I4(\IP2Bus_Data[14]_i_24_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF88FFAF008800A0)) 
    \IP2Bus_Data[14]_i_50 
       (.I0(\IP2Bus_Data[15]_i_2_0 [0]),
        .I1(dac00_irq_sync[0]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(axi_RdAck_r_reg_2),
        .I5(\IP2Bus_Data[14]_i_64_n_0 ),
        .O(\IP2Bus_Data[14]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[14]_i_51 
       (.I0(\IP2Bus_Data[31]_i_30_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [14]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_1 [14]),
        .I4(\IP2Bus_Data[30]_i_9_n_0 ),
        .O(\IP2Bus_Data[14]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h3333333355FFF5FF)) 
    \IP2Bus_Data[14]_i_52 
       (.I0(\IP2Bus_Data[15]_i_92_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_1 [0]),
        .I2(\IP2Bus_Data[15]_i_93_n_0 ),
        .I3(\IP2Bus_Data[15]_i_13_2 [0]),
        .I4(dac13_irq_sync[0]),
        .I5(\IP2Bus_Data[15]_i_94_n_0 ),
        .O(\IP2Bus_Data[14]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000A8A000000800)) 
    \IP2Bus_Data[14]_i_53 
       (.I0(\IP2Bus_Data[15]_i_49_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [14]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(STATUS_COMMON[14]),
        .O(\IP2Bus_Data[14]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0E000200)) 
    \IP2Bus_Data[14]_i_54 
       (.I0(\adc0_slice1_irq_en_reg[15] ),
        .I1(axi_RdAck_r_reg_3),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\IP2Bus_Data[15]_i_3_1 [0]),
        .I4(dac11_irq_sync[0]),
        .I5(\IP2Bus_Data[14]_i_65_n_0 ),
        .O(\IP2Bus_Data[14]_i_54_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \IP2Bus_Data[14]_i_55 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(axi_RdAck_r_reg[2]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[14]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFCFFFFF)) 
    \IP2Bus_Data[14]_i_56 
       (.I0(axi_RdAck_r_reg[0]),
        .I1(axi_RdAck_r_reg[4]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_0),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[14]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[14]_i_58 
       (.I0(\IP2Bus_Data[14]_i_35_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[14]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \IP2Bus_Data[14]_i_59 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[2]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[14]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[14]_i_6 
       (.I0(\IP2Bus_Data[15]_i_18_n_0 ),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .I2(\IP2Bus_Data_reg[15] [14]),
        .O(\IP2Bus_Data[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[14]_i_61 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .O(\IP2Bus_Data[14]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h00000FFF02220FFF)) 
    \IP2Bus_Data[14]_i_63 
       (.I0(axi_RdAck_r_reg_4),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\adc0_slice2_irq_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_41_0 [0]),
        .I5(dac03_irq_sync[0]),
        .O(\IP2Bus_Data[14]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2F3000000)) 
    \IP2Bus_Data[14]_i_64 
       (.I0(\IP2Bus_Data[15]_i_9_0 [0]),
        .I1(\IP2Bus_Data[14]_i_66_n_0 ),
        .I2(dac01_irq_sync[0]),
        .I3(\IP2Bus_Data[14]_i_67_n_0 ),
        .I4(\IP2Bus_Data[14]_i_50_0 ),
        .I5(\IP2Bus_Data[15]_i_88_n_0 ),
        .O(\IP2Bus_Data[14]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h1131111111111111)) 
    \IP2Bus_Data[14]_i_65 
       (.I0(\IP2Bus_Data[15]_i_29_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(axi_RdAck_r_reg_1),
        .I3(\IP2Bus_Data[14]_i_35_0 ),
        .I4(\IP2Bus_Data[15]_i_13_1 [0]),
        .I5(dac12_irq_sync[0]),
        .O(\IP2Bus_Data[14]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \IP2Bus_Data[14]_i_66 
       (.I0(axi_read_req_r_reg_0),
        .I1(\IP2Bus_Data[14]_i_64_1 ),
        .I2(axi_read_req_r_i_3__0_n_0),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[14]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \IP2Bus_Data[14]_i_67 
       (.I0(axi_read_req_r_reg_0),
        .I1(\IP2Bus_Data[14]_i_64_0 ),
        .I2(axi_read_req_r_i_3__0_n_0),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[14]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF2FFF2F2F2F2)) 
    \IP2Bus_Data[14]_i_7 
       (.I0(\IP2Bus_Data[15]_i_12_n_0 ),
        .I1(\IP2Bus_Data[14]_i_25_n_0 ),
        .I2(\IP2Bus_Data[14]_i_26_n_0 ),
        .I3(\IP2Bus_Data[14]_i_27_n_0 ),
        .I4(\IP2Bus_Data[14]_i_28_n_0 ),
        .I5(\IP2Bus_Data[15]_i_16_n_0 ),
        .O(\IP2Bus_Data[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[14]_i_8 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(adc0_do_mon[14]),
        .I2(dac1_do_mon[14]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA222AAAAAAA2A)) 
    \IP2Bus_Data[14]_i_9 
       (.I0(\IP2Bus_Data[14]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_0 [2]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(axi_RdAck_r_reg_2),
        .I4(\bus2ip_addr_reg_reg[10] ),
        .I5(adc00_irq_sync[1]),
        .O(\IP2Bus_Data[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFEFE)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[15]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_n_0 ),
        .I2(\IP2Bus_Data[15]_i_4_n_0 ),
        .I3(\IP2Bus_Data[15]_i_5_n_0 ),
        .I4(\IP2Bus_Data[15]_i_6_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [15]));
  LUT6 #(
    .INIT(64'h2A2A202AAAAAAAAA)) 
    \IP2Bus_Data[15]_i_10 
       (.I0(\IP2Bus_Data[15]_i_41_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [15]),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_2 [15]),
        .I4(\IP2Bus_Data[15]_i_43_n_0 ),
        .I5(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \IP2Bus_Data[15]_i_100 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_RdAck_r_reg[2]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[15]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \IP2Bus_Data[15]_i_101 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\IP2Bus_Data[14]_i_35_0 ),
        .O(\bus2ip_addr_reg_reg[16]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[15]_i_102 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_RdAck_r_reg_3),
        .O(\bus2ip_addr_reg_reg[16]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[15]_i_103 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\IP2Bus_Data[14]_i_52_0 ),
        .O(\IP2Bus_Data[15]_i_103_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_104 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[15]_i_104_n_0 ));
  LUT6 #(
    .INIT(64'h000F000800080008)) 
    \IP2Bus_Data[15]_i_105 
       (.I0(\IP2Bus_Data[14]_i_64_0 ),
        .I1(\IP2Bus_Data[0]_i_22_0 ),
        .I2(axi_read_req_r_i_3__0_n_0),
        .I3(\IP2Bus_Data[3]_i_23_0 ),
        .I4(\IP2Bus_Data[0]_i_49_0 ),
        .I5(axi_read_req_r_reg),
        .O(\IP2Bus_Data[15]_i_105_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000A800)) 
    \IP2Bus_Data[15]_i_106 
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(\IP2Bus_Data[3]_i_23_1 ),
        .I4(axi_read_req_r_i_3__0_n_0),
        .I5(\IP2Bus_Data[3]_i_23_0 ),
        .O(\IP2Bus_Data[15]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_108 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[15]_i_108_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[15]_i_109 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[15]_i_109_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \IP2Bus_Data[15]_i_11 
       (.I0(\IP2Bus_Data[15]_i_45_n_0 ),
        .I1(\IP2Bus_Data[15]_i_46_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_4 [15]),
        .I3(\IP2Bus_Data[15]_i_47_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_3 [15]),
        .O(\IP2Bus_Data[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_111 
       (.I0(\IP2Bus_Data[14]_i_35_0 ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[15]_i_111_n_0 ));
  LUT5 #(
    .INIT(32'h80008080)) 
    \IP2Bus_Data[15]_i_12 
       (.I0(\IP2Bus_Data[31]_i_27_n_0 ),
        .I1(\IP2Bus_Data[1]_i_25_n_0 ),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(\IP2Bus_Data[15]_i_48_n_0 ),
        .I4(\IP2Bus_Data[1]_i_27_n_0 ),
        .O(\IP2Bus_Data[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAFFEAEA)) 
    \IP2Bus_Data[15]_i_13 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[15]_i_49_n_0 ),
        .I2(\IP2Bus_Data[15]_i_50_n_0 ),
        .I3(\IP2Bus_Data[15]_i_51_n_0 ),
        .I4(\IP2Bus_Data[15]_i_52_n_0 ),
        .I5(\IP2Bus_Data[15]_i_53_n_0 ),
        .O(\IP2Bus_Data[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F1FFFDFF)) 
    \IP2Bus_Data[15]_i_14 
       (.I0(\adc0_slice1_irq_en_reg[15] ),
        .I1(axi_RdAck_r_reg_3),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\IP2Bus_Data[15]_i_3_1 [1]),
        .I4(dac11_irq_sync[1]),
        .I5(\IP2Bus_Data[15]_i_54_n_0 ),
        .O(\IP2Bus_Data[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFB0FFB3)) 
    \IP2Bus_Data[15]_i_15 
       (.I0(dac10_irq_sync[1]),
        .I1(axi_RdAck_r_reg_2),
        .I2(\IP2Bus_Data[15]_i_3_0 [1]),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\adc3_slice0_irq_en_reg[2] ),
        .I5(\IP2Bus_Data[15]_i_55_n_0 ),
        .O(\IP2Bus_Data[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \IP2Bus_Data[15]_i_16 
       (.I0(\IP2Bus_Data[15]_i_56_n_0 ),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(axi_RdAck_r_reg[12]),
        .O(\IP2Bus_Data[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \IP2Bus_Data[15]_i_17 
       (.I0(dac1_restart_reg),
        .I1(\IP2Bus_Data[1]_i_5_1 ),
        .I2(dac0_reset_reg),
        .I3(\icount_out_reg[11]_1 ),
        .I4(axi_read_req_r_i_3__0_n_0),
        .I5(\startup_delay_reg[15] ),
        .O(\IP2Bus_Data[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[15]_i_18 
       (.I0(axi_read_req_r_reg),
        .I1(\IP2Bus_Data[0]_i_22_0 ),
        .I2(\IP2Bus_Data[31]_i_32_n_0 ),
        .I3(\startup_delay_reg[15] ),
        .I4(\IP2Bus_Data[8]_i_15_n_0 ),
        .O(\IP2Bus_Data[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \IP2Bus_Data[15]_i_19 
       (.I0(\IP2Bus_Data[15]_i_58_n_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(\adc0_multi_band_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_59_n_0 ),
        .I4(\IP2Bus_Data[4]_i_19_n_0 ),
        .I5(\IP2Bus_Data[4]_i_17_n_0 ),
        .O(\IP2Bus_Data[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFF4F4444)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[15]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_n_0 ),
        .I2(\IP2Bus_Data[15]_i_10_n_0 ),
        .I3(\IP2Bus_Data[15]_i_11_n_0 ),
        .I4(\IP2Bus_Data[15]_i_12_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100011111111111)) 
    \IP2Bus_Data[15]_i_20 
       (.I0(\IP2Bus_Data[15]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_61_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_6 [15]),
        .I3(\IP2Bus_Data[29]_i_11_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_5 [15]),
        .I5(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000FE00FE00FE)) 
    \IP2Bus_Data[15]_i_21 
       (.I0(\IP2Bus_Data[15]_i_63_n_0 ),
        .I1(\IP2Bus_Data[29]_i_15_n_0 ),
        .I2(\IP2Bus_Data[4]_i_17_n_0 ),
        .I3(\IP2Bus_Data[15]_i_64_n_0 ),
        .I4(adc3_do_mon[14]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .O(\IP2Bus_Data[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00101010)) 
    \IP2Bus_Data[15]_i_22 
       (.I0(\adc1_fifo_disable_reg[1] ),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(adc1_do_mon[14]),
        .I4(Bus2IP_RdCE),
        .O(\IP2Bus_Data[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAA8AAA8)) 
    \IP2Bus_Data[15]_i_23 
       (.I0(\IP2Bus_Data[0]_i_6_0 ),
        .I1(\IP2Bus_Data[15]_i_66_n_0 ),
        .I2(\IP2Bus_Data[15]_i_67_n_0 ),
        .I3(\IP2Bus_Data[15]_i_68_n_0 ),
        .I4(\IP2Bus_Data[15]_i_5_0 ),
        .I5(\IP2Bus_Data[15]_i_70_n_0 ),
        .O(\IP2Bus_Data[15]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \IP2Bus_Data[15]_i_24 
       (.I0(\IP2Bus_Data[29]_i_12_n_0 ),
        .I1(\IP2Bus_Data[15]_i_71_n_0 ),
        .I2(\IP2Bus_Data[15]_i_72_n_0 ),
        .I3(\IP2Bus_Data[12]_i_12_n_0 ),
        .I4(\IP2Bus_Data[15]_i_73_n_0 ),
        .O(\IP2Bus_Data[15]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hDDCDFFCF)) 
    \IP2Bus_Data[15]_i_25 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data[31]_i_23_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_4 [15]),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_3 [15]),
        .O(\IP2Bus_Data[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    \IP2Bus_Data[15]_i_26 
       (.I0(\IP2Bus_Data[15]_i_74_n_0 ),
        .I1(\IP2Bus_Data[15]_i_29_1 [3]),
        .I2(\adc0_slice2_irq_en_reg[15] ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\IP2Bus_Data[15]_i_75_n_0 ),
        .I5(\IP2Bus_Data[15]_i_76_n_0 ),
        .O(\IP2Bus_Data[15]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[15]_i_27 
       (.I0(\IP2Bus_Data[2]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_76_n_0 ),
        .O(\IP2Bus_Data[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFFEEFEEEFFEE)) 
    \IP2Bus_Data[15]_i_28 
       (.I0(\IP2Bus_Data[2]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_77_n_0 ),
        .I2(bank13_read[1]),
        .I3(\IP2Bus_Data[15]_i_78_n_0 ),
        .I4(\IP2Bus_Data[15]_i_6_0 [3]),
        .I5(adc20_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF22200020)) 
    \IP2Bus_Data[15]_i_29 
       (.I0(\IP2Bus_Data[15]_i_6_1 [3]),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(\adc0_slice1_irq_en_reg[15] ),
        .I3(axi_RdAck_r_reg_3),
        .I4(adc21_irq_sync[2]),
        .I5(\IP2Bus_Data[15]_i_79_n_0 ),
        .O(\IP2Bus_Data[15]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F88888888)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15] ),
        .I1(dac0_do_mon[13]),
        .I2(\IP2Bus_Data[15]_i_13_n_0 ),
        .I3(\IP2Bus_Data[15]_i_14_n_0 ),
        .I4(\IP2Bus_Data[15]_i_15_n_0 ),
        .I5(\IP2Bus_Data[15]_i_16_n_0 ),
        .O(\IP2Bus_Data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000047FF)) 
    \IP2Bus_Data[15]_i_31 
       (.I0(\IP2Bus_Data_reg[31] [15]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [15]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[15]_i_81_n_0 ),
        .I5(\IP2Bus_Data[15]_i_82_n_0 ),
        .O(\IP2Bus_Data[15]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \IP2Bus_Data[15]_i_32 
       (.I0(\IP2Bus_Data[1]_i_12_n_0 ),
        .I1(\IP2Bus_Data[31]_i_26_n_0 ),
        .I2(\IP2Bus_Data[15]_i_83_n_0 ),
        .O(\IP2Bus_Data[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088888808)) 
    \IP2Bus_Data[15]_i_33 
       (.I0(\IP2Bus_Data[1]_i_12_n_0 ),
        .I1(\IP2Bus_Data[15]_i_84_n_0 ),
        .I2(\IP2Bus_Data[15]_i_29_0 ),
        .I3(axi_RdAck_r_reg_1),
        .I4(\IP2Bus_Data[14]_i_35_0 ),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA333AAAAAFF3A)) 
    \IP2Bus_Data[15]_i_34 
       (.I0(\IP2Bus_Data[15]_i_86_n_0 ),
        .I1(\IP2Bus_Data[15]_i_7_0 [3]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(axi_RdAck_r_reg_2),
        .I4(\bus2ip_addr_reg_reg[10] ),
        .I5(adc00_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[15]_i_35 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(adc0_do_mon[15]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(dac1_do_mon[15]),
        .O(\IP2Bus_Data[15]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[15]_i_36 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .O(\IP2Bus_Data[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002A00A0)) 
    \IP2Bus_Data[15]_i_37 
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \IP2Bus_Data[15]_i_38 
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_read_req_r_i_3__0_n_0),
        .O(\IP2Bus_Data[15]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \IP2Bus_Data[15]_i_39 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(\IP2Bus_Data[15]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [15]),
        .I2(\IP2Bus_Data[15]_i_18_n_0 ),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hC0AACCAACCAACCAA)) 
    \IP2Bus_Data[15]_i_40 
       (.I0(\IP2Bus_Data[15]_i_87_n_0 ),
        .I1(\IP2Bus_Data[15]_i_9_0 [1]),
        .I2(dac01_irq_sync[1]),
        .I3(\IP2Bus_Data[15]_i_88_n_0 ),
        .I4(\bus2ip_addr_reg_reg[15]_0 ),
        .I5(axi_RdAck_r_reg_3),
        .O(\IP2Bus_Data[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBAFFBAFFBF)) 
    \IP2Bus_Data[15]_i_41 
       (.I0(\IP2Bus_Data[15]_i_89_n_0 ),
        .I1(\IP2Bus_Data[15]_i_40_0 [1]),
        .I2(\adc0_slice2_irq_en_reg[15] ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(\IP2Bus_Data[15]_i_45_0 ),
        .I5(axi_RdAck_r_reg_4),
        .O(\IP2Bus_Data[15]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_42 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[15]_i_43 
       (.I0(\IP2Bus_Data[15]_i_38_n_0 ),
        .I1(\adc0_cmn_en_reg[15] ),
        .O(\IP2Bus_Data[15]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF0F1)) 
    \IP2Bus_Data[15]_i_44 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[15]_i_45_0 ),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(axi_RdAck_r_reg_4),
        .O(\IP2Bus_Data[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h00FE000000000000)) 
    \IP2Bus_Data[15]_i_45 
       (.I0(\IP2Bus_Data[1]_i_60_n_0 ),
        .I1(\IP2Bus_Data[15]_i_47_n_0 ),
        .I2(\IP2Bus_Data[15]_i_46_n_0 ),
        .I3(\IP2Bus_Data[15]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_91_n_0 ),
        .I5(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[15]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_46 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_47 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_47_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hAFAE)) 
    \IP2Bus_Data[15]_i_48 
       (.I0(\IP2Bus_Data[15]_i_46_n_0 ),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(\adc0_multi_band_reg[2] ),
        .O(\IP2Bus_Data[15]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[15]_i_49 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[15]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFD0FFD0FFFFFFD0)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(\IP2Bus_Data[15]_i_19_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_n_0 ),
        .I3(\IP2Bus_Data[15]_i_22_n_0 ),
        .I4(\IP2Bus_Data[15]_i_23_n_0 ),
        .I5(\IP2Bus_Data[15]_i_24_n_0 ),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h44444445)) 
    \IP2Bus_Data[15]_i_50 
       (.I0(\IP2Bus_Data[1]_i_57_n_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\adc0_multi_band_reg[2] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[15]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[15]_i_51 
       (.I0(\IP2Bus_Data[31]_i_30_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_1 [15]),
        .I2(\IP2Bus_Data[30]_i_9_n_0 ),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [15]),
        .O(\IP2Bus_Data[15]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h3333333355FFF5FF)) 
    \IP2Bus_Data[15]_i_52 
       (.I0(\IP2Bus_Data[15]_i_92_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_1 [1]),
        .I2(\IP2Bus_Data[15]_i_93_n_0 ),
        .I3(\IP2Bus_Data[15]_i_13_2 [1]),
        .I4(dac13_irq_sync[1]),
        .I5(\IP2Bus_Data[15]_i_94_n_0 ),
        .O(\IP2Bus_Data[15]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000A8A000000800)) 
    \IP2Bus_Data[15]_i_53 
       (.I0(\IP2Bus_Data[15]_i_49_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [15]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(STATUS_COMMON[15]),
        .O(\IP2Bus_Data[15]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h1131111111111111)) 
    \IP2Bus_Data[15]_i_54 
       (.I0(\IP2Bus_Data[15]_i_29_0 ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(axi_RdAck_r_reg_1),
        .I3(\IP2Bus_Data[14]_i_35_0 ),
        .I4(\IP2Bus_Data[15]_i_13_1 [1]),
        .I5(dac12_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h55FF55FF55FF55FD)) 
    \IP2Bus_Data[15]_i_55 
       (.I0(\IP2Bus_Data[15]_i_95_n_0 ),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\adc0_sim_level_reg[1] ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(axi_RdAck_r_reg_0),
        .I5(adc03_irq_en_reg),
        .O(\IP2Bus_Data[15]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \IP2Bus_Data[15]_i_56 
       (.I0(axi_RdAck_r_reg[4]),
        .I1(axi_RdAck_r_reg[2]),
        .I2(\IP2Bus_Data[0]_i_21_0 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[15]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \IP2Bus_Data[15]_i_58 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .O(\IP2Bus_Data[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFD)) 
    \IP2Bus_Data[15]_i_59 
       (.I0(\IP2Bus_Data[14]_i_52_0 ),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .I2(\adc0_fifo_disable_reg[1] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\adc0_cmn_en_reg[15] ),
        .I5(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[15]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0FFFFFFFF)) 
    \IP2Bus_Data[15]_i_6 
       (.I0(\IP2Bus_Data[15]_i_25_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_n_0 ),
        .I2(\IP2Bus_Data[15]_i_27_n_0 ),
        .I3(\IP2Bus_Data[15]_i_28_n_0 ),
        .I4(\IP2Bus_Data[15]_i_29_n_0 ),
        .I5(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F44444444444)) 
    \IP2Bus_Data[15]_i_60 
       (.I0(\IP2Bus_Data[15]_i_96_n_0 ),
        .I1(\IP2Bus_Data[15]_i_63_1 [3]),
        .I2(\IP2Bus_Data[15]_i_20_0 [3]),
        .I3(\bus2ip_addr_reg_reg[5] ),
        .I4(adc33_irq_sync[2]),
        .I5(\IP2Bus_Data[2]_i_43_n_0 ),
        .O(\IP2Bus_Data[15]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[15]_i_61 
       (.I0(\IP2Bus_Data[15]_i_20_2 [15]),
        .I1(\IP2Bus_Data[1]_i_45_n_0 ),
        .I2(\IP2Bus_Data[15]_i_20_1 [15]),
        .I3(\IP2Bus_Data[15]_i_97_n_0 ),
        .O(\IP2Bus_Data[15]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \IP2Bus_Data[15]_i_62 
       (.I0(\IP2Bus_Data[29]_i_11_n_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[15]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h0FFF0F0F44444444)) 
    \IP2Bus_Data[15]_i_63 
       (.I0(\IP2Bus_Data[15]_i_98_n_0 ),
        .I1(\IP2Bus_Data[15]_i_99_n_0 ),
        .I2(\IP2Bus_Data[15]_i_21_0 [3]),
        .I3(adc30_irq_sync[2]),
        .I4(bank15_read[1]),
        .I5(\IP2Bus_Data[15]_i_100_n_0 ),
        .O(\IP2Bus_Data[15]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'hFFABABAB)) 
    \IP2Bus_Data[15]_i_64 
       (.I0(\IP2Bus_Data_reg[14] ),
        .I1(axi_RdAck_r_reg[14]),
        .I2(\adc1_fifo_disable_reg[1] ),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I4(adc2_do_mon[15]),
        .O(\IP2Bus_Data[15]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \IP2Bus_Data[15]_i_66 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(adc03_irq_en_reg),
        .O(\IP2Bus_Data[15]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF3F3F0FAA)) 
    \IP2Bus_Data[15]_i_67 
       (.I0(\IP2Bus_Data[15]_i_23_1 ),
        .I1(adc10_irq_sync[2]),
        .I2(\IP2Bus_Data[15]_i_23_0 [3]),
        .I3(\adc3_slice0_irq_en_reg[2] ),
        .I4(axi_RdAck_r_reg_2),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[15]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[15]_i_68 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[2]),
        .O(\IP2Bus_Data[15]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \IP2Bus_Data[15]_i_7 
       (.I0(\IP2Bus_Data[15]_i_31_n_0 ),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .I2(\IP2Bus_Data[15]_i_33_n_0 ),
        .I3(\IP2Bus_Data[15]_i_34_n_0 ),
        .I4(\IP2Bus_Data[15]_i_35_n_0 ),
        .O(\IP2Bus_Data[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \IP2Bus_Data[15]_i_70 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_RdAck_r_reg[2]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[15]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'hEEEECC00EEEEC000)) 
    \IP2Bus_Data[15]_i_71 
       (.I0(\IP2Bus_Data[15]_i_24_0 [3]),
        .I1(\IP2Bus_Data[15]_i_103_n_0 ),
        .I2(adc13_irq_sync[2]),
        .I3(\IP2Bus_Data[15]_i_24_3 [3]),
        .I4(\IP2Bus_Data[15]_i_104_n_0 ),
        .I5(\bus2ip_addr_reg_reg[5]_0 ),
        .O(\IP2Bus_Data[15]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[15]_i_72 
       (.I0(\IP2Bus_Data[15]_i_24_2 [12]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\IP2Bus_Data[15]_i_24_1 [12]),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[15]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \IP2Bus_Data[15]_i_73 
       (.I0(\IP2Bus_Data_reg[31]_2 [15]),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_1 [15]),
        .O(\IP2Bus_Data[15]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h008A008000800080)) 
    \IP2Bus_Data[15]_i_74 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_1 [15]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\adc0_cmn_en_reg[15] ),
        .I5(\IP2Bus_Data[15]_i_26_0 [15]),
        .O(\IP2Bus_Data[15]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h000000AC00000000)) 
    \IP2Bus_Data[15]_i_75 
       (.I0(adc23_irq_sync[2]),
        .I1(\IP2Bus_Data[15]_i_45_0 ),
        .I2(axi_RdAck_r_reg_4),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\adc0_slice2_irq_en_reg[15] ),
        .I5(\IP2Bus_Data[15]_i_26_2 [3]),
        .O(\IP2Bus_Data[15]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFAAFE)) 
    \IP2Bus_Data[15]_i_76 
       (.I0(\IP2Bus_Data[15]_i_105_n_0 ),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(axi_RdAck_r_reg_1),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\IP2Bus_Data[14]_i_35_0 ),
        .I5(\IP2Bus_Data[15]_i_106_n_0 ),
        .O(\IP2Bus_Data[15]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[15]_i_77 
       (.I0(\IP2Bus_Data[4]_i_31_n_0 ),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(adc03_irq_en_reg),
        .O(\IP2Bus_Data[15]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[15]_i_78 
       (.I0(\IP2Bus_Data[3]_i_23_0 ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(\IP2Bus_Data[3]_i_23_1 ),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[15]_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h050D050505050505)) 
    \IP2Bus_Data[15]_i_79 
       (.I0(\IP2Bus_Data[15]_i_29_0 ),
        .I1(axi_RdAck_r_reg_1),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\IP2Bus_Data[14]_i_35_0 ),
        .I4(\IP2Bus_Data[15]_i_29_1 [3]),
        .I5(adc22_irq_sync[2]),
        .O(\IP2Bus_Data[15]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFBFFFBF)) 
    \IP2Bus_Data[15]_i_8 
       (.I0(\IP2Bus_Data[15]_i_36_n_0 ),
        .I1(\IP2Bus_Data_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_37_n_0 ),
        .I3(adc03_irq_en_reg),
        .I4(\IP2Bus_Data[15]_i_38_n_0 ),
        .I5(\IP2Bus_Data[15]_i_39_n_0 ),
        .O(\IP2Bus_Data[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h33220020)) 
    \IP2Bus_Data[15]_i_80 
       (.I0(\IP2Bus_Data[0]_i_14_0 ),
        .I1(\IP2Bus_Data[1]_i_35_n_0 ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(\IP2Bus_Data[30]_i_12_n_0 ),
        .O(\IP2Bus_Data[15]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000FFFF8C8C)) 
    \IP2Bus_Data[15]_i_81 
       (.I0(adc03_irq_sync[2]),
        .I1(\IP2Bus_Data[15]_i_31_3 [3]),
        .I2(bank9_read[4]),
        .I3(\IP2Bus_Data[15]_i_31_0 [3]),
        .I4(\IP2Bus_Data[15]_i_108_n_0 ),
        .I5(\IP2Bus_Data[15]_i_109_n_0 ),
        .O(\IP2Bus_Data[15]_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[15]_i_82 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [12]),
        .I4(\IP2Bus_Data[15]_i_31_2 [12]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[15]_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h0300030003000302)) 
    \IP2Bus_Data[15]_i_83 
       (.I0(\IP2Bus_Data[0]_i_14_0 ),
        .I1(\IP2Bus_Data[1]_i_35_n_0 ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(\adc0_sample_rate_reg[31] ),
        .I5(\adc0_multi_band_reg[2] ),
        .O(\IP2Bus_Data[15]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \IP2Bus_Data[15]_i_84 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(adc03_irq_en_reg),
        .O(\IP2Bus_Data[15]_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h0D0DDD0DDDDDDDDD)) 
    \IP2Bus_Data[15]_i_86 
       (.I0(\IP2Bus_Data[15]_i_34_1 ),
        .I1(\IP2Bus_Data[3]_i_37_n_0 ),
        .I2(\IP2Bus_Data[15]_i_34_0 [3]),
        .I3(axi_RdAck_r_reg_3),
        .I4(adc01_irq_sync[2]),
        .I5(\IP2Bus_Data[15]_i_111_n_0 ),
        .O(\IP2Bus_Data[15]_i_86_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[15]_i_87 
       (.I0(dac02_irq_sync),
        .I1(\IP2Bus_Data[15]_i_40_0 [1]),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(axi_RdAck_r_reg_1),
        .O(\IP2Bus_Data[15]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \IP2Bus_Data[15]_i_88 
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_read_req_r_i_3__0_n_0),
        .I4(\IP2Bus_Data[14]_i_64_2 ),
        .I5(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[15]_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h00000FFF02220FFF)) 
    \IP2Bus_Data[15]_i_89 
       (.I0(axi_RdAck_r_reg_4),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_0 ),
        .I3(\adc0_slice2_irq_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_41_0 [1]),
        .I5(dac03_irq_sync[1]),
        .O(\IP2Bus_Data[15]_i_89_n_0 ));
  LUT6 #(
    .INIT(64'hFF88FFAF008800A0)) 
    \IP2Bus_Data[15]_i_9 
       (.I0(\IP2Bus_Data[15]_i_2_0 [1]),
        .I1(dac00_irq_sync[1]),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(axi_RdAck_r_reg_2),
        .I5(\IP2Bus_Data[15]_i_40_n_0 ),
        .O(\IP2Bus_Data[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hF1)) 
    \IP2Bus_Data[15]_i_91 
       (.I0(\adc0_fifo_disable_reg[1] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[15]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[15]_i_92 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .O(\IP2Bus_Data[15]_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[15]_i_93 
       (.I0(axi_read_req_r_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[15]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[15]_i_94 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[15]_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h00000000002A00A8)) 
    \IP2Bus_Data[15]_i_95 
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[15]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[15]_i_96 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .O(\IP2Bus_Data[15]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hFFFFBBBF)) 
    \IP2Bus_Data[15]_i_97 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\adc0_cmn_en_reg[15] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[15]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h50440000)) 
    \IP2Bus_Data[15]_i_98 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(\adc0_slice1_irq_en_reg[15] ),
        .I2(adc31_irq_sync[2]),
        .I3(axi_RdAck_r_reg_3),
        .I4(\IP2Bus_Data[15]_i_63_0 [3]),
        .O(\IP2Bus_Data[15]_i_98_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \IP2Bus_Data[15]_i_99 
       (.I0(\IP2Bus_Data[14]_i_35_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(axi_RdAck_r_reg_1),
        .I3(adc32_irq_sync),
        .I4(\IP2Bus_Data[15]_i_63_1 [3]),
        .O(\IP2Bus_Data[15]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\IP2Bus_Data[16]_i_2_n_0 ),
        .I1(\IP2Bus_Data[16]_i_3_n_0 ),
        .I2(\IP2Bus_Data[16]_i_4_n_0 ),
        .I3(\IP2Bus_Data[16]_i_5_n_0 ),
        .I4(\IP2Bus_Data[16]_i_6_n_0 ),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [16]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data[30]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .I2(\IP2Bus_Data_reg[31] [16]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 [16]),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [16]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [16]),
        .O(\IP2Bus_Data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB800FFFFB800B800)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(\IP2Bus_Data_reg[31]_1 [16]),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [16]),
        .I3(\IP2Bus_Data[31]_i_8_n_0 ),
        .I4(\IP2Bus_Data[16]_i_7_n_0 ),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[16]_i_5 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [16]),
        .I5(\IP2Bus_Data[31]_i_7_3 [16]),
        .O(\IP2Bus_Data[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[16]_i_6 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [16]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_1 [16]),
        .I4(\IP2Bus_Data[30]_i_9_n_0 ),
        .O(\IP2Bus_Data[16]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \IP2Bus_Data[16]_i_7 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_3 [16]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_4 [16]),
        .O(\IP2Bus_Data[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\IP2Bus_Data[17]_i_3_n_0 ),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data[17]_i_5_n_0 ),
        .I4(\IP2Bus_Data[17]_i_6_n_0 ),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [17]));
  LUT5 #(
    .INIT(32'h20222000)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\IP2Bus_Data[30]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[25]_0 ),
        .I2(\IP2Bus_Data_reg[31] [17]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 [17]),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [17]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [17]),
        .O(\IP2Bus_Data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE200E200)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(\IP2Bus_Data_reg[31]_2 [17]),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_1 [17]),
        .I3(\IP2Bus_Data[31]_i_8_n_0 ),
        .I4(\IP2Bus_Data[17]_i_8_n_0 ),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[17]_i_5 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [17]),
        .I5(\IP2Bus_Data[31]_i_7_3 [17]),
        .O(\IP2Bus_Data[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[17]_i_6 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [17]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_1 [17]),
        .I4(\IP2Bus_Data[30]_i_9_n_0 ),
        .O(\IP2Bus_Data[17]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \IP2Bus_Data[17]_i_7 
       (.I0(dac0_reset_reg),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .O(\IP2Bus_Data[17]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h51F3)) 
    \IP2Bus_Data[17]_i_8 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [17]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [17]),
        .O(\IP2Bus_Data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data[18]_i_2_n_0 ),
        .I1(\IP2Bus_Data[18]_i_3_n_0 ),
        .I2(\IP2Bus_Data[18]_i_4_n_0 ),
        .I3(\IP2Bus_Data[18]_i_5_n_0 ),
        .I4(\IP2Bus_Data[18]_i_6_n_0 ),
        .I5(\IP2Bus_Data[18]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [18]));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_1 [18]),
        .I2(\IP2Bus_Data[30]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [18]),
        .I4(\IP2Bus_Data[30]_i_8_n_0 ),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [18]),
        .I5(\IP2Bus_Data[31]_i_7_3 [18]),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [18]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [18]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [18]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [18]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[18]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [18]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [18]),
        .O(\IP2Bus_Data[18]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[18]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [18]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [18]),
        .O(\IP2Bus_Data[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[19]_i_2_n_0 ),
        .I1(\IP2Bus_Data[19]_i_3_n_0 ),
        .I2(\IP2Bus_Data[19]_i_4_n_0 ),
        .I3(\IP2Bus_Data[19]_i_5_n_0 ),
        .I4(\IP2Bus_Data[19]_i_6_n_0 ),
        .I5(\IP2Bus_Data[19]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [19]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [19]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [19]),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [19]),
        .I5(\IP2Bus_Data[31]_i_7_3 [19]),
        .O(\IP2Bus_Data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [19]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [19]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [19]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [19]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[19]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [19]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [19]),
        .O(\IP2Bus_Data[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[19]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [19]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [19]),
        .O(\IP2Bus_Data[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FF54FFFFFF54)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\IP2Bus_Data[1]_i_3_n_0 ),
        .I2(\IP2Bus_Data[1]_i_4_n_0 ),
        .I3(\IP2Bus_Data[1]_i_5_n_0 ),
        .I4(\IP2Bus_Data[1]_i_6_n_0 ),
        .I5(\IP2Bus_Data[1]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAAFA)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(\IP2Bus_Data[31]_i_26_n_0 ),
        .I1(\adc0_multi_band_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(\IP2Bus_Data[1]_i_34_n_0 ),
        .I4(\IP2Bus_Data[1]_i_35_n_0 ),
        .I5(\IP2Bus_Data[0]_i_14_0 ),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h8A88AAAA)) 
    \IP2Bus_Data[1]_i_11 
       (.I0(\IP2Bus_Data[1]_i_36_n_0 ),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [1]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data[1]_i_37_n_0 ),
        .O(\IP2Bus_Data[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \IP2Bus_Data[1]_i_12 
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(\IP2Bus_Data[2]_i_8_n_0 ),
        .O(\IP2Bus_Data[1]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \IP2Bus_Data[1]_i_13 
       (.I0(\IP2Bus_Data_reg[3]_0 [1]),
        .I1(\IP2Bus_Data[3]_i_13_n_0 ),
        .I2(adc3_status[0]),
        .I3(\IP2Bus_Data[1]_i_38_n_0 ),
        .I4(\IP2Bus_Data[1]_i_39_n_0 ),
        .O(\IP2Bus_Data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0D000DDDDDDDDDDD)) 
    \IP2Bus_Data[1]_i_14 
       (.I0(adc31_irq_en),
        .I1(\IP2Bus_Data[4]_i_18_n_0 ),
        .I2(\IP2Bus_Data[1]_i_3_0 [1]),
        .I3(\IP2Bus_Data[1]_i_40_n_0 ),
        .I4(\IP2Bus_Data[1]_i_3_1 ),
        .I5(\IP2Bus_Data[1]_i_41_n_0 ),
        .O(\IP2Bus_Data[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDDDDDD0DDD0DD)) 
    \IP2Bus_Data[1]_i_15 
       (.I0(\IP2Bus_Data[2]_i_14_n_0 ),
        .I1(\IP2Bus_Data[1]_i_42_n_0 ),
        .I2(\IP2Bus_Data[1]_i_43_n_0 ),
        .I3(\IP2Bus_Data[1]_i_44_n_0 ),
        .I4(\IP2Bus_Data[15]_i_20_1 [1]),
        .I5(\IP2Bus_Data[1]_i_45_n_0 ),
        .O(\IP2Bus_Data[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4FFF4F4F44444444)) 
    \IP2Bus_Data[1]_i_16 
       (.I0(\IP2Bus_Data[1]_i_46_n_0 ),
        .I1(\IP2Bus_Data[3]_i_24_n_0 ),
        .I2(\IP2Bus_Data[1]_i_47_n_0 ),
        .I3(\IP2Bus_Data[4]_i_32_n_0 ),
        .I4(adc11_irq_en),
        .I5(\IP2Bus_Data[14]_i_23_n_0 ),
        .O(\IP2Bus_Data[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF4FFF4FFF4FF)) 
    \IP2Bus_Data[1]_i_17 
       (.I0(\IP2Bus_Data[1]_i_48_n_0 ),
        .I1(\IP2Bus_Data[3]_i_64_n_0 ),
        .I2(\IP2Bus_Data[1]_i_49_n_0 ),
        .I3(\IP2Bus_Data_reg[25]_0 ),
        .I4(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I5(adc1_do_mon[1]),
        .O(\IP2Bus_Data[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \IP2Bus_Data[1]_i_18 
       (.I0(\IP2Bus_Data[1]_i_50_n_0 ),
        .I1(\IP2Bus_Data[31]_i_21_n_0 ),
        .I2(\IP2Bus_Data[12]_i_22_n_0 ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data[1]_i_4_0 ),
        .O(\IP2Bus_Data[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0DDDDDDDD)) 
    \IP2Bus_Data[1]_i_19 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[1]_i_52_n_0 ),
        .I2(\IP2Bus_Data[31]_i_23_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [1]),
        .I4(\IP2Bus_Data[31]_i_13_n_0 ),
        .I5(\IP2Bus_Data[1]_i_53_n_0 ),
        .O(\IP2Bus_Data[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hABABABAABBBBBBBB)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[1]_i_8_n_0 ),
        .I2(\IP2Bus_Data[1]_i_9_n_0 ),
        .I3(\IP2Bus_Data[1]_i_10_n_0 ),
        .I4(\IP2Bus_Data[1]_i_11_n_0 ),
        .I5(\IP2Bus_Data[1]_i_12_n_0 ),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDD5D)) 
    \IP2Bus_Data[1]_i_20 
       (.I0(irq_enables[1]),
        .I1(\IP2Bus_Data[31]_i_31_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_2 ),
        .I3(\IP2Bus_Data[1]_i_5_0 ),
        .O(\IP2Bus_Data[1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \IP2Bus_Data[1]_i_21 
       (.I0(\IP2Bus_Data[1]_i_54_n_0 ),
        .I1(\IP2Bus_Data[1]_i_55_n_0 ),
        .I2(\IP2Bus_Data[4]_i_26_n_0 ),
        .I3(dac11_irq_en),
        .I4(\IP2Bus_Data[15]_i_16_n_0 ),
        .O(\IP2Bus_Data[1]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1011)) 
    \IP2Bus_Data[1]_i_22 
       (.I0(\IP2Bus_Data[1]_i_56_n_0 ),
        .I1(\IP2Bus_Data[1]_i_57_n_0 ),
        .I2(\IP2Bus_Data[30]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_1 [1]),
        .I4(\IP2Bus_Data[1]_i_58_n_0 ),
        .O(\IP2Bus_Data[1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB000B0B0)) 
    \IP2Bus_Data[1]_i_24 
       (.I0(\IP2Bus_Data[11]_i_24_n_0 ),
        .I1(p_46_in[1]),
        .I2(\IP2Bus_Data_reg[1] ),
        .I3(\IP2Bus_Data[1]_i_59_n_0 ),
        .I4(dac0_status[0]),
        .O(\IP2Bus_Data[1]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF00FF01)) 
    \IP2Bus_Data[1]_i_25 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(adc03_irq_en_reg),
        .I5(\IP2Bus_Data[15]_i_37_n_0 ),
        .O(\IP2Bus_Data[1]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \IP2Bus_Data[1]_i_26 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_2 [1]),
        .I3(\IP2Bus_Data[15]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [1]),
        .O(\IP2Bus_Data[1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hA000A200)) 
    \IP2Bus_Data[1]_i_27 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\adc0_fifo_disable_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_43_n_0 ),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .O(\IP2Bus_Data[1]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h000007F7FFFF07F7)) 
    \IP2Bus_Data[1]_i_28 
       (.I0(\IP2Bus_Data[2]_i_32_1 [1]),
        .I1(\IP2Bus_Data[1]_i_60_n_0 ),
        .I2(\IP2Bus_Data[15]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [1]),
        .I4(\IP2Bus_Data[15]_i_47_n_0 ),
        .I5(\IP2Bus_Data[31]_i_7_3 [1]),
        .O(\IP2Bus_Data[1]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA88A8)) 
    \IP2Bus_Data[1]_i_29 
       (.I0(\IP2Bus_Data[31]_i_27_n_0 ),
        .I1(\IP2Bus_Data[1]_i_61_n_0 ),
        .I2(p_36_in[1]),
        .I3(\IP2Bus_Data[4]_i_28_n_0 ),
        .I4(\IP2Bus_Data[1]_i_25_n_0 ),
        .O(\IP2Bus_Data[1]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hABFFABAB)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(\IP2Bus_Data[1]_i_13_n_0 ),
        .I1(\IP2Bus_Data[4]_i_17_n_0 ),
        .I2(\IP2Bus_Data[1]_i_14_n_0 ),
        .I3(\IP2Bus_Data[1]_i_15_n_0 ),
        .I4(\IP2Bus_Data[15]_i_19_n_0 ),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \IP2Bus_Data[1]_i_30 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[1]),
        .I2(adc0_do_mon[1]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \IP2Bus_Data[1]_i_31 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[1]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[1]_i_32 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[1]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    \IP2Bus_Data[1]_i_33 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(\adc0_sim_level_reg[1] ),
        .I3(\IP2Bus_Data[15]_i_8_0 ),
        .O(\IP2Bus_Data[1]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \IP2Bus_Data[1]_i_34 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[1]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \IP2Bus_Data[1]_i_35 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[1]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[1]_i_36 
       (.I0(\IP2Bus_Data[1]_i_35_n_0 ),
        .I1(\IP2Bus_Data[1]_i_11_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFF0FF00FF88)) 
    \IP2Bus_Data[1]_i_37 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_9_0 [1]),
        .I2(\IP2Bus_Data_reg[31]_0 [1]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\bus2ip_addr_reg_reg[10] ),
        .I5(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \IP2Bus_Data[1]_i_38 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[1]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[1]_i_39 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(adc2_do_mon[1]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I3(adc3_do_mon[1]),
        .O(\IP2Bus_Data[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(\IP2Bus_Data[1]_i_16_n_0 ),
        .I1(\IP2Bus_Data[1]_i_17_n_0 ),
        .I2(\IP2Bus_Data[13]_i_14_n_0 ),
        .I3(\IP2Bus_Data[1]_i_18_n_0 ),
        .I4(\IP2Bus_Data[13]_i_11_n_0 ),
        .I5(\IP2Bus_Data[1]_i_19_n_0 ),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[1]_i_40 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[1]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \IP2Bus_Data[1]_i_41 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(axi_RdAck_r_reg_0),
        .O(\IP2Bus_Data[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h550055F355F355F3)) 
    \IP2Bus_Data[1]_i_42 
       (.I0(\IP2Bus_Data_reg[31]_6 [1]),
        .I1(\IP2Bus_Data[2]_i_3_1 [1]),
        .I2(\IP2Bus_Data[2]_i_41_n_0 ),
        .I3(\IP2Bus_Data[29]_i_11_n_0 ),
        .I4(\IP2Bus_Data[2]_i_42_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_5 [1]),
        .O(\IP2Bus_Data[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F7F0FFF0F7)) 
    \IP2Bus_Data[1]_i_43 
       (.I0(\IP2Bus_Data[1]_i_15_0 [1]),
        .I1(\adc0_fifo_disable_reg[1] ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\adc0_cmn_en_reg[15] ),
        .I5(\IP2Bus_Data[15]_i_20_2 [1]),
        .O(\IP2Bus_Data[1]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[1]_i_44 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[1]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[1]_i_45 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0FFFFF770FFF0F77)) 
    \IP2Bus_Data[1]_i_46 
       (.I0(adc21_irq_en),
        .I1(adc03_irq_en_reg),
        .I2(\IP2Bus_Data[1]_i_63_n_0 ),
        .I3(\IP2Bus_Data[4]_i_31_n_0 ),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(axi_RdAck_r_reg_0),
        .O(\IP2Bus_Data[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF3AFFFFFF3F)) 
    \IP2Bus_Data[1]_i_47 
       (.I0(\IP2Bus_Data[1]_i_16_0 ),
        .I1(\IP2Bus_Data[1]_i_16_1 [1]),
        .I2(\adc0_sim_level_reg[1] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(axi_RdAck_r_reg_0),
        .I5(\IP2Bus_Data[15]_i_8_0 ),
        .O(\IP2Bus_Data[1]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0F7FFFFFFF7)) 
    \IP2Bus_Data[1]_i_48 
       (.I0(adc1_status[0]),
        .I1(\IP2Bus_Data[0]_i_39_0 ),
        .I2(dac1_restart_reg),
        .I3(\startup_delay_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[3]_i_26_0 [1]),
        .O(\IP2Bus_Data[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h4044FFFF40444044)) 
    \IP2Bus_Data[1]_i_49 
       (.I0(\IP2Bus_Data[1]_i_64_n_0 ),
        .I1(adc2_status[0]),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(dac0_reset_reg),
        .I4(\IP2Bus_Data[10]_i_13_n_0 ),
        .I5(\IP2Bus_Data[3]_i_4_0 [1]),
        .O(\IP2Bus_Data[1]_i_49_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(\IP2Bus_Data[15]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [1]),
        .I2(\IP2Bus_Data[1]_i_20_n_0 ),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .O(\IP2Bus_Data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF3550055F355F355)) 
    \IP2Bus_Data[1]_i_50 
       (.I0(\IP2Bus_Data_reg[31]_2 [1]),
        .I1(\IP2Bus_Data[2]_i_58_0 [1]),
        .I2(\IP2Bus_Data[1]_i_65_n_0 ),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .I4(\IP2Bus_Data[29]_i_8_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_1 [1]),
        .O(\IP2Bus_Data[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hD0DD0000D0DDD0DD)) 
    \IP2Bus_Data[1]_i_52 
       (.I0(\IP2Bus_Data[15]_i_26_1 [1]),
        .I1(\IP2Bus_Data[14]_i_37_n_0 ),
        .I2(\IP2Bus_Data[14]_i_38_n_0 ),
        .I3(\IP2Bus_Data[15]_i_26_0 [1]),
        .I4(\IP2Bus_Data[1]_i_66_n_0 ),
        .I5(\IP2Bus_Data[1]_i_19_0 [1]),
        .O(\IP2Bus_Data[1]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000F088)) 
    \IP2Bus_Data[1]_i_53 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_20_0 [1]),
        .I2(\IP2Bus_Data_reg[31]_4 [1]),
        .I3(\adc0_sample_rate_reg[31] ),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\adc0_ref_clk_freq_reg[31] ),
        .O(\IP2Bus_Data[1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[1]_i_54 
       (.I0(\IP2Bus_Data[11]_i_20_n_0 ),
        .I1(\IP2Bus_Data[3]_i_7_1 [1]),
        .I2(\IP2Bus_Data[3]_i_67_n_0 ),
        .I3(dac1_status[0]),
        .O(\IP2Bus_Data[1]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFDDCFFFFFDDFF)) 
    \IP2Bus_Data[1]_i_55 
       (.I0(\IP2Bus_Data[1]_i_21_0 [1]),
        .I1(axi_RdAck_r_reg_0),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\adc0_sim_level_reg[1] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(\IP2Bus_Data[1]_i_21_1 ),
        .O(\IP2Bus_Data[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000800000008)) 
    \IP2Bus_Data[1]_i_56 
       (.I0(\IP2Bus_Data[2]_i_61_0 [1]),
        .I1(\adc0_multi_band_reg[2] ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\adc0_ref_clk_freq_reg[31] ),
        .I5(\IP2Bus_Data[31]_i_7_0 [1]),
        .O(\IP2Bus_Data[1]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h1111000011100000)) 
    \IP2Bus_Data[1]_i_57 
       (.I0(\IP2Bus_Data[0]_i_46_0 ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(\IP2Bus_Data[0]_i_58_0 ),
        .I3(\IP2Bus_Data[11]_i_16_0 ),
        .I4(\IP2Bus_Data[11]_i_16_1 ),
        .I5(\IP2Bus_Data[14]_i_64_1 ),
        .O(\IP2Bus_Data[1]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055553F0C)) 
    \IP2Bus_Data[1]_i_58 
       (.I0(STATUS_COMMON[1]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_13_0 [1]),
        .I3(\adc0_fifo_disable_reg[1] ),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .I5(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[1]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \IP2Bus_Data[1]_i_59 
       (.I0(\IP2Bus_Data[15]_i_38_n_0 ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[1]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEFFAEFFAE)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\IP2Bus_Data[1]_i_21_n_0 ),
        .I1(\IP2Bus_Data[12]_i_16_n_0 ),
        .I2(\IP2Bus_Data[1]_i_22_n_0 ),
        .I3(\IP2Bus_Data_reg[1] ),
        .I4(\bus2ip_addr_reg_reg[15] ),
        .I5(dac0_do_mon[1]),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[1]_i_60 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[1]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EECCE0CC)) 
    \IP2Bus_Data[1]_i_61 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\IP2Bus_Data[1]_i_29_0 ),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(\adc0_sim_level_reg[1] ),
        .I4(\IP2Bus_Data[1]_i_29_1 [1]),
        .I5(\IP2Bus_Data[1]_i_68_n_0 ),
        .O(\IP2Bus_Data[1]_i_61_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \IP2Bus_Data[1]_i_63 
       (.I0(\IP2Bus_Data[1]_i_46_0 [1]),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\IP2Bus_Data[1]_i_46_1 ),
        .O(\IP2Bus_Data[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \IP2Bus_Data[1]_i_64 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \IP2Bus_Data[1]_i_65 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[7]),
        .I2(\IP2Bus_Data[11]_i_16_0 ),
        .I3(\IP2Bus_Data[22]_i_7_0 ),
        .I4(axi_read_req_r_i_3__0_n_0),
        .I5(\adc1_fifo_disable_reg[1] ),
        .O(\IP2Bus_Data[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \IP2Bus_Data[1]_i_66 
       (.I0(\IP2Bus_Data[3]_i_23_0 ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(\IP2Bus_Data[14]_i_64_1 ),
        .I3(\IP2Bus_Data[11]_i_16_1 ),
        .I4(\IP2Bus_Data[0]_i_58_0 ),
        .I5(\IP2Bus_Data[11]_i_16_0 ),
        .O(\IP2Bus_Data[1]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFAFB)) 
    \IP2Bus_Data[1]_i_68 
       (.I0(\IP2Bus_Data[15]_i_38_n_0 ),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(axi_RdAck_r_reg_0),
        .I3(\adc0_sim_level_reg[1] ),
        .O(\IP2Bus_Data[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h08080008AAAAAAAA)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(\IP2Bus_Data[1]_i_24_n_0 ),
        .I1(\IP2Bus_Data[1]_i_25_n_0 ),
        .I2(\IP2Bus_Data[1]_i_26_n_0 ),
        .I3(\IP2Bus_Data[1]_i_27_n_0 ),
        .I4(\IP2Bus_Data[1]_i_28_n_0 ),
        .I5(\IP2Bus_Data[1]_i_29_n_0 ),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(\IP2Bus_Data[1]_i_30_n_0 ),
        .I1(\IP2Bus_Data[3]_i_2_1 [1]),
        .I2(\IP2Bus_Data[11]_i_13_n_0 ),
        .I3(adc0_status[0]),
        .I4(\IP2Bus_Data[1]_i_31_n_0 ),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8B00FFFF8B008B00)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(\IP2Bus_Data[1]_i_2_0 [1]),
        .I1(\IP2Bus_Data[1]_i_32_n_0 ),
        .I2(\IP2Bus_Data[1]_i_2_1 ),
        .I3(\IP2Bus_Data[1]_i_33_n_0 ),
        .I4(\IP2Bus_Data[4]_i_34_n_0 ),
        .I5(adc01_irq_en),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\IP2Bus_Data[20]_i_3_n_0 ),
        .I2(\IP2Bus_Data[20]_i_4_n_0 ),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(\IP2Bus_Data[20]_i_6_n_0 ),
        .I5(\IP2Bus_Data[20]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [20]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [20]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [20]),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [20]),
        .I5(\IP2Bus_Data[31]_i_7_3 [20]),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [20]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [20]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [20]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [20]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [20]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [20]),
        .O(\IP2Bus_Data[20]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[20]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [20]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [20]),
        .O(\IP2Bus_Data[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[21]_i_2_n_0 ),
        .I1(\IP2Bus_Data[21]_i_3_n_0 ),
        .I2(\IP2Bus_Data[21]_i_4_n_0 ),
        .I3(\IP2Bus_Data[21]_i_5_n_0 ),
        .I4(\IP2Bus_Data[21]_i_6_n_0 ),
        .I5(\IP2Bus_Data[21]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [21]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [21]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [21]),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [21]),
        .I5(\IP2Bus_Data[31]_i_7_3 [21]),
        .O(\IP2Bus_Data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [21]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [21]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8F880000FFFFFFFF)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_3 [21]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_4 [21]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \IP2Bus_Data[21]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [21]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [21]),
        .O(\IP2Bus_Data[21]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[21]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [21]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [21]),
        .O(\IP2Bus_Data[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[22]_i_2_n_0 ),
        .I1(\IP2Bus_Data[22]_i_3_n_0 ),
        .I2(\IP2Bus_Data[22]_i_4_n_0 ),
        .I3(\IP2Bus_Data[22]_i_5_n_0 ),
        .I4(\IP2Bus_Data[22]_i_6_n_0 ),
        .I5(\IP2Bus_Data[22]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [22]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [22]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [22]),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [22]),
        .I5(\IP2Bus_Data[31]_i_7_3 [22]),
        .O(\IP2Bus_Data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [22]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [22]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h80CC8080)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_3 [22]),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_4 [22]),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA080000000800)) 
    \IP2Bus_Data[22]_i_6 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\IP2Bus_Data_reg[31]_5 [22]),
        .I4(\IP2Bus_Data[29]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_6 [22]),
        .O(\IP2Bus_Data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC0AA0000FFFFFFFF)) 
    \IP2Bus_Data[22]_i_7 
       (.I0(\IP2Bus_Data_reg[31]_2 [22]),
        .I1(\IP2Bus_Data_reg[31]_1 [22]),
        .I2(\IP2Bus_Data[22]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .I4(\IP2Bus_Data[29]_i_9_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[22]_i_8 
       (.I0(adc3_irq_en_reg),
        .I1(\IP2Bus_Data[22]_i_7_0 ),
        .I2(axi_RdAck_r_reg[7]),
        .I3(\adc1_fifo_disable_reg[1] ),
        .I4(axi_read_req_r_i_3__0_n_0),
        .O(\IP2Bus_Data[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data[23]_i_2_n_0 ),
        .I1(\IP2Bus_Data[23]_i_3_n_0 ),
        .I2(\IP2Bus_Data[23]_i_4_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_n_0 ),
        .I4(\IP2Bus_Data[23]_i_6_n_0 ),
        .I5(\IP2Bus_Data[23]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [23]));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [23]),
        .I5(\IP2Bus_Data[31]_i_7_3 [23]),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [23]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_1 [23]),
        .I4(\IP2Bus_Data[30]_i_9_n_0 ),
        .O(\IP2Bus_Data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [23]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [23]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [23]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [23]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [23]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [23]),
        .O(\IP2Bus_Data[23]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[23]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [23]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [23]),
        .O(\IP2Bus_Data[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\IP2Bus_Data[24]_i_2_n_0 ),
        .I1(\IP2Bus_Data[24]_i_3_n_0 ),
        .I2(\IP2Bus_Data[24]_i_4_n_0 ),
        .I3(\IP2Bus_Data[24]_i_5_n_0 ),
        .I4(\IP2Bus_Data[24]_i_6_n_0 ),
        .I5(\IP2Bus_Data[24]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [24]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [24]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [24]),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [24]),
        .I5(\IP2Bus_Data[31]_i_7_3 [24]),
        .O(\IP2Bus_Data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFFF)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [24]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 [24]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h22E20000FFFFFFFF)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\IP2Bus_Data_reg[31]_2 [24]),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_1 [24]),
        .I3(\IP2Bus_Data[29]_i_8_n_0 ),
        .I4(\IP2Bus_Data[29]_i_9_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80CC8080)) 
    \IP2Bus_Data[24]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_3 [24]),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_4 [24]),
        .O(\IP2Bus_Data[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[24]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [24]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [24]),
        .O(\IP2Bus_Data[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00545454)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data_reg[25] ),
        .I1(\IP2Bus_Data[25]_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .I4(\IP2Bus_Data[25]_i_6_n_0 ),
        .I5(\IP2Bus_Data[25]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [25]));
  LUT4 #(
    .INIT(16'h51F3)) 
    \IP2Bus_Data[25]_i_10 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [25]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [25]),
        .O(\IP2Bus_Data[25]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h57F75FFF)) 
    \IP2Bus_Data[25]_i_11 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_7_3 [25]),
        .I4(\IP2Bus_Data[31]_i_7_4 [25]),
        .O(\IP2Bus_Data[25]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \IP2Bus_Data[25]_i_12 
       (.I0(\IP2Bus_Data[31]_i_7_1 [25]),
        .I1(\IP2Bus_Data[30]_i_9_n_0 ),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [25]),
        .O(\IP2Bus_Data[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \IP2Bus_Data[25]_i_13 
       (.I0(\IP2Bus_Data[25]_i_7_0 ),
        .I1(\icount_out_reg[11]_1 ),
        .I2(axi_RdAck_r_reg[14]),
        .I3(axi_RdAck_r_reg[10]),
        .I4(\IP2Bus_Data[25]_i_7_1 ),
        .I5(axi_read_req_r_i_3__0_n_0),
        .O(\IP2Bus_Data[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000023202020)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data_reg[31] [25]),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\adc0_sample_rate_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_0 [25]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h57F7)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [25]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [25]),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(\IP2Bus_Data[25]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[31]_i_11_n_0 ),
        .I4(\IP2Bus_Data[25]_i_10_n_0 ),
        .O(\IP2Bus_Data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF22F2)) 
    \IP2Bus_Data[25]_i_7 
       (.I0(\IP2Bus_Data[31]_i_15_n_0 ),
        .I1(\IP2Bus_Data[25]_i_11_n_0 ),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\IP2Bus_Data[25]_i_12_n_0 ),
        .I4(\IP2Bus_Data[25]_i_13_n_0 ),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(\IP2Bus_Data[25]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0B080808)) 
    \IP2Bus_Data[25]_i_8 
       (.I0(\IP2Bus_Data_reg[31]_2 [25]),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data_reg[31]_1 [25]),
        .I4(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[25]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \IP2Bus_Data[25]_i_9 
       (.I0(\IP2Bus_Data[14]_i_23_n_0 ),
        .I1(\IP2Bus_Data[31]_i_21_n_0 ),
        .I2(\IP2Bus_Data[14]_i_21_n_0 ),
        .O(\IP2Bus_Data[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\IP2Bus_Data[26]_i_2_n_0 ),
        .I1(\IP2Bus_Data[26]_i_3_n_0 ),
        .I2(\IP2Bus_Data[26]_i_4_n_0 ),
        .I3(\IP2Bus_Data[26]_i_5_n_0 ),
        .I4(\IP2Bus_Data[26]_i_6_n_0 ),
        .I5(\IP2Bus_Data[26]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [26]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [26]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [26]),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [26]),
        .I5(\IP2Bus_Data[31]_i_7_3 [26]),
        .O(\IP2Bus_Data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFFF)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [26]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 [26]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [26]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [26]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[26]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \IP2Bus_Data[26]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [26]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [26]),
        .O(\IP2Bus_Data[26]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[26]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [26]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [26]),
        .O(\IP2Bus_Data[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(\IP2Bus_Data[27]_i_2_n_0 ),
        .I1(\IP2Bus_Data[27]_i_3_n_0 ),
        .I2(\IP2Bus_Data[27]_i_4_n_0 ),
        .I3(\IP2Bus_Data[27]_i_5_n_0 ),
        .I4(\IP2Bus_Data[27]_i_6_n_0 ),
        .I5(\IP2Bus_Data[27]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [27]));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [27]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [27]),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [27]),
        .I5(\IP2Bus_Data[31]_i_7_3 [27]),
        .O(\IP2Bus_Data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBBBFFF)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [27]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_0 [27]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [27]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [27]),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[27]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [27]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [27]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2222200000002000)) 
    \IP2Bus_Data[27]_i_7 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\IP2Bus_Data_reg[31]_5 [27]),
        .I4(\adc0_ref_clk_freq_reg[31] ),
        .I5(\IP2Bus_Data_reg[31]_6 [27]),
        .O(\IP2Bus_Data[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\IP2Bus_Data[28]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_n_0 ),
        .I3(\IP2Bus_Data[28]_i_5_n_0 ),
        .I4(\IP2Bus_Data[28]_i_6_n_0 ),
        .I5(\IP2Bus_Data[28]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [28]));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_1 [28]),
        .I2(\IP2Bus_Data[30]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [28]),
        .I4(\IP2Bus_Data[30]_i_8_n_0 ),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [28]),
        .I5(\IP2Bus_Data[31]_i_7_3 [28]),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [28]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [28]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [28]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [28]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \IP2Bus_Data[28]_i_6 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [28]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [28]),
        .O(\IP2Bus_Data[28]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[28]_i_7 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_5 [28]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_6 [28]),
        .O(\IP2Bus_Data[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000AE0000)) 
    \IP2Bus_Data[28]_i_8 
       (.I0(\IP2Bus_Data[29]_i_11_n_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\IP2Bus_Data[4]_i_17_n_0 ),
        .I4(\IP2Bus_Data[2]_i_14_n_0 ),
        .I5(\IP2Bus_Data[4]_i_19_n_0 ),
        .O(\IP2Bus_Data[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\IP2Bus_Data[29]_i_2_n_0 ),
        .I1(\IP2Bus_Data[29]_i_3_n_0 ),
        .I2(\IP2Bus_Data[29]_i_4_n_0 ),
        .I3(\IP2Bus_Data[29]_i_5_n_0 ),
        .I4(\IP2Bus_Data[29]_i_6_n_0 ),
        .I5(\IP2Bus_Data[29]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [29]));
  LUT6 #(
    .INIT(64'h000000000000F800)) 
    \IP2Bus_Data[29]_i_10 
       (.I0(\IP2Bus_Data[15]_i_29_0 ),
        .I1(\IP2Bus_Data[15]_i_23_1 ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\IP2Bus_Data[2]_i_14_n_0 ),
        .I4(\IP2Bus_Data[4]_i_17_n_0 ),
        .I5(\IP2Bus_Data[29]_i_15_n_0 ),
        .O(\IP2Bus_Data[29]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[29]_i_11 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[29]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[29]_i_12 
       (.I0(\IP2Bus_Data[14]_i_21_n_0 ),
        .I1(\IP2Bus_Data[15]_i_68_n_0 ),
        .O(\IP2Bus_Data[29]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \IP2Bus_Data[29]_i_15 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[17]_4 ),
        .I4(adc03_irq_en_reg),
        .O(\IP2Bus_Data[29]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_1 [29]),
        .I2(\IP2Bus_Data[30]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [29]),
        .I4(\IP2Bus_Data[30]_i_8_n_0 ),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [29]),
        .I5(\IP2Bus_Data[31]_i_7_3 [29]),
        .O(\IP2Bus_Data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [29]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [29]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h22E20000FFFFFFFF)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\IP2Bus_Data_reg[31]_2 [29]),
        .I1(\IP2Bus_Data[31]_i_9_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_1 [29]),
        .I3(\IP2Bus_Data[29]_i_8_n_0 ),
        .I4(\IP2Bus_Data[29]_i_9_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h80CC8080)) 
    \IP2Bus_Data[29]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data[31]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_3 [29]),
        .I3(\IP2Bus_Data[31]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_4 [29]),
        .O(\IP2Bus_Data[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA080000000800)) 
    \IP2Bus_Data[29]_i_7 
       (.I0(\IP2Bus_Data[29]_i_10_n_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\IP2Bus_Data_reg[31]_5 [29]),
        .I4(\IP2Bus_Data[29]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_6 [29]),
        .O(\IP2Bus_Data[29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \IP2Bus_Data[29]_i_8 
       (.I0(axi_read_req_r_i_3__0_n_0),
        .I1(\adc1_fifo_disable_reg[1] ),
        .I2(axi_RdAck_r_reg[7]),
        .I3(\IP2Bus_Data[22]_i_7_0 ),
        .I4(adc3_irq_en_reg),
        .O(\IP2Bus_Data[29]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[29]_i_9 
       (.I0(\IP2Bus_Data[29]_i_12_n_0 ),
        .I1(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\IP2Bus_Data[2]_i_3_n_0 ),
        .I2(\IP2Bus_Data[2]_i_4_n_0 ),
        .I3(\IP2Bus_Data[2]_i_5_n_0 ),
        .I4(\IP2Bus_Data[2]_i_6_n_0 ),
        .I5(\IP2Bus_Data[2]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF45440000)) 
    \IP2Bus_Data[2]_i_10 
       (.I0(\IP2Bus_Data[2]_i_37_n_0 ),
        .I1(\IP2Bus_Data[2]_i_38_n_0 ),
        .I2(\IP2Bus_Data[3]_i_37_n_0 ),
        .I3(\IP2Bus_Data[2]_i_2_0 ),
        .I4(\IP2Bus_Data[15]_i_84_n_0 ),
        .I5(\IP2Bus_Data[2]_i_40_n_0 ),
        .O(\IP2Bus_Data[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_11 
       (.I0(\IP2Bus_Data[3]_i_40_n_0 ),
        .I1(\IP2Bus_Data[11]_i_13_n_0 ),
        .I2(\IP2Bus_Data[3]_i_2_1 [2]),
        .O(\IP2Bus_Data[2]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[2]_i_12 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[2]),
        .I2(adc0_do_mon[2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_13 
       (.I0(\IP2Bus_Data[3]_i_14_n_0 ),
        .I1(\IP2Bus_Data[3]_i_13_n_0 ),
        .I2(\IP2Bus_Data_reg[3]_0 [2]),
        .O(\IP2Bus_Data[2]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h0000F5F4)) 
    \IP2Bus_Data[2]_i_14 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\adc0_multi_band_reg[2] ),
        .I4(\IP2Bus_Data[15]_i_59_n_0 ),
        .O(\IP2Bus_Data[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h550055F355F355F3)) 
    \IP2Bus_Data[2]_i_15 
       (.I0(\IP2Bus_Data_reg[31]_6 [2]),
        .I1(\IP2Bus_Data[2]_i_3_1 [2]),
        .I2(\IP2Bus_Data[2]_i_41_n_0 ),
        .I3(\IP2Bus_Data[29]_i_11_n_0 ),
        .I4(\IP2Bus_Data[2]_i_42_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_5 [2]),
        .O(\IP2Bus_Data[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEAAAAA)) 
    \IP2Bus_Data[2]_i_16 
       (.I0(\IP2Bus_Data[4]_i_19_n_0 ),
        .I1(\IP2Bus_Data[2]_i_43_n_0 ),
        .I2(adc33_overvol_irq),
        .I3(\bus2ip_addr_reg_reg[5] ),
        .I4(\IP2Bus_Data[15]_i_20_0 [0]),
        .I5(\IP2Bus_Data[2]_i_44_n_0 ),
        .O(\IP2Bus_Data[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABAAABAB)) 
    \IP2Bus_Data[2]_i_17 
       (.I0(\IP2Bus_Data[0]_i_13_n_0 ),
        .I1(\IP2Bus_Data[2]_i_45_n_0 ),
        .I2(\IP2Bus_Data[2]_i_46_n_0 ),
        .I3(\IP2Bus_Data[3]_i_44_n_0 ),
        .I4(\IP2Bus_Data[2]_i_3_0 ),
        .I5(\IP2Bus_Data[2]_i_48_n_0 ),
        .O(\IP2Bus_Data[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[2]_i_18 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(adc3_do_mon[2]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I3(adc2_do_mon[2]),
        .O(\IP2Bus_Data[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \IP2Bus_Data[2]_i_19 
       (.I0(axi_RdAck_r_reg[4]),
        .I1(axi_RdAck_r_reg[2]),
        .I2(\IP2Bus_Data[0]_i_21_0 ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEFFAAAAAAAA)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[2]_i_8_n_0 ),
        .I2(\IP2Bus_Data[2]_i_9_n_0 ),
        .I3(\IP2Bus_Data[2]_i_10_n_0 ),
        .I4(\IP2Bus_Data[2]_i_11_n_0 ),
        .I5(\IP2Bus_Data[2]_i_12_n_0 ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00A2)) 
    \IP2Bus_Data[2]_i_20 
       (.I0(\IP2Bus_Data[2]_i_49_n_0 ),
        .I1(\IP2Bus_Data[31]_i_13_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_3 [2]),
        .I3(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F700)) 
    \IP2Bus_Data[2]_i_21 
       (.I0(\IP2Bus_Data[15]_i_29_1 [0]),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\IP2Bus_Data[2]_i_50_n_0 ),
        .I4(\IP2Bus_Data[2]_i_51_n_0 ),
        .I5(\IP2Bus_Data[15]_i_76_n_0 ),
        .O(\IP2Bus_Data[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202000202)) 
    \IP2Bus_Data[2]_i_22 
       (.I0(\IP2Bus_Data[2]_i_52_n_0 ),
        .I1(\IP2Bus_Data[2]_i_53_n_0 ),
        .I2(\IP2Bus_Data[4]_i_31_n_0 ),
        .I3(adc22_irq_en),
        .I4(adc03_irq_en_reg),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h5555555D55555555)) 
    \IP2Bus_Data[2]_i_23 
       (.I0(\IP2Bus_Data[15]_i_76_n_0 ),
        .I1(\IP2Bus_Data[2]_i_4_0 ),
        .I2(\adc0_sim_level_reg[1] ),
        .I3(axi_RdAck_r_reg_0),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[15]_i_8_0 ),
        .O(\IP2Bus_Data[2]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_24 
       (.I0(\IP2Bus_Data[3]_i_54_n_0 ),
        .I1(\IP2Bus_Data[10]_i_13_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_0 [2]),
        .O(\IP2Bus_Data[2]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0D0DDD0)) 
    \IP2Bus_Data[2]_i_25 
       (.I0(\IP2Bus_Data[2]_i_5_0 ),
        .I1(\IP2Bus_Data[3]_i_18_n_0 ),
        .I2(\IP2Bus_Data[2]_i_54_n_0 ),
        .I3(\IP2Bus_Data[15]_i_70_n_0 ),
        .I4(\IP2Bus_Data[3]_i_53_n_0 ),
        .I5(\IP2Bus_Data[2]_i_55_n_0 ),
        .O(\IP2Bus_Data[2]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    \IP2Bus_Data[2]_i_26 
       (.I0(\IP2Bus_Data[2]_i_56_n_0 ),
        .I1(\IP2Bus_Data[3]_i_64_n_0 ),
        .I2(adc1_do_mon[2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[2]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h5155515551550000)) 
    \IP2Bus_Data[2]_i_27 
       (.I0(\IP2Bus_Data[2]_i_57_n_0 ),
        .I1(\IP2Bus_Data[15]_i_24_0 [0]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\adc0_slice2_irq_en_reg[15] ),
        .I4(\IP2Bus_Data[2]_i_58_n_0 ),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[2]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \IP2Bus_Data[2]_i_28 
       (.I0(\IP2Bus_Data_reg[4] ),
        .I1(dac0_do_mon[2]),
        .I2(Bus2IP_RdCE),
        .O(\IP2Bus_Data[2]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hD5DDD5DD5555D5DD)) 
    \IP2Bus_Data[2]_i_29 
       (.I0(\IP2Bus_Data[15]_i_56_n_0 ),
        .I1(\IP2Bus_Data[31]_i_29_n_0 ),
        .I2(\IP2Bus_Data[4]_i_26_n_0 ),
        .I3(dac12_irq_en),
        .I4(\IP2Bus_Data[2]_i_6_0 ),
        .I5(\IP2Bus_Data[3]_i_66_n_0 ),
        .O(\IP2Bus_Data[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFFAE)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(\IP2Bus_Data[2]_i_13_n_0 ),
        .I1(\IP2Bus_Data[2]_i_14_n_0 ),
        .I2(\IP2Bus_Data[2]_i_15_n_0 ),
        .I3(\IP2Bus_Data[2]_i_16_n_0 ),
        .I4(\IP2Bus_Data[2]_i_17_n_0 ),
        .I5(\IP2Bus_Data[2]_i_18_n_0 ),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAAAAAAAAAAAAA)) 
    \IP2Bus_Data[2]_i_30 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[2]_i_59_n_0 ),
        .I2(STATUS_COMMON[2]),
        .I3(\IP2Bus_Data[2]_i_60_n_0 ),
        .I4(\IP2Bus_Data[15]_i_49_n_0 ),
        .I5(\IP2Bus_Data[2]_i_61_n_0 ),
        .O(\IP2Bus_Data[2]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \IP2Bus_Data[2]_i_31 
       (.I0(\IP2Bus_Data_reg[4] ),
        .I1(\IP2Bus_Data[3]_i_67_n_0 ),
        .I2(dac1_status[1]),
        .I3(\IP2Bus_Data[11]_i_20_n_0 ),
        .I4(\IP2Bus_Data[3]_i_7_1 [2]),
        .O(\IP2Bus_Data[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F2F00FF00FF00)) 
    \IP2Bus_Data[2]_i_32 
       (.I0(\IP2Bus_Data[1]_i_27_n_0 ),
        .I1(\IP2Bus_Data[2]_i_62_n_0 ),
        .I2(\IP2Bus_Data[2]_i_63_n_0 ),
        .I3(\IP2Bus_Data[2]_i_64_n_0 ),
        .I4(\IP2Bus_Data[31]_i_27_n_0 ),
        .I5(\IP2Bus_Data[1]_i_25_n_0 ),
        .O(\IP2Bus_Data[2]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[2]_i_33 
       (.I0(\IP2Bus_Data[3]_i_68_n_0 ),
        .I1(\IP2Bus_Data[11]_i_24_n_0 ),
        .I2(p_46_in[2]),
        .O(\IP2Bus_Data[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h00FF000F00FF0077)) 
    \IP2Bus_Data[2]_i_35 
       (.I0(\IP2Bus_Data[2]_i_9_0 [2]),
        .I1(\adc0_multi_band_reg[2] ),
        .I2(\IP2Bus_Data_reg[31]_0 [2]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\bus2ip_addr_reg_reg[10] ),
        .I5(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h0000F2FE0000020E)) 
    \IP2Bus_Data[2]_i_36 
       (.I0(\IP2Bus_Data[2]_i_65_n_0 ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\adc0_slice2_irq_en_reg[15] ),
        .I3(\IP2Bus_Data[2]_i_9_1 ),
        .I4(\bus2ip_addr_reg_reg[10] ),
        .I5(\IP2Bus_Data[15]_i_31_0 [0]),
        .O(\IP2Bus_Data[2]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h00544454)) 
    \IP2Bus_Data[2]_i_37 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(axi_RdAck_r_reg_2),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_7_0 [0]),
        .I4(adc00_overvol_irq),
        .O(\IP2Bus_Data[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAEEAAA)) 
    \IP2Bus_Data[2]_i_38 
       (.I0(\IP2Bus_Data[14]_i_56_n_0 ),
        .I1(\IP2Bus_Data[15]_i_34_0 [0]),
        .I2(axi_RdAck_r_reg_3),
        .I3(adc01_overvol_irq),
        .I4(\adc0_slice1_irq_en_reg[15] ),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454500)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[2]_i_19_n_0 ),
        .I1(\IP2Bus_Data[2]_i_20_n_0 ),
        .I2(\IP2Bus_Data[2]_i_21_n_0 ),
        .I3(\IP2Bus_Data[2]_i_22_n_0 ),
        .I4(\IP2Bus_Data[2]_i_23_n_0 ),
        .I5(\IP2Bus_Data[2]_i_24_n_0 ),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000F000800000008)) 
    \IP2Bus_Data[2]_i_40 
       (.I0(adc03_irq_en_reg),
        .I1(adc02_irq_en),
        .I2(\IP2Bus_Data[3]_i_36_n_0 ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(\IP2Bus_Data[15]_i_8_0 ),
        .I5(\IP2Bus_Data[2]_i_10_0 ),
        .O(\IP2Bus_Data[2]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \IP2Bus_Data[2]_i_41 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(\adc0_multi_band_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[2]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[2]_i_42 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[2]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \IP2Bus_Data[2]_i_43 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \IP2Bus_Data[2]_i_44 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_1 [2]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_2 [2]),
        .I4(\IP2Bus_Data[15]_i_96_n_0 ),
        .I5(\IP2Bus_Data[15]_i_63_1 [0]),
        .O(\IP2Bus_Data[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h0023002000200020)) 
    \IP2Bus_Data[2]_i_45 
       (.I0(\IP2Bus_Data[2]_i_17_0 ),
        .I1(\IP2Bus_Data[3]_i_74_n_0 ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[17]_4 ),
        .I4(adc03_irq_en_reg),
        .I5(adc32_irq_en),
        .O(\IP2Bus_Data[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAAAEAA)) 
    \IP2Bus_Data[2]_i_46 
       (.I0(\IP2Bus_Data[3]_i_73_n_0 ),
        .I1(\IP2Bus_Data[15]_i_63_0 [0]),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(\adc0_slice1_irq_en_reg[15] ),
        .I4(axi_RdAck_r_reg_3),
        .I5(adc31_overvol_irq),
        .O(\IP2Bus_Data[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAAAABFBBAAAABFAA)) 
    \IP2Bus_Data[2]_i_48 
       (.I0(\IP2Bus_Data[29]_i_15_n_0 ),
        .I1(\IP2Bus_Data[15]_i_21_0 [0]),
        .I2(adc30_overvol_irq),
        .I3(axi_RdAck_r_reg_2),
        .I4(\bus2ip_addr_reg_reg[17]_4 ),
        .I5(\adc3_slice0_irq_en_reg[2] ),
        .O(\IP2Bus_Data[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000F088)) 
    \IP2Bus_Data[2]_i_49 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_20_0 [2]),
        .I2(\IP2Bus_Data_reg[31]_4 [2]),
        .I3(\adc0_sample_rate_reg[31] ),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\adc0_ref_clk_freq_reg[31] ),
        .O(\IP2Bus_Data[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFF04FF04FFFFFF04)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(\IP2Bus_Data[2]_i_25_n_0 ),
        .I1(\IP2Bus_Data[14]_i_23_n_0 ),
        .I2(\IP2Bus_Data[14]_i_21_n_0 ),
        .I3(\IP2Bus_Data[2]_i_26_n_0 ),
        .I4(\IP2Bus_Data[13]_i_14_n_0 ),
        .I5(\IP2Bus_Data[2]_i_27_n_0 ),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7F7F7FFFFFFFF)) 
    \IP2Bus_Data[2]_i_50 
       (.I0(\IP2Bus_Data[15]_i_26_1 [2]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_26_0 [2]),
        .I5(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[2]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h0000504400000000)) 
    \IP2Bus_Data[2]_i_51 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(\IP2Bus_Data[15]_i_45_0 ),
        .I2(adc23_overvol_irq),
        .I3(axi_RdAck_r_reg_4),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[15]_i_26_2 [0]),
        .O(\IP2Bus_Data[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FFF0F0F8F0)) 
    \IP2Bus_Data[2]_i_52 
       (.I0(adc21_overvol_irq),
        .I1(\IP2Bus_Data[15]_i_6_1 [0]),
        .I2(\IP2Bus_Data[15]_i_106_n_0 ),
        .I3(axi_RdAck_r_reg_3),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[2]_i_67_n_0 ),
        .O(\IP2Bus_Data[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0000050005040504)) 
    \IP2Bus_Data[2]_i_53 
       (.I0(adc03_irq_en_reg),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(axi_RdAck_r_reg_2),
        .I4(adc20_overvol_irq),
        .I5(\IP2Bus_Data[15]_i_6_0 [0]),
        .O(\IP2Bus_Data[2]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFFFFF04)) 
    \IP2Bus_Data[2]_i_54 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(adc03_irq_en_reg),
        .I2(adc12_irq_en),
        .I3(\IP2Bus_Data[3]_i_52_n_0 ),
        .I4(\IP2Bus_Data[2]_i_68_n_0 ),
        .O(\IP2Bus_Data[2]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0A000C00FAF0FFFF)) 
    \IP2Bus_Data[2]_i_55 
       (.I0(adc11_overvol_irq),
        .I1(\adc0_slice1_irq_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[14]_i_24_0 [0]),
        .I4(axi_RdAck_r_reg_3),
        .I5(\IP2Bus_Data[2]_i_69_n_0 ),
        .O(\IP2Bus_Data[2]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0F7FFFFFFF7)) 
    \IP2Bus_Data[2]_i_56 
       (.I0(adc1_status[1]),
        .I1(\IP2Bus_Data[0]_i_39_0 ),
        .I2(dac1_restart_reg),
        .I3(\startup_delay_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[3]_i_26_0 [2]),
        .O(\IP2Bus_Data[2]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h0203020000000000)) 
    \IP2Bus_Data[2]_i_57 
       (.I0(adc13_overvol_irq),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(axi_RdAck_r_reg_4),
        .I4(\IP2Bus_Data[15]_i_45_0 ),
        .I5(\IP2Bus_Data[15]_i_24_3 [0]),
        .O(\IP2Bus_Data[2]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h00001511FFFF5555)) 
    \IP2Bus_Data[2]_i_58 
       (.I0(\IP2Bus_Data[2]_i_27_0 ),
        .I1(\IP2Bus_Data[0]_i_14_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [2]),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[2]_i_71_n_0 ),
        .O(\IP2Bus_Data[2]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h00040504)) 
    \IP2Bus_Data[2]_i_59 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\adc0_fifo_disable_reg[1] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_13_0 [2]),
        .O(\IP2Bus_Data[2]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(\IP2Bus_Data[2]_i_28_n_0 ),
        .I1(\IP2Bus_Data[2]_i_29_n_0 ),
        .I2(\IP2Bus_Data[2]_i_30_n_0 ),
        .I3(\IP2Bus_Data[2]_i_31_n_0 ),
        .I4(\IP2Bus_Data[2]_i_32_n_0 ),
        .I5(\IP2Bus_Data[2]_i_33_n_0 ),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \IP2Bus_Data[2]_i_60 
       (.I0(\bus2ip_addr_reg_reg[15]_1 ),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .O(\IP2Bus_Data[2]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEEFFFFEFEE)) 
    \IP2Bus_Data[2]_i_61 
       (.I0(\IP2Bus_Data[2]_i_72_n_0 ),
        .I1(\IP2Bus_Data[1]_i_57_n_0 ),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_0 [2]),
        .I4(\IP2Bus_Data[31]_i_7_1 [2]),
        .I5(\IP2Bus_Data[30]_i_9_n_0 ),
        .O(\IP2Bus_Data[2]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h000007F7FFFF07F7)) 
    \IP2Bus_Data[2]_i_62 
       (.I0(\IP2Bus_Data[2]_i_32_1 [2]),
        .I1(\IP2Bus_Data[1]_i_60_n_0 ),
        .I2(\IP2Bus_Data[15]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [2]),
        .I4(\IP2Bus_Data[15]_i_47_n_0 ),
        .I5(\IP2Bus_Data[31]_i_7_3 [2]),
        .O(\IP2Bus_Data[2]_i_62_n_0 ));
  LUT5 #(
    .INIT(32'h7727FFFF)) 
    \IP2Bus_Data[2]_i_63 
       (.I0(\IP2Bus_Data[15]_i_42_n_0 ),
        .I1(\IP2Bus_Data[15]_i_2_1 [2]),
        .I2(\IP2Bus_Data[15]_i_2_2 [2]),
        .I3(\IP2Bus_Data[15]_i_43_n_0 ),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[2]_i_63_n_0 ));
  LUT5 #(
    .INIT(32'h00044444)) 
    \IP2Bus_Data[2]_i_64 
       (.I0(\IP2Bus_Data[15]_i_36_n_0 ),
        .I1(p_36_in[2]),
        .I2(\IP2Bus_Data[2]_i_32_0 ),
        .I3(\IP2Bus_Data[2]_i_73_n_0 ),
        .I4(\IP2Bus_Data[4]_i_28_n_0 ),
        .O(\IP2Bus_Data[2]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \IP2Bus_Data[2]_i_65 
       (.I0(\IP2Bus_Data[15]_i_31_3 [0]),
        .I1(axi_RdAck_r_reg_4),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(adc03_overvol_irq),
        .O(\IP2Bus_Data[2]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAC0AA00)) 
    \IP2Bus_Data[2]_i_67 
       (.I0(\IP2Bus_Data[15]_i_6_1 [0]),
        .I1(\IP2Bus_Data[15]_i_29_1 [0]),
        .I2(adc22_overvol_irq),
        .I3(\adc0_slice1_irq_en_reg[15] ),
        .I4(axi_RdAck_r_reg_1),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[2]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000030000003322)) 
    \IP2Bus_Data[2]_i_68 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(adc03_irq_en_reg),
        .I2(adc10_overvol_irq),
        .I3(axi_RdAck_r_reg_2),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[15]_i_23_0 [0]),
        .O(\IP2Bus_Data[2]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \IP2Bus_Data[2]_i_69 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_RdAck_r_reg_1),
        .I2(\adc0_slice1_irq_en_reg[15] ),
        .I3(adc12_overvol_irq),
        .I4(\IP2Bus_Data[15]_i_24_0 [0]),
        .O(\IP2Bus_Data[2]_i_69_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(\IP2Bus_Data_reg[15] [2]),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00F000F800F8)) 
    \IP2Bus_Data[2]_i_71 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\IP2Bus_Data[2]_i_58_0 [2]),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(\IP2Bus_Data_reg[31]_1 [2]),
        .I5(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[2]_i_71_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \IP2Bus_Data[2]_i_72 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\IP2Bus_Data[2]_i_61_0 [2]),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_multi_band_reg[2] ),
        .I4(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[2]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \IP2Bus_Data[2]_i_73 
       (.I0(\IP2Bus_Data[15]_i_8_0 ),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(axi_RdAck_r_reg_0),
        .O(\IP2Bus_Data[2]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[2]_i_8 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .O(\IP2Bus_Data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFBA)) 
    \IP2Bus_Data[2]_i_9 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [2]),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[2]_i_35_n_0 ),
        .I4(\IP2Bus_Data[2]_i_36_n_0 ),
        .I5(\IP2Bus_Data[31]_i_26_n_0 ),
        .O(\IP2Bus_Data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\IP2Bus_Data[30]_i_2_n_0 ),
        .I1(\IP2Bus_Data[30]_i_3_n_0 ),
        .I2(\IP2Bus_Data[30]_i_4_n_0 ),
        .I3(\IP2Bus_Data[30]_i_5_n_0 ),
        .I4(\IP2Bus_Data[30]_i_6_n_0 ),
        .I5(\IP2Bus_Data[30]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFE47FE57FF47FE57)) 
    \IP2Bus_Data[30]_i_10 
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(Bus2IP_RdCE),
        .O(\IP2Bus_Data[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    \IP2Bus_Data[30]_i_11 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data[31]_i_26_n_0 ),
        .I4(\IP2Bus_Data[1]_i_12_n_0 ),
        .I5(\IP2Bus_Data[31]_i_25_n_0 ),
        .O(\IP2Bus_Data[30]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[30]_i_12 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[30]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h08AA0808)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [30]),
        .I2(\IP2Bus_Data[30]_i_8_n_0 ),
        .I3(\IP2Bus_Data[30]_i_9_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_1 [30]),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA800A00008000000)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_15_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_4 [30]),
        .I5(\IP2Bus_Data[31]_i_7_3 [30]),
        .O(\IP2Bus_Data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBFFFBF)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[30]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [30]),
        .I3(\IP2Bus_Data[30]_i_12_n_0 ),
        .I4(\IP2Bus_Data_reg[31] [30]),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8A80)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_1 [30]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [30]),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h2222200000002000)) 
    \IP2Bus_Data[30]_i_6 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\IP2Bus_Data_reg[31]_5 [30]),
        .I4(\adc0_ref_clk_freq_reg[31] ),
        .I5(\IP2Bus_Data_reg[31]_6 [30]),
        .O(\IP2Bus_Data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAE0C0000FFFFFFFF)) 
    \IP2Bus_Data[30]_i_7 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [30]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [30]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[30]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \IP2Bus_Data[30]_i_8 
       (.I0(\IP2Bus_Data[0]_i_46_0 ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(axi_read_req_r_reg),
        .I3(\IP2Bus_Data[22]_i_7_0 ),
        .I4(axi_RdAck_r_reg[7]),
        .O(\IP2Bus_Data[30]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[30]_i_9 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\adc0_sample_rate_reg[31] ),
        .O(\IP2Bus_Data[30]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(\IP2Bus_Data[4]_i_19_n_0 ),
        .I1(\IP2Bus_Data[2]_i_14_n_0 ),
        .I2(\IP2Bus_Data[4]_i_17_n_0 ),
        .O(\IP2Bus_Data[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(\IP2Bus_Data[15]_i_27_n_0 ),
        .I1(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[31]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(axi_read_req_r_reg),
        .I1(\IP2Bus_Data[22]_i_7_0 ),
        .I2(axi_RdAck_r_reg[7]),
        .I3(\IP2Bus_Data[3]_i_23_0 ),
        .I4(axi_read_req_r_i_3__0_n_0),
        .O(\IP2Bus_Data[31]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(\IP2Bus_Data[1]_i_12_n_0 ),
        .I2(\IP2Bus_Data[31]_i_26_n_0 ),
        .O(\IP2Bus_Data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \IP2Bus_Data[31]_i_15 
       (.I0(\IP2Bus_Data[31]_i_27_n_0 ),
        .I1(\IP2Bus_Data[1]_i_25_n_0 ),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(\dac0_fifo_disable_reg[0] ),
        .I5(\IP2Bus_Data[31]_i_28_n_0 ),
        .O(\IP2Bus_Data[31]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h57F75FFF)) 
    \IP2Bus_Data[31]_i_16 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\IP2Bus_Data[31]_i_7_3 [31]),
        .I4(\IP2Bus_Data[31]_i_7_4 [31]),
        .O(\IP2Bus_Data[31]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[31]_i_17 
       (.I0(\IP2Bus_Data[31]_i_29_n_0 ),
        .I1(\IP2Bus_Data[31]_i_30_n_0 ),
        .I2(\IP2Bus_Data[15]_i_16_n_0 ),
        .O(\IP2Bus_Data[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \IP2Bus_Data[31]_i_18 
       (.I0(\IP2Bus_Data[30]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [31]),
        .I2(\IP2Bus_Data[30]_i_9_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_1 [31]),
        .O(\IP2Bus_Data[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h5DDD)) 
    \IP2Bus_Data[31]_i_19 
       (.I0(irq_enables[6]),
        .I1(\IP2Bus_Data[31]_i_31_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_2 ),
        .I3(\bus2ip_addr_reg_reg[15]_2 ),
        .O(\IP2Bus_Data[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(\IP2Bus_Data[31]_i_4_n_0 ),
        .I2(\IP2Bus_Data[31]_i_5_n_0 ),
        .I3(\IP2Bus_Data[31]_i_6_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [31]));
  LUT6 #(
    .INIT(64'h00000000A0A2A2A2)) 
    \IP2Bus_Data[31]_i_20 
       (.I0(\IP2Bus_Data[31]_i_32_n_0 ),
        .I1(\startup_delay_reg[15] ),
        .I2(\IP2Bus_Data[8]_i_15_n_0 ),
        .I3(axi_read_req_r_reg),
        .I4(\IP2Bus_Data[0]_i_22_0 ),
        .I5(\IP2Bus_Data[31]_i_33_n_0 ),
        .O(\IP2Bus_Data[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h5F5F515F5F5F5F5F)) 
    \IP2Bus_Data[31]_i_21 
       (.I0(\IP2Bus_Data[31]_i_34_n_0 ),
        .I1(\adc0_multi_band_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[0]_i_14_0 ),
        .I4(\adc0_slice2_irq_en_reg[15] ),
        .I5(\IP2Bus_Data[14]_i_52_0 ),
        .O(\IP2Bus_Data[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0F1FFFFFFFF)) 
    \IP2Bus_Data[31]_i_23 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_sample_rate_reg[31] ),
        .I4(\IP2Bus_Data[13]_i_21_n_0 ),
        .I5(\IP2Bus_Data[14]_i_36_n_0 ),
        .O(\IP2Bus_Data[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF550155FF)) 
    \IP2Bus_Data[31]_i_25 
       (.I0(\IP2Bus_Data[30]_i_12_n_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\adc0_multi_band_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(\IP2Bus_Data[0]_i_14_0 ),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[31]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h5455FFFF)) 
    \IP2Bus_Data[31]_i_26 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\IP2Bus_Data[14]_i_35_0 ),
        .I2(axi_RdAck_r_reg_1),
        .I3(\IP2Bus_Data[15]_i_29_0 ),
        .I4(\IP2Bus_Data[15]_i_84_n_0 ),
        .O(\IP2Bus_Data[31]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \IP2Bus_Data[31]_i_27 
       (.I0(\IP2Bus_Data[15]_i_38_n_0 ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .O(\IP2Bus_Data[31]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    \IP2Bus_Data[31]_i_28 
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\adc0_multi_band_reg[2] ),
        .I4(\IP2Bus_Data[31]_i_35_n_0 ),
        .O(\IP2Bus_Data[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FE00FF)) 
    \IP2Bus_Data[31]_i_29 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\IP2Bus_Data[2]_i_29_0 ),
        .I5(adc03_irq_en_reg),
        .O(\IP2Bus_Data[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(\IP2Bus_Data[31]_i_8_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [31]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [31]),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000033330B00)) 
    \IP2Bus_Data[31]_i_30 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(\IP2Bus_Data[31]_i_37_n_0 ),
        .I2(\adc0_slice2_irq_en_reg[15] ),
        .I3(\IP2Bus_Data[14]_i_52_0 ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(\IP2Bus_Data[1]_i_57_n_0 ),
        .O(\IP2Bus_Data[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \IP2Bus_Data[31]_i_31 
       (.I0(\IP2Bus_Data[8]_i_15_n_0 ),
        .I1(\IP2Bus_Data[0]_i_49_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[31]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0003000000030001)) 
    \IP2Bus_Data[31]_i_32 
       (.I0(dac0_reset_reg),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[14]),
        .I3(\icount_out_reg[11]_1 ),
        .I4(axi_read_req_r_i_3__0_n_0),
        .I5(dac1_restart_reg),
        .O(\IP2Bus_Data[31]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h55545555)) 
    \IP2Bus_Data[31]_i_33 
       (.I0(\IP2Bus_Data[8]_i_15_n_0 ),
        .I1(\IP2Bus_Data[0]_i_22_2 ),
        .I2(\IP2Bus_Data[0]_i_22_3 ),
        .I3(\IP2Bus_Data[0]_i_22_4 ),
        .I4(\IP2Bus_Data[0]_i_22_5 ),
        .O(\IP2Bus_Data[31]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0302000000000000)) 
    \IP2Bus_Data[31]_i_34 
       (.I0(adc3_irq_en_reg),
        .I1(\adc1_fifo_disable_reg[1] ),
        .I2(axi_read_req_r_i_3__0_n_0),
        .I3(axi_read_req_r_reg),
        .I4(\IP2Bus_Data[22]_i_7_0 ),
        .I5(axi_RdAck_r_reg[7]),
        .O(\IP2Bus_Data[31]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00FE00FF00)) 
    \IP2Bus_Data[31]_i_35 
       (.I0(\IP2Bus_Data[3]_i_8_0 ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\adc0_fifo_disable_reg[1] ),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(\IP2Bus_Data[14]_i_52_0 ),
        .I5(\adc0_slice2_irq_en_reg[15] ),
        .O(\IP2Bus_Data[31]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFFFFFFDFFFFFF)) 
    \IP2Bus_Data[31]_i_37 
       (.I0(axi_read_req_r_reg),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(\IP2Bus_Data[0]_i_46_0 ),
        .I3(axi_RdAck_r_reg[7]),
        .I4(\IP2Bus_Data[22]_i_7_0 ),
        .I5(adc3_irq_en_reg),
        .O(\IP2Bus_Data[31]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h2222200000002000)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(\IP2Bus_Data[31]_i_10_n_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\IP2Bus_Data_reg[31]_5 [31]),
        .I4(\adc0_ref_clk_freq_reg[31] ),
        .I5(\IP2Bus_Data_reg[31]_6 [31]),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAA080808)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_4 [31]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_3 [31]),
        .I4(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055400040)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\IP2Bus_Data_reg[31]_0 [31]),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31] [31]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(\IP2Bus_Data[31]_i_15_n_0 ),
        .I1(\IP2Bus_Data[31]_i_16_n_0 ),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\IP2Bus_Data[31]_i_18_n_0 ),
        .I4(\IP2Bus_Data[31]_i_19_n_0 ),
        .I5(\IP2Bus_Data[31]_i_20_n_0 ),
        .O(\IP2Bus_Data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000320000000000)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(\adc0_sample_rate_reg[31] ),
        .I3(\IP2Bus_Data[14]_i_21_n_0 ),
        .I4(\IP2Bus_Data[31]_i_21_n_0 ),
        .I5(\IP2Bus_Data[14]_i_23_n_0 ),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(\adc1_fifo_disable_reg[1] ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(axi_read_req_r_reg),
        .I3(\IP2Bus_Data[22]_i_7_0 ),
        .I4(axi_RdAck_r_reg[7]),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5554)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\IP2Bus_Data[3]_i_3_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_n_0 ),
        .I3(\IP2Bus_Data[3]_i_5_n_0 ),
        .I4(\IP2Bus_Data[3]_i_6_n_0 ),
        .I5(\IP2Bus_Data[3]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [3]));
  LUT6 #(
    .INIT(64'h00000000AAAA0080)) 
    \IP2Bus_Data[3]_i_10 
       (.I0(\IP2Bus_Data[15]_i_84_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_0 [1]),
        .I2(adc02_irq_sync),
        .I3(\IP2Bus_Data[3]_i_37_n_0 ),
        .I4(\IP2Bus_Data[3]_i_38_n_0 ),
        .I5(\IP2Bus_Data[3]_i_39_n_0 ),
        .O(\IP2Bus_Data[3]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[3]_i_11 
       (.I0(\IP2Bus_Data[3]_i_40_n_0 ),
        .I1(\IP2Bus_Data[11]_i_13_n_0 ),
        .I2(\IP2Bus_Data[3]_i_2_1 [3]),
        .O(\IP2Bus_Data[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[3]_i_12 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[3]),
        .I2(adc0_do_mon[3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \IP2Bus_Data[3]_i_13 
       (.I0(dac0_reset_reg),
        .I1(dac1_restart_reg),
        .I2(\startup_delay_reg[15] ),
        .I3(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[3]_i_14 
       (.I0(adc3_status[1]),
        .I1(\IP2Bus_Data[0]_i_39_0 ),
        .I2(\bus2ip_addr_reg_reg[17]_4 ),
        .I3(dac0_reset_reg),
        .I4(dac1_restart_reg),
        .I5(\startup_delay_reg[15] ),
        .O(\IP2Bus_Data[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004445)) 
    \IP2Bus_Data[3]_i_15 
       (.I0(\IP2Bus_Data[29]_i_15_n_0 ),
        .I1(\IP2Bus_Data[3]_i_42_n_0 ),
        .I2(\IP2Bus_Data[3]_i_3_0 ),
        .I3(\IP2Bus_Data[3]_i_44_n_0 ),
        .I4(\IP2Bus_Data[3]_i_45_n_0 ),
        .I5(\IP2Bus_Data[3]_i_46_n_0 ),
        .O(\IP2Bus_Data[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABBBAAAA)) 
    \IP2Bus_Data[3]_i_16 
       (.I0(\IP2Bus_Data[0]_i_13_n_0 ),
        .I1(\IP2Bus_Data[4]_i_19_n_0 ),
        .I2(\IP2Bus_Data[3]_i_47_n_0 ),
        .I3(\IP2Bus_Data[15]_i_62_n_0 ),
        .I4(\IP2Bus_Data[3]_i_48_n_0 ),
        .I5(\IP2Bus_Data[3]_i_49_n_0 ),
        .O(\IP2Bus_Data[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[3]_i_17 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(adc3_do_mon[3]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I3(adc2_do_mon[3]),
        .O(\IP2Bus_Data[3]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[3]_i_18 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[15]_i_8_0 ),
        .O(\IP2Bus_Data[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000F0000000B000B)) 
    \IP2Bus_Data[3]_i_19 
       (.I0(\IP2Bus_Data[3]_i_50_n_0 ),
        .I1(\IP2Bus_Data[15]_i_70_n_0 ),
        .I2(\IP2Bus_Data[3]_i_51_n_0 ),
        .I3(\IP2Bus_Data[3]_i_52_n_0 ),
        .I4(adc13_irq_en),
        .I5(\IP2Bus_Data[3]_i_53_n_0 ),
        .O(\IP2Bus_Data[3]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEEEFAAAAAAAA)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[3]_i_8_n_0 ),
        .I2(\IP2Bus_Data[3]_i_9_n_0 ),
        .I3(\IP2Bus_Data[3]_i_10_n_0 ),
        .I4(\IP2Bus_Data[3]_i_11_n_0 ),
        .I5(\IP2Bus_Data[3]_i_12_n_0 ),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[3]_i_20 
       (.I0(\IP2Bus_Data[3]_i_54_n_0 ),
        .I1(\IP2Bus_Data[10]_i_13_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_0 [3]),
        .O(\IP2Bus_Data[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hA8A8A8AA)) 
    \IP2Bus_Data[3]_i_21 
       (.I0(\IP2Bus_Data[15]_i_27_n_0 ),
        .I1(\IP2Bus_Data[3]_i_55_n_0 ),
        .I2(\IP2Bus_Data[3]_i_56_n_0 ),
        .I3(\IP2Bus_Data[31]_i_23_n_0 ),
        .I4(\IP2Bus_Data[3]_i_57_n_0 ),
        .O(\IP2Bus_Data[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \IP2Bus_Data[3]_i_22 
       (.I0(\IP2Bus_Data[3]_i_5_0 ),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(axi_RdAck_r_reg_0),
        .I4(\adc0_sim_level_reg[1] ),
        .O(\IP2Bus_Data[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F000E0E)) 
    \IP2Bus_Data[3]_i_23 
       (.I0(\IP2Bus_Data[3]_i_58_n_0 ),
        .I1(\IP2Bus_Data[15]_i_78_n_0 ),
        .I2(\IP2Bus_Data[4]_i_31_n_0 ),
        .I3(adc23_irq_en),
        .I4(\IP2Bus_Data[3]_i_59_n_0 ),
        .I5(\IP2Bus_Data[3]_i_60_n_0 ),
        .O(\IP2Bus_Data[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \IP2Bus_Data[3]_i_24 
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(\IP2Bus_Data[2]_i_19_n_0 ),
        .O(\IP2Bus_Data[3]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h4040404444444044)) 
    \IP2Bus_Data[3]_i_25 
       (.I0(\IP2Bus_Data[3]_i_61_n_0 ),
        .I1(\IP2Bus_Data[3]_i_62_n_0 ),
        .I2(\IP2Bus_Data[12]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [3]),
        .I4(\IP2Bus_Data[31]_i_9_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_1 [3]),
        .O(\IP2Bus_Data[3]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h8FFF8F8F)) 
    \IP2Bus_Data[3]_i_26 
       (.I0(adc1_do_mon[3]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[3]_i_63_n_0 ),
        .I4(\IP2Bus_Data[3]_i_64_n_0 ),
        .O(\IP2Bus_Data[3]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \IP2Bus_Data[3]_i_27 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[3]),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data[0]_i_21_1 ),
        .O(\IP2Bus_Data[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \IP2Bus_Data[3]_i_28 
       (.I0(\IP2Bus_Data[15]_i_56_n_0 ),
        .I1(\IP2Bus_Data[3]_i_65_n_0 ),
        .I2(dac13_irq_en),
        .I3(\IP2Bus_Data[4]_i_26_n_0 ),
        .I4(\IP2Bus_Data[3]_i_66_n_0 ),
        .I5(\IP2Bus_Data[3]_i_7_0 ),
        .O(\IP2Bus_Data[3]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFBABA)) 
    \IP2Bus_Data[3]_i_29 
       (.I0(\IP2Bus_Data_reg[4] ),
        .I1(\IP2Bus_Data[3]_i_67_n_0 ),
        .I2(dac1_status[1]),
        .I3(\IP2Bus_Data[11]_i_20_n_0 ),
        .I4(\IP2Bus_Data[3]_i_7_1 [3]),
        .O(\IP2Bus_Data[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4FFF4)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[3]_0 [3]),
        .I2(\IP2Bus_Data[3]_i_14_n_0 ),
        .I3(\IP2Bus_Data[3]_i_15_n_0 ),
        .I4(\IP2Bus_Data[3]_i_16_n_0 ),
        .I5(\IP2Bus_Data[3]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[3]_i_30 
       (.I0(\IP2Bus_Data[11]_i_24_n_0 ),
        .I1(p_46_in[3]),
        .I2(\IP2Bus_Data[3]_i_68_n_0 ),
        .O(\IP2Bus_Data[3]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h888888F8)) 
    \IP2Bus_Data[3]_i_31 
       (.I0(\IP2Bus_Data[1]_i_25_n_0 ),
        .I1(\IP2Bus_Data[31]_i_27_n_0 ),
        .I2(p_36_in[3]),
        .I3(\IP2Bus_Data[15]_i_36_n_0 ),
        .I4(\IP2Bus_Data[3]_i_69_n_0 ),
        .O(\IP2Bus_Data[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \IP2Bus_Data[3]_i_32 
       (.I0(\IP2Bus_Data[3]_i_70_n_0 ),
        .I1(\IP2Bus_Data[1]_i_25_n_0 ),
        .I2(\IP2Bus_Data[3]_i_71_n_0 ),
        .I3(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[3]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \IP2Bus_Data[3]_i_33 
       (.I0(\IP2Bus_Data_reg[31] [3]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [3]),
        .O(\IP2Bus_Data[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[3]_i_34 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [0]),
        .I4(\IP2Bus_Data[15]_i_31_2 [0]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFF000000FFFF8C8C)) 
    \IP2Bus_Data[3]_i_35 
       (.I0(adc03_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_31_3 [1]),
        .I2(bank9_read[4]),
        .I3(\IP2Bus_Data[15]_i_31_0 [1]),
        .I4(\IP2Bus_Data[15]_i_108_n_0 ),
        .I5(\IP2Bus_Data[15]_i_109_n_0 ),
        .O(\IP2Bus_Data[3]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \IP2Bus_Data[3]_i_36 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .I2(\adc0_sim_level_reg[1] ),
        .O(\IP2Bus_Data[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFFFFFFFFF)) 
    \IP2Bus_Data[3]_i_37 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(axi_RdAck_r_reg[1]),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[2]),
        .I4(axi_RdAck_r_reg[4]),
        .I5(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAEEAAA)) 
    \IP2Bus_Data[3]_i_38 
       (.I0(\IP2Bus_Data[14]_i_56_n_0 ),
        .I1(\IP2Bus_Data[15]_i_34_0 [1]),
        .I2(axi_RdAck_r_reg_3),
        .I3(adc01_irq_sync[0]),
        .I4(\adc0_slice1_irq_en_reg[15] ),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[3]_i_38_n_0 ));
  LUT5 #(
    .INIT(32'h00544454)) 
    \IP2Bus_Data[3]_i_39 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(axi_RdAck_r_reg_2),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_7_0 [1]),
        .I4(adc00_irq_sync[0]),
        .O(\IP2Bus_Data[3]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF200)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\IP2Bus_Data_reg[3] ),
        .I1(\IP2Bus_Data[3]_i_18_n_0 ),
        .I2(\IP2Bus_Data[3]_i_19_n_0 ),
        .I3(\IP2Bus_Data[14]_i_23_n_0 ),
        .I4(\IP2Bus_Data[3]_i_20_n_0 ),
        .I5(\IP2Bus_Data[3]_i_21_n_0 ),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[3]_i_40 
       (.I0(adc0_status[1]),
        .I1(\IP2Bus_Data[0]_i_39_0 ),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(dac0_reset_reg),
        .I4(dac1_restart_reg),
        .I5(\startup_delay_reg[15] ),
        .O(\IP2Bus_Data[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEAEEAAA)) 
    \IP2Bus_Data[3]_i_42 
       (.I0(\IP2Bus_Data[3]_i_73_n_0 ),
        .I1(\IP2Bus_Data[15]_i_63_0 [1]),
        .I2(axi_RdAck_r_reg_3),
        .I3(adc31_irq_sync[0]),
        .I4(\adc0_slice1_irq_en_reg[15] ),
        .I5(\bus2ip_addr_reg_reg[17]_4 ),
        .O(\IP2Bus_Data[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[3]_i_44 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[2]),
        .I4(axi_RdAck_r_reg[1]),
        .I5(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[3]_i_44_n_0 ));
  LUT5 #(
    .INIT(32'h00544454)) 
    \IP2Bus_Data[3]_i_45 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_RdAck_r_reg_2),
        .I2(\adc3_slice0_irq_en_reg[2] ),
        .I3(\IP2Bus_Data[15]_i_21_0 [1]),
        .I4(adc30_irq_sync[0]),
        .O(\IP2Bus_Data[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h0023002000200020)) 
    \IP2Bus_Data[3]_i_46 
       (.I0(\IP2Bus_Data[3]_i_15_0 ),
        .I1(\IP2Bus_Data[3]_i_74_n_0 ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[17]_4 ),
        .I4(adc03_irq_en_reg),
        .I5(adc33_irq_en),
        .O(\IP2Bus_Data[3]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \IP2Bus_Data[3]_i_47 
       (.I0(\IP2Bus_Data_reg[31]_6 [3]),
        .I1(\IP2Bus_Data[29]_i_11_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_5 [3]),
        .O(\IP2Bus_Data[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hD0DDD0D0D0DDDDDD)) 
    \IP2Bus_Data[3]_i_48 
       (.I0(\IP2Bus_Data[15]_i_63_1 [1]),
        .I1(\IP2Bus_Data[15]_i_96_n_0 ),
        .I2(\IP2Bus_Data[15]_i_97_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [3]),
        .I4(\IP2Bus_Data[1]_i_45_n_0 ),
        .I5(\IP2Bus_Data[15]_i_20_2 [3]),
        .O(\IP2Bus_Data[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h0000223000000000)) 
    \IP2Bus_Data[3]_i_49 
       (.I0(adc33_irq_sync[0]),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_45_0 ),
        .I3(axi_RdAck_r_reg_4),
        .I4(\bus2ip_addr_reg_reg[17]_4 ),
        .I5(\IP2Bus_Data[15]_i_20_0 [1]),
        .O(\IP2Bus_Data[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0D0FFD0)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data[3]_i_22_n_0 ),
        .I1(\IP2Bus_Data[3]_i_23_n_0 ),
        .I2(\IP2Bus_Data[3]_i_24_n_0 ),
        .I3(\IP2Bus_Data[13]_i_14_n_0 ),
        .I4(\IP2Bus_Data[3]_i_25_n_0 ),
        .I5(\IP2Bus_Data[3]_i_26_n_0 ),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000C0008800CCCC)) 
    \IP2Bus_Data[3]_i_50 
       (.I0(adc11_irq_sync[0]),
        .I1(\IP2Bus_Data[3]_i_75_n_0 ),
        .I2(\bus2ip_addr_reg_reg[16]_0 ),
        .I3(\IP2Bus_Data[14]_i_24_0 [1]),
        .I4(axi_RdAck_r_reg_3),
        .I5(\IP2Bus_Data[3]_i_76_n_0 ),
        .O(\IP2Bus_Data[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h0000030000003322)) 
    \IP2Bus_Data[3]_i_51 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(adc03_irq_en_reg),
        .I2(adc10_irq_sync[0]),
        .I3(axi_RdAck_r_reg_2),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[15]_i_23_0 [1]),
        .O(\IP2Bus_Data[3]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0F0E)) 
    \IP2Bus_Data[3]_i_52 
       (.I0(\IP2Bus_Data[15]_i_8_0 ),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(axi_RdAck_r_reg_0),
        .O(\IP2Bus_Data[3]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[3]_i_53 
       (.I0(adc03_irq_en_reg),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \IP2Bus_Data[3]_i_54 
       (.I0(dac0_reset_reg),
        .I1(adc2_status[1]),
        .I2(dac1_restart_reg),
        .I3(\startup_delay_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[0]_i_39_0 ),
        .O(\IP2Bus_Data[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h008A008000800080)) 
    \IP2Bus_Data[3]_i_55 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_1 [3]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\adc0_cmn_en_reg[15] ),
        .I5(\IP2Bus_Data[15]_i_26_0 [3]),
        .O(\IP2Bus_Data[3]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hCC00AAAAC000AAAA)) 
    \IP2Bus_Data[3]_i_56 
       (.I0(\IP2Bus_Data[15]_i_29_1 [1]),
        .I1(\IP2Bus_Data[3]_i_77_n_0 ),
        .I2(adc23_irq_sync[0]),
        .I3(\IP2Bus_Data[15]_i_26_2 [1]),
        .I4(\IP2Bus_Data[14]_i_61_n_0 ),
        .I5(\bus2ip_addr_reg_reg[5]_1 ),
        .O(\IP2Bus_Data[3]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'h7077)) 
    \IP2Bus_Data[3]_i_57 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_3 [3]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_4 [3]),
        .O(\IP2Bus_Data[3]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h22003000EECCFFFF)) 
    \IP2Bus_Data[3]_i_58 
       (.I0(adc21_irq_sync[0]),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .I2(\adc0_slice1_irq_en_reg[15] ),
        .I3(\IP2Bus_Data[15]_i_6_1 [1]),
        .I4(axi_RdAck_r_reg_3),
        .I5(\IP2Bus_Data[3]_i_78_n_0 ),
        .O(\IP2Bus_Data[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \IP2Bus_Data[3]_i_59 
       (.I0(adc3_irq_en_reg),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_read_req_r_i_3__0_n_0),
        .O(\IP2Bus_Data[3]_i_59_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(\IP2Bus_Data_reg[15] [3]),
        .I1(\IP2Bus_Data[15]_i_17_n_0 ),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000050005040504)) 
    \IP2Bus_Data[3]_i_60 
       (.I0(adc03_irq_en_reg),
        .I1(\adc3_slice0_irq_en_reg[2] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(axi_RdAck_r_reg_2),
        .I4(adc20_irq_sync[0]),
        .I5(\IP2Bus_Data[15]_i_6_0 [1]),
        .O(\IP2Bus_Data[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00C800C800)) 
    \IP2Bus_Data[3]_i_61 
       (.I0(adc13_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_24_3 [1]),
        .I2(\bus2ip_addr_reg_reg[5]_0 ),
        .I3(\IP2Bus_Data[15]_i_103_n_0 ),
        .I4(\IP2Bus_Data[15]_i_24_0 [1]),
        .I5(\IP2Bus_Data[15]_i_104_n_0 ),
        .O(\IP2Bus_Data[3]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFBFBF)) 
    \IP2Bus_Data[3]_i_62 
       (.I0(\IP2Bus_Data[12]_i_22_n_0 ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_2 [1]),
        .I3(\IP2Bus_Data[15]_i_24_1 [1]),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[3]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF0F7FFFFFFF7)) 
    \IP2Bus_Data[3]_i_63 
       (.I0(adc1_status[1]),
        .I1(\IP2Bus_Data[0]_i_39_0 ),
        .I2(dac1_restart_reg),
        .I3(\startup_delay_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[3]_i_26_0 [3]),
        .O(\IP2Bus_Data[3]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h0000004400000040)) 
    \IP2Bus_Data[3]_i_64 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(\IP2Bus_Data[0]_i_21_0 ),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[3]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAE00000)) 
    \IP2Bus_Data[3]_i_65 
       (.I0(\IP2Bus_Data[3]_i_79_n_0 ),
        .I1(\IP2Bus_Data[3]_i_80_n_0 ),
        .I2(\IP2Bus_Data[4]_i_36_n_0 ),
        .I3(\IP2Bus_Data[1]_i_57_n_0 ),
        .I4(\IP2Bus_Data[15]_i_49_n_0 ),
        .I5(\IP2Bus_Data[31]_i_29_n_0 ),
        .O(\IP2Bus_Data[3]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[3]_i_66 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\IP2Bus_Data[15]_i_8_0 ),
        .O(\IP2Bus_Data[3]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \IP2Bus_Data[3]_i_67 
       (.I0(axi_read_req_r_i_3__0_n_0),
        .I1(\IP2Bus_Data[0]_i_46_0 ),
        .I2(\IP2Bus_Data[0]_i_21_0 ),
        .I3(\IP2Bus_Data[3]_i_23_1 ),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_RdAck_r_reg[1]),
        .O(\IP2Bus_Data[3]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \IP2Bus_Data[3]_i_68 
       (.I0(dac0_status[1]),
        .I1(\IP2Bus_Data[0]_i_39_0 ),
        .I2(\IP2Bus_Data[15]_i_38_n_0 ),
        .I3(dac1_restart_reg),
        .I4(dac0_reset_reg),
        .I5(\startup_delay_reg[15] ),
        .O(\IP2Bus_Data[3]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFF1)) 
    \IP2Bus_Data[3]_i_69 
       (.I0(adc03_irq_en_reg),
        .I1(\IP2Bus_Data[15]_i_8_0 ),
        .I2(\adc0_sim_level_reg[1] ),
        .I3(\IP2Bus_Data[15]_i_38_n_0 ),
        .I4(axi_RdAck_r_reg_0),
        .I5(\IP2Bus_Data[3]_i_31_0 ),
        .O(\IP2Bus_Data[3]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hFF54FF54FFFFFF54)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(\IP2Bus_Data[3]_i_27_n_0 ),
        .I1(\IP2Bus_Data[3]_i_28_n_0 ),
        .I2(\IP2Bus_Data[3]_i_29_n_0 ),
        .I3(\IP2Bus_Data[3]_i_30_n_0 ),
        .I4(\IP2Bus_Data[3]_i_31_n_0 ),
        .I5(\IP2Bus_Data[3]_i_32_n_0 ),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8080A280)) 
    \IP2Bus_Data[3]_i_70 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_42_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_1 [3]),
        .I3(\IP2Bus_Data[15]_i_2_2 [3]),
        .I4(\IP2Bus_Data[15]_i_43_n_0 ),
        .O(\IP2Bus_Data[3]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \IP2Bus_Data[3]_i_71 
       (.I0(\IP2Bus_Data[31]_i_7_3 [3]),
        .I1(\IP2Bus_Data[15]_i_47_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_4 [3]),
        .I3(\IP2Bus_Data[15]_i_46_n_0 ),
        .O(\IP2Bus_Data[3]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFBFBFFFFFFFF)) 
    \IP2Bus_Data[3]_i_73 
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_RdAck_r_reg[2]),
        .I2(axi_RdAck_r_reg[4]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_reg[0]),
        .I5(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[3]_i_73_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \IP2Bus_Data[3]_i_74 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(\adc0_sim_level_reg[1] ),
        .O(\IP2Bus_Data[3]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000004400)) 
    \IP2Bus_Data[3]_i_75 
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[2]),
        .I4(axi_RdAck_r_reg[4]),
        .I5(axi_RdAck_r_reg[0]),
        .O(\IP2Bus_Data[3]_i_75_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \IP2Bus_Data[3]_i_76 
       (.I0(adc12_irq_sync[0]),
        .I1(\IP2Bus_Data[15]_i_24_0 [1]),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(axi_RdAck_r_reg_1),
        .I4(\adc0_slice1_irq_en_reg[15] ),
        .O(\IP2Bus_Data[3]_i_76_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[3]_i_77 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(\IP2Bus_Data[14]_i_52_0 ),
        .O(\IP2Bus_Data[3]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \IP2Bus_Data[3]_i_78 
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(axi_RdAck_r_reg_1),
        .I2(\adc0_slice1_irq_en_reg[15] ),
        .I3(adc22_irq_sync[0]),
        .I4(\IP2Bus_Data[15]_i_29_1 [1]),
        .O(\IP2Bus_Data[3]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'h22302200)) 
    \IP2Bus_Data[3]_i_79 
       (.I0(STATUS_COMMON[3]),
        .I1(\bus2ip_addr_reg_reg[15]_1 ),
        .I2(\adc0_cmn_en_reg[15] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\IP2Bus_Data[15]_i_13_0 [3]),
        .O(\IP2Bus_Data[3]_i_79_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAABABB)) 
    \IP2Bus_Data[3]_i_8 
       (.I0(\IP2Bus_Data[2]_i_8_n_0 ),
        .I1(\IP2Bus_Data[31]_i_26_n_0 ),
        .I2(\IP2Bus_Data[3]_i_33_n_0 ),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[3]_i_34_n_0 ),
        .I5(\IP2Bus_Data[3]_i_35_n_0 ),
        .O(\IP2Bus_Data[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[3]_i_80 
       (.I0(\IP2Bus_Data[31]_i_7_1 [3]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data[31]_i_7_0 [3]),
        .O(\IP2Bus_Data[3]_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h0000002A00000020)) 
    \IP2Bus_Data[3]_i_9 
       (.I0(adc03_irq_en),
        .I1(\IP2Bus_Data[3]_i_2_0 ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(\IP2Bus_Data[3]_i_36_n_0 ),
        .I5(adc03_irq_en_reg),
        .O(\IP2Bus_Data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFEFEFFFE)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[4]_i_2_n_0 ),
        .I1(\IP2Bus_Data[4]_i_3_n_0 ),
        .I2(\IP2Bus_Data[4]_i_4_n_0 ),
        .I3(\IP2Bus_Data[13]_i_4_n_0 ),
        .I4(\IP2Bus_Data[4]_i_5_n_0 ),
        .I5(\IP2Bus_Data[4]_i_6_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [4]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \IP2Bus_Data[4]_i_10 
       (.I0(\IP2Bus_Data[15]_i_36_n_0 ),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[14]),
        .I3(\dac0_fifo_disable_reg[0] ),
        .I4(p_36_in[4]),
        .I5(\IP2Bus_Data[4]_i_28_n_0 ),
        .O(\IP2Bus_Data[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hDD5D)) 
    \IP2Bus_Data[4]_i_11 
       (.I0(irq_enables[2]),
        .I1(\IP2Bus_Data[31]_i_31_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_2 ),
        .I3(\IP2Bus_Data[4]_i_3_0 ),
        .O(\IP2Bus_Data[4]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF5404)) 
    \IP2Bus_Data[4]_i_12 
       (.I0(\IP2Bus_Data[12]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [4]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [4]),
        .I4(\IP2Bus_Data[4]_i_29_n_0 ),
        .O(\IP2Bus_Data[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \IP2Bus_Data[4]_i_13 
       (.I0(\IP2Bus_Data[14]_i_36_n_0 ),
        .I1(\IP2Bus_Data[4]_i_30_n_0 ),
        .I2(\IP2Bus_Data[15]_i_26_1 [4]),
        .I3(\IP2Bus_Data[14]_i_37_n_0 ),
        .I4(\IP2Bus_Data[14]_i_38_n_0 ),
        .I5(\IP2Bus_Data[15]_i_26_0 [4]),
        .O(\IP2Bus_Data[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000013320000)) 
    \IP2Bus_Data[4]_i_14 
       (.I0(axi_RdAck_r_reg[0]),
        .I1(axi_RdAck_r_reg[4]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_read_req_r_reg_0),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(\IP2Bus_Data[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDD5DDD)) 
    \IP2Bus_Data[4]_i_15 
       (.I0(\IP2Bus_Data[3]_i_24_n_0 ),
        .I1(\IP2Bus_Data[15]_i_76_n_0 ),
        .I2(adc2_cmn_irq_en),
        .I3(adc03_irq_en_reg),
        .I4(\bus2ip_addr_reg_reg[14] ),
        .I5(\IP2Bus_Data[4]_i_31_n_0 ),
        .O(\IP2Bus_Data[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF8F8F8F8F8F8F)) 
    \IP2Bus_Data[4]_i_16 
       (.I0(adc1_do_mon[4]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(\IP2Bus_Data_reg[25]_0 ),
        .I3(\IP2Bus_Data[4]_i_32_n_0 ),
        .I4(adc1_cmn_irq_en),
        .I5(\IP2Bus_Data[14]_i_23_n_0 ),
        .O(\IP2Bus_Data[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \IP2Bus_Data[4]_i_17 
       (.I0(\IP2Bus_Data[0]_i_13_n_0 ),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[14]),
        .I5(axi_RdAck_r_reg[10]),
        .O(\IP2Bus_Data[4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \IP2Bus_Data[4]_i_18 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[17]_4 ),
        .I4(adc03_irq_en_reg),
        .O(\IP2Bus_Data[4]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hBBBABBBB)) 
    \IP2Bus_Data[4]_i_19 
       (.I0(\IP2Bus_Data[29]_i_15_n_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .I2(\IP2Bus_Data[14]_i_35_0 ),
        .I3(axi_RdAck_r_reg_1),
        .I4(\IP2Bus_Data[15]_i_29_0 ),
        .O(\IP2Bus_Data[4]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFE2E2FFE2)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\IP2Bus_Data[4]_i_7_n_0 ),
        .I1(\IP2Bus_Data_reg[4] ),
        .I2(\IP2Bus_Data_reg[4]_0 ),
        .I3(\IP2Bus_Data[15]_i_12_n_0 ),
        .I4(\IP2Bus_Data[4]_i_9_n_0 ),
        .I5(\IP2Bus_Data[4]_i_10_n_0 ),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h10155555)) 
    \IP2Bus_Data[4]_i_20 
       (.I0(\IP2Bus_Data[4]_i_33_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [4]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [4]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[4]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \IP2Bus_Data[4]_i_21 
       (.I0(\IP2Bus_Data_reg[5] ),
        .I1(adc3_do_mon[4]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I3(adc2_do_mon[4]),
        .O(\IP2Bus_Data[4]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \IP2Bus_Data[4]_i_22 
       (.I0(\IP2Bus_Data[1]_i_12_n_0 ),
        .I1(adc0_cmn_irq_en),
        .I2(\IP2Bus_Data[4]_i_34_n_0 ),
        .I3(\IP2Bus_Data[31]_i_26_n_0 ),
        .O(\IP2Bus_Data[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000047FF)) 
    \IP2Bus_Data[4]_i_23 
       (.I0(\IP2Bus_Data_reg[31] [4]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_0 [4]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[4]_i_35_n_0 ),
        .I5(\IP2Bus_Data[31]_i_26_n_0 ),
        .O(\IP2Bus_Data[4]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[4]_i_24 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[4]),
        .I2(adc0_do_mon[4]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[4]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAFEAAFEAA)) 
    \IP2Bus_Data[4]_i_25 
       (.I0(\IP2Bus_Data[15]_i_95_n_0 ),
        .I1(\IP2Bus_Data[4]_i_36_n_0 ),
        .I2(\IP2Bus_Data[1]_i_57_n_0 ),
        .I3(\IP2Bus_Data[15]_i_49_n_0 ),
        .I4(\IP2Bus_Data[4]_i_37_n_0 ),
        .I5(\IP2Bus_Data[4]_i_38_n_0 ),
        .O(\IP2Bus_Data[4]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \IP2Bus_Data[4]_i_26 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(adc03_irq_en_reg),
        .O(\IP2Bus_Data[4]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h0DFDFFFF)) 
    \IP2Bus_Data[4]_i_27 
       (.I0(\IP2Bus_Data[15]_i_2_2 [4]),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_1 [4]),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[4]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \IP2Bus_Data[4]_i_28 
       (.I0(\IP2Bus_Data[15]_i_8_0 ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\adc0_sim_level_reg[1] ),
        .I3(adc03_irq_en_reg),
        .I4(\IP2Bus_Data[15]_i_38_n_0 ),
        .O(\IP2Bus_Data[4]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F088)) 
    \IP2Bus_Data[4]_i_29 
       (.I0(\IP2Bus_Data[15]_i_24_2 [2]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_1 [2]),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[4]_i_29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[15]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [4]),
        .I2(\IP2Bus_Data[4]_i_11_n_0 ),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[4]_i_30 
       (.I0(\IP2Bus_Data_reg[31]_4 [4]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [4]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[4]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0F0E)) 
    \IP2Bus_Data[4]_i_31 
       (.I0(\IP2Bus_Data[15]_i_8_0 ),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(axi_RdAck_r_reg_0),
        .O(\IP2Bus_Data[4]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[4]_i_32 
       (.I0(\IP2Bus_Data[3]_i_52_n_0 ),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .I2(adc03_irq_en_reg),
        .O(\IP2Bus_Data[4]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \IP2Bus_Data[4]_i_33 
       (.I0(\IP2Bus_Data[15]_i_20_2 [4]),
        .I1(\IP2Bus_Data[1]_i_45_n_0 ),
        .I2(\IP2Bus_Data[15]_i_20_1 [4]),
        .I3(\IP2Bus_Data[15]_i_97_n_0 ),
        .O(\IP2Bus_Data[4]_i_33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \IP2Bus_Data[4]_i_34 
       (.I0(axi_RdAck_r_reg_0),
        .I1(\adc0_sim_level_reg[1] ),
        .I2(\IP2Bus_Data[15]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(adc03_irq_en_reg),
        .O(\IP2Bus_Data[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055004040)) 
    \IP2Bus_Data[4]_i_35 
       (.I0(\IP2Bus_Data[1]_i_35_n_0 ),
        .I1(\IP2Bus_Data[15]_i_31_1 [1]),
        .I2(\adc0_cmn_en_reg[15] ),
        .I3(\IP2Bus_Data[15]_i_31_2 [1]),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(\IP2Bus_Data[4]_i_35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \IP2Bus_Data[4]_i_36 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .I2(\adc0_multi_band_reg[2] ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .O(\IP2Bus_Data[4]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0F080008)) 
    \IP2Bus_Data[4]_i_37 
       (.I0(\IP2Bus_Data[31]_i_7_1 [4]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data[31]_i_7_0 [4]),
        .O(\IP2Bus_Data[4]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF0F7FFF7)) 
    \IP2Bus_Data[4]_i_38 
       (.I0(\IP2Bus_Data[15]_i_13_0 [4]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(STATUS_COMMON[4]),
        .O(\IP2Bus_Data[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8888FFF8)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\IP2Bus_Data[4]_i_12_n_0 ),
        .I1(\IP2Bus_Data[13]_i_14_n_0 ),
        .I2(\IP2Bus_Data[4]_i_13_n_0 ),
        .I3(\IP2Bus_Data[4]_i_14_n_0 ),
        .I4(\IP2Bus_Data[4]_i_15_n_0 ),
        .I5(\IP2Bus_Data[4]_i_16_n_0 ),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBFFFBAA)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data[4]_i_17_n_0 ),
        .I1(adc3_cmn_irq_en),
        .I2(\IP2Bus_Data[4]_i_18_n_0 ),
        .I3(\IP2Bus_Data[4]_i_19_n_0 ),
        .I4(\IP2Bus_Data[4]_i_20_n_0 ),
        .I5(\IP2Bus_Data[4]_i_21_n_0 ),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[4]_i_22_n_0 ),
        .I2(\IP2Bus_Data[4]_i_23_n_0 ),
        .I3(\IP2Bus_Data[4]_i_24_n_0 ),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20AA0000)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(\IP2Bus_Data[4]_i_25_n_0 ),
        .I1(\IP2Bus_Data[4]_i_26_n_0 ),
        .I2(dac1_cmn_irq_en),
        .I3(\IP2Bus_Data[31]_i_29_n_0 ),
        .I4(\IP2Bus_Data[15]_i_16_n_0 ),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[4]_i_9 
       (.I0(\IP2Bus_Data[4]_i_27_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [4]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [4]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\IP2Bus_Data[5]_i_3_n_0 ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[5]_i_4_n_0 ),
        .I4(\IP2Bus_Data[5]_i_5_n_0 ),
        .I5(\IP2Bus_Data[5]_i_6_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [5]));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \IP2Bus_Data[5]_i_10 
       (.I0(\IP2Bus_Data[5]_i_19_n_0 ),
        .I1(\IP2Bus_Data[12]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [5]),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_1 [5]),
        .O(\IP2Bus_Data[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \IP2Bus_Data[5]_i_11 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc1_do_mon[5]),
        .O(\IP2Bus_Data[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF13FFDF)) 
    \IP2Bus_Data[5]_i_12 
       (.I0(\IP2Bus_Data[15]_i_26_0 [5]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\adc0_cmn_en_reg[15] ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\IP2Bus_Data[15]_i_26_1 [5]),
        .I5(\IP2Bus_Data[5]_i_20_n_0 ),
        .O(\IP2Bus_Data[5]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hDD5D)) 
    \IP2Bus_Data[5]_i_13 
       (.I0(irq_enables[3]),
        .I1(\IP2Bus_Data[31]_i_31_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_2 ),
        .I3(\IP2Bus_Data[5]_i_5_0 ),
        .O(\IP2Bus_Data[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA020AAAAAA2AA)) 
    \IP2Bus_Data[5]_i_14 
       (.I0(\IP2Bus_Data[5]_i_21_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [5]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(STATUS_COMMON[5]),
        .O(\IP2Bus_Data[5]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[5]_i_15 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[4]),
        .O(\IP2Bus_Data[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[5]_i_16 
       (.I0(\IP2Bus_Data[5]_i_22_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [5]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [5]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[5]_i_17 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [2]),
        .I4(\IP2Bus_Data[15]_i_31_2 [2]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[5]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[5]_i_18 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [5]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [5]),
        .O(\IP2Bus_Data[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFBFBF)) 
    \IP2Bus_Data[5]_i_19 
       (.I0(\IP2Bus_Data[12]_i_22_n_0 ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_2 [3]),
        .I3(\IP2Bus_Data[15]_i_24_1 [3]),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[5]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .I2(\IP2Bus_Data[5]_i_7_n_0 ),
        .I3(\IP2Bus_Data[5]_i_8_n_0 ),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[5]_i_20 
       (.I0(\IP2Bus_Data_reg[31]_4 [5]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [5]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBFFFBFFFBF)) 
    \IP2Bus_Data[5]_i_21 
       (.I0(\IP2Bus_Data[1]_i_57_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [5]),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\adc0_sample_rate_reg[31] ),
        .I5(\IP2Bus_Data[31]_i_7_1 [5]),
        .O(\IP2Bus_Data[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h55DFFFDF)) 
    \IP2Bus_Data[5]_i_22 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_2 [5]),
        .I3(\IP2Bus_Data[15]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [5]),
        .O(\IP2Bus_Data[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h7077000070777077)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(adc2_do_mon[5]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(adc3_do_mon[5]),
        .I4(\IP2Bus_Data[5]_i_9_n_0 ),
        .I5(\IP2Bus_Data[15]_i_19_n_0 ),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\IP2Bus_Data[5]_i_10_n_0 ),
        .I1(\IP2Bus_Data[13]_i_14_n_0 ),
        .I2(\IP2Bus_Data[5]_i_11_n_0 ),
        .I3(\IP2Bus_Data[12]_i_15_n_0 ),
        .I4(\IP2Bus_Data[5]_i_12_n_0 ),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\IP2Bus_Data[5]_i_13_n_0 ),
        .I1(\IP2Bus_Data[31]_i_20_n_0 ),
        .I2(\IP2Bus_Data[15]_i_17_n_0 ),
        .I3(\IP2Bus_Data_reg[15] [5]),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data[5]_i_14_n_0 ),
        .I1(\IP2Bus_Data[12]_i_16_n_0 ),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data[5]_i_15_n_0 ),
        .I4(\IP2Bus_Data[5]_i_16_n_0 ),
        .I5(\IP2Bus_Data[15]_i_12_n_0 ),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00001DFF)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(\IP2Bus_Data_reg[31]_0 [5]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [5]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[5]_i_17_n_0 ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[5]),
        .I2(adc0_do_mon[5]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[5]_i_9 
       (.I0(\IP2Bus_Data[5]_i_18_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [5]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [5]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\IP2Bus_Data[6]_i_3_n_0 ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[6]_i_4_n_0 ),
        .I4(\IP2Bus_Data[6]_i_5_n_0 ),
        .I5(\IP2Bus_Data[6]_i_6_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [6]));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \IP2Bus_Data[6]_i_10 
       (.I0(\IP2Bus_Data[6]_i_19_n_0 ),
        .I1(\IP2Bus_Data[12]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [6]),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_1 [6]),
        .O(\IP2Bus_Data[6]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \IP2Bus_Data[6]_i_11 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc1_do_mon[6]),
        .O(\IP2Bus_Data[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4F7F7F7)) 
    \IP2Bus_Data[6]_i_12 
       (.I0(\IP2Bus_Data[15]_i_26_1 [6]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_26_0 [6]),
        .I5(\IP2Bus_Data[6]_i_20_n_0 ),
        .O(\IP2Bus_Data[6]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hDD5D)) 
    \IP2Bus_Data[6]_i_13 
       (.I0(irq_enables[4]),
        .I1(\IP2Bus_Data[31]_i_31_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_2 ),
        .I3(\IP2Bus_Data[6]_i_5_0 ),
        .O(\IP2Bus_Data[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA020AAAAAA2AA)) 
    \IP2Bus_Data[6]_i_14 
       (.I0(\IP2Bus_Data[6]_i_21_n_0 ),
        .I1(\IP2Bus_Data[15]_i_13_0 [6]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(STATUS_COMMON[6]),
        .O(\IP2Bus_Data[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[6]_i_16 
       (.I0(\IP2Bus_Data[6]_i_22_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [6]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [6]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAFFBFF)) 
    \IP2Bus_Data[6]_i_17 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [3]),
        .I4(\IP2Bus_Data[15]_i_31_2 [3]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[6]_i_18 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [6]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [6]),
        .O(\IP2Bus_Data[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F7FFF7)) 
    \IP2Bus_Data[6]_i_19 
       (.I0(\IP2Bus_Data[15]_i_24_2 [4]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\IP2Bus_Data[15]_i_24_1 [4]),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[6]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .I2(\IP2Bus_Data[6]_i_7_n_0 ),
        .I3(\IP2Bus_Data[6]_i_8_n_0 ),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[6]_i_20 
       (.I0(\IP2Bus_Data_reg[31]_4 [6]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [6]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAFFBFFFBFFFBF)) 
    \IP2Bus_Data[6]_i_21 
       (.I0(\IP2Bus_Data[1]_i_57_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_0 [6]),
        .I2(\adc0_ref_clk_freq_reg[31] ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\adc0_sample_rate_reg[31] ),
        .I5(\IP2Bus_Data[31]_i_7_1 [6]),
        .O(\IP2Bus_Data[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h55DFFFDF)) 
    \IP2Bus_Data[6]_i_22 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_2 [6]),
        .I3(\IP2Bus_Data[15]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [6]),
        .O(\IP2Bus_Data[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h7077000070777077)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(adc2_do_mon[6]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(adc3_do_mon[6]),
        .I4(\IP2Bus_Data[6]_i_9_n_0 ),
        .I5(\IP2Bus_Data[15]_i_19_n_0 ),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\IP2Bus_Data[6]_i_10_n_0 ),
        .I1(\IP2Bus_Data[13]_i_14_n_0 ),
        .I2(\IP2Bus_Data[6]_i_11_n_0 ),
        .I3(\IP2Bus_Data[12]_i_15_n_0 ),
        .I4(\IP2Bus_Data[6]_i_12_n_0 ),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\IP2Bus_Data[15]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [6]),
        .I2(\IP2Bus_Data[6]_i_13_n_0 ),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data[6]_i_14_n_0 ),
        .I1(\IP2Bus_Data[12]_i_16_n_0 ),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data_reg[6] ),
        .I4(\IP2Bus_Data[6]_i_16_n_0 ),
        .I5(\IP2Bus_Data[15]_i_12_n_0 ),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(\IP2Bus_Data[6]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [6]),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_0 [6]),
        .I4(\IP2Bus_Data[15]_i_80_n_0 ),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[6]),
        .I2(adc0_do_mon[6]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[6]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[6]_i_9 
       (.I0(\IP2Bus_Data[6]_i_18_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [6]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [6]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF5510)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\IP2Bus_Data[7]_i_3_n_0 ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[7]_i_4_n_0 ),
        .I4(\IP2Bus_Data[7]_i_5_n_0 ),
        .I5(\IP2Bus_Data[7]_i_6_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [7]));
  LUT5 #(
    .INIT(32'h888AAA8A)) 
    \IP2Bus_Data[7]_i_10 
       (.I0(\IP2Bus_Data[7]_i_19_n_0 ),
        .I1(\IP2Bus_Data[12]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31]_2 [7]),
        .I3(\IP2Bus_Data[31]_i_9_n_0 ),
        .I4(\IP2Bus_Data_reg[31]_1 [7]),
        .O(\IP2Bus_Data[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hD5)) 
    \IP2Bus_Data[7]_i_11 
       (.I0(\IP2Bus_Data_reg[25]_0 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I2(adc1_do_mon[7]),
        .O(\IP2Bus_Data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF13FFDF)) 
    \IP2Bus_Data[7]_i_12 
       (.I0(\IP2Bus_Data[15]_i_26_0 [7]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\adc0_cmn_en_reg[15] ),
        .I3(\bus2ip_addr_reg_reg[14] ),
        .I4(\IP2Bus_Data[15]_i_26_1 [7]),
        .I5(\IP2Bus_Data[7]_i_20_n_0 ),
        .O(\IP2Bus_Data[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hDD5D)) 
    \IP2Bus_Data[7]_i_13 
       (.I0(irq_enables[5]),
        .I1(\IP2Bus_Data[31]_i_31_n_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_2 ),
        .I3(\IP2Bus_Data[7]_i_5_0 ),
        .O(\IP2Bus_Data[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAA20AA2AAA2AAA2A)) 
    \IP2Bus_Data[7]_i_14 
       (.I0(\IP2Bus_Data[7]_i_21_n_0 ),
        .I1(STATUS_COMMON[7]),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(\IP2Bus_Data[15]_i_13_0 [7]),
        .I5(\adc0_cmn_en_reg[15] ),
        .O(\IP2Bus_Data[7]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[7]_i_15 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[5]),
        .O(\IP2Bus_Data[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[7]_i_16 
       (.I0(\IP2Bus_Data[7]_i_22_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [7]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [7]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[7]_i_17 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [4]),
        .I4(\IP2Bus_Data[15]_i_31_2 [4]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[7]_i_18 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [7]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [7]),
        .O(\IP2Bus_Data[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F7FFF7)) 
    \IP2Bus_Data[7]_i_19 
       (.I0(\IP2Bus_Data[15]_i_24_2 [5]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\IP2Bus_Data[15]_i_24_1 [5]),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[7]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\IP2Bus_Data[30]_i_10_n_0 ),
        .I1(\IP2Bus_Data[15]_i_32_n_0 ),
        .I2(\IP2Bus_Data[7]_i_7_n_0 ),
        .I3(\IP2Bus_Data[7]_i_8_n_0 ),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[7]_i_20 
       (.I0(\IP2Bus_Data_reg[31]_4 [7]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [7]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[7]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFBBFFFFAFFF)) 
    \IP2Bus_Data[7]_i_21 
       (.I0(\IP2Bus_Data[1]_i_57_n_0 ),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\IP2Bus_Data[31]_i_7_0 [7]),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\bus2ip_addr_reg_reg[15]_1 ),
        .I5(\IP2Bus_Data[31]_i_7_1 [7]),
        .O(\IP2Bus_Data[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h55DFFFDF)) 
    \IP2Bus_Data[7]_i_22 
       (.I0(\IP2Bus_Data[15]_i_44_n_0 ),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_2_2 [7]),
        .I3(\IP2Bus_Data[15]_i_42_n_0 ),
        .I4(\IP2Bus_Data[15]_i_2_1 [7]),
        .O(\IP2Bus_Data[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h7077000070777077)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(adc2_do_mon[7]),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I2(\IP2Bus_Data_reg[5] ),
        .I3(adc3_do_mon[7]),
        .I4(\IP2Bus_Data[7]_i_9_n_0 ),
        .I5(\IP2Bus_Data[15]_i_19_n_0 ),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(\IP2Bus_Data[7]_i_10_n_0 ),
        .I1(\IP2Bus_Data[13]_i_14_n_0 ),
        .I2(\IP2Bus_Data[7]_i_11_n_0 ),
        .I3(\IP2Bus_Data[12]_i_15_n_0 ),
        .I4(\IP2Bus_Data[7]_i_12_n_0 ),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\IP2Bus_Data[15]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [7]),
        .I2(\IP2Bus_Data[7]_i_13_n_0 ),
        .I3(\IP2Bus_Data[31]_i_20_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF404FFFFF404F404)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data[7]_i_14_n_0 ),
        .I1(\IP2Bus_Data[12]_i_16_n_0 ),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data[7]_i_15_n_0 ),
        .I4(\IP2Bus_Data[7]_i_16_n_0 ),
        .I5(\IP2Bus_Data[15]_i_12_n_0 ),
        .O(\IP2Bus_Data[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00001DFF)) 
    \IP2Bus_Data[7]_i_7 
       (.I0(\IP2Bus_Data_reg[31]_0 [7]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [7]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[7]_i_17_n_0 ),
        .O(\IP2Bus_Data[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000777)) 
    \IP2Bus_Data[7]_i_8 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(dac1_do_mon[7]),
        .I2(adc0_do_mon[7]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I4(\IP2Bus_Data_reg[25]_0 ),
        .O(\IP2Bus_Data[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[7]_i_9 
       (.I0(\IP2Bus_Data[7]_i_18_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [7]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [7]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(\IP2Bus_Data[8]_i_2_n_0 ),
        .I1(\IP2Bus_Data[8]_i_3_n_0 ),
        .I2(\IP2Bus_Data[8]_i_4_n_0 ),
        .I3(\IP2Bus_Data[8]_i_5_n_0 ),
        .I4(\IP2Bus_Data[8]_i_6_n_0 ),
        .I5(\IP2Bus_Data[8]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [8]));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[8]_i_10 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(adc0_do_mon[8]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(dac1_do_mon[8]),
        .O(\IP2Bus_Data[8]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00001DFF)) 
    \IP2Bus_Data[8]_i_11 
       (.I0(\IP2Bus_Data_reg[31]_0 [8]),
        .I1(\IP2Bus_Data[30]_i_12_n_0 ),
        .I2(\IP2Bus_Data_reg[31] [8]),
        .I3(\IP2Bus_Data[15]_i_80_n_0 ),
        .I4(\IP2Bus_Data[8]_i_20_n_0 ),
        .O(\IP2Bus_Data[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \IP2Bus_Data[8]_i_12 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc1_do_mon[8]),
        .I2(\IP2Bus_Data[10]_i_13_n_0 ),
        .I3(\IP2Bus_Data[11]_i_4_0 [0]),
        .I4(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55555555F755F7F7)) 
    \IP2Bus_Data[8]_i_13 
       (.I0(\IP2Bus_Data[3]_i_24_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_1 [8]),
        .I2(\IP2Bus_Data[14]_i_37_n_0 ),
        .I3(\IP2Bus_Data[14]_i_38_n_0 ),
        .I4(\IP2Bus_Data[15]_i_26_0 [8]),
        .I5(\IP2Bus_Data[8]_i_21_n_0 ),
        .O(\IP2Bus_Data[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A8A8888888A88)) 
    \IP2Bus_Data[8]_i_14 
       (.I0(\IP2Bus_Data[29]_i_12_n_0 ),
        .I1(\IP2Bus_Data[8]_i_22_n_0 ),
        .I2(\IP2Bus_Data[12]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_2 [8]),
        .I4(\IP2Bus_Data[31]_i_9_n_0 ),
        .I5(\IP2Bus_Data_reg[31]_1 [8]),
        .O(\IP2Bus_Data[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \IP2Bus_Data[8]_i_15 
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_read_req_r_i_3__0_n_0),
        .O(\IP2Bus_Data[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h8A008A8AAAAAAAAA)) 
    \IP2Bus_Data[8]_i_16 
       (.I0(\IP2Bus_Data[8]_i_23_n_0 ),
        .I1(\IP2Bus_Data[30]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_1 [8]),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [8]),
        .I5(\IP2Bus_Data[31]_i_30_n_0 ),
        .O(\IP2Bus_Data[8]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7F70)) 
    \IP2Bus_Data[8]_i_17 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[6]),
        .I2(\IP2Bus_Data_reg[4] ),
        .I3(\IP2Bus_Data[0]_i_21_1 ),
        .O(\IP2Bus_Data[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00AA2A2AAAAAAAAA)) 
    \IP2Bus_Data[8]_i_18 
       (.I0(\IP2Bus_Data[8]_i_24_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_4 [8]),
        .I2(\IP2Bus_Data[15]_i_46_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_3 [8]),
        .I4(\IP2Bus_Data[15]_i_47_n_0 ),
        .I5(\IP2Bus_Data[1]_i_27_n_0 ),
        .O(\IP2Bus_Data[8]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[8]_i_19 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [8]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [8]),
        .O(\IP2Bus_Data[8]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[8]_i_8_n_0 ),
        .I1(\IP2Bus_Data[8]_i_9_n_0 ),
        .I2(\IP2Bus_Data[15]_i_19_n_0 ),
        .O(\IP2Bus_Data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000054500400)) 
    \IP2Bus_Data[8]_i_20 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [5]),
        .I4(\IP2Bus_Data[15]_i_31_2 [5]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[8]_i_21 
       (.I0(\IP2Bus_Data_reg[31]_4 [8]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [8]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[8]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F088)) 
    \IP2Bus_Data[8]_i_22 
       (.I0(\IP2Bus_Data[15]_i_24_2 [6]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_1 [6]),
        .I3(\IP2Bus_Data[3]_i_8_0 ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(\IP2Bus_Data[12]_i_22_n_0 ),
        .O(\IP2Bus_Data[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7F7F7FFFFFFFF)) 
    \IP2Bus_Data[8]_i_23 
       (.I0(STATUS_COMMON[8]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\adc0_cmn_en_reg[15] ),
        .I4(\IP2Bus_Data[15]_i_13_0 [8]),
        .I5(\IP2Bus_Data[15]_i_49_n_0 ),
        .O(\IP2Bus_Data[8]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h0DFDFFFF)) 
    \IP2Bus_Data[8]_i_24 
       (.I0(\IP2Bus_Data[15]_i_2_2 [8]),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_1 [8]),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(\IP2Bus_Data[8]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_11_n_0 ),
        .I2(\IP2Bus_Data[8]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[11] [0]),
        .I4(\IP2Bus_Data[11]_i_13_n_0 ),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\IP2Bus_Data[8]_i_12_n_0 ),
        .I1(\IP2Bus_Data[11]_i_15_n_0 ),
        .I2(\IP2Bus_Data[8]_i_13_n_0 ),
        .I3(\IP2Bus_Data[8]_i_14_n_0 ),
        .I4(\IP2Bus_Data_reg[11]_0 [0]),
        .I5(\IP2Bus_Data[11]_i_18_n_0 ),
        .O(\IP2Bus_Data[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(dac0_reset_reg),
        .I1(dac1_restart_reg),
        .I2(\startup_delay_reg[15] ),
        .I3(\IP2Bus_Data[8]_i_15_n_0 ),
        .I4(\IP2Bus_Data_reg[15] [8]),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(\IP2Bus_Data_reg[4] ),
        .I1(\IP2Bus_Data[11]_i_20_n_0 ),
        .I2(\IP2Bus_Data_reg[11]_1 [0]),
        .I3(\IP2Bus_Data[13]_i_15_n_0 ),
        .I4(\IP2Bus_Data[8]_i_16_n_0 ),
        .I5(\IP2Bus_Data[8]_i_17_n_0 ),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(\IP2Bus_Data[8]_i_18_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_n_0 ),
        .I2(\IP2Bus_Data[11]_i_24_n_0 ),
        .I3(p_46_in[4]),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(\IP2Bus_Data[11]_i_2_0 [0]),
        .I2(adc3_do_mon[8]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(adc2_do_mon[8]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[8]_i_9 
       (.I0(\IP2Bus_Data[8]_i_19_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [8]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [8]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data[9]_i_2_n_0 ),
        .I1(\IP2Bus_Data[9]_i_3_n_0 ),
        .I2(\IP2Bus_Data[9]_i_4_n_0 ),
        .I3(\IP2Bus_Data[9]_i_5_n_0 ),
        .I4(\IP2Bus_Data[9]_i_6_n_0 ),
        .I5(\IP2Bus_Data[9]_i_7_n_0 ),
        .O(\adc1_ref_clk_freq_reg[31] [9]));
  LUT4 #(
    .INIT(16'hF888)) 
    \IP2Bus_Data[9]_i_10 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I1(adc0_do_mon[9]),
        .I2(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I3(dac1_do_mon[9]),
        .O(\IP2Bus_Data[9]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[9]_i_11 
       (.I0(\IP2Bus_Data[9]_i_19_n_0 ),
        .I1(\IP2Bus_Data_reg[31] [9]),
        .I2(\IP2Bus_Data[30]_i_12_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_0 [9]),
        .I4(\IP2Bus_Data[15]_i_80_n_0 ),
        .O(\IP2Bus_Data[9]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \IP2Bus_Data[9]_i_12 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(adc1_do_mon[9]),
        .I2(\IP2Bus_Data[10]_i_13_n_0 ),
        .I3(\IP2Bus_Data[11]_i_4_0 [1]),
        .I4(\IP2Bus_Data_reg[14] ),
        .O(\IP2Bus_Data[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h55555555F755F7F7)) 
    \IP2Bus_Data[9]_i_13 
       (.I0(\IP2Bus_Data[3]_i_24_n_0 ),
        .I1(\IP2Bus_Data[15]_i_26_1 [9]),
        .I2(\IP2Bus_Data[14]_i_37_n_0 ),
        .I3(\IP2Bus_Data[14]_i_38_n_0 ),
        .I4(\IP2Bus_Data[15]_i_26_0 [9]),
        .I5(\IP2Bus_Data[9]_i_20_n_0 ),
        .O(\IP2Bus_Data[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAAAAA)) 
    \IP2Bus_Data[9]_i_14 
       (.I0(\IP2Bus_Data[29]_i_12_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_2 [9]),
        .I2(\IP2Bus_Data[31]_i_9_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_1 [9]),
        .I4(\IP2Bus_Data[12]_i_12_n_0 ),
        .I5(\IP2Bus_Data[9]_i_21_n_0 ),
        .O(\IP2Bus_Data[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h8A008A8AAAAAAAAA)) 
    \IP2Bus_Data[9]_i_15 
       (.I0(\IP2Bus_Data[9]_i_22_n_0 ),
        .I1(\IP2Bus_Data[30]_i_9_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_1 [9]),
        .I3(\IP2Bus_Data[30]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_7_0 [9]),
        .I5(\IP2Bus_Data[31]_i_30_n_0 ),
        .O(\IP2Bus_Data[9]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[9]_i_16 
       (.I0(Bus2IP_RdCE),
        .I1(dac0_do_mon[7]),
        .O(\IP2Bus_Data[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h202A2A2AAAAAAAAA)) 
    \IP2Bus_Data[9]_i_17 
       (.I0(\IP2Bus_Data[9]_i_23_n_0 ),
        .I1(\IP2Bus_Data[31]_i_7_3 [9]),
        .I2(\IP2Bus_Data[15]_i_47_n_0 ),
        .I3(\IP2Bus_Data[31]_i_7_4 [9]),
        .I4(\IP2Bus_Data[15]_i_46_n_0 ),
        .I5(\IP2Bus_Data[15]_i_45_n_0 ),
        .O(\IP2Bus_Data[9]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hABFB)) 
    \IP2Bus_Data[9]_i_18 
       (.I0(\IP2Bus_Data[15]_i_97_n_0 ),
        .I1(\IP2Bus_Data[15]_i_20_2 [9]),
        .I2(\IP2Bus_Data[1]_i_45_n_0 ),
        .I3(\IP2Bus_Data[15]_i_20_1 [9]),
        .O(\IP2Bus_Data[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAFFBFF)) 
    \IP2Bus_Data[9]_i_19 
       (.I0(\bus2ip_addr_reg_reg[10] ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[3]_i_8_0 ),
        .I3(\IP2Bus_Data[15]_i_31_1 [6]),
        .I4(\IP2Bus_Data[15]_i_31_2 [6]),
        .I5(\IP2Bus_Data[1]_i_35_n_0 ),
        .O(\IP2Bus_Data[9]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data[9]_i_8_n_0 ),
        .I1(\IP2Bus_Data[15]_i_19_n_0 ),
        .I2(\IP2Bus_Data[9]_i_9_n_0 ),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000F080008)) 
    \IP2Bus_Data[9]_i_20 
       (.I0(\IP2Bus_Data_reg[31]_4 [9]),
        .I1(\adc0_sample_rate_reg[31] ),
        .I2(\bus2ip_addr_reg_reg[14] ),
        .I3(\adc0_ref_clk_freq_reg[31] ),
        .I4(\IP2Bus_Data_reg[31]_3 [9]),
        .I5(\IP2Bus_Data[13]_i_21_n_0 ),
        .O(\IP2Bus_Data[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFBFBF)) 
    \IP2Bus_Data[9]_i_21 
       (.I0(\IP2Bus_Data[12]_i_22_n_0 ),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_2 [7]),
        .I3(\IP2Bus_Data[15]_i_24_1 [7]),
        .I4(\IP2Bus_Data[3]_i_8_0 ),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(\IP2Bus_Data[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFF13FFDFFFFFFFFF)) 
    \IP2Bus_Data[9]_i_22 
       (.I0(\IP2Bus_Data[15]_i_13_0 [9]),
        .I1(\IP2Bus_Data[3]_i_8_0 ),
        .I2(\adc0_cmn_en_reg[15] ),
        .I3(\bus2ip_addr_reg_reg[15]_1 ),
        .I4(STATUS_COMMON[9]),
        .I5(\IP2Bus_Data[15]_i_49_n_0 ),
        .O(\IP2Bus_Data[9]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h0DFDFFFF)) 
    \IP2Bus_Data[9]_i_23 
       (.I0(\IP2Bus_Data[15]_i_2_2 [9]),
        .I1(\IP2Bus_Data[15]_i_43_n_0 ),
        .I2(\IP2Bus_Data[15]_i_42_n_0 ),
        .I3(\IP2Bus_Data[15]_i_2_1 [9]),
        .I4(\IP2Bus_Data[15]_i_44_n_0 ),
        .O(\IP2Bus_Data[9]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(\IP2Bus_Data[9]_i_10_n_0 ),
        .I1(\IP2Bus_Data[11]_i_11_n_0 ),
        .I2(\IP2Bus_Data[9]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[11] [1]),
        .I4(\IP2Bus_Data[11]_i_13_n_0 ),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(\IP2Bus_Data[9]_i_12_n_0 ),
        .I1(\IP2Bus_Data[11]_i_15_n_0 ),
        .I2(\IP2Bus_Data[9]_i_13_n_0 ),
        .I3(\IP2Bus_Data[9]_i_14_n_0 ),
        .I4(\IP2Bus_Data_reg[11]_0 [1]),
        .I5(\IP2Bus_Data[11]_i_18_n_0 ),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data[15]_i_17_n_0 ),
        .I1(\IP2Bus_Data_reg[15] [9]),
        .I2(dac0_reset_reg),
        .I3(\IP2Bus_Data[25]_i_13_n_0 ),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00002F222F22)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(\IP2Bus_Data[13]_i_15_n_0 ),
        .I1(\IP2Bus_Data[9]_i_15_n_0 ),
        .I2(\IP2Bus_Data[11]_i_20_n_0 ),
        .I3(\IP2Bus_Data_reg[11]_1 [1]),
        .I4(\IP2Bus_Data[9]_i_16_n_0 ),
        .I5(\IP2Bus_Data_reg[4] ),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(\IP2Bus_Data[9]_i_17_n_0 ),
        .I1(\IP2Bus_Data[15]_i_12_n_0 ),
        .I2(\IP2Bus_Data[11]_i_24_n_0 ),
        .I3(p_46_in[5]),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h202AAAAA)) 
    \IP2Bus_Data[9]_i_8 
       (.I0(\IP2Bus_Data[9]_i_18_n_0 ),
        .I1(\IP2Bus_Data_reg[31]_6 [9]),
        .I2(\IP2Bus_Data[29]_i_11_n_0 ),
        .I3(\IP2Bus_Data_reg[31]_5 [9]),
        .I4(\IP2Bus_Data[15]_i_62_n_0 ),
        .O(\IP2Bus_Data[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \IP2Bus_Data[9]_i_9 
       (.I0(\IP2Bus_Data[3]_i_13_n_0 ),
        .I1(\IP2Bus_Data[11]_i_2_0 [1]),
        .I2(adc3_do_mon[9]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I4(adc2_do_mon[9]),
        .I5(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .O(\IP2Bus_Data[9]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1
       (.I0(\bus2ip_addr_reg_reg[17]_2 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I4(access_type_reg_1),
        .O(\FSM_onehot_state_reg[0]_4 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__0
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\bus2ip_addr_reg_reg[17]_3 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_3 [0]),
        .I4(access_type_reg_2),
        .O(\FSM_onehot_state_reg[0]_5 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__1
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .I1(\bus2ip_addr_reg_reg[17]_1 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I4(access_type_reg_3),
        .O(\FSM_onehot_state_reg[0]_6 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__2
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ),
        .I1(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I2(adc_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_4 [0]),
        .I4(access_type_reg_4),
        .O(\FSM_onehot_state_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h33FF0200)) 
    access_type_i_1__3
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(\bus2ip_addr_reg_reg[15] ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I4(access_type_reg),
        .O(\FSM_onehot_state_reg[0]_8 ));
  LUT5 #(
    .INIT(32'h55FF0400)) 
    access_type_i_1__4
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .I1(\bus2ip_addr_reg_reg[17]_0 ),
        .I2(dac_disable),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I4(access_type_reg_0),
        .O(\FSM_onehot_state_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc00_irq_en_i_1
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(adc03_irq_en_reg),
        .O(\bus2ip_addr_reg_reg[16]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    adc00_irq_en_i_2
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(master_reset_i_2_n_0),
        .O(adc00_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_cmn_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_cmn_en_reg[15] ),
        .O(\bus2ip_addr_reg_reg[16]_6 ));
  LUT4 #(
    .INIT(16'h3F2A)) 
    adc0_dreq_mon_INST_0
       (.I0(\bus2ip_addr_reg_reg[17]_2 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_2 [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_2 [3]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .O(adc0_dreq_mon));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    adc0_dreq_mon_INST_0_i_1
       (.I0(axi_RdAck_r_reg[14]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(Bus2IP_WrCE),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\bus2ip_addr_reg_reg[17]_2 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    adc0_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_end_stage[3]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\startup_delay_reg[15] ),
        .O(\bus2ip_addr_reg_reg[16]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_fifo_disable[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_fifo_disable_reg[1] ),
        .O(\bus2ip_addr_reg_reg[16]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_multi_band[2]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_multi_band_reg[2] ),
        .O(\bus2ip_addr_reg_reg[16]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_ref_clk_freq[31]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .O(\bus2ip_addr_reg_reg[16]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_reset_i_1
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac0_reset_reg),
        .O(adc0_reset));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc0_restart_i_1
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac1_restart_reg),
        .O(adc0_restart));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_sample_rate[31]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_sample_rate_reg[31] ),
        .O(\bus2ip_addr_reg_reg[16]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_sim_level[1]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_sim_level_reg[1] ),
        .O(\bus2ip_addr_reg_reg[16]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice0_irq_en[15]_i_1 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(adc00_irq_en_i_2_n_0),
        .O(bank9_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice1_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_slice1_irq_en_reg[15] ),
        .O(\bus2ip_addr_reg_reg[16]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc0_slice2_irq_en[15]_i_1 
       (.I0(adc00_irq_en_i_2_n_0),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .O(\bus2ip_addr_reg_reg[16]_10 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \adc0_slice3_irq_en[15]_i_1 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(adc00_irq_en_i_2_n_0),
        .O(bank9_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc10_irq_en_i_1
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(adc03_irq_en_reg),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    adc10_irq_en_i_2
       (.I0(\adc1_fifo_disable_reg[1] ),
        .I1(Bus2IP_WrCE),
        .I2(axi_RdAck_r_reg[14]),
        .I3(axi_RdAck_r_reg[10]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[8]),
        .O(adc10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_cmn_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_cmn_en_reg[15] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ));
  LUT4 #(
    .INIT(16'h3F2A)) 
    adc1_dreq_mon_INST_0
       (.I0(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_3 [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1]_3 [3]),
        .I3(\bus2ip_addr_reg_reg[17]_3 ),
        .O(adc1_dreq_mon));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    adc1_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    adc1_dreq_mon_INST_0_i_2
       (.I0(axi_RdAck_r_reg[14]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(Bus2IP_WrCE),
        .I3(axi_RdAck_r_reg[13]),
        .I4(axi_RdAck_r_reg[12]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\bus2ip_addr_reg_reg[17]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_end_stage[3]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\startup_delay_reg[15] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_fifo_disable[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_fifo_disable_reg[1] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_multi_band[2]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_multi_band_reg[2] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_ref_clk_freq[31]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_reset_i_1
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac0_reset_reg),
        .O(adc1_reset));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc1_restart_i_1
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac1_restart_reg),
        .O(adc1_restart));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_sample_rate[31]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_sample_rate_reg[31] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_sim_level[1]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_sim_level_reg[1] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice0_irq_en[15]_i_1 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(adc10_irq_en_i_2_n_0),
        .O(bank11_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice1_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_slice1_irq_en_reg[15] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc1_slice2_irq_en[15]_i_1 
       (.I0(adc10_irq_en_i_2_n_0),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \adc1_slice3_irq_en[15]_i_1 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(adc10_irq_en_i_2_n_0),
        .O(bank11_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc20_irq_en_i_1
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(adc03_irq_en_reg),
        .O(\bus2ip_addr_reg_reg[14]_5 ));
  LUT4 #(
    .INIT(16'h0080)) 
    adc20_irq_en_i_2
       (.I0(axi_RdAck_r_reg[11]),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(master_reset_i_2_n_0),
        .O(adc20_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_cmn_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_cmn_en_reg[15] ),
        .O(\bus2ip_addr_reg_reg[14]_4 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    adc2_dreq_mon_INST_0_i_1
       (.I0(axi_RdAck_r_reg[14]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(Bus2IP_WrCE),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(axi_RdAck_r_reg[12]),
        .O(\bus2ip_addr_reg_reg[17]_1 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    adc2_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(axi_RdAck_r_reg[12]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    adc2_dwe_mon_INST_0_i_1
       (.I0(\bus2ip_addr_reg_reg[17]_1 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_1 [1]),
        .O(adc2_drp_we));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_end_stage[3]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\startup_delay_reg[15] ),
        .O(\bus2ip_addr_reg_reg[14]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_fifo_disable[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_fifo_disable_reg[1] ),
        .O(\bus2ip_addr_reg_reg[14]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_multi_band[2]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_multi_band_reg[2] ),
        .O(\bus2ip_addr_reg_reg[14]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_ref_clk_freq[31]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_ref_clk_freq_reg[31] ),
        .O(\bus2ip_addr_reg_reg[14]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_reset_i_1
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac0_reset_reg),
        .O(adc2_reset));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h80)) 
    adc2_restart_i_1
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac1_restart_reg),
        .O(adc2_restart));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_sample_rate[31]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_sample_rate_reg[31] ),
        .O(\bus2ip_addr_reg_reg[14]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_sim_level[1]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_sim_level_reg[1] ),
        .O(\bus2ip_addr_reg_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice0_irq_en[15]_i_1 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(adc20_irq_en_i_2_n_0),
        .O(bank13_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice1_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_slice1_irq_en_reg[15] ),
        .O(\bus2ip_addr_reg_reg[14]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \adc2_slice2_irq_en[15]_i_1 
       (.I0(adc20_irq_en_i_2_n_0),
        .I1(\adc0_slice2_irq_en_reg[15] ),
        .O(\bus2ip_addr_reg_reg[14]_8 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \adc2_slice3_irq_en[15]_i_1 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(adc20_irq_en_i_2_n_0),
        .O(bank13_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc30_irq_en_i_1
       (.I0(adc03_irq_en_reg),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    adc30_irq_en_i_2
       (.I0(\icount_out_reg[11]_1 ),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[8]),
        .I3(axi_RdAck_r_reg[9]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(Bus2IP_WrCE),
        .O(adc30_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_cmn_en[15]_i_1 
       (.I0(\adc0_cmn_en_reg[15] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[7]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    adc3_dreq_mon_INST_0_i_1
       (.I0(Bus2IP_WrCE),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    adc3_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_end_stage[3]_i_2 
       (.I0(\startup_delay_reg[15] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_fifo_disable[1]_i_1 
       (.I0(\adc0_fifo_disable_reg[1] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_multi_band[2]_i_1 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_ref_clk_freq[31]_i_1 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc3_reset_i_1
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac0_reset_reg),
        .O(adc3_reset));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc3_restart_i_1
       (.I0(adc30_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac1_restart_reg),
        .O(adc3_restart));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_sample_rate[31]_i_1 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_sim_level[1]_i_1 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_slice0_irq_en[15]_i_1 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_slice1_irq_en[15]_i_1 
       (.I0(\adc0_slice1_irq_en_reg[15] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc3_slice2_irq_en[15]_i_1 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(adc30_irq_en_i_2_n_0),
        .O(bank15_write[5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \adc3_slice3_irq_en[15]_i_1 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(adc30_irq_en_i_2_n_0),
        .O(bank15_write[6]));
  LUT6 #(
    .INIT(64'hFFFEFE00FFFFFFFF)) 
    axi_RdAck_r_i_1
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[10]),
        .I4(axi_RdAck_r_reg[14]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[16]_12 ));
  LUT6 #(
    .INIT(64'hFCCCFFFFFCCCFEEE)) 
    axi_RdAck_r_i_10
       (.I0(axi_RdAck_r_reg_4),
        .I1(\bus2ip_addr_reg_reg[15]_2 ),
        .I2(axi_RdAck_r_reg_0),
        .I3(\bus2ip_addr_reg_reg[15]_0 ),
        .I4(\bus2ip_addr_reg_reg[16] ),
        .I5(axi_RdAck_r_reg_3),
        .O(axi_RdAck_r_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    axi_RdAck_r_i_11
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_RdAck_r_reg_3),
        .O(axi_RdAck_r_i_11_n_0));
  LUT6 #(
    .INIT(64'h0CFF0CAEFFFF0CAE)) 
    axi_RdAck_r_i_12
       (.I0(axi_RdAck_r_reg_1),
        .I1(axi_RdAck_r_reg_0),
        .I2(\bus2ip_addr_reg_reg[15]_1 ),
        .I3(\bus2ip_addr_reg_reg[16] ),
        .I4(axi_RdAck_r_reg_2),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(axi_RdAck_r_i_12_n_0));
  LUT6 #(
    .INIT(64'h0000000055005501)) 
    axi_RdAck_r_i_2
       (.I0(axi_RdAck_r_i_3_n_0),
        .I1(axi_RdAck_r_reg_0),
        .I2(axi_RdAck_r_reg_3),
        .I3(\bus2ip_addr_reg_reg[10] ),
        .I4(axi_RdAck_r_reg_1),
        .I5(axi_RdAck_r_i_5_n_0),
        .O(\bus2ip_addr_reg_reg[3] ));
  LUT5 #(
    .INIT(32'h0F0CFFEE)) 
    axi_RdAck_r_i_3
       (.I0(axi_RdAck_r_reg_1),
        .I1(axi_RdAck_r_reg_4),
        .I2(\bus2ip_addr_reg_reg[10] ),
        .I3(axi_RdAck_r_reg_2),
        .I4(\bus2ip_addr_reg_reg[17]_4 ),
        .O(axi_RdAck_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hEFFFEEFFFFFFEEFF)) 
    axi_RdAck_r_i_5
       (.I0(axi_RdAck_r_i_9_n_0),
        .I1(axi_RdAck_r_i_10_n_0),
        .I2(\bus2ip_addr_reg_reg[16] ),
        .I3(axi_RdAck_r_i_11_n_0),
        .I4(axi_RdAck_r_reg_0),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(axi_RdAck_r_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF4F)) 
    axi_RdAck_r_i_9
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_RdAck_r_reg_0),
        .I2(\bus2ip_addr_reg_reg[5]_1 ),
        .I3(bank13_read[3]),
        .I4(bank13_read[2]),
        .I5(axi_RdAck_r_i_12_n_0),
        .O(axi_RdAck_r_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    axi_read_req_r_i_1
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(axi_read_req_r_i_3__0_n_0),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[15]_2 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    axi_read_req_r_i_1__0
       (.I0(axi_read_req_r_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(\bus2ip_addr_reg_reg[17]_4 ),
        .O(bank15_read[0]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    axi_read_req_r_i_1__1
       (.I0(axi_read_req_r_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(bank13_read[0]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    axi_read_req_r_i_1__10
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(\bus2ip_addr_reg_reg[17]_4 ),
        .O(bank15_read[1]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    axi_read_req_r_i_1__11
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(bank13_read[1]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    axi_read_req_r_i_1__12
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[1]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_RdAck_r_reg[2]),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(bank9_read[1]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    axi_read_req_r_i_1__13
       (.I0(axi_RdAck_r_reg[1]),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_read_req_r_reg_0),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(bank11_read[3]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    axi_read_req_r_i_1__14
       (.I0(axi_RdAck_r_reg[1]),
        .I1(axi_RdAck_r_reg[0]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[4]),
        .I4(axi_read_req_r_reg_0),
        .I5(\bus2ip_addr_reg_reg[17]_4 ),
        .O(bank15_read[3]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    axi_read_req_r_i_1__15
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[4]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(axi_RdAck_r_reg[1]),
        .I5(\bus2ip_addr_reg_reg[14] ),
        .O(bank13_read[3]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    axi_read_req_r_i_1__16
       (.I0(axi_read_req_r_reg_0),
        .I1(axi_RdAck_r_reg[4]),
        .I2(axi_RdAck_r_reg[2]),
        .I3(axi_RdAck_r_reg[0]),
        .I4(axi_RdAck_r_reg[1]),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(bank9_read[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_1__17
       (.I0(axi_RdAck_r_reg_3),
        .I1(\bus2ip_addr_reg_reg[16] ),
        .O(bank11_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_1__18
       (.I0(axi_RdAck_r_reg_3),
        .I1(\bus2ip_addr_reg_reg[17]_4 ),
        .O(bank15_read[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_1__19
       (.I0(axi_RdAck_r_reg_3),
        .I1(\bus2ip_addr_reg_reg[14] ),
        .O(bank13_read[2]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    axi_read_req_r_i_1__2
       (.I0(axi_read_req_r_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(\bus2ip_addr_reg_reg[16] ),
        .O(bank11_read[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_read_req_r_i_1__20
       (.I0(axi_RdAck_r_reg_3),
        .I1(\bus2ip_addr_reg_reg[10] ),
        .O(bank9_read[2]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    axi_read_req_r_i_1__21
       (.I0(\bus2ip_addr_reg_reg[15]_0 ),
        .I1(axi_read_req_r_reg),
        .I2(axi_RdAck_r_reg[3]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(axi_RdAck_r_reg[6]),
        .I5(axi_RdAck_r_reg[7]),
        .O(dac0_read_req));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    axi_read_req_r_i_1__3
       (.I0(axi_read_req_r_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(bank9_read[0]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    axi_read_req_r_i_1__4
       (.I0(axi_read_req_r_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(\bus2ip_addr_reg_reg[15]_1 ),
        .O(dac1_read_req));
  LUT1 #(
    .INIT(2'h1)) 
    axi_read_req_r_i_1__5
       (.I0(\bus2ip_addr_reg_reg[5]_0 ),
        .O(bank11_read[4]));
  LUT1 #(
    .INIT(2'h1)) 
    axi_read_req_r_i_1__6
       (.I0(\bus2ip_addr_reg_reg[5]_1 ),
        .O(bank13_read[4]));
  LUT1 #(
    .INIT(2'h1)) 
    axi_read_req_r_i_1__7
       (.I0(\bus2ip_addr_reg_reg[5] ),
        .O(bank15_read[4]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    axi_read_req_r_i_1__8
       (.I0(axi_read_req_r_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(\bus2ip_addr_reg_reg[10] ),
        .O(bank9_read[4]));
  LUT1 #(
    .INIT(2'h1)) 
    axi_read_req_r_i_1__9
       (.I0(\bus2ip_addr_reg_reg[2] ),
        .O(bank11_read[1]));
  LUT4 #(
    .INIT(16'hFFFB)) 
    axi_read_req_r_i_2
       (.I0(axi_read_req_r_i_3__0_n_0),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[11]),
        .O(\bus2ip_addr_reg_reg[15]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    axi_read_req_r_i_2__0
       (.I0(axi_read_req_r_i_3__0_n_0),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    axi_read_req_r_i_2__1
       (.I0(axi_read_req_r_i_3__0_n_0),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[11]),
        .O(\bus2ip_addr_reg_reg[16] ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    axi_read_req_r_i_2__2
       (.I0(axi_read_req_r_i_3__0_n_0),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(axi_RdAck_r_reg[12]),
        .O(\bus2ip_addr_reg_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    axi_read_req_r_i_2__3
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_read_req_r_reg),
        .I2(axi_RdAck_r_reg[3]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(axi_RdAck_r_reg[6]),
        .I5(axi_RdAck_r_reg[7]),
        .O(\bus2ip_addr_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    axi_read_req_r_i_2__4
       (.I0(\bus2ip_addr_reg_reg[14] ),
        .I1(axi_read_req_r_reg),
        .I2(axi_RdAck_r_reg[3]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(axi_RdAck_r_reg[6]),
        .I5(axi_RdAck_r_reg[7]),
        .O(\bus2ip_addr_reg_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    axi_read_req_r_i_2__5
       (.I0(\bus2ip_addr_reg_reg[17]_4 ),
        .I1(axi_read_req_r_reg),
        .I2(axi_RdAck_r_reg[3]),
        .I3(axi_RdAck_r_reg[5]),
        .I4(axi_RdAck_r_reg[6]),
        .I5(axi_RdAck_r_reg[7]),
        .O(\bus2ip_addr_reg_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    axi_read_req_r_i_2__6
       (.I0(\bus2ip_addr_reg_reg[16] ),
        .I1(axi_read_req_r_reg_0),
        .I2(axi_RdAck_r_reg[0]),
        .I3(axi_RdAck_r_reg[1]),
        .I4(axi_RdAck_r_reg[4]),
        .I5(axi_RdAck_r_reg[2]),
        .O(\bus2ip_addr_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    axi_read_req_r_i_2__7
       (.I0(\icount_out_reg[11]_1 ),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[8]),
        .I3(axi_RdAck_r_reg[9]),
        .I4(axi_RdAck_r_reg[10]),
        .I5(Bus2IP_RdCE),
        .O(\bus2ip_addr_reg_reg[17]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    axi_read_req_r_i_3
       (.I0(axi_RdAck_r_reg[8]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(Bus2IP_RdCE),
        .I5(axi_RdAck_r_reg_5),
        .O(\bus2ip_addr_reg_reg[10] ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    axi_read_req_r_i_3__0
       (.I0(axi_RdAck_r_reg[8]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(Bus2IP_RdCE),
        .O(axi_read_req_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dac00_irq_en_i_1
       (.I0(adc03_irq_en_reg),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    dac00_irq_en_i_3
       (.I0(\dac0_fifo_disable_reg[0] ),
        .I1(Bus2IP_WrCE),
        .I2(axi_RdAck_r_reg[14]),
        .I3(axi_RdAck_r_reg[10]),
        .I4(axi_RdAck_r_reg[9]),
        .I5(axi_RdAck_r_reg[8]),
        .O(dac00_irq_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_cmn_en[15]_i_1 
       (.I0(\adc0_cmn_en_reg[15] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[7]));
  LUT4 #(
    .INIT(16'h3F2A)) 
    dac0_dreq_mon_INST_0
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(\FSM_sequential_fsm_cs_reg[1] [2]),
        .I2(\FSM_sequential_fsm_cs_reg[1] [3]),
        .I3(\bus2ip_addr_reg_reg[15] ),
        .O(dac0_dreq_mon));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    dac0_dreq_mon_INST_0_i_1
       (.I0(axi_RdAck_r_reg[14]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(Bus2IP_WrCE),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[11]),
        .I5(axi_RdAck_r_reg[13]),
        .O(\bus2ip_addr_reg_reg[17] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    dac0_dreq_mon_INST_0_i_2
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[13]),
        .I3(Bus2IP_RdCE),
        .I4(axi_RdAck_r_reg[14]),
        .I5(axi_RdAck_r_reg[10]),
        .O(\bus2ip_addr_reg_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dac0_end_stage[3]_i_1 
       (.I0(dac00_irq_en_i_3_n_0),
        .I1(\startup_delay_reg[15] ),
        .I2(\dac1_end_stage_reg[0] ),
        .O(master_reset_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \dac0_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\adc0_fifo_disable_reg[1] ),
        .I2(dac00_irq_en_i_3_n_0),
        .I3(dac0_fifo_disable),
        .O(\s_axi_wdata[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    dac0_irq_en_i_1
       (.I0(dac0_irq_en_i_2_n_0),
        .I1(adc3_irq_en_reg),
        .I2(axi_RdAck_r_reg[6]),
        .I3(axi_RdAck_r_reg[3]),
        .I4(axi_RdAck_r_reg[5]),
        .I5(axi_RdAck_r_reg[7]),
        .O(\bus2ip_addr_reg_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    dac0_irq_en_i_2
       (.I0(axi_RdAck_r_reg[13]),
        .I1(axi_RdAck_r_reg[11]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(master_reset_i_2_n_0),
        .O(dac0_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_multi_band[2]_i_1 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_ref_clk_freq[31]_i_1 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac0_reset_i_1
       (.I0(dac00_irq_en_i_3_n_0),
        .I1(s_axi_wdata),
        .I2(dac0_reset_reg),
        .O(dac0_reset));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac0_restart_i_1
       (.I0(dac00_irq_en_i_3_n_0),
        .I1(s_axi_wdata),
        .I2(dac1_restart_reg),
        .O(dac0_restart));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_sample_rate[31]_i_1 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_sim_level[1]_i_1 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_slice0_irq_en[15]_i_1 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_slice1_irq_en[15]_i_1 
       (.I0(\adc0_slice1_irq_en_reg[15] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_slice2_irq_en[15]_i_1 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \dac0_slice3_irq_en[15]_i_1 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(dac00_irq_en_i_3_n_0),
        .O(bank1_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_start_stage[3]_i_1 
       (.I0(\startup_delay_reg[15] ),
        .I1(dac00_irq_en_i_3_n_0),
        .O(bank1_write[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dac10_irq_en_i_1
       (.I0(adc03_irq_en_reg),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    dac10_irq_en_i_2
       (.I0(axi_RdAck_r_reg[12]),
        .I1(axi_RdAck_r_reg[13]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(master_reset_i_2_n_0),
        .O(dac10_irq_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_cmn_en[15]_i_1 
       (.I0(\adc0_cmn_en_reg[15] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[7]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    dac1_dreq_mon_INST_0_i_1
       (.I0(axi_RdAck_r_reg[14]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(Bus2IP_WrCE),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\bus2ip_addr_reg_reg[17]_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    dac1_dreq_mon_INST_0_i_2
       (.I0(Bus2IP_RdCE),
        .I1(axi_RdAck_r_reg[14]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[12]),
        .I4(axi_RdAck_r_reg[13]),
        .I5(axi_RdAck_r_reg[11]),
        .O(\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \dac1_end_stage[3]_i_1 
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(\startup_delay_reg[15] ),
        .I2(\dac1_end_stage_reg[0] ),
        .O(master_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \dac1_fifo_disable[0]_i_1 
       (.I0(s_axi_wdata),
        .I1(\adc0_fifo_disable_reg[1] ),
        .I2(dac10_irq_en_i_2_n_0),
        .I3(dac1_fifo_disable),
        .O(s_axi_wdata_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_multi_band[2]_i_1 
       (.I0(\adc0_multi_band_reg[2] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_ref_clk_freq[31]_i_1 
       (.I0(\adc0_ref_clk_freq_reg[31] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[8]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac1_reset_i_1
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac0_reset_reg),
        .O(dac1_reset));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac1_restart_i_1
       (.I0(dac10_irq_en_i_2_n_0),
        .I1(s_axi_wdata),
        .I2(dac1_restart_reg),
        .O(dac1_restart));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_sample_rate[31]_i_1 
       (.I0(\adc0_sample_rate_reg[31] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[9]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_sim_level[1]_i_1 
       (.I0(\adc0_sim_level_reg[1] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_slice0_irq_en[15]_i_1 
       (.I0(\adc3_slice0_irq_en_reg[2] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_slice1_irq_en[15]_i_1 
       (.I0(\adc0_slice1_irq_en_reg[15] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_slice2_irq_en[15]_i_1 
       (.I0(\adc0_slice2_irq_en_reg[15] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[5]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \dac1_slice3_irq_en[15]_i_1 
       (.I0(adc3_irq_en_reg),
        .I1(axi_RdAck_r_reg[3]),
        .I2(axi_RdAck_r_reg[5]),
        .I3(axi_RdAck_r_reg[6]),
        .I4(axi_RdAck_r_reg[7]),
        .I5(dac10_irq_en_i_2_n_0),
        .O(bank3_write[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac1_start_stage[3]_i_1 
       (.I0(\startup_delay_reg[15] ),
        .I1(dac10_irq_en_i_2_n_0),
        .O(bank3_write[0]));
  LUT6 #(
    .INIT(64'hBFBFBFBBAAAAAAAA)) 
    \icount_out[11]_i_1 
       (.I0(cs_ce_ld_enable_i),
        .I1(\icount_out_reg[11] ),
        .I2(\FSM_sequential_access_cs_reg[0]_1 ),
        .I3(\icount_out_reg[11]_0 ),
        .I4(\icount_out[11]_i_4_n_0 ),
        .I5(counter_en_reg),
        .O(counter_en_reg_reg));
  LUT6 #(
    .INIT(64'h2222220222020202)) 
    \icount_out[11]_i_4 
       (.I0(Q[2]),
        .I1(\icount_out[12]_i_4_n_0 ),
        .I2(Bus2IP_WrCE),
        .I3(\icount_out_reg[11]_1 ),
        .I4(axi_RdAck_r_reg[10]),
        .I5(axi_RdAck_r_reg[14]),
        .O(\icount_out[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2202)) 
    \icount_out[12]_i_2 
       (.I0(Q[2]),
        .I1(\icount_out[12]_i_4_n_0 ),
        .I2(Bus2IP_WrCE),
        .I3(s_axi_wready_reg_i_3_n_0),
        .I4(\icount_out_reg[11]_0 ),
        .I5(\FSM_sequential_access_cs_reg[0]_1 ),
        .O(\FSM_sequential_access_cs_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icount_out[12]_i_4 
       (.I0(drp_WrAck[5]),
        .I1(drp_WrAck[6]),
        .I2(drp_WrAck[4]),
        .I3(drp_WrAck[1]),
        .I4(drp_WrAck[7]),
        .I5(drp_WrAck[0]),
        .O(\icount_out[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \icount_out[12]_i_5 
       (.I0(\bus2ip_addr_reg_reg[17]_2 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I3(access_type_reg_1),
        .I4(adc0_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_8 ),
        .O(drp_WrAck[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \icount_out[12]_i_6 
       (.I0(\bus2ip_addr_reg_reg[17] ),
        .I1(dac_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I3(access_type_reg),
        .I4(dac0_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_5 ),
        .O(drp_WrAck[0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    master_reset_i_1
       (.I0(master_reset_i_2_n_0),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(s_axi_wdata),
        .I5(dac1_restart_reg),
        .O(master_reset));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    master_reset_i_2
       (.I0(axi_RdAck_r_reg[8]),
        .I1(axi_RdAck_r_reg[9]),
        .I2(axi_RdAck_r_reg[10]),
        .I3(axi_RdAck_r_reg[14]),
        .I4(Bus2IP_WrCE),
        .O(master_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000FE0000)) 
    \s_axi_rdata_reg[31]_i_3 
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12 ),
        .I1(drp_RdAck_r),
        .I2(axi_RdAck),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\DATA_PHASE_WDT.data_timeout_reg ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h10101000)) 
    s_axi_wready_reg_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12 ),
        .I4(IP2Bus_WrAck),
        .O(\FSM_sequential_access_cs_reg[1] ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_11
       (.I0(\bus2ip_addr_reg_reg[17]_0 ),
        .I1(dac_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_0 [0]),
        .I3(access_type_reg_0),
        .I4(dac1_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_6 ),
        .O(drp_WrAck[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    s_axi_wready_reg_i_2
       (.I0(s_axi_wready_reg_i_3_n_0),
        .I1(Bus2IP_WrCE),
        .I2(s_axi_wready_reg_i_4_n_0),
        .I3(s_axi_wready_reg_i_5_n_0),
        .I4(drp_WrAck[6]),
        .I5(drp_WrAck[5]),
        .O(IP2Bus_WrAck));
  LUT5 #(
    .INIT(32'hEEEEEEE8)) 
    s_axi_wready_reg_i_3
       (.I0(axi_RdAck_r_reg[14]),
        .I1(axi_RdAck_r_reg[10]),
        .I2(axi_RdAck_r_reg[12]),
        .I3(axi_RdAck_r_reg[11]),
        .I4(axi_RdAck_r_reg[13]),
        .O(s_axi_wready_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'hFEEEEEEE)) 
    s_axi_wready_reg_i_4
       (.I0(drp_WrAck[7]),
        .I1(s_axi_wready_reg_i_2_1),
        .I2(\FSM_sequential_fsm_cs_reg[1] [0]),
        .I3(dac_disable),
        .I4(\bus2ip_addr_reg_reg[17] ),
        .O(s_axi_wready_reg_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    s_axi_wready_reg_i_5
       (.I0(s_axi_wready_reg_i_2_0),
        .I1(\FSM_sequential_fsm_cs_reg[1]_2 [0]),
        .I2(adc_disable),
        .I3(\bus2ip_addr_reg_reg[17]_2 ),
        .I4(drp_WrAck[1]),
        .O(s_axi_wready_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_6
       (.I0(\bus2ip_addr_reg_reg[17]_1 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_1 [0]),
        .I3(access_type_reg_3),
        .I4(adc2_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_7 ),
        .O(drp_WrAck[6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_7
       (.I0(\bus2ip_addr_reg_reg[17]_3 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_3 [0]),
        .I3(access_type_reg_2),
        .I4(adc1_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_9 ),
        .O(drp_WrAck[5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    s_axi_wready_reg_i_8
       (.I0(\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .I1(adc_disable),
        .I2(\FSM_sequential_fsm_cs_reg[1]_4 [0]),
        .I3(access_type_reg_4),
        .I4(adc3_drp_rdy),
        .I5(\FSM_onehot_state_reg[1]_10 ),
        .O(drp_WrAck[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \startup_delay[15]_i_1 
       (.I0(master_reset_i_2_n_0),
        .I1(axi_RdAck_r_reg[12]),
        .I2(axi_RdAck_r_reg[11]),
        .I3(axi_RdAck_r_reg[13]),
        .I4(\startup_delay_reg[15] ),
        .O(\bus2ip_addr_reg_reg[15]_3 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_axi_lite_ipif
   (axi_timeout,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    \bus2ip_addr_reg_reg[12] ,
    D,
    bank2_read,
    bank2_write,
    \FSM_onehot_state_reg[0] ,
    bank4_read,
    bank4_write,
    dac0_dreq_mon,
    \FSM_onehot_state_reg[0]_0 ,
    bank14_write,
    bank14_read,
    \FSM_onehot_state_reg[0]_1 ,
    bank10_read,
    bank10_write,
    \FSM_onehot_state_reg[0]_2 ,
    bank12_read,
    bank12_write,
    \FSM_onehot_state_reg[0]_3 ,
    bank16_read,
    bank16_write,
    adc2_drp_we,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \FSM_onehot_state_reg[3]_2 ,
    \FSM_onehot_state_reg[3]_3 ,
    \FSM_onehot_state_reg[3]_4 ,
    \adc1_ref_clk_freq_reg[31] ,
    \bus2ip_addr_reg_reg[15] ,
    \bus2ip_addr_reg_reg[10] ,
    \bus2ip_addr_reg_reg[16] ,
    \bus2ip_addr_reg_reg[2] ,
    \bus2ip_addr_reg_reg[14] ,
    bank13_read,
    \bus2ip_addr_reg_reg[17] ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[15]_0 ,
    bank0_read,
    bank15_write,
    bank3_write,
    bank1_write,
    \bus2ip_addr_reg_reg[3] ,
    bank9_read,
    bank15_read,
    bank13_write,
    bank11_write,
    bank9_write,
    dac0_reset,
    dac1_reset,
    adc0_reset,
    adc1_reset,
    adc2_reset,
    adc3_reset,
    bank11_read,
    dac1_read_req,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[5]_1 ,
    dac1_restart,
    dac0_restart,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    master_reset,
    E,
    master_reset_reg,
    \bus2ip_addr_reg_reg[16]_0 ,
    \bus2ip_addr_reg_reg[16]_1 ,
    \bus2ip_addr_reg_reg[15]_1 ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ,
    \bus2ip_addr_reg_reg[14]_0 ,
    \bus2ip_addr_reg_reg[8] ,
    \bus2ip_addr_reg_reg[16]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \bus2ip_addr_reg_reg[16]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[16]_5 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[14]_3 ,
    \bus2ip_addr_reg_reg[16]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[14]_4 ,
    dac0_read_req,
    \bus2ip_addr_reg_reg[16]_7 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[14]_5 ,
    \bus2ip_addr_reg_reg[15]_2 ,
    \bus2ip_addr_reg_reg[16]_8 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ,
    \bus2ip_addr_reg_reg[14]_6 ,
    \bus2ip_addr_reg_reg[16]_9 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ,
    \bus2ip_addr_reg_reg[14]_7 ,
    \bus2ip_addr_reg_reg[16]_10 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ,
    \bus2ip_addr_reg_reg[14]_8 ,
    \bus2ip_addr_reg_reg[16]_11 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ,
    \bus2ip_addr_reg_reg[14]_9 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    axi_timeout_r20,
    \bus2ip_addr_reg_reg[16]_12 ,
    SR,
    s_axi_rdata,
    s_axi_aclk,
    rst,
    Q,
    drp_RdAck_r,
    axi_RdAck,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_aresetn,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    \FSM_onehot_state_reg[1]_4 ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[1]_5 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_6 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_8 ,
    access_type_reg_1,
    adc0_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_2,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_3,
    adc2_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_4 ,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_4,
    adc3_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_5 ,
    \FSM_sequential_fsm_cs_reg[1]_6 ,
    \FSM_sequential_fsm_cs_reg[1]_7 ,
    p_36_in,
    \IP2Bus_Data[1]_i_29 ,
    \adc0_sim_level_reg[1] ,
    \IP2Bus_Data[1]_i_29_0 ,
    \dac1_end_stage_reg[0] ,
    \IP2Bus_Data[0]_i_20 ,
    adc00_irq_en,
    \IP2Bus_Data[15]_i_8 ,
    axi_RdAck_r_reg,
    \IP2Bus_Data[0]_i_9 ,
    \IP2Bus_Data[1]_i_2 ,
    \IP2Bus_Data[1]_i_2_0 ,
    adc01_irq_en,
    dac1_do_mon,
    adc0_do_mon,
    \IP2Bus_Data_reg[31] ,
    \adc0_ref_clk_freq_reg[31] ,
    \adc0_sample_rate_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[11] ,
    \adc0_multi_band_reg[2] ,
    adc0_cmn_irq_en,
    \IP2Bus_Data[2]_i_2 ,
    \IP2Bus_Data[15]_i_31 ,
    adc02_irq_sync,
    axi_RdAck_r_reg_0,
    adc03_irq_en_reg,
    adc02_irq_en,
    \IP2Bus_Data[2]_i_10 ,
    adc03_irq_en,
    \IP2Bus_Data[3]_i_2 ,
    adc11_irq_en,
    \IP2Bus_Data[1]_i_16 ,
    \IP2Bus_Data[1]_i_16_0 ,
    adc1_do_mon,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_18 ,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data_reg[3] ,
    adc1_cmn_irq_en,
    adc12_irq_en,
    adc13_irq_en,
    \IP2Bus_Data[15]_i_23 ,
    adc10_irq_sync,
    \IP2Bus_Data[15]_i_5 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data_reg[11]_0 ,
    \IP2Bus_Data[11]_i_4 ,
    \IP2Bus_Data_reg[10] ,
    \IP2Bus_Data[14]_i_64 ,
    \IP2Bus_Data[25]_i_13 ,
    \IP2Bus_Data[0]_i_49 ,
    axi_read_req_r_reg,
    \IP2Bus_Data[0]_i_6 ,
    adc20_irq_en,
    \IP2Bus_Data[0]_i_36 ,
    \IP2Bus_Data[1]_i_46 ,
    adc21_irq_en,
    \IP2Bus_Data[1]_i_46_0 ,
    \IP2Bus_Data[2]_i_4 ,
    \IP2Bus_Data[3]_i_5 ,
    adc2_cmn_irq_en,
    adc22_irq_en,
    adc23_irq_en,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_6 ,
    \IP2Bus_Data[15]_i_29 ,
    \adc0_slice2_irq_en_reg[15] ,
    \IP2Bus_Data_reg[31]_3 ,
    \IP2Bus_Data_reg[31]_4 ,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_4 ,
    \IP2Bus_Data[1]_i_3 ,
    adc31_irq_en,
    \IP2Bus_Data[1]_i_3_0 ,
    \IP2Bus_Data[2]_i_3 ,
    \IP2Bus_Data[2]_i_17 ,
    adc32_irq_en,
    \IP2Bus_Data_reg[3]_0 ,
    \IP2Bus_Data[3]_i_3 ,
    \IP2Bus_Data[3]_i_15 ,
    adc33_irq_en,
    adc3_cmn_irq_en,
    \IP2Bus_Data[15]_i_21 ,
    adc30_overvol_irq,
    axi_RdAck_r_reg_1,
    \adc3_slice0_irq_en_reg[2] ,
    adc3_do_mon,
    \IP2Bus_Data_reg[31]_5 ,
    \IP2Bus_Data_reg[31]_6 ,
    adc33_overvol_irq,
    \IP2Bus_Data[15]_i_20 ,
    adc2_do_mon,
    dac0_do_mon,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_21 ,
    \IP2Bus_Data[1]_i_21_0 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_47 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_6 ,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_7 ,
    dac10_irq_sync,
    \IP2Bus_Data[15]_i_3 ,
    \IP2Bus_Data_reg[4] ,
    dac1_cmn_irq_en,
    \IP2Bus_Data_reg[6] ,
    \IP2Bus_Data[0]_i_27 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[11]_1 ,
    \IP2Bus_Data[31]_i_7 ,
    \IP2Bus_Data[31]_i_7_0 ,
    \IP2Bus_Data[2]_i_32 ,
    \IP2Bus_Data[3]_i_31 ,
    p_46_in,
    irq_enables,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[1]_i_5 ,
    \IP2Bus_Data[4]_i_3 ,
    \IP2Bus_Data[5]_i_5 ,
    \IP2Bus_Data[6]_i_5 ,
    \IP2Bus_Data[7]_i_5 ,
    \IP2Bus_Data[31]_i_7_1 ,
    axi_RdAck_r_reg_2,
    axi_RdAck_r_reg_3,
    \IP2Bus_Data[15]_i_13 ,
    \adc0_cmn_en_reg[15] ,
    \IP2Bus_Data[2]_i_61 ,
    \IP2Bus_Data[22]_i_7 ,
    adc3_irq_en_reg,
    \IP2Bus_Data[15]_i_24 ,
    \IP2Bus_Data[2]_i_58 ,
    \IP2Bus_Data[15]_i_24_0 ,
    \IP2Bus_Data[31]_i_7_2 ,
    \adc0_fifo_disable_reg[1] ,
    \IP2Bus_Data[31]_i_7_3 ,
    \IP2Bus_Data[2]_i_32_0 ,
    \IP2Bus_Data[2]_i_9 ,
    \IP2Bus_Data[15]_i_26 ,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[2]_i_20 ,
    \IP2Bus_Data[2]_i_3_0 ,
    \IP2Bus_Data[15]_i_20_0 ,
    \IP2Bus_Data[11]_i_16 ,
    \IP2Bus_Data[3]_i_2_0 ,
    adc0_status,
    \IP2Bus_Data[0]_i_39 ,
    dac0_reset_reg,
    dac1_restart_reg,
    \startup_delay_reg[15] ,
    \IP2Bus_Data[25]_i_13_0 ,
    adc1_status,
    \IP2Bus_Data[3]_i_26 ,
    \IP2Bus_Data[0]_i_6_0 ,
    \IP2Bus_Data[0]_i_17 ,
    adc2_status,
    \IP2Bus_Data[3]_i_4 ,
    adc3_status,
    \IP2Bus_Data[3]_i_7_0 ,
    dac1_status,
    dac0_status,
    adc10_overvol_irq,
    adc30_irq_sync,
    \IP2Bus_Data[15]_i_63 ,
    \adc0_slice1_irq_en_reg[15] ,
    adc31_overvol_irq,
    adc31_irq_sync,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[15]_i_3_0 ,
    dac11_irq_sync,
    \IP2Bus_Data[15]_i_13_0 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_7 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    \IP2Bus_Data[15]_i_34 ,
    adc01_overvol_irq,
    adc01_irq_sync,
    \IP2Bus_Data[14]_i_9 ,
    adc20_overvol_irq,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_6_0 ,
    adc22_irq_sync,
    adc21_overvol_irq,
    \IP2Bus_Data[3]_i_23 ,
    \IP2Bus_Data[15]_i_2 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_24_1 ,
    \IP2Bus_Data[1]_i_18 ,
    \IP2Bus_Data[15]_i_2_0 ,
    \IP2Bus_Data[15]_i_2_1 ,
    dac0_fifo_disable,
    dac1_fifo_disable,
    \IP2Bus_Data[15]_i_31_0 ,
    \IP2Bus_Data[1]_i_36 ,
    \IP2Bus_Data[15]_i_31_1 ,
    \IP2Bus_Data[15]_i_20_1 ,
    \IP2Bus_Data[1]_i_15 ,
    \IP2Bus_Data[1]_i_19 ,
    \IP2Bus_Data[0]_i_30 ,
    \IP2Bus_Data[0]_i_58 ,
    \IP2Bus_Data[14]_i_64_0 ,
    \IP2Bus_Data[15]_i_63_0 ,
    \IP2Bus_Data[0]_i_44 ,
    \IP2Bus_Data[0]_i_44_0 ,
    \IP2Bus_Data[11]_i_2 ,
    \IP2Bus_Data[0]_i_5 ,
    \IP2Bus_Data[0]_i_5_0 ,
    \IP2Bus_Data[0]_i_8 ,
    \IP2Bus_Data[0]_i_8_0 ,
    s_axi_wdata,
    \IP2Bus_Data[0]_i_37 ,
    \IP2Bus_Data[0]_i_39_0 ,
    \IP2Bus_Data[0]_i_39_1 ,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_24_2 ,
    adc13_overvol_irq,
    \IP2Bus_Data[15]_i_45 ,
    adc23_irq_sync,
    \IP2Bus_Data[15]_i_26_1 ,
    adc23_overvol_irq,
    adc33_irq_sync,
    \IP2Bus_Data[15]_i_13_1 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_40 ,
    \IP2Bus_Data[15]_i_41 ,
    dac03_irq_sync,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_31_2 ,
    adc03_overvol_irq,
    adc11_overvol_irq,
    \IP2Bus_Data[14]_i_24 ,
    adc12_overvol_irq,
    adc11_irq_sync,
    adc12_irq_sync,
    adc32_irq_sync,
    \IP2Bus_Data[14]_i_13 ,
    \IP2Bus_Data[15]_i_9 ,
    dac01_irq_sync,
    \IP2Bus_Data[14]_i_50 ,
    dac02_irq_sync,
    adc22_overvol_irq,
    \IP2Bus_Data[15]_i_34_0 ,
    s_axi_wready_reg_i_2,
    s_axi_wready_reg_i_2_0,
    \IP2Bus_Data[25]_i_13_1 ,
    \IP2Bus_Data[31]_i_33 ,
    axi_timeout_r,
    \IP2Bus_Data[14]_i_64_1 );
  output axi_timeout;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [10:0]\bus2ip_addr_reg_reg[12] ;
  output [1:0]D;
  output bank2_read;
  output bank2_write;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output bank4_read;
  output bank4_write;
  output dac0_dreq_mon;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output bank14_write;
  output bank14_read;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output bank10_read;
  output bank10_write;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output bank12_read;
  output bank12_write;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output bank16_read;
  output bank16_write;
  output adc2_drp_we;
  output adc0_dreq_mon;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output \FSM_onehot_state_reg[3] ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[3]_1 ;
  output \FSM_onehot_state_reg[3]_2 ;
  output \FSM_onehot_state_reg[3]_3 ;
  output \FSM_onehot_state_reg[3]_4 ;
  output [31:0]\adc1_ref_clk_freq_reg[31] ;
  output \bus2ip_addr_reg_reg[15] ;
  output \bus2ip_addr_reg_reg[10] ;
  output \bus2ip_addr_reg_reg[16] ;
  output \bus2ip_addr_reg_reg[2] ;
  output \bus2ip_addr_reg_reg[14] ;
  output [4:0]bank13_read;
  output \bus2ip_addr_reg_reg[17] ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output [0:0]bank0_read;
  output [11:0]bank15_write;
  output [10:0]bank3_write;
  output [10:0]bank1_write;
  output \bus2ip_addr_reg_reg[3] ;
  output [4:0]bank9_read;
  output [4:0]bank15_read;
  output [1:0]bank13_write;
  output [1:0]bank11_write;
  output [1:0]bank9_write;
  output dac0_reset;
  output dac1_reset;
  output adc0_reset;
  output adc1_reset;
  output adc2_reset;
  output adc3_reset;
  output [4:0]bank11_read;
  output dac1_read_req;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output dac1_restart;
  output dac0_restart;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output master_reset;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \bus2ip_addr_reg_reg[16]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[15]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_2 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  output [0:0]\bus2ip_addr_reg_reg[14]_0 ;
  output \bus2ip_addr_reg_reg[8] ;
  output [0:0]\bus2ip_addr_reg_reg[16]_3 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_6 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_4 ;
  output dac0_read_req;
  output \bus2ip_addr_reg_reg[16]_7 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  output \bus2ip_addr_reg_reg[14]_5 ;
  output [0:0]\bus2ip_addr_reg_reg[15]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_8 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_6 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_7 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_10 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_8 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_11 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_9 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output axi_timeout_r20;
  output \bus2ip_addr_reg_reg[16]_12 ;
  output [0:0]SR;
  output [31:0]s_axi_rdata;
  input s_axi_aclk;
  input rst;
  input [31:0]Q;
  input drp_RdAck_r;
  input axi_RdAck;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_wvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;
  input s_axi_aresetn;
  input [1:0]\FSM_onehot_state_reg[1] ;
  input \FSM_onehot_state_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_2 ;
  input \FSM_onehot_state_reg[1]_3 ;
  input \FSM_onehot_state_reg[1]_4 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_onehot_state_reg[4] ;
  input \FSM_onehot_state_reg[1]_5 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_7 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input access_type_reg_1;
  input adc0_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_3 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_2;
  input adc1_drp_rdy;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_3;
  input adc2_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_4 ;
  input \FSM_onehot_state_reg[4]_4 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_4;
  input adc3_drp_rdy;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_5 ;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_6 ;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_7 ;
  input [4:0]p_36_in;
  input \IP2Bus_Data[1]_i_29 ;
  input \adc0_sim_level_reg[1] ;
  input [1:0]\IP2Bus_Data[1]_i_29_0 ;
  input \dac1_end_stage_reg[0] ;
  input \IP2Bus_Data[0]_i_20 ;
  input adc00_irq_en;
  input \IP2Bus_Data[15]_i_8 ;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[0]_i_9 ;
  input [1:0]\IP2Bus_Data[1]_i_2 ;
  input \IP2Bus_Data[1]_i_2_0 ;
  input adc01_irq_en;
  input [15:0]dac1_do_mon;
  input [15:0]adc0_do_mon;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input \adc0_ref_clk_freq_reg[31] ;
  input \adc0_sample_rate_reg[31] ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input [3:0]\IP2Bus_Data_reg[11] ;
  input \adc0_multi_band_reg[2] ;
  input adc0_cmn_irq_en;
  input \IP2Bus_Data[2]_i_2 ;
  input [3:0]\IP2Bus_Data[15]_i_31 ;
  input [0:0]adc02_irq_sync;
  input axi_RdAck_r_reg_0;
  input adc03_irq_en_reg;
  input adc02_irq_en;
  input \IP2Bus_Data[2]_i_10 ;
  input adc03_irq_en;
  input \IP2Bus_Data[3]_i_2 ;
  input adc11_irq_en;
  input \IP2Bus_Data[1]_i_16 ;
  input [1:0]\IP2Bus_Data[1]_i_16_0 ;
  input [14:0]adc1_do_mon;
  input adc10_irq_en;
  input \IP2Bus_Data[0]_i_18 ;
  input \IP2Bus_Data[2]_i_5 ;
  input \IP2Bus_Data_reg[3] ;
  input adc1_cmn_irq_en;
  input adc12_irq_en;
  input adc13_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_23 ;
  input [2:0]adc10_irq_sync;
  input \IP2Bus_Data[15]_i_5 ;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [31:0]\IP2Bus_Data_reg[31]_2 ;
  input [3:0]\IP2Bus_Data_reg[11]_0 ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input \IP2Bus_Data_reg[10] ;
  input \IP2Bus_Data[14]_i_64 ;
  input \IP2Bus_Data[25]_i_13 ;
  input \IP2Bus_Data[0]_i_49 ;
  input axi_read_req_r_reg;
  input \IP2Bus_Data[0]_i_6 ;
  input adc20_irq_en;
  input \IP2Bus_Data[0]_i_36 ;
  input [1:0]\IP2Bus_Data[1]_i_46 ;
  input adc21_irq_en;
  input \IP2Bus_Data[1]_i_46_0 ;
  input \IP2Bus_Data[2]_i_4 ;
  input \IP2Bus_Data[3]_i_5 ;
  input adc2_cmn_irq_en;
  input adc22_irq_en;
  input adc23_irq_en;
  input [2:0]adc20_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6 ;
  input [3:0]\IP2Bus_Data[15]_i_29 ;
  input \adc0_slice2_irq_en_reg[15] ;
  input [31:0]\IP2Bus_Data_reg[31]_3 ;
  input [31:0]\IP2Bus_Data_reg[31]_4 ;
  input adc30_irq_en;
  input \IP2Bus_Data[0]_i_4 ;
  input [1:0]\IP2Bus_Data[1]_i_3 ;
  input adc31_irq_en;
  input \IP2Bus_Data[1]_i_3_0 ;
  input \IP2Bus_Data[2]_i_3 ;
  input \IP2Bus_Data[2]_i_17 ;
  input adc32_irq_en;
  input [3:0]\IP2Bus_Data_reg[3]_0 ;
  input \IP2Bus_Data[3]_i_3 ;
  input \IP2Bus_Data[3]_i_15 ;
  input adc33_irq_en;
  input adc3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_21 ;
  input adc30_overvol_irq;
  input axi_RdAck_r_reg_1;
  input \adc3_slice0_irq_en_reg[2] ;
  input [15:0]adc3_do_mon;
  input [31:0]\IP2Bus_Data_reg[31]_5 ;
  input [31:0]\IP2Bus_Data_reg[31]_6 ;
  input adc33_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_20 ;
  input [15:0]adc2_do_mon;
  input [13:0]dac0_do_mon;
  input dac11_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_21 ;
  input \IP2Bus_Data[1]_i_21_0 ;
  input dac10_irq_en;
  input \IP2Bus_Data[0]_i_47 ;
  input dac12_irq_en;
  input \IP2Bus_Data[2]_i_6 ;
  input dac13_irq_en;
  input \IP2Bus_Data[3]_i_7 ;
  input [1:0]dac10_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_3 ;
  input \IP2Bus_Data_reg[4] ;
  input dac1_cmn_irq_en;
  input \IP2Bus_Data_reg[6] ;
  input \IP2Bus_Data[0]_i_27 ;
  input [15:0]STATUS_COMMON;
  input [3:0]\IP2Bus_Data_reg[11]_1 ;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input \IP2Bus_Data[2]_i_32 ;
  input \IP2Bus_Data[3]_i_31 ;
  input [7:0]p_46_in;
  input [6:0]irq_enables;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input \IP2Bus_Data[0]_i_22 ;
  input \IP2Bus_Data[1]_i_5 ;
  input \IP2Bus_Data[4]_i_3 ;
  input \IP2Bus_Data[5]_i_5 ;
  input \IP2Bus_Data[6]_i_5 ;
  input \IP2Bus_Data[7]_i_5 ;
  input \IP2Bus_Data[31]_i_7_1 ;
  input axi_RdAck_r_reg_2;
  input axi_RdAck_r_reg_3;
  input [15:0]\IP2Bus_Data[15]_i_13 ;
  input \adc0_cmn_en_reg[15] ;
  input [2:0]\IP2Bus_Data[2]_i_61 ;
  input \IP2Bus_Data[22]_i_7 ;
  input adc3_irq_en_reg;
  input [3:0]\IP2Bus_Data[15]_i_24 ;
  input [2:0]\IP2Bus_Data[2]_i_58 ;
  input [15:0]\IP2Bus_Data[15]_i_24_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7_2 ;
  input \adc0_fifo_disable_reg[1] ;
  input [31:0]\IP2Bus_Data[31]_i_7_3 ;
  input [2:0]\IP2Bus_Data[2]_i_32_0 ;
  input [2:0]\IP2Bus_Data[2]_i_9 ;
  input [15:0]\IP2Bus_Data[15]_i_26 ;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [2:0]\IP2Bus_Data[2]_i_20 ;
  input [2:0]\IP2Bus_Data[2]_i_3_0 ;
  input [15:0]\IP2Bus_Data[15]_i_20_0 ;
  input \IP2Bus_Data[11]_i_16 ;
  input [3:0]\IP2Bus_Data[3]_i_2_0 ;
  input [1:0]adc0_status;
  input \IP2Bus_Data[0]_i_39 ;
  input dac0_reset_reg;
  input dac1_restart_reg;
  input \startup_delay_reg[15] ;
  input \IP2Bus_Data[25]_i_13_0 ;
  input [1:0]adc1_status;
  input [3:0]\IP2Bus_Data[3]_i_26 ;
  input \IP2Bus_Data[0]_i_6_0 ;
  input \IP2Bus_Data[0]_i_17 ;
  input [1:0]adc2_status;
  input [3:0]\IP2Bus_Data[3]_i_4 ;
  input [1:0]adc3_status;
  input [3:0]\IP2Bus_Data[3]_i_7_0 ;
  input [1:0]dac1_status;
  input [1:0]dac0_status;
  input adc10_overvol_irq;
  input [2:0]adc30_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_63 ;
  input \adc0_slice1_irq_en_reg[15] ;
  input adc31_overvol_irq;
  input [2:0]adc31_irq_sync;
  input axi_read_req_r_reg_0;
  input [1:0]\IP2Bus_Data[15]_i_3_0 ;
  input [1:0]dac11_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13_0 ;
  input [1:0]dac12_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_7 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_34 ;
  input adc01_overvol_irq;
  input [2:0]adc01_irq_sync;
  input \IP2Bus_Data[14]_i_9 ;
  input adc20_overvol_irq;
  input [2:0]adc21_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6_0 ;
  input [2:0]adc22_irq_sync;
  input adc21_overvol_irq;
  input \IP2Bus_Data[3]_i_23 ;
  input [1:0]\IP2Bus_Data[15]_i_2 ;
  input [1:0]dac00_irq_sync;
  input [15:0]\IP2Bus_Data[15]_i_24_1 ;
  input [1:0]\IP2Bus_Data[1]_i_18 ;
  input [15:0]\IP2Bus_Data[15]_i_2_0 ;
  input [15:0]\IP2Bus_Data[15]_i_2_1 ;
  input [0:0]dac0_fifo_disable;
  input [0:0]dac1_fifo_disable;
  input [15:0]\IP2Bus_Data[15]_i_31_0 ;
  input [1:0]\IP2Bus_Data[1]_i_36 ;
  input [15:0]\IP2Bus_Data[15]_i_31_1 ;
  input [15:0]\IP2Bus_Data[15]_i_20_1 ;
  input [1:0]\IP2Bus_Data[1]_i_15 ;
  input [1:0]\IP2Bus_Data[1]_i_19 ;
  input \IP2Bus_Data[0]_i_30 ;
  input \IP2Bus_Data[0]_i_58 ;
  input \IP2Bus_Data[14]_i_64_0 ;
  input [3:0]\IP2Bus_Data[15]_i_63_0 ;
  input \IP2Bus_Data[0]_i_44 ;
  input \IP2Bus_Data[0]_i_44_0 ;
  input [3:0]\IP2Bus_Data[11]_i_2 ;
  input \IP2Bus_Data[0]_i_5 ;
  input \IP2Bus_Data[0]_i_5_0 ;
  input \IP2Bus_Data[0]_i_8 ;
  input \IP2Bus_Data[0]_i_8_0 ;
  input [0:0]s_axi_wdata;
  input \IP2Bus_Data[0]_i_37 ;
  input \IP2Bus_Data[0]_i_39_0 ;
  input \IP2Bus_Data[0]_i_39_1 ;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_24_2 ;
  input adc13_overvol_irq;
  input \IP2Bus_Data[15]_i_45 ;
  input [2:0]adc23_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_26_1 ;
  input adc23_overvol_irq;
  input [2:0]adc33_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13_1 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_40 ;
  input [1:0]\IP2Bus_Data[15]_i_41 ;
  input [1:0]dac03_irq_sync;
  input [2:0]adc03_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_31_2 ;
  input adc03_overvol_irq;
  input adc11_overvol_irq;
  input [2:0]\IP2Bus_Data[14]_i_24 ;
  input adc12_overvol_irq;
  input [1:0]adc11_irq_sync;
  input [1:0]adc12_irq_sync;
  input [0:0]adc32_irq_sync;
  input \IP2Bus_Data[14]_i_13 ;
  input [1:0]\IP2Bus_Data[15]_i_9 ;
  input [1:0]dac01_irq_sync;
  input \IP2Bus_Data[14]_i_50 ;
  input [0:0]dac02_irq_sync;
  input adc22_overvol_irq;
  input \IP2Bus_Data[15]_i_34_0 ;
  input s_axi_wready_reg_i_2;
  input s_axi_wready_reg_i_2_0;
  input \IP2Bus_Data[25]_i_13_1 ;
  input \IP2Bus_Data[31]_i_33 ;
  input axi_timeout_r;
  input \IP2Bus_Data[14]_i_64_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire [1:0]\FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire \FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire \FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[3]_3 ;
  wire \FSM_onehot_state_reg[3]_4 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_3 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_5 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_6 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_7 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  wire \IP2Bus_Data[0]_i_17 ;
  wire \IP2Bus_Data[0]_i_18 ;
  wire \IP2Bus_Data[0]_i_20 ;
  wire \IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_27 ;
  wire \IP2Bus_Data[0]_i_30 ;
  wire \IP2Bus_Data[0]_i_36 ;
  wire \IP2Bus_Data[0]_i_37 ;
  wire \IP2Bus_Data[0]_i_39 ;
  wire \IP2Bus_Data[0]_i_39_0 ;
  wire \IP2Bus_Data[0]_i_39_1 ;
  wire \IP2Bus_Data[0]_i_4 ;
  wire \IP2Bus_Data[0]_i_44 ;
  wire \IP2Bus_Data[0]_i_44_0 ;
  wire \IP2Bus_Data[0]_i_47 ;
  wire \IP2Bus_Data[0]_i_49 ;
  wire \IP2Bus_Data[0]_i_5 ;
  wire \IP2Bus_Data[0]_i_58 ;
  wire \IP2Bus_Data[0]_i_5_0 ;
  wire \IP2Bus_Data[0]_i_6 ;
  wire \IP2Bus_Data[0]_i_6_0 ;
  wire \IP2Bus_Data[0]_i_8 ;
  wire \IP2Bus_Data[0]_i_8_0 ;
  wire \IP2Bus_Data[0]_i_9 ;
  wire \IP2Bus_Data[11]_i_16 ;
  wire [3:0]\IP2Bus_Data[11]_i_2 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire \IP2Bus_Data[14]_i_13 ;
  wire [2:0]\IP2Bus_Data[14]_i_24 ;
  wire \IP2Bus_Data[14]_i_50 ;
  wire \IP2Bus_Data[14]_i_64 ;
  wire \IP2Bus_Data[14]_i_64_0 ;
  wire \IP2Bus_Data[14]_i_64_1 ;
  wire \IP2Bus_Data[14]_i_9 ;
  wire [15:0]\IP2Bus_Data[15]_i_13 ;
  wire [1:0]\IP2Bus_Data[15]_i_13_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_13_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_20 ;
  wire [15:0]\IP2Bus_Data[15]_i_20_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_20_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_21 ;
  wire [3:0]\IP2Bus_Data[15]_i_23 ;
  wire [3:0]\IP2Bus_Data[15]_i_24 ;
  wire [15:0]\IP2Bus_Data[15]_i_24_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_24_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_24_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_26 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_26_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_29 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_3 ;
  wire [3:0]\IP2Bus_Data[15]_i_31 ;
  wire [15:0]\IP2Bus_Data[15]_i_31_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_31_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_34 ;
  wire \IP2Bus_Data[15]_i_34_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_3_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_40 ;
  wire [1:0]\IP2Bus_Data[15]_i_41 ;
  wire \IP2Bus_Data[15]_i_45 ;
  wire \IP2Bus_Data[15]_i_5 ;
  wire [3:0]\IP2Bus_Data[15]_i_6 ;
  wire [3:0]\IP2Bus_Data[15]_i_63 ;
  wire [3:0]\IP2Bus_Data[15]_i_63_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_7 ;
  wire \IP2Bus_Data[15]_i_8 ;
  wire [1:0]\IP2Bus_Data[15]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_16 ;
  wire [1:0]\IP2Bus_Data[1]_i_16_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_18 ;
  wire [1:0]\IP2Bus_Data[1]_i_19 ;
  wire [1:0]\IP2Bus_Data[1]_i_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_21 ;
  wire \IP2Bus_Data[1]_i_21_0 ;
  wire \IP2Bus_Data[1]_i_29 ;
  wire [1:0]\IP2Bus_Data[1]_i_29_0 ;
  wire \IP2Bus_Data[1]_i_2_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_3 ;
  wire [1:0]\IP2Bus_Data[1]_i_36 ;
  wire \IP2Bus_Data[1]_i_3_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_46 ;
  wire \IP2Bus_Data[1]_i_46_0 ;
  wire \IP2Bus_Data[1]_i_5 ;
  wire \IP2Bus_Data[22]_i_7 ;
  wire \IP2Bus_Data[25]_i_13 ;
  wire \IP2Bus_Data[25]_i_13_0 ;
  wire \IP2Bus_Data[25]_i_13_1 ;
  wire \IP2Bus_Data[2]_i_10 ;
  wire \IP2Bus_Data[2]_i_17 ;
  wire \IP2Bus_Data[2]_i_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_20 ;
  wire \IP2Bus_Data[2]_i_3 ;
  wire \IP2Bus_Data[2]_i_32 ;
  wire [2:0]\IP2Bus_Data[2]_i_32_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_3_0 ;
  wire \IP2Bus_Data[2]_i_4 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire [2:0]\IP2Bus_Data[2]_i_58 ;
  wire \IP2Bus_Data[2]_i_6 ;
  wire [2:0]\IP2Bus_Data[2]_i_61 ;
  wire [2:0]\IP2Bus_Data[2]_i_9 ;
  wire \IP2Bus_Data[31]_i_33 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire \IP2Bus_Data[31]_i_7_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_3 ;
  wire \IP2Bus_Data[3]_i_15 ;
  wire \IP2Bus_Data[3]_i_2 ;
  wire \IP2Bus_Data[3]_i_23 ;
  wire [3:0]\IP2Bus_Data[3]_i_26 ;
  wire [3:0]\IP2Bus_Data[3]_i_2_0 ;
  wire \IP2Bus_Data[3]_i_3 ;
  wire \IP2Bus_Data[3]_i_31 ;
  wire [3:0]\IP2Bus_Data[3]_i_4 ;
  wire \IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_7 ;
  wire [3:0]\IP2Bus_Data[3]_i_7_0 ;
  wire \IP2Bus_Data[4]_i_3 ;
  wire \IP2Bus_Data[5]_i_5 ;
  wire \IP2Bus_Data[6]_i_5 ;
  wire \IP2Bus_Data[7]_i_5 ;
  wire \IP2Bus_Data_reg[10] ;
  wire [3:0]\IP2Bus_Data_reg[11] ;
  wire [3:0]\IP2Bus_Data_reg[11]_0 ;
  wire [3:0]\IP2Bus_Data_reg[11]_1 ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31]_2 ;
  wire [31:0]\IP2Bus_Data_reg[31]_3 ;
  wire [31:0]\IP2Bus_Data_reg[31]_4 ;
  wire [31:0]\IP2Bus_Data_reg[31]_5 ;
  wire [31:0]\IP2Bus_Data_reg[31]_6 ;
  wire \IP2Bus_Data_reg[3] ;
  wire [3:0]\IP2Bus_Data_reg[3]_0 ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[6] ;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire [0:0]adc02_irq_sync;
  wire adc03_irq_en;
  wire adc03_irq_en_reg;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire \adc0_cmn_en_reg[15] ;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire \adc0_fifo_disable_reg[1] ;
  wire \adc0_multi_band_reg[2] ;
  wire \adc0_ref_clk_freq_reg[31] ;
  wire adc0_reset;
  wire adc0_restart;
  wire \adc0_sample_rate_reg[31] ;
  wire \adc0_sim_level_reg[1] ;
  wire \adc0_slice1_irq_en_reg[15] ;
  wire \adc0_slice2_irq_en_reg[15] ;
  wire [1:0]adc0_status;
  wire adc10_irq_en;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [1:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire [1:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [14:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire [31:0]\adc1_ref_clk_freq_reg[31] ;
  wire adc1_reset;
  wire adc1_restart;
  wire [1:0]adc1_status;
  wire adc20_irq_en;
  wire [2:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire [2:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_do_mon;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire [1:0]adc2_status;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire [0:0]adc32_irq_sync;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc3_cmn_irq_en;
  wire [15:0]adc3_do_mon;
  wire adc3_drp_rdy;
  wire adc3_irq_en_reg;
  wire adc3_reset;
  wire adc3_restart;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire [1:0]adc3_status;
  wire axi_RdAck;
  wire axi_RdAck_r_reg;
  wire axi_RdAck_r_reg_0;
  wire axi_RdAck_r_reg_1;
  wire axi_RdAck_r_reg_2;
  wire axi_RdAck_r_reg_3;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_timeout;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [0:0]bank0_read;
  wire bank10_read;
  wire bank10_write;
  wire [4:0]bank11_read;
  wire [1:0]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [4:0]bank13_read;
  wire [1:0]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [4:0]bank15_read;
  wire [11:0]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [10:0]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [10:0]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [4:0]bank9_read;
  wire [1:0]bank9_write;
  wire \bus2ip_addr_reg_reg[10] ;
  wire [10:0]\bus2ip_addr_reg_reg[12] ;
  wire \bus2ip_addr_reg_reg[14] ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_4 ;
  wire \bus2ip_addr_reg_reg[14]_5 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_6 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_7 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_8 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_9 ;
  wire \bus2ip_addr_reg_reg[15] ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[15]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[15]_2 ;
  wire \bus2ip_addr_reg_reg[16] ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire \bus2ip_addr_reg_reg[16]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_10 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_11 ;
  wire \bus2ip_addr_reg_reg[16]_12 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_6 ;
  wire \bus2ip_addr_reg_reg[16]_7 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_8 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  wire \bus2ip_addr_reg_reg[17] ;
  wire \bus2ip_addr_reg_reg[2] ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac01_irq_sync;
  wire [0:0]dac02_irq_sync;
  wire [1:0]dac03_irq_sync;
  wire [13:0]dac0_do_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_read_req;
  wire dac0_reset;
  wire dac0_reset_reg;
  wire dac0_restart;
  wire [1:0]dac0_status;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [1:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_do_mon;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_read_req;
  wire dac1_reset;
  wire dac1_restart;
  wire dac1_restart_reg;
  wire [1:0]dac1_status;
  wire drp_RdAck_r;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [4:0]p_36_in;
  wire [7:0]p_46_in;
  wire rst;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_reg_i_2;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wvalid;
  wire \startup_delay_reg[15] ;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .\DATA_PHASE_WDT.data_timeout_reg_0 (axi_timeout),
        .E(E),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_10 (\FSM_onehot_state_reg[1]_10 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[1]_5 (\FSM_onehot_state_reg[1]_5 ),
        .\FSM_onehot_state_reg[1]_6 (\FSM_onehot_state_reg[1]_6 ),
        .\FSM_onehot_state_reg[1]_7 (\FSM_onehot_state_reg[1]_7 ),
        .\FSM_onehot_state_reg[1]_8 (\FSM_onehot_state_reg[1]_8 ),
        .\FSM_onehot_state_reg[1]_9 (\FSM_onehot_state_reg[1]_9 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[3]_1 (\FSM_onehot_state_reg[3]_1 ),
        .\FSM_onehot_state_reg[3]_2 (\FSM_onehot_state_reg[3]_2 ),
        .\FSM_onehot_state_reg[3]_3 (\FSM_onehot_state_reg[3]_3 ),
        .\FSM_onehot_state_reg[3]_4 (\FSM_onehot_state_reg[3]_4 ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[1]_3 (\FSM_sequential_fsm_cs_reg[1]_3 ),
        .\FSM_sequential_fsm_cs_reg[1]_4 (\FSM_sequential_fsm_cs_reg[1]_4 ),
        .\FSM_sequential_fsm_cs_reg[1]_5 (\FSM_sequential_fsm_cs_reg[1]_5 ),
        .\FSM_sequential_fsm_cs_reg[1]_6 (\FSM_sequential_fsm_cs_reg[1]_6 ),
        .\FSM_sequential_fsm_cs_reg[1]_7 (\FSM_sequential_fsm_cs_reg[1]_7 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] (bank4_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (bank14_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (bank10_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (bank12_read),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (bank16_read),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] (bank16_write),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ),
        .\IP2Bus_Data[0]_i_17 (\IP2Bus_Data[0]_i_17 ),
        .\IP2Bus_Data[0]_i_18 (\IP2Bus_Data[0]_i_18 ),
        .\IP2Bus_Data[0]_i_20 (\IP2Bus_Data[0]_i_20 ),
        .\IP2Bus_Data[0]_i_22 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_27 (\IP2Bus_Data[0]_i_27 ),
        .\IP2Bus_Data[0]_i_30 (\IP2Bus_Data[0]_i_30 ),
        .\IP2Bus_Data[0]_i_36 (\IP2Bus_Data[0]_i_36 ),
        .\IP2Bus_Data[0]_i_37 (\IP2Bus_Data[0]_i_37 ),
        .\IP2Bus_Data[0]_i_39 (\IP2Bus_Data[0]_i_39 ),
        .\IP2Bus_Data[0]_i_39_0 (\IP2Bus_Data[0]_i_39_0 ),
        .\IP2Bus_Data[0]_i_39_1 (\IP2Bus_Data[0]_i_39_1 ),
        .\IP2Bus_Data[0]_i_4 (\IP2Bus_Data[0]_i_4 ),
        .\IP2Bus_Data[0]_i_44 (\IP2Bus_Data[0]_i_44 ),
        .\IP2Bus_Data[0]_i_44_0 (\IP2Bus_Data[0]_i_44_0 ),
        .\IP2Bus_Data[0]_i_47 (\IP2Bus_Data[0]_i_47 ),
        .\IP2Bus_Data[0]_i_49 (\IP2Bus_Data[0]_i_49 ),
        .\IP2Bus_Data[0]_i_5 (\IP2Bus_Data[0]_i_5 ),
        .\IP2Bus_Data[0]_i_58 (\IP2Bus_Data[0]_i_58 ),
        .\IP2Bus_Data[0]_i_5_0 (\IP2Bus_Data[0]_i_5_0 ),
        .\IP2Bus_Data[0]_i_6 (\IP2Bus_Data[0]_i_6 ),
        .\IP2Bus_Data[0]_i_6_0 (\IP2Bus_Data[0]_i_6_0 ),
        .\IP2Bus_Data[0]_i_8 (\IP2Bus_Data[0]_i_8 ),
        .\IP2Bus_Data[0]_i_8_0 (\IP2Bus_Data[0]_i_8_0 ),
        .\IP2Bus_Data[0]_i_9 (\IP2Bus_Data[0]_i_9 ),
        .\IP2Bus_Data[11]_i_16 (\IP2Bus_Data[11]_i_16 ),
        .\IP2Bus_Data[11]_i_2 (\IP2Bus_Data[11]_i_2 ),
        .\IP2Bus_Data[11]_i_4 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[14]_i_13 (\IP2Bus_Data[14]_i_13 ),
        .\IP2Bus_Data[14]_i_24 (\IP2Bus_Data[14]_i_24 ),
        .\IP2Bus_Data[14]_i_50 (\IP2Bus_Data[14]_i_50 ),
        .\IP2Bus_Data[14]_i_64 (\IP2Bus_Data[14]_i_64 ),
        .\IP2Bus_Data[14]_i_64_0 (\IP2Bus_Data[14]_i_64_0 ),
        .\IP2Bus_Data[14]_i_64_1 (\IP2Bus_Data[14]_i_64_1 ),
        .\IP2Bus_Data[14]_i_9 (\IP2Bus_Data[14]_i_9 ),
        .\IP2Bus_Data[15]_i_13 (\IP2Bus_Data[15]_i_13 ),
        .\IP2Bus_Data[15]_i_13_0 (\IP2Bus_Data[15]_i_13_0 ),
        .\IP2Bus_Data[15]_i_13_1 (\IP2Bus_Data[15]_i_13_1 ),
        .\IP2Bus_Data[15]_i_2 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_20 (\IP2Bus_Data[15]_i_20 ),
        .\IP2Bus_Data[15]_i_20_0 (\IP2Bus_Data[15]_i_20_0 ),
        .\IP2Bus_Data[15]_i_20_1 (\IP2Bus_Data[15]_i_20_1 ),
        .\IP2Bus_Data[15]_i_21 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_23 (\IP2Bus_Data[15]_i_23 ),
        .\IP2Bus_Data[15]_i_24 (\IP2Bus_Data[15]_i_24 ),
        .\IP2Bus_Data[15]_i_24_0 (\IP2Bus_Data[15]_i_24_0 ),
        .\IP2Bus_Data[15]_i_24_1 (\IP2Bus_Data[15]_i_24_1 ),
        .\IP2Bus_Data[15]_i_24_2 (\IP2Bus_Data[15]_i_24_2 ),
        .\IP2Bus_Data[15]_i_26 (\IP2Bus_Data[15]_i_26 ),
        .\IP2Bus_Data[15]_i_26_0 (\IP2Bus_Data[15]_i_26_0 ),
        .\IP2Bus_Data[15]_i_26_1 (\IP2Bus_Data[15]_i_26_1 ),
        .\IP2Bus_Data[15]_i_29 (\IP2Bus_Data[15]_i_29 ),
        .\IP2Bus_Data[15]_i_2_0 (\IP2Bus_Data[15]_i_2_0 ),
        .\IP2Bus_Data[15]_i_2_1 (\IP2Bus_Data[15]_i_2_1 ),
        .\IP2Bus_Data[15]_i_3 (\IP2Bus_Data[15]_i_3 ),
        .\IP2Bus_Data[15]_i_31 (\IP2Bus_Data[15]_i_31 ),
        .\IP2Bus_Data[15]_i_31_0 (\IP2Bus_Data[15]_i_31_0 ),
        .\IP2Bus_Data[15]_i_31_1 (\IP2Bus_Data[15]_i_31_1 ),
        .\IP2Bus_Data[15]_i_31_2 (\IP2Bus_Data[15]_i_31_2 ),
        .\IP2Bus_Data[15]_i_34 (\IP2Bus_Data[15]_i_34 ),
        .\IP2Bus_Data[15]_i_34_0 (\IP2Bus_Data[15]_i_34_0 ),
        .\IP2Bus_Data[15]_i_3_0 (\IP2Bus_Data[15]_i_3_0 ),
        .\IP2Bus_Data[15]_i_40 (\IP2Bus_Data[15]_i_40 ),
        .\IP2Bus_Data[15]_i_41 (\IP2Bus_Data[15]_i_41 ),
        .\IP2Bus_Data[15]_i_45 (\IP2Bus_Data[15]_i_45 ),
        .\IP2Bus_Data[15]_i_5 (\IP2Bus_Data[15]_i_5 ),
        .\IP2Bus_Data[15]_i_6 (\IP2Bus_Data[15]_i_6 ),
        .\IP2Bus_Data[15]_i_63 (\IP2Bus_Data[15]_i_63 ),
        .\IP2Bus_Data[15]_i_63_0 (\IP2Bus_Data[15]_i_63_0 ),
        .\IP2Bus_Data[15]_i_6_0 (\IP2Bus_Data[15]_i_6_0 ),
        .\IP2Bus_Data[15]_i_7 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[15]_i_8 (\IP2Bus_Data[15]_i_8 ),
        .\IP2Bus_Data[15]_i_9 (\IP2Bus_Data[15]_i_9 ),
        .\IP2Bus_Data[1]_i_15 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_16 (\IP2Bus_Data[1]_i_16 ),
        .\IP2Bus_Data[1]_i_16_0 (\IP2Bus_Data[1]_i_16_0 ),
        .\IP2Bus_Data[1]_i_18 (\IP2Bus_Data[1]_i_18 ),
        .\IP2Bus_Data[1]_i_19 (\IP2Bus_Data[1]_i_19 ),
        .\IP2Bus_Data[1]_i_2 (\IP2Bus_Data[1]_i_2 ),
        .\IP2Bus_Data[1]_i_21 (\IP2Bus_Data[1]_i_21 ),
        .\IP2Bus_Data[1]_i_21_0 (\IP2Bus_Data[1]_i_21_0 ),
        .\IP2Bus_Data[1]_i_29 (\IP2Bus_Data[1]_i_29 ),
        .\IP2Bus_Data[1]_i_29_0 (\IP2Bus_Data[1]_i_29_0 ),
        .\IP2Bus_Data[1]_i_2_0 (\IP2Bus_Data[1]_i_2_0 ),
        .\IP2Bus_Data[1]_i_3 (\IP2Bus_Data[1]_i_3 ),
        .\IP2Bus_Data[1]_i_36 (\IP2Bus_Data[1]_i_36 ),
        .\IP2Bus_Data[1]_i_3_0 (\IP2Bus_Data[1]_i_3_0 ),
        .\IP2Bus_Data[1]_i_46 (\IP2Bus_Data[1]_i_46 ),
        .\IP2Bus_Data[1]_i_46_0 (\IP2Bus_Data[1]_i_46_0 ),
        .\IP2Bus_Data[1]_i_5 (\IP2Bus_Data[1]_i_5 ),
        .\IP2Bus_Data[22]_i_7 (\IP2Bus_Data[22]_i_7 ),
        .\IP2Bus_Data[25]_i_13 (\IP2Bus_Data[25]_i_13 ),
        .\IP2Bus_Data[25]_i_13_0 (\IP2Bus_Data[25]_i_13_0 ),
        .\IP2Bus_Data[25]_i_13_1 (\IP2Bus_Data[25]_i_13_1 ),
        .\IP2Bus_Data[2]_i_10 (\IP2Bus_Data[2]_i_10 ),
        .\IP2Bus_Data[2]_i_17 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[2]_i_2 (\IP2Bus_Data[2]_i_2 ),
        .\IP2Bus_Data[2]_i_20 (\IP2Bus_Data[2]_i_20 ),
        .\IP2Bus_Data[2]_i_3 (\IP2Bus_Data[2]_i_3 ),
        .\IP2Bus_Data[2]_i_32 (\IP2Bus_Data[2]_i_32 ),
        .\IP2Bus_Data[2]_i_32_0 (\IP2Bus_Data[2]_i_32_0 ),
        .\IP2Bus_Data[2]_i_3_0 (\IP2Bus_Data[2]_i_3_0 ),
        .\IP2Bus_Data[2]_i_4 (\IP2Bus_Data[2]_i_4 ),
        .\IP2Bus_Data[2]_i_5 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_58 (\IP2Bus_Data[2]_i_58 ),
        .\IP2Bus_Data[2]_i_6 (\IP2Bus_Data[2]_i_6 ),
        .\IP2Bus_Data[2]_i_61 (\IP2Bus_Data[2]_i_61 ),
        .\IP2Bus_Data[2]_i_9 (\IP2Bus_Data[2]_i_9 ),
        .\IP2Bus_Data[31]_i_33 (\IP2Bus_Data[31]_i_33 ),
        .\IP2Bus_Data[31]_i_7 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_7_0 (\IP2Bus_Data[31]_i_7_0 ),
        .\IP2Bus_Data[31]_i_7_1 (\IP2Bus_Data[31]_i_7_1 ),
        .\IP2Bus_Data[31]_i_7_2 (\IP2Bus_Data[31]_i_7_2 ),
        .\IP2Bus_Data[31]_i_7_3 (\IP2Bus_Data[31]_i_7_3 ),
        .\IP2Bus_Data[3]_i_15 (\IP2Bus_Data[3]_i_15 ),
        .\IP2Bus_Data[3]_i_2 (\IP2Bus_Data[3]_i_2 ),
        .\IP2Bus_Data[3]_i_23 (\IP2Bus_Data[3]_i_23 ),
        .\IP2Bus_Data[3]_i_26 (\IP2Bus_Data[3]_i_26 ),
        .\IP2Bus_Data[3]_i_2_0 (\IP2Bus_Data[3]_i_2_0 ),
        .\IP2Bus_Data[3]_i_3 (\IP2Bus_Data[3]_i_3 ),
        .\IP2Bus_Data[3]_i_31 (\IP2Bus_Data[3]_i_31 ),
        .\IP2Bus_Data[3]_i_4 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_5 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_7 (\IP2Bus_Data[3]_i_7 ),
        .\IP2Bus_Data[3]_i_7_0 (\IP2Bus_Data[3]_i_7_0 ),
        .\IP2Bus_Data[4]_i_3 (\IP2Bus_Data[4]_i_3 ),
        .\IP2Bus_Data[5]_i_5 (\IP2Bus_Data[5]_i_5 ),
        .\IP2Bus_Data[6]_i_5 (\IP2Bus_Data[6]_i_5 ),
        .\IP2Bus_Data[7]_i_5 (\IP2Bus_Data[7]_i_5 ),
        .\IP2Bus_Data_reg[10] (\IP2Bus_Data_reg[10] ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data_reg[11] ),
        .\IP2Bus_Data_reg[11]_0 (\IP2Bus_Data_reg[11]_0 ),
        .\IP2Bus_Data_reg[11]_1 (\IP2Bus_Data_reg[11]_1 ),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data_reg[15] ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[31]_2 (\IP2Bus_Data_reg[31]_2 ),
        .\IP2Bus_Data_reg[31]_3 (\IP2Bus_Data_reg[31]_3 ),
        .\IP2Bus_Data_reg[31]_4 (\IP2Bus_Data_reg[31]_4 ),
        .\IP2Bus_Data_reg[31]_5 (\IP2Bus_Data_reg[31]_5 ),
        .\IP2Bus_Data_reg[31]_6 (\IP2Bus_Data_reg[31]_6 ),
        .\IP2Bus_Data_reg[3] (\IP2Bus_Data_reg[3] ),
        .\IP2Bus_Data_reg[3]_0 (\IP2Bus_Data_reg[3]_0 ),
        .\IP2Bus_Data_reg[4] (\IP2Bus_Data_reg[4] ),
        .\IP2Bus_Data_reg[6] (\IP2Bus_Data_reg[6] ),
        .Q(Q),
        .SR(SR),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc02_irq_sync(adc02_irq_sync),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_en_reg(adc03_irq_en_reg),
        .adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .\adc0_cmn_en_reg[15] (\adc0_cmn_en_reg[15] ),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .\adc0_fifo_disable_reg[1] (\adc0_fifo_disable_reg[1] ),
        .\adc0_multi_band_reg[2] (\adc0_multi_band_reg[2] ),
        .\adc0_ref_clk_freq_reg[31] (\adc0_ref_clk_freq_reg[31] ),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .\adc0_sample_rate_reg[31] (\adc0_sample_rate_reg[31] ),
        .\adc0_sim_level_reg[1] (\adc0_sim_level_reg[1] ),
        .\adc0_slice1_irq_en_reg[15] (\adc0_slice1_irq_en_reg[15] ),
        .\adc0_slice2_irq_en_reg[15] (\adc0_slice2_irq_en_reg[15] ),
        .adc0_status(adc0_status),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_sync(adc12_irq_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .\adc1_ref_clk_freq_reg[31] (\adc1_ref_clk_freq_reg[31] ),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc1_status(adc1_status),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_irq_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_irq_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc2_status(adc2_status),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_irq_sync),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_do_mon(adc3_do_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_irq_en_reg(adc3_irq_en_reg),
        .adc3_reset(adc3_reset),
        .adc3_restart(adc3_restart),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .adc3_status(adc3_status),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg(axi_RdAck_r_reg),
        .axi_RdAck_r_reg_0(axi_RdAck_r_reg_0),
        .axi_RdAck_r_reg_1(axi_RdAck_r_reg_1),
        .axi_RdAck_r_reg_2(axi_RdAck_r_reg_2),
        .axi_RdAck_r_reg_3(axi_RdAck_r_reg_3),
        .axi_read_req_r_reg(axi_read_req_r_reg),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank11_read(bank11_read),
        .bank11_write(bank11_write),
        .bank13_read(bank13_read),
        .bank13_write(bank13_write),
        .bank15_read(bank15_read),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank9_read(bank9_read),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[10]_0 (\bus2ip_addr_reg_reg[10] ),
        .\bus2ip_addr_reg_reg[12]_0 (\bus2ip_addr_reg_reg[12] ),
        .\bus2ip_addr_reg_reg[14]_0 (\bus2ip_addr_reg_reg[14] ),
        .\bus2ip_addr_reg_reg[14]_1 (\bus2ip_addr_reg_reg[14]_0 ),
        .\bus2ip_addr_reg_reg[14]_10 (\bus2ip_addr_reg_reg[14]_9 ),
        .\bus2ip_addr_reg_reg[14]_2 (\bus2ip_addr_reg_reg[14]_1 ),
        .\bus2ip_addr_reg_reg[14]_3 (\bus2ip_addr_reg_reg[14]_2 ),
        .\bus2ip_addr_reg_reg[14]_4 (\bus2ip_addr_reg_reg[14]_3 ),
        .\bus2ip_addr_reg_reg[14]_5 (\bus2ip_addr_reg_reg[14]_4 ),
        .\bus2ip_addr_reg_reg[14]_6 (\bus2ip_addr_reg_reg[14]_5 ),
        .\bus2ip_addr_reg_reg[14]_7 (\bus2ip_addr_reg_reg[14]_6 ),
        .\bus2ip_addr_reg_reg[14]_8 (\bus2ip_addr_reg_reg[14]_7 ),
        .\bus2ip_addr_reg_reg[14]_9 (\bus2ip_addr_reg_reg[14]_8 ),
        .\bus2ip_addr_reg_reg[15]_0 (bank2_read),
        .\bus2ip_addr_reg_reg[15]_1 (\bus2ip_addr_reg_reg[15] ),
        .\bus2ip_addr_reg_reg[15]_2 (\bus2ip_addr_reg_reg[15]_0 ),
        .\bus2ip_addr_reg_reg[15]_3 (bank0_read),
        .\bus2ip_addr_reg_reg[15]_4 (\bus2ip_addr_reg_reg[15]_1 ),
        .\bus2ip_addr_reg_reg[15]_5 (\bus2ip_addr_reg_reg[15]_2 ),
        .\bus2ip_addr_reg_reg[16]_0 (\bus2ip_addr_reg_reg[16] ),
        .\bus2ip_addr_reg_reg[16]_1 (\bus2ip_addr_reg_reg[16]_0 ),
        .\bus2ip_addr_reg_reg[16]_10 (\bus2ip_addr_reg_reg[16]_9 ),
        .\bus2ip_addr_reg_reg[16]_11 (\bus2ip_addr_reg_reg[16]_10 ),
        .\bus2ip_addr_reg_reg[16]_12 (\bus2ip_addr_reg_reg[16]_11 ),
        .\bus2ip_addr_reg_reg[16]_13 (\bus2ip_addr_reg_reg[16]_12 ),
        .\bus2ip_addr_reg_reg[16]_2 (\bus2ip_addr_reg_reg[16]_1 ),
        .\bus2ip_addr_reg_reg[16]_3 (\bus2ip_addr_reg_reg[16]_2 ),
        .\bus2ip_addr_reg_reg[16]_4 (\bus2ip_addr_reg_reg[16]_3 ),
        .\bus2ip_addr_reg_reg[16]_5 (\bus2ip_addr_reg_reg[16]_4 ),
        .\bus2ip_addr_reg_reg[16]_6 (\bus2ip_addr_reg_reg[16]_5 ),
        .\bus2ip_addr_reg_reg[16]_7 (\bus2ip_addr_reg_reg[16]_6 ),
        .\bus2ip_addr_reg_reg[16]_8 (\bus2ip_addr_reg_reg[16]_7 ),
        .\bus2ip_addr_reg_reg[16]_9 (\bus2ip_addr_reg_reg[16]_8 ),
        .\bus2ip_addr_reg_reg[17]_0 (bank2_write),
        .\bus2ip_addr_reg_reg[17]_1 (bank4_write),
        .\bus2ip_addr_reg_reg[17]_2 (bank14_write),
        .\bus2ip_addr_reg_reg[17]_3 (bank10_write),
        .\bus2ip_addr_reg_reg[17]_4 (bank12_write),
        .\bus2ip_addr_reg_reg[17]_5 (\bus2ip_addr_reg_reg[17] ),
        .\bus2ip_addr_reg_reg[2]_0 (\bus2ip_addr_reg_reg[2] ),
        .\bus2ip_addr_reg_reg[3]_0 (\bus2ip_addr_reg_reg[3] ),
        .\bus2ip_addr_reg_reg[5]_0 (\bus2ip_addr_reg_reg[5] ),
        .\bus2ip_addr_reg_reg[5]_1 (\bus2ip_addr_reg_reg[5]_0 ),
        .\bus2ip_addr_reg_reg[5]_2 (\bus2ip_addr_reg_reg[5]_1 ),
        .\bus2ip_addr_reg_reg[8]_0 (\bus2ip_addr_reg_reg[8] ),
        .dac00_irq_sync(dac00_irq_sync),
        .dac01_irq_sync(dac01_irq_sync),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_do_mon(dac0_do_mon),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_read_req(dac0_read_req),
        .dac0_reset(dac0_reset),
        .dac0_reset_reg(dac0_reset_reg),
        .dac0_restart(dac0_restart),
        .dac0_status(dac0_status),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_irq_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (\dac1_end_stage_reg[0] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_read_req(dac1_read_req),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac1_restart_reg(dac1_restart_reg),
        .dac1_status(dac1_status),
        .drp_RdAck_r(drp_RdAck_r),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(master_reset_reg),
        .p_36_in(p_36_in),
        .p_46_in(p_46_in),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_2(s_axi_wready_reg_i_2),
        .s_axi_wready_reg_i_2_0(s_axi_wready_reg_i_2_0),
        .s_axi_wvalid(s_axi_wvalid),
        .\startup_delay_reg[15] (\startup_delay_reg[15] ));
endmodule

(* DowngradeIPIdentifiedWarnings = "yes" *) (* adc00_data_type = "1'b0" *) (* adc00_decimation = "3'b000" *) 
(* adc00_enable = "1'b0" *) (* adc00_mixer = "2'b10" *) (* adc01_data_type = "1'b0" *) 
(* adc01_decimation = "3'b000" *) (* adc01_enable = "1'b0" *) (* adc01_mixer = "2'b10" *) 
(* adc02_data_type = "1'b0" *) (* adc02_decimation = "3'b000" *) (* adc02_enable = "1'b0" *) 
(* adc02_mixer = "2'b10" *) (* adc03_data_type = "1'b0" *) (* adc03_decimation = "3'b000" *) 
(* adc03_enable = "1'b0" *) (* adc03_mixer = "2'b10" *) (* adc10_data_type = "1'b0" *) 
(* adc10_decimation = "3'b000" *) (* adc10_enable = "1'b0" *) (* adc10_mixer = "2'b10" *) 
(* adc11_data_type = "1'b0" *) (* adc11_decimation = "3'b000" *) (* adc11_enable = "1'b0" *) 
(* adc11_mixer = "2'b10" *) (* adc12_data_type = "1'b0" *) (* adc12_decimation = "3'b000" *) 
(* adc12_enable = "1'b0" *) (* adc12_mixer = "2'b10" *) (* adc13_data_type = "1'b0" *) 
(* adc13_decimation = "3'b000" *) (* adc13_enable = "1'b0" *) (* adc13_mixer = "2'b10" *) 
(* adc20_data_type = "1'b0" *) (* adc20_decimation = "3'b000" *) (* adc20_enable = "1'b0" *) 
(* adc20_mixer = "2'b10" *) (* adc21_data_type = "1'b0" *) (* adc21_decimation = "3'b000" *) 
(* adc21_enable = "1'b0" *) (* adc21_mixer = "2'b10" *) (* adc22_data_type = "1'b0" *) 
(* adc22_decimation = "3'b000" *) (* adc22_enable = "1'b0" *) (* adc22_mixer = "2'b10" *) 
(* adc23_data_type = "1'b0" *) (* adc23_decimation = "3'b000" *) (* adc23_enable = "1'b0" *) 
(* adc23_mixer = "2'b10" *) (* adc30_data_type = "1'b0" *) (* adc30_decimation = "3'b000" *) 
(* adc30_enable = "1'b0" *) (* adc30_mixer = "2'b10" *) (* adc31_data_type = "1'b0" *) 
(* adc31_decimation = "3'b000" *) (* adc31_enable = "1'b0" *) (* adc31_mixer = "2'b10" *) 
(* adc32_data_type = "1'b0" *) (* adc32_decimation = "3'b000" *) (* adc32_enable = "1'b0" *) 
(* adc32_mixer = "2'b10" *) (* adc33_data_type = "1'b0" *) (* adc33_decimation = "3'b000" *) 
(* adc33_enable = "1'b0" *) (* adc33_mixer = "2'b10" *) (* dac00_data_type = "1'b0" *) 
(* dac00_enable = "1'b0" *) (* dac00_interpolation = "3'b000" *) (* dac00_mixer = "2'b10" *) 
(* dac00_sinc = "1'b0" *) (* dac01_data_type = "1'b0" *) (* dac01_enable = "1'b0" *) 
(* dac01_interpolation = "3'b000" *) (* dac01_mixer = "2'b10" *) (* dac01_sinc = "1'b0" *) 
(* dac02_data_type = "1'b0" *) (* dac02_enable = "1'b0" *) (* dac02_interpolation = "3'b000" *) 
(* dac02_mixer = "2'b10" *) (* dac02_sinc = "1'b0" *) (* dac03_data_type = "1'b0" *) 
(* dac03_enable = "1'b0" *) (* dac03_interpolation = "3'b000" *) (* dac03_mixer = "2'b10" *) 
(* dac03_sinc = "1'b0" *) (* dac10_data_type = "1'b0" *) (* dac10_enable = "1'b0" *) 
(* dac10_interpolation = "3'b000" *) (* dac10_mixer = "2'b10" *) (* dac10_sinc = "1'b0" *) 
(* dac11_data_type = "1'b0" *) (* dac11_enable = "1'b0" *) (* dac11_interpolation = "3'b000" *) 
(* dac11_mixer = "2'b10" *) (* dac11_sinc = "1'b0" *) (* dac12_data_type = "1'b0" *) 
(* dac12_enable = "1'b0" *) (* dac12_interpolation = "3'b000" *) (* dac12_mixer = "2'b10" *) 
(* dac12_sinc = "1'b0" *) (* dac13_data_type = "1'b0" *) (* dac13_enable = "1'b0" *) 
(* dac13_interpolation = "3'b000" *) (* dac13_mixer = "2'b10" *) (* dac13_sinc = "1'b0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_block
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    sysref_in_p,
    sysref_in_n,
    dac0_cmn_control,
    dac00_status,
    dac01_status,
    dac02_status,
    dac03_status,
    dac0_pll_dmon,
    dac0_pll_lock,
    dac0_status,
    dac0_done,
    dac0_powerup_state,
    dac0_daddr_mon,
    dac0_di_mon,
    dac0_den_mon,
    dac0_dwe_mon,
    dac0_do_mon,
    dac0_drdy_mon,
    dac0_dreq_mon,
    dac0_dgnt_mon,
    dac1_cmn_control,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    dac1_pll_dmon,
    dac1_pll_lock,
    dac1_status,
    dac1_done,
    dac1_powerup_state,
    dac1_daddr_mon,
    dac1_di_mon,
    dac1_den_mon,
    dac1_dwe_mon,
    dac1_do_mon,
    dac1_drdy_mon,
    dac1_dreq_mon,
    dac1_dgnt_mon,
    adc0_cmn_control,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_pll_dmon,
    adc0_pll_lock,
    adc0_status,
    adc0_done,
    adc0_powerup_state,
    adc0_daddr_mon,
    adc0_di_mon,
    adc0_den_mon,
    adc0_dwe_mon,
    adc0_do_mon,
    adc0_drdy_mon,
    adc0_dreq_mon,
    adc0_dgnt_mon,
    adc1_cmn_control,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc1_pll_dmon,
    adc1_pll_lock,
    adc1_status,
    adc1_done,
    adc1_powerup_state,
    adc1_daddr_mon,
    adc1_di_mon,
    adc1_den_mon,
    adc1_dwe_mon,
    adc1_do_mon,
    adc1_drdy_mon,
    adc1_dreq_mon,
    adc1_dgnt_mon,
    adc2_cmn_control,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc2_pll_dmon,
    adc2_pll_lock,
    adc2_status,
    adc2_done,
    adc2_powerup_state,
    adc2_daddr_mon,
    adc2_di_mon,
    adc2_den_mon,
    adc2_dwe_mon,
    adc2_do_mon,
    adc2_drdy_mon,
    adc2_dreq_mon,
    adc2_dgnt_mon,
    adc3_cmn_control,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status,
    adc3_pll_dmon,
    adc3_pll_lock,
    adc3_status,
    adc3_done,
    adc3_powerup_state,
    adc3_daddr_mon,
    adc3_di_mon,
    adc3_den_mon,
    adc3_dwe_mon,
    adc3_do_mon,
    adc3_drdy_mon,
    adc3_dreq_mon,
    adc3_dgnt_mon,
    irq);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [17:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [17:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;
  input sysref_in_p;
  input sysref_in_n;
  input [14:0]dac0_cmn_control;
  output [15:0]dac00_status;
  output [15:0]dac01_status;
  output [15:0]dac02_status;
  output [15:0]dac03_status;
  output dac0_pll_dmon;
  output dac0_pll_lock;
  output [3:0]dac0_status;
  output dac0_done;
  output dac0_powerup_state;
  output [11:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output dac0_den_mon;
  output dac0_dwe_mon;
  output [15:0]dac0_do_mon;
  output dac0_drdy_mon;
  output dac0_dreq_mon;
  output dac0_dgnt_mon;
  input [14:0]dac1_cmn_control;
  output [15:0]dac10_status;
  output [15:0]dac11_status;
  output [15:0]dac12_status;
  output [15:0]dac13_status;
  output dac1_pll_dmon;
  output dac1_pll_lock;
  output [3:0]dac1_status;
  output dac1_done;
  output dac1_powerup_state;
  output [11:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output dac1_den_mon;
  output dac1_dwe_mon;
  output [15:0]dac1_do_mon;
  output dac1_drdy_mon;
  output dac1_dreq_mon;
  output dac1_dgnt_mon;
  input [14:0]adc0_cmn_control;
  output [15:0]adc00_status;
  output [15:0]adc01_status;
  output [15:0]adc02_status;
  output [15:0]adc03_status;
  output adc0_pll_dmon;
  output adc0_pll_lock;
  output [3:0]adc0_status;
  output adc0_done;
  output adc0_powerup_state;
  output [11:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output adc0_den_mon;
  output adc0_dwe_mon;
  output [15:0]adc0_do_mon;
  output adc0_drdy_mon;
  output adc0_dreq_mon;
  output adc0_dgnt_mon;
  input [14:0]adc1_cmn_control;
  output [15:0]adc10_status;
  output [15:0]adc11_status;
  output [15:0]adc12_status;
  output [15:0]adc13_status;
  output adc1_pll_dmon;
  output adc1_pll_lock;
  output [3:0]adc1_status;
  output adc1_done;
  output adc1_powerup_state;
  output [11:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output adc1_den_mon;
  output adc1_dwe_mon;
  output [15:0]adc1_do_mon;
  output adc1_drdy_mon;
  output adc1_dreq_mon;
  output adc1_dgnt_mon;
  input [14:0]adc2_cmn_control;
  output [15:0]adc20_status;
  output [15:0]adc21_status;
  output [15:0]adc22_status;
  output [15:0]adc23_status;
  output adc2_pll_dmon;
  output adc2_pll_lock;
  output [3:0]adc2_status;
  output adc2_done;
  output adc2_powerup_state;
  output [11:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output adc2_den_mon;
  output adc2_dwe_mon;
  output [15:0]adc2_do_mon;
  output adc2_drdy_mon;
  output adc2_dreq_mon;
  output adc2_dgnt_mon;
  input [14:0]adc3_cmn_control;
  output [15:0]adc30_status;
  output [15:0]adc31_status;
  output [15:0]adc32_status;
  output [15:0]adc33_status;
  output adc3_pll_dmon;
  output adc3_pll_lock;
  output [3:0]adc3_status;
  output adc3_done;
  output adc3_powerup_state;
  output [11:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output adc3_den_mon;
  output adc3_dwe_mon;
  output [15:0]adc3_do_mon;
  output adc3_drdy_mon;
  output adc3_dreq_mon;
  output adc3_dgnt_mon;
  output irq;

  wire \<const0> ;
  wire [9:2]Bus2IP_Addr;
  wire [11:10]Bus2IP_Addr__0;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_Data0;
  wire adc00_irq_en;
  wire adc00_overvol_irq;
  wire [3:0]adc00_stat_sync;
  wire [15:0]adc00_status;
  wire adc01_irq_en;
  wire adc01_overvol_irq;
  wire [3:0]adc01_stat_sync;
  wire [15:0]adc01_status;
  wire adc02_irq_en;
  wire [3:0]adc02_stat_sync;
  wire [15:0]adc02_status;
  wire adc03_irq_en;
  wire adc03_overvol_irq;
  wire [3:0]adc03_stat_sync;
  wire [15:0]adc03_status;
  wire [14:0]adc0_cmn_control;
  wire [15:0]adc0_cmn_en;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_common_stat;
  wire [10:0]\^adc0_daddr_mon ;
  wire adc0_den_mon;
  wire adc0_dgnt_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_done;
  wire adc0_drdy_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_en;
  wire adc0_drp_rdy;
  wire adc0_drp_we;
  wire adc0_dwe_mon;
  wire [3:0]adc0_end_stage;
  wire [1:0]adc0_fifo_disable;
  wire [2:0]adc0_multi_band;
  wire adc0_pll_dmon;
  wire adc0_powerup_state;
  wire [31:0]adc0_ref_clk_freq;
  wire adc0_reset;
  wire adc0_reset_reg_n_0;
  wire adc0_restart;
  wire adc0_restart_reg_n_0;
  wire [31:0]adc0_sample_rate;
  wire [0:0]adc0_sim_level;
  wire [1:1]adc0_sim_level__0;
  wire [15:2]adc0_slice0_irq_en;
  wire [15:2]adc0_slice1_irq_en;
  wire [15:2]adc0_slice2_irq_en;
  wire [15:2]adc0_slice3_irq_en;
  wire [3:0]adc0_start_stage;
  wire [1:0]\^adc0_status ;
  wire adc10_irq_en;
  wire adc10_overvol_irq;
  wire [3:0]adc10_stat_sync;
  wire [15:0]adc10_status;
  wire adc11_irq_en;
  wire adc11_overvol_irq;
  wire [2:0]adc11_stat_sync;
  wire [15:0]adc11_status;
  wire adc12_irq_en;
  wire adc12_overvol_irq;
  wire [3:0]adc12_stat_sync;
  wire [15:0]adc12_status;
  wire adc13_irq_en;
  wire adc13_overvol_irq;
  wire [3:0]adc13_stat_sync;
  wire [15:0]adc13_status;
  wire [14:0]adc1_cmn_control;
  wire [15:0]adc1_cmn_en;
  wire adc1_cmn_irq_en;
  wire [15:0]adc1_common_stat;
  wire [10:0]\^adc1_daddr_mon ;
  wire adc1_den_mon;
  wire adc1_dgnt_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_done;
  wire adc1_drdy_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_en;
  wire adc1_drp_rdy;
  wire adc1_drp_we;
  wire adc1_dwe_mon;
  wire [3:0]adc1_end_stage;
  wire [1:0]adc1_fifo_disable;
  wire [2:0]adc1_multi_band;
  wire adc1_pll_dmon;
  wire adc1_powerup_state;
  wire [31:0]adc1_ref_clk_freq;
  wire adc1_reset;
  wire adc1_reset_reg_n_0;
  wire adc1_restart;
  wire adc1_restart_reg_n_0;
  wire [31:0]adc1_sample_rate;
  wire [0:0]adc1_sim_level;
  wire [1:1]adc1_sim_level__0;
  wire [15:2]adc1_slice0_irq_en;
  wire [15:2]adc1_slice1_irq_en;
  wire [15:2]adc1_slice2_irq_en;
  wire [15:2]adc1_slice3_irq_en;
  wire [3:0]adc1_start_stage;
  wire [1:0]\^adc1_status ;
  wire adc20_irq_en;
  wire adc20_overvol_irq;
  wire [3:0]adc20_stat_sync;
  wire [15:0]adc20_status;
  wire adc21_irq_en;
  wire adc21_overvol_irq;
  wire [3:0]adc21_stat_sync;
  wire [15:0]adc21_status;
  wire adc22_irq_en;
  wire adc22_overvol_irq;
  wire [3:0]adc22_stat_sync;
  wire [15:0]adc22_status;
  wire adc23_irq_en;
  wire adc23_overvol_irq;
  wire [3:0]adc23_stat_sync;
  wire [15:0]adc23_status;
  wire [14:0]adc2_cmn_control;
  wire [15:0]adc2_cmn_en;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_common_stat;
  wire [10:0]\^adc2_daddr_mon ;
  wire adc2_den_mon;
  wire adc2_dgnt_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_done;
  wire adc2_drdy_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_en;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire adc2_dwe_mon;
  wire [3:0]adc2_end_stage;
  wire [1:0]adc2_fifo_disable;
  wire [2:0]adc2_multi_band;
  wire adc2_pll_dmon;
  wire adc2_powerup_state;
  wire [31:0]adc2_ref_clk_freq;
  wire adc2_reset;
  wire adc2_reset_reg_n_0;
  wire adc2_restart;
  wire adc2_restart_reg_n_0;
  wire [31:0]adc2_sample_rate;
  wire [0:0]adc2_sim_level;
  wire [1:1]adc2_sim_level__0;
  wire [15:2]adc2_slice0_irq_en;
  wire [15:2]adc2_slice1_irq_en;
  wire [15:2]adc2_slice2_irq_en;
  wire [15:2]adc2_slice3_irq_en;
  wire [3:0]adc2_start_stage;
  wire [1:0]\^adc2_status ;
  wire adc30_irq_en;
  wire adc30_overvol_irq;
  wire [3:0]adc30_stat_sync;
  wire [15:0]adc30_status;
  wire adc31_irq_en;
  wire adc31_overvol_irq;
  wire [3:0]adc31_stat_sync;
  wire [15:0]adc31_status;
  wire adc32_irq_en;
  wire adc32_overvol_irq;
  wire [3:0]adc32_stat_sync;
  wire [15:0]adc32_status;
  wire adc33_irq_en;
  wire adc33_overvol_irq;
  wire [3:0]adc33_stat_sync;
  wire [15:0]adc33_status;
  wire [14:0]adc3_cmn_control;
  wire [15:0]adc3_cmn_en;
  wire adc3_cmn_irq_en;
  wire [15:0]adc3_common_stat;
  wire [10:0]\^adc3_daddr_mon ;
  wire adc3_den_mon;
  wire adc3_dgnt_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_done;
  wire adc3_drdy_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_en;
  wire adc3_drp_rdy;
  wire adc3_drp_we;
  wire adc3_dwe_mon;
  wire adc3_end_stage;
  wire \adc3_end_stage_reg_n_0_[0] ;
  wire \adc3_end_stage_reg_n_0_[1] ;
  wire \adc3_end_stage_reg_n_0_[2] ;
  wire \adc3_end_stage_reg_n_0_[3] ;
  wire [1:0]adc3_fifo_disable;
  wire [2:0]adc3_multi_band;
  wire adc3_pll_dmon;
  wire adc3_powerup_state;
  wire [31:0]adc3_ref_clk_freq;
  wire adc3_reset;
  wire adc3_reset_reg_n_0;
  wire adc3_restart;
  wire adc3_restart_reg_n_0;
  wire [31:0]adc3_sample_rate;
  wire [0:0]adc3_sim_level;
  wire [1:1]adc3_sim_level__0;
  wire [15:2]adc3_slice0_irq_en;
  wire [15:2]adc3_slice1_irq_en;
  wire [15:2]adc3_slice2_irq_en;
  wire [15:2]adc3_slice3_irq_en;
  wire [3:0]adc3_start_stage;
  wire [1:0]\^adc3_status ;
  wire axi_RdAck;
  wire axi_RdAck0;
  wire axi_RdAck_r;
  wire axi_timeout;
  wire axi_timeout_r;
  wire axi_timeout_r2;
  wire axi_timeout_r20;
  wire [64:64]bank0_read;
  wire bank10_read;
  wire bank10_write;
  wire [136:128]bank11_read;
  wire [137:131]bank11_write;
  wire bank12_read;
  wire bank12_write;
  wire [136:128]bank13_read;
  wire [137:131]bank13_write;
  wire bank14_read;
  wire bank14_write;
  wire [136:128]bank15_read;
  wire [194:2]bank15_write;
  wire bank16_read;
  wire bank16_write;
  wire [194:2]bank1_write;
  wire bank2_read;
  wire bank2_write;
  wire [128:128]bank3_read;
  wire [194:2]bank3_write;
  wire bank4_read;
  wire bank4_write;
  wire [136:128]bank9_read;
  wire [137:131]bank9_write;
  wire [1:0]dac00_stat_sync;
  wire [15:0]dac00_status;
  wire [1:0]dac01_stat_sync;
  wire [15:0]dac01_status;
  wire [1:1]dac02_stat_sync;
  wire [15:0]dac02_status;
  wire [1:0]dac03_stat_sync;
  wire [15:0]dac03_status;
  wire [14:0]dac0_cmn_control;
  wire [15:0]dac0_cmn_en;
  wire [15:0]dac0_common_stat;
  wire [10:0]\^dac0_daddr_mon ;
  wire dac0_den_mon;
  wire dac0_dgnt_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_done;
  wire dac0_drdy_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_en;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire dac0_dwe_mon;
  wire dac0_end_stage;
  wire [0:0]dac0_fifo_disable;
  wire [2:0]dac0_multi_band;
  wire dac0_pll_dmon;
  wire dac0_powerup_state;
  wire [31:0]dac0_ref_clk_freq;
  wire dac0_reset;
  wire dac0_reset_reg_n_0;
  wire dac0_restart;
  wire dac0_restart_reg_n_0;
  wire [31:0]dac0_sample_rate;
  wire \dac0_sim_level_reg_n_0_[0] ;
  wire \dac0_sim_level_reg_n_0_[1] ;
  wire [15:14]dac0_slice0_irq_en;
  wire [1:0]\^dac0_status ;
  wire dac10_irq_en;
  wire [1:0]dac10_stat_sync;
  wire [15:0]dac10_status;
  wire dac11_irq_en;
  wire [1:0]dac11_stat_sync;
  wire [15:0]dac11_status;
  wire dac12_irq_en;
  wire [1:0]dac12_stat_sync;
  wire [15:0]dac12_status;
  wire dac13_irq_en;
  wire [1:0]dac13_stat_sync;
  wire [15:0]dac13_status;
  wire [14:0]dac1_cmn_control;
  wire [15:0]dac1_cmn_en;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_common_stat;
  wire [10:0]\^dac1_daddr_mon ;
  wire dac1_den_mon;
  wire dac1_dgnt_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_done;
  wire dac1_drdy_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_en;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire dac1_dwe_mon;
  wire dac1_end_stage;
  wire \dac1_end_stage_reg_n_0_[0] ;
  wire \dac1_end_stage_reg_n_0_[1] ;
  wire \dac1_end_stage_reg_n_0_[2] ;
  wire \dac1_end_stage_reg_n_0_[3] ;
  wire [0:0]dac1_fifo_disable;
  wire [2:0]dac1_multi_band;
  wire dac1_pll_dmon;
  wire dac1_powerup_state;
  wire [31:0]dac1_ref_clk_freq;
  wire dac1_reset;
  wire dac1_reset_reg_n_0;
  wire dac1_restart;
  wire dac1_restart_reg_n_0;
  wire [31:0]dac1_sample_rate;
  wire \dac1_sim_level_reg_n_0_[0] ;
  wire \dac1_sim_level_reg_n_0_[1] ;
  wire [3:0]dac1_start_stage;
  wire [1:0]\^dac1_status ;
  wire drp_RdAck_r;
  wire [10:0]drp_addr;
  wire [15:0]drp_di;
  wire got_timeout_i_1_n_0;
  wire got_timeout_reg_n_0;
  wire i_axi_lite_ipif_n_100;
  wire i_axi_lite_ipif_n_101;
  wire i_axi_lite_ipif_n_137;
  wire i_axi_lite_ipif_n_166;
  wire i_axi_lite_ipif_n_167;
  wire i_axi_lite_ipif_n_17;
  wire i_axi_lite_ipif_n_177;
  wire i_axi_lite_ipif_n_178;
  wire i_axi_lite_ipif_n_18;
  wire i_axi_lite_ipif_n_180;
  wire i_axi_lite_ipif_n_181;
  wire i_axi_lite_ipif_n_182;
  wire i_axi_lite_ipif_n_183;
  wire i_axi_lite_ipif_n_184;
  wire i_axi_lite_ipif_n_185;
  wire i_axi_lite_ipif_n_186;
  wire i_axi_lite_ipif_n_187;
  wire i_axi_lite_ipif_n_188;
  wire i_axi_lite_ipif_n_189;
  wire i_axi_lite_ipif_n_190;
  wire i_axi_lite_ipif_n_191;
  wire i_axi_lite_ipif_n_192;
  wire i_axi_lite_ipif_n_193;
  wire i_axi_lite_ipif_n_194;
  wire i_axi_lite_ipif_n_195;
  wire i_axi_lite_ipif_n_196;
  wire i_axi_lite_ipif_n_197;
  wire i_axi_lite_ipif_n_198;
  wire i_axi_lite_ipif_n_199;
  wire i_axi_lite_ipif_n_200;
  wire i_axi_lite_ipif_n_201;
  wire i_axi_lite_ipif_n_202;
  wire i_axi_lite_ipif_n_203;
  wire i_axi_lite_ipif_n_204;
  wire i_axi_lite_ipif_n_205;
  wire i_axi_lite_ipif_n_206;
  wire i_axi_lite_ipif_n_207;
  wire i_axi_lite_ipif_n_208;
  wire i_axi_lite_ipif_n_209;
  wire i_axi_lite_ipif_n_21;
  wire i_axi_lite_ipif_n_210;
  wire i_axi_lite_ipif_n_211;
  wire i_axi_lite_ipif_n_212;
  wire i_axi_lite_ipif_n_213;
  wire i_axi_lite_ipif_n_214;
  wire i_axi_lite_ipif_n_216;
  wire i_axi_lite_ipif_n_217;
  wire i_axi_lite_ipif_n_22;
  wire i_axi_lite_ipif_n_26;
  wire i_axi_lite_ipif_n_27;
  wire i_axi_lite_ipif_n_30;
  wire i_axi_lite_ipif_n_31;
  wire i_axi_lite_ipif_n_34;
  wire i_axi_lite_ipif_n_35;
  wire i_axi_lite_ipif_n_38;
  wire i_axi_lite_ipif_n_39;
  wire i_axi_lite_ipif_n_45;
  wire i_axi_lite_ipif_n_46;
  wire i_axi_lite_ipif_n_47;
  wire i_axi_lite_ipif_n_48;
  wire i_axi_lite_ipif_n_49;
  wire i_axi_lite_ipif_n_50;
  wire i_axi_lite_ipif_n_51;
  wire i_axi_lite_ipif_n_52;
  wire i_axi_lite_ipif_n_53;
  wire i_axi_lite_ipif_n_54;
  wire i_axi_lite_ipif_n_55;
  wire i_axi_lite_ipif_n_56;
  wire i_axi_lite_ipif_n_57;
  wire i_axi_lite_ipif_n_58;
  wire i_axi_lite_ipif_n_59;
  wire i_axi_lite_ipif_n_6;
  wire i_axi_lite_ipif_n_60;
  wire i_axi_lite_ipif_n_61;
  wire i_axi_lite_ipif_n_62;
  wire i_axi_lite_ipif_n_63;
  wire i_axi_lite_ipif_n_64;
  wire i_axi_lite_ipif_n_65;
  wire i_axi_lite_ipif_n_66;
  wire i_axi_lite_ipif_n_67;
  wire i_axi_lite_ipif_n_68;
  wire i_axi_lite_ipif_n_69;
  wire i_axi_lite_ipif_n_70;
  wire i_axi_lite_ipif_n_71;
  wire i_axi_lite_ipif_n_72;
  wire i_axi_lite_ipif_n_73;
  wire i_axi_lite_ipif_n_74;
  wire i_axi_lite_ipif_n_75;
  wire i_axi_lite_ipif_n_76;
  wire i_axi_lite_ipif_n_77;
  wire i_axi_lite_ipif_n_78;
  wire i_axi_lite_ipif_n_79;
  wire i_axi_lite_ipif_n_80;
  wire i_axi_lite_ipif_n_81;
  wire i_axi_lite_ipif_n_82;
  wire i_axi_lite_ipif_n_83;
  wire i_axi_lite_ipif_n_84;
  wire i_axi_lite_ipif_n_85;
  wire i_axi_lite_ipif_n_86;
  wire i_axi_lite_ipif_n_87;
  wire i_axi_lite_ipif_n_88;
  wire i_axi_lite_ipif_n_89;
  wire i_axi_lite_ipif_n_90;
  wire i_axi_lite_ipif_n_91;
  wire i_axi_lite_ipif_n_92;
  wire i_axi_lite_ipif_n_93;
  wire i_axi_lite_ipif_n_99;
  wire i_drp_control_top_n_0;
  wire i_drp_control_top_n_1;
  wire i_drp_control_top_n_10;
  wire i_drp_control_top_n_12;
  wire i_drp_control_top_n_13;
  wire i_drp_control_top_n_14;
  wire i_drp_control_top_n_16;
  wire i_drp_control_top_n_18;
  wire i_drp_control_top_n_19;
  wire i_drp_control_top_n_2;
  wire i_drp_control_top_n_20;
  wire i_drp_control_top_n_22;
  wire i_drp_control_top_n_23;
  wire i_drp_control_top_n_24;
  wire i_drp_control_top_n_27;
  wire i_drp_control_top_n_28;
  wire i_drp_control_top_n_29;
  wire i_drp_control_top_n_3;
  wire i_drp_control_top_n_31;
  wire i_drp_control_top_n_33;
  wire i_drp_control_top_n_34;
  wire i_drp_control_top_n_35;
  wire i_drp_control_top_n_37;
  wire i_drp_control_top_n_38;
  wire i_drp_control_top_n_39;
  wire i_drp_control_top_n_4;
  wire i_drp_control_top_n_40;
  wire i_drp_control_top_n_42;
  wire i_drp_control_top_n_44;
  wire i_drp_control_top_n_45;
  wire i_drp_control_top_n_46;
  wire i_drp_control_top_n_48;
  wire i_drp_control_top_n_49;
  wire i_drp_control_top_n_5;
  wire i_drp_control_top_n_50;
  wire i_drp_control_top_n_51;
  wire i_drp_control_top_n_53;
  wire i_drp_control_top_n_6;
  wire i_drp_control_top_n_7;
  wire i_drp_control_top_n_8;
  wire i_drp_control_top_n_9;
  wire i_register_decode_n_0;
  wire i_register_decode_n_1;
  wire i_register_decode_n_10;
  wire i_register_decode_n_11;
  wire i_register_decode_n_12;
  wire i_register_decode_n_13;
  wire i_register_decode_n_14;
  wire i_register_decode_n_15;
  wire i_register_decode_n_16;
  wire i_register_decode_n_17;
  wire i_register_decode_n_18;
  wire i_register_decode_n_19;
  wire i_register_decode_n_2;
  wire i_register_decode_n_20;
  wire i_register_decode_n_21;
  wire i_register_decode_n_22;
  wire i_register_decode_n_23;
  wire i_register_decode_n_24;
  wire i_register_decode_n_25;
  wire i_register_decode_n_26;
  wire i_register_decode_n_27;
  wire i_register_decode_n_28;
  wire i_register_decode_n_29;
  wire i_register_decode_n_3;
  wire i_register_decode_n_30;
  wire i_register_decode_n_31;
  wire i_register_decode_n_32;
  wire i_register_decode_n_33;
  wire i_register_decode_n_34;
  wire i_register_decode_n_35;
  wire i_register_decode_n_36;
  wire i_register_decode_n_37;
  wire i_register_decode_n_4;
  wire i_register_decode_n_5;
  wire i_register_decode_n_6;
  wire i_register_decode_n_7;
  wire i_register_decode_n_8;
  wire i_register_decode_n_9;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_0;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_10;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_100;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_101;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_102;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_103;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_11;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_12;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_13;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_14;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_15;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_16;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_25;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_26;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_27;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_28;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_45;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_46;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_47;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_48;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_63;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_64;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_65;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_66;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_67;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_68;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_76;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_77;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_86;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_87;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_88;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_89;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_9;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_90;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_91;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_97;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_10;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_12;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_13;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_14;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_2;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_3;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_4;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_6;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_8;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_0;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_3;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_4;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_5;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_6;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_7;
  wire i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_8;
  wire irq;
  wire [31:0]irq_enables;
  wire master_reset;
  wire master_reset_reg_n_0;
  wire [1:0]p_0_in0_in;
  wire [1:0]p_0_in1_in;
  wire [1:0]p_0_in2_in;
  wire [1:0]p_0_in3_in;
  wire [1:0]p_0_in4_in;
  wire [1:0]p_0_in5_in;
  wire [1:0]p_0_in6_in;
  wire [4:0]p_36_in;
  wire [11:0]p_46_in;
  wire [2:2]\por_state_machine_i/drp_arbiter_adc2/fsm_cs ;
  wire [2:2]\por_state_machine_i/drp_arbiter_adc3/fsm_cs ;
  wire [2:2]\por_state_machine_i/drp_arbiter_dac1/fsm_cs ;
  wire read_ack_tog;
  wire read_ack_tog_1;
  wire read_ack_tog_r;
  wire read_ack_tog_r_0;
  wire s_axi_aclk;
  wire [17:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [17:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [15:0]startup_delay;
  wire sysref_in_n;
  wire sysref_in_p;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_777;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_778;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_779;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_780;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_781;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_782;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_783;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_784;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_791;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_792;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_793;
  wire top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_812;

  assign adc0_daddr_mon[11] = \<const0> ;
  assign adc0_daddr_mon[10:0] = \^adc0_daddr_mon [10:0];
  assign adc0_pll_lock = \<const0> ;
  assign adc0_status[3] = \^adc0_status [0];
  assign adc0_status[2] = \^adc0_status [0];
  assign adc0_status[1:0] = \^adc0_status [1:0];
  assign adc1_daddr_mon[11] = \<const0> ;
  assign adc1_daddr_mon[10:0] = \^adc1_daddr_mon [10:0];
  assign adc1_pll_lock = \<const0> ;
  assign adc1_status[3] = \^adc1_status [0];
  assign adc1_status[2] = \^adc1_status [0];
  assign adc1_status[1:0] = \^adc1_status [1:0];
  assign adc2_daddr_mon[11] = \<const0> ;
  assign adc2_daddr_mon[10:0] = \^adc2_daddr_mon [10:0];
  assign adc2_pll_lock = \<const0> ;
  assign adc2_status[3] = \^adc2_status [0];
  assign adc2_status[2] = \^adc2_status [0];
  assign adc2_status[1:0] = \^adc2_status [1:0];
  assign adc3_daddr_mon[11] = \<const0> ;
  assign adc3_daddr_mon[10:0] = \^adc3_daddr_mon [10:0];
  assign adc3_pll_lock = \<const0> ;
  assign adc3_status[3] = \^adc3_status [0];
  assign adc3_status[2] = \^adc3_status [0];
  assign adc3_status[1:0] = \^adc3_status [1:0];
  assign dac0_daddr_mon[11] = \<const0> ;
  assign dac0_daddr_mon[10:0] = \^dac0_daddr_mon [10:0];
  assign dac0_pll_lock = \<const0> ;
  assign dac0_status[3] = \^dac0_status [0];
  assign dac0_status[2] = \^dac0_status [0];
  assign dac0_status[1:0] = \^dac0_status [1:0];
  assign dac1_daddr_mon[11] = \<const0> ;
  assign dac1_daddr_mon[10:0] = \^dac1_daddr_mon [10:0];
  assign dac1_pll_lock = \<const0> ;
  assign dac1_status[3] = \^dac1_status [0];
  assign dac1_status[2] = \^dac1_status [0];
  assign dac1_status[1:0] = \^dac1_status [1:0];
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_88),
        .Q(IP2Bus_Data[0]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_78),
        .Q(IP2Bus_Data[10]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_77),
        .Q(IP2Bus_Data[11]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_76),
        .Q(IP2Bus_Data[12]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_75),
        .Q(IP2Bus_Data[13]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_74),
        .Q(IP2Bus_Data[14]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_73),
        .Q(IP2Bus_Data[15]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_72),
        .Q(IP2Bus_Data[16]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_71),
        .Q(IP2Bus_Data[17]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_70),
        .Q(IP2Bus_Data[18]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_69),
        .Q(IP2Bus_Data[19]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_87),
        .Q(IP2Bus_Data[1]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_68),
        .Q(IP2Bus_Data[20]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_67),
        .Q(IP2Bus_Data[21]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_66),
        .Q(IP2Bus_Data[22]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_65),
        .Q(IP2Bus_Data[23]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_64),
        .Q(IP2Bus_Data[24]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_63),
        .Q(IP2Bus_Data[25]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_62),
        .Q(IP2Bus_Data[26]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_61),
        .Q(IP2Bus_Data[27]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_60),
        .Q(IP2Bus_Data[28]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_59),
        .Q(IP2Bus_Data[29]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_86),
        .Q(IP2Bus_Data[2]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_58),
        .Q(IP2Bus_Data[30]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_57),
        .Q(IP2Bus_Data[31]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_85),
        .Q(IP2Bus_Data[3]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_84),
        .Q(IP2Bus_Data[4]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_83),
        .Q(IP2Bus_Data[5]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_82),
        .Q(IP2Bus_Data[6]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_81),
        .Q(IP2Bus_Data[7]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_80),
        .Q(IP2Bus_Data[8]),
        .R(1'b0));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_Data0),
        .D(i_axi_lite_ipif_n_79),
        .Q(IP2Bus_Data[9]),
        .R(1'b0));
  FDSE adc00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_197),
        .D(s_axi_wdata[0]),
        .Q(adc00_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_197),
        .D(s_axi_wdata[1]),
        .Q(adc01_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_197),
        .D(s_axi_wdata[2]),
        .Q(adc02_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_197),
        .D(s_axi_wdata[3]),
        .Q(adc03_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[0]),
        .Q(adc0_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[10]),
        .Q(adc0_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[11]),
        .Q(adc0_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[12]),
        .Q(adc0_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[13]),
        .Q(adc0_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[14]),
        .Q(adc0_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[15]),
        .Q(adc0_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[1]),
        .Q(adc0_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[2]),
        .Q(adc0_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[3]),
        .Q(adc0_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[5]),
        .Q(adc0_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[6]),
        .Q(adc0_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[7]),
        .Q(adc0_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[8]),
        .Q(adc0_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_193),
        .D(s_axi_wdata[9]),
        .Q(adc0_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_197),
        .D(s_axi_wdata[4]),
        .Q(adc0_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[0]),
        .Q(adc0_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[1]),
        .Q(adc0_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[2]),
        .Q(adc0_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[3]),
        .Q(adc0_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_210),
        .D(s_axi_wdata[0]),
        .Q(adc0_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_210),
        .D(s_axi_wdata[1]),
        .Q(adc0_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_183),
        .D(s_axi_wdata[4]),
        .Q(irq_enables[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_190),
        .D(s_axi_wdata[0]),
        .Q(adc0_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_190),
        .D(s_axi_wdata[1]),
        .Q(adc0_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_190),
        .D(s_axi_wdata[2]),
        .Q(adc0_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[0]),
        .Q(adc0_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[10]),
        .Q(adc0_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[11]),
        .Q(adc0_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[12]),
        .Q(adc0_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[13]),
        .Q(adc0_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[14]),
        .Q(adc0_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[15]),
        .Q(adc0_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[16]),
        .Q(adc0_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[17]),
        .Q(adc0_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[18]),
        .Q(adc0_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[19]),
        .Q(adc0_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[1]),
        .Q(adc0_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[20]),
        .Q(adc0_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[21]),
        .Q(adc0_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[22]),
        .Q(adc0_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[23]),
        .Q(adc0_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[24]),
        .Q(adc0_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[25]),
        .Q(adc0_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[26]),
        .Q(adc0_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[27]),
        .Q(adc0_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[28]),
        .Q(adc0_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[29]),
        .Q(adc0_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[2]),
        .Q(adc0_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[30]),
        .Q(adc0_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[31]),
        .Q(adc0_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[3]),
        .Q(adc0_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[4]),
        .Q(adc0_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[5]),
        .Q(adc0_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[6]),
        .Q(adc0_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[7]),
        .Q(adc0_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[8]),
        .Q(adc0_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_184),
        .D(s_axi_wdata[9]),
        .Q(adc0_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_reset),
        .Q(adc0_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_restart),
        .Q(adc0_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[0]),
        .Q(adc0_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[10]),
        .Q(adc0_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[11]),
        .Q(adc0_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[12]),
        .Q(adc0_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[13]),
        .Q(adc0_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[14]),
        .Q(adc0_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[15]),
        .Q(adc0_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[16]),
        .Q(adc0_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[17]),
        .Q(adc0_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[18]),
        .Q(adc0_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[19]),
        .Q(adc0_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[1]),
        .Q(adc0_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[20]),
        .Q(adc0_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[21]),
        .Q(adc0_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[22]),
        .Q(adc0_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[23]),
        .Q(adc0_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[24]),
        .Q(adc0_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[25]),
        .Q(adc0_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[26]),
        .Q(adc0_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[27]),
        .Q(adc0_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[28]),
        .Q(adc0_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[29]),
        .Q(adc0_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[2]),
        .Q(adc0_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[30]),
        .Q(adc0_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[31]),
        .Q(adc0_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[3]),
        .Q(adc0_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[4]),
        .Q(adc0_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[5]),
        .Q(adc0_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[6]),
        .Q(adc0_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[7]),
        .Q(adc0_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[8]),
        .Q(adc0_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_187),
        .D(s_axi_wdata[9]),
        .Q(adc0_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_180),
        .D(s_axi_wdata[0]),
        .Q(adc0_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_180),
        .D(s_axi_wdata[1]),
        .Q(adc0_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_204),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_204),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_204),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_204),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_207),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_207),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_207),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_207),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc0_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc0_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc0_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc0_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank9_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc0_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[8]),
        .Q(adc0_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[9]),
        .Q(adc0_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[10]),
        .Q(adc0_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_201),
        .D(s_axi_wdata[11]),
        .Q(adc0_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_198),
        .D(s_axi_wdata[0]),
        .Q(adc10_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_198),
        .D(s_axi_wdata[1]),
        .Q(adc11_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_198),
        .D(s_axi_wdata[2]),
        .Q(adc12_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_198),
        .D(s_axi_wdata[3]),
        .Q(adc13_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[0]),
        .Q(adc1_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[10]),
        .Q(adc1_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[11]),
        .Q(adc1_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[12]),
        .Q(adc1_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[13]),
        .Q(adc1_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[14]),
        .Q(adc1_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[15]),
        .Q(adc1_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[1]),
        .Q(adc1_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[2]),
        .Q(adc1_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[3]),
        .Q(adc1_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[5]),
        .Q(adc1_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[6]),
        .Q(adc1_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[7]),
        .Q(adc1_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[8]),
        .Q(adc1_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_194),
        .D(s_axi_wdata[9]),
        .Q(adc1_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_198),
        .D(s_axi_wdata[4]),
        .Q(adc1_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[0]),
        .Q(adc1_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[1]),
        .Q(adc1_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[2]),
        .Q(adc1_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[3]),
        .Q(adc1_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_211),
        .D(s_axi_wdata[0]),
        .Q(adc1_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_211),
        .D(s_axi_wdata[1]),
        .Q(adc1_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_183),
        .D(s_axi_wdata[5]),
        .Q(irq_enables[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_191),
        .D(s_axi_wdata[0]),
        .Q(adc1_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_191),
        .D(s_axi_wdata[1]),
        .Q(adc1_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_191),
        .D(s_axi_wdata[2]),
        .Q(adc1_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[0]),
        .Q(adc1_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[10]),
        .Q(adc1_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[11]),
        .Q(adc1_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[12]),
        .Q(adc1_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[13]),
        .Q(adc1_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[14]),
        .Q(adc1_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[15]),
        .Q(adc1_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[16]),
        .Q(adc1_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[17]),
        .Q(adc1_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[18]),
        .Q(adc1_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[19]),
        .Q(adc1_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[1]),
        .Q(adc1_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[20]),
        .Q(adc1_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[21]),
        .Q(adc1_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[22]),
        .Q(adc1_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[23]),
        .Q(adc1_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[24]),
        .Q(adc1_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[25]),
        .Q(adc1_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[26]),
        .Q(adc1_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[27]),
        .Q(adc1_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[28]),
        .Q(adc1_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[29]),
        .Q(adc1_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[2]),
        .Q(adc1_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[30]),
        .Q(adc1_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[31]),
        .Q(adc1_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[3]),
        .Q(adc1_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[4]),
        .Q(adc1_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[5]),
        .Q(adc1_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[6]),
        .Q(adc1_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[7]),
        .Q(adc1_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[8]),
        .Q(adc1_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_185),
        .D(s_axi_wdata[9]),
        .Q(adc1_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_reset),
        .Q(adc1_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_restart),
        .Q(adc1_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[0]),
        .Q(adc1_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[10]),
        .Q(adc1_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[11]),
        .Q(adc1_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[12]),
        .Q(adc1_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[13]),
        .Q(adc1_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[14]),
        .Q(adc1_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[15]),
        .Q(adc1_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[16]),
        .Q(adc1_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[17]),
        .Q(adc1_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[18]),
        .Q(adc1_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[19]),
        .Q(adc1_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[1]),
        .Q(adc1_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[20]),
        .Q(adc1_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[21]),
        .Q(adc1_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[22]),
        .Q(adc1_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[23]),
        .Q(adc1_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[24]),
        .Q(adc1_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[25]),
        .Q(adc1_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[26]),
        .Q(adc1_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[27]),
        .Q(adc1_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[28]),
        .Q(adc1_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[29]),
        .Q(adc1_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[2]),
        .Q(adc1_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[30]),
        .Q(adc1_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[31]),
        .Q(adc1_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[3]),
        .Q(adc1_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[4]),
        .Q(adc1_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[5]),
        .Q(adc1_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[6]),
        .Q(adc1_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[7]),
        .Q(adc1_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[8]),
        .Q(adc1_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_188),
        .D(s_axi_wdata[9]),
        .Q(adc1_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_181),
        .D(s_axi_wdata[0]),
        .Q(adc1_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_181),
        .D(s_axi_wdata[1]),
        .Q(adc1_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_205),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_205),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_205),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_205),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_208),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_208),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_208),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_208),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc1_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc1_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc1_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc1_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank11_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc1_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[8]),
        .Q(adc1_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[9]),
        .Q(adc1_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[10]),
        .Q(adc1_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_202),
        .D(s_axi_wdata[11]),
        .Q(adc1_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc20_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_199),
        .D(s_axi_wdata[0]),
        .Q(adc20_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc21_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_199),
        .D(s_axi_wdata[1]),
        .Q(adc21_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc22_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_199),
        .D(s_axi_wdata[2]),
        .Q(adc22_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc23_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_199),
        .D(s_axi_wdata[3]),
        .Q(adc23_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[0]),
        .Q(adc2_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[10]),
        .Q(adc2_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[11]),
        .Q(adc2_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[12]),
        .Q(adc2_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[13]),
        .Q(adc2_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[14]),
        .Q(adc2_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[15]),
        .Q(adc2_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[1]),
        .Q(adc2_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[2]),
        .Q(adc2_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[3]),
        .Q(adc2_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[5]),
        .Q(adc2_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[6]),
        .Q(adc2_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[7]),
        .Q(adc2_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[8]),
        .Q(adc2_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_195),
        .D(s_axi_wdata[9]),
        .Q(adc2_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc2_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_199),
        .D(s_axi_wdata[4]),
        .Q(adc2_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[0]),
        .Q(adc2_end_stage[0]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[1]),
        .Q(adc2_end_stage[1]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[2]),
        .Q(adc2_end_stage[2]),
        .S(adc3_end_stage));
  FDSE \adc2_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[3]),
        .Q(adc2_end_stage[3]),
        .S(adc3_end_stage));
  FDRE \adc2_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_212),
        .D(s_axi_wdata[0]),
        .Q(adc2_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_212),
        .D(s_axi_wdata[1]),
        .Q(adc2_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_183),
        .D(s_axi_wdata[6]),
        .Q(irq_enables[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_192),
        .D(s_axi_wdata[0]),
        .Q(adc2_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_192),
        .D(s_axi_wdata[1]),
        .Q(adc2_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_192),
        .D(s_axi_wdata[2]),
        .Q(adc2_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[0]),
        .Q(adc2_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[10]),
        .Q(adc2_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[11]),
        .Q(adc2_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[12]),
        .Q(adc2_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[13]),
        .Q(adc2_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[14]),
        .Q(adc2_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[15]),
        .Q(adc2_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[16]),
        .Q(adc2_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[17]),
        .Q(adc2_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[18]),
        .Q(adc2_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[19]),
        .Q(adc2_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[1]),
        .Q(adc2_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[20]),
        .Q(adc2_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[21]),
        .Q(adc2_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[22]),
        .Q(adc2_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[23]),
        .Q(adc2_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[24]),
        .Q(adc2_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[25]),
        .Q(adc2_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[26]),
        .Q(adc2_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[27]),
        .Q(adc2_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[28]),
        .Q(adc2_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[29]),
        .Q(adc2_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[2]),
        .Q(adc2_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[30]),
        .Q(adc2_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[31]),
        .Q(adc2_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[3]),
        .Q(adc2_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[4]),
        .Q(adc2_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[5]),
        .Q(adc2_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[6]),
        .Q(adc2_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[7]),
        .Q(adc2_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[8]),
        .Q(adc2_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_186),
        .D(s_axi_wdata[9]),
        .Q(adc2_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_reset),
        .Q(adc2_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc2_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_restart),
        .Q(adc2_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[0]),
        .Q(adc2_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[10]),
        .Q(adc2_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[11]),
        .Q(adc2_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[12]),
        .Q(adc2_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[13]),
        .Q(adc2_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[14]),
        .Q(adc2_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[15]),
        .Q(adc2_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[16]),
        .Q(adc2_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[17]),
        .Q(adc2_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[18]),
        .Q(adc2_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[19]),
        .Q(adc2_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[1]),
        .Q(adc2_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[20]),
        .Q(adc2_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[21]),
        .Q(adc2_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[22]),
        .Q(adc2_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[23]),
        .Q(adc2_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[24]),
        .Q(adc2_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[25]),
        .Q(adc2_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[26]),
        .Q(adc2_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[27]),
        .Q(adc2_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[28]),
        .Q(adc2_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[29]),
        .Q(adc2_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[2]),
        .Q(adc2_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[30]),
        .Q(adc2_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[31]),
        .Q(adc2_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[3]),
        .Q(adc2_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[4]),
        .Q(adc2_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[5]),
        .Q(adc2_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[6]),
        .Q(adc2_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[7]),
        .Q(adc2_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[8]),
        .Q(adc2_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_189),
        .D(s_axi_wdata[9]),
        .Q(adc2_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_182),
        .D(s_axi_wdata[0]),
        .Q(adc2_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_182),
        .D(s_axi_wdata[1]),
        .Q(adc2_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_206),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_206),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_206),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_206),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_209),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_209),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_209),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_209),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc2_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc2_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc2_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc2_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank13_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc2_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc2_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[8]),
        .Q(adc2_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[9]),
        .Q(adc2_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[10]),
        .Q(adc2_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc2_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_203),
        .D(s_axi_wdata[11]),
        .Q(adc2_start_stage[3]),
        .R(adc3_end_stage));
  FDSE adc30_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[0]),
        .Q(adc30_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc31_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[1]),
        .Q(adc31_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc32_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[2]),
        .Q(adc32_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc33_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[3]),
        .Q(adc33_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[0]),
        .Q(adc3_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[10]),
        .Q(adc3_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[11]),
        .Q(adc3_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[12]),
        .Q(adc3_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[13]),
        .Q(adc3_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[14]),
        .Q(adc3_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[15]),
        .Q(adc3_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[1]),
        .Q(adc3_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[2]),
        .Q(adc3_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[3]),
        .Q(adc3_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[5]),
        .Q(adc3_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[6]),
        .Q(adc3_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[7]),
        .Q(adc3_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[8]),
        .Q(adc3_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[139]),
        .D(s_axi_wdata[9]),
        .Q(adc3_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE adc3_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank15_write[129]),
        .D(s_axi_wdata[4]),
        .Q(adc3_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    \adc3_end_stage[3]_i_1 
       (.I0(master_reset_reg_n_0),
        .I1(s_axi_aresetn),
        .O(adc3_end_stage));
  FDSE \adc3_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[0]),
        .Q(\adc3_end_stage_reg_n_0_[0] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[1]),
        .Q(\adc3_end_stage_reg_n_0_[1] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[2]),
        .Q(\adc3_end_stage_reg_n_0_[2] ),
        .S(adc3_end_stage));
  FDSE \adc3_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[3]),
        .Q(\adc3_end_stage_reg_n_0_[3] ),
        .S(adc3_end_stage));
  FDRE \adc3_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[140]),
        .D(s_axi_wdata[0]),
        .Q(adc3_fifo_disable[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_fifo_disable_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[140]),
        .D(s_axi_wdata[1]),
        .Q(adc3_fifo_disable[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_183),
        .D(s_axi_wdata[7]),
        .Q(irq_enables[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[0]),
        .Q(adc3_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[1]),
        .Q(adc3_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[194]),
        .D(s_axi_wdata[2]),
        .Q(adc3_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[0]),
        .Q(adc3_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[10]),
        .Q(adc3_ref_clk_freq[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[11]),
        .Q(adc3_ref_clk_freq[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[12]),
        .Q(adc3_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[13]),
        .Q(adc3_ref_clk_freq[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[14]),
        .Q(adc3_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[15]),
        .Q(adc3_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[16]),
        .Q(adc3_ref_clk_freq[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[17]),
        .Q(adc3_ref_clk_freq[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[18]),
        .Q(adc3_ref_clk_freq[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[19]),
        .Q(adc3_ref_clk_freq[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[1]),
        .Q(adc3_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[20]),
        .Q(adc3_ref_clk_freq[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[21]),
        .Q(adc3_ref_clk_freq[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[22]),
        .Q(adc3_ref_clk_freq[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[23]),
        .Q(adc3_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[24]),
        .Q(adc3_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[25]),
        .Q(adc3_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[26]),
        .Q(adc3_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[27]),
        .Q(adc3_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[28]),
        .Q(adc3_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[29]),
        .Q(adc3_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[2]),
        .Q(adc3_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[30]),
        .Q(adc3_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[31]),
        .Q(adc3_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[3]),
        .Q(adc3_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[4]),
        .Q(adc3_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[5]),
        .Q(adc3_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[6]),
        .Q(adc3_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[7]),
        .Q(adc3_ref_clk_freq[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[8]),
        .Q(adc3_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[192]),
        .D(s_axi_wdata[9]),
        .Q(adc3_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_reset),
        .Q(adc3_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE adc3_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_restart),
        .Q(adc3_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[0]),
        .Q(adc3_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[10]),
        .Q(adc3_sample_rate[10]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[11]),
        .Q(adc3_sample_rate[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[12]),
        .Q(adc3_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[13]),
        .Q(adc3_sample_rate[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[14]),
        .Q(adc3_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[15]),
        .Q(adc3_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[16]),
        .Q(adc3_sample_rate[16]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[17]),
        .Q(adc3_sample_rate[17]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[18]),
        .Q(adc3_sample_rate[18]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[19]),
        .Q(adc3_sample_rate[19]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[1]),
        .Q(adc3_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[20]),
        .Q(adc3_sample_rate[20]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[21]),
        .Q(adc3_sample_rate[21]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[22]),
        .Q(adc3_sample_rate[22]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[23]),
        .Q(adc3_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[24]),
        .Q(adc3_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[25]),
        .Q(adc3_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[26]),
        .Q(adc3_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[27]),
        .Q(adc3_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[28]),
        .Q(adc3_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[29]),
        .Q(adc3_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[2]),
        .Q(adc3_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[30]),
        .Q(adc3_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[31]),
        .Q(adc3_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[3]),
        .Q(adc3_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[4]),
        .Q(adc3_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[5]),
        .Q(adc3_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[6]),
        .Q(adc3_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[7]),
        .Q(adc3_sample_rate[7]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[8]),
        .Q(adc3_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank15_write[193]),
        .D(s_axi_wdata[9]),
        .Q(adc3_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[0]),
        .Q(adc3_sim_level),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[64]),
        .D(s_axi_wdata[1]),
        .Q(adc3_sim_level__0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice0_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice0_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[131]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice0_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice1_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice1_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice1_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice1_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[133]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice1_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice2_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice2_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice2_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice2_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[135]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice2_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[14]),
        .Q(adc3_slice3_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[15]),
        .Q(adc3_slice3_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[2]),
        .Q(adc3_slice3_irq_en[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \adc3_slice3_irq_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[137]),
        .D(s_axi_wdata[3]),
        .Q(adc3_slice3_irq_en[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \adc3_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[8]),
        .Q(adc3_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[9]),
        .Q(adc3_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[10]),
        .Q(adc3_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \adc3_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank15_write[2]),
        .D(s_axi_wdata[11]),
        .Q(adc3_start_stage[3]),
        .R(adc3_end_stage));
  FDRE axi_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_137),
        .Q(axi_RdAck_r),
        .R(i_axi_lite_ipif_n_216));
  FDRE axi_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_RdAck0),
        .Q(axi_RdAck),
        .R(i_axi_lite_ipif_n_216));
  FDRE axi_timeout_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_183),
        .D(s_axi_wdata[31]),
        .Q(irq_enables[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE axi_timeout_r2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout_r20),
        .Q(axi_timeout_r2),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2));
  FDRE axi_timeout_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_timeout),
        .Q(axi_timeout_r),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2));
  FDSE dac00_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[0]),
        .Q(p_36_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac01_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[1]),
        .Q(p_36_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac02_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[2]),
        .Q(p_36_in[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac03_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[3]),
        .Q(p_36_in[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac0_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac0_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac0_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac0_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac0_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac0_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac0_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac0_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac0_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac0_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac0_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac0_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac0_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac0_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac0_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac0_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac0_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank1_write[129]),
        .D(s_axi_wdata[4]),
        .Q(p_36_in[4]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[0]),
        .Q(p_46_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[1]),
        .Q(p_46_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[2]),
        .Q(p_46_in[2]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac0_end_stage),
        .D(s_axi_wdata[3]),
        .Q(p_46_in[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_214),
        .Q(dac0_fifo_disable),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_183),
        .D(s_axi_wdata[0]),
        .Q(irq_enables[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac0_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac0_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac0_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac0_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac0_ref_clk_freq[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac0_ref_clk_freq[11]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac0_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac0_ref_clk_freq[13]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac0_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac0_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac0_ref_clk_freq[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac0_ref_clk_freq[17]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac0_ref_clk_freq[18]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac0_ref_clk_freq[19]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac0_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac0_ref_clk_freq[20]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac0_ref_clk_freq[21]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac0_ref_clk_freq[22]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac0_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac0_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac0_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac0_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac0_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac0_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac0_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac0_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac0_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac0_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac0_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac0_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac0_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac0_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac0_ref_clk_freq[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac0_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac0_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_reset),
        .Q(dac0_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac0_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_restart),
        .Q(dac0_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac0_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac0_sample_rate[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac0_sample_rate[11]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac0_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac0_sample_rate[13]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac0_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac0_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac0_sample_rate[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac0_sample_rate[17]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac0_sample_rate[18]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac0_sample_rate[19]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac0_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac0_sample_rate[20]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac0_sample_rate[21]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac0_sample_rate[22]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac0_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac0_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac0_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac0_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac0_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac0_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac0_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac0_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac0_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac0_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac0_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac0_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac0_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac0_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac0_sample_rate[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac0_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank1_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac0_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\dac0_sim_level_reg_n_0_[0] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\dac0_sim_level_reg_n_0_[1] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[14]),
        .Q(dac0_slice0_irq_en[14]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[131]),
        .D(s_axi_wdata[15]),
        .Q(dac0_slice0_irq_en[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in0_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in0_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in1_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in1_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in2_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac0_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank1_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in2_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac0_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[8]),
        .Q(p_46_in[8]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[9]),
        .Q(p_46_in[9]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[10]),
        .Q(p_46_in[10]),
        .R(adc3_end_stage));
  FDRE \dac0_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank1_write[2]),
        .D(s_axi_wdata[11]),
        .Q(p_46_in[11]),
        .R(adc3_end_stage));
  FDSE dac10_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[0]),
        .Q(dac10_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac11_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[1]),
        .Q(dac11_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac12_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[2]),
        .Q(dac12_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac13_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[3]),
        .Q(dac13_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[0]),
        .Q(dac1_cmn_en[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[10]),
        .Q(dac1_cmn_en[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[11]),
        .Q(dac1_cmn_en[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[12]),
        .Q(dac1_cmn_en[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[13]),
        .Q(dac1_cmn_en[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[14]),
        .Q(dac1_cmn_en[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[15]),
        .Q(dac1_cmn_en[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[1]),
        .Q(dac1_cmn_en[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[2]),
        .Q(dac1_cmn_en[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[3]),
        .Q(dac1_cmn_en[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_en[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[5]),
        .Q(dac1_cmn_en[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[6]),
        .Q(dac1_cmn_en[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[7]),
        .Q(dac1_cmn_en[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[8]),
        .Q(dac1_cmn_en[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_cmn_en_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[139]),
        .D(s_axi_wdata[9]),
        .Q(dac1_cmn_en[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE dac1_cmn_irq_en_reg
       (.C(s_axi_aclk),
        .CE(bank3_write[129]),
        .D(s_axi_wdata[4]),
        .Q(dac1_cmn_irq_en),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[0]),
        .Q(\dac1_end_stage_reg_n_0_[0] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[1]),
        .Q(\dac1_end_stage_reg_n_0_[1] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[2]),
        .Q(\dac1_end_stage_reg_n_0_[2] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_end_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(dac1_end_stage),
        .D(s_axi_wdata[3]),
        .Q(\dac1_end_stage_reg_n_0_[3] ),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_fifo_disable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_213),
        .Q(dac1_fifo_disable),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_irq_en_reg
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_183),
        .D(s_axi_wdata[1]),
        .Q(irq_enables[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[0]),
        .Q(dac1_multi_band[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[1]),
        .Q(dac1_multi_band[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_multi_band_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[194]),
        .D(s_axi_wdata[2]),
        .Q(dac1_multi_band[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[0]),
        .Q(dac1_ref_clk_freq[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[10]),
        .Q(dac1_ref_clk_freq[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[11]),
        .Q(dac1_ref_clk_freq[11]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[12]),
        .Q(dac1_ref_clk_freq[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[13]),
        .Q(dac1_ref_clk_freq[13]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[14]),
        .Q(dac1_ref_clk_freq[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[15]),
        .Q(dac1_ref_clk_freq[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[16]),
        .Q(dac1_ref_clk_freq[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[17]),
        .Q(dac1_ref_clk_freq[17]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[18]),
        .Q(dac1_ref_clk_freq[18]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[19]),
        .Q(dac1_ref_clk_freq[19]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[1]),
        .Q(dac1_ref_clk_freq[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[20]),
        .Q(dac1_ref_clk_freq[20]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[21]),
        .Q(dac1_ref_clk_freq[21]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_ref_clk_freq_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[22]),
        .Q(dac1_ref_clk_freq[22]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[23]),
        .Q(dac1_ref_clk_freq[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[24]),
        .Q(dac1_ref_clk_freq[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[25]),
        .Q(dac1_ref_clk_freq[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[26]),
        .Q(dac1_ref_clk_freq[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[27]),
        .Q(dac1_ref_clk_freq[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[28]),
        .Q(dac1_ref_clk_freq[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[29]),
        .Q(dac1_ref_clk_freq[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[2]),
        .Q(dac1_ref_clk_freq[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[30]),
        .Q(dac1_ref_clk_freq[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[31]),
        .Q(dac1_ref_clk_freq[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[3]),
        .Q(dac1_ref_clk_freq[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[4]),
        .Q(dac1_ref_clk_freq[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[5]),
        .Q(dac1_ref_clk_freq[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[6]),
        .Q(dac1_ref_clk_freq[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[7]),
        .Q(dac1_ref_clk_freq[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[8]),
        .Q(dac1_ref_clk_freq[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_ref_clk_freq_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[192]),
        .D(s_axi_wdata[9]),
        .Q(dac1_ref_clk_freq[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_reset),
        .Q(dac1_reset_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE dac1_restart_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_restart),
        .Q(dac1_restart_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[0]),
        .Q(dac1_sample_rate[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[10] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[10]),
        .Q(dac1_sample_rate[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[11] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[11]),
        .Q(dac1_sample_rate[11]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[12] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[12]),
        .Q(dac1_sample_rate[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[13] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[13]),
        .Q(dac1_sample_rate[13]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[14]),
        .Q(dac1_sample_rate[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[15]),
        .Q(dac1_sample_rate[15]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[16] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[16]),
        .Q(dac1_sample_rate[16]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[17] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[17]),
        .Q(dac1_sample_rate[17]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[18] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[18]),
        .Q(dac1_sample_rate[18]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[19] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[19]),
        .Q(dac1_sample_rate[19]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[1]),
        .Q(dac1_sample_rate[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[20] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[20]),
        .Q(dac1_sample_rate[20]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[21] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[21]),
        .Q(dac1_sample_rate[21]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_sample_rate_reg[22] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[22]),
        .Q(dac1_sample_rate[22]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[23] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[23]),
        .Q(dac1_sample_rate[23]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[24] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[24]),
        .Q(dac1_sample_rate[24]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[25] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[25]),
        .Q(dac1_sample_rate[25]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[26] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[26]),
        .Q(dac1_sample_rate[26]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[27] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[27]),
        .Q(dac1_sample_rate[27]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[28] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[28]),
        .Q(dac1_sample_rate[28]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[29] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[29]),
        .Q(dac1_sample_rate[29]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[2]),
        .Q(dac1_sample_rate[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[30] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[30]),
        .Q(dac1_sample_rate[30]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[31] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[31]),
        .Q(dac1_sample_rate[31]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[3]),
        .Q(dac1_sample_rate[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[4] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[4]),
        .Q(dac1_sample_rate[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[5] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[5]),
        .Q(dac1_sample_rate[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[6] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[6]),
        .Q(dac1_sample_rate[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[7] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[7]),
        .Q(dac1_sample_rate[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[8] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[8]),
        .Q(dac1_sample_rate[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sample_rate_reg[9] 
       (.C(s_axi_aclk),
        .CE(bank3_write[193]),
        .D(s_axi_wdata[9]),
        .Q(dac1_sample_rate[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[0]),
        .Q(\dac1_sim_level_reg_n_0_[0] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_sim_level_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[64]),
        .D(s_axi_wdata[1]),
        .Q(\dac1_sim_level_reg_n_0_[1] ),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in3_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice0_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[131]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in3_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in4_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice1_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[133]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in4_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in5_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice2_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[135]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in5_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[14] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[14]),
        .Q(p_0_in6_in[0]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \dac1_slice3_irq_en_reg[15] 
       (.C(s_axi_aclk),
        .CE(bank3_write[137]),
        .D(s_axi_wdata[15]),
        .Q(p_0_in6_in[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \dac1_start_stage_reg[0] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[8]),
        .Q(dac1_start_stage[0]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[1] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[9]),
        .Q(dac1_start_stage[1]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[2] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[10]),
        .Q(dac1_start_stage[2]),
        .R(adc3_end_stage));
  FDRE \dac1_start_stage_reg[3] 
       (.C(s_axi_aclk),
        .CE(bank3_write[2]),
        .D(s_axi_wdata[11]),
        .Q(dac1_start_stage[3]),
        .R(adc3_end_stage));
  FDRE drp_RdAck_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_812),
        .Q(drp_RdAck_r),
        .R(1'b0));
  FDRE \drp_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[2]),
        .Q(drp_addr[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_axi_lite_ipif_n_6),
        .Q(drp_addr[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[3]),
        .Q(drp_addr[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[4]),
        .Q(drp_addr[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[5]),
        .Q(drp_addr[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[6]),
        .Q(drp_addr[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[7]),
        .Q(drp_addr[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[8]),
        .Q(drp_addr[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr[9]),
        .Q(drp_addr[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr__0[10]),
        .Q(drp_addr[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Addr__0[11]),
        .Q(drp_addr[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[0]),
        .Q(drp_di[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[10]),
        .Q(drp_di[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[11]),
        .Q(drp_di[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[12]),
        .Q(drp_di[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[13]),
        .Q(drp_di[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[14]),
        .Q(drp_di[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[15]),
        .Q(drp_di[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[1]),
        .Q(drp_di[1]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[2]),
        .Q(drp_di[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[3]),
        .Q(drp_di[3]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[4]),
        .Q(drp_di[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[5]),
        .Q(drp_di[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[6]),
        .Q(drp_di[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[7]),
        .Q(drp_di[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[8]),
        .Q(drp_di[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \drp_di_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_wdata[9]),
        .Q(drp_di[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    got_timeout_i_1
       (.I0(axi_timeout_r2),
        .I1(irq_enables[31]),
        .I2(got_timeout_reg_n_0),
        .O(got_timeout_i_1_n_0));
  FDRE got_timeout_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(got_timeout_i_1_n_0),
        .Q(got_timeout_reg_n_0),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_axi_lite_ipif i_axi_lite_ipif
       (.D({i_axi_lite_ipif_n_17,i_axi_lite_ipif_n_18}),
        .E(dac1_end_stage),
        .\FSM_onehot_state_reg[0] ({i_axi_lite_ipif_n_21,i_axi_lite_ipif_n_22}),
        .\FSM_onehot_state_reg[0]_0 ({i_axi_lite_ipif_n_26,i_axi_lite_ipif_n_27}),
        .\FSM_onehot_state_reg[0]_1 ({i_axi_lite_ipif_n_30,i_axi_lite_ipif_n_31}),
        .\FSM_onehot_state_reg[0]_2 ({i_axi_lite_ipif_n_34,i_axi_lite_ipif_n_35}),
        .\FSM_onehot_state_reg[0]_3 ({i_axi_lite_ipif_n_38,i_axi_lite_ipif_n_39}),
        .\FSM_onehot_state_reg[0]_4 (i_axi_lite_ipif_n_45),
        .\FSM_onehot_state_reg[0]_5 (i_axi_lite_ipif_n_46),
        .\FSM_onehot_state_reg[0]_6 (i_axi_lite_ipif_n_47),
        .\FSM_onehot_state_reg[0]_7 (i_axi_lite_ipif_n_48),
        .\FSM_onehot_state_reg[0]_8 (i_axi_lite_ipif_n_49),
        .\FSM_onehot_state_reg[0]_9 (i_axi_lite_ipif_n_50),
        .\FSM_onehot_state_reg[1] ({drp_addr[6],drp_addr[3]}),
        .\FSM_onehot_state_reg[1]_0 (i_drp_control_top_n_10),
        .\FSM_onehot_state_reg[1]_1 (i_drp_control_top_n_7),
        .\FSM_onehot_state_reg[1]_10 (adc3_dgnt_mon),
        .\FSM_onehot_state_reg[1]_2 (i_drp_control_top_n_9),
        .\FSM_onehot_state_reg[1]_3 (i_drp_control_top_n_8),
        .\FSM_onehot_state_reg[1]_4 (i_drp_control_top_n_6),
        .\FSM_onehot_state_reg[1]_5 (dac0_dgnt_mon),
        .\FSM_onehot_state_reg[1]_6 (dac1_dgnt_mon),
        .\FSM_onehot_state_reg[1]_7 (adc2_dgnt_mon),
        .\FSM_onehot_state_reg[1]_8 (adc0_dgnt_mon),
        .\FSM_onehot_state_reg[1]_9 (adc1_dgnt_mon),
        .\FSM_onehot_state_reg[3] (i_axi_lite_ipif_n_51),
        .\FSM_onehot_state_reg[3]_0 (i_axi_lite_ipif_n_52),
        .\FSM_onehot_state_reg[3]_1 (i_axi_lite_ipif_n_53),
        .\FSM_onehot_state_reg[3]_2 (i_axi_lite_ipif_n_54),
        .\FSM_onehot_state_reg[3]_3 (i_axi_lite_ipif_n_55),
        .\FSM_onehot_state_reg[3]_4 (i_axi_lite_ipif_n_56),
        .\FSM_onehot_state_reg[4] (i_drp_control_top_n_23),
        .\FSM_onehot_state_reg[4]_0 (i_drp_control_top_n_24),
        .\FSM_onehot_state_reg[4]_1 (i_drp_control_top_n_49),
        .\FSM_onehot_state_reg[4]_2 (i_drp_control_top_n_50),
        .\FSM_onehot_state_reg[4]_3 (i_drp_control_top_n_51),
        .\FSM_onehot_state_reg[4]_4 (i_drp_control_top_n_53),
        .\FSM_sequential_fsm_cs_reg[1] ({i_drp_control_top_n_12,i_drp_control_top_n_13,dac0_drp_en,i_drp_control_top_n_16}),
        .\FSM_sequential_fsm_cs_reg[1]_0 ({i_drp_control_top_n_18,i_drp_control_top_n_19,dac1_drp_en,i_drp_control_top_n_22}),
        .\FSM_sequential_fsm_cs_reg[1]_1 ({i_drp_control_top_n_38,i_drp_control_top_n_39,adc2_drp_en,i_drp_control_top_n_42}),
        .\FSM_sequential_fsm_cs_reg[1]_2 ({i_drp_control_top_n_27,i_drp_control_top_n_28,adc0_drp_en,i_drp_control_top_n_31}),
        .\FSM_sequential_fsm_cs_reg[1]_3 ({i_drp_control_top_n_33,i_drp_control_top_n_34,adc1_drp_en,i_drp_control_top_n_37}),
        .\FSM_sequential_fsm_cs_reg[1]_4 ({i_drp_control_top_n_44,i_drp_control_top_n_45,adc3_drp_en,i_drp_control_top_n_48}),
        .\FSM_sequential_fsm_cs_reg[1]_5 (\por_state_machine_i/drp_arbiter_dac1/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[1]_6 (\por_state_machine_i/drp_arbiter_adc2/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[1]_7 (\por_state_machine_i/drp_arbiter_adc3/fsm_cs ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] (i_axi_lite_ipif_n_181),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (i_axi_lite_ipif_n_185),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (i_axi_lite_ipif_n_188),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (i_axi_lite_ipif_n_191),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 (i_axi_lite_ipif_n_194),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 (i_axi_lite_ipif_n_198),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 (i_axi_lite_ipif_n_202),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 (i_axi_lite_ipif_n_205),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 (i_axi_lite_ipif_n_208),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 (i_axi_lite_ipif_n_211),
        .\IP2Bus_Data[0]_i_17 (adc1_done),
        .\IP2Bus_Data[0]_i_18 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_16),
        .\IP2Bus_Data[0]_i_20 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_90),
        .\IP2Bus_Data[0]_i_22 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_87),
        .\IP2Bus_Data[0]_i_27 (i_register_decode_n_24),
        .\IP2Bus_Data[0]_i_30 (i_register_decode_n_14),
        .\IP2Bus_Data[0]_i_36 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_28),
        .\IP2Bus_Data[0]_i_37 (adc2_done),
        .\IP2Bus_Data[0]_i_39 (i_register_decode_n_9),
        .\IP2Bus_Data[0]_i_39_0 (dac0_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_39_1 (dac0_done),
        .\IP2Bus_Data[0]_i_4 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_45),
        .\IP2Bus_Data[0]_i_44 (dac1_done),
        .\IP2Bus_Data[0]_i_44_0 (dac1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_47 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_103),
        .\IP2Bus_Data[0]_i_49 (i_register_decode_n_2),
        .\IP2Bus_Data[0]_i_5 (adc3_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_58 (i_register_decode_n_10),
        .\IP2Bus_Data[0]_i_5_0 (adc3_done),
        .\IP2Bus_Data[0]_i_6 (adc2_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_6_0 (adc1_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_8 (adc0_done),
        .\IP2Bus_Data[0]_i_8_0 (adc0_reset_reg_n_0),
        .\IP2Bus_Data[0]_i_9 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_65),
        .\IP2Bus_Data[11]_i_16 (i_register_decode_n_7),
        .\IP2Bus_Data[11]_i_2 (adc3_start_stage),
        .\IP2Bus_Data[11]_i_4 (adc2_start_stage),
        .\IP2Bus_Data[14]_i_13 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_63),
        .\IP2Bus_Data[14]_i_24 ({adc1_slice1_irq_en[14],adc1_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[14]_i_50 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_97),
        .\IP2Bus_Data[14]_i_64 (i_register_decode_n_29),
        .\IP2Bus_Data[14]_i_64_0 (i_register_decode_n_35),
        .\IP2Bus_Data[14]_i_64_1 (i_register_decode_n_36),
        .\IP2Bus_Data[14]_i_9 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_77),
        .\IP2Bus_Data[15]_i_13 (dac1_cmn_en),
        .\IP2Bus_Data[15]_i_13_0 (p_0_in5_in),
        .\IP2Bus_Data[15]_i_13_1 (p_0_in6_in),
        .\IP2Bus_Data[15]_i_2 (dac0_slice0_irq_en),
        .\IP2Bus_Data[15]_i_20 ({adc3_slice3_irq_en[15:14],adc3_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_20_0 (adc3_common_stat),
        .\IP2Bus_Data[15]_i_20_1 (adc3_cmn_en),
        .\IP2Bus_Data[15]_i_21 ({adc3_slice0_irq_en[15:14],adc3_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_23 ({adc1_slice0_irq_en[15:14],adc1_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_24 ({adc1_slice2_irq_en[15:14],adc1_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_24_0 (adc1_common_stat),
        .\IP2Bus_Data[15]_i_24_1 (adc1_cmn_en),
        .\IP2Bus_Data[15]_i_24_2 ({adc1_slice3_irq_en[15:14],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_26 (adc2_cmn_en),
        .\IP2Bus_Data[15]_i_26_0 (adc2_common_stat),
        .\IP2Bus_Data[15]_i_26_1 ({adc2_slice3_irq_en[15:14],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_29 ({adc2_slice2_irq_en[15:14],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_2_0 (dac0_common_stat),
        .\IP2Bus_Data[15]_i_2_1 (dac0_cmn_en),
        .\IP2Bus_Data[15]_i_3 (p_0_in3_in),
        .\IP2Bus_Data[15]_i_31 ({adc0_slice2_irq_en[15:14],adc0_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_31_0 (adc0_cmn_en),
        .\IP2Bus_Data[15]_i_31_1 (adc0_common_stat),
        .\IP2Bus_Data[15]_i_31_2 ({adc0_slice3_irq_en[15:14],adc0_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_34 ({adc0_slice1_irq_en[15:14],adc0_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_34_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_76),
        .\IP2Bus_Data[15]_i_3_0 (p_0_in4_in),
        .\IP2Bus_Data[15]_i_40 (p_0_in1_in),
        .\IP2Bus_Data[15]_i_41 (p_0_in2_in),
        .\IP2Bus_Data[15]_i_45 (i_register_decode_n_20),
        .\IP2Bus_Data[15]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_0),
        .\IP2Bus_Data[15]_i_6 ({adc2_slice0_irq_en[15:14],adc2_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_63 ({adc3_slice1_irq_en[15:14],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_63_0 ({adc3_slice2_irq_en[15:14],adc3_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_6_0 ({adc2_slice1_irq_en[15:14],adc2_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_7 ({adc0_slice0_irq_en[15:14],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[15]_i_8 (i_register_decode_n_16),
        .\IP2Bus_Data[15]_i_9 (p_0_in0_in),
        .\IP2Bus_Data[1]_i_15 (adc3_fifo_disable),
        .\IP2Bus_Data[1]_i_16 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_14),
        .\IP2Bus_Data[1]_i_16_0 ({adc1_sim_level__0,adc1_sim_level}),
        .\IP2Bus_Data[1]_i_18 (adc1_fifo_disable),
        .\IP2Bus_Data[1]_i_19 (adc2_fifo_disable),
        .\IP2Bus_Data[1]_i_2 ({adc0_sim_level__0,adc0_sim_level}),
        .\IP2Bus_Data[1]_i_21 ({\dac1_sim_level_reg_n_0_[1] ,\dac1_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[1]_i_21_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_102),
        .\IP2Bus_Data[1]_i_29 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_91),
        .\IP2Bus_Data[1]_i_29_0 ({\dac0_sim_level_reg_n_0_[1] ,\dac0_sim_level_reg_n_0_[0] }),
        .\IP2Bus_Data[1]_i_2_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_66),
        .\IP2Bus_Data[1]_i_3 ({adc3_sim_level__0,adc3_sim_level}),
        .\IP2Bus_Data[1]_i_36 (adc0_fifo_disable),
        .\IP2Bus_Data[1]_i_3_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_48),
        .\IP2Bus_Data[1]_i_46 ({adc2_sim_level__0,adc2_sim_level}),
        .\IP2Bus_Data[1]_i_46_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_25),
        .\IP2Bus_Data[1]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_86),
        .\IP2Bus_Data[22]_i_7 (i_register_decode_n_8),
        .\IP2Bus_Data[25]_i_13 (i_register_decode_n_27),
        .\IP2Bus_Data[25]_i_13_0 (i_register_decode_n_30),
        .\IP2Bus_Data[25]_i_13_1 (i_register_decode_n_37),
        .\IP2Bus_Data[2]_i_10 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_68),
        .\IP2Bus_Data[2]_i_17 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_46),
        .\IP2Bus_Data[2]_i_2 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_13),
        .\IP2Bus_Data[2]_i_20 (adc2_multi_band),
        .\IP2Bus_Data[2]_i_3 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_8),
        .\IP2Bus_Data[2]_i_32 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_88),
        .\IP2Bus_Data[2]_i_32_0 (dac0_multi_band),
        .\IP2Bus_Data[2]_i_3_0 (adc3_multi_band),
        .\IP2Bus_Data[2]_i_4 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_27),
        .\IP2Bus_Data[2]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_13),
        .\IP2Bus_Data[2]_i_58 (adc1_multi_band),
        .\IP2Bus_Data[2]_i_6 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_100),
        .\IP2Bus_Data[2]_i_61 (dac1_multi_band),
        .\IP2Bus_Data[2]_i_9 (adc0_multi_band),
        .\IP2Bus_Data[31]_i_33 (i_register_decode_n_22),
        .\IP2Bus_Data[31]_i_7 (dac1_ref_clk_freq),
        .\IP2Bus_Data[31]_i_7_0 (dac1_sample_rate),
        .\IP2Bus_Data[31]_i_7_1 (got_timeout_reg_n_0),
        .\IP2Bus_Data[31]_i_7_2 (dac0_ref_clk_freq),
        .\IP2Bus_Data[31]_i_7_3 (dac0_sample_rate),
        .\IP2Bus_Data[3]_i_15 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_47),
        .\IP2Bus_Data[3]_i_2 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_67),
        .\IP2Bus_Data[3]_i_23 (i_register_decode_n_25),
        .\IP2Bus_Data[3]_i_26 (adc1_end_stage),
        .\IP2Bus_Data[3]_i_2_0 (adc0_end_stage),
        .\IP2Bus_Data[3]_i_3 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_64),
        .\IP2Bus_Data[3]_i_31 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_89),
        .\IP2Bus_Data[3]_i_4 (adc2_end_stage),
        .\IP2Bus_Data[3]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_26),
        .\IP2Bus_Data[3]_i_7 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_101),
        .\IP2Bus_Data[3]_i_7_0 ({\dac1_end_stage_reg_n_0_[3] ,\dac1_end_stage_reg_n_0_[2] ,\dac1_end_stage_reg_n_0_[1] ,\dac1_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data[4]_i_3 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_9),
        .\IP2Bus_Data[5]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_12),
        .\IP2Bus_Data[6]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_11),
        .\IP2Bus_Data[7]_i_5 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_10),
        .\IP2Bus_Data_reg[10] (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_793),
        .\IP2Bus_Data_reg[11] (adc0_start_stage),
        .\IP2Bus_Data_reg[11]_0 (adc1_start_stage),
        .\IP2Bus_Data_reg[11]_1 (dac1_start_stage),
        .\IP2Bus_Data_reg[15] (startup_delay),
        .\IP2Bus_Data_reg[31] (adc0_ref_clk_freq),
        .\IP2Bus_Data_reg[31]_0 (adc0_sample_rate),
        .\IP2Bus_Data_reg[31]_1 (adc1_sample_rate),
        .\IP2Bus_Data_reg[31]_2 (adc1_ref_clk_freq),
        .\IP2Bus_Data_reg[31]_3 (adc2_ref_clk_freq),
        .\IP2Bus_Data_reg[31]_4 (adc2_sample_rate),
        .\IP2Bus_Data_reg[31]_5 (adc3_sample_rate),
        .\IP2Bus_Data_reg[31]_6 (adc3_ref_clk_freq),
        .\IP2Bus_Data_reg[3] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_15),
        .\IP2Bus_Data_reg[3]_0 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\IP2Bus_Data_reg[4] (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_792),
        .\IP2Bus_Data_reg[6] (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_791),
        .Q(IP2Bus_Data),
        .SR(i_axi_lite_ipif_n_217),
        .STATUS_COMMON(dac1_common_stat),
        .access_type_reg(i_drp_control_top_n_0),
        .access_type_reg_0(i_drp_control_top_n_1),
        .access_type_reg_1(i_drp_control_top_n_2),
        .access_type_reg_2(i_drp_control_top_n_3),
        .access_type_reg_3(i_drp_control_top_n_4),
        .access_type_reg_4(i_drp_control_top_n_5),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_stat_sync[3:1]),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_stat_sync[3:1]),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc02_irq_sync(adc02_stat_sync[1]),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_en_reg(i_register_decode_n_19),
        .adc03_irq_sync(adc03_stat_sync[3:1]),
        .adc03_overvol_irq(adc03_overvol_irq),
        .\adc0_cmn_en_reg[15] (i_register_decode_n_13),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .\adc0_fifo_disable_reg[1] (i_register_decode_n_34),
        .\adc0_multi_band_reg[2] (i_register_decode_n_6),
        .\adc0_ref_clk_freq_reg[31] (i_register_decode_n_3),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .\adc0_sample_rate_reg[31] (i_register_decode_n_4),
        .\adc0_sim_level_reg[1] (i_register_decode_n_0),
        .\adc0_slice1_irq_en_reg[15] (i_register_decode_n_32),
        .\adc0_slice2_irq_en_reg[15] (i_register_decode_n_33),
        .adc0_status({\^adc0_status [0],\^adc0_status [1]}),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_stat_sync[3:1]),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_stat_sync[2:1]),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_sync(adc12_stat_sync[2:1]),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_stat_sync[3:1]),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon({adc1_do_mon[15:11],adc1_do_mon[9:0]}),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .\adc1_ref_clk_freq_reg[31] ({i_axi_lite_ipif_n_57,i_axi_lite_ipif_n_58,i_axi_lite_ipif_n_59,i_axi_lite_ipif_n_60,i_axi_lite_ipif_n_61,i_axi_lite_ipif_n_62,i_axi_lite_ipif_n_63,i_axi_lite_ipif_n_64,i_axi_lite_ipif_n_65,i_axi_lite_ipif_n_66,i_axi_lite_ipif_n_67,i_axi_lite_ipif_n_68,i_axi_lite_ipif_n_69,i_axi_lite_ipif_n_70,i_axi_lite_ipif_n_71,i_axi_lite_ipif_n_72,i_axi_lite_ipif_n_73,i_axi_lite_ipif_n_74,i_axi_lite_ipif_n_75,i_axi_lite_ipif_n_76,i_axi_lite_ipif_n_77,i_axi_lite_ipif_n_78,i_axi_lite_ipif_n_79,i_axi_lite_ipif_n_80,i_axi_lite_ipif_n_81,i_axi_lite_ipif_n_82,i_axi_lite_ipif_n_83,i_axi_lite_ipif_n_84,i_axi_lite_ipif_n_85,i_axi_lite_ipif_n_86,i_axi_lite_ipif_n_87,i_axi_lite_ipif_n_88}),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc1_status({\^adc1_status [0],\^adc1_status [1]}),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_stat_sync[3:1]),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_stat_sync[3:1]),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_stat_sync[3:1]),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_stat_sync[3:1]),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc2_status({\^adc2_status [0],\^adc2_status [1]}),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_stat_sync[3:1]),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_stat_sync[3:1]),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_stat_sync[3]),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_stat_sync[3:1]),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_do_mon(adc3_do_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_irq_en_reg(i_register_decode_n_5),
        .adc3_reset(adc3_reset),
        .adc3_restart(adc3_restart),
        .\adc3_slice0_irq_en_reg[2] (i_register_decode_n_11),
        .adc3_status({\^adc3_status [0],\^adc3_status [1]}),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg(i_register_decode_n_26),
        .axi_RdAck_r_reg_0(i_register_decode_n_28),
        .axi_RdAck_r_reg_1(i_register_decode_n_23),
        .axi_RdAck_r_reg_2(i_register_decode_n_31),
        .axi_RdAck_r_reg_3(i_register_decode_n_17),
        .axi_read_req_r_reg(i_register_decode_n_1),
        .axi_read_req_r_reg_0(i_register_decode_n_12),
        .axi_timeout(axi_timeout),
        .axi_timeout_r(axi_timeout_r),
        .axi_timeout_r20(axi_timeout_r20),
        .bank0_read(bank0_read),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank11_read({bank11_read[136],bank11_read[134],bank11_read[132],bank11_read[130],bank11_read[128]}),
        .bank11_write({bank11_write[137],bank11_write[131]}),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank13_read({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130],bank13_read[128]}),
        .bank13_write({bank13_write[137],bank13_write[131]}),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank15_read({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130],bank15_read[128]}),
        .bank15_write({bank15_write[194:192],bank15_write[140:139],bank15_write[137],bank15_write[135],bank15_write[133],bank15_write[131],bank15_write[129],bank15_write[64],bank15_write[2]}),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank1_write({bank1_write[194:192],bank1_write[139],bank1_write[137],bank1_write[135],bank1_write[133],bank1_write[131],bank1_write[129],bank1_write[64],bank1_write[2]}),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank3_write({bank3_write[194:192],bank3_write[139],bank3_write[137],bank3_write[135],bank3_write[133],bank3_write[131],bank3_write[129],bank3_write[64],bank3_write[2]}),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .bank9_read({bank9_read[136],bank9_read[134],bank9_read[132],bank9_read[130],bank9_read[128]}),
        .bank9_write({bank9_write[137],bank9_write[131]}),
        .\bus2ip_addr_reg_reg[10] (i_axi_lite_ipif_n_90),
        .\bus2ip_addr_reg_reg[12] ({i_axi_lite_ipif_n_6,Bus2IP_Addr__0,Bus2IP_Addr}),
        .\bus2ip_addr_reg_reg[14] (i_axi_lite_ipif_n_93),
        .\bus2ip_addr_reg_reg[14]_0 (i_axi_lite_ipif_n_182),
        .\bus2ip_addr_reg_reg[14]_1 (i_axi_lite_ipif_n_186),
        .\bus2ip_addr_reg_reg[14]_2 (i_axi_lite_ipif_n_189),
        .\bus2ip_addr_reg_reg[14]_3 (i_axi_lite_ipif_n_192),
        .\bus2ip_addr_reg_reg[14]_4 (i_axi_lite_ipif_n_195),
        .\bus2ip_addr_reg_reg[14]_5 (i_axi_lite_ipif_n_199),
        .\bus2ip_addr_reg_reg[14]_6 (i_axi_lite_ipif_n_203),
        .\bus2ip_addr_reg_reg[14]_7 (i_axi_lite_ipif_n_206),
        .\bus2ip_addr_reg_reg[14]_8 (i_axi_lite_ipif_n_209),
        .\bus2ip_addr_reg_reg[14]_9 (i_axi_lite_ipif_n_212),
        .\bus2ip_addr_reg_reg[15] (i_axi_lite_ipif_n_89),
        .\bus2ip_addr_reg_reg[15]_0 (i_axi_lite_ipif_n_101),
        .\bus2ip_addr_reg_reg[15]_1 (IP2Bus_Data0),
        .\bus2ip_addr_reg_reg[15]_2 (i_axi_lite_ipif_n_200),
        .\bus2ip_addr_reg_reg[16] (i_axi_lite_ipif_n_91),
        .\bus2ip_addr_reg_reg[16]_0 (i_axi_lite_ipif_n_177),
        .\bus2ip_addr_reg_reg[16]_1 (i_axi_lite_ipif_n_178),
        .\bus2ip_addr_reg_reg[16]_10 (i_axi_lite_ipif_n_207),
        .\bus2ip_addr_reg_reg[16]_11 (i_axi_lite_ipif_n_210),
        .\bus2ip_addr_reg_reg[16]_12 (i_axi_lite_ipif_n_216),
        .\bus2ip_addr_reg_reg[16]_2 (i_axi_lite_ipif_n_180),
        .\bus2ip_addr_reg_reg[16]_3 (i_axi_lite_ipif_n_184),
        .\bus2ip_addr_reg_reg[16]_4 (i_axi_lite_ipif_n_187),
        .\bus2ip_addr_reg_reg[16]_5 (i_axi_lite_ipif_n_190),
        .\bus2ip_addr_reg_reg[16]_6 (i_axi_lite_ipif_n_193),
        .\bus2ip_addr_reg_reg[16]_7 (i_axi_lite_ipif_n_197),
        .\bus2ip_addr_reg_reg[16]_8 (i_axi_lite_ipif_n_201),
        .\bus2ip_addr_reg_reg[16]_9 (i_axi_lite_ipif_n_204),
        .\bus2ip_addr_reg_reg[17] (i_axi_lite_ipif_n_99),
        .\bus2ip_addr_reg_reg[2] (i_axi_lite_ipif_n_92),
        .\bus2ip_addr_reg_reg[3] (i_axi_lite_ipif_n_137),
        .\bus2ip_addr_reg_reg[5] (i_axi_lite_ipif_n_100),
        .\bus2ip_addr_reg_reg[5]_0 (i_axi_lite_ipif_n_166),
        .\bus2ip_addr_reg_reg[5]_1 (i_axi_lite_ipif_n_167),
        .\bus2ip_addr_reg_reg[8] (i_axi_lite_ipif_n_183),
        .dac00_irq_sync(dac00_stat_sync),
        .dac01_irq_sync(dac01_stat_sync),
        .dac02_irq_sync(dac02_stat_sync),
        .dac03_irq_sync(dac03_stat_sync),
        .dac0_do_mon({dac0_do_mon[15:7],dac0_do_mon[5],dac0_do_mon[3:0]}),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .dac0_read_req(i_axi_lite_ipif_n_196),
        .dac0_reset(dac0_reset),
        .dac0_reset_reg(i_register_decode_n_15),
        .dac0_restart(dac0_restart),
        .dac0_status({\^dac0_status [0],\^dac0_status [1]}),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_stat_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_stat_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_stat_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_stat_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (master_reset_reg_n_0),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_read_req(bank3_read),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac1_restart_reg(i_register_decode_n_18),
        .dac1_status({\^dac1_status [0],\^dac1_status [1]}),
        .drp_RdAck_r(drp_RdAck_r),
        .irq_enables({irq_enables[31],irq_enables[7:4],irq_enables[1:0]}),
        .master_reset(master_reset),
        .master_reset_reg(dac0_end_stage),
        .p_36_in(p_36_in),
        .p_46_in({p_46_in[11:8],p_46_in[3:0]}),
        .rst(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr[17:2]),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr[17:2]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata[0]),
        .\s_axi_wdata[0]_0 (i_axi_lite_ipif_n_214),
        .s_axi_wdata_0_sp_1(i_axi_lite_ipif_n_213),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_reg_i_2(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_780),
        .s_axi_wready_reg_i_2_0(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_777),
        .s_axi_wvalid(s_axi_wvalid),
        .\startup_delay_reg[15] (i_register_decode_n_21));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_top i_drp_control_top
       (.D({i_axi_lite_ipif_n_17,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_778,i_axi_lite_ipif_n_18}),
        .\FSM_onehot_state_reg[0] (dac0_dgnt_mon),
        .\FSM_onehot_state_reg[0]_0 (dac1_dgnt_mon),
        .\FSM_onehot_state_reg[0]_1 (adc0_dgnt_mon),
        .\FSM_onehot_state_reg[0]_2 (adc1_dgnt_mon),
        .\FSM_onehot_state_reg[0]_3 (adc2_dgnt_mon),
        .\FSM_onehot_state_reg[0]_4 (adc3_dgnt_mon),
        .\FSM_onehot_state_reg[4] ({i_drp_control_top_n_12,i_drp_control_top_n_13,i_drp_control_top_n_14,dac0_drp_en,i_drp_control_top_n_16}),
        .\FSM_onehot_state_reg[4]_0 ({i_drp_control_top_n_18,i_drp_control_top_n_19,i_drp_control_top_n_20,dac1_drp_en,i_drp_control_top_n_22}),
        .\FSM_onehot_state_reg[4]_1 (i_drp_control_top_n_23),
        .\FSM_onehot_state_reg[4]_10 (i_drp_control_top_n_53),
        .\FSM_onehot_state_reg[4]_11 ({i_axi_lite_ipif_n_21,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_779,i_axi_lite_ipif_n_22}),
        .\FSM_onehot_state_reg[4]_12 ({i_axi_lite_ipif_n_30,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_781,i_axi_lite_ipif_n_31}),
        .\FSM_onehot_state_reg[4]_13 ({i_axi_lite_ipif_n_34,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_782,i_axi_lite_ipif_n_35}),
        .\FSM_onehot_state_reg[4]_14 ({i_axi_lite_ipif_n_26,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_783,i_axi_lite_ipif_n_27}),
        .\FSM_onehot_state_reg[4]_15 ({i_axi_lite_ipif_n_38,top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_784,i_axi_lite_ipif_n_39}),
        .\FSM_onehot_state_reg[4]_2 (i_drp_control_top_n_24),
        .\FSM_onehot_state_reg[4]_3 ({i_drp_control_top_n_27,i_drp_control_top_n_28,i_drp_control_top_n_29,adc0_drp_en,i_drp_control_top_n_31}),
        .\FSM_onehot_state_reg[4]_4 ({i_drp_control_top_n_33,i_drp_control_top_n_34,i_drp_control_top_n_35,adc1_drp_en,i_drp_control_top_n_37}),
        .\FSM_onehot_state_reg[4]_5 ({i_drp_control_top_n_38,i_drp_control_top_n_39,i_drp_control_top_n_40,adc2_drp_en,i_drp_control_top_n_42}),
        .\FSM_onehot_state_reg[4]_6 ({i_drp_control_top_n_44,i_drp_control_top_n_45,i_drp_control_top_n_46,adc3_drp_en,i_drp_control_top_n_48}),
        .\FSM_onehot_state_reg[4]_7 (i_drp_control_top_n_49),
        .\FSM_onehot_state_reg[4]_8 (i_drp_control_top_n_50),
        .\FSM_onehot_state_reg[4]_9 (i_drp_control_top_n_51),
        .Q(drp_addr),
        .SR(i_axi_lite_ipif_n_217),
        .access_type_reg(i_drp_control_top_n_0),
        .access_type_reg_0(i_drp_control_top_n_1),
        .access_type_reg_1(i_drp_control_top_n_2),
        .access_type_reg_10(i_axi_lite_ipif_n_48),
        .access_type_reg_2(i_drp_control_top_n_3),
        .access_type_reg_3(i_drp_control_top_n_4),
        .access_type_reg_4(i_drp_control_top_n_5),
        .access_type_reg_5(i_axi_lite_ipif_n_49),
        .access_type_reg_6(i_axi_lite_ipif_n_50),
        .access_type_reg_7(i_axi_lite_ipif_n_45),
        .access_type_reg_8(i_axi_lite_ipif_n_46),
        .access_type_reg_9(i_axi_lite_ipif_n_47),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_drp_we(adc0_drp_we),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_drp_we(adc1_drp_we),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_drp_we(adc3_drp_we),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_drp_we(dac0_drp_we),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .\drp_addr_reg[0] (i_drp_control_top_n_10),
        .\drp_addr_reg[10] (i_drp_control_top_n_9),
        .\drp_addr_reg[1] (i_drp_control_top_n_8),
        .\drp_addr_reg[3] (i_drp_control_top_n_6),
        .\drp_addr_reg[7] (i_drp_control_top_n_7),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_register_decode i_register_decode
       (.\adc0_sim_level_reg[1] (Bus2IP_Addr),
        .\bus2ip_addr_reg_reg[2] (i_register_decode_n_7),
        .\bus2ip_addr_reg_reg[2]_0 (i_register_decode_n_31),
        .\bus2ip_addr_reg_reg[2]_1 (i_register_decode_n_32),
        .\bus2ip_addr_reg_reg[2]_2 (i_register_decode_n_34),
        .\bus2ip_addr_reg_reg[3] (i_register_decode_n_1),
        .\bus2ip_addr_reg_reg[3]_0 (i_register_decode_n_5),
        .\bus2ip_addr_reg_reg[3]_1 (i_register_decode_n_10),
        .\bus2ip_addr_reg_reg[3]_2 (i_register_decode_n_26),
        .\bus2ip_addr_reg_reg[3]_3 (i_register_decode_n_28),
        .\bus2ip_addr_reg_reg[3]_4 (i_register_decode_n_35),
        .\bus2ip_addr_reg_reg[4] (i_register_decode_n_11),
        .\bus2ip_addr_reg_reg[4]_0 (i_register_decode_n_13),
        .\bus2ip_addr_reg_reg[4]_1 (i_register_decode_n_23),
        .\bus2ip_addr_reg_reg[4]_2 (i_register_decode_n_25),
        .\bus2ip_addr_reg_reg[4]_3 (i_register_decode_n_33),
        .\bus2ip_addr_reg_reg[5] (i_register_decode_n_12),
        .\bus2ip_addr_reg_reg[5]_0 (i_register_decode_n_14),
        .\bus2ip_addr_reg_reg[5]_1 (i_register_decode_n_22),
        .\bus2ip_addr_reg_reg[5]_2 (i_register_decode_n_27),
        .\bus2ip_addr_reg_reg[5]_3 (i_register_decode_n_30),
        .\bus2ip_addr_reg_reg[6] (i_register_decode_n_29),
        .\bus2ip_addr_reg_reg[6]_0 (i_register_decode_n_36),
        .\bus2ip_addr_reg_reg[7] (i_register_decode_n_8),
        .\bus2ip_addr_reg_reg[8] (i_register_decode_n_2),
        .\bus2ip_addr_reg_reg[9] (i_register_decode_n_0),
        .\bus2ip_addr_reg_reg[9]_0 (i_register_decode_n_3),
        .\bus2ip_addr_reg_reg[9]_1 (i_register_decode_n_4),
        .\bus2ip_addr_reg_reg[9]_10 (i_register_decode_n_21),
        .\bus2ip_addr_reg_reg[9]_11 (i_register_decode_n_24),
        .\bus2ip_addr_reg_reg[9]_12 (i_register_decode_n_37),
        .\bus2ip_addr_reg_reg[9]_2 (i_register_decode_n_6),
        .\bus2ip_addr_reg_reg[9]_3 (i_register_decode_n_9),
        .\bus2ip_addr_reg_reg[9]_4 (i_register_decode_n_15),
        .\bus2ip_addr_reg_reg[9]_5 (i_register_decode_n_16),
        .\bus2ip_addr_reg_reg[9]_6 (i_register_decode_n_17),
        .\bus2ip_addr_reg_reg[9]_7 (i_register_decode_n_18),
        .\bus2ip_addr_reg_reg[9]_8 (i_register_decode_n_19),
        .\bus2ip_addr_reg_reg[9]_9 (i_register_decode_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack
       (.bank0_read(bank0_read),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_n_2),
        .rst(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_sync i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync
       (.\IP2Bus_Data[0]_i_12 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_6),
        .\IP2Bus_Data[0]_i_12_0 ({adc3_slice0_irq_en[15],adc3_slice0_irq_en[3]}),
        .\IP2Bus_Data[0]_i_26 ({adc0_slice0_irq_en[15:14],adc0_slice0_irq_en[3:2]}),
        .\IP2Bus_Data[0]_i_40 (dac0_slice0_irq_en),
        .\IP2Bus_Data[0]_i_68 (p_0_in3_in),
        .\IP2Bus_Data[15]_i_23 (i_axi_lite_ipif_n_177),
        .\IP2Bus_Data[15]_i_23_0 (i_axi_lite_ipif_n_178),
        .\IP2Bus_Data[15]_i_86 ({adc0_slice2_irq_en[15:14],adc0_slice2_irq_en[3]}),
        .\IP2Bus_Data[1]_i_14 ({adc3_slice1_irq_en[15:14],adc3_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_55 (p_0_in4_in),
        .\IP2Bus_Data[1]_i_61 (p_0_in0_in),
        .\IP2Bus_Data[1]_i_63 ({adc2_slice1_irq_en[15:14],adc2_slice1_irq_en[3:2]}),
        .\IP2Bus_Data[1]_i_9 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_14),
        .\IP2Bus_Data[1]_i_9_0 (adc0_slice1_irq_en[15:14]),
        .\IP2Bus_Data[2]_i_23 ({adc2_slice2_irq_en[15:14],adc2_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[2]_i_25 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_4),
        .\IP2Bus_Data[2]_i_29 (p_0_in5_in),
        .\IP2Bus_Data[2]_i_40 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_12),
        .\IP2Bus_Data[2]_i_45 ({adc3_slice2_irq_en[15:14],adc3_slice2_irq_en[3:2]}),
        .\IP2Bus_Data[2]_i_64 (p_0_in1_in),
        .\IP2Bus_Data[3]_i_22 ({adc2_slice3_irq_en[15:14],adc2_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_28 (p_0_in6_in),
        .\IP2Bus_Data[3]_i_4 ({adc1_slice3_irq_en[15:14],adc1_slice3_irq_en[3:2]}),
        .\IP2Bus_Data[3]_i_69 (p_0_in2_in),
        .\IP2Bus_Data[3]_i_9 ({adc0_slice3_irq_en[15],adc0_slice3_irq_en[3]}),
        .\IP2Bus_Data[3]_i_9_0 (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_10),
        .Q({adc1_slice2_irq_en[15:14],adc1_slice2_irq_en[3]}),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_65),
        .adc00_irq_sync(adc00_stat_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc00_status({adc00_status[15:14],adc00_status[3:2]}),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_66),
        .adc01_irq_sync(adc01_stat_sync),
        .adc01_status({adc01_status[15:14],adc01_status[3:2]}),
        .adc02_irq_en(adc02_irq_en),
        .adc02_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_68),
        .adc02_irq_sync({adc02_stat_sync[3],adc02_stat_sync[1:0]}),
        .adc02_status({adc02_status[15:14],adc02_status[3:2]}),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_9),
        .adc03_irq_sync(adc03_stat_sync),
        .adc03_status({adc03_status[15:14],adc03_status[3:2]}),
        .\adc0_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_77),
        .\adc0_slice2_irq_en_reg[15] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_76),
        .\adc0_slice3_irq_en_reg[3] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_67),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_16),
        .adc10_irq_sync(adc10_stat_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc10_status({adc10_status[15:14],adc10_status[3:2]}),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_14),
        .adc11_irq_sync(adc11_stat_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc11_status({adc11_status[15:14],adc11_status[3:2]}),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_12),
        .adc12_irq_en_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_13),
        .adc12_irq_sync(adc12_stat_sync),
        .adc12_status({adc12_status[15:14],adc12_status[3:2]}),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_15),
        .adc13_irq_sync(adc13_stat_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_status({adc13_status[15:14],adc13_status[3:2]}),
        .\adc1_slice2_irq_en_reg[15] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_0),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_28),
        .adc20_irq_sync(adc20_stat_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc20_status({adc20_status[15:14],adc20_status[3:2]}),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_11),
        .adc21_irq_en_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_25),
        .adc21_irq_sync(adc21_stat_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc21_status({adc21_status[15:14],adc21_status[3:2]}),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_27),
        .adc22_irq_sync(adc22_stat_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc22_status({adc22_status[15:14],adc22_status[3:2]}),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_stat_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_status({adc23_status[15:14],adc23_status[3:2]}),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_10),
        .adc30_irq_en_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_45),
        .adc30_irq_sync(adc30_stat_sync),
        .adc30_status({adc30_status[15:14],adc30_status[3:2]}),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_48),
        .adc31_irq_sync(adc31_stat_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc31_status({adc31_status[15:14],adc31_status[3:2]}),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_46),
        .adc32_irq_sync({adc32_stat_sync[3],adc32_stat_sync[0]}),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc32_status({adc32_status[15:14],adc32_status[3:2]}),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_47),
        .adc33_irq_sync(adc33_stat_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_status({adc33_status[15:14],adc33_status[3:2]}),
        .\adc3_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_63),
        .\adc3_slice2_irq_en_reg[3] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_64),
        .dac00_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_90),
        .dac00_irq_sync(dac00_stat_sync),
        .dac00_status(dac00_status[15:14]),
        .dac01_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_91),
        .dac01_irq_sync(dac01_stat_sync),
        .dac01_status(dac01_status[15:14]),
        .dac02_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_87),
        .dac02_irq_sync(dac02_stat_sync),
        .dac02_status(dac02_status[15:14]),
        .dac03_irq_sync(dac03_stat_sync),
        .dac03_status(dac03_status[15:14]),
        .\dac0_slice2_irq_en_reg[14] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_97),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_103),
        .dac10_irq_sync(dac10_stat_sync),
        .dac10_status(dac10_status[15:14]),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_102),
        .dac11_irq_sync(dac11_stat_sync),
        .dac11_status(dac11_status[15:14]),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_86),
        .dac12_irq_en_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_100),
        .dac12_irq_sync(dac12_stat_sync),
        .dac12_status(dac12_status[15:14]),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_en_reg(i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_101),
        .dac13_irq_sync(dac13_stat_sync),
        .dac13_status(dac13_status[15:14]),
        .irq(irq),
        .irq_0(got_timeout_reg_n_0),
        .irq_INST_0_i_15_0({adc3_slice3_irq_en[15:14],adc3_slice3_irq_en[3:2]}),
        .irq_INST_0_i_28_0({adc2_slice0_irq_en[15:14],adc2_slice0_irq_en[3:2]}),
        .irq_INST_0_i_30_0({adc1_slice1_irq_en[15:14],adc1_slice1_irq_en[3:2]}),
        .irq_INST_0_i_32_0({adc1_slice0_irq_en[15:14],adc1_slice0_irq_en[3:2]}),
        .irq_enables({irq_enables[31],irq_enables[7:4],irq_enables[1:0]}),
        .p_36_in(p_36_in[3:0]),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[4] (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_26),
        .\syncstages_ff_reg[4]_0 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_88),
        .\syncstages_ff_reg[4]_1 (i_top_level_block_design_usp_rf_data_converter_0_0_irq_sync_n_89));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq
       (.\IP2Bus_Data[2]_i_17 (adc3_slice2_irq_en[2]),
        .Q({adc1_slice2_irq_en[15],adc1_slice2_irq_en[2]}),
        .adc00_irq_sync(adc00_stat_sync[0]),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_sync(adc01_stat_sync[1:0]),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc01_overvol_out_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_14),
        .adc02_irq_sync({adc02_stat_sync[3],adc02_stat_sync[0]}),
        .adc02_overvol_out_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_12),
        .adc03_irq_sync({adc03_stat_sync[2],adc03_stat_sync[0]}),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_overvol_out_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_10),
        .adc03_overvol_out_reg_1(adc0_done),
        .\adc0_slice2_irq_en_reg[2] (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_13),
        .adc10_irq_sync(adc10_stat_sync[0]),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_sync(adc11_stat_sync[0]),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_sync({adc12_stat_sync[3],adc12_stat_sync[0]}),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc12_overvol_out_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_4),
        .adc13_irq_sync(adc13_stat_sync[0]),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_overvol_out_reg_0(adc1_done),
        .adc20_irq_sync(adc20_stat_sync[0]),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_sync(adc21_stat_sync[0]),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_sync(adc22_stat_sync[0]),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc23_irq_sync(adc23_stat_sync[0]),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_overvol_out_reg_0(adc2_done),
        .adc30_irq_sync({adc30_stat_sync[2],adc30_stat_sync[0]}),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc30_overvol_out_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_6),
        .adc31_irq_sync(adc31_stat_sync[0]),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_sync(adc32_stat_sync[0]),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc33_irq_sync(adc33_stat_sync[0]),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_overvol_out_reg_0(adc3_done),
        .\adc3_slice2_irq_en_reg[2] (i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_8),
        .axi_RdAck0(axi_RdAck0),
        .axi_RdAck_i_2(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_4),
        .axi_RdAck_i_2_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_3),
        .axi_RdAck_i_8(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_6),
        .axi_RdAck_i_8_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_5),
        .axi_RdAck_r(axi_RdAck_r),
        .axi_RdAck_reg(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_0),
        .axi_RdAck_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_8),
        .axi_RdAck_reg_1(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_7),
        .axi_read_req_tog_reg(i_axi_lite_ipif_n_166),
        .axi_read_req_tog_reg_0(i_axi_lite_ipif_n_167),
        .axi_read_req_tog_reg_1(i_axi_lite_ipif_n_100),
        .axi_read_req_tog_reg_2(i_axi_lite_ipif_n_92),
        .axi_read_req_tog_reg_3(i_axi_lite_ipif_n_91),
        .axi_read_req_tog_reg_4(i_register_decode_n_28),
        .axi_read_req_tog_reg_5(i_axi_lite_ipif_n_99),
        .axi_read_req_tog_reg_6(i_axi_lite_ipif_n_93),
        .axi_read_req_tog_reg_7(i_axi_lite_ipif_n_90),
        .axi_read_req_tog_reg_8(i_register_decode_n_31),
        .bank11_read({bank11_read[136],bank11_read[134],bank11_read[132],bank11_read[130]}),
        .bank13_read({bank13_read[136],bank13_read[134],bank13_read[132],bank13_read[130]}),
        .bank15_read({bank15_read[136],bank15_read[134],bank15_read[132],bank15_read[130]}),
        .bank9_read({bank9_read[136],bank9_read[134],bank9_read[132],bank9_read[130]}),
        .irq_INST_0_i_10(adc0_slice1_irq_en[3:2]),
        .irq_INST_0_i_11({adc0_slice3_irq_en[14],adc0_slice3_irq_en[2]}),
        .irq_INST_0_i_12({adc0_slice2_irq_en[15],adc0_slice2_irq_en[2]}),
        .irq_INST_0_i_13({adc3_slice0_irq_en[14],adc3_slice0_irq_en[2]}),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_1(read_ack_tog_1),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_r_0(read_ack_tog_r_0),
        .read_ack_tog_r_reg(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_2),
        .read_ack_tog_reg(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_3),
        .rst(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq
       (.adc0_read_req(bank9_read[128]),
        .adc1_read_req(bank11_read[128]),
        .adc2_read_req(bank13_read[128]),
        .adc3_read_req(bank15_read[128]),
        .axi_RdAck_reg(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_2),
        .axi_RdAck_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_3),
        .axi_read_req_tog_reg(i_axi_lite_ipif_n_89),
        .axi_read_req_tog_reg_0(i_register_decode_n_16),
        .axi_read_req_tog_reg_1(i_axi_lite_ipif_n_99),
        .axi_read_req_tog_reg_2(i_axi_lite_ipif_n_93),
        .axi_read_req_tog_reg_3(i_axi_lite_ipif_n_91),
        .axi_read_req_tog_reg_4(i_axi_lite_ipif_n_90),
        .axi_read_req_tog_reg_5(i_axi_lite_ipif_n_101),
        .dac0_read_req(i_axi_lite_ipif_n_196),
        .dac1_read_req(bank3_read),
        .read_ack_tog(read_ack_tog_1),
        .read_ack_tog_r(read_ack_tog_r_0),
        .read_ack_tog_r_reg(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_0),
        .read_ack_tog_r_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_4),
        .read_ack_tog_r_reg_1(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_6),
        .read_ack_tog_r_reg_2(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_8),
        .read_ack_tog_reg(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_3),
        .read_ack_tog_reg_0(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_5),
        .read_ack_tog_reg_1(i_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq_n_7),
        .rst(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0),
        .s_axi_aclk(s_axi_aclk));
  FDSE master_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(master_reset),
        .Q(master_reset_reg_n_0),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[0] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[0]),
        .Q(startup_delay[0]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[10] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[10]),
        .Q(startup_delay[10]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[11] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[11]),
        .Q(startup_delay[11]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[12] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[12]),
        .Q(startup_delay[12]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[13] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[13]),
        .Q(startup_delay[13]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[14] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[14]),
        .Q(startup_delay[14]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[15] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[15]),
        .Q(startup_delay[15]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \startup_delay_reg[1] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[1]),
        .Q(startup_delay[1]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[2] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[2]),
        .Q(startup_delay[2]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDSE \startup_delay_reg[3] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[3]),
        .Q(startup_delay[3]),
        .S(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[4] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[4]),
        .Q(startup_delay[4]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[5] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[5]),
        .Q(startup_delay[5]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[6] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[6]),
        .Q(startup_delay[6]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[7] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[7]),
        .Q(startup_delay[7]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[8] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[8]),
        .Q(startup_delay[8]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  FDRE \startup_delay_reg[9] 
       (.C(s_axi_aclk),
        .CE(i_axi_lite_ipif_n_200),
        .D(s_axi_wdata[9]),
        .Q(startup_delay[9]),
        .R(i_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i
       (.D(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_778),
        .\FSM_onehot_state_reg[2] ({i_drp_control_top_n_14,dac0_drp_en}),
        .\FSM_onehot_state_reg[2]_0 ({i_drp_control_top_n_20,dac1_drp_en}),
        .\FSM_onehot_state_reg[2]_1 ({i_drp_control_top_n_29,adc0_drp_en}),
        .\FSM_onehot_state_reg[2]_2 ({i_drp_control_top_n_35,adc1_drp_en}),
        .\FSM_onehot_state_reg[2]_3 ({i_drp_control_top_n_40,adc2_drp_en}),
        .\FSM_onehot_state_reg[2]_4 ({i_drp_control_top_n_46,adc3_drp_en}),
        .\FSM_sequential_fsm_cs_reg[0] (dac1_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_0 (dac0_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_1 (adc3_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_2 (adc2_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_3 (adc1_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[0]_4 (adc0_dgnt_mon),
        .\FSM_sequential_fsm_cs_reg[1] (i_axi_lite_ipif_n_51),
        .\FSM_sequential_fsm_cs_reg[1]_0 (i_axi_lite_ipif_n_52),
        .\FSM_sequential_fsm_cs_reg[1]_1 (i_axi_lite_ipif_n_53),
        .\FSM_sequential_fsm_cs_reg[1]_2 (i_axi_lite_ipif_n_54),
        .\FSM_sequential_fsm_cs_reg[1]_3 (i_axi_lite_ipif_n_55),
        .\FSM_sequential_fsm_cs_reg[1]_4 (i_axi_lite_ipif_n_56),
        .\FSM_sequential_fsm_cs_reg[2] (\por_state_machine_i/drp_arbiter_adc3/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\por_state_machine_i/drp_arbiter_dac1/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_779),
        .\FSM_sequential_fsm_cs_reg[2]_2 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_781),
        .\FSM_sequential_fsm_cs_reg[2]_3 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_782),
        .\FSM_sequential_fsm_cs_reg[2]_4 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_783),
        .\FSM_sequential_fsm_cs_reg[2]_5 (top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_784),
        .Q(\por_state_machine_i/drp_arbiter_adc2/fsm_cs ),
        .STATUS_COMMON(dac1_common_stat),
        .access_type_reg(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_777),
        .access_type_reg_0(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_780),
        .access_type_reg_1(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_812),
        .adc00_status(adc00_status),
        .adc01_status(adc01_status),
        .adc02_status(adc02_status),
        .adc03_status(adc03_status),
        .adc0_cmn_control(adc0_cmn_control),
        .adc0_daddr_mon(\^adc0_daddr_mon ),
        .adc0_den_mon(adc0_den_mon),
        .adc0_di_mon(adc0_di_mon),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_drp_we(adc0_drp_we),
        .adc0_dwe_mon(adc0_dwe_mon),
        .adc0_pll_dmon(adc0_pll_dmon),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_restart_pending_reg(adc0_restart_reg_n_0),
        .adc0_status({\^adc0_status [0],\^adc0_status [1]}),
        .adc10_status(adc10_status),
        .adc11_status(adc11_status),
        .adc12_status(adc12_status),
        .adc13_status(adc13_status),
        .adc1_cmn_control(adc1_cmn_control),
        .adc1_daddr_mon(\^adc1_daddr_mon ),
        .adc1_den_mon(adc1_den_mon),
        .adc1_di_mon(adc1_di_mon),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_drp_we(adc1_drp_we),
        .adc1_dwe_mon(adc1_dwe_mon),
        .adc1_pll_dmon(adc1_pll_dmon),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_restart_pending_reg(adc1_restart_reg_n_0),
        .adc1_status({\^adc1_status [0],\^adc1_status [1]}),
        .adc20_status(adc20_status),
        .adc21_status(adc21_status),
        .adc22_status(adc22_status),
        .adc23_status(adc23_status),
        .adc2_cmn_control(adc2_cmn_control),
        .adc2_daddr_mon(\^adc2_daddr_mon ),
        .adc2_den_mon(adc2_den_mon),
        .adc2_di_mon(adc2_di_mon),
        .adc2_do_mon(adc2_do_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_drp_we(adc2_drp_we),
        .adc2_dwe_mon(adc2_dwe_mon),
        .adc2_pll_dmon(adc2_pll_dmon),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_restart_pending_reg(adc2_restart_reg_n_0),
        .adc2_status({\^adc2_status [0],\^adc2_status [1]}),
        .adc30_status(adc30_status),
        .adc31_status(adc31_status),
        .adc32_status(adc32_status),
        .adc33_status(adc33_status),
        .adc3_cmn_control(adc3_cmn_control),
        .adc3_daddr_mon(\^adc3_daddr_mon ),
        .adc3_den_mon(adc3_den_mon),
        .adc3_di_mon(adc3_di_mon),
        .adc3_do_mon(adc3_do_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_drp_we(adc3_drp_we),
        .adc3_dwe_mon(adc3_dwe_mon),
        .adc3_pll_dmon(adc3_pll_dmon),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_restart_pending_reg(adc3_restart_reg_n_0),
        .adc3_status({\^adc3_status [0],\^adc3_status [1]}),
        .bank10_write(bank10_write),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .bank4_write(bank4_write),
        .dac00_status(dac00_status),
        .dac01_status(dac01_status),
        .dac02_status(dac02_status),
        .dac03_status(dac03_status),
        .dac0_cmn_control(dac0_cmn_control),
        .dac0_daddr_mon(\^dac0_daddr_mon ),
        .dac0_den_mon(dac0_den_mon),
        .dac0_di_mon(dac0_di_mon),
        .dac0_do_mon(dac0_do_mon),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_drp_we(dac0_drp_we),
        .dac0_dwe_mon(dac0_dwe_mon),
        .dac0_pll_dmon(dac0_pll_dmon),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_restart_pending_reg(dac0_restart_reg_n_0),
        .dac0_status({\^dac0_status [0],\^dac0_status [1]}),
        .dac10_status(dac10_status),
        .dac11_status(dac11_status),
        .dac12_status(dac12_status),
        .dac13_status(dac13_status),
        .dac1_cmn_control(dac1_cmn_control),
        .dac1_daddr_mon(\^dac1_daddr_mon ),
        .dac1_den_mon(dac1_den_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_do_mon(dac1_do_mon),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .dac1_dwe_mon(dac1_dwe_mon),
        .dac1_pll_dmon(dac1_pll_dmon),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_restart_pending_reg(dac1_restart_reg_n_0),
        .dac1_status({\^dac1_status [0],\^dac1_status [1]}),
        .done_reg(adc0_done),
        .done_reg_0(adc1_done),
        .done_reg_1(adc2_done),
        .done_reg_2(adc3_done),
        .done_reg_3(dac0_done),
        .done_reg_4(dac1_done),
        .drp_RdAck_r_reg(i_drp_control_top_n_0),
        .drp_RdAck_r_reg_0(i_drp_control_top_n_2),
        .drp_RdAck_r_reg_1(i_drp_control_top_n_1),
        .drp_RdAck_r_reg_2(i_drp_control_top_n_3),
        .drp_RdAck_r_reg_3(i_drp_control_top_n_4),
        .drp_RdAck_r_reg_4(i_drp_control_top_n_5),
        .p_46_in({p_46_in[11:8],p_46_in[3:0]}),
        .por_sm_reset_reg_0(master_reset_reg_n_0),
        .\por_timer_count_reg[15] ({adc0_sim_level__0,adc0_sim_level}),
        .\por_timer_count_reg[15]_0 ({adc1_sim_level__0,adc1_sim_level}),
        .\por_timer_count_reg[15]_1 ({adc2_sim_level__0,adc2_sim_level}),
        .\por_timer_count_reg[15]_2 ({adc3_sim_level__0,adc3_sim_level}),
        .\por_timer_count_reg[7] (\dac0_sim_level_reg_n_0_[0] ),
        .\por_timer_count_reg[7]_0 (\dac1_sim_level_reg_n_0_[0] ),
        .\rdata_reg[15] (drp_addr),
        .\rdata_reg[15]_0 (drp_di),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aclk_0(adc0_common_stat),
        .s_axi_aclk_1(adc1_common_stat),
        .s_axi_aclk_10(adc3_drdy_mon),
        .s_axi_aclk_11(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_791),
        .s_axi_aclk_12(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_792),
        .s_axi_aclk_13(top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper_i_n_793),
        .s_axi_aclk_2(adc2_common_stat),
        .s_axi_aclk_3(adc3_common_stat),
        .s_axi_aclk_4(dac0_common_stat),
        .s_axi_aclk_5(dac0_drdy_mon),
        .s_axi_aclk_6(dac1_drdy_mon),
        .s_axi_aclk_7(adc0_drdy_mon),
        .s_axi_aclk_8(adc1_drdy_mon),
        .s_axi_aclk_9(adc2_drdy_mon),
        .sysref_in_n(sysref_in_n),
        .sysref_in_p(sysref_in_p),
        .\tc_enable[0]_i_2 (adc0_end_stage),
        .\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 (adc1_end_stage),
        .\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 (adc2_end_stage),
        .\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ({\adc3_end_stage_reg_n_0_[3] ,\adc3_end_stage_reg_n_0_[2] ,\adc3_end_stage_reg_n_0_[1] ,\adc3_end_stage_reg_n_0_[0] }),
        .\tc_enable_reg0_inferred__4/tc_enable[5]_i_2 ({\dac1_end_stage_reg_n_0_[3] ,\dac1_end_stage_reg_n_0_[2] ,\dac1_end_stage_reg_n_0_[1] ,\dac1_end_stage_reg_n_0_[0] }),
        .\tc_enable_reg[0] (adc0_start_stage),
        .\tc_enable_reg[1] (adc1_start_stage),
        .\tc_enable_reg[2] (adc2_start_stage),
        .\tc_enable_reg[3] (adc3_start_stage),
        .\tc_enable_reg[5] (dac1_start_stage));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_counter_f
   (\FSM_sequential_access_cs_reg[1] ,
    \FSM_sequential_access_cs_reg[0] ,
    \FSM_sequential_access_cs_reg[1]_0 ,
    cs_ce_ld_enable_i,
    timeout_i,
    Q,
    \FSM_sequential_access_cs_reg[0]_0 ,
    drp_RdAck_r,
    axi_RdAck,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_wvalid,
    \icount_out_reg[12]_0 ,
    counter_en_reg,
    s_axi_aclk,
    \icount_out_reg[11]_0 );
  output \FSM_sequential_access_cs_reg[1] ;
  output \FSM_sequential_access_cs_reg[0] ;
  output \FSM_sequential_access_cs_reg[1]_0 ;
  output cs_ce_ld_enable_i;
  output timeout_i;
  input [2:0]Q;
  input \FSM_sequential_access_cs_reg[0]_0 ;
  input drp_RdAck_r;
  input axi_RdAck;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_wvalid;
  input \icount_out_reg[12]_0 ;
  input counter_en_reg;
  input s_axi_aclk;
  input \icount_out_reg[11]_0 ;

  wire \FSM_sequential_access_cs_reg[0] ;
  wire \FSM_sequential_access_cs_reg[0]_0 ;
  wire \FSM_sequential_access_cs_reg[1] ;
  wire \FSM_sequential_access_cs_reg[1]_0 ;
  wire [2:0]Q;
  wire axi_RdAck;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire drp_RdAck_r;
  wire icount_out0_carry__0_i_1_n_0;
  wire icount_out0_carry__0_i_2_n_0;
  wire icount_out0_carry__0_i_3_n_0;
  wire icount_out0_carry__0_i_4_n_0;
  wire icount_out0_carry__0_n_12;
  wire icount_out0_carry__0_n_13;
  wire icount_out0_carry__0_n_14;
  wire icount_out0_carry__0_n_15;
  wire icount_out0_carry__0_n_5;
  wire icount_out0_carry__0_n_6;
  wire icount_out0_carry__0_n_7;
  wire icount_out0_carry_i_1_n_0;
  wire icount_out0_carry_i_2_n_0;
  wire icount_out0_carry_i_3_n_0;
  wire icount_out0_carry_i_4_n_0;
  wire icount_out0_carry_i_5_n_0;
  wire icount_out0_carry_i_6_n_0;
  wire icount_out0_carry_i_7_n_0;
  wire icount_out0_carry_i_8_n_0;
  wire icount_out0_carry_i_9_n_0;
  wire icount_out0_carry_n_0;
  wire icount_out0_carry_n_1;
  wire icount_out0_carry_n_10;
  wire icount_out0_carry_n_11;
  wire icount_out0_carry_n_12;
  wire icount_out0_carry_n_13;
  wire icount_out0_carry_n_14;
  wire icount_out0_carry_n_15;
  wire icount_out0_carry_n_2;
  wire icount_out0_carry_n_3;
  wire icount_out0_carry_n_4;
  wire icount_out0_carry_n_5;
  wire icount_out0_carry_n_6;
  wire icount_out0_carry_n_7;
  wire icount_out0_carry_n_8;
  wire icount_out0_carry_n_9;
  wire \icount_out[12]_i_1_n_0 ;
  wire \icount_out_reg[11]_0 ;
  wire \icount_out_reg[12]_0 ;
  wire \icount_out_reg_n_0_[0] ;
  wire \icount_out_reg_n_0_[10] ;
  wire \icount_out_reg_n_0_[11] ;
  wire \icount_out_reg_n_0_[1] ;
  wire \icount_out_reg_n_0_[2] ;
  wire \icount_out_reg_n_0_[3] ;
  wire \icount_out_reg_n_0_[4] ;
  wire \icount_out_reg_n_0_[5] ;
  wire \icount_out_reg_n_0_[6] ;
  wire \icount_out_reg_n_0_[7] ;
  wire \icount_out_reg_n_0_[8] ;
  wire \icount_out_reg_n_0_[9] ;
  wire [11:0]p_1_in;
  wire s_axi_aclk;
  wire s_axi_arvalid;
  wire s_axi_awvalid;
  wire s_axi_wvalid;
  wire timeout_i;
  wire [7:3]NLW_icount_out0_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_icount_out0_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_access_cs[2]_i_4 
       (.I0(Q[1]),
        .I1(\FSM_sequential_access_cs_reg[0]_0 ),
        .O(\FSM_sequential_access_cs_reg[1] ));
  LUT5 #(
    .INIT(32'h00830080)) 
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i[0]_i_2 
       (.I0(s_axi_wvalid),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(s_axi_arvalid),
        .O(cs_ce_ld_enable_i));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry
       (.CI(\icount_out_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({icount_out0_carry_n_0,icount_out0_carry_n_1,icount_out0_carry_n_2,icount_out0_carry_n_3,icount_out0_carry_n_4,icount_out0_carry_n_5,icount_out0_carry_n_6,icount_out0_carry_n_7}),
        .DI({\icount_out_reg_n_0_[7] ,\icount_out_reg_n_0_[6] ,\icount_out_reg_n_0_[5] ,\icount_out_reg_n_0_[4] ,\icount_out_reg_n_0_[3] ,\icount_out_reg_n_0_[2] ,\icount_out_reg_n_0_[1] ,icount_out0_carry_i_1_n_0}),
        .O({icount_out0_carry_n_8,icount_out0_carry_n_9,icount_out0_carry_n_10,icount_out0_carry_n_11,icount_out0_carry_n_12,icount_out0_carry_n_13,icount_out0_carry_n_14,icount_out0_carry_n_15}),
        .S({icount_out0_carry_i_2_n_0,icount_out0_carry_i_3_n_0,icount_out0_carry_i_4_n_0,icount_out0_carry_i_5_n_0,icount_out0_carry_i_6_n_0,icount_out0_carry_i_7_n_0,icount_out0_carry_i_8_n_0,icount_out0_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icount_out0_carry__0
       (.CI(icount_out0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_icount_out0_carry__0_CO_UNCONNECTED[7:3],icount_out0_carry__0_n_5,icount_out0_carry__0_n_6,icount_out0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\icount_out_reg_n_0_[10] ,\icount_out_reg_n_0_[9] ,\icount_out_reg_n_0_[8] }),
        .O({NLW_icount_out0_carry__0_O_UNCONNECTED[7:4],icount_out0_carry__0_n_12,icount_out0_carry__0_n_13,icount_out0_carry__0_n_14,icount_out0_carry__0_n_15}),
        .S({1'b0,1'b0,1'b0,1'b0,icount_out0_carry__0_i_1_n_0,icount_out0_carry__0_i_2_n_0,icount_out0_carry__0_i_3_n_0,icount_out0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry__0_i_1
       (.I0(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_2
       (.I0(\icount_out_reg_n_0_[10] ),
        .I1(\icount_out_reg_n_0_[11] ),
        .O(icount_out0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_3
       (.I0(\icount_out_reg_n_0_[9] ),
        .I1(\icount_out_reg_n_0_[10] ),
        .O(icount_out0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry__0_i_4
       (.I0(\icount_out_reg_n_0_[8] ),
        .I1(\icount_out_reg_n_0_[9] ),
        .O(icount_out0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icount_out0_carry_i_1
       (.I0(\icount_out_reg_n_0_[1] ),
        .O(icount_out0_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_2
       (.I0(\icount_out_reg_n_0_[7] ),
        .I1(\icount_out_reg_n_0_[8] ),
        .O(icount_out0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_3
       (.I0(\icount_out_reg_n_0_[6] ),
        .I1(\icount_out_reg_n_0_[7] ),
        .O(icount_out0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_4
       (.I0(\icount_out_reg_n_0_[5] ),
        .I1(\icount_out_reg_n_0_[6] ),
        .O(icount_out0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_5
       (.I0(\icount_out_reg_n_0_[4] ),
        .I1(\icount_out_reg_n_0_[5] ),
        .O(icount_out0_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_6
       (.I0(\icount_out_reg_n_0_[3] ),
        .I1(\icount_out_reg_n_0_[4] ),
        .O(icount_out0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_7
       (.I0(\icount_out_reg_n_0_[2] ),
        .I1(\icount_out_reg_n_0_[3] ),
        .O(icount_out0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    icount_out0_carry_i_8
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(\icount_out_reg_n_0_[2] ),
        .O(icount_out0_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'h55656666)) 
    icount_out0_carry_i_9
       (.I0(\icount_out_reg_n_0_[1] ),
        .I1(cs_ce_ld_enable_i),
        .I2(\FSM_sequential_access_cs_reg[1]_0 ),
        .I3(\icount_out_reg[12]_0 ),
        .I4(counter_en_reg),
        .O(icount_out0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h30020002FFFFFFFF)) 
    \icount_out[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(s_axi_wvalid),
        .I5(\icount_out_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[10]_i_1 
       (.I0(icount_out0_carry__0_n_14),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hA0AAAAA2AAAAAAA2)) 
    \icount_out[11]_i_2 
       (.I0(icount_out0_carry__0_n_13),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'h02)) 
    \icount_out[11]_i_3 
       (.I0(Q[0]),
        .I1(drp_RdAck_r),
        .I2(axi_RdAck),
        .O(\FSM_sequential_access_cs_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000EAEE2A22)) 
    \icount_out[12]_i_1 
       (.I0(timeout_i),
        .I1(counter_en_reg),
        .I2(\icount_out_reg[12]_0 ),
        .I3(\FSM_sequential_access_cs_reg[1]_0 ),
        .I4(icount_out0_carry__0_n_12),
        .I5(cs_ce_ld_enable_i),
        .O(\icount_out[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hA5FE)) 
    \icount_out[12]_i_3 
       (.I0(Q[1]),
        .I1(s_axi_awvalid),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\FSM_sequential_access_cs_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[1]_i_1 
       (.I0(icount_out0_carry_n_15),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[2]_i_1 
       (.I0(icount_out0_carry_n_14),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[3]_i_1 
       (.I0(icount_out0_carry_n_13),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[4]_i_1 
       (.I0(icount_out0_carry_n_12),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[5]_i_1 
       (.I0(icount_out0_carry_n_11),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[6]_i_1 
       (.I0(icount_out0_carry_n_10),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[7]_i_1 
       (.I0(icount_out0_carry_n_9),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[8]_i_1 
       (.I0(icount_out0_carry_n_8),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hAFAAAAAEAAAAAAAE)) 
    \icount_out[9]_i_1 
       (.I0(icount_out0_carry__0_n_15),
        .I1(s_axi_arvalid),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_wvalid),
        .O(p_1_in[9]));
  FDRE \icount_out_reg[0] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[0]),
        .Q(\icount_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icount_out_reg[10] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[10]),
        .Q(\icount_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \icount_out_reg[11] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[11]),
        .Q(\icount_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \icount_out_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\icount_out[12]_i_1_n_0 ),
        .Q(timeout_i),
        .R(1'b0));
  FDRE \icount_out_reg[1] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[1]),
        .Q(\icount_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \icount_out_reg[2] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[2]),
        .Q(\icount_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \icount_out_reg[3] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[3]),
        .Q(\icount_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \icount_out_reg[4] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[4]),
        .Q(\icount_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \icount_out_reg[5] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[5]),
        .Q(\icount_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \icount_out_reg[6] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[6]),
        .Q(\icount_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \icount_out_reg[7] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[7]),
        .Q(\icount_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \icount_out_reg[8] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[8]),
        .Q(\icount_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \icount_out_reg[9] 
       (.C(s_axi_aclk),
        .CE(\icount_out_reg[11]_0 ),
        .D(p_1_in[9]),
        .Q(\icount_out_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_device_rom
   (\data_reg[12]_0 ,
    \data_reg[12]_1 ,
    \data_reg[13]_0 ,
    Q,
    \FSM_onehot_state_reg[1] ,
    \data_reg[12]_2 ,
    \FSM_onehot_state_reg[1]_0 ,
    E,
    \FSM_sequential_tc_sm_state_reg[0] ,
    D,
    drp_den_reg,
    drp_den_reg_0,
    \data_reg[12]_3 ,
    \FSM_sequential_fsm_cs_reg[2] ,
    \data_reg[13]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \data_reg[13]_2 ,
    \data_reg[12]_4 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    \data_reg[12]_5 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_onehot_state_reg[1]_1 ,
    \data_reg[13]_3 ,
    \data_reg[10]_0 ,
    \data_reg[10]_1 ,
    \data_reg[6]_0 ,
    \data_reg[4]_0 ,
    \data_reg[3]_0 ,
    adc0_dwe_mon_INST_0,
    adc0_den_mon_INST_0,
    adc0_den_mon_INST_0_0,
    dac0_den_mon_INST_0,
    adc1_den_mon_INST_0,
    adc1_den_mon_INST_0_0,
    \adc1_di_mon[15]_INST_0 ,
    \data_index_reg[0] ,
    \data_index_reg[0]_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_0 ,
    dac0_drprdy_tc,
    dac1_drprdy_tc,
    adc2_drprdy_tc,
    adc3_drprdy_tc,
    adc1_drprdy_tc,
    adc0_drprdy_tc,
    \FSM_sequential_tc_sm_state_reg[2] ,
    \data_reg[12]_6 ,
    \FSM_sequential_tc_sm_state_reg[1] ,
    \FSM_sequential_tc_sm_state_reg[1]_0 ,
    \FSM_sequential_tc_sm_state[1]_i_2_0 ,
    \FSM_sequential_tc_sm_state[1]_i_2_1 ,
    \FSM_sequential_tc_sm_state[1]_i_3_0 ,
    \FSM_sequential_tc_sm_state[1]_i_3_1 ,
    adc3_dwe_mon_INST_0,
    adc2_dwe_mon_INST_0,
    dac1_dwe_mon_INST_0,
    dac0_den_mon_INST_0_0,
    dac0_den_mon_INST_0_1,
    dac0_den_mon_INST_0_2,
    s_axi_aclk);
  output \data_reg[12]_0 ;
  output \data_reg[12]_1 ;
  output \data_reg[13]_0 ;
  output [6:0]Q;
  output \FSM_onehot_state_reg[1] ;
  output \data_reg[12]_2 ;
  output \FSM_onehot_state_reg[1]_0 ;
  output [0:0]E;
  output [0:0]\FSM_sequential_tc_sm_state_reg[0] ;
  output [1:0]D;
  output drp_den_reg;
  output drp_den_reg_0;
  output \data_reg[12]_3 ;
  output \FSM_sequential_fsm_cs_reg[2] ;
  output \data_reg[13]_1 ;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output \data_reg[13]_2 ;
  output \data_reg[12]_4 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output \data_reg[12]_5 ;
  output \FSM_sequential_fsm_cs_reg[2]_2 ;
  output \FSM_onehot_state_reg[1]_1 ;
  output \data_reg[13]_3 ;
  output \data_reg[10]_0 ;
  output \data_reg[10]_1 ;
  output \data_reg[6]_0 ;
  output \data_reg[4]_0 ;
  output \data_reg[3]_0 ;
  input [2:0]adc0_dwe_mon_INST_0;
  input [0:0]adc0_den_mon_INST_0;
  input adc0_den_mon_INST_0_0;
  input dac0_den_mon_INST_0;
  input [0:0]adc1_den_mon_INST_0;
  input adc1_den_mon_INST_0_0;
  input [2:0]\adc1_di_mon[15]_INST_0 ;
  input [2:0]\data_index_reg[0] ;
  input \data_index_reg[0]_0 ;
  input \FSM_sequential_tc_sm_state_reg[0]_0 ;
  input dac0_drprdy_tc;
  input dac1_drprdy_tc;
  input adc2_drprdy_tc;
  input adc3_drprdy_tc;
  input adc1_drprdy_tc;
  input adc0_drprdy_tc;
  input \FSM_sequential_tc_sm_state_reg[2] ;
  input [2:0]\data_reg[12]_6 ;
  input \FSM_sequential_tc_sm_state_reg[1] ;
  input \FSM_sequential_tc_sm_state_reg[1]_0 ;
  input \FSM_sequential_tc_sm_state[1]_i_2_0 ;
  input \FSM_sequential_tc_sm_state[1]_i_2_1 ;
  input \FSM_sequential_tc_sm_state[1]_i_3_0 ;
  input \FSM_sequential_tc_sm_state[1]_i_3_1 ;
  input [1:0]adc3_dwe_mon_INST_0;
  input [1:0]adc2_dwe_mon_INST_0;
  input [1:0]dac1_dwe_mon_INST_0;
  input [1:0]dac0_den_mon_INST_0_0;
  input [0:0]dac0_den_mon_INST_0_1;
  input dac0_den_mon_INST_0_2;
  input s_axi_aclk;

  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_tc_sm_state[1]_i_2_0 ;
  wire \FSM_sequential_tc_sm_state[1]_i_2_1 ;
  wire \FSM_sequential_tc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_tc_sm_state[1]_i_3_0 ;
  wire \FSM_sequential_tc_sm_state[1]_i_3_1 ;
  wire \FSM_sequential_tc_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_tc_sm_state[1]_i_4_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_13_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_9_n_0 ;
  wire [0:0]\FSM_sequential_tc_sm_state_reg[0] ;
  wire \FSM_sequential_tc_sm_state_reg[0]_0 ;
  wire \FSM_sequential_tc_sm_state_reg[1] ;
  wire \FSM_sequential_tc_sm_state_reg[1]_0 ;
  wire \FSM_sequential_tc_sm_state_reg[2] ;
  wire [6:0]Q;
  wire [0:0]adc0_den_mon_INST_0;
  wire adc0_den_mon_INST_0_0;
  wire adc0_drprdy_tc;
  wire [2:0]adc0_dwe_mon_INST_0;
  wire [0:0]adc1_den_mon_INST_0;
  wire adc1_den_mon_INST_0_0;
  wire [2:0]\adc1_di_mon[15]_INST_0 ;
  wire adc1_drprdy_tc;
  wire adc2_drprdy_tc;
  wire [1:0]adc2_dwe_mon_INST_0;
  wire adc3_drprdy_tc;
  wire [1:0]adc3_dwe_mon_INST_0;
  wire dac0_den_mon_INST_0;
  wire [1:0]dac0_den_mon_INST_0_0;
  wire [0:0]dac0_den_mon_INST_0_1;
  wire dac0_den_mon_INST_0_2;
  wire dac0_drprdy_tc;
  wire dac1_drprdy_tc;
  wire [1:0]dac1_dwe_mon_INST_0;
  wire \data[13]_i_1_n_0 ;
  wire \data[3]_i_1_n_0 ;
  wire \data[6]_i_1_n_0 ;
  wire [2:0]\data_index_reg[0] ;
  wire \data_index_reg[0]_0 ;
  wire \data_reg[10]_0 ;
  wire \data_reg[10]_1 ;
  wire \data_reg[12]_0 ;
  wire \data_reg[12]_1 ;
  wire \data_reg[12]_2 ;
  wire \data_reg[12]_3 ;
  wire \data_reg[12]_4 ;
  wire \data_reg[12]_5 ;
  wire [2:0]\data_reg[12]_6 ;
  wire \data_reg[13]_0 ;
  wire \data_reg[13]_1 ;
  wire \data_reg[13]_2 ;
  wire \data_reg[13]_3 ;
  wire \data_reg[3]_0 ;
  wire \data_reg[4]_0 ;
  wire \data_reg[6]_0 ;
  wire drp_den_reg;
  wire drp_den_reg_0;
  wire p_0_in0;
  wire [11:1]p_0_out;
  wire s_axi_aclk;

  LUT5 #(
    .INIT(32'h555FAABB)) 
    \FSM_sequential_tc_sm_state[1]_i_1 
       (.I0(\data_index_reg[0] [0]),
        .I1(\FSM_sequential_tc_sm_state_reg[2] ),
        .I2(\FSM_sequential_tc_sm_state[1]_i_2_n_0 ),
        .I3(\data_index_reg[0] [2]),
        .I4(\data_index_reg[0] [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hEEEAEEAAAAEAAAAA)) 
    \FSM_sequential_tc_sm_state[1]_i_2 
       (.I0(\FSM_sequential_tc_sm_state[1]_i_3_n_0 ),
        .I1(Q[6]),
        .I2(\data_reg[12]_1 ),
        .I3(\data_reg[13]_0 ),
        .I4(\FSM_sequential_tc_sm_state_reg[1] ),
        .I5(\FSM_sequential_tc_sm_state_reg[1]_0 ),
        .O(\FSM_sequential_tc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF06020400)) 
    \FSM_sequential_tc_sm_state[1]_i_3 
       (.I0(Q[6]),
        .I1(\data_reg[12]_1 ),
        .I2(\data_reg[13]_0 ),
        .I3(\FSM_sequential_tc_sm_state[1]_i_2_0 ),
        .I4(\FSM_sequential_tc_sm_state[1]_i_2_1 ),
        .I5(\FSM_sequential_tc_sm_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_tc_sm_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h0000A3A0)) 
    \FSM_sequential_tc_sm_state[1]_i_4 
       (.I0(\FSM_sequential_tc_sm_state[1]_i_3_0 ),
        .I1(\data_reg[12]_1 ),
        .I2(\data_reg[13]_0 ),
        .I3(\FSM_sequential_tc_sm_state[1]_i_3_1 ),
        .I4(Q[6]),
        .O(\FSM_sequential_tc_sm_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h02020300)) 
    \FSM_sequential_tc_sm_state[2]_i_13 
       (.I0(adc1_drprdy_tc),
        .I1(\data_reg[12]_1 ),
        .I2(\data_reg[13]_0 ),
        .I3(adc0_drprdy_tc),
        .I4(Q[6]),
        .O(\FSM_sequential_tc_sm_state[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7555)) 
    \FSM_sequential_tc_sm_state[2]_i_2 
       (.I0(\data_index_reg[0] [0]),
        .I1(\data_index_reg[0] [1]),
        .I2(\data_index_reg[0] [2]),
        .I3(\FSM_sequential_tc_sm_state[2]_i_4_n_0 ),
        .I4(\FSM_sequential_tc_sm_state_reg[0]_0 ),
        .O(\FSM_sequential_tc_sm_state_reg[0] ));
  LUT6 #(
    .INIT(64'h00FF33FFF0000055)) 
    \FSM_sequential_tc_sm_state[2]_i_3 
       (.I0(\FSM_sequential_tc_sm_state_reg[2] ),
        .I1(\data_index_reg[0]_0 ),
        .I2(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .I3(\data_index_reg[0] [0]),
        .I4(\data_index_reg[0] [1]),
        .I5(\data_index_reg[0] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEAEAEEEAEAEAAAEA)) 
    \FSM_sequential_tc_sm_state[2]_i_4 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_9_n_0 ),
        .I1(\data_reg[13]_0 ),
        .I2(dac0_drprdy_tc),
        .I3(Q[6]),
        .I4(\data_reg[12]_1 ),
        .I5(dac1_drprdy_tc),
        .O(\FSM_sequential_tc_sm_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_tc_sm_state[2]_i_8 
       (.I0(\FSM_sequential_tc_sm_state[1]_i_2_n_0 ),
        .I1(\data_reg[12]_6 [2]),
        .I2(\data_reg[12]_6 [1]),
        .O(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0C080400)) 
    \FSM_sequential_tc_sm_state[2]_i_9 
       (.I0(Q[6]),
        .I1(\data_reg[12]_1 ),
        .I2(\data_reg[13]_0 ),
        .I3(adc2_drprdy_tc),
        .I4(adc3_drprdy_tc),
        .I5(\FSM_sequential_tc_sm_state[2]_i_13_n_0 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \adc0_daddr_mon[10]_INST_0_i_2 
       (.I0(\data_reg[12]_1 ),
        .I1(\data_reg[13]_0 ),
        .O(\data_reg[12]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \adc0_daddr_mon[3]_INST_0_i_1 
       (.I0(\data_reg[12]_1 ),
        .I1(\data_reg[13]_0 ),
        .I2(Q[6]),
        .I3(adc0_dwe_mon_INST_0[1]),
        .I4(adc0_dwe_mon_INST_0[0]),
        .I5(adc0_dwe_mon_INST_0[2]),
        .O(\data_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h880C880088008800)) 
    adc0_den_mon_INST_0_i_1
       (.I0(adc0_den_mon_INST_0),
        .I1(adc0_den_mon_INST_0_0),
        .I2(Q[6]),
        .I3(adc0_dwe_mon_INST_0[2]),
        .I4(dac0_den_mon_INST_0),
        .I5(\data_reg[12]_2 ),
        .O(\FSM_onehot_state_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    adc0_dwe_mon_INST_0_i_2
       (.I0(dac0_den_mon_INST_0),
        .I1(Q[6]),
        .I2(adc0_dwe_mon_INST_0[1]),
        .I3(adc0_dwe_mon_INST_0[2]),
        .I4(\data_reg[13]_0 ),
        .I5(\data_reg[12]_1 ),
        .O(drp_den_reg_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \adc1_daddr_mon[3]_INST_0_i_1 
       (.I0(\data_reg[12]_1 ),
        .I1(\data_reg[13]_0 ),
        .I2(Q[6]),
        .I3(\adc1_di_mon[15]_INST_0 [1]),
        .I4(\adc1_di_mon[15]_INST_0 [0]),
        .I5(\adc1_di_mon[15]_INST_0 [2]),
        .O(\data_reg[12]_3 ));
  LUT6 #(
    .INIT(64'h88C0880088008800)) 
    adc1_den_mon_INST_0_i_1
       (.I0(adc1_den_mon_INST_0),
        .I1(adc1_den_mon_INST_0_0),
        .I2(Q[6]),
        .I3(\adc1_di_mon[15]_INST_0 [2]),
        .I4(dac0_den_mon_INST_0),
        .I5(\data_reg[12]_2 ),
        .O(\FSM_onehot_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    adc1_dwe_mon_INST_0_i_2
       (.I0(dac0_den_mon_INST_0),
        .I1(Q[6]),
        .I2(\adc1_di_mon[15]_INST_0 [1]),
        .I3(\adc1_di_mon[15]_INST_0 [2]),
        .I4(\data_reg[13]_0 ),
        .I5(\data_reg[12]_1 ),
        .O(drp_den_reg));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \adc2_daddr_mon[10]_INST_0_i_2 
       (.I0(\data_reg[12]_1 ),
        .I1(\data_reg[13]_0 ),
        .O(\data_reg[12]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h04)) 
    adc2_den_mon_INST_0_i_2
       (.I0(\data_reg[13]_0 ),
        .I1(\data_reg[12]_1 ),
        .I2(Q[6]),
        .O(\data_reg[13]_2 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    adc2_dwe_mon_INST_0_i_2
       (.I0(adc2_dwe_mon_INST_0[1]),
        .I1(adc2_dwe_mon_INST_0[0]),
        .I2(dac0_den_mon_INST_0),
        .I3(Q[6]),
        .I4(\data_reg[12]_1 ),
        .I5(\data_reg[13]_0 ),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc3_den_mon_INST_0_i_2
       (.I0(\data_reg[13]_0 ),
        .I1(\data_reg[12]_1 ),
        .I2(Q[6]),
        .O(\data_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    adc3_dwe_mon_INST_0_i_2
       (.I0(adc3_dwe_mon_INST_0[1]),
        .I1(adc3_dwe_mon_INST_0[0]),
        .I2(dac0_den_mon_INST_0),
        .I3(Q[6]),
        .I4(\data_reg[12]_1 ),
        .I5(\data_reg[13]_0 ),
        .O(\FSM_sequential_fsm_cs_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_daddr_mon[10]_INST_0_i_2 
       (.I0(\data_reg[13]_0 ),
        .I1(\data_reg[12]_1 ),
        .O(\data_reg[13]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dac0_daddr_mon[10]_INST_0_i_3 
       (.I0(p_0_in0),
        .I1(Q[6]),
        .O(\data_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAA00AA0030000000)) 
    dac0_den_mon_INST_0_i_1
       (.I0(dac0_den_mon_INST_0_1),
        .I1(Q[6]),
        .I2(\data_reg[13]_3 ),
        .I3(dac0_den_mon_INST_0_2),
        .I4(dac0_den_mon_INST_0),
        .I5(dac0_den_mon_INST_0_0[1]),
        .O(\FSM_onehot_state_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    dac0_dwe_mon_INST_0_i_2
       (.I0(dac0_den_mon_INST_0_0[1]),
        .I1(dac0_den_mon_INST_0),
        .I2(dac0_den_mon_INST_0_0[0]),
        .I3(Q[6]),
        .I4(\data_reg[13]_0 ),
        .I5(\data_reg[12]_1 ),
        .O(\FSM_sequential_fsm_cs_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dac1_daddr_mon[10]_INST_0_i_2 
       (.I0(p_0_in0),
        .I1(Q[6]),
        .O(\data_reg[10]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac1_den_mon_INST_0_i_2
       (.I0(\data_reg[12]_1 ),
        .I1(\data_reg[13]_0 ),
        .I2(Q[6]),
        .O(\data_reg[12]_5 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    dac1_dwe_mon_INST_0_i_2
       (.I0(dac1_dwe_mon_INST_0[1]),
        .I1(dac0_den_mon_INST_0),
        .I2(dac1_dwe_mon_INST_0[0]),
        .I3(Q[6]),
        .I4(\data_reg[13]_0 ),
        .I5(\data_reg[12]_1 ),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \data[10]_i_1 
       (.I0(\data_reg[12]_6 [2]),
        .I1(\data_reg[12]_6 [1]),
        .I2(\data_reg[12]_6 [0]),
        .O(p_0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \data[11]_i_1 
       (.I0(\data_reg[12]_6 [0]),
        .I1(\data_reg[12]_6 [2]),
        .I2(\data_reg[12]_6 [1]),
        .O(p_0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \data[13]_i_1 
       (.I0(\data_reg[12]_6 [1]),
        .I1(\data_reg[12]_6 [0]),
        .I2(\data_reg[12]_6 [2]),
        .O(\data[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h19)) 
    \data[1]_i_1 
       (.I0(\data_reg[12]_6 [0]),
        .I1(\data_reg[12]_6 [2]),
        .I2(\data_reg[12]_6 [1]),
        .O(p_0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \data[2]_i_1 
       (.I0(\data_reg[12]_6 [0]),
        .I1(\data_reg[12]_6 [1]),
        .I2(\data_reg[12]_6 [2]),
        .O(p_0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data[3]_i_1 
       (.I0(\data_reg[12]_6 [0]),
        .I1(\data_reg[12]_6 [1]),
        .O(\data[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h18)) 
    \data[5]_i_1 
       (.I0(\data_reg[12]_6 [0]),
        .I1(\data_reg[12]_6 [2]),
        .I2(\data_reg[12]_6 [1]),
        .O(p_0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data[6]_i_1 
       (.I0(\data_reg[12]_6 [1]),
        .I1(\data_reg[12]_6 [0]),
        .O(\data[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \data[7]_i_1 
       (.I0(\data_reg[12]_6 [1]),
        .I1(\data_reg[12]_6 [2]),
        .I2(\data_reg[12]_6 [0]),
        .O(p_0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \data[8]_i_1 
       (.I0(\data_reg[12]_6 [1]),
        .I1(\data_reg[12]_6 [2]),
        .I2(\data_reg[12]_6 [0]),
        .O(p_0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h6F)) 
    \data[9]_i_1 
       (.I0(\data_reg[12]_6 [1]),
        .I1(\data_reg[12]_6 [0]),
        .I2(\data_reg[12]_6 [2]),
        .O(p_0_out[9]));
  LUT6 #(
    .INIT(64'h0F50C00F0F50000F)) 
    \data_index[2]_i_1 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_8_n_0 ),
        .I1(\FSM_sequential_tc_sm_state[2]_i_4_n_0 ),
        .I2(\data_index_reg[0] [0]),
        .I3(\data_index_reg[0] [2]),
        .I4(\data_index_reg[0] [1]),
        .I5(\data_index_reg[0]_0 ),
        .O(E));
  FDRE \data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[10]),
        .Q(p_0_in0),
        .R(1'b0));
  FDRE \data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[11]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[12]_6 [1]),
        .Q(\data_reg[12]_1 ),
        .R(\data_reg[12]_6 [2]));
  FDRE \data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data[13]_i_1_n_0 ),
        .Q(\data_reg[13]_0 ),
        .R(1'b0));
  FDRE \data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data[3]_i_1_n_0 ),
        .Q(\data_reg[3]_0 ),
        .R(\data_reg[12]_6 [2]));
  FDRE \data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data_reg[12]_6 [0]),
        .Q(\data_reg[4]_0 ),
        .R(\data_reg[12]_6 [2]));
  FDRE \data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[5]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\data[6]_i_1_n_0 ),
        .Q(\data_reg[6]_0 ),
        .R(\data_reg[12]_6 [2]));
  FDRE \data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[7]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[8]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_out[9]),
        .Q(Q[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter
   (user_drp_drdy_reg_0,
    adc0_drprdy_tc,
    adc0_por_gnt,
    adc0_drprdy_por,
    write_access_reg_0,
    dummy_read_gnt_held,
    dummy_read_req,
    access_type_reg,
    Q,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    dummy_read_req3,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    adc0_daddr_mon,
    adc0_di_mon,
    drp_drdy_i__0,
    \tc_enable_reg[3] ,
    user_drp_drdy_reg_1,
    adc0_reset_i,
    s_axi_aclk,
    write_access_reg_1,
    dummy_read_gnt_held_reg_0,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2] ,
    bank10_write,
    \rdata_reg[15] ,
    adc0_drp_we,
    adc0_drpwe_por,
    \drp_drdy_r_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    adc0_dreq_mon,
    adc0_por_req,
    por_drp_drdy_reg_0,
    por_drp_drdy_reg_1,
    por_drp_drdy_reg_2,
    \adc0_daddr_mon[5]_INST_0_0 ,
    \adc0_daddr_mon[5]_INST_0_1 ,
    adc0_drpaddr_por,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    \drp_drdy_r_reg[0]_1 ,
    adc0_drpen_por,
    \FSM_sequential_tc_sm_state[2]_i_5 ,
    tc_gnt_adc3,
    \FSM_sequential_tc_sm_state[2]_i_5_0 ,
    \FSM_sequential_tc_sm_state[2]_i_11_0 ,
    tc_gnt_adc1,
    \FSM_sequential_tc_sm_state[2]_i_11_1 ,
    tc_req_adc0,
    drp_RdAck_r_reg_0,
    adc1_drp_rdy,
    drp_RdAck_r_reg_1);
  output user_drp_drdy_reg_0;
  output adc0_drprdy_tc;
  output adc0_por_gnt;
  output adc0_drprdy_por;
  output write_access_reg_0;
  output dummy_read_gnt_held;
  output dummy_read_req;
  output access_type_reg;
  output [2:0]Q;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output dummy_read_req3;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output drp_drdy_i__0;
  output \tc_enable_reg[3] ;
  output user_drp_drdy_reg_1;
  input adc0_reset_i;
  input s_axi_aclk;
  input write_access_reg_1;
  input dummy_read_gnt_held_reg_0;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input bank10_write;
  input [10:0]\rdata_reg[15] ;
  input adc0_drp_we;
  input adc0_drpwe_por;
  input \drp_drdy_r_reg[0]_0 ;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input adc0_dreq_mon;
  input adc0_por_req;
  input [0:0]por_drp_drdy_reg_0;
  input por_drp_drdy_reg_1;
  input por_drp_drdy_reg_2;
  input \adc0_daddr_mon[5]_INST_0_0 ;
  input \adc0_daddr_mon[5]_INST_0_1 ;
  input [0:0]adc0_drpaddr_por;
  input [5:0]\rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input [15:0]\rdata_reg[15]_2 ;
  input [15:0]\rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input \drp_drdy_r_reg[0]_1 ;
  input adc0_drpen_por;
  input \FSM_sequential_tc_sm_state[2]_i_5 ;
  input tc_gnt_adc3;
  input [0:0]\FSM_sequential_tc_sm_state[2]_i_5_0 ;
  input \FSM_sequential_tc_sm_state[2]_i_11_0 ;
  input tc_gnt_adc1;
  input \FSM_sequential_tc_sm_state[2]_i_11_1 ;
  input tc_req_adc0;
  input drp_RdAck_r_reg_0;
  input adc1_drp_rdy;
  input drp_RdAck_r_reg_1;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_tc_sm_state[2]_i_11_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_11_1 ;
  wire \FSM_sequential_tc_sm_state[2]_i_15_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5 ;
  wire [0:0]\FSM_sequential_tc_sm_state[2]_i_5_0 ;
  wire [2:0]Q;
  wire access_type_reg;
  wire [10:0]adc0_daddr_mon;
  wire \adc0_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[2]_INST_0_i_1_n_0 ;
  wire \adc0_daddr_mon[2]_INST_0_i_2_n_0 ;
  wire \adc0_daddr_mon[5]_INST_0_0 ;
  wire \adc0_daddr_mon[5]_INST_0_1 ;
  wire [15:0]adc0_di_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_we;
  wire [0:0]adc0_drpaddr_por;
  wire adc0_drpen_por;
  wire adc0_drprdy_por;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire adc0_por_gnt;
  wire adc0_por_req;
  wire adc0_reset_i;
  wire adc1_drp_rdy;
  wire bank10_write;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_drdy_i__0;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire \drp_drdy_r_reg[0]_1 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_i_1__4_n_0;
  wire dummy_read_req_i_2_n_0;
  wire dummy_read_req_i_4_n_0;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1_n_0;
  wire [0:0]por_drp_drdy_reg_0;
  wire por_drp_drdy_reg_1;
  wire por_drp_drdy_reg_2;
  wire [10:0]\rdata_reg[15] ;
  wire [5:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire [15:0]\rdata_reg[15]_2 ;
  wire [15:0]\rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire s_axi_aclk;
  wire \tc_enable_reg[3] ;
  wire tc_gnt_adc0;
  wire tc_gnt_adc1;
  wire tc_gnt_adc3;
  wire tc_req_adc0;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1_n_0;
  wire user_drp_drdy_i_1_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire write_access_reg_0;
  wire write_access_reg_1;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAAAAAEA)) 
    \FSM_sequential_fsm_cs[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs[1]_i_2_n_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .I2(adc0_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h00400044)) 
    \FSM_sequential_fsm_cs[1]_i_2 
       (.I0(Q[2]),
        .I1(tc_req_adc0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2_n_0 ),
        .I1(adc0_por_req),
        .I2(adc0_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2 
       (.I0(dummy_read_req),
        .I1(tc_req_adc0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFF06060F06)) 
    \FSM_sequential_tc_sm_state[2]_i_11 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_5 ),
        .I1(tc_gnt_adc3),
        .I2(\FSM_sequential_tc_sm_state[2]_i_5_0 ),
        .I3(\FSM_sequential_tc_sm_state[2]_i_11_0 ),
        .I4(tc_gnt_adc0),
        .I5(\FSM_sequential_tc_sm_state[2]_i_15_n_0 ),
        .O(\tc_enable_reg[3] ));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \FSM_sequential_tc_sm_state[2]_i_15 
       (.I0(tc_gnt_adc0),
        .I1(\FSM_sequential_tc_sm_state[2]_i_11_0 ),
        .I2(\FSM_sequential_tc_sm_state[2]_i_5_0 ),
        .I3(tc_gnt_adc1),
        .I4(\FSM_sequential_tc_sm_state[2]_i_11_1 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] [0]),
        .I1(adc0_drpaddr_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc0_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc0_daddr_mon[10]));
  LUT6 #(
    .INIT(64'h000F008000000080)) 
    \adc0_daddr_mon[10]_INST_0_i_1 
       (.I0(\adc0_daddr_mon[5]_INST_0_0 ),
        .I1(\adc0_daddr_mon[5]_INST_0_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(adc0_drpaddr_por),
        .O(\adc0_daddr_mon[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc0_daddr_mon[1]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [1]),
        .O(adc0_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_daddr_mon[2]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(adc0_drpaddr_por),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15] [2]),
        .I4(\rdata_reg[15]_0 [4]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc0_daddr_mon[2]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc0_daddr_mon[2]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88888888888F8)) 
    \adc0_daddr_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_0 [5]),
        .I1(\rdata_reg[15]_1 ),
        .I2(\rdata_reg[15] [3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(adc0_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc0_daddr_mon[4]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [4]),
        .O(adc0_daddr_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc0_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15] [5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc0_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc0_daddr_mon[6]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [6]),
        .O(adc0_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc0_daddr_mon[7]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [7]),
        .O(adc0_daddr_mon[7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc0_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc0_daddr_mon[8]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc0_daddr_mon[9]_INST_0 
       (.I0(\rdata_reg[15] [9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc0_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    adc0_den_mon_INST_0
       (.I0(\drp_drdy_r_reg[0]_1 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(adc0_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc0_den_mon_INST_0_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc0_dgnt_mon_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_2 [0]),
        .I1(\rdata_reg[15]_3 [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[10]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [10]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [10]),
        .I4(\rdata_reg[15]_5 ),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[11]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [11]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [11]),
        .I4(\rdata_reg[15]_0 [2]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[12]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [12]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [12]),
        .I4(\rdata_reg[15]_6 ),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[12]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_2 [13]),
        .I1(\rdata_reg[15]_3 [13]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[14]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [14]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [14]),
        .I4(\rdata_reg[15]_0 [3]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[15]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [15]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [15]),
        .I4(\rdata_reg[15]_0 [2]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[15]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_2 [1]),
        .I1(\rdata_reg[15]_3 [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[1]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_2 [2]),
        .I1(\rdata_reg[15]_3 [2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[2]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_2 [3]),
        .I1(\rdata_reg[15]_3 [3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_2 [4]),
        .I1(\rdata_reg[15]_3 [4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[4]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_2 [5]),
        .I1(\rdata_reg[15]_3 [5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[5]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc0_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_2 [6]),
        .I1(\rdata_reg[15]_3 [6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc0_di_mon[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[7]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [7]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [7]),
        .I4(\rdata_reg[15]_0 [0]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[8]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [8]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [8]),
        .I4(\rdata_reg[15]_0 [1]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc0_di_mon[9]_INST_0 
       (.I0(\adc0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_3 [9]),
        .I2(\adc0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_2 [9]),
        .I4(\rdata_reg[15]_4 ),
        .I5(\rdata_reg[15]_1 ),
        .O(adc0_di_mon[9]));
  LUT6 #(
    .INIT(64'h00AF0FCF00A000C0)) 
    adc0_dwe_mon_INST_0
       (.I0(adc0_drp_we),
        .I1(adc0_drpwe_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_4
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(user_drp_drdy_reg_0),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(adc1_drp_rdy),
        .I5(drp_RdAck_r_reg_1),
        .O(user_drp_drdy_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__1 
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(adc0_reset_i));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1
       (.I0(dummy_read_gnt_r),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(adc0_reset_i));
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2
       (.I0(drp_drdy_r[3]),
        .I1(write_access_reg_0),
        .I2(por_drp_drdy_reg_2),
        .O(drp_drdy_i__0));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_reg_0),
        .Q(dummy_read_gnt_held),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    dummy_read_req_i_1__4
       (.I0(dummy_read_req_i_2_n_0),
        .I1(dummy_read_req3),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank10_write),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2
       (.I0(dummy_read_gnt_held),
        .I1(por_drp_drdy_reg_2),
        .I2(write_access_reg_0),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(adc0_reset_i),
        .O(dummy_read_req_i_2_n_0));
  LUT5 #(
    .INIT(32'h00020000)) 
    dummy_read_req_i_3
       (.I0(\rdata_reg[15] [5]),
        .I1(\rdata_reg[15] [4]),
        .I2(\rdata_reg[15] [6]),
        .I3(\rdata_reg[15] [7]),
        .I4(dummy_read_req_i_4_n_0),
        .O(dummy_read_req3));
  LUT4 #(
    .INIT(16'h0400)) 
    dummy_read_req_i_4
       (.I0(\rdata_reg[15] [1]),
        .I1(\rdata_reg[15] [0]),
        .I2(\rdata_reg[15] [3]),
        .I3(\rdata_reg[15] [2]),
        .O(dummy_read_req_i_4_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__4_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc0_por_gnt),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    por_drp_drdy_i_1
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_2),
        .I5(por_drp_arb_gnt_i),
        .O(por_drp_drdy_i_1_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1_n_0),
        .Q(adc0_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    s_axi_wready_reg_i_10
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(access_type_reg));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc0),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    tile_config_drp_drdy_i_1
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_2),
        .I4(Q[2]),
        .I5(adc0_reset_i),
        .O(tile_config_drp_drdy_i_1_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1_n_0),
        .Q(adc0_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_2),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_reg_1),
        .Q(write_access_reg_0),
        .R(adc0_reset_i));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_0
   (adc1_drp_rdy,
    tc_gnt_adc1,
    adc1_drprdy_tc,
    adc1_por_gnt,
    adc1_drprdy_por,
    write_access_reg_0,
    dummy_read_gnt_held_1,
    dummy_read_req,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    Q,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    adc1_daddr_mon,
    adc1_di_mon,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    drp_drdy_i__0_10,
    p_0_in1_in,
    s_axi_aclk,
    write_access_reg_1,
    dummy_read_gnt_held_reg_0,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req3,
    bank12_write,
    adc1_drp_we,
    adc1_drpwe_por,
    \drp_drdy_r_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    adc1_dreq_mon,
    adc1_por_req,
    \drp_drdy_r_reg[0]_1 ,
    adc1_drpen_por,
    \rdata_reg[15] ,
    \adc1_daddr_mon[5]_INST_0_0 ,
    \adc1_daddr_mon[5]_INST_0_1 ,
    adc1_drpaddr_por,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    \rdata_reg[15]_5 ,
    \rdata_reg[15]_6 ,
    por_drp_drdy_reg_0,
    por_drp_drdy_reg_1,
    por_drp_drdy_reg_2,
    tc_req_adc1);
  output adc1_drp_rdy;
  output tc_gnt_adc1;
  output adc1_drprdy_tc;
  output adc1_por_gnt;
  output adc1_drprdy_por;
  output write_access_reg_0;
  output dummy_read_gnt_held_1;
  output dummy_read_req;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [2:0]Q;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output [10:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output drp_drdy_i__0_10;
  input p_0_in1_in;
  input s_axi_aclk;
  input write_access_reg_1;
  input dummy_read_gnt_held_reg_0;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req3;
  input bank12_write;
  input adc1_drp_we;
  input adc1_drpwe_por;
  input \drp_drdy_r_reg[0]_0 ;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input adc1_dreq_mon;
  input adc1_por_req;
  input \drp_drdy_r_reg[0]_1 ;
  input adc1_drpen_por;
  input [10:0]\rdata_reg[15] ;
  input \adc1_daddr_mon[5]_INST_0_0 ;
  input \adc1_daddr_mon[5]_INST_0_1 ;
  input [0:0]adc1_drpaddr_por;
  input [5:0]\rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input [15:0]\rdata_reg[15]_2 ;
  input [15:0]\rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input \rdata_reg[15]_5 ;
  input \rdata_reg[15]_6 ;
  input por_drp_drdy_reg_0;
  input [0:0]por_drp_drdy_reg_1;
  input por_drp_drdy_reg_2;
  input tc_req_adc1;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [2:0]Q;
  wire [10:0]adc1_daddr_mon;
  wire \adc1_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire \adc1_daddr_mon[2]_INST_0_i_1_n_0 ;
  wire \adc1_daddr_mon[2]_INST_0_i_2_n_0 ;
  wire \adc1_daddr_mon[5]_INST_0_0 ;
  wire \adc1_daddr_mon[5]_INST_0_1 ;
  wire [15:0]adc1_di_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire adc1_drp_we;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_por;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire bank12_write;
  wire drp_drdy_i__0_10;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire \drp_drdy_r_reg[0]_1 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held_1;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_i_1__3_n_0;
  wire dummy_read_req_i_2__0_n_0;
  wire p_0_in1_in;
  wire [0:0]p_1_out;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__0_n_0;
  wire por_drp_drdy_reg_0;
  wire [0:0]por_drp_drdy_reg_1;
  wire por_drp_drdy_reg_2;
  wire [10:0]\rdata_reg[15] ;
  wire [5:0]\rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire [15:0]\rdata_reg[15]_2 ;
  wire [15:0]\rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire \rdata_reg[15]_5 ;
  wire \rdata_reg[15]_6 ;
  wire s_axi_aclk;
  wire tc_gnt_adc1;
  wire tc_req_adc1;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__0_n_0;
  wire user_drp_drdy_i_1__0_n_0;
  wire write_access_reg_0;
  wire write_access_reg_1;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(adc1_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAAAAAEA)) 
    \FSM_sequential_fsm_cs[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs[1]_i_2__0_n_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .I2(adc1_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00400044)) 
    \FSM_sequential_fsm_cs[1]_i_2__0 
       (.I0(Q[2]),
        .I1(tc_req_adc1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ),
        .I1(adc1_por_req),
        .I2(adc1_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__0 
       (.I0(dummy_read_req),
        .I1(tc_req_adc1),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(p_0_in1_in));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] [0]),
        .I1(adc1_drpaddr_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc1_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc1_daddr_mon[10]));
  LUT6 #(
    .INIT(64'h000F008000000080)) 
    \adc1_daddr_mon[10]_INST_0_i_1 
       (.I0(\adc1_daddr_mon[5]_INST_0_0 ),
        .I1(\adc1_daddr_mon[5]_INST_0_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(adc1_drpaddr_por),
        .O(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc1_daddr_mon[1]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [1]),
        .O(adc1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_daddr_mon[2]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(adc1_drpaddr_por),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15] [2]),
        .I4(\rdata_reg[15]_0 [4]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc1_daddr_mon[2]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc1_daddr_mon[2]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88888888888F8)) 
    \adc1_daddr_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_0 [5]),
        .I1(\rdata_reg[15]_1 ),
        .I2(\rdata_reg[15] [3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(adc1_daddr_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc1_daddr_mon[4]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [4]),
        .O(adc1_daddr_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc1_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15] [5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc1_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc1_daddr_mon[6]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [6]),
        .O(adc1_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc1_daddr_mon[7]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [7]),
        .O(adc1_daddr_mon[7]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc1_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc1_daddr_mon[8]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc1_daddr_mon[9]_INST_0 
       (.I0(\rdata_reg[15] [9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc1_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    adc1_den_mon_INST_0
       (.I0(\drp_drdy_r_reg[0]_1 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(adc1_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h2)) 
    adc1_den_mon_INST_0_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc1_dgnt_mon_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_3 [0]),
        .I1(\rdata_reg[15]_2 [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[10]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [10]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [10]),
        .I4(\rdata_reg[15]_5 ),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[11]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [11]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [11]),
        .I4(\rdata_reg[15]_0 [2]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[12]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [12]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [12]),
        .I4(\rdata_reg[15]_6 ),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[12]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_3 [13]),
        .I1(\rdata_reg[15]_2 [13]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[14]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [14]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [14]),
        .I4(\rdata_reg[15]_0 [3]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[15]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [15]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [15]),
        .I4(\rdata_reg[15]_0 [2]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_3 [1]),
        .I1(\rdata_reg[15]_2 [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_3 [2]),
        .I1(\rdata_reg[15]_2 [2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[2]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_3 [3]),
        .I1(\rdata_reg[15]_2 [3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_3 [4]),
        .I1(\rdata_reg[15]_2 [4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[4]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_3 [5]),
        .I1(\rdata_reg[15]_2 [5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[5]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc1_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_3 [6]),
        .I1(\rdata_reg[15]_2 [6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc1_di_mon[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[7]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [7]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [7]),
        .I4(\rdata_reg[15]_0 [0]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[8]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [8]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [8]),
        .I4(\rdata_reg[15]_0 [1]),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc1_di_mon[9]_INST_0 
       (.I0(\adc1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_2 [9]),
        .I2(\adc1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_3 [9]),
        .I4(\rdata_reg[15]_4 ),
        .I5(\rdata_reg[15]_1 ),
        .O(adc1_di_mon[9]));
  LUT6 #(
    .INIT(64'h00AF0FCF00A000C0)) 
    adc1_dwe_mon_INST_0
       (.I0(adc1_drp_we),
        .I1(adc1_drpwe_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(drpwe_por_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__2 
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_0_in1_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_0_in1_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_0_in1_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_0_in1_in));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__0
       (.I0(dummy_read_gnt_r),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_0_in1_in));
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2__0
       (.I0(drp_drdy_r[3]),
        .I1(write_access_reg_0),
        .I2(por_drp_drdy_reg_2),
        .O(drp_drdy_i__0_10));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_reg_0),
        .Q(dummy_read_gnt_held_1),
        .R(p_0_in1_in));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_0_in1_in));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    dummy_read_req_i_1__3
       (.I0(dummy_read_req_i_2__0_n_0),
        .I1(dummy_read_req3),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank12_write),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__0
       (.I0(dummy_read_gnt_held_1),
        .I1(por_drp_drdy_reg_2),
        .I2(write_access_reg_0),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_0_in1_in),
        .O(dummy_read_req_i_2__0_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__3_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc1_por_gnt),
        .R(p_0_in1_in));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    por_drp_drdy_i_1__0
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_2),
        .I5(por_drp_arb_gnt_i),
        .O(por_drp_drdy_i_1__0_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc1),
        .R(p_0_in1_in));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    tile_config_drp_drdy_i_1__0
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_2),
        .I4(Q[2]),
        .I5(p_0_in1_in),
        .O(tile_config_drp_drdy_i_1__0_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__0_n_0),
        .Q(adc1_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__0
       (.I0(por_drp_drdy_reg_0),
        .I1(por_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_2),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__0_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__0_n_0),
        .Q(adc1_drp_rdy),
        .R(1'b0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_reg_1),
        .Q(write_access_reg_0),
        .R(p_0_in1_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_1
   (adc2_drp_rdy,
    adc2_drprdy_tc,
    adc2_por_gnt,
    adc2_drprdy_por,
    write_access_reg_0,
    dummy_read_gnt_held_3,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    Q,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    adc2_daddr_mon,
    adc2_di_mon,
    drp_drdy_i__0_11,
    \FSM_sequential_tc_sm_state_reg[2] ,
    \tc_enable_reg[2] ,
    user_drp_drdy_reg_0,
    p_2_in,
    s_axi_aclk,
    write_access_reg_1,
    dummy_read_gnt_held_reg_0,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req3,
    bank14_write,
    adc2_drpwe_por,
    adc2_drp_we,
    \drp_drdy_r_reg[0]_0 ,
    adc2_por_req,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    adc2_dreq_mon,
    por_drp_drdy_reg_0,
    user_drp_drdy_reg_1,
    user_drp_drdy_reg_2,
    \rdata_reg[15] ,
    \adc2_daddr_mon[5]_INST_0_0 ,
    \adc2_daddr_mon[5]_INST_0_1 ,
    adc2_drpaddr_por,
    \adc2_daddr_mon[2]_INST_0_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    tile_index,
    adc2_drpen_por,
    adc2_den_mon_INST_0_0,
    adc2_den_mon_INST_0_1,
    \FSM_sequential_tc_sm_state_reg[0] ,
    \FSM_sequential_tc_sm_state_reg[0]_0 ,
    \FSM_sequential_tc_sm_state_reg[0]_1 ,
    \FSM_sequential_tc_sm_state[2]_i_5_0 ,
    \FSM_sequential_tc_sm_state[2]_i_5_1 ,
    tc_gnt_dac1,
    \FSM_sequential_tc_sm_state[2]_i_12 ,
    tc_gnt_dac0,
    \FSM_sequential_tc_sm_state[2]_i_10_0 ,
    \FSM_sequential_tc_sm_state[2]_i_12_0 ,
    tc_gnt_adc1,
    tc_req_adc2,
    drp_RdAck_r_reg,
    drp_RdAck_r_reg_0,
    adc3_drp_rdy,
    drp_RdAck_r_reg_1);
  output adc2_drp_rdy;
  output adc2_drprdy_tc;
  output adc2_por_gnt;
  output adc2_drprdy_por;
  output write_access_reg_0;
  output dummy_read_gnt_held_3;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [2:0]Q;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output [10:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output drp_drdy_i__0_11;
  output \FSM_sequential_tc_sm_state_reg[2] ;
  output \tc_enable_reg[2] ;
  output user_drp_drdy_reg_0;
  input p_2_in;
  input s_axi_aclk;
  input write_access_reg_1;
  input dummy_read_gnt_held_reg_0;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req3;
  input bank14_write;
  input adc2_drpwe_por;
  input adc2_drp_we;
  input \drp_drdy_r_reg[0]_0 ;
  input adc2_por_req;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input adc2_dreq_mon;
  input por_drp_drdy_reg_0;
  input user_drp_drdy_reg_1;
  input [0:0]user_drp_drdy_reg_2;
  input [10:0]\rdata_reg[15] ;
  input \adc2_daddr_mon[5]_INST_0_0 ;
  input \adc2_daddr_mon[5]_INST_0_1 ;
  input [0:0]adc2_drpaddr_por;
  input [6:0]\adc2_daddr_mon[2]_INST_0_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input [15:0]\rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input [1:0]tile_index;
  input adc2_drpen_por;
  input adc2_den_mon_INST_0_0;
  input adc2_den_mon_INST_0_1;
  input \FSM_sequential_tc_sm_state_reg[0] ;
  input \FSM_sequential_tc_sm_state_reg[0]_0 ;
  input [1:0]\FSM_sequential_tc_sm_state_reg[0]_1 ;
  input \FSM_sequential_tc_sm_state[2]_i_5_0 ;
  input \FSM_sequential_tc_sm_state[2]_i_5_1 ;
  input tc_gnt_dac1;
  input \FSM_sequential_tc_sm_state[2]_i_12 ;
  input tc_gnt_dac0;
  input \FSM_sequential_tc_sm_state[2]_i_10_0 ;
  input \FSM_sequential_tc_sm_state[2]_i_12_0 ;
  input tc_gnt_adc1;
  input tc_req_adc2;
  input drp_RdAck_r_reg;
  input drp_RdAck_r_reg_0;
  input adc3_drp_rdy;
  input drp_RdAck_r_reg_1;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__1_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_tc_sm_state[2]_i_10_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_10_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_12 ;
  wire \FSM_sequential_tc_sm_state[2]_i_12_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_14_n_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5_1 ;
  wire \FSM_sequential_tc_sm_state_reg[0] ;
  wire \FSM_sequential_tc_sm_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_tc_sm_state_reg[0]_1 ;
  wire \FSM_sequential_tc_sm_state_reg[2] ;
  wire [2:0]Q;
  wire [10:0]adc2_daddr_mon;
  wire \adc2_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire [6:0]\adc2_daddr_mon[2]_INST_0_0 ;
  wire \adc2_daddr_mon[2]_INST_0_i_1_n_0 ;
  wire \adc2_daddr_mon[2]_INST_0_i_2_n_0 ;
  wire \adc2_daddr_mon[3]_INST_0_i_1_n_0 ;
  wire \adc2_daddr_mon[5]_INST_0_0 ;
  wire \adc2_daddr_mon[5]_INST_0_1 ;
  wire adc2_den_mon_INST_0_0;
  wire adc2_den_mon_INST_0_1;
  wire adc2_den_mon_INST_0_i_1_n_0;
  wire [15:0]adc2_di_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire [0:0]adc2_drpaddr_por;
  wire adc2_drpen_por;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc3_drp_rdy;
  wire bank14_write;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_drdy_i__0_11;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held_3;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_i_1__2_n_0;
  wire dummy_read_req_i_2__1_n_0;
  wire [0:0]p_1_out;
  wire p_2_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__1_n_0;
  wire por_drp_drdy_reg_0;
  wire [10:0]\rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire [15:0]\rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire s_axi_aclk;
  wire \tc_enable_reg[2] ;
  wire tc_gnt_adc1;
  wire tc_gnt_adc2;
  wire tc_gnt_dac0;
  wire tc_gnt_dac1;
  wire tc_req_adc2;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__1_n_0;
  wire tile_config_drp_drdy_i_2_n_0;
  wire [1:0]tile_index;
  wire user_drp_drdy_i_1__1_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire [0:0]user_drp_drdy_reg_2;
  wire write_access_reg_0;
  wire write_access_reg_1;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(adc2_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAAAA)) 
    \FSM_sequential_fsm_cs[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs[1]_i_2__1_n_0 ),
        .I1(adc2_por_req),
        .I2(dummy_read_req),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_cs[1]_i_4_n_0 ),
        .I5(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .O(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00400044)) 
    \FSM_sequential_fsm_cs[1]_i_2__1 
       (.I0(Q[2]),
        .I1(tc_req_adc2),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[1]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_sequential_fsm_cs[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ),
        .I1(adc2_por_req),
        .I2(adc2_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__1 
       (.I0(dummy_read_req),
        .I1(tc_req_adc2),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__3_n_0 ),
        .Q(Q[1]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(p_2_in));
  LUT5 #(
    .INIT(32'hABBBABAB)) 
    \FSM_sequential_tc_sm_state[2]_i_10 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_14_n_0 ),
        .I1(\FSM_sequential_tc_sm_state_reg[0]_1 [0]),
        .I2(\FSM_sequential_tc_sm_state[2]_i_5_0 ),
        .I3(\FSM_sequential_tc_sm_state[2]_i_5_1 ),
        .I4(tc_gnt_dac1),
        .O(\FSM_sequential_tc_sm_state[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \FSM_sequential_tc_sm_state[2]_i_14 
       (.I0(tc_gnt_adc2),
        .I1(\FSM_sequential_tc_sm_state[2]_i_12 ),
        .I2(\FSM_sequential_tc_sm_state_reg[0]_1 [0]),
        .I3(tc_gnt_dac0),
        .I4(\FSM_sequential_tc_sm_state[2]_i_10_0 ),
        .O(\FSM_sequential_tc_sm_state[2]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h02020F02)) 
    \FSM_sequential_tc_sm_state[2]_i_16 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_12 ),
        .I1(tc_gnt_adc2),
        .I2(\FSM_sequential_tc_sm_state_reg[0]_1 [0]),
        .I3(\FSM_sequential_tc_sm_state[2]_i_12_0 ),
        .I4(tc_gnt_adc1),
        .O(\tc_enable_reg[2] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_tc_sm_state[2]_i_5 
       (.I0(\FSM_sequential_tc_sm_state[2]_i_10_n_0 ),
        .I1(\FSM_sequential_tc_sm_state_reg[0] ),
        .I2(\FSM_sequential_tc_sm_state_reg[0]_0 ),
        .I3(\FSM_sequential_tc_sm_state_reg[0]_1 [1]),
        .O(\FSM_sequential_tc_sm_state_reg[2] ));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] [0]),
        .I1(adc2_drpaddr_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc2_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc2_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc2_daddr_mon[10]));
  LUT6 #(
    .INIT(64'h000F008000000080)) 
    \adc2_daddr_mon[10]_INST_0_i_1 
       (.I0(\adc2_daddr_mon[5]_INST_0_0 ),
        .I1(\adc2_daddr_mon[5]_INST_0_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(adc2_drpaddr_por),
        .O(\adc2_daddr_mon[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc2_daddr_mon[1]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [1]),
        .O(adc2_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_daddr_mon[2]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(adc2_drpaddr_por),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15] [2]),
        .I4(\adc2_daddr_mon[2]_INST_0_0 [4]),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc2_daddr_mon[2]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc2_daddr_mon[2]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88888888888F8)) 
    \adc2_daddr_mon[3]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_0 [5]),
        .I1(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .I2(\rdata_reg[15] [3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(adc2_daddr_mon[3]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \adc2_daddr_mon[3]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tile_index[1]),
        .I4(tile_index[0]),
        .I5(\adc2_daddr_mon[2]_INST_0_0 [6]),
        .O(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc2_daddr_mon[4]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [4]),
        .O(adc2_daddr_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc2_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15] [5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc2_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc2_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc2_daddr_mon[6]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [6]),
        .O(adc2_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc2_daddr_mon[7]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [7]),
        .O(adc2_daddr_mon[7]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc2_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc2_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc2_daddr_mon[8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc2_daddr_mon[9]_INST_0 
       (.I0(\rdata_reg[15] [9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc2_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc2_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    adc2_den_mon_INST_0
       (.I0(adc2_den_mon_INST_0_i_1_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(adc2_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0A000A000C000000)) 
    adc2_den_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(adc2_den_mon_INST_0_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(adc2_den_mon_INST_0_1),
        .I5(Q[2]),
        .O(adc2_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc2_dgnt_mon_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_0 [0]),
        .I1(\rdata_reg[15]_1 [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[10]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [10]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [10]),
        .I4(\rdata_reg[15]_3 ),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[11]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [11]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [11]),
        .I4(\adc2_daddr_mon[2]_INST_0_0 [2]),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[12]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [12]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [12]),
        .I4(\rdata_reg[15]_4 ),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_0 [13]),
        .I1(\rdata_reg[15]_1 [13]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[14]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [14]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [14]),
        .I4(\adc2_daddr_mon[2]_INST_0_0 [3]),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[15]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [15]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [15]),
        .I4(\adc2_daddr_mon[2]_INST_0_0 [2]),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[15]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_0 [1]),
        .I1(\rdata_reg[15]_1 [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_0 [2]),
        .I1(\rdata_reg[15]_1 [2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[2]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_0 [3]),
        .I1(\rdata_reg[15]_1 [3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_0 [4]),
        .I1(\rdata_reg[15]_1 [4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[4]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_0 [5]),
        .I1(\rdata_reg[15]_1 [5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[5]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc2_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_0 [6]),
        .I1(\rdata_reg[15]_1 [6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc2_di_mon[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[7]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [7]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [7]),
        .I4(\adc2_daddr_mon[2]_INST_0_0 [0]),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[8]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [8]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [8]),
        .I4(\adc2_daddr_mon[2]_INST_0_0 [1]),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc2_di_mon[9]_INST_0 
       (.I0(\adc2_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [9]),
        .I2(\adc2_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [9]),
        .I4(\rdata_reg[15]_2 ),
        .I5(\adc2_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc2_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CF0FAF00C000A0)) 
    adc2_dwe_mon_INST_0
       (.I0(adc2_drpwe_por),
        .I1(adc2_drp_we),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    drp_RdAck_r_i_3
       (.I0(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I1(adc2_drp_rdy),
        .I2(drp_RdAck_r_reg),
        .I3(drp_RdAck_r_reg_0),
        .I4(adc3_drp_rdy),
        .I5(drp_RdAck_r_reg_1),
        .O(user_drp_drdy_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__3 
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_2_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_2_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_2_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__1
       (.I0(dummy_read_gnt_r),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_2_in));
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2__1
       (.I0(drp_drdy_r[3]),
        .I1(write_access_reg_0),
        .I2(por_drp_drdy_reg_0),
        .O(drp_drdy_i__0_11));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_reg_0),
        .Q(dummy_read_gnt_held_3),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_2_in));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    dummy_read_req_i_1__2
       (.I0(dummy_read_req_i_2__1_n_0),
        .I1(dummy_read_req3),
        .I2(bank14_write),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__1
       (.I0(dummy_read_gnt_held_3),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access_reg_0),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_2_in),
        .O(dummy_read_req_i_2__1_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__2_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc2_por_gnt),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__1
       (.I0(p_2_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(\FSM_sequential_fsm_cs[1]_i_4_n_0 ),
        .O(por_drp_drdy_i_1__1_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc2),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    tile_config_drp_drdy_i_1__1
       (.I0(tile_config_drp_drdy_i_2_n_0),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(p_2_in),
        .O(tile_config_drp_drdy_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tile_config_drp_drdy_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(tile_config_drp_drdy_i_2_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__1_n_0),
        .Q(adc2_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__1
       (.I0(user_drp_drdy_reg_1),
        .I1(user_drp_drdy_reg_2),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__1_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__1_n_0),
        .Q(adc2_drp_rdy),
        .R(1'b0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_reg_1),
        .Q(write_access_reg_0),
        .R(p_2_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_2
   (adc3_drp_rdy,
    tc_gnt_adc3,
    adc3_drprdy_tc,
    adc3_por_gnt,
    adc3_drprdy_por,
    write_access_reg_0,
    dummy_read_gnt_held_5,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    Q,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    adc3_daddr_mon,
    adc3_di_mon,
    drp_drdy_i__0_12,
    p_3_in,
    s_axi_aclk,
    write_access_reg_1,
    dummy_read_gnt_held_reg_0,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req3,
    bank16_write,
    adc3_drpwe_por,
    adc3_drp_we,
    \drp_drdy_r_reg[0]_0 ,
    adc3_por_req,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    adc3_dreq_mon,
    \rdata_reg[15] ,
    \adc3_daddr_mon[5]_INST_0_0 ,
    \adc3_daddr_mon[5]_INST_0_1 ,
    adc3_drpaddr_por,
    \adc3_daddr_mon[2]_INST_0_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    tile_index,
    adc3_drpen_por,
    adc3_den_mon_INST_0_0,
    adc3_den_mon_INST_0_1,
    por_drp_drdy_reg_0,
    user_drp_drdy_reg_0,
    user_drp_drdy_reg_1,
    tc_req_adc3);
  output adc3_drp_rdy;
  output tc_gnt_adc3;
  output adc3_drprdy_tc;
  output adc3_por_gnt;
  output adc3_drprdy_por;
  output write_access_reg_0;
  output dummy_read_gnt_held_5;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [2:0]Q;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output [10:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output drp_drdy_i__0_12;
  input p_3_in;
  input s_axi_aclk;
  input write_access_reg_1;
  input dummy_read_gnt_held_reg_0;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req3;
  input bank16_write;
  input adc3_drpwe_por;
  input adc3_drp_we;
  input \drp_drdy_r_reg[0]_0 ;
  input adc3_por_req;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input adc3_dreq_mon;
  input [10:0]\rdata_reg[15] ;
  input \adc3_daddr_mon[5]_INST_0_0 ;
  input \adc3_daddr_mon[5]_INST_0_1 ;
  input [0:0]adc3_drpaddr_por;
  input [6:0]\adc3_daddr_mon[2]_INST_0_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input [15:0]\rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input [1:0]tile_index;
  input adc3_drpen_por;
  input adc3_den_mon_INST_0_0;
  input adc3_den_mon_INST_0_1;
  input por_drp_drdy_reg_0;
  input user_drp_drdy_reg_0;
  input [0:0]user_drp_drdy_reg_1;
  input tc_req_adc3;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_4__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__2_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [2:0]Q;
  wire [10:0]adc3_daddr_mon;
  wire \adc3_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire [6:0]\adc3_daddr_mon[2]_INST_0_0 ;
  wire \adc3_daddr_mon[2]_INST_0_i_1_n_0 ;
  wire \adc3_daddr_mon[2]_INST_0_i_2_n_0 ;
  wire \adc3_daddr_mon[3]_INST_0_i_1_n_0 ;
  wire \adc3_daddr_mon[5]_INST_0_0 ;
  wire \adc3_daddr_mon[5]_INST_0_1 ;
  wire adc3_den_mon_INST_0_0;
  wire adc3_den_mon_INST_0_1;
  wire adc3_den_mon_INST_0_i_1_n_0;
  wire [15:0]adc3_di_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire adc3_drp_we;
  wire [0:0]adc3_drpaddr_por;
  wire adc3_drpen_por;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire bank16_write;
  wire drp_drdy_i__0_12;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held_5;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_i_1__1_n_0;
  wire dummy_read_req_i_2__2_n_0;
  wire [0:0]p_1_out;
  wire p_3_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__2_n_0;
  wire por_drp_drdy_reg_0;
  wire [10:0]\rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire [15:0]\rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire s_axi_aclk;
  wire tc_gnt_adc3;
  wire tc_req_adc3;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__2_n_0;
  wire tile_config_drp_drdy_i_2__0_n_0;
  wire [1:0]tile_index;
  wire user_drp_drdy_i_1__2_n_0;
  wire user_drp_drdy_reg_0;
  wire [0:0]user_drp_drdy_reg_1;
  wire write_access_reg_0;
  wire write_access_reg_1;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(adc3_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAAAA)) 
    \FSM_sequential_fsm_cs[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_cs[1]_i_2__2_n_0 ),
        .I1(adc3_por_req),
        .I2(dummy_read_req),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_cs[1]_i_4__0_n_0 ),
        .I5(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .O(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00400044)) 
    \FSM_sequential_fsm_cs[1]_i_2__2 
       (.I0(Q[2]),
        .I1(tc_req_adc3),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[1]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_sequential_fsm_cs[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ),
        .I1(adc3_por_req),
        .I2(adc3_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__2 
       (.I0(dummy_read_req),
        .I1(tc_req_adc3),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__4_n_0 ),
        .Q(Q[1]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__4_n_0 ),
        .Q(Q[2]),
        .R(p_3_in));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] [0]),
        .I1(adc3_drpaddr_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc3_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc3_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc3_daddr_mon[10]));
  LUT6 #(
    .INIT(64'h000F008000000080)) 
    \adc3_daddr_mon[10]_INST_0_i_1 
       (.I0(\adc3_daddr_mon[5]_INST_0_0 ),
        .I1(\adc3_daddr_mon[5]_INST_0_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(adc3_drpaddr_por),
        .O(\adc3_daddr_mon[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc3_daddr_mon[1]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [1]),
        .O(adc3_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_daddr_mon[2]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(adc3_drpaddr_por),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15] [2]),
        .I4(\adc3_daddr_mon[2]_INST_0_0 [4]),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \adc3_daddr_mon[2]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \adc3_daddr_mon[2]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88888888888F8)) 
    \adc3_daddr_mon[3]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_0 [5]),
        .I1(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .I2(\rdata_reg[15] [3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(adc3_daddr_mon[3]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \adc3_daddr_mon[3]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tile_index[1]),
        .I4(tile_index[0]),
        .I5(\adc3_daddr_mon[2]_INST_0_0 [6]),
        .O(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc3_daddr_mon[4]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [4]),
        .O(adc3_daddr_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc3_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15] [5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc3_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc3_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc3_daddr_mon[6]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [6]),
        .O(adc3_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \adc3_daddr_mon[7]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [7]),
        .O(adc3_daddr_mon[7]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc3_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc3_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc3_daddr_mon[8]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \adc3_daddr_mon[9]_INST_0 
       (.I0(\rdata_reg[15] [9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\adc3_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(adc3_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    adc3_den_mon_INST_0
       (.I0(adc3_den_mon_INST_0_i_1_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(adc3_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0A000A000C000000)) 
    adc3_den_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(adc3_den_mon_INST_0_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(adc3_den_mon_INST_0_1),
        .I5(Q[2]),
        .O(adc3_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h40)) 
    adc3_dgnt_mon_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_1 [0]),
        .I1(\rdata_reg[15]_0 [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[10]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [10]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [10]),
        .I4(\rdata_reg[15]_3 ),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[11]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [11]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [11]),
        .I4(\adc3_daddr_mon[2]_INST_0_0 [2]),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[12]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [12]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [12]),
        .I4(\rdata_reg[15]_4 ),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_1 [13]),
        .I1(\rdata_reg[15]_0 [13]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[14]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [14]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [14]),
        .I4(\adc3_daddr_mon[2]_INST_0_0 [3]),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[15]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [15]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [15]),
        .I4(\adc3_daddr_mon[2]_INST_0_0 [2]),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_1 [1]),
        .I1(\rdata_reg[15]_0 [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[1]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_1 [2]),
        .I1(\rdata_reg[15]_0 [2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[2]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_1 [3]),
        .I1(\rdata_reg[15]_0 [3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[3]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_1 [4]),
        .I1(\rdata_reg[15]_0 [4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[4]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_1 [5]),
        .I1(\rdata_reg[15]_0 [5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[5]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \adc3_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_1 [6]),
        .I1(\rdata_reg[15]_0 [6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(adc3_di_mon[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[7]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [7]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [7]),
        .I4(\adc3_daddr_mon[2]_INST_0_0 [0]),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[8]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [8]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [8]),
        .I4(\adc3_daddr_mon[2]_INST_0_0 [1]),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \adc3_di_mon[9]_INST_0 
       (.I0(\adc3_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [9]),
        .I2(\adc3_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [9]),
        .I4(\rdata_reg[15]_2 ),
        .I5(\adc3_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(adc3_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CF0FAF00C000A0)) 
    adc3_dwe_mon_INST_0
       (.I0(adc3_drpwe_por),
        .I1(adc3_drp_we),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(drpwe_por_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__4 
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_3_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_3_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_3_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__2
       (.I0(dummy_read_gnt_r),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_3_in));
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2__2
       (.I0(drp_drdy_r[3]),
        .I1(write_access_reg_0),
        .I2(por_drp_drdy_reg_0),
        .O(drp_drdy_i__0_12));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_reg_0),
        .Q(dummy_read_gnt_held_5),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_3_in));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    dummy_read_req_i_1__1
       (.I0(dummy_read_req_i_2__2_n_0),
        .I1(dummy_read_req3),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank16_write),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__2
       (.I0(dummy_read_gnt_held_5),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access_reg_0),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_3_in),
        .O(dummy_read_req_i_2__2_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(adc3_por_gnt),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__2
       (.I0(p_3_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(\FSM_sequential_fsm_cs[1]_i_4__0_n_0 ),
        .O(por_drp_drdy_i_1__2_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_adc3),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    tile_config_drp_drdy_i_1__2
       (.I0(tile_config_drp_drdy_i_2__0_n_0),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(p_3_in),
        .O(tile_config_drp_drdy_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tile_config_drp_drdy_i_2__0
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(tile_config_drp_drdy_i_2__0_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__2_n_0),
        .Q(adc3_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__2
       (.I0(user_drp_drdy_reg_0),
        .I1(user_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__2_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__2_n_0),
        .Q(adc3_drp_rdy),
        .R(1'b0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_reg_1),
        .Q(write_access_reg_0),
        .R(p_3_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_3
   (user_drp_drdy_reg_0,
    tc_gnt_dac0,
    dac0_drprdy_tc,
    dac0_por_gnt,
    dac0_drprdy_por,
    write_access_reg_0,
    dummy_read_gnt_held_7,
    dummy_read_req,
    drp_RdAck,
    Q,
    access_type_reg,
    D,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    dac0_daddr_mon,
    dac0_di_mon,
    drp_drdy_i__0_13,
    tile_config_drp_arb_gnt_reg_0,
    p_4_in,
    s_axi_aclk,
    write_access_reg_1,
    dummy_read_gnt_held_reg_0,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req3,
    bank2_write,
    dac0_drpwe_por,
    dac0_drp_we,
    \drp_drdy_r_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    dac0_dreq_mon,
    dac0_por_req,
    por_drp_drdy_reg_0,
    user_drp_drdy_reg_1,
    user_drp_drdy_reg_2,
    \rdata_reg[15] ,
    \dac0_daddr_mon[5]_INST_0_0 ,
    \dac0_daddr_mon[5]_INST_0_1 ,
    dac0_drpaddr_por,
    \dac0_daddr_mon[2]_INST_0_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    tile_index,
    \drp_drdy_r_reg[0]_1 ,
    dac0_drpen_por,
    \FSM_sequential_tc_sm_state[2]_i_5 ,
    \FSM_sequential_tc_sm_state[2]_i_5_0 ,
    tc_gnt_dac1,
    \FSM_sequential_tc_sm_state[2]_i_5_1 ,
    \FSM_sequential_tc_sm_state[2]_i_5_2 ,
    tc_req_dac0);
  output user_drp_drdy_reg_0;
  output tc_gnt_dac0;
  output dac0_drprdy_tc;
  output dac0_por_gnt;
  output dac0_drprdy_por;
  output write_access_reg_0;
  output dummy_read_gnt_held_7;
  output dummy_read_req;
  output [0:0]drp_RdAck;
  output [2:0]Q;
  output access_type_reg;
  output [0:0]D;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output \FSM_sequential_fsm_cs_reg[1]_0 ;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output drp_drdy_i__0_13;
  output tile_config_drp_arb_gnt_reg_0;
  input p_4_in;
  input s_axi_aclk;
  input write_access_reg_1;
  input dummy_read_gnt_held_reg_0;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req3;
  input bank2_write;
  input dac0_drpwe_por;
  input dac0_drp_we;
  input \drp_drdy_r_reg[0]_0 ;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input dac0_dreq_mon;
  input dac0_por_req;
  input por_drp_drdy_reg_0;
  input user_drp_drdy_reg_1;
  input [0:0]user_drp_drdy_reg_2;
  input [10:0]\rdata_reg[15] ;
  input \dac0_daddr_mon[5]_INST_0_0 ;
  input \dac0_daddr_mon[5]_INST_0_1 ;
  input [0:0]dac0_drpaddr_por;
  input [6:0]\dac0_daddr_mon[2]_INST_0_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input [15:0]\rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input [1:0]tile_index;
  input \drp_drdy_r_reg[0]_1 ;
  input dac0_drpen_por;
  input \FSM_sequential_tc_sm_state[2]_i_5 ;
  input [0:0]\FSM_sequential_tc_sm_state[2]_i_5_0 ;
  input tc_gnt_dac1;
  input \FSM_sequential_tc_sm_state[2]_i_5_1 ;
  input \FSM_sequential_tc_sm_state[2]_i_5_2 ;
  input tc_req_dac0;

  wire [0:0]D;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__3_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__3_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5 ;
  wire [0:0]\FSM_sequential_tc_sm_state[2]_i_5_0 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5_1 ;
  wire \FSM_sequential_tc_sm_state[2]_i_5_2 ;
  wire [2:0]Q;
  wire access_type_reg;
  wire bank2_write;
  wire [10:0]dac0_daddr_mon;
  wire \dac0_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire [6:0]\dac0_daddr_mon[2]_INST_0_0 ;
  wire \dac0_daddr_mon[2]_INST_0_i_1_n_0 ;
  wire \dac0_daddr_mon[2]_INST_0_i_2_n_0 ;
  wire \dac0_daddr_mon[3]_INST_0_i_1_n_0 ;
  wire \dac0_daddr_mon[5]_INST_0_0 ;
  wire \dac0_daddr_mon[5]_INST_0_1 ;
  wire [15:0]dac0_di_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_we;
  wire [0:0]dac0_drpaddr_por;
  wire dac0_drpen_por;
  wire dac0_drprdy_por;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire [0:0]drp_RdAck;
  wire drp_RdAck_r_reg;
  wire drp_drdy_i__0_13;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire \drp_drdy_r_reg[0]_1 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held_7;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_i_1__0_n_0;
  wire dummy_read_req_i_2__3_n_0;
  wire [0:0]p_1_out;
  wire p_4_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__3_n_0;
  wire por_drp_drdy_i_2_n_0;
  wire por_drp_drdy_reg_0;
  wire [10:0]\rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire [15:0]\rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire s_axi_aclk;
  wire tc_gnt_dac0;
  wire tc_gnt_dac1;
  wire tc_req_dac0;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_arb_gnt_reg_0;
  wire tile_config_drp_drdy_i_1__3_n_0;
  wire [1:0]tile_index;
  wire user_drp_drdy_i_1__3_n_0;
  wire user_drp_drdy_reg_0;
  wire user_drp_drdy_reg_1;
  wire [0:0]user_drp_drdy_reg_2;
  wire write_access_reg_0;
  wire write_access_reg_1;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(user_drp_drdy_reg_0),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAAAAAAAAAAEA)) 
    \FSM_sequential_fsm_cs[1]_i_1 
       (.I0(\FSM_sequential_fsm_cs[1]_i_2__3_n_0 ),
        .I1(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .I2(dac0_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00400044)) 
    \FSM_sequential_fsm_cs[1]_i_2__3 
       (.I0(Q[2]),
        .I1(tc_req_dac0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ),
        .I1(dac0_por_req),
        .I2(dac0_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__3 
       (.I0(dummy_read_req),
        .I1(tc_req_dac0),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__3_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF040F0404)) 
    \FSM_sequential_tc_sm_state[2]_i_12 
       (.I0(tc_gnt_dac0),
        .I1(\FSM_sequential_tc_sm_state[2]_i_5 ),
        .I2(\FSM_sequential_tc_sm_state[2]_i_5_0 ),
        .I3(tc_gnt_dac1),
        .I4(\FSM_sequential_tc_sm_state[2]_i_5_1 ),
        .I5(\FSM_sequential_tc_sm_state[2]_i_5_2 ),
        .O(tile_config_drp_arb_gnt_reg_0));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] [0]),
        .I1(dac0_drpaddr_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac0_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac0_daddr_mon[10]));
  LUT6 #(
    .INIT(64'h000F008000000080)) 
    \dac0_daddr_mon[10]_INST_0_i_1 
       (.I0(\dac0_daddr_mon[5]_INST_0_0 ),
        .I1(\dac0_daddr_mon[5]_INST_0_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(dac0_drpaddr_por),
        .O(\dac0_daddr_mon[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac0_daddr_mon[1]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [1]),
        .O(dac0_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_daddr_mon[2]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(dac0_drpaddr_por),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15] [2]),
        .I4(\dac0_daddr_mon[2]_INST_0_0 [4]),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dac0_daddr_mon[2]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \dac0_daddr_mon[2]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88888888888F8)) 
    \dac0_daddr_mon[3]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_0 [5]),
        .I1(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .I2(\rdata_reg[15] [3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(dac0_daddr_mon[3]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \dac0_daddr_mon[3]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tile_index[0]),
        .I4(tile_index[1]),
        .I5(\dac0_daddr_mon[2]_INST_0_0 [6]),
        .O(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac0_daddr_mon[4]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [4]),
        .O(dac0_daddr_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac0_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15] [5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac0_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac0_daddr_mon[6]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [6]),
        .O(dac0_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac0_daddr_mon[7]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [7]),
        .O(dac0_daddr_mon[7]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac0_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac0_daddr_mon[8]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac0_daddr_mon[9]_INST_0 
       (.I0(\rdata_reg[15] [9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac0_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac0_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    dac0_den_mon_INST_0
       (.I0(\drp_drdy_r_reg[0]_1 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(dac0_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    dac0_den_mon_INST_0_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\FSM_sequential_fsm_cs_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac0_dgnt_mon_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_0 [0]),
        .I1(\rdata_reg[15]_1 [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[10]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [10]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [10]),
        .I4(\rdata_reg[15]_3 ),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[11]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [11]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [11]),
        .I4(\dac0_daddr_mon[2]_INST_0_0 [2]),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[12]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [12]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [12]),
        .I4(\rdata_reg[15]_4 ),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[12]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_0 [13]),
        .I1(\rdata_reg[15]_1 [13]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[14]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [14]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [14]),
        .I4(\dac0_daddr_mon[2]_INST_0_0 [3]),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[15]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [15]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [15]),
        .I4(\dac0_daddr_mon[2]_INST_0_0 [2]),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[15]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_0 [1]),
        .I1(\rdata_reg[15]_1 [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[1]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_0 [2]),
        .I1(\rdata_reg[15]_1 [2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[2]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_0 [3]),
        .I1(\rdata_reg[15]_1 [3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[3]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_0 [4]),
        .I1(\rdata_reg[15]_1 [4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_0 [5]),
        .I1(\rdata_reg[15]_1 [5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[5]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac0_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_0 [6]),
        .I1(\rdata_reg[15]_1 [6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac0_di_mon[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[7]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [7]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [7]),
        .I4(\dac0_daddr_mon[2]_INST_0_0 [0]),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[8]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [8]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [8]),
        .I4(\dac0_daddr_mon[2]_INST_0_0 [1]),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac0_di_mon[9]_INST_0 
       (.I0(\dac0_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_1 [9]),
        .I2(\dac0_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_0 [9]),
        .I4(\rdata_reg[15]_2 ),
        .I5(\dac0_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac0_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CF0FAF00C000A0)) 
    dac0_dwe_mon_INST_0
       (.I0(dac0_drpwe_por),
        .I1(dac0_drp_we),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(drpwe_por_reg));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    drp_RdAck_r_i_2
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(drp_RdAck));
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1 
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_4_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_4_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_4_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__3
       (.I0(dummy_read_gnt_r),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_4_in));
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2__3
       (.I0(drp_drdy_r[3]),
        .I1(write_access_reg_0),
        .I2(por_drp_drdy_reg_0),
        .O(drp_drdy_i__0_13));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_reg_0),
        .Q(dummy_read_gnt_held_7),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_4_in));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    dummy_read_req_i_1__0
       (.I0(dummy_read_req_i_2__3_n_0),
        .I1(dummy_read_req3),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank2_write),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__3
       (.I0(dummy_read_gnt_held_7),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access_reg_0),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_4_in),
        .O(dummy_read_req_i_2__3_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1__0_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac0_por_gnt),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__3
       (.I0(p_4_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(por_drp_drdy_i_2_n_0),
        .O(por_drp_drdy_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h1)) 
    por_drp_drdy_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(por_drp_drdy_i_2_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__3_n_0),
        .Q(dac0_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    s_axi_wready_reg_i_9
       (.I0(drp_RdAck_r_reg),
        .I1(user_drp_drdy_reg_0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(access_type_reg));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_dac0),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    tile_config_drp_drdy_i_1__3
       (.I0(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(p_4_in),
        .O(tile_config_drp_drdy_i_1__3_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__3_n_0),
        .Q(dac0_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__3
       (.I0(user_drp_drdy_reg_1),
        .I1(user_drp_drdy_reg_2),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__3_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__3_n_0),
        .Q(user_drp_drdy_reg_0),
        .R(1'b0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_reg_1),
        .Q(write_access_reg_0),
        .R(p_4_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_4
   (dac1_drp_rdy,
    tc_gnt_dac1,
    dac1_drprdy_tc,
    dac1_por_gnt,
    dac1_drprdy_por,
    write_access_reg_0,
    dummy_read_gnt_held_9,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    Q,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    dac1_daddr_mon,
    dac1_di_mon,
    drp_drdy_i__0_14,
    access_type_reg,
    p_5_in,
    s_axi_aclk,
    write_access_reg_1,
    dummy_read_gnt_held_reg_0,
    \FSM_onehot_state_reg[2] ,
    dummy_read_req3,
    bank4_write,
    dac1_drpwe_por,
    dac1_drp_we,
    \drp_drdy_r_reg[0]_0 ,
    dac1_por_req,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    dac1_dreq_mon,
    \rdata_reg[15] ,
    \dac1_daddr_mon[5]_INST_0_0 ,
    \dac1_daddr_mon[5]_INST_0_1 ,
    dac1_drpaddr_por,
    \dac1_daddr_mon[2]_INST_0_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[15]_2 ,
    \rdata_reg[15]_3 ,
    \rdata_reg[15]_4 ,
    tile_index,
    dac1_drpen_por,
    dac1_den_mon_INST_0_0,
    dac1_den_mon_INST_0_1,
    por_drp_drdy_reg_0,
    user_drp_drdy_reg_0,
    user_drp_drdy_reg_1,
    tc_req_dac1,
    drp_RdAck_r_reg,
    drp_RdAck,
    drp_RdAck_r_reg_0,
    drp_RdAck_r_reg_1);
  output dac1_drp_rdy;
  output tc_gnt_dac1;
  output dac1_drprdy_tc;
  output dac1_por_gnt;
  output dac1_drprdy_por;
  output write_access_reg_0;
  output dummy_read_gnt_held_9;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output [2:0]Q;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output [10:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output drp_drdy_i__0_14;
  output access_type_reg;
  input p_5_in;
  input s_axi_aclk;
  input write_access_reg_1;
  input dummy_read_gnt_held_reg_0;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input dummy_read_req3;
  input bank4_write;
  input dac1_drpwe_por;
  input dac1_drp_we;
  input \drp_drdy_r_reg[0]_0 ;
  input dac1_por_req;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input dac1_dreq_mon;
  input [10:0]\rdata_reg[15] ;
  input \dac1_daddr_mon[5]_INST_0_0 ;
  input \dac1_daddr_mon[5]_INST_0_1 ;
  input [0:0]dac1_drpaddr_por;
  input [6:0]\dac1_daddr_mon[2]_INST_0_0 ;
  input [15:0]\rdata_reg[15]_0 ;
  input [15:0]\rdata_reg[15]_1 ;
  input \rdata_reg[15]_2 ;
  input \rdata_reg[15]_3 ;
  input \rdata_reg[15]_4 ;
  input [1:0]tile_index;
  input dac1_drpen_por;
  input dac1_den_mon_INST_0_0;
  input dac1_den_mon_INST_0_1;
  input por_drp_drdy_reg_0;
  input user_drp_drdy_reg_0;
  input [0:0]user_drp_drdy_reg_1;
  input tc_req_dac1;
  input drp_RdAck_r_reg;
  input [0:0]drp_RdAck;
  input drp_RdAck_r_reg_0;
  input drp_RdAck_r_reg_1;

  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire \FSM_sequential_fsm_cs[0]_i_1__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_cs[1]_i_4__1_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_fsm_cs[2]_i_2__4_n_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [2:0]Q;
  wire access_type_reg;
  wire bank4_write;
  wire [10:0]dac1_daddr_mon;
  wire \dac1_daddr_mon[10]_INST_0_i_1_n_0 ;
  wire [6:0]\dac1_daddr_mon[2]_INST_0_0 ;
  wire \dac1_daddr_mon[2]_INST_0_i_1_n_0 ;
  wire \dac1_daddr_mon[2]_INST_0_i_2_n_0 ;
  wire \dac1_daddr_mon[3]_INST_0_i_1_n_0 ;
  wire \dac1_daddr_mon[5]_INST_0_0 ;
  wire \dac1_daddr_mon[5]_INST_0_1 ;
  wire dac1_den_mon_INST_0_0;
  wire dac1_den_mon_INST_0_1;
  wire dac1_den_mon_INST_0_i_1_n_0;
  wire [15:0]dac1_di_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire [0:0]dac1_drpaddr_por;
  wire dac1_drpen_por;
  wire dac1_drprdy_por;
  wire dac1_drprdy_tc;
  wire dac1_drpwe_por;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire [0:0]drp_RdAck;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_drdy_i__0_14;
  wire [3:0]drp_drdy_r;
  wire \drp_drdy_r_reg[0]_0 ;
  wire drpwe_por_reg;
  wire dummy_read_den;
  wire dummy_read_den0;
  wire dummy_read_gnt;
  wire dummy_read_gnt_held_9;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_r;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_i_1_n_0;
  wire dummy_read_req_i_2__4_n_0;
  wire [0:0]p_1_out;
  wire p_5_in;
  wire por_drp_arb_gnt_i;
  wire por_drp_drdy_i_1__4_n_0;
  wire por_drp_drdy_reg_0;
  wire [10:0]\rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire [15:0]\rdata_reg[15]_1 ;
  wire \rdata_reg[15]_2 ;
  wire \rdata_reg[15]_3 ;
  wire \rdata_reg[15]_4 ;
  wire s_axi_aclk;
  wire tc_gnt_dac1;
  wire tc_req_dac1;
  wire tile_config_drp_arb_gnt_i;
  wire tile_config_drp_drdy_i_1__4_n_0;
  wire tile_config_drp_drdy_i_2__1_n_0;
  wire [1:0]tile_index;
  wire user_drp_drdy_i_1__4_n_0;
  wire user_drp_drdy_reg_0;
  wire [0:0]user_drp_drdy_reg_1;
  wire write_access_reg_0;
  wire write_access_reg_1;

  LUT6 #(
    .INIT(64'h08000800FFFF0800)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\FSM_onehot_state_reg[2] [0]),
        .I4(\FSM_onehot_state_reg[2] [1]),
        .I5(dac1_drp_rdy),
        .O(\FSM_sequential_fsm_cs_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_fsm_cs[0]_i_1__4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFABAAAAAA)) 
    \FSM_sequential_fsm_cs[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ),
        .I1(dac1_por_req),
        .I2(dummy_read_req),
        .I3(\FSM_sequential_fsm_cs_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_cs[1]_i_4__1_n_0 ),
        .I5(\FSM_sequential_fsm_cs_reg[1]_1 ),
        .O(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h00400044)) 
    \FSM_sequential_fsm_cs[1]_i_2__4 
       (.I0(Q[2]),
        .I1(tc_req_dac1),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(dummy_read_req),
        .O(\FSM_sequential_fsm_cs[1]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[1]_i_4__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_sequential_fsm_cs[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h88F888CCA8A8A8A8)) 
    \FSM_sequential_fsm_cs[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_cs[2]_i_2__4_n_0 ),
        .I1(dac1_por_req),
        .I2(dac1_dreq_mon),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_fsm_cs[2]_i_2__4 
       (.I0(dummy_read_req),
        .I1(tc_req_dac1),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\FSM_sequential_fsm_cs[2]_i_2__4_n_0 ));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[0]_i_1__4_n_0 ),
        .Q(Q[0]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "gnt_tile_config:010,gnt_status:011,gnt_por:100,gnt_bgt:101,gnt_user:110,gnt_dummy_read:001,idle:000" *) 
  FDRE \FSM_sequential_fsm_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_fsm_cs[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_daddr_mon[0]_INST_0 
       (.I0(\rdata_reg[15] [0]),
        .I1(dac1_drpaddr_por),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_daddr_mon[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac1_daddr_mon[10]_INST_0 
       (.I0(\rdata_reg[15] [10]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac1_daddr_mon[10]));
  LUT6 #(
    .INIT(64'h000F008000000080)) 
    \dac1_daddr_mon[10]_INST_0_i_1 
       (.I0(\dac1_daddr_mon[5]_INST_0_0 ),
        .I1(\dac1_daddr_mon[5]_INST_0_1 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(dac1_drpaddr_por),
        .O(\dac1_daddr_mon[10]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac1_daddr_mon[1]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [1]),
        .O(dac1_daddr_mon[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_daddr_mon[2]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(dac1_drpaddr_por),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15] [2]),
        .I4(\dac1_daddr_mon[2]_INST_0_0 [4]),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_daddr_mon[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \dac1_daddr_mon[2]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hC1)) 
    \dac1_daddr_mon[2]_INST_0_i_2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F88888888888F8)) 
    \dac1_daddr_mon[3]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_0 [5]),
        .I1(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .I2(\rdata_reg[15] [3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(dac1_daddr_mon[3]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \dac1_daddr_mon[3]_INST_0_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(tile_index[0]),
        .I4(tile_index[1]),
        .I5(\dac1_daddr_mon[2]_INST_0_0 [6]),
        .O(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac1_daddr_mon[4]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [4]),
        .O(dac1_daddr_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac1_daddr_mon[5]_INST_0 
       (.I0(\rdata_reg[15] [5]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac1_daddr_mon[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac1_daddr_mon[6]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [6]),
        .O(dac1_daddr_mon[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h8900)) 
    \dac1_daddr_mon[7]_INST_0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\rdata_reg[15] [7]),
        .O(dac1_daddr_mon[7]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac1_daddr_mon[8]_INST_0 
       (.I0(\rdata_reg[15] [8]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac1_daddr_mon[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFA002)) 
    \dac1_daddr_mon[9]_INST_0 
       (.I0(\rdata_reg[15] [9]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\dac1_daddr_mon[10]_INST_0_i_1_n_0 ),
        .O(dac1_daddr_mon[9]));
  LUT6 #(
    .INIT(64'hAABEAABAAAAEAAAA)) 
    dac1_den_mon_INST_0
       (.I0(dac1_den_mon_INST_0_i_1_n_0),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(dac1_drpen_por),
        .I5(dummy_read_den),
        .O(\FSM_sequential_fsm_cs_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0A000A000C000000)) 
    dac1_den_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[2] [0]),
        .I1(dac1_den_mon_INST_0_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(dac1_den_mon_INST_0_1),
        .I5(Q[2]),
        .O(dac1_den_mon_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dac1_dgnt_mon_INST_0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\FSM_sequential_fsm_cs_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[0]_INST_0 
       (.I0(\rdata_reg[15]_1 [0]),
        .I1(\rdata_reg[15]_0 [0]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[10]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [10]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [10]),
        .I4(\rdata_reg[15]_3 ),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[11]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [11]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [11]),
        .I4(\dac1_daddr_mon[2]_INST_0_0 [2]),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[12]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [12]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [12]),
        .I4(\rdata_reg[15]_4 ),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[12]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[13]_INST_0 
       (.I0(\rdata_reg[15]_1 [13]),
        .I1(\rdata_reg[15]_0 [13]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[14]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [14]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [14]),
        .I4(\dac1_daddr_mon[2]_INST_0_0 [3]),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[15]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [15]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [15]),
        .I4(\dac1_daddr_mon[2]_INST_0_0 [2]),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[15]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[1]_INST_0 
       (.I0(\rdata_reg[15]_1 [1]),
        .I1(\rdata_reg[15]_0 [1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[1]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[2]_INST_0 
       (.I0(\rdata_reg[15]_1 [2]),
        .I1(\rdata_reg[15]_0 [2]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[2]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[3]_INST_0 
       (.I0(\rdata_reg[15]_1 [3]),
        .I1(\rdata_reg[15]_0 [3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[3]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[4]_INST_0 
       (.I0(\rdata_reg[15]_1 [4]),
        .I1(\rdata_reg[15]_0 [4]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[4]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[5]_INST_0 
       (.I0(\rdata_reg[15]_1 [5]),
        .I1(\rdata_reg[15]_0 [5]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[5]));
  LUT5 #(
    .INIT(32'hA0A000CA)) 
    \dac1_di_mon[6]_INST_0 
       (.I0(\rdata_reg[15]_1 [6]),
        .I1(\rdata_reg[15]_0 [6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(dac1_di_mon[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[7]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [7]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [7]),
        .I4(\dac1_daddr_mon[2]_INST_0_0 [0]),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[8]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [8]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [8]),
        .I4(\dac1_daddr_mon[2]_INST_0_0 [1]),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \dac1_di_mon[9]_INST_0 
       (.I0(\dac1_daddr_mon[2]_INST_0_i_1_n_0 ),
        .I1(\rdata_reg[15]_0 [9]),
        .I2(\dac1_daddr_mon[2]_INST_0_i_2_n_0 ),
        .I3(\rdata_reg[15]_1 [9]),
        .I4(\rdata_reg[15]_2 ),
        .I5(\dac1_daddr_mon[3]_INST_0_i_1_n_0 ),
        .O(dac1_di_mon[9]));
  LUT6 #(
    .INIT(64'h00CF0FAF00C000A0)) 
    dac1_dwe_mon_INST_0
       (.I0(dac1_drpwe_por),
        .I1(dac1_drp_we),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\drp_drdy_r_reg[0]_0 ),
        .O(drpwe_por_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF40)) 
    drp_RdAck_r_i_1
       (.I0(drp_RdAck_r_reg),
        .I1(dac1_drp_rdy),
        .I2(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .I3(drp_RdAck),
        .I4(drp_RdAck_r_reg_0),
        .I5(drp_RdAck_r_reg_1),
        .O(access_type_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \drp_drdy_r[0]_i_1__0 
       (.I0(drpwe_por_reg),
        .I1(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .O(p_1_out));
  FDRE \drp_drdy_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(drp_drdy_r[0]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[0]),
        .Q(drp_drdy_r[1]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[1]),
        .Q(drp_drdy_r[2]),
        .R(p_5_in));
  FDRE \drp_drdy_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_drdy_r[2]),
        .Q(drp_drdy_r[3]),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dummy_read_den_i_1__4
       (.I0(dummy_read_gnt_r),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(dummy_read_den0));
  FDRE dummy_read_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_den0),
        .Q(dummy_read_den),
        .R(p_5_in));
  LUT3 #(
    .INIT(8'hB8)) 
    dummy_read_gnt_held_i_2__4
       (.I0(drp_drdy_r[3]),
        .I1(write_access_reg_0),
        .I2(por_drp_drdy_reg_0),
        .O(drp_drdy_i__0_14));
  FDRE dummy_read_gnt_held_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt_held_reg_0),
        .Q(dummy_read_gnt_held_9),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h04)) 
    dummy_read_gnt_r_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(dummy_read_gnt));
  FDRE dummy_read_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_gnt),
        .Q(dummy_read_gnt_r),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    dummy_read_req_i_1
       (.I0(dummy_read_req_i_2__4_n_0),
        .I1(dummy_read_req3),
        .I2(\FSM_onehot_state_reg[2] [0]),
        .I3(bank4_write),
        .I4(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(dummy_read_req_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF57F70000)) 
    dummy_read_req_i_2__4
       (.I0(dummy_read_gnt_held_9),
        .I1(por_drp_drdy_reg_0),
        .I2(write_access_reg_0),
        .I3(drp_drdy_r[3]),
        .I4(dummy_read_req),
        .I5(p_5_in),
        .O(dummy_read_req_i_2__4_n_0));
  FDRE dummy_read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dummy_read_req_i_1_n_0),
        .Q(dummy_read_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'h10)) 
    por_drp_arb_gnt_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(por_drp_arb_gnt_i));
  FDRE por_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_arb_gnt_i),
        .Q(dac1_por_gnt),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h4540000000000000)) 
    por_drp_drdy_i_1__4
       (.I0(p_5_in),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(\FSM_sequential_fsm_cs[1]_i_4__1_n_0 ),
        .O(por_drp_drdy_i_1__4_n_0));
  FDRE por_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_drp_drdy_i_1__4_n_0),
        .Q(dac1_drprdy_por),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h04)) 
    tile_config_drp_arb_gnt_i_1__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(tile_config_drp_arb_gnt_i));
  FDRE tile_config_drp_arb_gnt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_arb_gnt_i),
        .Q(tc_gnt_dac1),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    tile_config_drp_drdy_i_1__4
       (.I0(tile_config_drp_drdy_i_2__1_n_0),
        .I1(drp_drdy_r[3]),
        .I2(write_access_reg_0),
        .I3(por_drp_drdy_reg_0),
        .I4(Q[2]),
        .I5(p_5_in),
        .O(tile_config_drp_drdy_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    tile_config_drp_drdy_i_2__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(tile_config_drp_drdy_i_2__1_n_0));
  FDRE tile_config_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_drp_drdy_i_1__4_n_0),
        .Q(dac1_drprdy_tc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1011100000000000)) 
    user_drp_drdy_i_1__4
       (.I0(user_drp_drdy_reg_0),
        .I1(user_drp_drdy_reg_1),
        .I2(drp_drdy_r[3]),
        .I3(write_access_reg_0),
        .I4(por_drp_drdy_reg_0),
        .I5(\FSM_sequential_fsm_cs_reg[0]_0 ),
        .O(user_drp_drdy_i_1__4_n_0));
  FDRE user_drp_drdy_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(user_drp_drdy_i_1__4_n_0),
        .Q(dac1_drp_rdy),
        .R(1'b0));
  FDRE write_access_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_access_reg_1),
        .Q(write_access_reg_0),
        .R(p_5_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control
   (access_type_reg_0,
    adc0_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank10_write,
    \FSM_onehot_state_reg[0]_0 ,
    adc0_drp_rdy,
    bank10_read,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output adc0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank10_write;
  input \FSM_onehot_state_reg[0]_0 ;
  input adc0_drp_rdy;
  input bank10_read;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__1_n_0 ;
  wire \FSM_onehot_state[3]_i_1__1_n_0 ;
  wire \FSM_onehot_state[4]_i_1__0_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc0_drp_rdy;
  wire adc0_drp_we;
  wire bank10_read;
  wire bank10_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__1 
       (.I0(bank10_write),
        .I1(bank10_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[0]_0 ),
        .O(\FSM_onehot_state[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(adc0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__0 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_4__0 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(adc0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__0_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    adc0_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank10_write),
        .O(adc0_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_31
   (access_type_reg_0,
    adc1_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank12_write,
    \FSM_onehot_state_reg[0]_0 ,
    adc1_drp_rdy,
    bank12_read,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output adc1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank12_write;
  input \FSM_onehot_state_reg[0]_0 ;
  input adc1_drp_rdy;
  input bank12_read;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__2_n_0 ;
  wire \FSM_onehot_state[3]_i_1__2_n_0 ;
  wire \FSM_onehot_state[4]_i_1__1_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc1_drp_rdy;
  wire adc1_drp_we;
  wire bank12_read;
  wire bank12_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1__2 
       (.I0(bank12_read),
        .I1(bank12_write),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[0]_0 ),
        .O(\FSM_onehot_state[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__2 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(adc1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__1 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__2 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(adc1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__2_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    adc1_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank12_write),
        .O(adc1_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_32
   (access_type_reg_0,
    Q,
    \FSM_onehot_state_reg[4]_0 ,
    adc2_dreq_mon,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    \FSM_onehot_state_reg[0]_0 ,
    adc2_drp_rdy,
    bank14_read,
    bank14_write,
    \FSM_onehot_state_reg[4]_1 );
  output access_type_reg_0;
  output [4:0]Q;
  output \FSM_onehot_state_reg[4]_0 ;
  output adc2_dreq_mon;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input \FSM_onehot_state_reg[0]_0 ;
  input adc2_drp_rdy;
  input bank14_read;
  input bank14_write;
  input [2:0]\FSM_onehot_state_reg[4]_1 ;

  wire \FSM_onehot_state[0]_i_1__3_n_0 ;
  wire \FSM_onehot_state[3]_i_1__3_n_0 ;
  wire \FSM_onehot_state[4]_i_1__2_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire [2:0]\FSM_onehot_state_reg[4]_1 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire bank14_read;
  wire bank14_write;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__3 
       (.I0(Q[3]),
        .I1(bank14_read),
        .I2(bank14_write),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(\FSM_onehot_state_reg[0]_0 ),
        .O(\FSM_onehot_state[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__3 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(Q[3]),
        .I2(access_type_reg_0),
        .I3(adc2_drp_rdy),
        .I4(Q[2]),
        .O(\FSM_onehot_state[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\FSM_onehot_state[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__3 
       (.I0(Q[4]),
        .I1(\FSM_onehot_state_reg[0]_0 ),
        .I2(access_type_reg_0),
        .I3(adc2_drp_rdy),
        .I4(Q[2]),
        .O(\FSM_onehot_state_reg[4]_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [0]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [1]),
        .Q(Q[2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__3_n_0 ),
        .Q(Q[3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__2_n_0 ),
        .D(\FSM_onehot_state_reg[4]_1 [2]),
        .Q(Q[4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h7770)) 
    adc2_dreq_mon_INST_0
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(bank14_write),
        .I3(bank14_read),
        .O(adc2_dreq_mon));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_33
   (access_type_reg_0,
    \drp_addr_reg[7] ,
    \drp_addr_reg[10] ,
    \drp_addr_reg[0] ,
    adc3_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    adc3_dreq_mon,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    Q,
    bank16_write,
    \FSM_onehot_state_reg[0]_0 ,
    adc3_drp_rdy,
    bank16_read,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output \drp_addr_reg[7] ;
  output \drp_addr_reg[10] ;
  output \drp_addr_reg[0] ;
  output adc3_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  output adc3_dreq_mon;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input [10:0]Q;
  input bank16_write;
  input \FSM_onehot_state_reg[0]_0 ;
  input adc3_drp_rdy;
  input bank16_read;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__4_n_0 ;
  wire \FSM_onehot_state[3]_i_1__4_n_0 ;
  wire \FSM_onehot_state[4]_i_1__3_n_0 ;
  wire \FSM_onehot_state[4]_i_9_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire adc3_drp_we;
  wire bank16_read;
  wire bank16_write;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[10] ;
  wire \drp_addr_reg[7] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__4 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(bank16_read),
        .I2(bank16_write),
        .I3(\FSM_onehot_state_reg[4]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[0]_0 ),
        .O(\FSM_onehot_state[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__4 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(adc3_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1__3 
       (.I0(\FSM_onehot_state_reg[4]_0 [0]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [3]),
        .O(\FSM_onehot_state[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__4 
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[0]_0 ),
        .I2(access_type_reg_0),
        .I3(adc3_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h033C3C34)) 
    \FSM_onehot_state[4]_i_5 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\drp_addr_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[4]_i_6 
       (.I0(Q[7]),
        .I1(Q[5]),
        .O(\drp_addr_reg[7] ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \FSM_onehot_state[4]_i_8__0 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[4]),
        .I4(\FSM_onehot_state[4]_i_9_n_0 ),
        .O(\drp_addr_reg[10] ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \FSM_onehot_state[4]_i_9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[6]),
        .O(\FSM_onehot_state[4]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__4_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1__3_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    adc3_dreq_mon_INST_0
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(bank16_write),
        .I3(bank16_read),
        .O(adc3_dreq_mon));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    adc3_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank16_write),
        .O(adc3_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_34
   (access_type_reg_0,
    dac0_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    bank2_write,
    \FSM_onehot_state_reg[0]_0 ,
    dac0_drp_rdy,
    bank2_read,
    D);
  output access_type_reg_0;
  output dac0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input bank2_write;
  input \FSM_onehot_state_reg[0]_0 ;
  input dac0_drp_rdy;
  input bank2_read;
  input [2:0]D;

  wire [2:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_2__0_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank2_read;
  wire bank2_write;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h10101010FFFFFF10)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(bank2_write),
        .I1(bank2_read),
        .I2(\FSM_onehot_state_reg[4]_0 [0]),
        .I3(\FSM_onehot_state_reg[4]_0 [3]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[0]_0 ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(dac0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_2__0 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [0]),
        .O(\FSM_onehot_state[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_5__0 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(access_type_reg_0),
        .I3(dac0_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_2__0_n_0 ),
        .D(D[2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    dac0_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank2_write),
        .O(dac0_drp_we));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_drp_control" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_35
   (access_type_reg_0,
    \drp_addr_reg[3] ,
    \drp_addr_reg[1] ,
    dac1_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    dac1_dreq_mon,
    SR,
    access_type_reg_1,
    s_axi_aclk,
    Q,
    bank4_write,
    \FSM_onehot_state_reg[0]_0 ,
    dac1_drp_rdy,
    bank4_read,
    \FSM_onehot_state_reg[4]_2 );
  output access_type_reg_0;
  output \drp_addr_reg[3] ;
  output \drp_addr_reg[1] ;
  output dac1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  output dac1_dreq_mon;
  input [0:0]SR;
  input access_type_reg_1;
  input s_axi_aclk;
  input [10:0]Q;
  input bank4_write;
  input \FSM_onehot_state_reg[0]_0 ;
  input dac1_drp_rdy;
  input bank4_read;
  input [2:0]\FSM_onehot_state_reg[4]_2 ;

  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[4]_i_1_n_0 ;
  wire \FSM_onehot_state[4]_i_9__0_n_0 ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire [2:0]\FSM_onehot_state_reg[4]_2 ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire bank4_read;
  wire bank4_write;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire \drp_addr_reg[1] ;
  wire \drp_addr_reg[3] ;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'h03000300FFFFABAA)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg[4]_0 [3]),
        .I1(bank4_read),
        .I2(bank4_write),
        .I3(\FSM_onehot_state_reg[4]_0 [0]),
        .I4(\FSM_onehot_state_reg[4]_0 [4]),
        .I5(\FSM_onehot_state_reg[0]_0 ),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8F888888)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(\FSM_onehot_state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(access_type_reg_0),
        .I3(dac1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_state[4]_i_1 
       (.I0(\FSM_onehot_state_reg[4]_0 [0]),
        .I1(\FSM_onehot_state_reg[4]_0 [4]),
        .I2(\FSM_onehot_state_reg[4]_0 [2]),
        .I3(\FSM_onehot_state_reg[4]_0 [1]),
        .I4(\FSM_onehot_state_reg[4]_0 [3]),
        .O(\FSM_onehot_state[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF8888888)) 
    \FSM_onehot_state[4]_i_3__1 
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[0]_0 ),
        .I2(access_type_reg_0),
        .I3(dac1_drp_rdy),
        .I4(\FSM_onehot_state_reg[4]_0 [2]),
        .O(\FSM_onehot_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h00220C000000FC00)) 
    \FSM_onehot_state[4]_i_6__0 
       (.I0(\FSM_onehot_state[4]_i_9__0_n_0 ),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(\drp_addr_reg[1] ));
  LUT3 #(
    .INIT(8'hFB)) 
    \FSM_onehot_state[4]_i_8 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[7]),
        .O(\drp_addr_reg[3] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_onehot_state[4]_i_9__0 
       (.I0(Q[4]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(Q[10]),
        .O(\FSM_onehot_state[4]_i_9__0_n_0 ));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [0]),
        .S(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [0]),
        .Q(\FSM_onehot_state_reg[4]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [1]),
        .Q(\FSM_onehot_state_reg[4]_0 [2]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg[4]_0 [3]),
        .R(SR));
  (* FSM_ENCODED_STATES = "send_enable:00010,wait_rdy:00100,write_done:10000,idle:00001,read_done:01000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_state_reg[4]_2 [2]),
        .Q(\FSM_onehot_state_reg[4]_0 [4]),
        .R(SR));
  FDRE access_type_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(access_type_reg_1),
        .Q(access_type_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h7770)) 
    dac1_dreq_mon_INST_0
       (.I0(\FSM_onehot_state_reg[4]_0 [4]),
        .I1(\FSM_onehot_state_reg[4]_0 [3]),
        .I2(bank4_write),
        .I3(bank4_read),
        .O(dac1_dreq_mon));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    dac1_dwe_mon_INST_0_i_1
       (.I0(\FSM_onehot_state_reg[4]_0 [1]),
        .I1(bank4_write),
        .O(dac1_drp_we));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_top
   (access_type_reg,
    access_type_reg_0,
    access_type_reg_1,
    access_type_reg_2,
    access_type_reg_3,
    access_type_reg_4,
    \drp_addr_reg[3] ,
    \drp_addr_reg[7] ,
    \drp_addr_reg[1] ,
    \drp_addr_reg[10] ,
    \drp_addr_reg[0] ,
    dac0_drp_we,
    \FSM_onehot_state_reg[4] ,
    dac1_drp_we,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[4]_2 ,
    dac1_dreq_mon,
    adc0_drp_we,
    \FSM_onehot_state_reg[4]_3 ,
    adc1_drp_we,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[4]_5 ,
    adc3_drp_we,
    \FSM_onehot_state_reg[4]_6 ,
    \FSM_onehot_state_reg[4]_7 ,
    \FSM_onehot_state_reg[4]_8 ,
    \FSM_onehot_state_reg[4]_9 ,
    adc2_dreq_mon,
    \FSM_onehot_state_reg[4]_10 ,
    adc3_dreq_mon,
    SR,
    access_type_reg_5,
    s_axi_aclk,
    access_type_reg_6,
    access_type_reg_7,
    access_type_reg_8,
    access_type_reg_9,
    access_type_reg_10,
    Q,
    bank2_write,
    \FSM_onehot_state_reg[0] ,
    dac0_drp_rdy,
    bank4_write,
    \FSM_onehot_state_reg[0]_0 ,
    dac1_drp_rdy,
    bank2_read,
    bank4_read,
    bank10_write,
    \FSM_onehot_state_reg[0]_1 ,
    adc0_drp_rdy,
    bank12_write,
    \FSM_onehot_state_reg[0]_2 ,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[0]_3 ,
    adc2_drp_rdy,
    bank16_write,
    \FSM_onehot_state_reg[0]_4 ,
    adc3_drp_rdy,
    bank10_read,
    bank12_read,
    bank14_read,
    bank14_write,
    bank16_read,
    D,
    \FSM_onehot_state_reg[4]_11 ,
    \FSM_onehot_state_reg[4]_12 ,
    \FSM_onehot_state_reg[4]_13 ,
    \FSM_onehot_state_reg[4]_14 ,
    \FSM_onehot_state_reg[4]_15 );
  output access_type_reg;
  output access_type_reg_0;
  output access_type_reg_1;
  output access_type_reg_2;
  output access_type_reg_3;
  output access_type_reg_4;
  output \drp_addr_reg[3] ;
  output \drp_addr_reg[7] ;
  output \drp_addr_reg[1] ;
  output \drp_addr_reg[10] ;
  output \drp_addr_reg[0] ;
  output dac0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4] ;
  output dac1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_0 ;
  output \FSM_onehot_state_reg[4]_1 ;
  output \FSM_onehot_state_reg[4]_2 ;
  output dac1_dreq_mon;
  output adc0_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_3 ;
  output adc1_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_4 ;
  output [4:0]\FSM_onehot_state_reg[4]_5 ;
  output adc3_drp_we;
  output [4:0]\FSM_onehot_state_reg[4]_6 ;
  output \FSM_onehot_state_reg[4]_7 ;
  output \FSM_onehot_state_reg[4]_8 ;
  output \FSM_onehot_state_reg[4]_9 ;
  output adc2_dreq_mon;
  output \FSM_onehot_state_reg[4]_10 ;
  output adc3_dreq_mon;
  input [0:0]SR;
  input access_type_reg_5;
  input s_axi_aclk;
  input access_type_reg_6;
  input access_type_reg_7;
  input access_type_reg_8;
  input access_type_reg_9;
  input access_type_reg_10;
  input [10:0]Q;
  input bank2_write;
  input \FSM_onehot_state_reg[0] ;
  input dac0_drp_rdy;
  input bank4_write;
  input \FSM_onehot_state_reg[0]_0 ;
  input dac1_drp_rdy;
  input bank2_read;
  input bank4_read;
  input bank10_write;
  input \FSM_onehot_state_reg[0]_1 ;
  input adc0_drp_rdy;
  input bank12_write;
  input \FSM_onehot_state_reg[0]_2 ;
  input adc1_drp_rdy;
  input \FSM_onehot_state_reg[0]_3 ;
  input adc2_drp_rdy;
  input bank16_write;
  input \FSM_onehot_state_reg[0]_4 ;
  input adc3_drp_rdy;
  input bank10_read;
  input bank12_read;
  input bank14_read;
  input bank14_write;
  input bank16_read;
  input [2:0]D;
  input [2:0]\FSM_onehot_state_reg[4]_11 ;
  input [2:0]\FSM_onehot_state_reg[4]_12 ;
  input [2:0]\FSM_onehot_state_reg[4]_13 ;
  input [2:0]\FSM_onehot_state_reg[4]_14 ;
  input [2:0]\FSM_onehot_state_reg[4]_15 ;

  wire [2:0]D;
  wire \FSM_onehot_state_reg[0] ;
  wire \FSM_onehot_state_reg[0]_0 ;
  wire \FSM_onehot_state_reg[0]_1 ;
  wire \FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire [4:0]\FSM_onehot_state_reg[4] ;
  wire [4:0]\FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_10 ;
  wire [2:0]\FSM_onehot_state_reg[4]_11 ;
  wire [2:0]\FSM_onehot_state_reg[4]_12 ;
  wire [2:0]\FSM_onehot_state_reg[4]_13 ;
  wire [2:0]\FSM_onehot_state_reg[4]_14 ;
  wire [2:0]\FSM_onehot_state_reg[4]_15 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire [4:0]\FSM_onehot_state_reg[4]_3 ;
  wire [4:0]\FSM_onehot_state_reg[4]_4 ;
  wire [4:0]\FSM_onehot_state_reg[4]_5 ;
  wire [4:0]\FSM_onehot_state_reg[4]_6 ;
  wire \FSM_onehot_state_reg[4]_7 ;
  wire \FSM_onehot_state_reg[4]_8 ;
  wire \FSM_onehot_state_reg[4]_9 ;
  wire [10:0]Q;
  wire [0:0]SR;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_10;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire access_type_reg_5;
  wire access_type_reg_6;
  wire access_type_reg_7;
  wire access_type_reg_8;
  wire access_type_reg_9;
  wire adc0_drp_rdy;
  wire adc0_drp_we;
  wire adc1_drp_rdy;
  wire adc1_drp_we;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire adc3_drp_we;
  wire bank10_read;
  wire bank10_write;
  wire bank12_read;
  wire bank12_write;
  wire bank14_read;
  wire bank14_write;
  wire bank16_read;
  wire bank16_write;
  wire bank2_read;
  wire bank2_write;
  wire bank4_read;
  wire bank4_write;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire \drp_addr_reg[0] ;
  wire \drp_addr_reg[10] ;
  wire \drp_addr_reg[1] ;
  wire \drp_addr_reg[3] ;
  wire \drp_addr_reg[7] ;
  wire s_axi_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control i_adc0_drp_control
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_7 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_12 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_1),
        .access_type_reg_1(access_type_reg_7),
        .adc0_drp_rdy(adc0_drp_rdy),
        .adc0_drp_we(adc0_drp_we),
        .bank10_read(bank10_read),
        .bank10_write(bank10_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_31 i_adc1_drp_control
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_8 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_13 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_2),
        .access_type_reg_1(access_type_reg_8),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_drp_we(adc1_drp_we),
        .bank12_read(bank12_read),
        .bank12_write(bank12_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_32 i_adc2_drp_control
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_9 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_14 ),
        .Q(\FSM_onehot_state_reg[4]_5 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg_3),
        .access_type_reg_1(access_type_reg_9),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .bank14_read(bank14_read),
        .bank14_write(bank14_write),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_33 i_adc3_drp_control
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_6 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_10 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_15 ),
        .Q(Q),
        .SR(SR),
        .access_type_reg_0(access_type_reg_4),
        .access_type_reg_1(access_type_reg_10),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_drp_we(adc3_drp_we),
        .bank16_read(bank16_read),
        .bank16_write(bank16_write),
        .\drp_addr_reg[0] (\drp_addr_reg[0] ),
        .\drp_addr_reg[10] (\drp_addr_reg[10] ),
        .\drp_addr_reg[7] (\drp_addr_reg[7] ),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_34 i_dac0_drp_control
       (.D(D),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .SR(SR),
        .access_type_reg_0(access_type_reg),
        .access_type_reg_1(access_type_reg_5),
        .bank2_read(bank2_read),
        .bank2_write(bank2_write),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_drp_we(dac0_drp_we),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_control_35 i_dac1_drp_control
       (.\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_11 ),
        .Q(Q),
        .SR(SR),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_6),
        .bank4_read(bank4_read),
        .bank4_write(bank4_write),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .\drp_addr_reg[1] (\drp_addr_reg[1] ),
        .\drp_addr_reg[3] (\drp_addr_reg[3] ),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack
   (read_ack_tog,
    read_ack_tog_r,
    read_ack_tog_reg_0,
    rst,
    bank0_read,
    s_axi_aclk,
    s_axi_aresetn);
  output read_ack_tog;
  output read_ack_tog_r;
  output read_ack_tog_reg_0;
  input rst;
  input [0:0]bank0_read;
  input s_axi_aclk;
  input s_axi_aresetn;

  wire axi_read_req_r;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__21_n_0;
  wire [0:0]bank0_read;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_reg_0;
  wire rst;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank0_read),
        .Q(axi_read_req_r),
        .R(rst));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__21
       (.I0(axi_read_req_r),
        .I1(bank0_read),
        .I2(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__21_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__21_n_0),
        .Q(axi_read_req_tog),
        .R(rst));
  LUT3 #(
    .INIT(8'h6F)) 
    axi_timeout_r_i_1
       (.I0(read_ack_tog),
        .I1(read_ack_tog_r),
        .I2(s_axi_aresetn),
        .O(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(rst));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_10
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    rst,
    adc1_read_req,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input rst;
  input adc1_read_req;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire adc1_read_req;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__2_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire rst;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_read_req),
        .Q(axi_read_req_r),
        .R(rst));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__2
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__2_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__2_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(rst));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(rst));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_11
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    rst,
    adc2_read_req,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input rst;
  input adc2_read_req;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire adc2_read_req;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__1_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire rst;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_read_req),
        .Q(axi_read_req_r),
        .R(rst));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__1
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(rst));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(rst));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_12
   (read_ack_tog_r_reg_0,
    rst,
    adc3_read_req,
    s_axi_aclk,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_r_reg_0;
  input rst;
  input adc3_read_req;
  input s_axi_aclk;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire adc3_read_req;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__0_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_n_0;
  wire rst;
  wire s_axi_aclk;

  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    axi_RdAck_i_3
       (.I0(axi_RdAck_reg),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(read_ack_tog_reg_n_0),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .I5(axi_RdAck_reg_2),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_read_req),
        .Q(axi_read_req_r),
        .R(rst));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__0
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__0_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__0_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(rst));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(rst));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_13
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    rst,
    dac0_read_req,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input rst;
  input dac0_read_req;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire axi_read_req_tog_i_1_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire dac0_read_req;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire rst;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_read_req),
        .Q(axi_read_req_r),
        .R(rst));
  LUT4 #(
    .INIT(16'hBF40)) 
    axi_read_req_tog_i_1
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(rst));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(rst));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_14
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    rst,
    dac1_read_req,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  input rst;
  input dac1_read_req;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__4_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire dac1_read_req;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire rst;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_read_req),
        .Q(axi_read_req_r),
        .R(rst));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__4
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__4_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__4_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(rst));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(rst));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_15
   (read_ack_tog_r_reg_0,
    adc00_overvol_out_reg,
    read_ack_tog_reg_0,
    bank9_read,
    s_axi_aclk,
    axi_RdAck_i_4,
    axi_RdAck_i_4_0,
    adc00_overvol_irq,
    adc00_irq_sync,
    s_axi_aresetn,
    adc00_overvol_out_reg_0);
  output read_ack_tog_r_reg_0;
  output adc00_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input axi_RdAck_i_4;
  input axi_RdAck_i_4_0;
  input adc00_overvol_irq;
  input [0:0]adc00_irq_sync;
  input s_axi_aresetn;
  input adc00_overvol_out_reg_0;

  wire [0:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc00_overvol_out_reg;
  wire adc00_overvol_out_reg_0;
  wire axi_RdAck_i_4;
  wire axi_RdAck_i_4_0;
  wire axi_read_req_r;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__12_n_0;
  wire [0:0]bank9_read;
  wire read_ack_tog_0;
  wire read_ack_tog_r_1;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc00_overvol_out_i_1
       (.I0(adc00_overvol_irq),
        .I1(adc00_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_1),
        .I4(read_ack_tog_0),
        .I5(adc00_overvol_out_reg_0),
        .O(adc00_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_10
       (.I0(read_ack_tog_r_1),
        .I1(read_ack_tog_0),
        .I2(axi_RdAck_i_4),
        .I3(axi_RdAck_i_4_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__12
       (.I0(axi_read_req_r),
        .I1(bank9_read),
        .I2(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__12_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__12_n_0),
        .Q(axi_read_req_tog),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_0),
        .Q(read_ack_tog_r_1),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_16
   (read_ack_tog_r_reg_0,
    adc01_overvol_out_reg,
    read_ack_tog_reg_0,
    bank9_read,
    s_axi_aclk,
    axi_RdAck_i_4,
    axi_RdAck_i_4_0,
    adc01_overvol_irq,
    adc01_irq_sync,
    s_axi_aresetn,
    adc01_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_r_reg_0;
  output adc01_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input axi_RdAck_i_4;
  input axi_RdAck_i_4_0;
  input adc01_overvol_irq;
  input [0:0]adc01_irq_sync;
  input s_axi_aresetn;
  input adc01_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc01_overvol_out_reg;
  wire adc01_overvol_out_reg_0;
  wire axi_RdAck_i_4;
  wire axi_RdAck_i_4_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__20_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank9_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc01_overvol_out_i_1
       (.I0(adc01_overvol_irq),
        .I1(adc01_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc01_overvol_out_reg_0),
        .O(adc01_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_9
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_4),
        .I3(axi_RdAck_i_4_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__20
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__20_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__20_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_17
   (read_ack_tog_r_reg_0,
    adc02_overvol_out_reg,
    read_ack_tog_reg_0,
    bank9_read,
    s_axi_aclk,
    read_ack_tog_r_0,
    read_ack_tog_1,
    adc02_overvol_irq,
    adc02_irq_sync,
    s_axi_aresetn,
    adc02_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_r_reg_0;
  output adc02_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input read_ack_tog_r_0;
  input read_ack_tog_1;
  input adc02_overvol_irq;
  input [0:0]adc02_irq_sync;
  input s_axi_aresetn;
  input adc02_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc02_irq_sync;
  wire adc02_overvol_irq;
  wire adc02_overvol_out_reg;
  wire adc02_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__16_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank9_read;
  wire read_ack_tog_1;
  wire read_ack_tog_r_0;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc02_overvol_out_i_1
       (.I0(adc02_overvol_irq),
        .I1(adc02_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc02_overvol_out_reg_0),
        .O(adc02_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_7
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(read_ack_tog_r_0),
        .I3(read_ack_tog_1),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__16
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__16_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__16_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_18
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc03_overvol_out_reg,
    read_ack_tog_reg_1,
    bank9_read,
    s_axi_aclk,
    adc03_overvol_irq,
    adc03_irq_sync,
    s_axi_aresetn,
    adc03_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc03_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank9_read;
  input s_axi_aclk;
  input adc03_overvol_irq;
  input [0:0]adc03_irq_sync;
  input s_axi_aresetn;
  input adc03_overvol_out_reg_0;

  wire [0:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc03_overvol_out_reg;
  wire adc03_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__8_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank9_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc03_overvol_out_i_1
       (.I0(adc03_overvol_irq),
        .I1(adc03_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc03_overvol_out_reg_0),
        .O(adc03_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank9_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__8
       (.I0(axi_read_req_r),
        .I1(bank9_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__8_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__8_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_19
   (read_ack_tog_reg_0,
    adc10_overvol_out_reg,
    read_ack_tog_reg_1,
    bank11_read,
    s_axi_aclk,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    adc10_overvol_irq,
    adc10_irq_sync,
    s_axi_aresetn,
    adc10_overvol_out_reg_0,
    axi_read_req_tog_reg_0);
  output read_ack_tog_reg_0;
  output adc10_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input adc10_overvol_irq;
  input [0:0]adc10_irq_sync;
  input s_axi_aresetn;
  input adc10_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;

  wire [0:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc10_overvol_out_reg;
  wire adc10_overvol_out_reg_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__9_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc10_overvol_out_i_1
       (.I0(adc10_overvol_irq),
        .I1(adc10_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc10_overvol_out_reg_0),
        .O(adc10_overvol_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    axi_RdAck_i_4
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(axi_RdAck_reg),
        .I3(axi_RdAck_reg_0),
        .I4(axi_RdAck_reg_1),
        .I5(axi_RdAck_reg_2),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hE1)) 
    axi_read_req_tog_i_1__9
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__9_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__9_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_20
   (axi_RdAck0,
    adc11_overvol_out_reg,
    read_ack_tog_reg_0,
    bank11_read,
    s_axi_aclk,
    read_ack_tog_r,
    read_ack_tog,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_reg_2,
    axi_RdAck_reg_3,
    axi_RdAck_reg_4,
    adc11_overvol_irq,
    adc11_irq_sync,
    s_axi_aresetn,
    adc11_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output axi_RdAck0;
  output adc11_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input read_ack_tog_r;
  input read_ack_tog;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_reg_2;
  input axi_RdAck_reg_3;
  input axi_RdAck_reg_4;
  input adc11_overvol_irq;
  input [0:0]adc11_irq_sync;
  input s_axi_aresetn;
  input adc11_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc11_overvol_out_reg;
  wire adc11_overvol_out_reg_0;
  wire axi_RdAck0;
  wire axi_RdAck_i_2_n_0;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_RdAck_reg_2;
  wire axi_RdAck_reg_3;
  wire axi_RdAck_reg_4;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__17_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc11_overvol_out_i_1
       (.I0(adc11_overvol_irq),
        .I1(adc11_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc11_overvol_out_reg_0),
        .O(adc11_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    axi_RdAck_i_1
       (.I0(axi_RdAck_i_2_n_0),
        .I1(read_ack_tog_r),
        .I2(read_ack_tog),
        .I3(axi_RdAck_reg),
        .I4(axi_RdAck_reg_0),
        .O(axi_RdAck0));
  LUT6 #(
    .INIT(64'hEFFEFFFFFFFFEFFE)) 
    axi_RdAck_i_2
       (.I0(axi_RdAck_reg_1),
        .I1(axi_RdAck_reg_2),
        .I2(read_ack_tog_r_reg_n_0),
        .I3(read_ack_tog_reg_n_0),
        .I4(axi_RdAck_reg_3),
        .I5(axi_RdAck_reg_4),
        .O(axi_RdAck_i_2_n_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hEF10)) 
    axi_read_req_tog_i_1__17
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__17_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__17_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_21
   (adc12_overvol_out_reg,
    adc12_overvol_ack,
    read_ack_tog_reg_0,
    bank11_read,
    s_axi_aclk,
    adc12_overvol_irq,
    adc12_irq_sync,
    s_axi_aresetn,
    adc12_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output adc12_overvol_out_reg;
  output adc12_overvol_ack;
  input read_ack_tog_reg_0;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input adc12_overvol_irq;
  input [0:0]adc12_irq_sync;
  input s_axi_aresetn;
  input adc12_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc12_irq_sync;
  wire adc12_overvol_ack;
  wire adc12_overvol_irq;
  wire adc12_overvol_out_reg;
  wire adc12_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__13_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc12_overvol_out_i_1
       (.I0(adc12_overvol_irq),
        .I1(adc12_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc12_overvol_out_reg_0),
        .O(adc12_overvol_out_reg));
  LUT2 #(
    .INIT(4'h6)) 
    axi_RdAck_i_11
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .O(adc12_overvol_ack));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hEF10)) 
    axi_read_req_tog_i_1__13
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__13_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__13_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_22
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc13_overvol_out_reg,
    read_ack_tog_reg_1,
    bank11_read,
    s_axi_aclk,
    adc13_overvol_irq,
    adc13_irq_sync,
    s_axi_aresetn,
    adc13_overvol_out_reg_0,
    axi_read_req_tog_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc13_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank11_read;
  input s_axi_aclk;
  input adc13_overvol_irq;
  input [0:0]adc13_irq_sync;
  input s_axi_aresetn;
  input adc13_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;

  wire [0:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc13_overvol_out_reg;
  wire adc13_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__5_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank11_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc13_overvol_out_i_1
       (.I0(adc13_overvol_irq),
        .I1(adc13_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc13_overvol_out_reg_0),
        .O(adc13_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank11_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hE1)) 
    axi_read_req_tog_i_1__5
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__5_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__5_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_23
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc20_overvol_out_reg,
    read_ack_tog_reg_1,
    bank13_read,
    s_axi_aclk,
    adc20_overvol_irq,
    adc20_irq_sync,
    s_axi_aresetn,
    adc20_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc20_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input adc20_overvol_irq;
  input [0:0]adc20_irq_sync;
  input s_axi_aresetn;
  input adc20_overvol_out_reg_0;

  wire [0:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc20_overvol_out_reg;
  wire adc20_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__11_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc20_overvol_out_i_1
       (.I0(adc20_overvol_irq),
        .I1(adc20_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc20_overvol_out_reg_0),
        .O(adc20_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__11
       (.I0(axi_read_req_r),
        .I1(bank13_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__11_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__11_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_24
   (read_ack_tog_r_reg_0,
    adc21_overvol_out_reg,
    read_ack_tog_reg_0,
    bank13_read,
    s_axi_aclk,
    axi_RdAck_i_8,
    axi_RdAck_i_8_0,
    adc21_overvol_irq,
    adc21_irq_sync,
    s_axi_aresetn,
    adc21_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_r_reg_0;
  output adc21_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input axi_RdAck_i_8;
  input axi_RdAck_i_8_0;
  input adc21_overvol_irq;
  input [0:0]adc21_irq_sync;
  input s_axi_aresetn;
  input adc21_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc21_overvol_out_reg;
  wire adc21_overvol_out_reg_0;
  wire axi_RdAck_i_8;
  wire axi_RdAck_i_8_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__19_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc21_overvol_out_i_1
       (.I0(adc21_overvol_irq),
        .I1(adc21_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc21_overvol_out_reg_0),
        .O(adc21_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_12
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_8),
        .I3(axi_RdAck_i_8_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__19
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__19_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__19_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_25
   (read_ack_tog_r_reg_0,
    adc22_overvol_out_reg,
    read_ack_tog_reg_0,
    bank13_read,
    s_axi_aclk,
    axi_RdAck_i_2,
    axi_RdAck_i_2_0,
    adc22_overvol_irq,
    adc22_irq_sync,
    s_axi_aresetn,
    adc22_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_r_reg_0;
  output adc22_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input axi_RdAck_i_2;
  input axi_RdAck_i_2_0;
  input adc22_overvol_irq;
  input [0:0]adc22_irq_sync;
  input s_axi_aresetn;
  input adc22_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire adc22_overvol_out_reg;
  wire adc22_overvol_out_reg_0;
  wire axi_RdAck_i_2;
  wire axi_RdAck_i_2_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__15_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc22_overvol_out_i_1
       (.I0(adc22_overvol_irq),
        .I1(adc22_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc22_overvol_out_reg_0),
        .O(adc22_overvol_out_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    axi_RdAck_i_6
       (.I0(read_ack_tog_r_reg_n_0),
        .I1(read_ack_tog_reg_n_0),
        .I2(axi_RdAck_i_2),
        .I3(axi_RdAck_i_2_0),
        .O(read_ack_tog_r_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__15
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__15_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__15_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_26
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc23_overvol_out_reg,
    read_ack_tog_reg_1,
    bank13_read,
    s_axi_aclk,
    adc23_overvol_irq,
    adc23_irq_sync,
    s_axi_aresetn,
    adc23_overvol_out_reg_0,
    axi_read_req_tog_reg_0);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc23_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank13_read;
  input s_axi_aclk;
  input adc23_overvol_irq;
  input [0:0]adc23_irq_sync;
  input s_axi_aresetn;
  input adc23_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;

  wire [0:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc23_overvol_out_reg;
  wire adc23_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__6_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank13_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc23_overvol_out_i_1
       (.I0(adc23_overvol_irq),
        .I1(adc23_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc23_overvol_out_reg_0),
        .O(adc23_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank13_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hE1)) 
    axi_read_req_tog_i_1__6
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__6_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__6_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_27
   (read_ack_tog_reg_0,
    adc30_overvol_out_reg,
    read_ack_tog_reg_1,
    bank15_read,
    s_axi_aclk,
    axi_RdAck_i_2,
    axi_RdAck_i_2_0,
    adc12_overvol_ack,
    axi_RdAck_r,
    adc30_overvol_irq,
    adc30_irq_sync,
    s_axi_aresetn,
    adc30_overvol_out_reg_0);
  output read_ack_tog_reg_0;
  output adc30_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input axi_RdAck_i_2;
  input axi_RdAck_i_2_0;
  input adc12_overvol_ack;
  input axi_RdAck_r;
  input adc30_overvol_irq;
  input [0:0]adc30_irq_sync;
  input s_axi_aresetn;
  input adc30_overvol_out_reg_0;

  wire adc12_overvol_ack;
  wire [0:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc30_overvol_out_reg;
  wire adc30_overvol_out_reg_0;
  wire axi_RdAck_i_2;
  wire axi_RdAck_i_2_0;
  wire axi_RdAck_r;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__10_n_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc30_overvol_out_i_1
       (.I0(adc30_overvol_irq),
        .I1(adc30_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc30_overvol_out_reg_0),
        .O(adc30_overvol_out_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    axi_RdAck_i_5
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(axi_RdAck_i_2),
        .I3(axi_RdAck_i_2_0),
        .I4(adc12_overvol_ack),
        .I5(axi_RdAck_r),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT3 #(
    .INIT(8'hB4)) 
    axi_read_req_tog_i_1__10
       (.I0(axi_read_req_r),
        .I1(bank15_read),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__10_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__10_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_28
   (read_ack_tog_reg_0,
    read_ack_tog_r_reg_0,
    adc31_overvol_out_reg,
    read_ack_tog_reg_1,
    bank15_read,
    s_axi_aclk,
    adc31_overvol_irq,
    adc31_irq_sync,
    s_axi_aresetn,
    adc31_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_0;
  output adc31_overvol_out_reg;
  input read_ack_tog_reg_1;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input adc31_overvol_irq;
  input [0:0]adc31_irq_sync;
  input s_axi_aresetn;
  input adc31_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc31_overvol_out_reg;
  wire adc31_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__18_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc31_overvol_out_i_1
       (.I0(adc31_overvol_irq),
        .I1(adc31_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_0),
        .I4(read_ack_tog_reg_0),
        .I5(adc31_overvol_out_reg_0),
        .O(adc31_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_1));
  LUT4 #(
    .INIT(16'hEF10)) 
    axi_read_req_tog_i_1__18
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__18_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__18_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_0),
        .Q(read_ack_tog_r_reg_0),
        .R(read_ack_tog_reg_1));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_0),
        .R(read_ack_tog_reg_1));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_29
   (adc32_overvol_out_reg,
    read_ack_tog_reg_0,
    bank15_read,
    s_axi_aclk,
    adc32_overvol_irq,
    adc32_irq_sync,
    s_axi_aresetn,
    adc32_overvol_out_reg_0,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output adc32_overvol_out_reg;
  input read_ack_tog_reg_0;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input adc32_overvol_irq;
  input [0:0]adc32_irq_sync;
  input s_axi_aresetn;
  input adc32_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire [0:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire adc32_overvol_out_reg;
  wire adc32_overvol_out_reg_0;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__14_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc32_overvol_out_i_1
       (.I0(adc32_overvol_irq),
        .I1(adc32_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc32_overvol_out_reg_0),
        .O(adc32_overvol_out_reg));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(read_ack_tog_reg_0));
  LUT4 #(
    .INIT(16'hEF10)) 
    axi_read_req_tog_i_1__14
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__14_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__14_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(read_ack_tog_reg_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(read_ack_tog_reg_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_30
   (s_axi_aresetn_0,
    read_ack_tog_reg_0,
    adc33_overvol_out_reg,
    bank15_read,
    s_axi_aclk,
    s_axi_aresetn,
    axi_RdAck_i_3,
    axi_RdAck_i_3_0,
    axi_RdAck_i_3_1,
    adc33_overvol_irq,
    adc33_irq_sync,
    adc33_overvol_out_reg_0,
    axi_read_req_tog_reg_0);
  output s_axi_aresetn_0;
  output read_ack_tog_reg_0;
  output adc33_overvol_out_reg;
  input [0:0]bank15_read;
  input s_axi_aclk;
  input s_axi_aresetn;
  input axi_RdAck_i_3;
  input axi_RdAck_i_3_0;
  input axi_RdAck_i_3_1;
  input adc33_overvol_irq;
  input [0:0]adc33_irq_sync;
  input adc33_overvol_out_reg_0;
  input axi_read_req_tog_reg_0;

  wire [0:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc33_overvol_out_reg;
  wire adc33_overvol_out_reg_0;
  wire axi_RdAck_i_3;
  wire axi_RdAck_i_3_0;
  wire axi_RdAck_i_3_1;
  wire axi_read_req_r;
  wire axi_read_req_tog_i_1__7_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_n_0;
  wire [0:0]bank15_read;
  wire read_ack_tog_r_reg_n_0;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_n_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_aresetn_0;

  LUT6 #(
    .INIT(64'hE00000E000000000)) 
    adc33_overvol_out_i_1
       (.I0(adc33_overvol_irq),
        .I1(adc33_irq_sync),
        .I2(s_axi_aresetn),
        .I3(read_ack_tog_r_reg_n_0),
        .I4(read_ack_tog_reg_n_0),
        .I5(adc33_overvol_out_reg_0),
        .O(adc33_overvol_out_reg));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    axi_RdAck_i_8
       (.I0(read_ack_tog_reg_n_0),
        .I1(read_ack_tog_r_reg_n_0),
        .I2(axi_RdAck_i_3),
        .I3(axi_RdAck_i_3_0),
        .I4(axi_RdAck_i_3_1),
        .O(read_ack_tog_reg_0));
  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bank15_read),
        .Q(axi_read_req_r),
        .R(s_axi_aresetn_0));
  LUT3 #(
    .INIT(8'hE1)) 
    axi_read_req_tog_i_1__7
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_n_0),
        .O(axi_read_req_tog_i_1__7_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__7_n_0),
        .Q(axi_read_req_tog_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog_reg_n_0),
        .Q(read_ack_tog_r_reg_n_0),
        .R(s_axi_aresetn_0));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_reg_n_0),
        .Q(read_ack_tog_reg_n_0),
        .R(s_axi_aresetn_0));
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_awready_reg_i_1
       (.I0(s_axi_aresetn),
        .O(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_9
   (read_ack_tog,
    read_ack_tog_r,
    rst,
    adc0_read_req,
    s_axi_aclk,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1);
  output read_ack_tog;
  output read_ack_tog_r;
  input rst;
  input adc0_read_req;
  input s_axi_aclk;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;

  wire adc0_read_req;
  wire axi_read_req_r;
  wire axi_read_req_tog;
  wire axi_read_req_tog_i_1__3_n_0;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire rst;
  wire s_axi_aclk;

  FDRE axi_read_req_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_read_req),
        .Q(axi_read_req_r),
        .R(rst));
  LUT4 #(
    .INIT(16'hFB04)) 
    axi_read_req_tog_i_1__3
       (.I0(axi_read_req_r),
        .I1(axi_read_req_tog_reg_0),
        .I2(axi_read_req_tog_reg_1),
        .I3(axi_read_req_tog),
        .O(axi_read_req_tog_i_1__3_n_0));
  FDRE axi_read_req_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog_i_1__3_n_0),
        .Q(axi_read_req_tog),
        .R(rst));
  FDRE read_ack_tog_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_tog),
        .Q(read_ack_tog_r),
        .R(rst));
  FDRE read_ack_tog_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_read_req_tog),
        .Q(read_ack_tog),
        .R(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_sync
   (\adc1_slice2_irq_en_reg[15] ,
    adc12_irq_sync,
    adc11_irq_sync,
    irq,
    adc03_irq_en_reg,
    adc30_irq_en_reg,
    adc21_irq_en_reg,
    adc12_irq_en_reg,
    adc12_irq_en_reg_0,
    adc11_irq_en_reg,
    adc13_irq_en_reg,
    adc10_irq_en_reg,
    adc13_irq_sync,
    adc10_irq_sync,
    adc21_irq_en_reg_0,
    \syncstages_ff_reg[4] ,
    adc22_irq_en_reg,
    adc20_irq_en_reg,
    adc22_irq_sync,
    adc20_irq_sync,
    adc21_irq_sync,
    adc23_irq_sync,
    adc30_irq_en_reg_0,
    adc32_irq_en_reg,
    adc33_irq_en_reg,
    adc31_irq_en_reg,
    adc33_irq_sync,
    adc31_irq_sync,
    adc30_irq_sync,
    adc32_irq_sync,
    \adc3_slice2_irq_en_reg[14] ,
    \adc3_slice2_irq_en_reg[3] ,
    adc00_irq_en_reg,
    adc01_irq_en_reg,
    \adc0_slice3_irq_en_reg[3] ,
    adc02_irq_en_reg,
    adc03_irq_sync,
    adc02_irq_sync,
    \adc0_slice2_irq_en_reg[15] ,
    \adc0_slice2_irq_en_reg[14] ,
    adc00_irq_sync,
    adc01_irq_sync,
    dac12_irq_en_reg,
    dac02_irq_en_reg,
    \syncstages_ff_reg[4]_0 ,
    \syncstages_ff_reg[4]_1 ,
    dac00_irq_en_reg,
    dac01_irq_en_reg,
    dac00_irq_sync,
    dac01_irq_sync,
    dac02_irq_sync,
    \dac0_slice2_irq_en_reg[14] ,
    dac03_irq_sync,
    dac12_irq_en_reg_0,
    dac13_irq_en_reg,
    dac11_irq_en_reg,
    dac10_irq_en_reg,
    dac11_irq_sync,
    dac10_irq_sync,
    dac12_irq_sync,
    dac13_irq_sync,
    Q,
    irq_INST_0_i_30_0,
    \IP2Bus_Data[15]_i_23 ,
    \IP2Bus_Data[15]_i_23_0 ,
    irq_enables,
    adc13_irq_en,
    adc13_overvol_irq,
    \IP2Bus_Data[3]_i_4 ,
    adc10_irq_en,
    irq_INST_0_i_32_0,
    adc10_overvol_irq,
    adc12_irq_en,
    \IP2Bus_Data[2]_i_25 ,
    adc11_irq_en,
    adc11_overvol_irq,
    adc22_irq_en,
    \IP2Bus_Data[2]_i_23 ,
    adc22_overvol_irq,
    adc20_irq_en,
    irq_INST_0_i_28_0,
    adc20_overvol_irq,
    adc21_irq_en,
    \IP2Bus_Data[1]_i_63 ,
    adc21_overvol_irq,
    \IP2Bus_Data[3]_i_22 ,
    adc23_overvol_irq,
    adc33_irq_en,
    irq_INST_0_i_15_0,
    adc33_overvol_irq,
    adc31_irq_en,
    adc31_overvol_irq,
    \IP2Bus_Data[1]_i_14 ,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_12 ,
    \IP2Bus_Data[0]_i_12_0 ,
    adc32_irq_en,
    \IP2Bus_Data[2]_i_45 ,
    adc32_overvol_irq,
    adc03_irq_en,
    \IP2Bus_Data[3]_i_9 ,
    \IP2Bus_Data[3]_i_9_0 ,
    adc02_irq_en,
    \IP2Bus_Data[2]_i_40 ,
    \IP2Bus_Data[15]_i_86 ,
    adc00_irq_en,
    \IP2Bus_Data[0]_i_26 ,
    adc00_overvol_irq,
    adc01_irq_en,
    \IP2Bus_Data[1]_i_9 ,
    \IP2Bus_Data[1]_i_9_0 ,
    irq_0,
    p_36_in,
    \IP2Bus_Data[0]_i_40 ,
    \IP2Bus_Data[1]_i_61 ,
    \IP2Bus_Data[2]_i_64 ,
    \IP2Bus_Data[3]_i_69 ,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_55 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_68 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_29 ,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_28 ,
    adc23_irq_en,
    dac00_status,
    s_axi_aclk,
    dac01_status,
    dac02_status,
    dac03_status,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status);
  output \adc1_slice2_irq_en_reg[15] ;
  output [3:0]adc12_irq_sync;
  output [2:0]adc11_irq_sync;
  output irq;
  output adc03_irq_en_reg;
  output adc30_irq_en_reg;
  output adc21_irq_en_reg;
  output adc12_irq_en_reg;
  output adc12_irq_en_reg_0;
  output adc11_irq_en_reg;
  output adc13_irq_en_reg;
  output adc10_irq_en_reg;
  output [3:0]adc13_irq_sync;
  output [3:0]adc10_irq_sync;
  output adc21_irq_en_reg_0;
  output \syncstages_ff_reg[4] ;
  output adc22_irq_en_reg;
  output adc20_irq_en_reg;
  output [3:0]adc22_irq_sync;
  output [3:0]adc20_irq_sync;
  output [3:0]adc21_irq_sync;
  output [3:0]adc23_irq_sync;
  output adc30_irq_en_reg_0;
  output adc32_irq_en_reg;
  output adc33_irq_en_reg;
  output adc31_irq_en_reg;
  output [3:0]adc33_irq_sync;
  output [3:0]adc31_irq_sync;
  output [3:0]adc30_irq_sync;
  output [1:0]adc32_irq_sync;
  output \adc3_slice2_irq_en_reg[14] ;
  output \adc3_slice2_irq_en_reg[3] ;
  output adc00_irq_en_reg;
  output adc01_irq_en_reg;
  output \adc0_slice3_irq_en_reg[3] ;
  output adc02_irq_en_reg;
  output [3:0]adc03_irq_sync;
  output [2:0]adc02_irq_sync;
  output \adc0_slice2_irq_en_reg[15] ;
  output \adc0_slice2_irq_en_reg[14] ;
  output [3:0]adc00_irq_sync;
  output [3:0]adc01_irq_sync;
  output dac12_irq_en_reg;
  output dac02_irq_en_reg;
  output \syncstages_ff_reg[4]_0 ;
  output \syncstages_ff_reg[4]_1 ;
  output dac00_irq_en_reg;
  output dac01_irq_en_reg;
  output [1:0]dac00_irq_sync;
  output [1:0]dac01_irq_sync;
  output [0:0]dac02_irq_sync;
  output \dac0_slice2_irq_en_reg[14] ;
  output [1:0]dac03_irq_sync;
  output dac12_irq_en_reg_0;
  output dac13_irq_en_reg;
  output dac11_irq_en_reg;
  output dac10_irq_en_reg;
  output [1:0]dac11_irq_sync;
  output [1:0]dac10_irq_sync;
  output [1:0]dac12_irq_sync;
  output [1:0]dac13_irq_sync;
  input [2:0]Q;
  input [3:0]irq_INST_0_i_30_0;
  input \IP2Bus_Data[15]_i_23 ;
  input \IP2Bus_Data[15]_i_23_0 ;
  input [6:0]irq_enables;
  input adc13_irq_en;
  input adc13_overvol_irq;
  input [3:0]\IP2Bus_Data[3]_i_4 ;
  input adc10_irq_en;
  input [3:0]irq_INST_0_i_32_0;
  input adc10_overvol_irq;
  input adc12_irq_en;
  input \IP2Bus_Data[2]_i_25 ;
  input adc11_irq_en;
  input adc11_overvol_irq;
  input adc22_irq_en;
  input [3:0]\IP2Bus_Data[2]_i_23 ;
  input adc22_overvol_irq;
  input adc20_irq_en;
  input [3:0]irq_INST_0_i_28_0;
  input adc20_overvol_irq;
  input adc21_irq_en;
  input [3:0]\IP2Bus_Data[1]_i_63 ;
  input adc21_overvol_irq;
  input [3:0]\IP2Bus_Data[3]_i_22 ;
  input adc23_overvol_irq;
  input adc33_irq_en;
  input [3:0]irq_INST_0_i_15_0;
  input adc33_overvol_irq;
  input adc31_irq_en;
  input adc31_overvol_irq;
  input [3:0]\IP2Bus_Data[1]_i_14 ;
  input adc30_irq_en;
  input \IP2Bus_Data[0]_i_12 ;
  input [1:0]\IP2Bus_Data[0]_i_12_0 ;
  input adc32_irq_en;
  input [3:0]\IP2Bus_Data[2]_i_45 ;
  input adc32_overvol_irq;
  input adc03_irq_en;
  input [1:0]\IP2Bus_Data[3]_i_9 ;
  input \IP2Bus_Data[3]_i_9_0 ;
  input adc02_irq_en;
  input \IP2Bus_Data[2]_i_40 ;
  input [2:0]\IP2Bus_Data[15]_i_86 ;
  input adc00_irq_en;
  input [3:0]\IP2Bus_Data[0]_i_26 ;
  input adc00_overvol_irq;
  input adc01_irq_en;
  input \IP2Bus_Data[1]_i_9 ;
  input [1:0]\IP2Bus_Data[1]_i_9_0 ;
  input irq_0;
  input [3:0]p_36_in;
  input [1:0]\IP2Bus_Data[0]_i_40 ;
  input [1:0]\IP2Bus_Data[1]_i_61 ;
  input [1:0]\IP2Bus_Data[2]_i_64 ;
  input [1:0]\IP2Bus_Data[3]_i_69 ;
  input dac11_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_55 ;
  input dac10_irq_en;
  input [1:0]\IP2Bus_Data[0]_i_68 ;
  input dac12_irq_en;
  input [1:0]\IP2Bus_Data[2]_i_29 ;
  input dac13_irq_en;
  input [1:0]\IP2Bus_Data[3]_i_28 ;
  input adc23_irq_en;
  input [1:0]dac00_status;
  input s_axi_aclk;
  input [1:0]dac01_status;
  input [1:0]dac02_status;
  input [1:0]dac03_status;
  input [1:0]dac10_status;
  input [1:0]dac11_status;
  input [1:0]dac12_status;
  input [1:0]dac13_status;
  input [3:0]adc00_status;
  input [3:0]adc01_status;
  input [3:0]adc02_status;
  input [3:0]adc03_status;
  input [3:0]adc10_status;
  input [3:0]adc11_status;
  input [3:0]adc12_status;
  input [3:0]adc13_status;
  input [3:0]adc20_status;
  input [3:0]adc21_status;
  input [3:0]adc22_status;
  input [3:0]adc23_status;
  input [3:0]adc30_status;
  input [3:0]adc31_status;
  input [3:0]adc32_status;
  input [3:0]adc33_status;

  wire \IP2Bus_Data[0]_i_12 ;
  wire [1:0]\IP2Bus_Data[0]_i_12_0 ;
  wire [3:0]\IP2Bus_Data[0]_i_26 ;
  wire [1:0]\IP2Bus_Data[0]_i_40 ;
  wire [1:0]\IP2Bus_Data[0]_i_68 ;
  wire \IP2Bus_Data[15]_i_23 ;
  wire \IP2Bus_Data[15]_i_23_0 ;
  wire [2:0]\IP2Bus_Data[15]_i_86 ;
  wire [3:0]\IP2Bus_Data[1]_i_14 ;
  wire [1:0]\IP2Bus_Data[1]_i_55 ;
  wire [1:0]\IP2Bus_Data[1]_i_61 ;
  wire [3:0]\IP2Bus_Data[1]_i_63 ;
  wire \IP2Bus_Data[1]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_9_0 ;
  wire [3:0]\IP2Bus_Data[2]_i_23 ;
  wire \IP2Bus_Data[2]_i_25 ;
  wire [1:0]\IP2Bus_Data[2]_i_29 ;
  wire \IP2Bus_Data[2]_i_40 ;
  wire [3:0]\IP2Bus_Data[2]_i_45 ;
  wire [1:0]\IP2Bus_Data[2]_i_64 ;
  wire [3:0]\IP2Bus_Data[3]_i_22 ;
  wire [1:0]\IP2Bus_Data[3]_i_28 ;
  wire [3:0]\IP2Bus_Data[3]_i_4 ;
  wire [1:0]\IP2Bus_Data[3]_i_69 ;
  wire [1:0]\IP2Bus_Data[3]_i_9 ;
  wire \IP2Bus_Data[3]_i_9_0 ;
  wire [2:0]Q;
  wire adc00_irq_en;
  wire adc00_irq_en_reg;
  wire [3:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire [3:0]adc00_status;
  wire adc01_irq_en;
  wire adc01_irq_en_reg;
  wire [3:0]adc01_irq_sync;
  wire [3:0]adc01_status;
  wire adc02_irq_en;
  wire adc02_irq_en_reg;
  wire [2:0]adc02_irq_sync;
  wire [2:2]adc02_stat_sync;
  wire [3:0]adc02_status;
  wire adc03_irq_en;
  wire adc03_irq_en_reg;
  wire [3:0]adc03_irq_sync;
  wire [3:0]adc03_status;
  wire \adc0_slice2_irq_en_reg[14] ;
  wire \adc0_slice2_irq_en_reg[15] ;
  wire \adc0_slice3_irq_en_reg[3] ;
  wire adc10_irq_en;
  wire adc10_irq_en_reg;
  wire [3:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire [3:0]adc10_status;
  wire adc11_irq_en;
  wire adc11_irq_en_reg;
  wire [2:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire [3:3]adc11_stat_sync;
  wire [3:0]adc11_status;
  wire adc12_irq_en;
  wire adc12_irq_en_reg;
  wire adc12_irq_en_reg_0;
  wire [3:0]adc12_irq_sync;
  wire [3:0]adc12_status;
  wire adc13_irq_en;
  wire adc13_irq_en_reg;
  wire [3:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire [3:0]adc13_status;
  wire \adc1_slice2_irq_en_reg[15] ;
  wire adc20_irq_en;
  wire adc20_irq_en_reg;
  wire [3:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire [3:0]adc20_status;
  wire adc21_irq_en;
  wire adc21_irq_en_reg;
  wire adc21_irq_en_reg_0;
  wire [3:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire [3:0]adc21_status;
  wire adc22_irq_en;
  wire adc22_irq_en_reg;
  wire [3:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire [3:0]adc22_status;
  wire adc23_irq_en;
  wire [3:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire [3:0]adc23_status;
  wire adc30_irq_en;
  wire adc30_irq_en_reg;
  wire adc30_irq_en_reg_0;
  wire [3:0]adc30_irq_sync;
  wire [3:0]adc30_status;
  wire adc31_irq_en;
  wire adc31_irq_en_reg;
  wire [3:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire [3:0]adc31_status;
  wire adc32_irq_en;
  wire adc32_irq_en_reg;
  wire [1:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire [2:1]adc32_stat_sync;
  wire [3:0]adc32_status;
  wire adc33_irq_en;
  wire adc33_irq_en_reg;
  wire [3:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire [3:0]adc33_status;
  wire \adc3_slice2_irq_en_reg[14] ;
  wire \adc3_slice2_irq_en_reg[3] ;
  wire dac00_irq_en_reg;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac00_status;
  wire dac01_irq_en_reg;
  wire [1:0]dac01_irq_sync;
  wire [1:0]dac01_status;
  wire dac02_irq_en_reg;
  wire [0:0]dac02_irq_sync;
  wire [0:0]dac02_stat_sync;
  wire [1:0]dac02_status;
  wire [1:0]dac03_irq_sync;
  wire [1:0]dac03_status;
  wire \dac0_slice2_irq_en_reg[14] ;
  wire dac10_irq_en;
  wire dac10_irq_en_reg;
  wire [1:0]dac10_irq_sync;
  wire [1:0]dac10_status;
  wire dac11_irq_en;
  wire dac11_irq_en_reg;
  wire [1:0]dac11_irq_sync;
  wire [1:0]dac11_status;
  wire dac12_irq_en;
  wire dac12_irq_en_reg;
  wire dac12_irq_en_reg_0;
  wire [1:0]dac12_irq_sync;
  wire [1:0]dac12_status;
  wire dac13_irq_en;
  wire dac13_irq_en_reg;
  wire [1:0]dac13_irq_sync;
  wire [1:0]dac13_status;
  wire irq;
  wire irq_0;
  wire [3:0]irq_INST_0_i_15_0;
  wire irq_INST_0_i_1_n_0;
  wire [3:0]irq_INST_0_i_28_0;
  wire irq_INST_0_i_2_n_0;
  wire [3:0]irq_INST_0_i_30_0;
  wire [3:0]irq_INST_0_i_32_0;
  wire irq_INST_0_i_33_n_0;
  wire irq_INST_0_i_38_n_0;
  wire irq_INST_0_i_39_n_0;
  wire irq_INST_0_i_40_n_0;
  wire irq_INST_0_i_41_n_0;
  wire irq_INST_0_i_42_n_0;
  wire irq_INST_0_i_43_n_0;
  wire irq_INST_0_i_44_n_0;
  wire irq_INST_0_i_46_n_0;
  wire irq_INST_0_i_47_n_0;
  wire irq_INST_0_i_48_n_0;
  wire [6:0]irq_enables;
  wire [3:0]p_36_in;
  wire s_axi_aclk;
  wire \syncstages_ff_reg[4] ;
  wire \syncstages_ff_reg[4]_0 ;
  wire \syncstages_ff_reg[4]_1 ;

  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[14]_i_57 
       (.I0(\IP2Bus_Data[15]_i_86 [1]),
        .I1(adc02_stat_sync),
        .O(\adc0_slice2_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_60 
       (.I0(\IP2Bus_Data[2]_i_45 [2]),
        .I1(adc32_stat_sync[2]),
        .O(\adc3_slice2_irq_en_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_68 
       (.I0(\IP2Bus_Data[2]_i_64 [0]),
        .I1(dac02_stat_sync),
        .O(\dac0_slice2_irq_en_reg[14] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_110 
       (.I0(\IP2Bus_Data[15]_i_86 [2]),
        .I1(adc02_irq_sync[2]),
        .O(\adc0_slice2_irq_en_reg[15] ));
  LUT6 #(
    .INIT(64'hF088F088F0880088)) 
    \IP2Bus_Data[15]_i_69 
       (.I0(Q[2]),
        .I1(adc12_irq_sync[3]),
        .I2(irq_INST_0_i_30_0[3]),
        .I3(\IP2Bus_Data[15]_i_23 ),
        .I4(adc11_stat_sync),
        .I5(\IP2Bus_Data[15]_i_23_0 ),
        .O(\adc1_slice2_irq_en_reg[15] ));
  LUT2 #(
    .INIT(4'h7)) 
    \IP2Bus_Data[3]_i_43 
       (.I0(\IP2Bus_Data[2]_i_45 [1]),
        .I1(adc32_stat_sync[1]),
        .O(\adc3_slice2_irq_en_reg[3] ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    irq_INST_0
       (.I0(irq_INST_0_i_1_n_0),
        .I1(irq_INST_0_i_2_n_0),
        .I2(adc03_irq_en_reg),
        .I3(irq_enables[2]),
        .I4(adc30_irq_en_reg),
        .I5(irq_enables[5]),
        .O(irq));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    irq_INST_0_i_1
       (.I0(dac12_irq_en_reg),
        .I1(irq_enables[1]),
        .I2(irq_enables[6]),
        .I3(irq_0),
        .I4(irq_enables[0]),
        .I5(dac02_irq_en_reg),
        .O(irq_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h55555DDD5DDD5DDD)) 
    irq_INST_0_i_10
       (.I0(adc01_irq_en),
        .I1(\IP2Bus_Data[1]_i_9 ),
        .I2(adc01_irq_sync[2]),
        .I3(\IP2Bus_Data[1]_i_9_0 [0]),
        .I4(adc01_irq_sync[3]),
        .I5(\IP2Bus_Data[1]_i_9_0 [1]),
        .O(adc01_irq_en_reg));
  LUT5 #(
    .INIT(32'h00000777)) 
    irq_INST_0_i_11
       (.I0(\IP2Bus_Data[3]_i_9 [0]),
        .I1(adc03_irq_sync[1]),
        .I2(\IP2Bus_Data[3]_i_9 [1]),
        .I3(adc03_irq_sync[3]),
        .I4(\IP2Bus_Data[3]_i_9_0 ),
        .O(\adc0_slice3_irq_en_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_12
       (.I0(adc02_irq_en),
        .I1(\IP2Bus_Data[2]_i_40 ),
        .I2(adc02_stat_sync),
        .I3(\IP2Bus_Data[15]_i_86 [1]),
        .I4(adc02_irq_sync[1]),
        .I5(\IP2Bus_Data[15]_i_86 [0]),
        .O(adc02_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_13
       (.I0(adc30_irq_en),
        .I1(\IP2Bus_Data[0]_i_12 ),
        .I2(adc30_irq_sync[3]),
        .I3(\IP2Bus_Data[0]_i_12_0 [1]),
        .I4(adc30_irq_sync[1]),
        .I5(\IP2Bus_Data[0]_i_12_0 [0]),
        .O(adc30_irq_en_reg_0));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_14
       (.I0(adc32_irq_en),
        .I1(irq_INST_0_i_38_n_0),
        .I2(adc32_stat_sync[1]),
        .I3(\IP2Bus_Data[2]_i_45 [1]),
        .I4(adc32_irq_sync[1]),
        .I5(\IP2Bus_Data[2]_i_45 [3]),
        .O(adc32_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_15
       (.I0(adc33_irq_en),
        .I1(irq_INST_0_i_39_n_0),
        .I2(adc33_irq_sync[1]),
        .I3(irq_INST_0_i_15_0[1]),
        .I4(adc33_overvol_irq),
        .I5(irq_INST_0_i_15_0[0]),
        .O(adc33_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_16
       (.I0(adc31_irq_en),
        .I1(irq_INST_0_i_40_n_0),
        .I2(adc31_overvol_irq),
        .I3(\IP2Bus_Data[1]_i_14 [0]),
        .I4(adc31_irq_sync[3]),
        .I5(\IP2Bus_Data[1]_i_14 [3]),
        .O(adc31_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_17
       (.I0(dac12_irq_en),
        .I1(\IP2Bus_Data[2]_i_29 [1]),
        .I2(dac12_irq_sync[1]),
        .I3(\IP2Bus_Data[2]_i_29 [0]),
        .I4(dac12_irq_sync[0]),
        .O(dac12_irq_en_reg_0));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_18
       (.I0(dac13_irq_en),
        .I1(\IP2Bus_Data[3]_i_28 [0]),
        .I2(dac13_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_28 [1]),
        .I4(dac13_irq_sync[1]),
        .O(dac13_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_19
       (.I0(dac11_irq_en),
        .I1(\IP2Bus_Data[1]_i_55 [0]),
        .I2(dac11_irq_sync[0]),
        .I3(\IP2Bus_Data[1]_i_55 [1]),
        .I4(dac11_irq_sync[1]),
        .O(dac11_irq_en_reg));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_INST_0_i_2
       (.I0(adc21_irq_en_reg),
        .I1(irq_enables[4]),
        .I2(adc12_irq_en_reg),
        .I3(irq_enables[3]),
        .O(irq_INST_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_20
       (.I0(dac10_irq_en),
        .I1(\IP2Bus_Data[0]_i_68 [1]),
        .I2(dac10_irq_sync[1]),
        .I3(\IP2Bus_Data[0]_i_68 [0]),
        .I4(dac10_irq_sync[0]),
        .O(dac10_irq_en_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_21
       (.I0(dac02_stat_sync),
        .I1(\IP2Bus_Data[2]_i_64 [0]),
        .I2(dac02_irq_sync),
        .I3(\IP2Bus_Data[2]_i_64 [1]),
        .O(\syncstages_ff_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_22
       (.I0(dac03_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_69 [1]),
        .I2(dac03_irq_sync[0]),
        .I3(\IP2Bus_Data[3]_i_69 [0]),
        .O(\syncstages_ff_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_23
       (.I0(p_36_in[0]),
        .I1(\IP2Bus_Data[0]_i_40 [0]),
        .I2(dac00_irq_sync[0]),
        .I3(\IP2Bus_Data[0]_i_40 [1]),
        .I4(dac00_irq_sync[1]),
        .O(dac00_irq_en_reg));
  LUT5 #(
    .INIT(32'hAA808080)) 
    irq_INST_0_i_24
       (.I0(p_36_in[1]),
        .I1(\IP2Bus_Data[1]_i_61 [1]),
        .I2(dac01_irq_sync[1]),
        .I3(\IP2Bus_Data[1]_i_61 [0]),
        .I4(dac01_irq_sync[0]),
        .O(dac01_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_25
       (.I0(adc21_irq_en),
        .I1(irq_INST_0_i_41_n_0),
        .I2(adc21_irq_sync[3]),
        .I3(\IP2Bus_Data[1]_i_63 [3]),
        .I4(adc21_overvol_irq),
        .I5(\IP2Bus_Data[1]_i_63 [0]),
        .O(adc21_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h00151515FFFFFFFF)) 
    irq_INST_0_i_26
       (.I0(irq_INST_0_i_42_n_0),
        .I1(adc23_irq_sync[3]),
        .I2(\IP2Bus_Data[3]_i_22 [3]),
        .I3(adc23_irq_sync[1]),
        .I4(\IP2Bus_Data[3]_i_22 [1]),
        .I5(adc23_irq_en),
        .O(\syncstages_ff_reg[4] ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_27
       (.I0(adc22_irq_en),
        .I1(irq_INST_0_i_43_n_0),
        .I2(adc22_irq_sync[3]),
        .I3(\IP2Bus_Data[2]_i_23 [3]),
        .I4(adc22_overvol_irq),
        .I5(\IP2Bus_Data[2]_i_23 [0]),
        .O(adc22_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_28
       (.I0(adc20_irq_en),
        .I1(irq_INST_0_i_44_n_0),
        .I2(adc20_irq_sync[2]),
        .I3(irq_INST_0_i_28_0[2]),
        .I4(adc20_irq_sync[1]),
        .I5(irq_INST_0_i_28_0[1]),
        .O(adc20_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_29
       (.I0(adc12_irq_en),
        .I1(\IP2Bus_Data[2]_i_25 ),
        .I2(adc12_irq_sync[1]),
        .I3(Q[0]),
        .I4(adc12_irq_sync[2]),
        .I5(Q[1]),
        .O(adc12_irq_en_reg_0));
  LUT5 #(
    .INIT(32'h00004404)) 
    irq_INST_0_i_3
       (.I0(adc00_irq_en_reg),
        .I1(adc01_irq_en_reg),
        .I2(adc03_irq_en),
        .I3(\adc0_slice3_irq_en_reg[3] ),
        .I4(adc02_irq_en_reg),
        .O(adc03_irq_en_reg));
  LUT6 #(
    .INIT(64'h55555DDD5DDD5DDD)) 
    irq_INST_0_i_30
       (.I0(adc11_irq_en),
        .I1(irq_INST_0_i_46_n_0),
        .I2(adc11_overvol_irq),
        .I3(irq_INST_0_i_30_0[0]),
        .I4(adc11_irq_sync[2]),
        .I5(irq_INST_0_i_30_0[2]),
        .O(adc11_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_31
       (.I0(adc13_irq_en),
        .I1(irq_INST_0_i_47_n_0),
        .I2(adc13_overvol_irq),
        .I3(\IP2Bus_Data[3]_i_4 [0]),
        .I4(adc13_irq_sync[3]),
        .I5(\IP2Bus_Data[3]_i_4 [3]),
        .O(adc13_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_32
       (.I0(adc10_irq_en),
        .I1(irq_INST_0_i_48_n_0),
        .I2(adc10_irq_sync[2]),
        .I3(irq_INST_0_i_32_0[2]),
        .I4(adc10_irq_sync[1]),
        .I5(irq_INST_0_i_32_0[1]),
        .O(adc10_irq_en_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_33
       (.I0(adc00_irq_sync[1]),
        .I1(\IP2Bus_Data[0]_i_26 [1]),
        .I2(adc00_overvol_irq),
        .I3(\IP2Bus_Data[0]_i_26 [0]),
        .O(irq_INST_0_i_33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_38
       (.I0(adc32_stat_sync[2]),
        .I1(\IP2Bus_Data[2]_i_45 [2]),
        .I2(adc32_overvol_irq),
        .I3(\IP2Bus_Data[2]_i_45 [0]),
        .O(irq_INST_0_i_38_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_39
       (.I0(adc33_irq_sync[2]),
        .I1(irq_INST_0_i_15_0[2]),
        .I2(adc33_irq_sync[3]),
        .I3(irq_INST_0_i_15_0[3]),
        .O(irq_INST_0_i_39_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    irq_INST_0_i_4
       (.I0(adc30_irq_en_reg_0),
        .I1(adc32_irq_en_reg),
        .I2(adc33_irq_en_reg),
        .I3(adc31_irq_en_reg),
        .O(adc30_irq_en_reg));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_40
       (.I0(adc31_irq_sync[2]),
        .I1(\IP2Bus_Data[1]_i_14 [2]),
        .I2(adc31_irq_sync[1]),
        .I3(\IP2Bus_Data[1]_i_14 [1]),
        .O(irq_INST_0_i_40_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_41
       (.I0(adc21_irq_sync[1]),
        .I1(\IP2Bus_Data[1]_i_63 [1]),
        .I2(adc21_irq_sync[2]),
        .I3(\IP2Bus_Data[1]_i_63 [2]),
        .O(irq_INST_0_i_41_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_42
       (.I0(adc23_irq_sync[2]),
        .I1(\IP2Bus_Data[3]_i_22 [2]),
        .I2(adc23_overvol_irq),
        .I3(\IP2Bus_Data[3]_i_22 [0]),
        .O(irq_INST_0_i_42_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_43
       (.I0(adc22_irq_sync[1]),
        .I1(\IP2Bus_Data[2]_i_23 [1]),
        .I2(adc22_irq_sync[2]),
        .I3(\IP2Bus_Data[2]_i_23 [2]),
        .O(irq_INST_0_i_43_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_44
       (.I0(adc20_irq_sync[3]),
        .I1(irq_INST_0_i_28_0[3]),
        .I2(adc20_overvol_irq),
        .I3(irq_INST_0_i_28_0[0]),
        .O(irq_INST_0_i_44_n_0));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_46
       (.I0(adc11_stat_sync),
        .I1(irq_INST_0_i_30_0[3]),
        .I2(adc11_irq_sync[1]),
        .I3(irq_INST_0_i_30_0[1]),
        .O(irq_INST_0_i_46_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_47
       (.I0(adc13_irq_sync[1]),
        .I1(\IP2Bus_Data[3]_i_4 [1]),
        .I2(adc13_irq_sync[2]),
        .I3(\IP2Bus_Data[3]_i_4 [2]),
        .O(irq_INST_0_i_47_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_48
       (.I0(adc10_irq_sync[3]),
        .I1(irq_INST_0_i_32_0[3]),
        .I2(adc10_overvol_irq),
        .I3(irq_INST_0_i_32_0[0]),
        .O(irq_INST_0_i_48_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    irq_INST_0_i_5
       (.I0(dac12_irq_en_reg_0),
        .I1(dac13_irq_en_reg),
        .I2(dac11_irq_en_reg),
        .I3(dac10_irq_en_reg),
        .O(dac12_irq_en_reg));
  LUT6 #(
    .INIT(64'h000000000000D0DD)) 
    irq_INST_0_i_6
       (.I0(p_36_in[2]),
        .I1(\syncstages_ff_reg[4]_0 ),
        .I2(\syncstages_ff_reg[4]_1 ),
        .I3(p_36_in[3]),
        .I4(dac00_irq_en_reg),
        .I5(dac01_irq_en_reg),
        .O(dac02_irq_en_reg));
  LUT4 #(
    .INIT(16'h0004)) 
    irq_INST_0_i_7
       (.I0(adc21_irq_en_reg_0),
        .I1(\syncstages_ff_reg[4] ),
        .I2(adc22_irq_en_reg),
        .I3(adc20_irq_en_reg),
        .O(adc21_irq_en_reg));
  LUT4 #(
    .INIT(16'h0004)) 
    irq_INST_0_i_8
       (.I0(adc12_irq_en_reg_0),
        .I1(adc11_irq_en_reg),
        .I2(adc13_irq_en_reg),
        .I3(adc10_irq_en_reg),
        .O(adc12_irq_en_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    irq_INST_0_i_9
       (.I0(adc00_irq_en),
        .I1(irq_INST_0_i_33_n_0),
        .I2(adc00_irq_sync[2]),
        .I3(\IP2Bus_Data[0]_i_26 [2]),
        .I4(adc00_irq_sync[3]),
        .I5(\IP2Bus_Data[0]_i_26 [3]),
        .O(adc00_irq_en_reg));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98 sync_adc00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc00_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99 sync_adc00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc00_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97 sync_adc00_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc00_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96 sync_adc00_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc00_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102 sync_adc01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc01_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103 sync_adc01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc01_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101 sync_adc01_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc01_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100 sync_adc01_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc01_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc01_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106 sync_adc02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_stat_sync),
        .src_clk(1'b0),
        .src_in(adc02_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107 sync_adc02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc02_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105 sync_adc02_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc02_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104 sync_adc02_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc02_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc02_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110 sync_adc03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc03_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111 sync_adc03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc03_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109 sync_adc03_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc03_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108 sync_adc03_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc03_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114 sync_adc10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc10_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115 sync_adc10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc10_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113 sync_adc10_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc10_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112 sync_adc10_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc10_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118 sync_adc11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc11_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119 sync_adc11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_stat_sync),
        .src_clk(1'b0),
        .src_in(adc11_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117 sync_adc11_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc11_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116 sync_adc11_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc11_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc11_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122 sync_adc12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc12_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123 sync_adc12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc12_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121 sync_adc12_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc12_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120 sync_adc12_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc12_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc12_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126 sync_adc13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc13_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127 sync_adc13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc13_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125 sync_adc13_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc13_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124 sync_adc13_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc13_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc13_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130 sync_adc20_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc20_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131 sync_adc20_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc20_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129 sync_adc20_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc20_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128 sync_adc20_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc20_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc20_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134 sync_adc21_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc21_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135 sync_adc21_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc21_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133 sync_adc21_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc21_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132 sync_adc21_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc21_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc21_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138 sync_adc22_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc22_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139 sync_adc22_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc22_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137 sync_adc22_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc22_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136 sync_adc22_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc22_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc22_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142 sync_adc23_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc23_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143 sync_adc23_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc23_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141 sync_adc23_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc23_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140 sync_adc23_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc23_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc23_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146 sync_adc30_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc30_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147 sync_adc30_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc30_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145 sync_adc30_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc30_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144 sync_adc30_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc30_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc30_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150 sync_adc31_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc31_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151 sync_adc31_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc31_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149 sync_adc31_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc31_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148 sync_adc31_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc31_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc31_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154 sync_adc32_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[2]),
        .src_clk(1'b0),
        .src_in(adc32_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155 sync_adc32_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc32_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153 sync_adc32_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_stat_sync[1]),
        .src_clk(1'b0),
        .src_in(adc32_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152 sync_adc32_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc32_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc32_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158 sync_adc33_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[2]),
        .src_clk(1'b0),
        .src_in(adc33_status[2]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0 sync_adc33_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[3]),
        .src_clk(1'b0),
        .src_in(adc33_status[3]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157 sync_adc33_over_range
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(adc33_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156 sync_adc33_over_vol
       (.dest_clk(s_axi_aclk),
        .dest_out(adc33_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(adc33_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80 sync_dac00_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac00_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81 sync_dac00_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac00_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac00_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82 sync_dac01_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac01_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83 sync_dac01_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac01_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac01_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84 sync_dac02_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_stat_sync),
        .src_clk(1'b0),
        .src_in(dac02_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85 sync_dac02_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac02_irq_sync),
        .src_clk(1'b0),
        .src_in(dac02_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86 sync_dac03_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac03_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87 sync_dac03_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac03_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac03_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88 sync_dac10_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac10_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89 sync_dac10_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac10_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac10_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90 sync_dac11_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac11_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91 sync_dac11_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac11_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac11_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92 sync_dac12_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac12_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93 sync_dac12_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac12_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac12_status[1]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94 sync_dac13_data_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[0]),
        .src_clk(1'b0),
        .src_in(dac13_status[0]));
  (* DEST_SYNC_FF = "5" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95 sync_dac13_fifo_irq
       (.dest_clk(s_axi_aclk),
        .dest_out(dac13_irq_sync[1]),
        .src_clk(1'b0),
        .src_in(dac13_status[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_overvol_irq
   (rst,
    axi_RdAck0,
    read_ack_tog_r_reg,
    read_ack_tog_reg,
    adc12_overvol_out_reg_0,
    adc12_overvol_irq,
    adc30_overvol_out_reg_0,
    adc30_overvol_irq,
    \adc3_slice2_irq_en_reg[2] ,
    adc32_overvol_irq,
    adc03_overvol_out_reg_0,
    adc03_overvol_irq,
    adc02_overvol_out_reg_0,
    \adc0_slice2_irq_en_reg[2] ,
    adc01_overvol_out_reg_0,
    adc01_overvol_irq,
    adc00_overvol_irq,
    adc10_overvol_irq,
    adc11_overvol_irq,
    adc13_overvol_irq,
    adc20_overvol_irq,
    adc21_overvol_irq,
    adc22_overvol_irq,
    adc23_overvol_irq,
    adc31_overvol_irq,
    adc33_overvol_irq,
    s_axi_aresetn,
    read_ack_tog_r,
    read_ack_tog,
    axi_RdAck_reg,
    read_ack_tog_r_0,
    read_ack_tog_1,
    axi_RdAck_reg_0,
    axi_RdAck_reg_1,
    axi_RdAck_i_2,
    axi_RdAck_i_2_0,
    axi_RdAck_i_8,
    axi_RdAck_i_8_0,
    axi_RdAck_r,
    Q,
    adc12_irq_sync,
    irq_INST_0_i_13,
    adc30_irq_sync,
    \IP2Bus_Data[2]_i_17 ,
    irq_INST_0_i_11,
    adc03_irq_sync,
    irq_INST_0_i_12,
    adc02_irq_sync,
    irq_INST_0_i_10,
    adc01_irq_sync,
    bank9_read,
    s_axi_aclk,
    bank11_read,
    bank13_read,
    bank15_read,
    adc00_irq_sync,
    adc03_overvol_out_reg_1,
    adc10_irq_sync,
    adc13_overvol_out_reg_0,
    adc11_irq_sync,
    adc13_irq_sync,
    adc20_irq_sync,
    adc23_overvol_out_reg_0,
    adc21_irq_sync,
    adc22_irq_sync,
    adc23_irq_sync,
    adc33_overvol_out_reg_0,
    adc31_irq_sync,
    adc32_irq_sync,
    adc33_irq_sync,
    axi_read_req_tog_reg,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_read_req_tog_reg_2,
    axi_read_req_tog_reg_3,
    axi_read_req_tog_reg_4,
    axi_read_req_tog_reg_5,
    axi_read_req_tog_reg_6,
    axi_read_req_tog_reg_7,
    axi_read_req_tog_reg_8);
  output rst;
  output axi_RdAck0;
  output read_ack_tog_r_reg;
  output read_ack_tog_reg;
  output adc12_overvol_out_reg_0;
  output adc12_overvol_irq;
  output adc30_overvol_out_reg_0;
  output adc30_overvol_irq;
  output \adc3_slice2_irq_en_reg[2] ;
  output adc32_overvol_irq;
  output adc03_overvol_out_reg_0;
  output adc03_overvol_irq;
  output adc02_overvol_out_reg_0;
  output \adc0_slice2_irq_en_reg[2] ;
  output adc01_overvol_out_reg_0;
  output adc01_overvol_irq;
  output adc00_overvol_irq;
  output adc10_overvol_irq;
  output adc11_overvol_irq;
  output adc13_overvol_irq;
  output adc20_overvol_irq;
  output adc21_overvol_irq;
  output adc22_overvol_irq;
  output adc23_overvol_irq;
  output adc31_overvol_irq;
  output adc33_overvol_irq;
  input s_axi_aresetn;
  input read_ack_tog_r;
  input read_ack_tog;
  input axi_RdAck_reg;
  input read_ack_tog_r_0;
  input read_ack_tog_1;
  input axi_RdAck_reg_0;
  input axi_RdAck_reg_1;
  input axi_RdAck_i_2;
  input axi_RdAck_i_2_0;
  input axi_RdAck_i_8;
  input axi_RdAck_i_8_0;
  input axi_RdAck_r;
  input [1:0]Q;
  input [1:0]adc12_irq_sync;
  input [1:0]irq_INST_0_i_13;
  input [1:0]adc30_irq_sync;
  input [0:0]\IP2Bus_Data[2]_i_17 ;
  input [1:0]irq_INST_0_i_11;
  input [1:0]adc03_irq_sync;
  input [1:0]irq_INST_0_i_12;
  input [1:0]adc02_irq_sync;
  input [1:0]irq_INST_0_i_10;
  input [1:0]adc01_irq_sync;
  input [3:0]bank9_read;
  input s_axi_aclk;
  input [3:0]bank11_read;
  input [3:0]bank13_read;
  input [3:0]bank15_read;
  input [0:0]adc00_irq_sync;
  input adc03_overvol_out_reg_1;
  input [0:0]adc10_irq_sync;
  input adc13_overvol_out_reg_0;
  input [0:0]adc11_irq_sync;
  input [0:0]adc13_irq_sync;
  input [0:0]adc20_irq_sync;
  input adc23_overvol_out_reg_0;
  input [0:0]adc21_irq_sync;
  input [0:0]adc22_irq_sync;
  input [0:0]adc23_irq_sync;
  input adc33_overvol_out_reg_0;
  input [0:0]adc31_irq_sync;
  input [0:0]adc32_irq_sync;
  input [0:0]adc33_irq_sync;
  input axi_read_req_tog_reg;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_read_req_tog_reg_2;
  input axi_read_req_tog_reg_3;
  input axi_read_req_tog_reg_4;
  input axi_read_req_tog_reg_5;
  input axi_read_req_tog_reg_6;
  input axi_read_req_tog_reg_7;
  input axi_read_req_tog_reg_8;

  wire [0:0]\IP2Bus_Data[2]_i_17 ;
  wire [1:0]Q;
  wire [0:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire [1:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc01_overvol_out_reg_0;
  wire [1:0]adc02_irq_sync;
  wire adc02_overvol_irq;
  wire adc02_overvol_out_reg_0;
  wire [1:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire adc03_overvol_out_reg_0;
  wire adc03_overvol_out_reg_1;
  wire \adc0_slice2_irq_en_reg[2] ;
  wire [0:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire [0:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire [1:0]adc12_irq_sync;
  wire adc12_overvol_ack;
  wire adc12_overvol_irq;
  wire adc12_overvol_out_reg_0;
  wire [0:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc13_overvol_out_reg_0;
  wire [0:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire [0:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire [0:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire [0:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc23_overvol_out_reg_0;
  wire [1:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc30_overvol_out_reg_0;
  wire [0:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire [0:0]adc32_irq_sync;
  wire adc32_overvol_irq;
  wire [0:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc33_overvol_out_reg_0;
  wire \adc3_slice2_irq_en_reg[2] ;
  wire axi_RdAck0;
  wire axi_RdAck_i_2;
  wire axi_RdAck_i_2_0;
  wire axi_RdAck_i_8;
  wire axi_RdAck_i_8_0;
  wire axi_RdAck_r;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_RdAck_reg_1;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_2;
  wire axi_read_req_tog_reg_3;
  wire axi_read_req_tog_reg_4;
  wire axi_read_req_tog_reg_5;
  wire axi_read_req_tog_reg_6;
  wire axi_read_req_tog_reg_7;
  wire axi_read_req_tog_reg_8;
  wire [3:0]bank11_read;
  wire [3:0]bank13_read;
  wire [3:0]bank15_read;
  wire [3:0]bank9_read;
  wire i_adc00_overvol_ack_n_0;
  wire i_adc00_overvol_ack_n_1;
  wire i_adc01_overvol_ack_n_0;
  wire i_adc01_overvol_ack_n_1;
  wire i_adc02_overvol_ack_n_1;
  wire i_adc03_overvol_ack_n_0;
  wire i_adc03_overvol_ack_n_1;
  wire i_adc03_overvol_ack_n_2;
  wire i_adc10_overvol_ack_n_0;
  wire i_adc10_overvol_ack_n_1;
  wire i_adc11_overvol_ack_n_1;
  wire i_adc12_overvol_ack_n_0;
  wire i_adc13_overvol_ack_n_0;
  wire i_adc13_overvol_ack_n_1;
  wire i_adc13_overvol_ack_n_2;
  wire i_adc20_overvol_ack_n_0;
  wire i_adc20_overvol_ack_n_1;
  wire i_adc20_overvol_ack_n_2;
  wire i_adc21_overvol_ack_n_0;
  wire i_adc21_overvol_ack_n_1;
  wire i_adc22_overvol_ack_n_0;
  wire i_adc22_overvol_ack_n_1;
  wire i_adc23_overvol_ack_n_0;
  wire i_adc23_overvol_ack_n_1;
  wire i_adc23_overvol_ack_n_2;
  wire i_adc30_overvol_ack_n_0;
  wire i_adc30_overvol_ack_n_1;
  wire i_adc31_overvol_ack_n_0;
  wire i_adc31_overvol_ack_n_1;
  wire i_adc31_overvol_ack_n_2;
  wire i_adc32_overvol_ack_n_0;
  wire i_adc33_overvol_ack_n_2;
  wire [1:0]irq_INST_0_i_10;
  wire [1:0]irq_INST_0_i_11;
  wire [1:0]irq_INST_0_i_12;
  wire [1:0]irq_INST_0_i_13;
  wire read_ack_tog;
  wire read_ack_tog_1;
  wire read_ack_tog_r;
  wire read_ack_tog_r_0;
  wire read_ack_tog_r_reg;
  wire read_ack_tog_reg;
  wire rst;
  wire s_axi_aclk;
  wire s_axi_aresetn;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_39 
       (.I0(irq_INST_0_i_12[0]),
        .I1(adc02_overvol_irq),
        .O(\adc0_slice2_irq_en_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_47 
       (.I0(\IP2Bus_Data[2]_i_17 ),
        .I1(adc32_overvol_irq),
        .O(\adc3_slice2_irq_en_reg[2] ));
  FDRE adc00_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc00_overvol_ack_n_1),
        .Q(adc00_overvol_irq),
        .R(1'b0));
  FDRE adc01_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc01_overvol_ack_n_1),
        .Q(adc01_overvol_irq),
        .R(1'b0));
  FDRE adc02_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc02_overvol_ack_n_1),
        .Q(adc02_overvol_irq),
        .R(1'b0));
  FDRE adc03_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc03_overvol_ack_n_2),
        .Q(adc03_overvol_irq),
        .R(1'b0));
  FDRE adc10_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc10_overvol_ack_n_1),
        .Q(adc10_overvol_irq),
        .R(1'b0));
  FDRE adc11_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc11_overvol_ack_n_1),
        .Q(adc11_overvol_irq),
        .R(1'b0));
  FDRE adc12_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc12_overvol_ack_n_0),
        .Q(adc12_overvol_irq),
        .R(1'b0));
  FDRE adc13_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc13_overvol_ack_n_2),
        .Q(adc13_overvol_irq),
        .R(1'b0));
  FDRE adc20_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc20_overvol_ack_n_2),
        .Q(adc20_overvol_irq),
        .R(1'b0));
  FDRE adc21_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc21_overvol_ack_n_1),
        .Q(adc21_overvol_irq),
        .R(1'b0));
  FDRE adc22_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc22_overvol_ack_n_1),
        .Q(adc22_overvol_irq),
        .R(1'b0));
  FDRE adc23_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc23_overvol_ack_n_2),
        .Q(adc23_overvol_irq),
        .R(1'b0));
  FDRE adc30_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc30_overvol_ack_n_1),
        .Q(adc30_overvol_irq),
        .R(1'b0));
  FDRE adc31_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc31_overvol_ack_n_2),
        .Q(adc31_overvol_irq),
        .R(1'b0));
  FDRE adc32_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc32_overvol_ack_n_0),
        .Q(adc32_overvol_irq),
        .R(1'b0));
  FDRE adc33_overvol_out_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(i_adc33_overvol_ack_n_2),
        .Q(adc33_overvol_irq),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_15 i_adc00_overvol_ack
       (.adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc00_overvol_out_reg(i_adc00_overvol_ack_n_1),
        .adc00_overvol_out_reg_0(adc03_overvol_out_reg_1),
        .axi_RdAck_i_4(i_adc13_overvol_ack_n_1),
        .axi_RdAck_i_4_0(i_adc13_overvol_ack_n_0),
        .bank9_read(bank9_read[0]),
        .read_ack_tog_r_reg_0(i_adc00_overvol_ack_n_0),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_16 i_adc01_overvol_ack
       (.adc01_irq_sync(adc01_irq_sync[0]),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc01_overvol_out_reg(i_adc01_overvol_ack_n_1),
        .adc01_overvol_out_reg_0(adc03_overvol_out_reg_1),
        .axi_RdAck_i_4(i_adc23_overvol_ack_n_1),
        .axi_RdAck_i_4_0(i_adc23_overvol_ack_n_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_8),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_7),
        .bank9_read(bank9_read[1]),
        .read_ack_tog_r_reg_0(i_adc01_overvol_ack_n_0),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_17 i_adc02_overvol_ack
       (.adc02_irq_sync(adc02_irq_sync[0]),
        .adc02_overvol_irq(adc02_overvol_irq),
        .adc02_overvol_out_reg(i_adc02_overvol_ack_n_1),
        .adc02_overvol_out_reg_0(adc03_overvol_out_reg_1),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_4),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_7),
        .bank9_read(bank9_read[2]),
        .read_ack_tog_1(read_ack_tog_1),
        .read_ack_tog_r_0(read_ack_tog_r_0),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_18 i_adc03_overvol_ack
       (.adc03_irq_sync(adc03_irq_sync[0]),
        .adc03_overvol_irq(adc03_overvol_irq),
        .adc03_overvol_out_reg(i_adc03_overvol_ack_n_2),
        .adc03_overvol_out_reg_0(adc03_overvol_out_reg_1),
        .bank9_read(bank9_read[3]),
        .read_ack_tog_r_reg_0(i_adc03_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc03_overvol_ack_n_0),
        .read_ack_tog_reg_1(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_19 i_adc10_overvol_ack
       (.adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc10_overvol_out_reg(i_adc10_overvol_ack_n_1),
        .adc10_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck_reg(i_adc31_overvol_ack_n_0),
        .axi_RdAck_reg_0(i_adc31_overvol_ack_n_1),
        .axi_RdAck_reg_1(i_adc01_overvol_ack_n_0),
        .axi_RdAck_reg_2(i_adc00_overvol_ack_n_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_2),
        .bank11_read(bank11_read[0]),
        .read_ack_tog_reg_0(i_adc10_overvol_ack_n_0),
        .read_ack_tog_reg_1(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_20 i_adc11_overvol_ack
       (.adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc11_overvol_out_reg(i_adc11_overvol_ack_n_1),
        .adc11_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_RdAck0(axi_RdAck0),
        .axi_RdAck_reg(axi_RdAck_reg),
        .axi_RdAck_reg_0(i_adc10_overvol_ack_n_0),
        .axi_RdAck_reg_1(i_adc30_overvol_ack_n_0),
        .axi_RdAck_reg_2(i_adc22_overvol_ack_n_0),
        .axi_RdAck_reg_3(axi_RdAck_reg_0),
        .axi_RdAck_reg_4(axi_RdAck_reg_1),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_3),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_8),
        .bank11_read(bank11_read[1]),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_21 i_adc12_overvol_ack
       (.adc12_irq_sync(adc12_irq_sync[0]),
        .adc12_overvol_ack(adc12_overvol_ack),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc12_overvol_out_reg(i_adc12_overvol_ack_n_0),
        .adc12_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_3),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_4),
        .bank11_read(bank11_read[2]),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_22 i_adc13_overvol_ack
       (.adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc13_overvol_out_reg(i_adc13_overvol_ack_n_2),
        .adc13_overvol_out_reg_0(adc13_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .bank11_read(bank11_read[3]),
        .read_ack_tog_r_reg_0(i_adc13_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc13_overvol_ack_n_0),
        .read_ack_tog_reg_1(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_23 i_adc20_overvol_ack
       (.adc20_irq_sync(adc20_irq_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc20_overvol_out_reg(i_adc20_overvol_ack_n_2),
        .adc20_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .bank13_read(bank13_read[0]),
        .read_ack_tog_r_reg_0(i_adc20_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc20_overvol_ack_n_0),
        .read_ack_tog_reg_1(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_24 i_adc21_overvol_ack
       (.adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc21_overvol_out_reg(i_adc21_overvol_ack_n_1),
        .adc21_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_RdAck_i_8(axi_RdAck_i_8),
        .axi_RdAck_i_8_0(axi_RdAck_i_8_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_8),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_6),
        .bank13_read(bank13_read[1]),
        .read_ack_tog_r_reg_0(i_adc21_overvol_ack_n_0),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_25 i_adc22_overvol_ack
       (.adc22_irq_sync(adc22_irq_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc22_overvol_out_reg(i_adc22_overvol_ack_n_1),
        .adc22_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_RdAck_i_2(axi_RdAck_i_2),
        .axi_RdAck_i_2_0(axi_RdAck_i_2_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_4),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_6),
        .bank13_read(bank13_read[2]),
        .read_ack_tog_r_reg_0(i_adc22_overvol_ack_n_0),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_26 i_adc23_overvol_ack
       (.adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc23_overvol_out_reg(i_adc23_overvol_ack_n_2),
        .adc23_overvol_out_reg_0(adc23_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .bank13_read(bank13_read[3]),
        .read_ack_tog_r_reg_0(i_adc23_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc23_overvol_ack_n_0),
        .read_ack_tog_reg_1(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_27 i_adc30_overvol_ack
       (.adc12_overvol_ack(adc12_overvol_ack),
        .adc30_irq_sync(adc30_irq_sync[0]),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc30_overvol_out_reg(i_adc30_overvol_ack_n_1),
        .adc30_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_RdAck_i_2(i_adc20_overvol_ack_n_0),
        .axi_RdAck_i_2_0(i_adc20_overvol_ack_n_1),
        .axi_RdAck_r(axi_RdAck_r),
        .bank15_read(bank15_read[0]),
        .read_ack_tog_reg_0(i_adc30_overvol_ack_n_0),
        .read_ack_tog_reg_1(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_28 i_adc31_overvol_ack
       (.adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc31_overvol_out_reg(i_adc31_overvol_ack_n_2),
        .adc31_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_5),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_8),
        .bank15_read(bank15_read[1]),
        .read_ack_tog_r_reg_0(i_adc31_overvol_ack_n_1),
        .read_ack_tog_reg_0(i_adc31_overvol_ack_n_0),
        .read_ack_tog_reg_1(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_29 i_adc32_overvol_ack
       (.adc32_irq_sync(adc32_irq_sync),
        .adc32_overvol_irq(adc32_overvol_irq),
        .adc32_overvol_out_reg(i_adc32_overvol_ack_n_0),
        .adc32_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_5),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_4),
        .bank15_read(bank15_read[2]),
        .read_ack_tog_reg_0(rst),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_30 i_adc33_overvol_ack
       (.adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc33_overvol_out_reg(i_adc33_overvol_ack_n_2),
        .adc33_overvol_out_reg_0(adc33_overvol_out_reg_0),
        .axi_RdAck_i_3(i_adc03_overvol_ack_n_0),
        .axi_RdAck_i_3_0(i_adc03_overvol_ack_n_1),
        .axi_RdAck_i_3_1(i_adc21_overvol_ack_n_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_1),
        .bank15_read(bank15_read[3]),
        .read_ack_tog_reg_0(read_ack_tog_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(rst));
  LUT4 #(
    .INIT(16'h0777)) 
    irq_INST_0_i_34
       (.I0(adc01_overvol_irq),
        .I1(irq_INST_0_i_10[0]),
        .I2(adc01_irq_sync[1]),
        .I3(irq_INST_0_i_10[1]),
        .O(adc01_overvol_out_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_35
       (.I0(adc03_overvol_irq),
        .I1(irq_INST_0_i_11[0]),
        .I2(adc03_irq_sync[1]),
        .I3(irq_INST_0_i_11[1]),
        .O(adc03_overvol_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_36
       (.I0(adc02_overvol_irq),
        .I1(irq_INST_0_i_12[0]),
        .I2(adc02_irq_sync[1]),
        .I3(irq_INST_0_i_12[1]),
        .O(adc02_overvol_out_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_37
       (.I0(adc30_overvol_irq),
        .I1(irq_INST_0_i_13[0]),
        .I2(adc30_irq_sync[1]),
        .I3(irq_INST_0_i_13[1]),
        .O(adc30_overvol_out_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    irq_INST_0_i_45
       (.I0(adc12_overvol_irq),
        .I1(Q[0]),
        .I2(adc12_irq_sync[1]),
        .I3(Q[1]),
        .O(adc12_overvol_out_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled
   (adc0_drpen_por,
    adc0_reset_i,
    adc0_drpwe_por,
    por_timer_start_reg_0,
    enable_clock_en_reg_0,
    adc0_por_req,
    done_reg_0,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \syncstages_ff_reg[3] ,
    \rdata_reg[15]_0 ,
    por_req_reg_0,
    adc0_powerup_state,
    adc0_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc0_status,
    s_axi_aclk,
    por_timer_start_reg_1,
    enable_clock_en_reg_1,
    adc0_por_gnt,
    por_req_reg_1,
    done_reg_1,
    Q,
    clock_en_reg_0,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    adc0_drprdy_por,
    dest_out,
    \por_timer_count_reg[15]_0 ,
    tile_config_done,
    dummy_read_req,
    adc0_powerup_state_INST_0_0,
    adc0_do_mon);
  output adc0_drpen_por;
  output adc0_reset_i;
  output adc0_drpwe_por;
  output por_timer_start_reg_0;
  output enable_clock_en_reg_0;
  output adc0_por_req;
  output done_reg_0;
  output [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \syncstages_ff_reg[3] ;
  output [0:0]\rdata_reg[15]_0 ;
  output por_req_reg_0;
  output adc0_powerup_state;
  output [0:0]adc0_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc0_status;
  input s_axi_aclk;
  input por_timer_start_reg_1;
  input enable_clock_en_reg_1;
  input adc0_por_gnt;
  input por_req_reg_1;
  input done_reg_1;
  input [0:0]Q;
  input clock_en_reg_0;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input adc0_drprdy_por;
  input dest_out;
  input [1:0]\por_timer_count_reg[15]_0 ;
  input tile_config_done;
  input dummy_read_req;
  input [0:0]adc0_powerup_state_INST_0_0;
  input [15:0]adc0_do_mon;

  wire \FSM_onehot_por_sm_state[11]_i_2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc0_do_mon;
  wire [0:0]adc0_drpaddr_por;
  wire adc0_drpen_por;
  wire adc0_drprdy_por;
  wire adc0_drpwe_por;
  wire adc0_por_gnt;
  wire adc0_por_req;
  wire adc0_powerup_state;
  wire [0:0]adc0_powerup_state_INST_0_0;
  wire adc0_reset_i;
  wire [1:0]adc0_status;
  wire \clock_en_count[5]_i_1_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1_n_0;
  wire clock_en_i_2_n_0;
  wire clock_en_reg_0;
  wire clock_en_reg_n_0;
  wire dest_out;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1_n_0 ;
  wire \drpdi_por[15]_i_1_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__1_n_0;
  wire drpen_por_i_2__1_n_0;
  wire dummy_read_req;
  wire enable_clock_en_reg_0;
  wire enable_clock_en_reg_1;
  wire [5:0]p_0_in__0;
  wire por_gnt_r;
  wire por_req_reg_0;
  wire por_req_reg_1;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10_n_0 ;
  wire \por_timer_count[0]_i_11_n_0 ;
  wire \por_timer_count[0]_i_12_n_0 ;
  wire \por_timer_count[0]_i_13_n_0 ;
  wire \por_timer_count[0]_i_14_n_0 ;
  wire \por_timer_count[0]_i_15_n_0 ;
  wire \por_timer_count[0]_i_16_n_0 ;
  wire \por_timer_count[0]_i_17_n_0 ;
  wire \por_timer_count[0]_i_18_n_0 ;
  wire \por_timer_count[0]_i_19_n_0 ;
  wire \por_timer_count[0]_i_1_n_0 ;
  wire \por_timer_count[0]_i_20_n_0 ;
  wire \por_timer_count[0]_i_21_n_0 ;
  wire \por_timer_count[0]_i_22_n_0 ;
  wire \por_timer_count[0]_i_23_n_0 ;
  wire \por_timer_count[0]_i_24_n_0 ;
  wire \por_timer_count[0]_i_3_n_0 ;
  wire \por_timer_count[0]_i_4_n_0 ;
  wire \por_timer_count[0]_i_5_n_0 ;
  wire \por_timer_count[0]_i_6_n_0 ;
  wire \por_timer_count[0]_i_7_n_0 ;
  wire \por_timer_count[0]_i_8_n_0 ;
  wire \por_timer_count[0]_i_9_n_0 ;
  wire \por_timer_count[16]_i_10_n_0 ;
  wire \por_timer_count[16]_i_11_n_0 ;
  wire \por_timer_count[16]_i_12_n_0 ;
  wire \por_timer_count[16]_i_13_n_0 ;
  wire \por_timer_count[16]_i_14_n_0 ;
  wire \por_timer_count[16]_i_15_n_0 ;
  wire \por_timer_count[16]_i_16_n_0 ;
  wire \por_timer_count[16]_i_2_n_0 ;
  wire \por_timer_count[16]_i_3_n_0 ;
  wire \por_timer_count[16]_i_4_n_0 ;
  wire \por_timer_count[16]_i_5_n_0 ;
  wire \por_timer_count[16]_i_6_n_0 ;
  wire \por_timer_count[16]_i_7_n_0 ;
  wire \por_timer_count[16]_i_8_n_0 ;
  wire \por_timer_count[16]_i_9_n_0 ;
  wire \por_timer_count[8]_i_10_n_0 ;
  wire \por_timer_count[8]_i_11_n_0 ;
  wire \por_timer_count[8]_i_12_n_0 ;
  wire \por_timer_count[8]_i_13_n_0 ;
  wire \por_timer_count[8]_i_14_n_0 ;
  wire \por_timer_count[8]_i_15_n_0 ;
  wire \por_timer_count[8]_i_16_n_0 ;
  wire \por_timer_count[8]_i_17_n_0 ;
  wire \por_timer_count[8]_i_2_n_0 ;
  wire \por_timer_count[8]_i_3_n_0 ;
  wire \por_timer_count[8]_i_4_n_0 ;
  wire \por_timer_count[8]_i_5_n_0 ;
  wire \por_timer_count[8]_i_6_n_0 ;
  wire \por_timer_count[8]_i_7_n_0 ;
  wire \por_timer_count[8]_i_8_n_0 ;
  wire \por_timer_count[8]_i_9_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2_n_0 ;
  wire \por_timer_count_reg[0]_i_2_n_1 ;
  wire \por_timer_count_reg[0]_i_2_n_10 ;
  wire \por_timer_count_reg[0]_i_2_n_11 ;
  wire \por_timer_count_reg[0]_i_2_n_12 ;
  wire \por_timer_count_reg[0]_i_2_n_13 ;
  wire \por_timer_count_reg[0]_i_2_n_14 ;
  wire \por_timer_count_reg[0]_i_2_n_15 ;
  wire \por_timer_count_reg[0]_i_2_n_2 ;
  wire \por_timer_count_reg[0]_i_2_n_3 ;
  wire \por_timer_count_reg[0]_i_2_n_4 ;
  wire \por_timer_count_reg[0]_i_2_n_5 ;
  wire \por_timer_count_reg[0]_i_2_n_6 ;
  wire \por_timer_count_reg[0]_i_2_n_7 ;
  wire \por_timer_count_reg[0]_i_2_n_8 ;
  wire \por_timer_count_reg[0]_i_2_n_9 ;
  wire [1:0]\por_timer_count_reg[15]_0 ;
  wire \por_timer_count_reg[16]_i_1_n_1 ;
  wire \por_timer_count_reg[16]_i_1_n_10 ;
  wire \por_timer_count_reg[16]_i_1_n_11 ;
  wire \por_timer_count_reg[16]_i_1_n_12 ;
  wire \por_timer_count_reg[16]_i_1_n_13 ;
  wire \por_timer_count_reg[16]_i_1_n_14 ;
  wire \por_timer_count_reg[16]_i_1_n_15 ;
  wire \por_timer_count_reg[16]_i_1_n_2 ;
  wire \por_timer_count_reg[16]_i_1_n_3 ;
  wire \por_timer_count_reg[16]_i_1_n_4 ;
  wire \por_timer_count_reg[16]_i_1_n_5 ;
  wire \por_timer_count_reg[16]_i_1_n_6 ;
  wire \por_timer_count_reg[16]_i_1_n_7 ;
  wire \por_timer_count_reg[16]_i_1_n_8 ;
  wire \por_timer_count_reg[16]_i_1_n_9 ;
  wire \por_timer_count_reg[8]_i_1_n_0 ;
  wire \por_timer_count_reg[8]_i_1_n_1 ;
  wire \por_timer_count_reg[8]_i_1_n_10 ;
  wire \por_timer_count_reg[8]_i_1_n_11 ;
  wire \por_timer_count_reg[8]_i_1_n_12 ;
  wire \por_timer_count_reg[8]_i_1_n_13 ;
  wire \por_timer_count_reg[8]_i_1_n_14 ;
  wire \por_timer_count_reg[8]_i_1_n_15 ;
  wire \por_timer_count_reg[8]_i_1_n_2 ;
  wire \por_timer_count_reg[8]_i_1_n_3 ;
  wire \por_timer_count_reg[8]_i_1_n_4 ;
  wire \por_timer_count_reg[8]_i_1_n_5 ;
  wire \por_timer_count_reg[8]_i_1_n_6 ;
  wire \por_timer_count_reg[8]_i_1_n_7 ;
  wire \por_timer_count_reg[8]_i_1_n_8 ;
  wire \por_timer_count_reg[8]_i_1_n_9 ;
  wire por_timer_start_reg_0;
  wire por_timer_start_reg_1;
  wire [14:0]rdata;
  wire \rdata[15]_i_1_n_0 ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[1]_i_1_n_0 ;
  wire \status[3]_i_2__4_n_0 ;
  wire \syncstages_ff_reg[3] ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \FSM_onehot_por_sm_state[11]_i_1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2_n_0 ),
        .I1(por_gnt_r),
        .I2(adc0_por_gnt),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \FSM_onehot_por_sm_state[11]_i_2 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(adc0_drprdy_por),
        .I5(\syncstages_ff_reg[3] ),
        .O(\FSM_onehot_por_sm_state[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_4 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I1(\rdata_reg[15]_0 ),
        .I2(dest_out),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_por_sm_state[2]_i_1 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\FSM_onehot_por_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_por_sm_state[4]_i_1 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\FSM_onehot_por_sm_state[4]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .S(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(adc0_reset_i));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(adc0_reset_i));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[1]_i_3__2 
       (.I0(adc0_por_req),
        .I1(dummy_read_req),
        .O(por_req_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    adc0_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc0_powerup_state_INST_0_0),
        .O(adc0_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_en_count[4]_i_1 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(p_0_in__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1 
       (.I0(clock_en_reg_0),
        .I1(Q),
        .I2(enable_clock_en_reg_0),
        .O(\clock_en_count[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_en_count[5]_i_2 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(p_0_in__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    clock_en_i_1
       (.I0(enable_clock_en_reg_0),
        .I1(Q),
        .I2(clock_en_reg_0),
        .I3(clock_en_i_2_n_0),
        .I4(clock_en_count_reg[5]),
        .O(clock_en_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clock_en_i_2
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(clock_en_i_2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hFBFA)) 
    \drpaddr_por[10]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(adc0_drpaddr_por),
        .O(\drpaddr_por[10]_i_1_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1_n_0 ),
        .Q(adc0_drpaddr_por),
        .R(adc0_reset_i));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1 
       (.I0(\rdata_reg[15]_0 ),
        .O(\drpdi_por[15]_i_1_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(adc0_reset_i));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_2__1_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(drpen_por_i_2__1_n_0),
        .Q(adc0_drpen_por),
        .R(adc0_reset_i));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc0_drpwe_por),
        .R(adc0_reset_i));
  LUT5 #(
    .INIT(32'h8F888888)) 
    enable_clock_en_i_2
       (.I0(dest_out),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I2(\por_timer_count[0]_i_3_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\syncstages_ff_reg[3] ));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_reg_1),
        .Q(enable_clock_en_reg_0),
        .R(adc0_reset_i));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc0_por_gnt),
        .Q(por_gnt_r),
        .R(adc0_reset_i));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_reg_1),
        .Q(adc0_por_req),
        .R(adc0_reset_i));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \por_timer_count[0]_i_1 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[0]),
        .I2(clock_en_reg_n_0),
        .I3(\por_timer_count[0]_i_3_n_0 ),
        .O(\por_timer_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_10 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_11 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_12 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_13 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_15 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_16 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_17 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_18 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[1]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_19 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[0]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_20 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_21 
       (.I0(\por_timer_count[0]_i_23_n_0 ),
        .I1(por_timer_count_reg[16]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[19]),
        .I5(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24_n_0 ),
        .O(\por_timer_count[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_count_reg[21]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_3 
       (.I0(\por_timer_count[0]_i_20_n_0 ),
        .I1(\por_timer_count[0]_i_21_n_0 ),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_22_n_0 ),
        .O(\por_timer_count[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_4 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_5 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_7 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_8 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_9 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_10 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_13 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[12]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_14 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_2 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_5 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_6 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_9_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2_n_0 ,\por_timer_count_reg[0]_i_2_n_1 ,\por_timer_count_reg[0]_i_2_n_2 ,\por_timer_count_reg[0]_i_2_n_3 ,\por_timer_count_reg[0]_i_2_n_4 ,\por_timer_count_reg[0]_i_2_n_5 ,\por_timer_count_reg[0]_i_2_n_6 ,\por_timer_count_reg[0]_i_2_n_7 }),
        .DI({\por_timer_count[0]_i_4_n_0 ,\por_timer_count[0]_i_5_n_0 ,\por_timer_count[0]_i_6_n_0 ,\por_timer_count[0]_i_7_n_0 ,\por_timer_count[0]_i_8_n_0 ,\por_timer_count[0]_i_9_n_0 ,\por_timer_count[0]_i_10_n_0 ,\por_timer_count[0]_i_11_n_0 }),
        .O({\por_timer_count_reg[0]_i_2_n_8 ,\por_timer_count_reg[0]_i_2_n_9 ,\por_timer_count_reg[0]_i_2_n_10 ,\por_timer_count_reg[0]_i_2_n_11 ,\por_timer_count_reg[0]_i_2_n_12 ,\por_timer_count_reg[0]_i_2_n_13 ,\por_timer_count_reg[0]_i_2_n_14 ,\por_timer_count_reg[0]_i_2_n_15 }),
        .S({\por_timer_count[0]_i_12_n_0 ,\por_timer_count[0]_i_13_n_0 ,\por_timer_count[0]_i_14_n_0 ,\por_timer_count[0]_i_15_n_0 ,\por_timer_count[0]_i_16_n_0 ,\por_timer_count[0]_i_17_n_0 ,\por_timer_count[0]_i_18_n_0 ,\por_timer_count[0]_i_19_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1 
       (.CI(\por_timer_count_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1_n_1 ,\por_timer_count_reg[16]_i_1_n_2 ,\por_timer_count_reg[16]_i_1_n_3 ,\por_timer_count_reg[16]_i_1_n_4 ,\por_timer_count_reg[16]_i_1_n_5 ,\por_timer_count_reg[16]_i_1_n_6 ,\por_timer_count_reg[16]_i_1_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2_n_0 ,\por_timer_count[16]_i_3_n_0 ,\por_timer_count[16]_i_4_n_0 ,\por_timer_count[16]_i_5_n_0 ,\por_timer_count[16]_i_6_n_0 ,\por_timer_count[16]_i_7_n_0 ,\por_timer_count[16]_i_8_n_0 }),
        .O({\por_timer_count_reg[16]_i_1_n_8 ,\por_timer_count_reg[16]_i_1_n_9 ,\por_timer_count_reg[16]_i_1_n_10 ,\por_timer_count_reg[16]_i_1_n_11 ,\por_timer_count_reg[16]_i_1_n_12 ,\por_timer_count_reg[16]_i_1_n_13 ,\por_timer_count_reg[16]_i_1_n_14 ,\por_timer_count_reg[16]_i_1_n_15 }),
        .S({\por_timer_count[16]_i_9_n_0 ,\por_timer_count[16]_i_10_n_0 ,\por_timer_count[16]_i_11_n_0 ,\por_timer_count[16]_i_12_n_0 ,\por_timer_count[16]_i_13_n_0 ,\por_timer_count[16]_i_14_n_0 ,\por_timer_count[16]_i_15_n_0 ,\por_timer_count[16]_i_16_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(adc0_reset_i));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(adc0_reset_i));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1 
       (.CI(\por_timer_count_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1_n_0 ,\por_timer_count_reg[8]_i_1_n_1 ,\por_timer_count_reg[8]_i_1_n_2 ,\por_timer_count_reg[8]_i_1_n_3 ,\por_timer_count_reg[8]_i_1_n_4 ,\por_timer_count_reg[8]_i_1_n_5 ,\por_timer_count_reg[8]_i_1_n_6 ,\por_timer_count_reg[8]_i_1_n_7 }),
        .DI({\por_timer_count[8]_i_2_n_0 ,\por_timer_count[8]_i_3_n_0 ,\por_timer_count[8]_i_4_n_0 ,\por_timer_count[8]_i_5_n_0 ,\por_timer_count[8]_i_6_n_0 ,\por_timer_count[8]_i_7_n_0 ,\por_timer_count[8]_i_8_n_0 ,\por_timer_count[8]_i_9_n_0 }),
        .O({\por_timer_count_reg[8]_i_1_n_8 ,\por_timer_count_reg[8]_i_1_n_9 ,\por_timer_count_reg[8]_i_1_n_10 ,\por_timer_count_reg[8]_i_1_n_11 ,\por_timer_count_reg[8]_i_1_n_12 ,\por_timer_count_reg[8]_i_1_n_13 ,\por_timer_count_reg[8]_i_1_n_14 ,\por_timer_count_reg[8]_i_1_n_15 }),
        .S({\por_timer_count[8]_i_10_n_0 ,\por_timer_count[8]_i_11_n_0 ,\por_timer_count[8]_i_12_n_0 ,\por_timer_count[8]_i_13_n_0 ,\por_timer_count[8]_i_14_n_0 ,\por_timer_count[8]_i_15_n_0 ,\por_timer_count[8]_i_16_n_0 ,\por_timer_count[8]_i_17_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(adc0_reset_i));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_reg_1),
        .Q(por_timer_start_reg_0),
        .R(adc0_reset_i));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(adc0_drprdy_por),
        .O(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[0]),
        .Q(rdata[0]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[10]),
        .Q(rdata[10]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[11]),
        .Q(rdata[11]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[12]),
        .Q(rdata[12]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[13]),
        .Q(rdata[13]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[14]),
        .Q(rdata[14]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[15]),
        .Q(\rdata_reg[15]_0 ),
        .R(adc0_reset_i));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[1]),
        .Q(rdata[1]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[2]),
        .Q(rdata[2]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[3]),
        .Q(rdata[3]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[4]),
        .Q(rdata[4]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[5]),
        .Q(rdata[5]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[6]),
        .Q(rdata[6]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[7]),
        .Q(rdata[7]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[8]),
        .Q(rdata[8]),
        .R(adc0_reset_i));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1_n_0 ),
        .D(adc0_do_mon[9]),
        .Q(rdata[9]),
        .R(adc0_reset_i));
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .O(\status[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1 
       (.I0(Q),
        .I1(clock_en_reg_0),
        .O(adc0_reset_i));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \status[3]_i_2__4 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I4(\rdata_reg[15]_0 ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .O(\status[3]_i_2__4_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__4_n_0 ),
        .D(\status[1]_i_1_n_0 ),
        .Q(adc0_status[0]),
        .R(adc0_reset_i));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__4_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .Q(adc0_status[1]),
        .R(adc0_reset_i));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_5
   (adc1_drpen_por,
    p_0_in1_in,
    adc1_drpwe_por,
    por_timer_start_reg_0,
    enable_clock_en_reg_0,
    adc1_por_req,
    done_reg_0,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \syncstages_ff_reg[3] ,
    \rdata_reg[15]_0 ,
    por_req_reg_0,
    adc1_powerup_state,
    adc1_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc1_status,
    s_axi_aclk,
    por_timer_start_reg_1,
    enable_clock_en_reg_1,
    adc1_por_gnt,
    por_req_reg_1,
    done_reg_1,
    clock_en_reg_0,
    Q,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    adc1_drprdy_por,
    enable_clock_en_reg_2,
    \por_timer_count_reg[15]_0 ,
    tile_config_done,
    dummy_read_req,
    adc1_powerup_state_INST_0_0,
    adc1_do_mon);
  output adc1_drpen_por;
  output p_0_in1_in;
  output adc1_drpwe_por;
  output por_timer_start_reg_0;
  output enable_clock_en_reg_0;
  output adc1_por_req;
  output done_reg_0;
  output [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \syncstages_ff_reg[3] ;
  output [0:0]\rdata_reg[15]_0 ;
  output por_req_reg_0;
  output adc1_powerup_state;
  output [0:0]adc1_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc1_status;
  input s_axi_aclk;
  input por_timer_start_reg_1;
  input enable_clock_en_reg_1;
  input adc1_por_gnt;
  input por_req_reg_1;
  input done_reg_1;
  input clock_en_reg_0;
  input [0:0]Q;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input adc1_drprdy_por;
  input enable_clock_en_reg_2;
  input [1:0]\por_timer_count_reg[15]_0 ;
  input tile_config_done;
  input dummy_read_req;
  input [0:0]adc1_powerup_state_INST_0_0;
  input [15:0]adc1_do_mon;

  wire \FSM_onehot_por_sm_state[11]_i_2__0_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__0_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__0_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc1_do_mon;
  wire [0:0]adc1_drpaddr_por;
  wire adc1_drpen_por;
  wire adc1_drprdy_por;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire adc1_powerup_state;
  wire [0:0]adc1_powerup_state_INST_0_0;
  wire [1:0]adc1_status;
  wire \clock_en_count[5]_i_1__0_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__0_n_0;
  wire clock_en_i_2__0_n_0;
  wire clock_en_reg_0;
  wire clock_en_reg_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__0_n_0 ;
  wire \drpdi_por[15]_i_1__0_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__2_n_0;
  wire drpen_por_i_2__2_n_0;
  wire dummy_read_req;
  wire enable_clock_en_reg_0;
  wire enable_clock_en_reg_1;
  wire enable_clock_en_reg_2;
  wire p_0_in1_in;
  wire [5:0]p_0_in__0__0;
  wire por_gnt_r;
  wire por_req_reg_0;
  wire por_req_reg_1;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__0_n_0 ;
  wire \por_timer_count[0]_i_11__0_n_0 ;
  wire \por_timer_count[0]_i_12__0_n_0 ;
  wire \por_timer_count[0]_i_13__0_n_0 ;
  wire \por_timer_count[0]_i_14__0_n_0 ;
  wire \por_timer_count[0]_i_15__0_n_0 ;
  wire \por_timer_count[0]_i_16__0_n_0 ;
  wire \por_timer_count[0]_i_17__0_n_0 ;
  wire \por_timer_count[0]_i_18__0_n_0 ;
  wire \por_timer_count[0]_i_19__0_n_0 ;
  wire \por_timer_count[0]_i_1__0_n_0 ;
  wire \por_timer_count[0]_i_20__0_n_0 ;
  wire \por_timer_count[0]_i_21__0_n_0 ;
  wire \por_timer_count[0]_i_22__0_n_0 ;
  wire \por_timer_count[0]_i_23__0_n_0 ;
  wire \por_timer_count[0]_i_24__0_n_0 ;
  wire \por_timer_count[0]_i_3__0_n_0 ;
  wire \por_timer_count[0]_i_4__0_n_0 ;
  wire \por_timer_count[0]_i_5__0_n_0 ;
  wire \por_timer_count[0]_i_6__0_n_0 ;
  wire \por_timer_count[0]_i_7__0_n_0 ;
  wire \por_timer_count[0]_i_8__0_n_0 ;
  wire \por_timer_count[0]_i_9__0_n_0 ;
  wire \por_timer_count[16]_i_10__0_n_0 ;
  wire \por_timer_count[16]_i_11__0_n_0 ;
  wire \por_timer_count[16]_i_12__0_n_0 ;
  wire \por_timer_count[16]_i_13__0_n_0 ;
  wire \por_timer_count[16]_i_14__0_n_0 ;
  wire \por_timer_count[16]_i_15__0_n_0 ;
  wire \por_timer_count[16]_i_16__0_n_0 ;
  wire \por_timer_count[16]_i_2__0_n_0 ;
  wire \por_timer_count[16]_i_3__0_n_0 ;
  wire \por_timer_count[16]_i_4__0_n_0 ;
  wire \por_timer_count[16]_i_5__0_n_0 ;
  wire \por_timer_count[16]_i_6__0_n_0 ;
  wire \por_timer_count[16]_i_7__0_n_0 ;
  wire \por_timer_count[16]_i_8__0_n_0 ;
  wire \por_timer_count[16]_i_9__0_n_0 ;
  wire \por_timer_count[8]_i_10__0_n_0 ;
  wire \por_timer_count[8]_i_11__0_n_0 ;
  wire \por_timer_count[8]_i_12__0_n_0 ;
  wire \por_timer_count[8]_i_13__0_n_0 ;
  wire \por_timer_count[8]_i_14__0_n_0 ;
  wire \por_timer_count[8]_i_15__0_n_0 ;
  wire \por_timer_count[8]_i_16__0_n_0 ;
  wire \por_timer_count[8]_i_17__0_n_0 ;
  wire \por_timer_count[8]_i_2__0_n_0 ;
  wire \por_timer_count[8]_i_3__0_n_0 ;
  wire \por_timer_count[8]_i_4__0_n_0 ;
  wire \por_timer_count[8]_i_5__0_n_0 ;
  wire \por_timer_count[8]_i_6__0_n_0 ;
  wire \por_timer_count[8]_i_7__0_n_0 ;
  wire \por_timer_count[8]_i_8__0_n_0 ;
  wire \por_timer_count[8]_i_9__0_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__0_n_0 ;
  wire \por_timer_count_reg[0]_i_2__0_n_1 ;
  wire \por_timer_count_reg[0]_i_2__0_n_10 ;
  wire \por_timer_count_reg[0]_i_2__0_n_11 ;
  wire \por_timer_count_reg[0]_i_2__0_n_12 ;
  wire \por_timer_count_reg[0]_i_2__0_n_13 ;
  wire \por_timer_count_reg[0]_i_2__0_n_14 ;
  wire \por_timer_count_reg[0]_i_2__0_n_15 ;
  wire \por_timer_count_reg[0]_i_2__0_n_2 ;
  wire \por_timer_count_reg[0]_i_2__0_n_3 ;
  wire \por_timer_count_reg[0]_i_2__0_n_4 ;
  wire \por_timer_count_reg[0]_i_2__0_n_5 ;
  wire \por_timer_count_reg[0]_i_2__0_n_6 ;
  wire \por_timer_count_reg[0]_i_2__0_n_7 ;
  wire \por_timer_count_reg[0]_i_2__0_n_8 ;
  wire \por_timer_count_reg[0]_i_2__0_n_9 ;
  wire [1:0]\por_timer_count_reg[15]_0 ;
  wire \por_timer_count_reg[16]_i_1__0_n_1 ;
  wire \por_timer_count_reg[16]_i_1__0_n_10 ;
  wire \por_timer_count_reg[16]_i_1__0_n_11 ;
  wire \por_timer_count_reg[16]_i_1__0_n_12 ;
  wire \por_timer_count_reg[16]_i_1__0_n_13 ;
  wire \por_timer_count_reg[16]_i_1__0_n_14 ;
  wire \por_timer_count_reg[16]_i_1__0_n_15 ;
  wire \por_timer_count_reg[16]_i_1__0_n_2 ;
  wire \por_timer_count_reg[16]_i_1__0_n_3 ;
  wire \por_timer_count_reg[16]_i_1__0_n_4 ;
  wire \por_timer_count_reg[16]_i_1__0_n_5 ;
  wire \por_timer_count_reg[16]_i_1__0_n_6 ;
  wire \por_timer_count_reg[16]_i_1__0_n_7 ;
  wire \por_timer_count_reg[16]_i_1__0_n_8 ;
  wire \por_timer_count_reg[16]_i_1__0_n_9 ;
  wire \por_timer_count_reg[8]_i_1__0_n_0 ;
  wire \por_timer_count_reg[8]_i_1__0_n_1 ;
  wire \por_timer_count_reg[8]_i_1__0_n_10 ;
  wire \por_timer_count_reg[8]_i_1__0_n_11 ;
  wire \por_timer_count_reg[8]_i_1__0_n_12 ;
  wire \por_timer_count_reg[8]_i_1__0_n_13 ;
  wire \por_timer_count_reg[8]_i_1__0_n_14 ;
  wire \por_timer_count_reg[8]_i_1__0_n_15 ;
  wire \por_timer_count_reg[8]_i_1__0_n_2 ;
  wire \por_timer_count_reg[8]_i_1__0_n_3 ;
  wire \por_timer_count_reg[8]_i_1__0_n_4 ;
  wire \por_timer_count_reg[8]_i_1__0_n_5 ;
  wire \por_timer_count_reg[8]_i_1__0_n_6 ;
  wire \por_timer_count_reg[8]_i_1__0_n_7 ;
  wire \por_timer_count_reg[8]_i_1__0_n_8 ;
  wire \por_timer_count_reg[8]_i_1__0_n_9 ;
  wire por_timer_start_reg_0;
  wire por_timer_start_reg_1;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__0_n_0 ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[1]_i_1__0_n_0 ;
  wire \status[3]_i_2__3_n_0 ;
  wire \syncstages_ff_reg[3] ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \FSM_onehot_por_sm_state[11]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ),
        .I1(por_gnt_r),
        .I2(adc1_por_gnt),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \FSM_onehot_por_sm_state[11]_i_2__0 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(adc1_drprdy_por),
        .I5(\syncstages_ff_reg[3] ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_4__0 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I1(\rdata_reg[15]_0 ),
        .I2(enable_clock_en_reg_2),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_por_sm_state[2]_i_1__0 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_por_sm_state[4]_i_1__0 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .S(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__0_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_0_in1_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_0_in1_in));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[1]_i_3__3 
       (.I0(adc1_por_req),
        .I1(dummy_read_req),
        .O(por_req_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    adc1_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc1_powerup_state_INST_0_0),
        .O(adc1_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__0 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1__0 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[3]),
        .O(p_0_in__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_en_count[4]_i_1__0 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(p_0_in__0__0[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__0 
       (.I0(Q),
        .I1(clock_en_reg_0),
        .I2(enable_clock_en_reg_0),
        .O(\clock_en_count[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_en_count[5]_i_2__0 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(p_0_in__0__0[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__0[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__0[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    clock_en_i_1__0
       (.I0(enable_clock_en_reg_0),
        .I1(clock_en_reg_0),
        .I2(Q),
        .I3(clock_en_i_2__0_n_0),
        .I4(clock_en_count_reg[5]),
        .O(clock_en_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clock_en_i_2__0
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(clock_en_i_2__0_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__0_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(p_0_in1_in));
  LUT4 #(
    .INIT(16'hFBFA)) 
    \drpaddr_por[10]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(adc1_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__0_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__0_n_0 ),
        .Q(adc1_drpaddr_por),
        .R(p_0_in1_in));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__0 
       (.I0(\rdata_reg[15]_0 ),
        .O(\drpdi_por[15]_i_1__0_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__0_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_0_in1_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_0_in1_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_2__2_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(drpen_por_i_2__2_n_0),
        .Q(adc1_drpen_por),
        .R(p_0_in1_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__2_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc1_drpwe_por),
        .R(p_0_in1_in));
  LUT5 #(
    .INIT(32'h8F888888)) 
    enable_clock_en_i_2__0
       (.I0(enable_clock_en_reg_2),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I2(\por_timer_count[0]_i_3__0_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\syncstages_ff_reg[3] ));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_reg_1),
        .Q(enable_clock_en_reg_0),
        .R(p_0_in1_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc1_por_gnt),
        .Q(por_gnt_r),
        .R(p_0_in1_in));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_reg_1),
        .Q(adc1_por_req),
        .R(p_0_in1_in));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_10__0 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_11__0 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_12__0 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_13__0 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_15__0 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_16__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_17__0 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_18__0 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[1]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_19__0 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[0]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \por_timer_count[0]_i_1__0 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[0]),
        .I2(clock_en_reg_n_0),
        .I3(\por_timer_count[0]_i_3__0_n_0 ),
        .O(\por_timer_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_20__0 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_21__0 
       (.I0(\por_timer_count[0]_i_23__0_n_0 ),
        .I1(por_timer_count_reg[16]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[19]),
        .I5(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__0 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__0_n_0 ),
        .O(\por_timer_count[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_count_reg[21]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__0 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[0]_i_24__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_3__0 
       (.I0(\por_timer_count[0]_i_20__0_n_0 ),
        .I1(\por_timer_count[0]_i_21__0_n_0 ),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_22__0_n_0 ),
        .O(\por_timer_count[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_4__0 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_5__0 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__0 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_7__0 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_8__0 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_9__0 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__0 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__0 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__0 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__0 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__0 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__0 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__0 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__0 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__0 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__0 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__0 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_10__0 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__0 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__0 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_13__0 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[12]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_14__0 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__0 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__0 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_2__0 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__0 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__0 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_5__0 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_6__0 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__0 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__0 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__0 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_9__0_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_0_in1_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__0_n_0 ,\por_timer_count_reg[0]_i_2__0_n_1 ,\por_timer_count_reg[0]_i_2__0_n_2 ,\por_timer_count_reg[0]_i_2__0_n_3 ,\por_timer_count_reg[0]_i_2__0_n_4 ,\por_timer_count_reg[0]_i_2__0_n_5 ,\por_timer_count_reg[0]_i_2__0_n_6 ,\por_timer_count_reg[0]_i_2__0_n_7 }),
        .DI({\por_timer_count[0]_i_4__0_n_0 ,\por_timer_count[0]_i_5__0_n_0 ,\por_timer_count[0]_i_6__0_n_0 ,\por_timer_count[0]_i_7__0_n_0 ,\por_timer_count[0]_i_8__0_n_0 ,\por_timer_count[0]_i_9__0_n_0 ,\por_timer_count[0]_i_10__0_n_0 ,\por_timer_count[0]_i_11__0_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__0_n_8 ,\por_timer_count_reg[0]_i_2__0_n_9 ,\por_timer_count_reg[0]_i_2__0_n_10 ,\por_timer_count_reg[0]_i_2__0_n_11 ,\por_timer_count_reg[0]_i_2__0_n_12 ,\por_timer_count_reg[0]_i_2__0_n_13 ,\por_timer_count_reg[0]_i_2__0_n_14 ,\por_timer_count_reg[0]_i_2__0_n_15 }),
        .S({\por_timer_count[0]_i_12__0_n_0 ,\por_timer_count[0]_i_13__0_n_0 ,\por_timer_count[0]_i_14__0_n_0 ,\por_timer_count[0]_i_15__0_n_0 ,\por_timer_count[0]_i_16__0_n_0 ,\por_timer_count[0]_i_17__0_n_0 ,\por_timer_count[0]_i_18__0_n_0 ,\por_timer_count[0]_i_19__0_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_0_in1_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__0 
       (.CI(\por_timer_count_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__0_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__0_n_1 ,\por_timer_count_reg[16]_i_1__0_n_2 ,\por_timer_count_reg[16]_i_1__0_n_3 ,\por_timer_count_reg[16]_i_1__0_n_4 ,\por_timer_count_reg[16]_i_1__0_n_5 ,\por_timer_count_reg[16]_i_1__0_n_6 ,\por_timer_count_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__0_n_0 ,\por_timer_count[16]_i_3__0_n_0 ,\por_timer_count[16]_i_4__0_n_0 ,\por_timer_count[16]_i_5__0_n_0 ,\por_timer_count[16]_i_6__0_n_0 ,\por_timer_count[16]_i_7__0_n_0 ,\por_timer_count[16]_i_8__0_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__0_n_8 ,\por_timer_count_reg[16]_i_1__0_n_9 ,\por_timer_count_reg[16]_i_1__0_n_10 ,\por_timer_count_reg[16]_i_1__0_n_11 ,\por_timer_count_reg[16]_i_1__0_n_12 ,\por_timer_count_reg[16]_i_1__0_n_13 ,\por_timer_count_reg[16]_i_1__0_n_14 ,\por_timer_count_reg[16]_i_1__0_n_15 }),
        .S({\por_timer_count[16]_i_9__0_n_0 ,\por_timer_count[16]_i_10__0_n_0 ,\por_timer_count[16]_i_11__0_n_0 ,\por_timer_count[16]_i_12__0_n_0 ,\por_timer_count[16]_i_13__0_n_0 ,\por_timer_count[16]_i_14__0_n_0 ,\por_timer_count[16]_i_15__0_n_0 ,\por_timer_count[16]_i_16__0_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__0_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__0_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_0_in1_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_0_in1_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__0 
       (.CI(\por_timer_count_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__0_n_0 ,\por_timer_count_reg[8]_i_1__0_n_1 ,\por_timer_count_reg[8]_i_1__0_n_2 ,\por_timer_count_reg[8]_i_1__0_n_3 ,\por_timer_count_reg[8]_i_1__0_n_4 ,\por_timer_count_reg[8]_i_1__0_n_5 ,\por_timer_count_reg[8]_i_1__0_n_6 ,\por_timer_count_reg[8]_i_1__0_n_7 }),
        .DI({\por_timer_count[8]_i_2__0_n_0 ,\por_timer_count[8]_i_3__0_n_0 ,\por_timer_count[8]_i_4__0_n_0 ,\por_timer_count[8]_i_5__0_n_0 ,\por_timer_count[8]_i_6__0_n_0 ,\por_timer_count[8]_i_7__0_n_0 ,\por_timer_count[8]_i_8__0_n_0 ,\por_timer_count[8]_i_9__0_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__0_n_8 ,\por_timer_count_reg[8]_i_1__0_n_9 ,\por_timer_count_reg[8]_i_1__0_n_10 ,\por_timer_count_reg[8]_i_1__0_n_11 ,\por_timer_count_reg[8]_i_1__0_n_12 ,\por_timer_count_reg[8]_i_1__0_n_13 ,\por_timer_count_reg[8]_i_1__0_n_14 ,\por_timer_count_reg[8]_i_1__0_n_15 }),
        .S({\por_timer_count[8]_i_10__0_n_0 ,\por_timer_count[8]_i_11__0_n_0 ,\por_timer_count[8]_i_12__0_n_0 ,\por_timer_count[8]_i_13__0_n_0 ,\por_timer_count[8]_i_14__0_n_0 ,\por_timer_count[8]_i_15__0_n_0 ,\por_timer_count[8]_i_16__0_n_0 ,\por_timer_count[8]_i_17__0_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__0_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__0_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_0_in1_in));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_reg_1),
        .Q(por_timer_start_reg_0),
        .R(p_0_in1_in));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(adc1_drprdy_por),
        .O(\rdata[15]_i_1__0_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[0]),
        .Q(rdata[0]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[10]),
        .Q(rdata[10]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[11]),
        .Q(rdata[11]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[12]),
        .Q(rdata[12]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[13]),
        .Q(rdata[13]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[14]),
        .Q(rdata[14]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[15]),
        .Q(\rdata_reg[15]_0 ),
        .R(p_0_in1_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[1]),
        .Q(rdata[1]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[2]),
        .Q(rdata[2]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[3]),
        .Q(rdata[3]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[4]),
        .Q(rdata[4]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[5]),
        .Q(rdata[5]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[6]),
        .Q(rdata[6]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[7]),
        .Q(rdata[7]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[8]),
        .Q(rdata[8]),
        .R(p_0_in1_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__0_n_0 ),
        .D(adc1_do_mon[9]),
        .Q(rdata[9]),
        .R(p_0_in1_in));
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__0 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .O(\status[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__0 
       (.I0(clock_en_reg_0),
        .I1(Q),
        .O(p_0_in1_in));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \status[3]_i_2__3 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I4(\rdata_reg[15]_0 ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .O(\status[3]_i_2__3_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__3_n_0 ),
        .D(\status[1]_i_1__0_n_0 ),
        .Q(adc1_status[0]),
        .R(p_0_in1_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__3_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .Q(adc1_status[1]),
        .R(p_0_in1_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_6
   (adc2_drpen_por,
    p_2_in,
    adc2_drpwe_por,
    por_timer_start_reg_0,
    enable_clock_en_reg_0,
    adc2_por_req,
    done_reg_0,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \syncstages_ff_reg[3] ,
    \rdata_reg[15]_0 ,
    adc2_powerup_state,
    adc2_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc2_status,
    s_axi_aclk,
    por_timer_start_reg_1,
    enable_clock_en_reg_1,
    adc2_por_gnt,
    por_req_reg_0,
    done_reg_1,
    clock_en_reg_0,
    Q,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    adc2_drprdy_por,
    enable_clock_en_reg_2,
    \por_timer_count_reg[15]_0 ,
    tile_config_done,
    adc2_powerup_state_INST_0_0,
    adc2_do_mon);
  output adc2_drpen_por;
  output p_2_in;
  output adc2_drpwe_por;
  output por_timer_start_reg_0;
  output enable_clock_en_reg_0;
  output adc2_por_req;
  output done_reg_0;
  output [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \syncstages_ff_reg[3] ;
  output [0:0]\rdata_reg[15]_0 ;
  output adc2_powerup_state;
  output [0:0]adc2_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc2_status;
  input s_axi_aclk;
  input por_timer_start_reg_1;
  input enable_clock_en_reg_1;
  input adc2_por_gnt;
  input por_req_reg_0;
  input done_reg_1;
  input clock_en_reg_0;
  input [0:0]Q;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input adc2_drprdy_por;
  input enable_clock_en_reg_2;
  input [1:0]\por_timer_count_reg[15]_0 ;
  input tile_config_done;
  input [0:0]adc2_powerup_state_INST_0_0;
  input [15:0]adc2_do_mon;

  wire \FSM_onehot_por_sm_state[11]_i_2__1_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__1_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__1_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc2_do_mon;
  wire [0:0]adc2_drpaddr_por;
  wire adc2_drpen_por;
  wire adc2_drprdy_por;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc2_powerup_state;
  wire [0:0]adc2_powerup_state_INST_0_0;
  wire [1:0]adc2_status;
  wire \clock_en_count[5]_i_1__1_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__1_n_0;
  wire clock_en_i_2__1_n_0;
  wire clock_en_reg_0;
  wire clock_en_reg_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__1_n_0 ;
  wire \drpdi_por[15]_i_1__1_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__3_n_0;
  wire drpen_por_i_2__3_n_0;
  wire enable_clock_en_reg_0;
  wire enable_clock_en_reg_1;
  wire enable_clock_en_reg_2;
  wire [5:0]p_0_in__1;
  wire p_2_in;
  wire por_gnt_r;
  wire por_req_reg_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__1_n_0 ;
  wire \por_timer_count[0]_i_11__1_n_0 ;
  wire \por_timer_count[0]_i_12__1_n_0 ;
  wire \por_timer_count[0]_i_13__1_n_0 ;
  wire \por_timer_count[0]_i_14__1_n_0 ;
  wire \por_timer_count[0]_i_15__1_n_0 ;
  wire \por_timer_count[0]_i_16__1_n_0 ;
  wire \por_timer_count[0]_i_17__1_n_0 ;
  wire \por_timer_count[0]_i_18__1_n_0 ;
  wire \por_timer_count[0]_i_19__1_n_0 ;
  wire \por_timer_count[0]_i_1__1_n_0 ;
  wire \por_timer_count[0]_i_20__1_n_0 ;
  wire \por_timer_count[0]_i_21__1_n_0 ;
  wire \por_timer_count[0]_i_22__1_n_0 ;
  wire \por_timer_count[0]_i_23__1_n_0 ;
  wire \por_timer_count[0]_i_24__1_n_0 ;
  wire \por_timer_count[0]_i_3__1_n_0 ;
  wire \por_timer_count[0]_i_4__1_n_0 ;
  wire \por_timer_count[0]_i_5__1_n_0 ;
  wire \por_timer_count[0]_i_6__1_n_0 ;
  wire \por_timer_count[0]_i_7__1_n_0 ;
  wire \por_timer_count[0]_i_8__1_n_0 ;
  wire \por_timer_count[0]_i_9__1_n_0 ;
  wire \por_timer_count[16]_i_10__1_n_0 ;
  wire \por_timer_count[16]_i_11__1_n_0 ;
  wire \por_timer_count[16]_i_12__1_n_0 ;
  wire \por_timer_count[16]_i_13__1_n_0 ;
  wire \por_timer_count[16]_i_14__1_n_0 ;
  wire \por_timer_count[16]_i_15__1_n_0 ;
  wire \por_timer_count[16]_i_16__1_n_0 ;
  wire \por_timer_count[16]_i_2__1_n_0 ;
  wire \por_timer_count[16]_i_3__1_n_0 ;
  wire \por_timer_count[16]_i_4__1_n_0 ;
  wire \por_timer_count[16]_i_5__1_n_0 ;
  wire \por_timer_count[16]_i_6__1_n_0 ;
  wire \por_timer_count[16]_i_7__1_n_0 ;
  wire \por_timer_count[16]_i_8__1_n_0 ;
  wire \por_timer_count[16]_i_9__1_n_0 ;
  wire \por_timer_count[8]_i_10__1_n_0 ;
  wire \por_timer_count[8]_i_11__1_n_0 ;
  wire \por_timer_count[8]_i_12__1_n_0 ;
  wire \por_timer_count[8]_i_13__1_n_0 ;
  wire \por_timer_count[8]_i_14__1_n_0 ;
  wire \por_timer_count[8]_i_15__1_n_0 ;
  wire \por_timer_count[8]_i_16__1_n_0 ;
  wire \por_timer_count[8]_i_17__1_n_0 ;
  wire \por_timer_count[8]_i_2__1_n_0 ;
  wire \por_timer_count[8]_i_3__1_n_0 ;
  wire \por_timer_count[8]_i_4__1_n_0 ;
  wire \por_timer_count[8]_i_5__1_n_0 ;
  wire \por_timer_count[8]_i_6__1_n_0 ;
  wire \por_timer_count[8]_i_7__1_n_0 ;
  wire \por_timer_count[8]_i_8__1_n_0 ;
  wire \por_timer_count[8]_i_9__1_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__1_n_0 ;
  wire \por_timer_count_reg[0]_i_2__1_n_1 ;
  wire \por_timer_count_reg[0]_i_2__1_n_10 ;
  wire \por_timer_count_reg[0]_i_2__1_n_11 ;
  wire \por_timer_count_reg[0]_i_2__1_n_12 ;
  wire \por_timer_count_reg[0]_i_2__1_n_13 ;
  wire \por_timer_count_reg[0]_i_2__1_n_14 ;
  wire \por_timer_count_reg[0]_i_2__1_n_15 ;
  wire \por_timer_count_reg[0]_i_2__1_n_2 ;
  wire \por_timer_count_reg[0]_i_2__1_n_3 ;
  wire \por_timer_count_reg[0]_i_2__1_n_4 ;
  wire \por_timer_count_reg[0]_i_2__1_n_5 ;
  wire \por_timer_count_reg[0]_i_2__1_n_6 ;
  wire \por_timer_count_reg[0]_i_2__1_n_7 ;
  wire \por_timer_count_reg[0]_i_2__1_n_8 ;
  wire \por_timer_count_reg[0]_i_2__1_n_9 ;
  wire [1:0]\por_timer_count_reg[15]_0 ;
  wire \por_timer_count_reg[16]_i_1__1_n_1 ;
  wire \por_timer_count_reg[16]_i_1__1_n_10 ;
  wire \por_timer_count_reg[16]_i_1__1_n_11 ;
  wire \por_timer_count_reg[16]_i_1__1_n_12 ;
  wire \por_timer_count_reg[16]_i_1__1_n_13 ;
  wire \por_timer_count_reg[16]_i_1__1_n_14 ;
  wire \por_timer_count_reg[16]_i_1__1_n_15 ;
  wire \por_timer_count_reg[16]_i_1__1_n_2 ;
  wire \por_timer_count_reg[16]_i_1__1_n_3 ;
  wire \por_timer_count_reg[16]_i_1__1_n_4 ;
  wire \por_timer_count_reg[16]_i_1__1_n_5 ;
  wire \por_timer_count_reg[16]_i_1__1_n_6 ;
  wire \por_timer_count_reg[16]_i_1__1_n_7 ;
  wire \por_timer_count_reg[16]_i_1__1_n_8 ;
  wire \por_timer_count_reg[16]_i_1__1_n_9 ;
  wire \por_timer_count_reg[8]_i_1__1_n_0 ;
  wire \por_timer_count_reg[8]_i_1__1_n_1 ;
  wire \por_timer_count_reg[8]_i_1__1_n_10 ;
  wire \por_timer_count_reg[8]_i_1__1_n_11 ;
  wire \por_timer_count_reg[8]_i_1__1_n_12 ;
  wire \por_timer_count_reg[8]_i_1__1_n_13 ;
  wire \por_timer_count_reg[8]_i_1__1_n_14 ;
  wire \por_timer_count_reg[8]_i_1__1_n_15 ;
  wire \por_timer_count_reg[8]_i_1__1_n_2 ;
  wire \por_timer_count_reg[8]_i_1__1_n_3 ;
  wire \por_timer_count_reg[8]_i_1__1_n_4 ;
  wire \por_timer_count_reg[8]_i_1__1_n_5 ;
  wire \por_timer_count_reg[8]_i_1__1_n_6 ;
  wire \por_timer_count_reg[8]_i_1__1_n_7 ;
  wire \por_timer_count_reg[8]_i_1__1_n_8 ;
  wire \por_timer_count_reg[8]_i_1__1_n_9 ;
  wire por_timer_start_reg_0;
  wire por_timer_start_reg_1;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__1_n_0 ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[1]_i_1__1_n_0 ;
  wire \status[3]_i_2__2_n_0 ;
  wire \syncstages_ff_reg[3] ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \FSM_onehot_por_sm_state[11]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ),
        .I1(por_gnt_r),
        .I2(adc2_por_gnt),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \FSM_onehot_por_sm_state[11]_i_2__1 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(adc2_drprdy_por),
        .I5(\syncstages_ff_reg[3] ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_4__1 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I1(\rdata_reg[15]_0 ),
        .I2(enable_clock_en_reg_2),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_por_sm_state[2]_i_1__1 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_por_sm_state[4]_i_1__1 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .S(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__1_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_2_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_2_in));
  LUT2 #(
    .INIT(4'h8)) 
    adc2_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc2_powerup_state_INST_0_0),
        .O(adc2_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__1 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1__1 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_en_count[4]_i_1__1 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(p_0_in__1[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__1 
       (.I0(Q),
        .I1(clock_en_reg_0),
        .I2(enable_clock_en_reg_0),
        .O(\clock_en_count[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_en_count[5]_i_2__1 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(p_0_in__1[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    clock_en_i_1__1
       (.I0(enable_clock_en_reg_0),
        .I1(clock_en_reg_0),
        .I2(Q),
        .I3(clock_en_i_2__1_n_0),
        .I4(clock_en_count_reg[5]),
        .O(clock_en_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clock_en_i_2__1
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(clock_en_i_2__1_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__1_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(p_2_in));
  LUT4 #(
    .INIT(16'hFBFA)) 
    \drpaddr_por[10]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(adc2_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__1_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__1_n_0 ),
        .Q(adc2_drpaddr_por),
        .R(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__1 
       (.I0(\rdata_reg[15]_0 ),
        .O(\drpdi_por[15]_i_1__1_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__1_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_2_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_2_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__3
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_2__3_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__3_n_0),
        .D(drpen_por_i_2__3_n_0),
        .Q(adc2_drpen_por),
        .R(p_2_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__3_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc2_drpwe_por),
        .R(p_2_in));
  LUT5 #(
    .INIT(32'h8F888888)) 
    enable_clock_en_i_2__1
       (.I0(enable_clock_en_reg_2),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I2(\por_timer_count[0]_i_3__1_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\syncstages_ff_reg[3] ));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_reg_1),
        .Q(enable_clock_en_reg_0),
        .R(p_2_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc2_por_gnt),
        .Q(por_gnt_r),
        .R(p_2_in));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_reg_0),
        .Q(adc2_por_req),
        .R(p_2_in));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_10__1 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_11__1 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_12__1 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_13__1 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_15__1 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_16__1 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_16__1_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_17__1 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_18__1 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[1]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_19__1 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[0]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_19__1_n_0 ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \por_timer_count[0]_i_1__1 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[0]),
        .I2(clock_en_reg_n_0),
        .I3(\por_timer_count[0]_i_3__1_n_0 ),
        .O(\por_timer_count[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_20__1 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_20__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_21__1 
       (.I0(\por_timer_count[0]_i_23__1_n_0 ),
        .I1(por_timer_count_reg[16]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[19]),
        .I5(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_21__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__1 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__1_n_0 ),
        .O(\por_timer_count[0]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__1 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_count_reg[21]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_23__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__1 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[0]_i_24__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_3__1 
       (.I0(\por_timer_count[0]_i_20__1_n_0 ),
        .I1(\por_timer_count[0]_i_21__1_n_0 ),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_22__1_n_0 ),
        .O(\por_timer_count[0]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_4__1 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_5__1 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__1 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_7__1 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_8__1 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_9__1 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__1 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__1 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__1 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__1 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__1 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__1 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__1 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__1 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__1 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__1 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__1 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__1 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__1 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__1 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_10__1 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__1 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__1 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_13__1 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[12]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_13__1_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_14__1 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__1 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__1 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_2__1 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__1 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__1 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_5__1 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_6__1 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__1 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__1 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__1 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_9__1_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_2_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__1_n_0 ,\por_timer_count_reg[0]_i_2__1_n_1 ,\por_timer_count_reg[0]_i_2__1_n_2 ,\por_timer_count_reg[0]_i_2__1_n_3 ,\por_timer_count_reg[0]_i_2__1_n_4 ,\por_timer_count_reg[0]_i_2__1_n_5 ,\por_timer_count_reg[0]_i_2__1_n_6 ,\por_timer_count_reg[0]_i_2__1_n_7 }),
        .DI({\por_timer_count[0]_i_4__1_n_0 ,\por_timer_count[0]_i_5__1_n_0 ,\por_timer_count[0]_i_6__1_n_0 ,\por_timer_count[0]_i_7__1_n_0 ,\por_timer_count[0]_i_8__1_n_0 ,\por_timer_count[0]_i_9__1_n_0 ,\por_timer_count[0]_i_10__1_n_0 ,\por_timer_count[0]_i_11__1_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__1_n_8 ,\por_timer_count_reg[0]_i_2__1_n_9 ,\por_timer_count_reg[0]_i_2__1_n_10 ,\por_timer_count_reg[0]_i_2__1_n_11 ,\por_timer_count_reg[0]_i_2__1_n_12 ,\por_timer_count_reg[0]_i_2__1_n_13 ,\por_timer_count_reg[0]_i_2__1_n_14 ,\por_timer_count_reg[0]_i_2__1_n_15 }),
        .S({\por_timer_count[0]_i_12__1_n_0 ,\por_timer_count[0]_i_13__1_n_0 ,\por_timer_count[0]_i_14__1_n_0 ,\por_timer_count[0]_i_15__1_n_0 ,\por_timer_count[0]_i_16__1_n_0 ,\por_timer_count[0]_i_17__1_n_0 ,\por_timer_count[0]_i_18__1_n_0 ,\por_timer_count[0]_i_19__1_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_2_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__1 
       (.CI(\por_timer_count_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__1_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__1_n_1 ,\por_timer_count_reg[16]_i_1__1_n_2 ,\por_timer_count_reg[16]_i_1__1_n_3 ,\por_timer_count_reg[16]_i_1__1_n_4 ,\por_timer_count_reg[16]_i_1__1_n_5 ,\por_timer_count_reg[16]_i_1__1_n_6 ,\por_timer_count_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__1_n_0 ,\por_timer_count[16]_i_3__1_n_0 ,\por_timer_count[16]_i_4__1_n_0 ,\por_timer_count[16]_i_5__1_n_0 ,\por_timer_count[16]_i_6__1_n_0 ,\por_timer_count[16]_i_7__1_n_0 ,\por_timer_count[16]_i_8__1_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__1_n_8 ,\por_timer_count_reg[16]_i_1__1_n_9 ,\por_timer_count_reg[16]_i_1__1_n_10 ,\por_timer_count_reg[16]_i_1__1_n_11 ,\por_timer_count_reg[16]_i_1__1_n_12 ,\por_timer_count_reg[16]_i_1__1_n_13 ,\por_timer_count_reg[16]_i_1__1_n_14 ,\por_timer_count_reg[16]_i_1__1_n_15 }),
        .S({\por_timer_count[16]_i_9__1_n_0 ,\por_timer_count[16]_i_10__1_n_0 ,\por_timer_count[16]_i_11__1_n_0 ,\por_timer_count[16]_i_12__1_n_0 ,\por_timer_count[16]_i_13__1_n_0 ,\por_timer_count[16]_i_14__1_n_0 ,\por_timer_count[16]_i_15__1_n_0 ,\por_timer_count[16]_i_16__1_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__1_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__1_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_2_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_2_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__1 
       (.CI(\por_timer_count_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__1_n_0 ,\por_timer_count_reg[8]_i_1__1_n_1 ,\por_timer_count_reg[8]_i_1__1_n_2 ,\por_timer_count_reg[8]_i_1__1_n_3 ,\por_timer_count_reg[8]_i_1__1_n_4 ,\por_timer_count_reg[8]_i_1__1_n_5 ,\por_timer_count_reg[8]_i_1__1_n_6 ,\por_timer_count_reg[8]_i_1__1_n_7 }),
        .DI({\por_timer_count[8]_i_2__1_n_0 ,\por_timer_count[8]_i_3__1_n_0 ,\por_timer_count[8]_i_4__1_n_0 ,\por_timer_count[8]_i_5__1_n_0 ,\por_timer_count[8]_i_6__1_n_0 ,\por_timer_count[8]_i_7__1_n_0 ,\por_timer_count[8]_i_8__1_n_0 ,\por_timer_count[8]_i_9__1_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__1_n_8 ,\por_timer_count_reg[8]_i_1__1_n_9 ,\por_timer_count_reg[8]_i_1__1_n_10 ,\por_timer_count_reg[8]_i_1__1_n_11 ,\por_timer_count_reg[8]_i_1__1_n_12 ,\por_timer_count_reg[8]_i_1__1_n_13 ,\por_timer_count_reg[8]_i_1__1_n_14 ,\por_timer_count_reg[8]_i_1__1_n_15 }),
        .S({\por_timer_count[8]_i_10__1_n_0 ,\por_timer_count[8]_i_11__1_n_0 ,\por_timer_count[8]_i_12__1_n_0 ,\por_timer_count[8]_i_13__1_n_0 ,\por_timer_count[8]_i_14__1_n_0 ,\por_timer_count[8]_i_15__1_n_0 ,\por_timer_count[8]_i_16__1_n_0 ,\por_timer_count[8]_i_17__1_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__1_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__1_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_2_in));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_reg_1),
        .Q(por_timer_start_reg_0),
        .R(p_2_in));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(adc2_drprdy_por),
        .O(\rdata[15]_i_1__1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[0]),
        .Q(rdata[0]),
        .R(p_2_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[10]),
        .Q(rdata[10]),
        .R(p_2_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[11]),
        .Q(rdata[11]),
        .R(p_2_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[12]),
        .Q(rdata[12]),
        .R(p_2_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[13]),
        .Q(rdata[13]),
        .R(p_2_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[14]),
        .Q(rdata[14]),
        .R(p_2_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[15]),
        .Q(\rdata_reg[15]_0 ),
        .R(p_2_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[1]),
        .Q(rdata[1]),
        .R(p_2_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[2]),
        .Q(rdata[2]),
        .R(p_2_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[3]),
        .Q(rdata[3]),
        .R(p_2_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[4]),
        .Q(rdata[4]),
        .R(p_2_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[5]),
        .Q(rdata[5]),
        .R(p_2_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[6]),
        .Q(rdata[6]),
        .R(p_2_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[7]),
        .Q(rdata[7]),
        .R(p_2_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[8]),
        .Q(rdata[8]),
        .R(p_2_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__1_n_0 ),
        .D(adc2_do_mon[9]),
        .Q(rdata[9]),
        .R(p_2_in));
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__1 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .O(\status[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__1 
       (.I0(clock_en_reg_0),
        .I1(Q),
        .O(p_2_in));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \status[3]_i_2__2 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I4(\rdata_reg[15]_0 ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .O(\status[3]_i_2__2_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__2_n_0 ),
        .D(\status[1]_i_1__1_n_0 ),
        .Q(adc2_status[0]),
        .R(p_2_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__2_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .Q(adc2_status[1]),
        .R(p_2_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_7
   (adc3_drpen_por,
    p_3_in,
    adc3_drpwe_por,
    por_timer_start_reg_0,
    enable_clock_en_reg_0,
    adc3_por_req,
    done_reg_0,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \syncstages_ff_reg[3] ,
    \rdata_reg[15]_0 ,
    adc3_powerup_state,
    adc3_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    adc3_status,
    s_axi_aclk,
    por_timer_start_reg_1,
    enable_clock_en_reg_1,
    adc3_por_gnt,
    por_req_reg_0,
    done_reg_1,
    clock_en_reg_0,
    Q,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    adc3_drprdy_por,
    enable_clock_en_reg_2,
    \por_timer_count_reg[15]_0 ,
    tile_config_done,
    adc3_powerup_state_INST_0_0,
    adc3_do_mon);
  output adc3_drpen_por;
  output p_3_in;
  output adc3_drpwe_por;
  output por_timer_start_reg_0;
  output enable_clock_en_reg_0;
  output adc3_por_req;
  output done_reg_0;
  output [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \syncstages_ff_reg[3] ;
  output [0:0]\rdata_reg[15]_0 ;
  output adc3_powerup_state;
  output [0:0]adc3_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]adc3_status;
  input s_axi_aclk;
  input por_timer_start_reg_1;
  input enable_clock_en_reg_1;
  input adc3_por_gnt;
  input por_req_reg_0;
  input done_reg_1;
  input clock_en_reg_0;
  input [0:0]Q;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input adc3_drprdy_por;
  input enable_clock_en_reg_2;
  input [1:0]\por_timer_count_reg[15]_0 ;
  input tile_config_done;
  input [0:0]adc3_powerup_state_INST_0_0;
  input [15:0]adc3_do_mon;

  wire \FSM_onehot_por_sm_state[11]_i_2__2_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__2_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__2_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__2_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [15:0]adc3_do_mon;
  wire [0:0]adc3_drpaddr_por;
  wire adc3_drpen_por;
  wire adc3_drprdy_por;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire adc3_powerup_state;
  wire [0:0]adc3_powerup_state_INST_0_0;
  wire [1:0]adc3_status;
  wire \clock_en_count[5]_i_1__2_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__2_n_0;
  wire clock_en_i_2__2_n_0;
  wire clock_en_reg_0;
  wire clock_en_reg_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__2_n_0 ;
  wire \drpdi_por[15]_i_1__2_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__4_n_0;
  wire drpen_por_i_2__4_n_0;
  wire enable_clock_en_reg_0;
  wire enable_clock_en_reg_1;
  wire enable_clock_en_reg_2;
  wire [5:0]p_0_in__2;
  wire p_3_in;
  wire por_gnt_r;
  wire por_req_reg_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__2_n_0 ;
  wire \por_timer_count[0]_i_11__2_n_0 ;
  wire \por_timer_count[0]_i_12__2_n_0 ;
  wire \por_timer_count[0]_i_13__2_n_0 ;
  wire \por_timer_count[0]_i_14__2_n_0 ;
  wire \por_timer_count[0]_i_15__2_n_0 ;
  wire \por_timer_count[0]_i_16__2_n_0 ;
  wire \por_timer_count[0]_i_17__2_n_0 ;
  wire \por_timer_count[0]_i_18__2_n_0 ;
  wire \por_timer_count[0]_i_19__2_n_0 ;
  wire \por_timer_count[0]_i_1__2_n_0 ;
  wire \por_timer_count[0]_i_20__2_n_0 ;
  wire \por_timer_count[0]_i_21__2_n_0 ;
  wire \por_timer_count[0]_i_22__2_n_0 ;
  wire \por_timer_count[0]_i_23__2_n_0 ;
  wire \por_timer_count[0]_i_24__2_n_0 ;
  wire \por_timer_count[0]_i_3__2_n_0 ;
  wire \por_timer_count[0]_i_4__2_n_0 ;
  wire \por_timer_count[0]_i_5__2_n_0 ;
  wire \por_timer_count[0]_i_6__2_n_0 ;
  wire \por_timer_count[0]_i_7__2_n_0 ;
  wire \por_timer_count[0]_i_8__2_n_0 ;
  wire \por_timer_count[0]_i_9__2_n_0 ;
  wire \por_timer_count[16]_i_10__2_n_0 ;
  wire \por_timer_count[16]_i_11__2_n_0 ;
  wire \por_timer_count[16]_i_12__2_n_0 ;
  wire \por_timer_count[16]_i_13__2_n_0 ;
  wire \por_timer_count[16]_i_14__2_n_0 ;
  wire \por_timer_count[16]_i_15__2_n_0 ;
  wire \por_timer_count[16]_i_16__2_n_0 ;
  wire \por_timer_count[16]_i_2__2_n_0 ;
  wire \por_timer_count[16]_i_3__2_n_0 ;
  wire \por_timer_count[16]_i_4__2_n_0 ;
  wire \por_timer_count[16]_i_5__2_n_0 ;
  wire \por_timer_count[16]_i_6__2_n_0 ;
  wire \por_timer_count[16]_i_7__2_n_0 ;
  wire \por_timer_count[16]_i_8__2_n_0 ;
  wire \por_timer_count[16]_i_9__2_n_0 ;
  wire \por_timer_count[8]_i_10__2_n_0 ;
  wire \por_timer_count[8]_i_11__2_n_0 ;
  wire \por_timer_count[8]_i_12__2_n_0 ;
  wire \por_timer_count[8]_i_13__2_n_0 ;
  wire \por_timer_count[8]_i_14__2_n_0 ;
  wire \por_timer_count[8]_i_15__2_n_0 ;
  wire \por_timer_count[8]_i_16__2_n_0 ;
  wire \por_timer_count[8]_i_17__2_n_0 ;
  wire \por_timer_count[8]_i_2__2_n_0 ;
  wire \por_timer_count[8]_i_3__2_n_0 ;
  wire \por_timer_count[8]_i_4__2_n_0 ;
  wire \por_timer_count[8]_i_5__2_n_0 ;
  wire \por_timer_count[8]_i_6__2_n_0 ;
  wire \por_timer_count[8]_i_7__2_n_0 ;
  wire \por_timer_count[8]_i_8__2_n_0 ;
  wire \por_timer_count[8]_i_9__2_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__2_n_0 ;
  wire \por_timer_count_reg[0]_i_2__2_n_1 ;
  wire \por_timer_count_reg[0]_i_2__2_n_10 ;
  wire \por_timer_count_reg[0]_i_2__2_n_11 ;
  wire \por_timer_count_reg[0]_i_2__2_n_12 ;
  wire \por_timer_count_reg[0]_i_2__2_n_13 ;
  wire \por_timer_count_reg[0]_i_2__2_n_14 ;
  wire \por_timer_count_reg[0]_i_2__2_n_15 ;
  wire \por_timer_count_reg[0]_i_2__2_n_2 ;
  wire \por_timer_count_reg[0]_i_2__2_n_3 ;
  wire \por_timer_count_reg[0]_i_2__2_n_4 ;
  wire \por_timer_count_reg[0]_i_2__2_n_5 ;
  wire \por_timer_count_reg[0]_i_2__2_n_6 ;
  wire \por_timer_count_reg[0]_i_2__2_n_7 ;
  wire \por_timer_count_reg[0]_i_2__2_n_8 ;
  wire \por_timer_count_reg[0]_i_2__2_n_9 ;
  wire [1:0]\por_timer_count_reg[15]_0 ;
  wire \por_timer_count_reg[16]_i_1__2_n_1 ;
  wire \por_timer_count_reg[16]_i_1__2_n_10 ;
  wire \por_timer_count_reg[16]_i_1__2_n_11 ;
  wire \por_timer_count_reg[16]_i_1__2_n_12 ;
  wire \por_timer_count_reg[16]_i_1__2_n_13 ;
  wire \por_timer_count_reg[16]_i_1__2_n_14 ;
  wire \por_timer_count_reg[16]_i_1__2_n_15 ;
  wire \por_timer_count_reg[16]_i_1__2_n_2 ;
  wire \por_timer_count_reg[16]_i_1__2_n_3 ;
  wire \por_timer_count_reg[16]_i_1__2_n_4 ;
  wire \por_timer_count_reg[16]_i_1__2_n_5 ;
  wire \por_timer_count_reg[16]_i_1__2_n_6 ;
  wire \por_timer_count_reg[16]_i_1__2_n_7 ;
  wire \por_timer_count_reg[16]_i_1__2_n_8 ;
  wire \por_timer_count_reg[16]_i_1__2_n_9 ;
  wire \por_timer_count_reg[8]_i_1__2_n_0 ;
  wire \por_timer_count_reg[8]_i_1__2_n_1 ;
  wire \por_timer_count_reg[8]_i_1__2_n_10 ;
  wire \por_timer_count_reg[8]_i_1__2_n_11 ;
  wire \por_timer_count_reg[8]_i_1__2_n_12 ;
  wire \por_timer_count_reg[8]_i_1__2_n_13 ;
  wire \por_timer_count_reg[8]_i_1__2_n_14 ;
  wire \por_timer_count_reg[8]_i_1__2_n_15 ;
  wire \por_timer_count_reg[8]_i_1__2_n_2 ;
  wire \por_timer_count_reg[8]_i_1__2_n_3 ;
  wire \por_timer_count_reg[8]_i_1__2_n_4 ;
  wire \por_timer_count_reg[8]_i_1__2_n_5 ;
  wire \por_timer_count_reg[8]_i_1__2_n_6 ;
  wire \por_timer_count_reg[8]_i_1__2_n_7 ;
  wire \por_timer_count_reg[8]_i_1__2_n_8 ;
  wire \por_timer_count_reg[8]_i_1__2_n_9 ;
  wire por_timer_start_reg_0;
  wire por_timer_start_reg_1;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__2_n_0 ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[1]_i_1__2_n_0 ;
  wire \status[3]_i_2__1_n_0 ;
  wire \syncstages_ff_reg[3] ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \FSM_onehot_por_sm_state[11]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__2_n_0 ),
        .I1(por_gnt_r),
        .I2(adc3_por_gnt),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \FSM_onehot_por_sm_state[11]_i_2__2 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__2_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(adc3_drprdy_por),
        .I5(\syncstages_ff_reg[3] ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_4__2 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I1(\rdata_reg[15]_0 ),
        .I2(enable_clock_en_reg_2),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_por_sm_state[2]_i_1__2 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_por_sm_state[4]_i_1__2 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .S(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__2_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_3_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_3_in));
  LUT2 #(
    .INIT(4'h8)) 
    adc3_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(adc3_powerup_state_INST_0_0),
        .O(adc3_powerup_state));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__2 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1__2 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_en_count[4]_i_1__2 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(p_0_in__2[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__2 
       (.I0(Q),
        .I1(clock_en_reg_0),
        .I2(enable_clock_en_reg_0),
        .O(\clock_en_count[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_en_count[5]_i_2__2 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(p_0_in__2[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    clock_en_i_1__2
       (.I0(enable_clock_en_reg_0),
        .I1(clock_en_reg_0),
        .I2(Q),
        .I3(clock_en_i_2__2_n_0),
        .I4(clock_en_count_reg[5]),
        .O(clock_en_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clock_en_i_2__2
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(clock_en_i_2__2_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__2_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(p_3_in));
  LUT4 #(
    .INIT(16'hFBFA)) 
    \drpaddr_por[10]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(adc3_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__2_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__2_n_0 ),
        .Q(adc3_drpaddr_por),
        .R(p_3_in));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__2 
       (.I0(\rdata_reg[15]_0 ),
        .O(\drpdi_por[15]_i_1__2_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__2_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_3_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_3_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__4
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_2__4_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__4_n_0),
        .D(drpen_por_i_2__4_n_0),
        .Q(adc3_drpen_por),
        .R(p_3_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__4_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(adc3_drpwe_por),
        .R(p_3_in));
  LUT5 #(
    .INIT(32'h8F888888)) 
    enable_clock_en_i_2__2
       (.I0(enable_clock_en_reg_2),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I2(\por_timer_count[0]_i_3__2_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\syncstages_ff_reg[3] ));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_reg_1),
        .Q(enable_clock_en_reg_0),
        .R(p_3_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(adc3_por_gnt),
        .Q(por_gnt_r),
        .R(p_3_in));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_reg_0),
        .Q(adc3_por_req),
        .R(p_3_in));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_10__2 
       (.I0(por_timer_count_reg[1]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_11__2 
       (.I0(por_timer_count_reg[0]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_12__2 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[7]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_13__2 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_15__2 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_16__2 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_16__2_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_17__2 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_17__2_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_18__2 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[1]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_18__2_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[0]_i_19__2 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[0]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \por_timer_count[0]_i_1__2 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[0]),
        .I2(clock_en_reg_n_0),
        .I3(\por_timer_count[0]_i_3__2_n_0 ),
        .O(\por_timer_count[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_20__2 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_20__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_21__2 
       (.I0(\por_timer_count[0]_i_23__2_n_0 ),
        .I1(por_timer_count_reg[16]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[19]),
        .I5(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_21__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__2 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__2_n_0 ),
        .O(\por_timer_count[0]_i_22__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__2 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_count_reg[21]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_23__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__2 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[0]_i_24__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_3__2 
       (.I0(\por_timer_count[0]_i_20__2_n_0 ),
        .I1(\por_timer_count[0]_i_21__2_n_0 ),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_22__2_n_0 ),
        .O(\por_timer_count[0]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_4__2 
       (.I0(por_timer_count_reg[7]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_5__2 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__2 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_7__2 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_8__2 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[0]_i_9__2 
       (.I0(por_timer_count_reg[2]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[0]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__2 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__2 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__2 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_13__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__2 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__2 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__2 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__2 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__2 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__2 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__2 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__2 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__2 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__2 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__2 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_10__2 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[15]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__2 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__2 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_13__2 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[12]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_13__2_n_0 ));
  LUT4 #(
    .INIT(16'h110F)) 
    \por_timer_count[8]_i_14__2 
       (.I0(\por_timer_count_reg[15]_0 [1]),
        .I1(\por_timer_count_reg[15]_0 [0]),
        .I2(por_timer_count_reg[11]),
        .I3(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__2 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__2 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_17__2_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_2__2 
       (.I0(por_timer_count_reg[15]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__2 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__2 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_5__2 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h222E)) 
    \por_timer_count[8]_i_6__2 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_start_reg_0),
        .I2(\por_timer_count_reg[15]_0 [0]),
        .I3(\por_timer_count_reg[15]_0 [1]),
        .O(\por_timer_count[8]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__2 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__2 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__2 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_9__2_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_3_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__2_n_0 ,\por_timer_count_reg[0]_i_2__2_n_1 ,\por_timer_count_reg[0]_i_2__2_n_2 ,\por_timer_count_reg[0]_i_2__2_n_3 ,\por_timer_count_reg[0]_i_2__2_n_4 ,\por_timer_count_reg[0]_i_2__2_n_5 ,\por_timer_count_reg[0]_i_2__2_n_6 ,\por_timer_count_reg[0]_i_2__2_n_7 }),
        .DI({\por_timer_count[0]_i_4__2_n_0 ,\por_timer_count[0]_i_5__2_n_0 ,\por_timer_count[0]_i_6__2_n_0 ,\por_timer_count[0]_i_7__2_n_0 ,\por_timer_count[0]_i_8__2_n_0 ,\por_timer_count[0]_i_9__2_n_0 ,\por_timer_count[0]_i_10__2_n_0 ,\por_timer_count[0]_i_11__2_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__2_n_8 ,\por_timer_count_reg[0]_i_2__2_n_9 ,\por_timer_count_reg[0]_i_2__2_n_10 ,\por_timer_count_reg[0]_i_2__2_n_11 ,\por_timer_count_reg[0]_i_2__2_n_12 ,\por_timer_count_reg[0]_i_2__2_n_13 ,\por_timer_count_reg[0]_i_2__2_n_14 ,\por_timer_count_reg[0]_i_2__2_n_15 }),
        .S({\por_timer_count[0]_i_12__2_n_0 ,\por_timer_count[0]_i_13__2_n_0 ,\por_timer_count[0]_i_14__2_n_0 ,\por_timer_count[0]_i_15__2_n_0 ,\por_timer_count[0]_i_16__2_n_0 ,\por_timer_count[0]_i_17__2_n_0 ,\por_timer_count[0]_i_18__2_n_0 ,\por_timer_count[0]_i_19__2_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_3_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__2 
       (.CI(\por_timer_count_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__2_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__2_n_1 ,\por_timer_count_reg[16]_i_1__2_n_2 ,\por_timer_count_reg[16]_i_1__2_n_3 ,\por_timer_count_reg[16]_i_1__2_n_4 ,\por_timer_count_reg[16]_i_1__2_n_5 ,\por_timer_count_reg[16]_i_1__2_n_6 ,\por_timer_count_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__2_n_0 ,\por_timer_count[16]_i_3__2_n_0 ,\por_timer_count[16]_i_4__2_n_0 ,\por_timer_count[16]_i_5__2_n_0 ,\por_timer_count[16]_i_6__2_n_0 ,\por_timer_count[16]_i_7__2_n_0 ,\por_timer_count[16]_i_8__2_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__2_n_8 ,\por_timer_count_reg[16]_i_1__2_n_9 ,\por_timer_count_reg[16]_i_1__2_n_10 ,\por_timer_count_reg[16]_i_1__2_n_11 ,\por_timer_count_reg[16]_i_1__2_n_12 ,\por_timer_count_reg[16]_i_1__2_n_13 ,\por_timer_count_reg[16]_i_1__2_n_14 ,\por_timer_count_reg[16]_i_1__2_n_15 }),
        .S({\por_timer_count[16]_i_9__2_n_0 ,\por_timer_count[16]_i_10__2_n_0 ,\por_timer_count[16]_i_11__2_n_0 ,\por_timer_count[16]_i_12__2_n_0 ,\por_timer_count[16]_i_13__2_n_0 ,\por_timer_count[16]_i_14__2_n_0 ,\por_timer_count[16]_i_15__2_n_0 ,\por_timer_count[16]_i_16__2_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__2_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__2_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_3_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_3_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__2 
       (.CI(\por_timer_count_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__2_n_0 ,\por_timer_count_reg[8]_i_1__2_n_1 ,\por_timer_count_reg[8]_i_1__2_n_2 ,\por_timer_count_reg[8]_i_1__2_n_3 ,\por_timer_count_reg[8]_i_1__2_n_4 ,\por_timer_count_reg[8]_i_1__2_n_5 ,\por_timer_count_reg[8]_i_1__2_n_6 ,\por_timer_count_reg[8]_i_1__2_n_7 }),
        .DI({\por_timer_count[8]_i_2__2_n_0 ,\por_timer_count[8]_i_3__2_n_0 ,\por_timer_count[8]_i_4__2_n_0 ,\por_timer_count[8]_i_5__2_n_0 ,\por_timer_count[8]_i_6__2_n_0 ,\por_timer_count[8]_i_7__2_n_0 ,\por_timer_count[8]_i_8__2_n_0 ,\por_timer_count[8]_i_9__2_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__2_n_8 ,\por_timer_count_reg[8]_i_1__2_n_9 ,\por_timer_count_reg[8]_i_1__2_n_10 ,\por_timer_count_reg[8]_i_1__2_n_11 ,\por_timer_count_reg[8]_i_1__2_n_12 ,\por_timer_count_reg[8]_i_1__2_n_13 ,\por_timer_count_reg[8]_i_1__2_n_14 ,\por_timer_count_reg[8]_i_1__2_n_15 }),
        .S({\por_timer_count[8]_i_10__2_n_0 ,\por_timer_count[8]_i_11__2_n_0 ,\por_timer_count[8]_i_12__2_n_0 ,\por_timer_count[8]_i_13__2_n_0 ,\por_timer_count[8]_i_14__2_n_0 ,\por_timer_count[8]_i_15__2_n_0 ,\por_timer_count[8]_i_16__2_n_0 ,\por_timer_count[8]_i_17__2_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__2_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__2_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_3_in));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_reg_1),
        .Q(por_timer_start_reg_0),
        .R(p_3_in));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(adc3_drprdy_por),
        .O(\rdata[15]_i_1__2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[0]),
        .Q(rdata[0]),
        .R(p_3_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[10]),
        .Q(rdata[10]),
        .R(p_3_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[11]),
        .Q(rdata[11]),
        .R(p_3_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[12]),
        .Q(rdata[12]),
        .R(p_3_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[13]),
        .Q(rdata[13]),
        .R(p_3_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[14]),
        .Q(rdata[14]),
        .R(p_3_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[15]),
        .Q(\rdata_reg[15]_0 ),
        .R(p_3_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[1]),
        .Q(rdata[1]),
        .R(p_3_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[2]),
        .Q(rdata[2]),
        .R(p_3_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[3]),
        .Q(rdata[3]),
        .R(p_3_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[4]),
        .Q(rdata[4]),
        .R(p_3_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[5]),
        .Q(rdata[5]),
        .R(p_3_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[6]),
        .Q(rdata[6]),
        .R(p_3_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[7]),
        .Q(rdata[7]),
        .R(p_3_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[8]),
        .Q(rdata[8]),
        .R(p_3_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__2_n_0 ),
        .D(adc3_do_mon[9]),
        .Q(rdata[9]),
        .R(p_3_in));
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__2 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .O(\status[1]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__2 
       (.I0(clock_en_reg_0),
        .I1(Q),
        .O(p_3_in));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \status[3]_i_2__1 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I4(\rdata_reg[15]_0 ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .O(\status[3]_i_2__1_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__1_n_0 ),
        .D(\status[1]_i_1__2_n_0 ),
        .Q(adc3_status[0]),
        .R(p_3_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__1_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .Q(adc3_status[1]),
        .R(p_3_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0
   (dac0_drpen_por,
    p_4_in,
    dac0_drpwe_por,
    por_timer_start_reg_0,
    enable_clock_en_reg_0,
    dac0_por_req,
    done_reg_0,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \syncstages_ff_reg[3] ,
    \rdata_reg[15]_0 ,
    por_req_reg_0,
    dac0_powerup_state,
    dac0_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    dac0_status,
    s_axi_aclk,
    por_timer_start_reg_1,
    enable_clock_en_reg_1,
    dac0_por_gnt,
    por_req_reg_1,
    done_reg_1,
    clock_en_reg_0,
    Q,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    dac0_drprdy_por,
    enable_clock_en_reg_2,
    \por_timer_count_reg[7]_0 ,
    tile_config_done,
    dummy_read_req,
    dac0_powerup_state_INST_0_0,
    dac0_do_mon);
  output dac0_drpen_por;
  output p_4_in;
  output dac0_drpwe_por;
  output por_timer_start_reg_0;
  output enable_clock_en_reg_0;
  output dac0_por_req;
  output done_reg_0;
  output [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \syncstages_ff_reg[3] ;
  output [0:0]\rdata_reg[15]_0 ;
  output por_req_reg_0;
  output dac0_powerup_state;
  output [0:0]dac0_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]dac0_status;
  input s_axi_aclk;
  input por_timer_start_reg_1;
  input enable_clock_en_reg_1;
  input dac0_por_gnt;
  input por_req_reg_1;
  input done_reg_1;
  input clock_en_reg_0;
  input [0:0]Q;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input dac0_drprdy_por;
  input enable_clock_en_reg_2;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input tile_config_done;
  input dummy_read_req;
  input [0:0]dac0_powerup_state_INST_0_0;
  input [15:0]dac0_do_mon;

  wire \FSM_onehot_por_sm_state[11]_i_2__3_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__3_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__3_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__3_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire \clock_en_count[5]_i_1__3_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__3_n_0;
  wire clock_en_i_2__3_n_0;
  wire clock_en_reg_0;
  wire clock_en_reg_n_0;
  wire [15:0]dac0_do_mon;
  wire [0:0]dac0_drpaddr_por;
  wire dac0_drpen_por;
  wire dac0_drprdy_por;
  wire dac0_drpwe_por;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state;
  wire [0:0]dac0_powerup_state_INST_0_0;
  wire [1:0]dac0_status;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__3_n_0 ;
  wire \drpdi_por[15]_i_1__3_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1_n_0;
  wire drpen_por_i_2_n_0;
  wire dummy_read_req;
  wire enable_clock_en_reg_0;
  wire enable_clock_en_reg_1;
  wire enable_clock_en_reg_2;
  wire [5:0]p_0_in__3;
  wire p_4_in;
  wire por_gnt_r;
  wire por_req_reg_0;
  wire por_req_reg_1;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__3_n_0 ;
  wire \por_timer_count[0]_i_11__3_n_0 ;
  wire \por_timer_count[0]_i_12__3_n_0 ;
  wire \por_timer_count[0]_i_13__3_n_0 ;
  wire \por_timer_count[0]_i_14__3_n_0 ;
  wire \por_timer_count[0]_i_15__3_n_0 ;
  wire \por_timer_count[0]_i_16__3_n_0 ;
  wire \por_timer_count[0]_i_17__3_n_0 ;
  wire \por_timer_count[0]_i_18__3_n_0 ;
  wire \por_timer_count[0]_i_19__3_n_0 ;
  wire \por_timer_count[0]_i_1__3_n_0 ;
  wire \por_timer_count[0]_i_20__3_n_0 ;
  wire \por_timer_count[0]_i_21__3_n_0 ;
  wire \por_timer_count[0]_i_22__3_n_0 ;
  wire \por_timer_count[0]_i_23__3_n_0 ;
  wire \por_timer_count[0]_i_24__3_n_0 ;
  wire \por_timer_count[0]_i_3__3_n_0 ;
  wire \por_timer_count[0]_i_4__3_n_0 ;
  wire \por_timer_count[0]_i_5__3_n_0 ;
  wire \por_timer_count[0]_i_6__3_n_0 ;
  wire \por_timer_count[0]_i_7__3_n_0 ;
  wire \por_timer_count[0]_i_8__3_n_0 ;
  wire \por_timer_count[0]_i_9__3_n_0 ;
  wire \por_timer_count[16]_i_10__3_n_0 ;
  wire \por_timer_count[16]_i_11__3_n_0 ;
  wire \por_timer_count[16]_i_12__3_n_0 ;
  wire \por_timer_count[16]_i_13__3_n_0 ;
  wire \por_timer_count[16]_i_14__3_n_0 ;
  wire \por_timer_count[16]_i_15__3_n_0 ;
  wire \por_timer_count[16]_i_16__3_n_0 ;
  wire \por_timer_count[16]_i_2__3_n_0 ;
  wire \por_timer_count[16]_i_3__3_n_0 ;
  wire \por_timer_count[16]_i_4__3_n_0 ;
  wire \por_timer_count[16]_i_5__3_n_0 ;
  wire \por_timer_count[16]_i_6__3_n_0 ;
  wire \por_timer_count[16]_i_7__3_n_0 ;
  wire \por_timer_count[16]_i_8__3_n_0 ;
  wire \por_timer_count[16]_i_9__3_n_0 ;
  wire \por_timer_count[8]_i_10__3_n_0 ;
  wire \por_timer_count[8]_i_11__3_n_0 ;
  wire \por_timer_count[8]_i_12__3_n_0 ;
  wire \por_timer_count[8]_i_13__3_n_0 ;
  wire \por_timer_count[8]_i_14__3_n_0 ;
  wire \por_timer_count[8]_i_15__3_n_0 ;
  wire \por_timer_count[8]_i_16__3_n_0 ;
  wire \por_timer_count[8]_i_17__3_n_0 ;
  wire \por_timer_count[8]_i_2__3_n_0 ;
  wire \por_timer_count[8]_i_3__3_n_0 ;
  wire \por_timer_count[8]_i_4__3_n_0 ;
  wire \por_timer_count[8]_i_5__3_n_0 ;
  wire \por_timer_count[8]_i_6__3_n_0 ;
  wire \por_timer_count[8]_i_7__3_n_0 ;
  wire \por_timer_count[8]_i_8__3_n_0 ;
  wire \por_timer_count[8]_i_9__3_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__3_n_0 ;
  wire \por_timer_count_reg[0]_i_2__3_n_1 ;
  wire \por_timer_count_reg[0]_i_2__3_n_10 ;
  wire \por_timer_count_reg[0]_i_2__3_n_11 ;
  wire \por_timer_count_reg[0]_i_2__3_n_12 ;
  wire \por_timer_count_reg[0]_i_2__3_n_13 ;
  wire \por_timer_count_reg[0]_i_2__3_n_14 ;
  wire \por_timer_count_reg[0]_i_2__3_n_15 ;
  wire \por_timer_count_reg[0]_i_2__3_n_2 ;
  wire \por_timer_count_reg[0]_i_2__3_n_3 ;
  wire \por_timer_count_reg[0]_i_2__3_n_4 ;
  wire \por_timer_count_reg[0]_i_2__3_n_5 ;
  wire \por_timer_count_reg[0]_i_2__3_n_6 ;
  wire \por_timer_count_reg[0]_i_2__3_n_7 ;
  wire \por_timer_count_reg[0]_i_2__3_n_8 ;
  wire \por_timer_count_reg[0]_i_2__3_n_9 ;
  wire \por_timer_count_reg[16]_i_1__3_n_1 ;
  wire \por_timer_count_reg[16]_i_1__3_n_10 ;
  wire \por_timer_count_reg[16]_i_1__3_n_11 ;
  wire \por_timer_count_reg[16]_i_1__3_n_12 ;
  wire \por_timer_count_reg[16]_i_1__3_n_13 ;
  wire \por_timer_count_reg[16]_i_1__3_n_14 ;
  wire \por_timer_count_reg[16]_i_1__3_n_15 ;
  wire \por_timer_count_reg[16]_i_1__3_n_2 ;
  wire \por_timer_count_reg[16]_i_1__3_n_3 ;
  wire \por_timer_count_reg[16]_i_1__3_n_4 ;
  wire \por_timer_count_reg[16]_i_1__3_n_5 ;
  wire \por_timer_count_reg[16]_i_1__3_n_6 ;
  wire \por_timer_count_reg[16]_i_1__3_n_7 ;
  wire \por_timer_count_reg[16]_i_1__3_n_8 ;
  wire \por_timer_count_reg[16]_i_1__3_n_9 ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__3_n_0 ;
  wire \por_timer_count_reg[8]_i_1__3_n_1 ;
  wire \por_timer_count_reg[8]_i_1__3_n_10 ;
  wire \por_timer_count_reg[8]_i_1__3_n_11 ;
  wire \por_timer_count_reg[8]_i_1__3_n_12 ;
  wire \por_timer_count_reg[8]_i_1__3_n_13 ;
  wire \por_timer_count_reg[8]_i_1__3_n_14 ;
  wire \por_timer_count_reg[8]_i_1__3_n_15 ;
  wire \por_timer_count_reg[8]_i_1__3_n_2 ;
  wire \por_timer_count_reg[8]_i_1__3_n_3 ;
  wire \por_timer_count_reg[8]_i_1__3_n_4 ;
  wire \por_timer_count_reg[8]_i_1__3_n_5 ;
  wire \por_timer_count_reg[8]_i_1__3_n_6 ;
  wire \por_timer_count_reg[8]_i_1__3_n_7 ;
  wire \por_timer_count_reg[8]_i_1__3_n_8 ;
  wire \por_timer_count_reg[8]_i_1__3_n_9 ;
  wire por_timer_start_reg_0;
  wire por_timer_start_reg_1;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__3_n_0 ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[1]_i_1__3_n_0 ;
  wire \status[3]_i_2__0_n_0 ;
  wire \syncstages_ff_reg[3] ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \FSM_onehot_por_sm_state[11]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__3_n_0 ),
        .I1(por_gnt_r),
        .I2(dac0_por_gnt),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \FSM_onehot_por_sm_state[11]_i_2__3 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__3_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(dac0_drprdy_por),
        .I5(\syncstages_ff_reg[3] ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_4__3 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I1(\rdata_reg[15]_0 ),
        .I2(enable_clock_en_reg_2),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_por_sm_state[2]_i_1__3 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\FSM_onehot_por_sm_state[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_por_sm_state[4]_i_1__3 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\FSM_onehot_por_sm_state[4]_i_1__3_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .S(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__3_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_4_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_4_in));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_fsm_cs[1]_i_3__4 
       (.I0(dac0_por_req),
        .I1(dummy_read_req),
        .O(por_req_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__3 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__3 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__3 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1__3 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_en_count[4]_i_1__3 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(p_0_in__3[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__3 
       (.I0(Q),
        .I1(clock_en_reg_0),
        .I2(enable_clock_en_reg_0),
        .O(\clock_en_count[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_en_count[5]_i_2__3 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(p_0_in__3[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    clock_en_i_1__3
       (.I0(enable_clock_en_reg_0),
        .I1(clock_en_reg_0),
        .I2(Q),
        .I3(clock_en_i_2__3_n_0),
        .I4(clock_en_count_reg[5]),
        .O(clock_en_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clock_en_i_2__3
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(clock_en_i_2__3_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__3_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dac0_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(dac0_powerup_state_INST_0_0),
        .O(dac0_powerup_state));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(p_4_in));
  LUT4 #(
    .INIT(16'hFBFA)) 
    \drpaddr_por[10]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(dac0_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__3_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__3_n_0 ),
        .Q(dac0_drpaddr_por),
        .R(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__3 
       (.I0(\rdata_reg[15]_0 ),
        .O(\drpdi_por[15]_i_1__3_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__3_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_4_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_4_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_1_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_2_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(drpen_por_i_2_n_0),
        .Q(dac0_drpen_por),
        .R(p_4_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(dac0_drpwe_por),
        .R(p_4_in));
  LUT5 #(
    .INIT(32'h8F888888)) 
    enable_clock_en_i_2__3
       (.I0(enable_clock_en_reg_2),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I2(\por_timer_count[0]_i_3__3_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\syncstages_ff_reg[3] ));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_reg_1),
        .Q(enable_clock_en_reg_0),
        .R(p_4_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac0_por_gnt),
        .Q(por_gnt_r),
        .R(p_4_in));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_reg_1),
        .Q(dac0_por_req),
        .R(p_4_in));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_10__3 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_11__3 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_11__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_12__3 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_12__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_13__3 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_13__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__3 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_14__3_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_15__3 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_16__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_16__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_17__3 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[2]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_17__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_18__3 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_18__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_19__3 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[0]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_19__3_n_0 ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \por_timer_count[0]_i_1__3 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[0]),
        .I2(clock_en_reg_n_0),
        .I3(\por_timer_count[0]_i_3__3_n_0 ),
        .O(\por_timer_count[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_20__3 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_20__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_21__3 
       (.I0(\por_timer_count[0]_i_23__3_n_0 ),
        .I1(por_timer_count_reg[16]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[19]),
        .I5(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_21__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__3 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__3_n_0 ),
        .O(\por_timer_count[0]_i_22__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__3 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_count_reg[21]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_23__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__3 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[0]_i_24__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_3__3 
       (.I0(\por_timer_count[0]_i_20__3_n_0 ),
        .I1(\por_timer_count[0]_i_21__3_n_0 ),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_22__3_n_0 ),
        .O(\por_timer_count[0]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_4__3 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_5__3 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__3 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_7__3 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_8__3 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_8__3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_9__3 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__3 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_10__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__3 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__3 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_12__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__3 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_13__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__3 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_14__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__3 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__3 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__3 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__3 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__3 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__3 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__3 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__3 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__3 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__3 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_9__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[8]_i_10__3 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[15]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_10__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__3 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__3 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_12__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[8]_i_13__3 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_13__3_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[8]_i_14__3 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[11]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_14__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__3 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__3 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__3 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_17__3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[8]_i_2__3 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__3 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__3 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[8]_i_5__3 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_5__3_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[8]_i_6__3 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__3 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__3 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__3 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_9__3_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_4_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__3_n_0 ,\por_timer_count_reg[0]_i_2__3_n_1 ,\por_timer_count_reg[0]_i_2__3_n_2 ,\por_timer_count_reg[0]_i_2__3_n_3 ,\por_timer_count_reg[0]_i_2__3_n_4 ,\por_timer_count_reg[0]_i_2__3_n_5 ,\por_timer_count_reg[0]_i_2__3_n_6 ,\por_timer_count_reg[0]_i_2__3_n_7 }),
        .DI({\por_timer_count[0]_i_4__3_n_0 ,\por_timer_count[0]_i_5__3_n_0 ,\por_timer_count[0]_i_6__3_n_0 ,\por_timer_count[0]_i_7__3_n_0 ,\por_timer_count[0]_i_8__3_n_0 ,\por_timer_count[0]_i_9__3_n_0 ,\por_timer_count[0]_i_10__3_n_0 ,\por_timer_count[0]_i_11__3_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__3_n_8 ,\por_timer_count_reg[0]_i_2__3_n_9 ,\por_timer_count_reg[0]_i_2__3_n_10 ,\por_timer_count_reg[0]_i_2__3_n_11 ,\por_timer_count_reg[0]_i_2__3_n_12 ,\por_timer_count_reg[0]_i_2__3_n_13 ,\por_timer_count_reg[0]_i_2__3_n_14 ,\por_timer_count_reg[0]_i_2__3_n_15 }),
        .S({\por_timer_count[0]_i_12__3_n_0 ,\por_timer_count[0]_i_13__3_n_0 ,\por_timer_count[0]_i_14__3_n_0 ,\por_timer_count[0]_i_15__3_n_0 ,\por_timer_count[0]_i_16__3_n_0 ,\por_timer_count[0]_i_17__3_n_0 ,\por_timer_count[0]_i_18__3_n_0 ,\por_timer_count[0]_i_19__3_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_4_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__3 
       (.CI(\por_timer_count_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__3_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__3_n_1 ,\por_timer_count_reg[16]_i_1__3_n_2 ,\por_timer_count_reg[16]_i_1__3_n_3 ,\por_timer_count_reg[16]_i_1__3_n_4 ,\por_timer_count_reg[16]_i_1__3_n_5 ,\por_timer_count_reg[16]_i_1__3_n_6 ,\por_timer_count_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__3_n_0 ,\por_timer_count[16]_i_3__3_n_0 ,\por_timer_count[16]_i_4__3_n_0 ,\por_timer_count[16]_i_5__3_n_0 ,\por_timer_count[16]_i_6__3_n_0 ,\por_timer_count[16]_i_7__3_n_0 ,\por_timer_count[16]_i_8__3_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__3_n_8 ,\por_timer_count_reg[16]_i_1__3_n_9 ,\por_timer_count_reg[16]_i_1__3_n_10 ,\por_timer_count_reg[16]_i_1__3_n_11 ,\por_timer_count_reg[16]_i_1__3_n_12 ,\por_timer_count_reg[16]_i_1__3_n_13 ,\por_timer_count_reg[16]_i_1__3_n_14 ,\por_timer_count_reg[16]_i_1__3_n_15 }),
        .S({\por_timer_count[16]_i_9__3_n_0 ,\por_timer_count[16]_i_10__3_n_0 ,\por_timer_count[16]_i_11__3_n_0 ,\por_timer_count[16]_i_12__3_n_0 ,\por_timer_count[16]_i_13__3_n_0 ,\por_timer_count[16]_i_14__3_n_0 ,\por_timer_count[16]_i_15__3_n_0 ,\por_timer_count[16]_i_16__3_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__3_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__3_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_4_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_4_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__3 
       (.CI(\por_timer_count_reg[0]_i_2__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__3_n_0 ,\por_timer_count_reg[8]_i_1__3_n_1 ,\por_timer_count_reg[8]_i_1__3_n_2 ,\por_timer_count_reg[8]_i_1__3_n_3 ,\por_timer_count_reg[8]_i_1__3_n_4 ,\por_timer_count_reg[8]_i_1__3_n_5 ,\por_timer_count_reg[8]_i_1__3_n_6 ,\por_timer_count_reg[8]_i_1__3_n_7 }),
        .DI({\por_timer_count[8]_i_2__3_n_0 ,\por_timer_count[8]_i_3__3_n_0 ,\por_timer_count[8]_i_4__3_n_0 ,\por_timer_count[8]_i_5__3_n_0 ,\por_timer_count[8]_i_6__3_n_0 ,\por_timer_count[8]_i_7__3_n_0 ,\por_timer_count[8]_i_8__3_n_0 ,\por_timer_count[8]_i_9__3_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__3_n_8 ,\por_timer_count_reg[8]_i_1__3_n_9 ,\por_timer_count_reg[8]_i_1__3_n_10 ,\por_timer_count_reg[8]_i_1__3_n_11 ,\por_timer_count_reg[8]_i_1__3_n_12 ,\por_timer_count_reg[8]_i_1__3_n_13 ,\por_timer_count_reg[8]_i_1__3_n_14 ,\por_timer_count_reg[8]_i_1__3_n_15 }),
        .S({\por_timer_count[8]_i_10__3_n_0 ,\por_timer_count[8]_i_11__3_n_0 ,\por_timer_count[8]_i_12__3_n_0 ,\por_timer_count[8]_i_13__3_n_0 ,\por_timer_count[8]_i_14__3_n_0 ,\por_timer_count[8]_i_15__3_n_0 ,\por_timer_count[8]_i_16__3_n_0 ,\por_timer_count[8]_i_17__3_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__3_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__3_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_4_in));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_reg_1),
        .Q(por_timer_start_reg_0),
        .R(p_4_in));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(dac0_drprdy_por),
        .O(\rdata[15]_i_1__3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[0]),
        .Q(rdata[0]),
        .R(p_4_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[10]),
        .Q(rdata[10]),
        .R(p_4_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[11]),
        .Q(rdata[11]),
        .R(p_4_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[12]),
        .Q(rdata[12]),
        .R(p_4_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[13]),
        .Q(rdata[13]),
        .R(p_4_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[14]),
        .Q(rdata[14]),
        .R(p_4_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[15]),
        .Q(\rdata_reg[15]_0 ),
        .R(p_4_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[1]),
        .Q(rdata[1]),
        .R(p_4_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[2]),
        .Q(rdata[2]),
        .R(p_4_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[3]),
        .Q(rdata[3]),
        .R(p_4_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[4]),
        .Q(rdata[4]),
        .R(p_4_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[5]),
        .Q(rdata[5]),
        .R(p_4_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[6]),
        .Q(rdata[6]),
        .R(p_4_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[7]),
        .Q(rdata[7]),
        .R(p_4_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[8]),
        .Q(rdata[8]),
        .R(p_4_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__3_n_0 ),
        .D(dac0_do_mon[9]),
        .Q(rdata[9]),
        .R(p_4_in));
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__3 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .O(\status[1]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__3 
       (.I0(clock_en_reg_0),
        .I1(Q),
        .O(p_4_in));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \status[3]_i_2__0 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I4(\rdata_reg[15]_0 ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .O(\status[3]_i_2__0_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__0_n_0 ),
        .D(\status[1]_i_1__3_n_0 ),
        .Q(dac0_status[0]),
        .R(p_4_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2__0_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .Q(dac0_status[1]),
        .R(p_4_in));
endmodule

(* ORIG_REF_NAME = "top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_8
   (dac1_drpen_por,
    p_5_in,
    dac1_drpwe_por,
    por_timer_start_reg_0,
    enable_clock_en_reg_0,
    dac1_por_req,
    done_reg_0,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \syncstages_ff_reg[3] ,
    \rdata_reg[15]_0 ,
    dac1_powerup_state,
    dac1_drpaddr_por,
    \drpdi_por_reg[15]_0 ,
    dac1_status,
    s_axi_aclk,
    por_timer_start_reg_1,
    enable_clock_en_reg_1,
    dac1_por_gnt,
    por_req_reg_0,
    done_reg_1,
    clock_en_reg_0,
    Q,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    dac1_drprdy_por,
    enable_clock_en_reg_2,
    \por_timer_count_reg[7]_0 ,
    tile_config_done,
    STATUS_COMMON,
    dac1_do_mon);
  output dac1_drpen_por;
  output p_5_in;
  output dac1_drpwe_por;
  output por_timer_start_reg_0;
  output enable_clock_en_reg_0;
  output dac1_por_req;
  output done_reg_0;
  output [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \syncstages_ff_reg[3] ;
  output [0:0]\rdata_reg[15]_0 ;
  output dac1_powerup_state;
  output [0:0]dac1_drpaddr_por;
  output [15:0]\drpdi_por_reg[15]_0 ;
  output [1:0]dac1_status;
  input s_axi_aclk;
  input por_timer_start_reg_1;
  input enable_clock_en_reg_1;
  input dac1_por_gnt;
  input por_req_reg_0;
  input done_reg_1;
  input clock_en_reg_0;
  input [0:0]Q;
  input \FSM_onehot_por_sm_state_reg[0]_0 ;
  input dac1_drprdy_por;
  input enable_clock_en_reg_2;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input tile_config_done;
  input [0:0]STATUS_COMMON;
  input [15:0]dac1_do_mon;

  wire \FSM_onehot_por_sm_state[11]_i_2__4_n_0 ;
  wire \FSM_onehot_por_sm_state[11]_i_4__4_n_0 ;
  wire \FSM_onehot_por_sm_state[2]_i_1__4_n_0 ;
  wire \FSM_onehot_por_sm_state[4]_i_1__4_n_0 ;
  wire \FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [6:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[7] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[8] ;
  wire \FSM_onehot_por_sm_state_reg_n_0_[9] ;
  wire [0:0]Q;
  wire [0:0]STATUS_COMMON;
  wire \clock_en_count[5]_i_1__4_n_0 ;
  wire [5:0]clock_en_count_reg;
  wire clock_en_i_1__4_n_0;
  wire clock_en_i_2__4_n_0;
  wire clock_en_reg_0;
  wire clock_en_reg_n_0;
  wire [15:0]dac1_do_mon;
  wire [0:0]dac1_drpaddr_por;
  wire dac1_drpen_por;
  wire dac1_drprdy_por;
  wire dac1_drpwe_por;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_powerup_state;
  wire [1:0]dac1_status;
  wire done_reg_0;
  wire done_reg_1;
  wire \drpaddr_por[10]_i_1__4_n_0 ;
  wire \drpdi_por[15]_i_1__4_n_0 ;
  wire [15:0]\drpdi_por_reg[15]_0 ;
  wire drpen_por_i_1__0_n_0;
  wire drpen_por_i_2__0_n_0;
  wire enable_clock_en_reg_0;
  wire enable_clock_en_reg_1;
  wire enable_clock_en_reg_2;
  wire [5:0]p_0_in__4;
  wire p_5_in;
  wire por_gnt_r;
  wire por_req_reg_0;
  wire por_sm_state;
  wire \por_timer_count[0]_i_10__4_n_0 ;
  wire \por_timer_count[0]_i_11__4_n_0 ;
  wire \por_timer_count[0]_i_12__4_n_0 ;
  wire \por_timer_count[0]_i_13__4_n_0 ;
  wire \por_timer_count[0]_i_14__4_n_0 ;
  wire \por_timer_count[0]_i_15__4_n_0 ;
  wire \por_timer_count[0]_i_16__4_n_0 ;
  wire \por_timer_count[0]_i_17__4_n_0 ;
  wire \por_timer_count[0]_i_18__4_n_0 ;
  wire \por_timer_count[0]_i_19__4_n_0 ;
  wire \por_timer_count[0]_i_1__4_n_0 ;
  wire \por_timer_count[0]_i_20__4_n_0 ;
  wire \por_timer_count[0]_i_21__4_n_0 ;
  wire \por_timer_count[0]_i_22__4_n_0 ;
  wire \por_timer_count[0]_i_23__4_n_0 ;
  wire \por_timer_count[0]_i_24__4_n_0 ;
  wire \por_timer_count[0]_i_3__4_n_0 ;
  wire \por_timer_count[0]_i_4__4_n_0 ;
  wire \por_timer_count[0]_i_5__4_n_0 ;
  wire \por_timer_count[0]_i_6__4_n_0 ;
  wire \por_timer_count[0]_i_7__4_n_0 ;
  wire \por_timer_count[0]_i_8__4_n_0 ;
  wire \por_timer_count[0]_i_9__4_n_0 ;
  wire \por_timer_count[16]_i_10__4_n_0 ;
  wire \por_timer_count[16]_i_11__4_n_0 ;
  wire \por_timer_count[16]_i_12__4_n_0 ;
  wire \por_timer_count[16]_i_13__4_n_0 ;
  wire \por_timer_count[16]_i_14__4_n_0 ;
  wire \por_timer_count[16]_i_15__4_n_0 ;
  wire \por_timer_count[16]_i_16__4_n_0 ;
  wire \por_timer_count[16]_i_2__4_n_0 ;
  wire \por_timer_count[16]_i_3__4_n_0 ;
  wire \por_timer_count[16]_i_4__4_n_0 ;
  wire \por_timer_count[16]_i_5__4_n_0 ;
  wire \por_timer_count[16]_i_6__4_n_0 ;
  wire \por_timer_count[16]_i_7__4_n_0 ;
  wire \por_timer_count[16]_i_8__4_n_0 ;
  wire \por_timer_count[16]_i_9__4_n_0 ;
  wire \por_timer_count[8]_i_10__4_n_0 ;
  wire \por_timer_count[8]_i_11__4_n_0 ;
  wire \por_timer_count[8]_i_12__4_n_0 ;
  wire \por_timer_count[8]_i_13__4_n_0 ;
  wire \por_timer_count[8]_i_14__4_n_0 ;
  wire \por_timer_count[8]_i_15__4_n_0 ;
  wire \por_timer_count[8]_i_16__4_n_0 ;
  wire \por_timer_count[8]_i_17__4_n_0 ;
  wire \por_timer_count[8]_i_2__4_n_0 ;
  wire \por_timer_count[8]_i_3__4_n_0 ;
  wire \por_timer_count[8]_i_4__4_n_0 ;
  wire \por_timer_count[8]_i_5__4_n_0 ;
  wire \por_timer_count[8]_i_6__4_n_0 ;
  wire \por_timer_count[8]_i_7__4_n_0 ;
  wire \por_timer_count[8]_i_8__4_n_0 ;
  wire \por_timer_count[8]_i_9__4_n_0 ;
  wire [23:0]por_timer_count_reg;
  wire \por_timer_count_reg[0]_i_2__4_n_0 ;
  wire \por_timer_count_reg[0]_i_2__4_n_1 ;
  wire \por_timer_count_reg[0]_i_2__4_n_10 ;
  wire \por_timer_count_reg[0]_i_2__4_n_11 ;
  wire \por_timer_count_reg[0]_i_2__4_n_12 ;
  wire \por_timer_count_reg[0]_i_2__4_n_13 ;
  wire \por_timer_count_reg[0]_i_2__4_n_14 ;
  wire \por_timer_count_reg[0]_i_2__4_n_15 ;
  wire \por_timer_count_reg[0]_i_2__4_n_2 ;
  wire \por_timer_count_reg[0]_i_2__4_n_3 ;
  wire \por_timer_count_reg[0]_i_2__4_n_4 ;
  wire \por_timer_count_reg[0]_i_2__4_n_5 ;
  wire \por_timer_count_reg[0]_i_2__4_n_6 ;
  wire \por_timer_count_reg[0]_i_2__4_n_7 ;
  wire \por_timer_count_reg[0]_i_2__4_n_8 ;
  wire \por_timer_count_reg[0]_i_2__4_n_9 ;
  wire \por_timer_count_reg[16]_i_1__4_n_1 ;
  wire \por_timer_count_reg[16]_i_1__4_n_10 ;
  wire \por_timer_count_reg[16]_i_1__4_n_11 ;
  wire \por_timer_count_reg[16]_i_1__4_n_12 ;
  wire \por_timer_count_reg[16]_i_1__4_n_13 ;
  wire \por_timer_count_reg[16]_i_1__4_n_14 ;
  wire \por_timer_count_reg[16]_i_1__4_n_15 ;
  wire \por_timer_count_reg[16]_i_1__4_n_2 ;
  wire \por_timer_count_reg[16]_i_1__4_n_3 ;
  wire \por_timer_count_reg[16]_i_1__4_n_4 ;
  wire \por_timer_count_reg[16]_i_1__4_n_5 ;
  wire \por_timer_count_reg[16]_i_1__4_n_6 ;
  wire \por_timer_count_reg[16]_i_1__4_n_7 ;
  wire \por_timer_count_reg[16]_i_1__4_n_8 ;
  wire \por_timer_count_reg[16]_i_1__4_n_9 ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire \por_timer_count_reg[8]_i_1__4_n_0 ;
  wire \por_timer_count_reg[8]_i_1__4_n_1 ;
  wire \por_timer_count_reg[8]_i_1__4_n_10 ;
  wire \por_timer_count_reg[8]_i_1__4_n_11 ;
  wire \por_timer_count_reg[8]_i_1__4_n_12 ;
  wire \por_timer_count_reg[8]_i_1__4_n_13 ;
  wire \por_timer_count_reg[8]_i_1__4_n_14 ;
  wire \por_timer_count_reg[8]_i_1__4_n_15 ;
  wire \por_timer_count_reg[8]_i_1__4_n_2 ;
  wire \por_timer_count_reg[8]_i_1__4_n_3 ;
  wire \por_timer_count_reg[8]_i_1__4_n_4 ;
  wire \por_timer_count_reg[8]_i_1__4_n_5 ;
  wire \por_timer_count_reg[8]_i_1__4_n_6 ;
  wire \por_timer_count_reg[8]_i_1__4_n_7 ;
  wire \por_timer_count_reg[8]_i_1__4_n_8 ;
  wire \por_timer_count_reg[8]_i_1__4_n_9 ;
  wire por_timer_start_reg_0;
  wire por_timer_start_reg_1;
  wire [14:0]rdata;
  wire \rdata[15]_i_1__4_n_0 ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire s_axi_aclk;
  wire \status[1]_i_1__4_n_0 ;
  wire \status[3]_i_2_n_0 ;
  wire \syncstages_ff_reg[3] ;
  wire tile_config_done;
  wire [7:7]\NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBAAA)) 
    \FSM_onehot_por_sm_state[11]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state[11]_i_2__4_n_0 ),
        .I1(por_gnt_r),
        .I2(dac1_por_gnt),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I5(\FSM_onehot_por_sm_state_reg[0]_0 ),
        .O(por_sm_state));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEAAAA)) 
    \FSM_onehot_por_sm_state[11]_i_2__4 
       (.I0(\FSM_onehot_por_sm_state[11]_i_4__4_n_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I4(dac1_drprdy_por),
        .I5(\syncstages_ff_reg[3] ),
        .O(\FSM_onehot_por_sm_state[11]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hFFFFFF8A)) 
    \FSM_onehot_por_sm_state[11]_i_4__4 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I1(\rdata_reg[15]_0 ),
        .I2(enable_clock_en_reg_2),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_por_sm_state[11]_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_por_sm_state[2]_i_1__4 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .O(\FSM_onehot_por_sm_state[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_por_sm_state[4]_i_1__4 
       (.I0(\rdata_reg[15]_0 ),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\FSM_onehot_por_sm_state[4]_i_1__4_n_0 ));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_por_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(1'b0),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .S(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[10] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[11] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[2]_i_1__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state[4]_i_1__4_n_0 ),
        .Q(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[5] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [4]),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[6] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[7] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[8] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .R(p_5_in));
  (* FSM_ENCODED_STATES = "request_drp:000000010000,wait_for_timer:000000001000,wait_for_supplies_up:000000000100,finish:100000000000,wait_for_write_rdy:010000000000,wait_for_config:000000000010,idle:000000000001,write_drp:001000000000,dummy_read_drp:000010000000,wait_for_dummy_read_rdy:000100000000,wait_for_read_rdy:000001000000,read_drp:000000100000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_por_sm_state_reg[9] 
       (.C(s_axi_aclk),
        .CE(por_sm_state),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .Q(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clock_en_count[0]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clock_en_count[1]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clock_en_count[2]_i_1__4 
       (.I0(clock_en_count_reg[0]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clock_en_count[3]_i_1__4 
       (.I0(clock_en_count_reg[2]),
        .I1(clock_en_count_reg[1]),
        .I2(clock_en_count_reg[0]),
        .I3(clock_en_count_reg[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clock_en_count[4]_i_1__4 
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(p_0_in__4[4]));
  LUT3 #(
    .INIT(8'hEF)) 
    \clock_en_count[5]_i_1__4 
       (.I0(Q),
        .I1(clock_en_reg_0),
        .I2(enable_clock_en_reg_0),
        .O(\clock_en_count[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clock_en_count[5]_i_2__4 
       (.I0(clock_en_count_reg[4]),
        .I1(clock_en_count_reg[2]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[0]),
        .I4(clock_en_count_reg[3]),
        .I5(clock_en_count_reg[5]),
        .O(p_0_in__4[5]));
  FDRE \clock_en_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(clock_en_count_reg[0]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(clock_en_count_reg[1]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(clock_en_count_reg[2]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(clock_en_count_reg[3]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[4]),
        .Q(clock_en_count_reg[4]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  FDRE \clock_en_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__4[5]),
        .Q(clock_en_count_reg[5]),
        .R(\clock_en_count[5]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFFDFD)) 
    clock_en_i_1__4
       (.I0(enable_clock_en_reg_0),
        .I1(clock_en_reg_0),
        .I2(Q),
        .I3(clock_en_i_2__4_n_0),
        .I4(clock_en_count_reg[5]),
        .O(clock_en_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clock_en_i_2__4
       (.I0(clock_en_count_reg[3]),
        .I1(clock_en_count_reg[0]),
        .I2(clock_en_count_reg[1]),
        .I3(clock_en_count_reg[2]),
        .I4(clock_en_count_reg[4]),
        .O(clock_en_i_2__4_n_0));
  FDRE clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(clock_en_i_1__4_n_0),
        .Q(clock_en_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    dac1_powerup_state_INST_0
       (.I0(done_reg_0),
        .I1(STATUS_COMMON),
        .O(dac1_powerup_state));
  FDRE done_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(done_reg_1),
        .Q(done_reg_0),
        .R(p_5_in));
  LUT4 #(
    .INIT(16'hFBFA)) 
    \drpaddr_por[10]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .I3(dac1_drpaddr_por),
        .O(\drpaddr_por[10]_i_1__4_n_0 ));
  FDRE \drpaddr_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\drpaddr_por[10]_i_1__4_n_0 ),
        .Q(dac1_drpaddr_por),
        .R(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \drpdi_por[15]_i_1__4 
       (.I0(\rdata_reg[15]_0 ),
        .O(\drpdi_por[15]_i_1__4_n_0 ));
  FDRE \drpdi_por_reg[0] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[0]),
        .Q(\drpdi_por_reg[15]_0 [0]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[10] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[10]),
        .Q(\drpdi_por_reg[15]_0 [10]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[11] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[11]),
        .Q(\drpdi_por_reg[15]_0 [11]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[12] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[12]),
        .Q(\drpdi_por_reg[15]_0 [12]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[13] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[13]),
        .Q(\drpdi_por_reg[15]_0 [13]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[14] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[14]),
        .Q(\drpdi_por_reg[15]_0 [14]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[15] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(\drpdi_por[15]_i_1__4_n_0 ),
        .Q(\drpdi_por_reg[15]_0 [15]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[1] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[1]),
        .Q(\drpdi_por_reg[15]_0 [1]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[2] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[2]),
        .Q(\drpdi_por_reg[15]_0 [2]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[3] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[3]),
        .Q(\drpdi_por_reg[15]_0 [3]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[4] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[4]),
        .Q(\drpdi_por_reg[15]_0 [4]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[5] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[5]),
        .Q(\drpdi_por_reg[15]_0 [5]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[6] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[6]),
        .Q(\drpdi_por_reg[15]_0 [6]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[7] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[7]),
        .Q(\drpdi_por_reg[15]_0 [7]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[8] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[8]),
        .Q(\drpdi_por_reg[15]_0 [8]),
        .R(p_5_in));
  FDRE \drpdi_por_reg[9] 
       (.C(s_axi_aclk),
        .CE(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .D(rdata[9]),
        .Q(\drpdi_por_reg[15]_0 [9]),
        .R(p_5_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    drpen_por_i_1__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[8] ),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [5]),
        .I3(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I4(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I5(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    drpen_por_i_2__0
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .I1(\FSM_onehot_por_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_por_sm_state_reg_n_0_[5] ),
        .O(drpen_por_i_2__0_n_0));
  FDRE drpen_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(drpen_por_i_2__0_n_0),
        .Q(dac1_drpen_por),
        .R(p_5_in));
  FDRE drpwe_por_reg
       (.C(s_axi_aclk),
        .CE(drpen_por_i_1__0_n_0),
        .D(\FSM_onehot_por_sm_state_reg_n_0_[9] ),
        .Q(dac1_drpwe_por),
        .R(p_5_in));
  LUT5 #(
    .INIT(32'h8F888888)) 
    enable_clock_en_i_2__4
       (.I0(enable_clock_en_reg_2),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I2(\por_timer_count[0]_i_3__4_n_0 ),
        .I3(por_timer_count_reg[0]),
        .I4(\FSM_onehot_por_sm_state_reg[11]_0 [3]),
        .O(\syncstages_ff_reg[3] ));
  FDRE enable_clock_en_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(enable_clock_en_reg_1),
        .Q(enable_clock_en_reg_0),
        .R(p_5_in));
  FDRE por_gnt_r_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(dac1_por_gnt),
        .Q(por_gnt_r),
        .R(p_5_in));
  FDRE por_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_req_reg_0),
        .Q(dac1_por_req),
        .R(p_5_in));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_10__4 
       (.I0(por_timer_count_reg[1]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_11__4 
       (.I0(por_timer_count_reg[0]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_12__4 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[7]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_12__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_13__4 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_13__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_14__4 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_14__4_n_0 ));
  LUT2 #(
    .INIT(4'hD)) 
    \por_timer_count[0]_i_15__4 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[0]_i_16__4 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_16__4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_17__4 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[2]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_17__4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_18__4 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[1]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_18__4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[0]_i_19__4 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[0]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_19__4_n_0 ));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \por_timer_count[0]_i_1__4 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[0]),
        .I2(clock_en_reg_n_0),
        .I3(\por_timer_count[0]_i_3__4_n_0 ),
        .O(\por_timer_count[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_20__4 
       (.I0(por_timer_count_reg[4]),
        .I1(por_timer_count_reg[5]),
        .I2(por_timer_count_reg[6]),
        .I3(por_timer_count_reg[7]),
        .O(\por_timer_count[0]_i_20__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \por_timer_count[0]_i_21__4 
       (.I0(\por_timer_count[0]_i_23__4_n_0 ),
        .I1(por_timer_count_reg[16]),
        .I2(por_timer_count_reg[17]),
        .I3(por_timer_count_reg[18]),
        .I4(por_timer_count_reg[19]),
        .I5(por_timer_count_reg[1]),
        .O(\por_timer_count[0]_i_21__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_22__4 
       (.I0(por_timer_count_reg[11]),
        .I1(por_timer_count_reg[10]),
        .I2(por_timer_count_reg[9]),
        .I3(por_timer_count_reg[8]),
        .I4(\por_timer_count[0]_i_24__4_n_0 ),
        .O(\por_timer_count[0]_i_22__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_23__4 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_count_reg[21]),
        .I2(por_timer_count_reg[23]),
        .I3(por_timer_count_reg[22]),
        .O(\por_timer_count[0]_i_23__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \por_timer_count[0]_i_24__4 
       (.I0(por_timer_count_reg[12]),
        .I1(por_timer_count_reg[13]),
        .I2(por_timer_count_reg[14]),
        .I3(por_timer_count_reg[15]),
        .O(\por_timer_count[0]_i_24__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \por_timer_count[0]_i_3__4 
       (.I0(\por_timer_count[0]_i_20__4_n_0 ),
        .I1(\por_timer_count[0]_i_21__4_n_0 ),
        .I2(por_timer_count_reg[2]),
        .I3(por_timer_count_reg[3]),
        .I4(\por_timer_count[0]_i_22__4_n_0 ),
        .O(\por_timer_count[0]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_4__4 
       (.I0(por_timer_count_reg[7]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_5__4 
       (.I0(por_timer_count_reg[6]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_6__4 
       (.I0(por_timer_count_reg[5]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \por_timer_count[0]_i_7__4 
       (.I0(por_timer_start_reg_0),
        .I1(por_timer_count_reg[4]),
        .O(\por_timer_count[0]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[0]_i_8__4 
       (.I0(por_timer_count_reg[3]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_8__4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[0]_i_9__4 
       (.I0(por_timer_count_reg[2]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[0]_i_9__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_10__4 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_10__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_11__4 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_11__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_12__4 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_12__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_13__4 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_13__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_14__4 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_14__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_15__4 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_16__4 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_2__4 
       (.I0(por_timer_count_reg[22]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_3__4 
       (.I0(por_timer_count_reg[21]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_4__4 
       (.I0(por_timer_count_reg[20]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_5__4 
       (.I0(por_timer_count_reg[19]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_6__4 
       (.I0(por_timer_count_reg[18]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_7__4 
       (.I0(por_timer_count_reg[17]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[16]_i_8__4 
       (.I0(por_timer_count_reg[16]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[16]_i_9__4 
       (.I0(por_timer_count_reg[23]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[16]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[8]_i_10__4 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[15]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_10__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_11__4 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_11__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_12__4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[8]_i_13__4 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[12]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_13__4_n_0 ));
  LUT3 #(
    .INIT(8'h53)) 
    \por_timer_count[8]_i_14__4 
       (.I0(\por_timer_count_reg[7]_0 ),
        .I1(por_timer_count_reg[11]),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_14__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_15__4 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_16__4 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \por_timer_count[8]_i_17__4 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_17__4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[8]_i_2__4 
       (.I0(por_timer_count_reg[15]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_3__4 
       (.I0(por_timer_count_reg[14]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_4__4 
       (.I0(por_timer_count_reg[13]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_4__4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[8]_i_5__4 
       (.I0(por_timer_count_reg[12]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_5__4_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \por_timer_count[8]_i_6__4 
       (.I0(por_timer_count_reg[11]),
        .I1(\por_timer_count_reg[7]_0 ),
        .I2(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_7__4 
       (.I0(por_timer_count_reg[10]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_8__4 
       (.I0(por_timer_count_reg[9]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \por_timer_count[8]_i_9__4 
       (.I0(por_timer_count_reg[8]),
        .I1(por_timer_start_reg_0),
        .O(\por_timer_count[8]_i_9__4_n_0 ));
  FDRE \por_timer_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_15 ),
        .Q(por_timer_count_reg[0]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[0]_i_2__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[0]_i_2__4_n_0 ,\por_timer_count_reg[0]_i_2__4_n_1 ,\por_timer_count_reg[0]_i_2__4_n_2 ,\por_timer_count_reg[0]_i_2__4_n_3 ,\por_timer_count_reg[0]_i_2__4_n_4 ,\por_timer_count_reg[0]_i_2__4_n_5 ,\por_timer_count_reg[0]_i_2__4_n_6 ,\por_timer_count_reg[0]_i_2__4_n_7 }),
        .DI({\por_timer_count[0]_i_4__4_n_0 ,\por_timer_count[0]_i_5__4_n_0 ,\por_timer_count[0]_i_6__4_n_0 ,\por_timer_count[0]_i_7__4_n_0 ,\por_timer_count[0]_i_8__4_n_0 ,\por_timer_count[0]_i_9__4_n_0 ,\por_timer_count[0]_i_10__4_n_0 ,\por_timer_count[0]_i_11__4_n_0 }),
        .O({\por_timer_count_reg[0]_i_2__4_n_8 ,\por_timer_count_reg[0]_i_2__4_n_9 ,\por_timer_count_reg[0]_i_2__4_n_10 ,\por_timer_count_reg[0]_i_2__4_n_11 ,\por_timer_count_reg[0]_i_2__4_n_12 ,\por_timer_count_reg[0]_i_2__4_n_13 ,\por_timer_count_reg[0]_i_2__4_n_14 ,\por_timer_count_reg[0]_i_2__4_n_15 }),
        .S({\por_timer_count[0]_i_12__4_n_0 ,\por_timer_count[0]_i_13__4_n_0 ,\por_timer_count[0]_i_14__4_n_0 ,\por_timer_count[0]_i_15__4_n_0 ,\por_timer_count[0]_i_16__4_n_0 ,\por_timer_count[0]_i_17__4_n_0 ,\por_timer_count[0]_i_18__4_n_0 ,\por_timer_count[0]_i_19__4_n_0 }));
  FDRE \por_timer_count_reg[10] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_13 ),
        .Q(por_timer_count_reg[10]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[11] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_12 ),
        .Q(por_timer_count_reg[11]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[12] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_11 ),
        .Q(por_timer_count_reg[12]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[13] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_10 ),
        .Q(por_timer_count_reg[13]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[14] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_9 ),
        .Q(por_timer_count_reg[14]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[15] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_8 ),
        .Q(por_timer_count_reg[15]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[16] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_15 ),
        .Q(por_timer_count_reg[16]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[16]_i_1__4 
       (.CI(\por_timer_count_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_por_timer_count_reg[16]_i_1__4_CO_UNCONNECTED [7],\por_timer_count_reg[16]_i_1__4_n_1 ,\por_timer_count_reg[16]_i_1__4_n_2 ,\por_timer_count_reg[16]_i_1__4_n_3 ,\por_timer_count_reg[16]_i_1__4_n_4 ,\por_timer_count_reg[16]_i_1__4_n_5 ,\por_timer_count_reg[16]_i_1__4_n_6 ,\por_timer_count_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,\por_timer_count[16]_i_2__4_n_0 ,\por_timer_count[16]_i_3__4_n_0 ,\por_timer_count[16]_i_4__4_n_0 ,\por_timer_count[16]_i_5__4_n_0 ,\por_timer_count[16]_i_6__4_n_0 ,\por_timer_count[16]_i_7__4_n_0 ,\por_timer_count[16]_i_8__4_n_0 }),
        .O({\por_timer_count_reg[16]_i_1__4_n_8 ,\por_timer_count_reg[16]_i_1__4_n_9 ,\por_timer_count_reg[16]_i_1__4_n_10 ,\por_timer_count_reg[16]_i_1__4_n_11 ,\por_timer_count_reg[16]_i_1__4_n_12 ,\por_timer_count_reg[16]_i_1__4_n_13 ,\por_timer_count_reg[16]_i_1__4_n_14 ,\por_timer_count_reg[16]_i_1__4_n_15 }),
        .S({\por_timer_count[16]_i_9__4_n_0 ,\por_timer_count[16]_i_10__4_n_0 ,\por_timer_count[16]_i_11__4_n_0 ,\por_timer_count[16]_i_12__4_n_0 ,\por_timer_count[16]_i_13__4_n_0 ,\por_timer_count[16]_i_14__4_n_0 ,\por_timer_count[16]_i_15__4_n_0 ,\por_timer_count[16]_i_16__4_n_0 }));
  FDRE \por_timer_count_reg[17] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_14 ),
        .Q(por_timer_count_reg[17]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[18] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_13 ),
        .Q(por_timer_count_reg[18]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[19] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_12 ),
        .Q(por_timer_count_reg[19]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_14 ),
        .Q(por_timer_count_reg[1]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[20] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_11 ),
        .Q(por_timer_count_reg[20]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[21] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_10 ),
        .Q(por_timer_count_reg[21]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[22] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_9 ),
        .Q(por_timer_count_reg[22]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[23] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[16]_i_1__4_n_8 ),
        .Q(por_timer_count_reg[23]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_13 ),
        .Q(por_timer_count_reg[2]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_12 ),
        .Q(por_timer_count_reg[3]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_11 ),
        .Q(por_timer_count_reg[4]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_10 ),
        .Q(por_timer_count_reg[5]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_9 ),
        .Q(por_timer_count_reg[6]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[0]_i_2__4_n_8 ),
        .Q(por_timer_count_reg[7]),
        .R(p_5_in));
  FDRE \por_timer_count_reg[8] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_15 ),
        .Q(por_timer_count_reg[8]),
        .R(p_5_in));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \por_timer_count_reg[8]_i_1__4 
       (.CI(\por_timer_count_reg[0]_i_2__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\por_timer_count_reg[8]_i_1__4_n_0 ,\por_timer_count_reg[8]_i_1__4_n_1 ,\por_timer_count_reg[8]_i_1__4_n_2 ,\por_timer_count_reg[8]_i_1__4_n_3 ,\por_timer_count_reg[8]_i_1__4_n_4 ,\por_timer_count_reg[8]_i_1__4_n_5 ,\por_timer_count_reg[8]_i_1__4_n_6 ,\por_timer_count_reg[8]_i_1__4_n_7 }),
        .DI({\por_timer_count[8]_i_2__4_n_0 ,\por_timer_count[8]_i_3__4_n_0 ,\por_timer_count[8]_i_4__4_n_0 ,\por_timer_count[8]_i_5__4_n_0 ,\por_timer_count[8]_i_6__4_n_0 ,\por_timer_count[8]_i_7__4_n_0 ,\por_timer_count[8]_i_8__4_n_0 ,\por_timer_count[8]_i_9__4_n_0 }),
        .O({\por_timer_count_reg[8]_i_1__4_n_8 ,\por_timer_count_reg[8]_i_1__4_n_9 ,\por_timer_count_reg[8]_i_1__4_n_10 ,\por_timer_count_reg[8]_i_1__4_n_11 ,\por_timer_count_reg[8]_i_1__4_n_12 ,\por_timer_count_reg[8]_i_1__4_n_13 ,\por_timer_count_reg[8]_i_1__4_n_14 ,\por_timer_count_reg[8]_i_1__4_n_15 }),
        .S({\por_timer_count[8]_i_10__4_n_0 ,\por_timer_count[8]_i_11__4_n_0 ,\por_timer_count[8]_i_12__4_n_0 ,\por_timer_count[8]_i_13__4_n_0 ,\por_timer_count[8]_i_14__4_n_0 ,\por_timer_count[8]_i_15__4_n_0 ,\por_timer_count[8]_i_16__4_n_0 ,\por_timer_count[8]_i_17__4_n_0 }));
  FDRE \por_timer_count_reg[9] 
       (.C(s_axi_aclk),
        .CE(\por_timer_count[0]_i_1__4_n_0 ),
        .D(\por_timer_count_reg[8]_i_1__4_n_14 ),
        .Q(por_timer_count_reg[9]),
        .R(p_5_in));
  FDRE por_timer_start_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_timer_start_reg_1),
        .Q(por_timer_start_reg_0),
        .R(p_5_in));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg_n_0_[6] ),
        .I1(dac1_drprdy_por),
        .O(\rdata[15]_i_1__4_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[0]),
        .Q(rdata[0]),
        .R(p_5_in));
  FDRE \rdata_reg[10] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[10]),
        .Q(rdata[10]),
        .R(p_5_in));
  FDRE \rdata_reg[11] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[11]),
        .Q(rdata[11]),
        .R(p_5_in));
  FDRE \rdata_reg[12] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[12]),
        .Q(rdata[12]),
        .R(p_5_in));
  FDRE \rdata_reg[13] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[13]),
        .Q(rdata[13]),
        .R(p_5_in));
  FDRE \rdata_reg[14] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[14]),
        .Q(rdata[14]),
        .R(p_5_in));
  FDRE \rdata_reg[15] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[15]),
        .Q(\rdata_reg[15]_0 ),
        .R(p_5_in));
  FDRE \rdata_reg[1] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[1]),
        .Q(rdata[1]),
        .R(p_5_in));
  FDRE \rdata_reg[2] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[2]),
        .Q(rdata[2]),
        .R(p_5_in));
  FDRE \rdata_reg[3] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[3]),
        .Q(rdata[3]),
        .R(p_5_in));
  FDRE \rdata_reg[4] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[4]),
        .Q(rdata[4]),
        .R(p_5_in));
  FDRE \rdata_reg[5] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[5]),
        .Q(rdata[5]),
        .R(p_5_in));
  FDRE \rdata_reg[6] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[6]),
        .Q(rdata[6]),
        .R(p_5_in));
  FDRE \rdata_reg[7] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[7]),
        .Q(rdata[7]),
        .R(p_5_in));
  FDRE \rdata_reg[8] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[8]),
        .Q(rdata[8]),
        .R(p_5_in));
  FDRE \rdata_reg[9] 
       (.C(s_axi_aclk),
        .CE(\rdata[15]_i_1__4_n_0 ),
        .D(dac1_do_mon[9]),
        .Q(rdata[9]),
        .R(p_5_in));
  LUT3 #(
    .INIT(8'hFE)) 
    \status[1]_i_1__4 
       (.I0(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .O(\status[1]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \status[3]_i_1__4 
       (.I0(clock_en_reg_0),
        .I1(Q),
        .O(p_5_in));
  LUT6 #(
    .INIT(64'hFFF8FFFFFFF8FFF8)) 
    \status[3]_i_2 
       (.I0(tile_config_done),
        .I1(\FSM_onehot_por_sm_state_reg[11]_0 [1]),
        .I2(\FSM_onehot_por_sm_state_reg[11]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[11]_0 [2]),
        .I4(\rdata_reg[15]_0 ),
        .I5(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .O(\status[3]_i_2_n_0 ));
  FDRE \status_reg[1] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2_n_0 ),
        .D(\status[1]_i_1__4_n_0 ),
        .Q(dac1_status[0]),
        .R(p_5_in));
  FDRE \status_reg[3] 
       (.C(s_axi_aclk),
        .CE(\status[3]_i_2_n_0 ),
        .D(\FSM_onehot_por_sm_state_reg[11]_0 [6]),
        .Q(dac1_status[1]),
        .R(p_5_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_top
   (reset_i,
    user_drp_drdy_reg,
    adc0_drprdy_por,
    adc1_drp_rdy,
    adc1_drprdy_por,
    adc2_drp_rdy,
    adc2_drprdy_por,
    adc3_drp_rdy,
    adc3_drprdy_por,
    user_drp_drdy_reg_0,
    dac0_drprdy_por,
    dac1_drp_rdy,
    dac1_drprdy_por,
    drp_wen,
    por_timer_start_reg,
    enable_clock_en_reg,
    adc0_por_req,
    done_reg,
    write_access,
    dummy_read_gnt_held,
    por_timer_start_reg_0,
    enable_clock_en_reg_0,
    adc1_por_req,
    done_reg_0,
    write_access_0,
    dummy_read_gnt_held_1,
    por_timer_start_reg_1,
    enable_clock_en_reg_1,
    adc2_por_req,
    done_reg_1,
    write_access_2,
    dummy_read_gnt_held_3,
    por_timer_start_reg_2,
    enable_clock_en_reg_2,
    adc3_por_req,
    done_reg_2,
    write_access_4,
    dummy_read_gnt_held_5,
    por_timer_start_reg_3,
    enable_clock_en_reg_3,
    dac0_por_req,
    done_reg_3,
    write_access_6,
    dummy_read_gnt_held_7,
    por_timer_start_reg_4,
    enable_clock_en_reg_4,
    dac1_por_req,
    done_reg_4,
    write_access_8,
    dummy_read_gnt_held_9,
    Q,
    access_type_reg,
    D,
    \FSM_sequential_fsm_cs_reg[2] ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    access_type_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    \FSM_sequential_fsm_cs_reg[2]_5 ,
    \FSM_sequential_fsm_cs_reg[2]_6 ,
    \FSM_sequential_fsm_cs_reg[2]_7 ,
    \FSM_sequential_fsm_cs_reg[2]_8 ,
    \FSM_sequential_fsm_cs_reg[0] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    \FSM_sequential_fsm_cs_reg[0]_4 ,
    drpwe_por_reg,
    \FSM_sequential_fsm_cs_reg[2]_9 ,
    drpwe_por_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_10 ,
    drpwe_por_reg_1,
    \FSM_sequential_fsm_cs_reg[2]_11 ,
    drpwe_por_reg_2,
    \FSM_sequential_fsm_cs_reg[2]_12 ,
    drpwe_por_reg_3,
    \FSM_sequential_fsm_cs_reg[2]_13 ,
    drpwe_por_reg_4,
    \FSM_sequential_fsm_cs_reg[2]_14 ,
    \FSM_onehot_por_sm_state_reg[11] ,
    \syncstages_ff_reg[3] ,
    \rdata_reg[15] ,
    adc0_daddr_mon,
    adc0_di_mon,
    \FSM_sequential_tc_sm_state_reg[2] ,
    adc1_daddr_mon,
    adc1_di_mon,
    drp_drdy_i__0,
    \FSM_onehot_por_sm_state_reg[11]_0 ,
    \syncstages_ff_reg[3]_0 ,
    \rdata_reg[15]_0 ,
    drp_drdy_i__0_10,
    \FSM_onehot_por_sm_state_reg[11]_1 ,
    \syncstages_ff_reg[3]_1 ,
    \rdata_reg[15]_1 ,
    adc2_daddr_mon,
    adc2_di_mon,
    adc3_daddr_mon,
    adc3_di_mon,
    drp_drdy_i__0_11,
    \FSM_onehot_por_sm_state_reg[11]_2 ,
    \syncstages_ff_reg[3]_2 ,
    \rdata_reg[15]_2 ,
    drp_drdy_i__0_12,
    \FSM_onehot_por_sm_state_reg[11]_3 ,
    \syncstages_ff_reg[3]_3 ,
    \rdata_reg[15]_3 ,
    dac0_daddr_mon,
    dac0_di_mon,
    dac1_daddr_mon,
    dac1_di_mon,
    drp_drdy_i__0_13,
    \FSM_onehot_por_sm_state_reg[11]_4 ,
    \syncstages_ff_reg[3]_4 ,
    \rdata_reg[15]_4 ,
    drp_drdy_i__0_14,
    dac0_powerup_state,
    dac1_powerup_state,
    adc0_powerup_state,
    adc1_powerup_state,
    adc2_powerup_state,
    adc3_powerup_state,
    adc0_status,
    adc1_status,
    adc2_status,
    adc3_status,
    dac0_status,
    dac1_status,
    access_type_reg_1,
    s_axi_aclk,
    drp_den_reg,
    por_timer_start_reg_5,
    enable_clock_en_reg_5,
    por_req_reg,
    done_reg_5,
    write_access_reg,
    dummy_read_gnt_held_reg,
    por_timer_start_reg_6,
    enable_clock_en_reg_6,
    por_req_reg_0,
    done_reg_6,
    write_access_reg_0,
    dummy_read_gnt_held_reg_0,
    por_timer_start_reg_7,
    enable_clock_en_reg_7,
    por_req_reg_1,
    done_reg_7,
    write_access_reg_1,
    dummy_read_gnt_held_reg_1,
    por_timer_start_reg_8,
    enable_clock_en_reg_8,
    por_req_reg_2,
    done_reg_8,
    write_access_reg_2,
    dummy_read_gnt_held_reg_2,
    por_timer_start_reg_9,
    enable_clock_en_reg_9,
    por_req_reg_3,
    done_reg_9,
    write_access_reg_3,
    dummy_read_gnt_held_reg_3,
    por_timer_start_reg_10,
    enable_clock_en_reg_10,
    por_req_reg_4,
    done_reg_10,
    write_access_reg_4,
    dummy_read_gnt_held_reg_4,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2] ,
    \FSM_onehot_state_reg[2]_0 ,
    drp_RdAck_r_reg_0,
    \FSM_onehot_state_reg[2]_1 ,
    \FSM_onehot_state_reg[2]_2 ,
    \FSM_onehot_state_reg[2]_3 ,
    \FSM_onehot_state_reg[2]_4 ,
    bank4_write,
    bank2_write,
    bank16_write,
    bank14_write,
    bank12_write,
    bank10_write,
    \rdata_reg[15]_5 ,
    dac0_drp_we,
    dac1_drp_we,
    dac0_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    dac1_dreq_mon,
    adc0_drp_we,
    adc1_drp_we,
    adc2_drp_we,
    adc3_drp_we,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    adc2_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    \FSM_sequential_fsm_cs_reg[1]_4 ,
    adc3_dreq_mon,
    por_drp_drdy_reg,
    dest_out,
    \por_timer_count_reg[15] ,
    \rdata_reg[15]_6 ,
    por_drp_drdy_reg_0,
    enable_clock_en_reg_11,
    \por_timer_count_reg[15]_0 ,
    por_drp_drdy_reg_1,
    enable_clock_en_reg_12,
    \por_timer_count_reg[15]_1 ,
    por_drp_drdy_reg_2,
    enable_clock_en_reg_13,
    \por_timer_count_reg[15]_2 ,
    por_drp_drdy_reg_3,
    enable_clock_en_reg_14,
    \por_timer_count_reg[7] ,
    por_drp_drdy_reg_4,
    enable_clock_en_reg_15,
    \por_timer_count_reg[7]_0 ,
    dac0_powerup_state_INST_0,
    STATUS_COMMON,
    adc0_powerup_state_INST_0,
    adc1_powerup_state_INST_0,
    adc2_powerup_state_INST_0,
    adc3_powerup_state_INST_0,
    adc0_do_mon,
    adc1_do_mon,
    adc2_do_mon,
    adc3_do_mon,
    dac0_do_mon,
    dac1_do_mon,
    \tc_enable_reg[0]_0 ,
    \tc_enable[0]_i_2_0 ,
    \tc_enable_reg[1]_0 ,
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ,
    \tc_enable_reg[2]_0 ,
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ,
    \tc_enable_reg[3]_0 ,
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ,
    p_46_in,
    \tc_enable_reg[5]_0 ,
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 ,
    adc0_restart_pending_reg_0,
    por_sm_reset,
    adc1_restart_pending_reg_0,
    adc2_restart_pending_reg_0,
    adc3_restart_pending_reg_0,
    dac0_restart_pending_reg_0,
    dac1_restart_pending_reg_0,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4);
  output reset_i;
  output user_drp_drdy_reg;
  output adc0_drprdy_por;
  output adc1_drp_rdy;
  output adc1_drprdy_por;
  output adc2_drp_rdy;
  output adc2_drprdy_por;
  output adc3_drp_rdy;
  output adc3_drprdy_por;
  output user_drp_drdy_reg_0;
  output dac0_drprdy_por;
  output dac1_drp_rdy;
  output dac1_drprdy_por;
  output drp_wen;
  output por_timer_start_reg;
  output enable_clock_en_reg;
  output adc0_por_req;
  output done_reg;
  output write_access;
  output dummy_read_gnt_held;
  output por_timer_start_reg_0;
  output enable_clock_en_reg_0;
  output adc1_por_req;
  output done_reg_0;
  output write_access_0;
  output dummy_read_gnt_held_1;
  output por_timer_start_reg_1;
  output enable_clock_en_reg_1;
  output adc2_por_req;
  output done_reg_1;
  output write_access_2;
  output dummy_read_gnt_held_3;
  output por_timer_start_reg_2;
  output enable_clock_en_reg_2;
  output adc3_por_req;
  output done_reg_2;
  output write_access_4;
  output dummy_read_gnt_held_5;
  output por_timer_start_reg_3;
  output enable_clock_en_reg_3;
  output dac0_por_req;
  output done_reg_3;
  output write_access_6;
  output dummy_read_gnt_held_7;
  output por_timer_start_reg_4;
  output enable_clock_en_reg_4;
  output dac1_por_req;
  output done_reg_4;
  output write_access_8;
  output dummy_read_gnt_held_9;
  output [2:0]Q;
  output access_type_reg;
  output [0:0]D;
  output [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  output [2:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output access_type_reg_0;
  output [2:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  output [2:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  output [2:0]\FSM_sequential_fsm_cs_reg[2]_6 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_7 ;
  output [2:0]\FSM_sequential_fsm_cs_reg[2]_8 ;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[0]_2 ;
  output \FSM_sequential_fsm_cs_reg[0]_3 ;
  output \FSM_sequential_fsm_cs_reg[0]_4 ;
  output drpwe_por_reg;
  output \FSM_sequential_fsm_cs_reg[2]_9 ;
  output drpwe_por_reg_0;
  output \FSM_sequential_fsm_cs_reg[2]_10 ;
  output drpwe_por_reg_1;
  output \FSM_sequential_fsm_cs_reg[2]_11 ;
  output drpwe_por_reg_2;
  output \FSM_sequential_fsm_cs_reg[2]_12 ;
  output drpwe_por_reg_3;
  output \FSM_sequential_fsm_cs_reg[2]_13 ;
  output drpwe_por_reg_4;
  output \FSM_sequential_fsm_cs_reg[2]_14 ;
  output [4:0]\FSM_onehot_por_sm_state_reg[11] ;
  output \syncstages_ff_reg[3] ;
  output [0:0]\rdata_reg[15] ;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output [2:0]\FSM_sequential_tc_sm_state_reg[2] ;
  output [10:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output drp_drdy_i__0;
  output [4:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  output \syncstages_ff_reg[3]_0 ;
  output [0:0]\rdata_reg[15]_0 ;
  output drp_drdy_i__0_10;
  output [4:0]\FSM_onehot_por_sm_state_reg[11]_1 ;
  output \syncstages_ff_reg[3]_1 ;
  output [0:0]\rdata_reg[15]_1 ;
  output [10:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output [10:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output drp_drdy_i__0_11;
  output [4:0]\FSM_onehot_por_sm_state_reg[11]_2 ;
  output \syncstages_ff_reg[3]_2 ;
  output [0:0]\rdata_reg[15]_2 ;
  output drp_drdy_i__0_12;
  output [4:0]\FSM_onehot_por_sm_state_reg[11]_3 ;
  output \syncstages_ff_reg[3]_3 ;
  output [0:0]\rdata_reg[15]_3 ;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output [10:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output drp_drdy_i__0_13;
  output [4:0]\FSM_onehot_por_sm_state_reg[11]_4 ;
  output \syncstages_ff_reg[3]_4 ;
  output [0:0]\rdata_reg[15]_4 ;
  output drp_drdy_i__0_14;
  output dac0_powerup_state;
  output dac1_powerup_state;
  output adc0_powerup_state;
  output adc1_powerup_state;
  output adc2_powerup_state;
  output adc3_powerup_state;
  output [1:0]adc0_status;
  output [1:0]adc1_status;
  output [1:0]adc2_status;
  output [1:0]adc3_status;
  output [1:0]dac0_status;
  output [1:0]dac1_status;
  output access_type_reg_1;
  input s_axi_aclk;
  input drp_den_reg;
  input por_timer_start_reg_5;
  input enable_clock_en_reg_5;
  input por_req_reg;
  input done_reg_5;
  input write_access_reg;
  input dummy_read_gnt_held_reg;
  input por_timer_start_reg_6;
  input enable_clock_en_reg_6;
  input por_req_reg_0;
  input done_reg_6;
  input write_access_reg_0;
  input dummy_read_gnt_held_reg_0;
  input por_timer_start_reg_7;
  input enable_clock_en_reg_7;
  input por_req_reg_1;
  input done_reg_7;
  input write_access_reg_1;
  input dummy_read_gnt_held_reg_1;
  input por_timer_start_reg_8;
  input enable_clock_en_reg_8;
  input por_req_reg_2;
  input done_reg_8;
  input write_access_reg_2;
  input dummy_read_gnt_held_reg_2;
  input por_timer_start_reg_9;
  input enable_clock_en_reg_9;
  input por_req_reg_3;
  input done_reg_9;
  input write_access_reg_3;
  input dummy_read_gnt_held_reg_3;
  input por_timer_start_reg_10;
  input enable_clock_en_reg_10;
  input por_req_reg_4;
  input done_reg_10;
  input write_access_reg_4;
  input dummy_read_gnt_held_reg_4;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input drp_RdAck_r_reg_0;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input [1:0]\FSM_onehot_state_reg[2]_3 ;
  input [1:0]\FSM_onehot_state_reg[2]_4 ;
  input bank4_write;
  input bank2_write;
  input bank16_write;
  input bank14_write;
  input bank12_write;
  input bank10_write;
  input [10:0]\rdata_reg[15]_5 ;
  input dac0_drp_we;
  input dac1_drp_we;
  input dac0_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input dac1_dreq_mon;
  input adc0_drp_we;
  input adc1_drp_we;
  input adc2_drp_we;
  input adc3_drp_we;
  input adc0_dreq_mon;
  input adc1_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input adc2_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_3 ;
  input \FSM_sequential_fsm_cs_reg[1]_4 ;
  input adc3_dreq_mon;
  input por_drp_drdy_reg;
  input dest_out;
  input [1:0]\por_timer_count_reg[15] ;
  input [15:0]\rdata_reg[15]_6 ;
  input por_drp_drdy_reg_0;
  input enable_clock_en_reg_11;
  input [1:0]\por_timer_count_reg[15]_0 ;
  input por_drp_drdy_reg_1;
  input enable_clock_en_reg_12;
  input [1:0]\por_timer_count_reg[15]_1 ;
  input por_drp_drdy_reg_2;
  input enable_clock_en_reg_13;
  input [1:0]\por_timer_count_reg[15]_2 ;
  input por_drp_drdy_reg_3;
  input enable_clock_en_reg_14;
  input [0:0]\por_timer_count_reg[7] ;
  input por_drp_drdy_reg_4;
  input enable_clock_en_reg_15;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input [0:0]dac0_powerup_state_INST_0;
  input [0:0]STATUS_COMMON;
  input [0:0]adc0_powerup_state_INST_0;
  input [0:0]adc1_powerup_state_INST_0;
  input [0:0]adc2_powerup_state_INST_0;
  input [0:0]adc3_powerup_state_INST_0;
  input [15:0]adc0_do_mon;
  input [15:0]adc1_do_mon;
  input [15:0]adc2_do_mon;
  input [15:0]adc3_do_mon;
  input [15:0]dac0_do_mon;
  input [15:0]dac1_do_mon;
  input [3:0]\tc_enable_reg[0]_0 ;
  input [3:0]\tc_enable[0]_i_2_0 ;
  input [3:0]\tc_enable_reg[1]_0 ;
  input [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ;
  input [3:0]\tc_enable_reg[2]_0 ;
  input [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ;
  input [3:0]\tc_enable_reg[3]_0 ;
  input [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ;
  input [7:0]p_46_in;
  input [3:0]\tc_enable_reg[5]_0 ;
  input [3:0]\tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 ;
  input adc0_restart_pending_reg_0;
  input por_sm_reset;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending_reg_0;
  input dac0_restart_pending_reg_0;
  input dac1_restart_pending_reg_0;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;

  wire [0:0]D;
  wire [4:0]\FSM_onehot_por_sm_state_reg[11] ;
  wire [4:0]\FSM_onehot_por_sm_state_reg[11]_0 ;
  wire [4:0]\FSM_onehot_por_sm_state_reg[11]_1 ;
  wire [4:0]\FSM_onehot_por_sm_state_reg[11]_2 ;
  wire [4:0]\FSM_onehot_por_sm_state_reg[11]_3 ;
  wire [4:0]\FSM_onehot_por_sm_state_reg[11]_4 ;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [1:0]\FSM_onehot_state_reg[2]_3 ;
  wire [1:0]\FSM_onehot_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[0]_4 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[1]_3 ;
  wire \FSM_sequential_fsm_cs_reg[1]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [2:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [2:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_10 ;
  wire \FSM_sequential_fsm_cs_reg[2]_11 ;
  wire \FSM_sequential_fsm_cs_reg[2]_12 ;
  wire \FSM_sequential_fsm_cs_reg[2]_13 ;
  wire \FSM_sequential_fsm_cs_reg[2]_14 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [2:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  wire [2:0]\FSM_sequential_fsm_cs_reg[2]_6 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_7 ;
  wire [2:0]\FSM_sequential_fsm_cs_reg[2]_8 ;
  wire \FSM_sequential_fsm_cs_reg[2]_9 ;
  wire [2:0]\FSM_sequential_tc_sm_state_reg[2] ;
  wire [2:0]Q;
  wire [0:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire [10:0]adc0_daddr_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_we;
  wire [10:10]adc0_drpaddr_por;
  wire [15:0]adc0_drpdi_por;
  wire adc0_drpen_por;
  wire adc0_drprdy_por;
  wire adc0_drprdy_tc;
  wire adc0_drpwe_por;
  wire adc0_por_gnt;
  wire adc0_por_req;
  wire adc0_powerup_state;
  wire [0:0]adc0_powerup_state_INST_0;
  wire adc0_reset_i;
  wire adc0_restart_i_reg_n_0;
  wire adc0_restart_pending;
  wire adc0_restart_pending_reg_0;
  wire [1:0]adc0_status;
  wire [10:0]adc1_daddr_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire adc1_drp_we;
  wire [10:10]adc1_drpaddr_por;
  wire [15:0]adc1_drpdi_por;
  wire adc1_drpen_por;
  wire adc1_drprdy_por;
  wire adc1_drprdy_tc;
  wire adc1_drpwe_por;
  wire adc1_por_gnt;
  wire adc1_por_req;
  wire adc1_powerup_state;
  wire [0:0]adc1_powerup_state_INST_0;
  wire adc1_restart_i_reg_n_0;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg_0;
  wire [1:0]adc1_status;
  wire [10:0]adc2_daddr_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire [10:10]adc2_drpaddr_por;
  wire [15:0]adc2_drpdi_por;
  wire adc2_drpen_por;
  wire adc2_drprdy_por;
  wire adc2_drprdy_tc;
  wire adc2_drpwe_por;
  wire adc2_por_gnt;
  wire adc2_por_req;
  wire adc2_powerup_state;
  wire [0:0]adc2_powerup_state_INST_0;
  wire adc2_restart_i_reg_n_0;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg_0;
  wire [1:0]adc2_status;
  wire [10:0]adc3_daddr_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire adc3_drp_we;
  wire [10:10]adc3_drpaddr_por;
  wire [15:0]adc3_drpdi_por;
  wire adc3_drpen_por;
  wire adc3_drprdy_por;
  wire adc3_drprdy_tc;
  wire adc3_drpwe_por;
  wire adc3_por_gnt;
  wire adc3_por_req;
  wire adc3_powerup_state;
  wire [0:0]adc3_powerup_state_INST_0;
  wire adc3_restart_i_reg_n_0;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg_0;
  wire [1:0]adc3_status;
  wire bank10_write;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_write;
  wire bank4_write;
  wire [10:0]dac0_daddr_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_we;
  wire [10:10]dac0_drpaddr_por;
  wire [15:0]dac0_drpdi_por;
  wire dac0_drpen_por;
  wire dac0_drprdy_por;
  wire dac0_drprdy_tc;
  wire dac0_drpwe_por;
  wire dac0_por_gnt;
  wire dac0_por_req;
  wire dac0_powerup_state;
  wire [0:0]dac0_powerup_state_INST_0;
  wire dac0_restart_i_reg_n_0;
  wire dac0_restart_pending;
  wire dac0_restart_pending_reg_0;
  wire [1:0]dac0_status;
  wire [10:0]dac1_daddr_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire [10:10]dac1_drpaddr_por;
  wire [15:0]dac1_drpdi_por;
  wire dac1_drpen_por;
  wire dac1_drprdy_por;
  wire dac1_drprdy_tc;
  wire dac1_drpwe_por;
  wire dac1_por_gnt;
  wire dac1_por_req;
  wire dac1_powerup_state;
  wire dac1_restart_i_reg_n_0;
  wire dac1_restart_pending;
  wire dac1_restart_pending_reg_0;
  wire [1:0]dac1_status;
  wire dest_out;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_10;
  wire done_reg_2;
  wire done_reg_3;
  wire done_reg_4;
  wire done_reg_5;
  wire done_reg_6;
  wire done_reg_7;
  wire done_reg_8;
  wire done_reg_9;
  wire [0:0]drp_RdAck;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire drp_arbiter_adc0_n_16;
  wire drp_arbiter_adc0_n_45;
  wire drp_arbiter_adc0_n_46;
  wire drp_arbiter_adc1_n_42;
  wire drp_arbiter_adc2_n_41;
  wire drp_arbiter_adc2_n_42;
  wire drp_arbiter_adc2_n_43;
  wire drp_arbiter_dac0_n_17;
  wire drp_arbiter_dac0_n_46;
  wire drp_den_reg;
  wire drp_di0;
  wire drp_drdy_i__0;
  wire drp_drdy_i__0_10;
  wire drp_drdy_i__0_11;
  wire drp_drdy_i__0_12;
  wire drp_drdy_i__0_13;
  wire drp_drdy_i__0_14;
  wire drp_wen;
  wire drpwe_por_reg;
  wire drpwe_por_reg_0;
  wire drpwe_por_reg_1;
  wire drpwe_por_reg_2;
  wire drpwe_por_reg_3;
  wire drpwe_por_reg_4;
  wire dummy_read_gnt_held;
  wire dummy_read_gnt_held_1;
  wire dummy_read_gnt_held_3;
  wire dummy_read_gnt_held_5;
  wire dummy_read_gnt_held_7;
  wire dummy_read_gnt_held_9;
  wire dummy_read_gnt_held_reg;
  wire dummy_read_gnt_held_reg_0;
  wire dummy_read_gnt_held_reg_1;
  wire dummy_read_gnt_held_reg_2;
  wire dummy_read_gnt_held_reg_3;
  wire dummy_read_gnt_held_reg_4;
  wire dummy_read_req;
  wire dummy_read_req3;
  wire dummy_read_req_0;
  wire dummy_read_req_1;
  wire enable_clock_en_reg;
  wire enable_clock_en_reg_0;
  wire enable_clock_en_reg_1;
  wire enable_clock_en_reg_10;
  wire enable_clock_en_reg_11;
  wire enable_clock_en_reg_12;
  wire enable_clock_en_reg_13;
  wire enable_clock_en_reg_14;
  wire enable_clock_en_reg_15;
  wire enable_clock_en_reg_2;
  wire enable_clock_en_reg_3;
  wire enable_clock_en_reg_4;
  wire enable_clock_en_reg_5;
  wire enable_clock_en_reg_6;
  wire enable_clock_en_reg_7;
  wire enable_clock_en_reg_8;
  wire enable_clock_en_reg_9;
  wire p_0_in;
  wire p_0_in1_in;
  wire [4:1]p_0_in__0__1;
  wire p_2_in;
  wire p_3_in;
  wire [7:0]p_46_in;
  wire p_4_in;
  wire p_5_in;
  wire por_drp_drdy_reg;
  wire por_drp_drdy_reg_0;
  wire por_drp_drdy_reg_1;
  wire por_drp_drdy_reg_2;
  wire por_drp_drdy_reg_3;
  wire por_drp_drdy_reg_4;
  wire por_fsm_disabled_adc0_n_12;
  wire por_fsm_disabled_adc0_n_13;
  wire por_fsm_disabled_adc0_n_16;
  wire por_fsm_disabled_adc1_n_12;
  wire por_fsm_disabled_adc1_n_13;
  wire por_fsm_disabled_adc1_n_16;
  wire por_fsm_disabled_adc2_n_12;
  wire por_fsm_disabled_adc2_n_13;
  wire por_fsm_disabled_adc3_n_12;
  wire por_fsm_disabled_adc3_n_13;
  wire por_fsm_disabled_dac0_n_12;
  wire por_fsm_disabled_dac0_n_13;
  wire por_fsm_disabled_dac0_n_16;
  wire por_fsm_disabled_dac1_n_12;
  wire por_fsm_disabled_dac1_n_13;
  wire por_req_reg;
  wire por_req_reg_0;
  wire por_req_reg_1;
  wire por_req_reg_2;
  wire por_req_reg_3;
  wire por_req_reg_4;
  wire por_sm_reset;
  wire [1:0]\por_timer_count_reg[15] ;
  wire [1:0]\por_timer_count_reg[15]_0 ;
  wire [1:0]\por_timer_count_reg[15]_1 ;
  wire [1:0]\por_timer_count_reg[15]_2 ;
  wire [0:0]\por_timer_count_reg[7] ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire por_timer_start_reg;
  wire por_timer_start_reg_0;
  wire por_timer_start_reg_1;
  wire por_timer_start_reg_10;
  wire por_timer_start_reg_2;
  wire por_timer_start_reg_3;
  wire por_timer_start_reg_4;
  wire por_timer_start_reg_5;
  wire por_timer_start_reg_6;
  wire por_timer_start_reg_7;
  wire por_timer_start_reg_8;
  wire por_timer_start_reg_9;
  wire [0:0]\rdata_reg[15] ;
  wire [0:0]\rdata_reg[15]_0 ;
  wire [0:0]\rdata_reg[15]_1 ;
  wire [0:0]\rdata_reg[15]_2 ;
  wire [0:0]\rdata_reg[15]_3 ;
  wire [0:0]\rdata_reg[15]_4 ;
  wire [10:0]\rdata_reg[15]_5 ;
  wire [15:0]\rdata_reg[15]_6 ;
  wire reset_i;
  wire s_axi_aclk;
  wire \syncstages_ff_reg[3] ;
  wire \syncstages_ff_reg[3]_0 ;
  wire \syncstages_ff_reg[3]_1 ;
  wire \syncstages_ff_reg[3]_2 ;
  wire \syncstages_ff_reg[3]_3 ;
  wire \syncstages_ff_reg[3]_4 ;
  wire [3:0]\tc_enable[0]_i_2_0 ;
  wire tc_enable_reg0;
  wire tc_enable_reg014_out;
  wire tc_enable_reg017_out;
  wire tc_enable_reg020_out;
  wire tc_enable_reg023_out;
  wire tc_enable_reg026_out;
  wire [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 ;
  wire [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 ;
  wire [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 ;
  wire [3:0]\tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 ;
  wire tc_enable_reg1;
  wire tc_enable_reg112_in;
  wire tc_enable_reg115_in;
  wire tc_enable_reg118_in;
  wire tc_enable_reg121_in;
  wire tc_enable_reg124_in;
  wire [3:0]\tc_enable_reg[0]_0 ;
  wire [3:0]\tc_enable_reg[1]_0 ;
  wire [3:0]\tc_enable_reg[2]_0 ;
  wire [3:0]\tc_enable_reg[3]_0 ;
  wire [3:0]\tc_enable_reg[5]_0 ;
  wire \tc_enable_reg_n_0_[0] ;
  wire \tc_enable_reg_n_0_[1] ;
  wire \tc_enable_reg_n_0_[2] ;
  wire \tc_enable_reg_n_0_[3] ;
  wire \tc_enable_reg_n_0_[4] ;
  wire \tc_enable_reg_n_0_[5] ;
  wire tc_gnt_adc1;
  wire tc_gnt_adc3;
  wire tc_gnt_dac0;
  wire tc_gnt_dac1;
  wire tc_req_adc0;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire tile_config_done;
  wire tile_config_n_12;
  wire tile_config_n_13;
  wire tile_config_n_14;
  wire tile_config_n_18;
  wire tile_config_n_19;
  wire tile_config_n_20;
  wire tile_config_n_21;
  wire tile_config_n_22;
  wire tile_config_n_23;
  wire tile_config_n_24;
  wire tile_config_n_25;
  wire tile_config_n_26;
  wire tile_config_n_27;
  wire tile_config_n_28;
  wire tile_config_n_29;
  wire tile_config_n_30;
  wire tile_config_n_31;
  wire tile_config_n_32;
  wire tile_config_n_33;
  wire tile_config_n_34;
  wire tile_config_n_35;
  wire tile_config_n_36;
  wire tile_config_n_37;
  wire tile_config_n_39;
  wire tile_config_n_40;
  wire tile_config_n_41;
  wire tile_config_n_42;
  wire tile_config_n_43;
  wire tile_config_n_44;
  wire tile_config_n_45;
  wire tile_config_n_46;
  wire tile_config_n_47;
  wire tile_config_n_48;
  wire tile_config_n_49;
  wire tile_config_n_50;
  wire tile_config_n_51;
  wire tile_config_n_52;
  wire tile_config_n_53;
  wire tile_config_n_54;
  wire tile_config_n_56;
  wire tile_config_n_57;
  wire tile_config_n_58;
  wire tile_config_n_59;
  wire tile_config_n_60;
  wire tile_config_n_61;
  wire tile_config_n_62;
  wire tile_config_n_63;
  wire tile_config_n_64;
  wire tile_config_n_65;
  wire tile_config_n_66;
  wire tile_config_n_67;
  wire tile_config_n_8;
  wire [2:0]tile_index;
  wire user_drp_drdy_reg;
  wire user_drp_drdy_reg_0;
  wire write_access;
  wire write_access_0;
  wire write_access_2;
  wire write_access_4;
  wire write_access_6;
  wire write_access_8;
  wire write_access_reg;
  wire write_access_reg_0;
  wire write_access_reg_1;
  wire write_access_reg_2;
  wire write_access_reg_3;
  wire write_access_reg_4;

  FDRE adc0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_62),
        .Q(adc0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_41),
        .Q(adc0_restart_pending),
        .R(por_sm_reset));
  FDRE adc1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_63),
        .Q(adc1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_42),
        .Q(adc1_restart_pending),
        .R(por_sm_reset));
  FDRE adc2_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_64),
        .Q(adc2_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc2_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_43),
        .Q(adc2_restart_pending),
        .R(por_sm_reset));
  FDRE adc3_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_65),
        .Q(adc3_restart_i_reg_n_0),
        .R(1'b0));
  FDRE adc3_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_44),
        .Q(adc3_restart_pending),
        .R(por_sm_reset));
  FDRE dac0_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_66),
        .Q(dac0_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac0_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_45),
        .Q(dac0_restart_pending),
        .R(por_sm_reset));
  FDRE dac1_restart_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_67),
        .Q(dac1_restart_i_reg_n_0),
        .R(1'b0));
  FDRE dac1_restart_pending_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_46),
        .Q(dac1_restart_pending),
        .R(por_sm_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter drp_arbiter_adc0
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_4 ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (drp_arbiter_adc0_n_16),
        .\FSM_sequential_fsm_cs_reg[1]_1 (por_fsm_disabled_adc0_n_16),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_11 ),
        .\FSM_sequential_tc_sm_state[2]_i_11_0 (\tc_enable_reg_n_0_[0] ),
        .\FSM_sequential_tc_sm_state[2]_i_11_1 (\tc_enable_reg_n_0_[1] ),
        .\FSM_sequential_tc_sm_state[2]_i_5 (\tc_enable_reg_n_0_[3] ),
        .\FSM_sequential_tc_sm_state[2]_i_5_0 (\FSM_sequential_tc_sm_state_reg[2] [1]),
        .Q(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .access_type_reg(access_type_reg_0),
        .adc0_daddr_mon(adc0_daddr_mon),
        .\adc0_daddr_mon[5]_INST_0_0 (tile_config_n_39),
        .\adc0_daddr_mon[5]_INST_0_1 (tile_config_n_13),
        .adc0_di_mon(adc0_di_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_we(adc0_drp_we),
        .adc0_drpaddr_por(adc0_drpaddr_por),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_drpwe_por(adc0_drpwe_por),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_por_req(adc0_por_req),
        .adc0_reset_i(adc0_reset_i),
        .adc1_drp_rdy(adc1_drp_rdy),
        .bank10_write(bank10_write),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_0),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_3 ),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_2),
        .drp_drdy_i__0(drp_drdy_i__0),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_20),
        .\drp_drdy_r_reg[0]_1 (tile_config_n_12),
        .drpwe_por_reg(drpwe_por_reg_1),
        .dummy_read_gnt_held(dummy_read_gnt_held),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg),
        .dummy_read_req(dummy_read_req),
        .dummy_read_req3(dummy_read_req3),
        .por_drp_drdy_reg_0(p_0_in),
        .por_drp_drdy_reg_1(adc0_restart_i_reg_n_0),
        .por_drp_drdy_reg_2(por_drp_drdy_reg),
        .\rdata_reg[15] (\rdata_reg[15]_5 ),
        .\rdata_reg[15]_0 ({tile_config_n_53,tile_config_n_54,drp_di0,tile_config_n_56,tile_config_n_57,tile_config_n_58}),
        .\rdata_reg[15]_1 (tile_config_n_8),
        .\rdata_reg[15]_2 (\rdata_reg[15]_6 ),
        .\rdata_reg[15]_3 (adc0_drpdi_por),
        .\rdata_reg[15]_4 (tile_config_n_61),
        .\rdata_reg[15]_5 (tile_config_n_60),
        .\rdata_reg[15]_6 (tile_config_n_59),
        .s_axi_aclk(s_axi_aclk),
        .\tc_enable_reg[3] (drp_arbiter_adc0_n_45),
        .tc_gnt_adc1(tc_gnt_adc1),
        .tc_gnt_adc3(tc_gnt_adc3),
        .tc_req_adc0(tc_req_adc0),
        .user_drp_drdy_reg_0(user_drp_drdy_reg),
        .user_drp_drdy_reg_1(drp_arbiter_adc0_n_46),
        .write_access_reg_0(write_access),
        .write_access_reg_1(write_access_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_0 drp_arbiter_adc1
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_3 ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (drp_arbiter_adc1_n_42),
        .\FSM_sequential_fsm_cs_reg[1]_1 (por_fsm_disabled_adc1_n_16),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_12 ),
        .Q(\FSM_sequential_fsm_cs_reg[2]_4 ),
        .adc1_daddr_mon(adc1_daddr_mon),
        .\adc1_daddr_mon[5]_INST_0_0 (tile_config_n_40),
        .\adc1_daddr_mon[5]_INST_0_1 (tile_config_n_13),
        .adc1_di_mon(adc1_di_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_drp_we(adc1_drp_we),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_por(adc1_drpen_por),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_drpwe_por(adc1_drpwe_por),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .bank12_write(bank12_write),
        .drp_drdy_i__0_10(drp_drdy_i__0_10),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_19),
        .\drp_drdy_r_reg[0]_1 (tile_config_n_14),
        .drpwe_por_reg(drpwe_por_reg_2),
        .dummy_read_gnt_held_1(dummy_read_gnt_held_1),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_0),
        .dummy_read_req(dummy_read_req_0),
        .dummy_read_req3(dummy_read_req3),
        .p_0_in1_in(p_0_in1_in),
        .por_drp_drdy_reg_0(adc1_restart_i_reg_n_0),
        .por_drp_drdy_reg_1(p_0_in),
        .por_drp_drdy_reg_2(por_drp_drdy_reg_0),
        .\rdata_reg[15] (\rdata_reg[15]_5 ),
        .\rdata_reg[15]_0 ({tile_config_n_53,tile_config_n_54,drp_di0,tile_config_n_56,tile_config_n_57,tile_config_n_58}),
        .\rdata_reg[15]_1 (tile_config_n_21),
        .\rdata_reg[15]_2 (adc1_drpdi_por),
        .\rdata_reg[15]_3 (\rdata_reg[15]_6 ),
        .\rdata_reg[15]_4 (tile_config_n_61),
        .\rdata_reg[15]_5 (tile_config_n_60),
        .\rdata_reg[15]_6 (tile_config_n_59),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc1(tc_gnt_adc1),
        .tc_req_adc1(tc_req_adc1),
        .write_access_reg_0(write_access_0),
        .write_access_reg_1(write_access_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_1 drp_arbiter_adc2
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_2 ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_5 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_13 ),
        .\FSM_sequential_tc_sm_state[2]_i_10_0 (\tc_enable_reg_n_0_[4] ),
        .\FSM_sequential_tc_sm_state[2]_i_12 (\tc_enable_reg_n_0_[2] ),
        .\FSM_sequential_tc_sm_state[2]_i_12_0 (\tc_enable_reg_n_0_[1] ),
        .\FSM_sequential_tc_sm_state[2]_i_5_0 (tile_config_n_18),
        .\FSM_sequential_tc_sm_state[2]_i_5_1 (\tc_enable_reg_n_0_[5] ),
        .\FSM_sequential_tc_sm_state_reg[0] (drp_arbiter_adc0_n_45),
        .\FSM_sequential_tc_sm_state_reg[0]_0 (drp_arbiter_dac0_n_46),
        .\FSM_sequential_tc_sm_state_reg[0]_1 (\FSM_sequential_tc_sm_state_reg[2] [2:1]),
        .\FSM_sequential_tc_sm_state_reg[2] (drp_arbiter_adc2_n_41),
        .Q(\FSM_sequential_fsm_cs_reg[2]_6 ),
        .adc2_daddr_mon(adc2_daddr_mon),
        .\adc2_daddr_mon[2]_INST_0_0 ({tile_index[0],tile_config_n_53,tile_config_n_54,drp_di0,tile_config_n_56,tile_config_n_57,tile_config_n_58}),
        .\adc2_daddr_mon[5]_INST_0_0 (tile_config_n_26),
        .\adc2_daddr_mon[5]_INST_0_1 (tile_config_n_39),
        .adc2_den_mon_INST_0_0(tile_config_n_25),
        .adc2_den_mon_INST_0_1(drp_wen),
        .adc2_di_mon(adc2_di_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_drp_we(adc2_drp_we),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpen_por(adc2_drpen_por),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_drpwe_por(adc2_drpwe_por),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .adc3_drp_rdy(adc3_drp_rdy),
        .bank14_write(bank14_write),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_3),
        .drp_RdAck_r_reg_0(\FSM_sequential_fsm_cs_reg[0]_1 ),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_4),
        .drp_drdy_i__0_11(drp_drdy_i__0_11),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_24),
        .drpwe_por_reg(drpwe_por_reg_3),
        .dummy_read_gnt_held_3(dummy_read_gnt_held_3),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_1),
        .dummy_read_req3(dummy_read_req3),
        .p_2_in(p_2_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_1),
        .\rdata_reg[15] (\rdata_reg[15]_5 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_6 ),
        .\rdata_reg[15]_1 (adc2_drpdi_por),
        .\rdata_reg[15]_2 (tile_config_n_61),
        .\rdata_reg[15]_3 (tile_config_n_60),
        .\rdata_reg[15]_4 (tile_config_n_59),
        .s_axi_aclk(s_axi_aclk),
        .\tc_enable_reg[2] (drp_arbiter_adc2_n_42),
        .tc_gnt_adc1(tc_gnt_adc1),
        .tc_gnt_dac0(tc_gnt_dac0),
        .tc_gnt_dac1(tc_gnt_dac1),
        .tc_req_adc2(tc_req_adc2),
        .tile_index(tile_index[2:1]),
        .user_drp_drdy_reg_0(drp_arbiter_adc2_n_43),
        .user_drp_drdy_reg_1(adc2_restart_i_reg_n_0),
        .user_drp_drdy_reg_2(p_0_in),
        .write_access_reg_0(write_access_2),
        .write_access_reg_1(write_access_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_2 drp_arbiter_adc3
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_3 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_7 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_14 ),
        .Q(\FSM_sequential_fsm_cs_reg[2]_8 ),
        .adc3_daddr_mon(adc3_daddr_mon),
        .\adc3_daddr_mon[2]_INST_0_0 ({tile_index[0],tile_config_n_53,tile_config_n_54,drp_di0,tile_config_n_56,tile_config_n_57,tile_config_n_58}),
        .\adc3_daddr_mon[5]_INST_0_0 (tile_config_n_26),
        .\adc3_daddr_mon[5]_INST_0_1 (tile_config_n_40),
        .adc3_den_mon_INST_0_0(tile_config_n_23),
        .adc3_den_mon_INST_0_1(drp_wen),
        .adc3_di_mon(adc3_di_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_drp_we(adc3_drp_we),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpen_por(adc3_drpen_por),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_drpwe_por(adc3_drpwe_por),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .bank16_write(bank16_write),
        .drp_drdy_i__0_12(drp_drdy_i__0_12),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_22),
        .drpwe_por_reg(drpwe_por_reg_4),
        .dummy_read_gnt_held_5(dummy_read_gnt_held_5),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_2),
        .dummy_read_req3(dummy_read_req3),
        .p_3_in(p_3_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_2),
        .\rdata_reg[15] (\rdata_reg[15]_5 ),
        .\rdata_reg[15]_0 (adc3_drpdi_por),
        .\rdata_reg[15]_1 (\rdata_reg[15]_6 ),
        .\rdata_reg[15]_2 (tile_config_n_61),
        .\rdata_reg[15]_3 (tile_config_n_60),
        .\rdata_reg[15]_4 (tile_config_n_59),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_adc3(tc_gnt_adc3),
        .tc_req_adc3(tc_req_adc3),
        .tile_index(tile_index[2:1]),
        .user_drp_drdy_reg_0(adc3_restart_i_reg_n_0),
        .user_drp_drdy_reg_1(p_0_in),
        .write_access_reg_0(write_access_4),
        .write_access_reg_1(write_access_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_3 drp_arbiter_dac0
       (.D(D),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (drp_arbiter_dac0_n_17),
        .\FSM_sequential_fsm_cs_reg[1]_1 (por_fsm_disabled_dac0_n_16),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_9 ),
        .\FSM_sequential_tc_sm_state[2]_i_5 (\tc_enable_reg_n_0_[4] ),
        .\FSM_sequential_tc_sm_state[2]_i_5_0 (\FSM_sequential_tc_sm_state_reg[2] [1]),
        .\FSM_sequential_tc_sm_state[2]_i_5_1 (\tc_enable_reg_n_0_[5] ),
        .\FSM_sequential_tc_sm_state[2]_i_5_2 (drp_arbiter_adc2_n_42),
        .Q(Q),
        .access_type_reg(access_type_reg),
        .bank2_write(bank2_write),
        .dac0_daddr_mon(dac0_daddr_mon),
        .\dac0_daddr_mon[2]_INST_0_0 ({tile_index[0],tile_config_n_53,tile_config_n_54,drp_di0,tile_config_n_56,tile_config_n_57,tile_config_n_58}),
        .\dac0_daddr_mon[5]_INST_0_0 (tile_config_n_31),
        .\dac0_daddr_mon[5]_INST_0_1 (tile_config_n_39),
        .dac0_di_mon(dac0_di_mon),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_we(dac0_drp_we),
        .dac0_drpaddr_por(dac0_drpaddr_por),
        .dac0_drpen_por(dac0_drpen_por),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_drpwe_por(dac0_drpwe_por),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .drp_RdAck(drp_RdAck),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_drdy_i__0_13(drp_drdy_i__0_13),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_29),
        .\drp_drdy_r_reg[0]_1 (tile_config_n_30),
        .drpwe_por_reg(drpwe_por_reg),
        .dummy_read_gnt_held_7(dummy_read_gnt_held_7),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_3),
        .dummy_read_req(dummy_read_req_1),
        .dummy_read_req3(dummy_read_req3),
        .p_4_in(p_4_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_3),
        .\rdata_reg[15] (\rdata_reg[15]_5 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_6 ),
        .\rdata_reg[15]_1 (dac0_drpdi_por),
        .\rdata_reg[15]_2 (tile_config_n_61),
        .\rdata_reg[15]_3 (tile_config_n_60),
        .\rdata_reg[15]_4 (tile_config_n_59),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_dac0(tc_gnt_dac0),
        .tc_gnt_dac1(tc_gnt_dac1),
        .tc_req_dac0(tc_req_dac0),
        .tile_config_drp_arb_gnt_reg_0(drp_arbiter_dac0_n_46),
        .tile_index(tile_index[2:1]),
        .user_drp_drdy_reg_0(user_drp_drdy_reg_0),
        .user_drp_drdy_reg_1(dac0_restart_i_reg_n_0),
        .user_drp_drdy_reg_2(p_0_in),
        .write_access_reg_0(write_access_6),
        .write_access_reg_1(write_access_reg_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_drp_arbiter_4 drp_arbiter_dac1
       (.\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_10 ),
        .Q(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .access_type_reg(access_type_reg_1),
        .bank4_write(bank4_write),
        .dac1_daddr_mon(dac1_daddr_mon),
        .\dac1_daddr_mon[2]_INST_0_0 ({tile_index[0],tile_config_n_53,tile_config_n_54,drp_di0,tile_config_n_56,tile_config_n_57,tile_config_n_58}),
        .\dac1_daddr_mon[5]_INST_0_0 (tile_config_n_31),
        .\dac1_daddr_mon[5]_INST_0_1 (tile_config_n_40),
        .dac1_den_mon_INST_0_0(tile_config_n_28),
        .dac1_den_mon_INST_0_1(drp_wen),
        .dac1_di_mon(dac1_di_mon),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .dac1_drpaddr_por(dac1_drpaddr_por),
        .dac1_drpen_por(dac1_drpen_por),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_drpwe_por(dac1_drpwe_por),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .drp_RdAck(drp_RdAck),
        .drp_RdAck_r_reg(drp_RdAck_r_reg_1),
        .drp_RdAck_r_reg_0(drp_arbiter_adc2_n_43),
        .drp_RdAck_r_reg_1(drp_arbiter_adc0_n_46),
        .drp_drdy_i__0_14(drp_drdy_i__0_14),
        .\drp_drdy_r_reg[0]_0 (tile_config_n_27),
        .drpwe_por_reg(drpwe_por_reg_0),
        .dummy_read_gnt_held_9(dummy_read_gnt_held_9),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_reg_4),
        .dummy_read_req3(dummy_read_req3),
        .p_5_in(p_5_in),
        .por_drp_drdy_reg_0(por_drp_drdy_reg_4),
        .\rdata_reg[15] (\rdata_reg[15]_5 ),
        .\rdata_reg[15]_0 (dac1_drpdi_por),
        .\rdata_reg[15]_1 (\rdata_reg[15]_6 ),
        .\rdata_reg[15]_2 (tile_config_n_61),
        .\rdata_reg[15]_3 (tile_config_n_60),
        .\rdata_reg[15]_4 (tile_config_n_59),
        .s_axi_aclk(s_axi_aclk),
        .tc_gnt_dac1(tc_gnt_dac1),
        .tc_req_dac1(tc_req_dac1),
        .tile_index(tile_index[2:1]),
        .user_drp_drdy_reg_0(dac1_restart_i_reg_n_0),
        .user_drp_drdy_reg_1(p_0_in),
        .write_access_reg_0(write_access_8),
        .write_access_reg_1(write_access_reg_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled por_fsm_disabled_adc0
       (.\FSM_onehot_por_sm_state_reg[0]_0 (tile_config_n_37),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({\FSM_onehot_por_sm_state_reg[11] ,por_fsm_disabled_adc0_n_12,por_fsm_disabled_adc0_n_13}),
        .Q(p_0_in),
        .adc0_do_mon(adc0_do_mon),
        .adc0_drpaddr_por(adc0_drpaddr_por),
        .adc0_drpen_por(adc0_drpen_por),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_drpwe_por(adc0_drpwe_por),
        .adc0_por_gnt(adc0_por_gnt),
        .adc0_por_req(adc0_por_req),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_powerup_state_INST_0_0(adc0_powerup_state_INST_0),
        .adc0_reset_i(adc0_reset_i),
        .adc0_status(adc0_status),
        .clock_en_reg_0(adc0_restart_i_reg_n_0),
        .dest_out(dest_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_5),
        .\drpdi_por_reg[15]_0 (adc0_drpdi_por),
        .dummy_read_req(dummy_read_req),
        .enable_clock_en_reg_0(enable_clock_en_reg),
        .enable_clock_en_reg_1(enable_clock_en_reg_5),
        .por_req_reg_0(por_fsm_disabled_adc0_n_16),
        .por_req_reg_1(por_req_reg),
        .\por_timer_count_reg[15]_0 (\por_timer_count_reg[15] ),
        .por_timer_start_reg_0(por_timer_start_reg),
        .por_timer_start_reg_1(por_timer_start_reg_5),
        .\rdata_reg[15]_0 (\rdata_reg[15] ),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3] ),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_5 por_fsm_disabled_adc1
       (.\FSM_onehot_por_sm_state_reg[0]_0 (tile_config_n_36),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({\FSM_onehot_por_sm_state_reg[11]_0 ,por_fsm_disabled_adc1_n_12,por_fsm_disabled_adc1_n_13}),
        .Q(p_0_in),
        .adc1_do_mon(adc1_do_mon),
        .adc1_drpaddr_por(adc1_drpaddr_por),
        .adc1_drpen_por(adc1_drpen_por),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_drpwe_por(adc1_drpwe_por),
        .adc1_por_gnt(adc1_por_gnt),
        .adc1_por_req(adc1_por_req),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_powerup_state_INST_0_0(adc1_powerup_state_INST_0),
        .adc1_status(adc1_status),
        .clock_en_reg_0(adc1_restart_i_reg_n_0),
        .done_reg_0(done_reg_0),
        .done_reg_1(done_reg_6),
        .\drpdi_por_reg[15]_0 (adc1_drpdi_por),
        .dummy_read_req(dummy_read_req_0),
        .enable_clock_en_reg_0(enable_clock_en_reg_0),
        .enable_clock_en_reg_1(enable_clock_en_reg_6),
        .enable_clock_en_reg_2(enable_clock_en_reg_11),
        .p_0_in1_in(p_0_in1_in),
        .por_req_reg_0(por_fsm_disabled_adc1_n_16),
        .por_req_reg_1(por_req_reg_0),
        .\por_timer_count_reg[15]_0 (\por_timer_count_reg[15]_0 ),
        .por_timer_start_reg_0(por_timer_start_reg_0),
        .por_timer_start_reg_1(por_timer_start_reg_6),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3]_0 ),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_6 por_fsm_disabled_adc2
       (.\FSM_onehot_por_sm_state_reg[0]_0 (tile_config_n_35),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({\FSM_onehot_por_sm_state_reg[11]_1 ,por_fsm_disabled_adc2_n_12,por_fsm_disabled_adc2_n_13}),
        .Q(p_0_in),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drpaddr_por(adc2_drpaddr_por),
        .adc2_drpen_por(adc2_drpen_por),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_drpwe_por(adc2_drpwe_por),
        .adc2_por_gnt(adc2_por_gnt),
        .adc2_por_req(adc2_por_req),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_powerup_state_INST_0_0(adc2_powerup_state_INST_0),
        .adc2_status(adc2_status),
        .clock_en_reg_0(adc2_restart_i_reg_n_0),
        .done_reg_0(done_reg_1),
        .done_reg_1(done_reg_7),
        .\drpdi_por_reg[15]_0 (adc2_drpdi_por),
        .enable_clock_en_reg_0(enable_clock_en_reg_1),
        .enable_clock_en_reg_1(enable_clock_en_reg_7),
        .enable_clock_en_reg_2(enable_clock_en_reg_12),
        .p_2_in(p_2_in),
        .por_req_reg_0(por_req_reg_1),
        .\por_timer_count_reg[15]_0 (\por_timer_count_reg[15]_1 ),
        .por_timer_start_reg_0(por_timer_start_reg_1),
        .por_timer_start_reg_1(por_timer_start_reg_7),
        .\rdata_reg[15]_0 (\rdata_reg[15]_1 ),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3]_1 ),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled_7 por_fsm_disabled_adc3
       (.\FSM_onehot_por_sm_state_reg[0]_0 (tile_config_n_34),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({\FSM_onehot_por_sm_state_reg[11]_2 ,por_fsm_disabled_adc3_n_12,por_fsm_disabled_adc3_n_13}),
        .Q(p_0_in),
        .adc3_do_mon(adc3_do_mon),
        .adc3_drpaddr_por(adc3_drpaddr_por),
        .adc3_drpen_por(adc3_drpen_por),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_drpwe_por(adc3_drpwe_por),
        .adc3_por_gnt(adc3_por_gnt),
        .adc3_por_req(adc3_por_req),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_powerup_state_INST_0_0(adc3_powerup_state_INST_0),
        .adc3_status(adc3_status),
        .clock_en_reg_0(adc3_restart_i_reg_n_0),
        .done_reg_0(done_reg_2),
        .done_reg_1(done_reg_8),
        .\drpdi_por_reg[15]_0 (adc3_drpdi_por),
        .enable_clock_en_reg_0(enable_clock_en_reg_2),
        .enable_clock_en_reg_1(enable_clock_en_reg_8),
        .enable_clock_en_reg_2(enable_clock_en_reg_13),
        .p_3_in(p_3_in),
        .por_req_reg_0(por_req_reg_2),
        .\por_timer_count_reg[15]_0 (\por_timer_count_reg[15]_2 ),
        .por_timer_start_reg_0(por_timer_start_reg_2),
        .por_timer_start_reg_1(por_timer_start_reg_8),
        .\rdata_reg[15]_0 (\rdata_reg[15]_2 ),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3]_2 ),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0 por_fsm_disabled_dac0
       (.\FSM_onehot_por_sm_state_reg[0]_0 (tile_config_n_33),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({\FSM_onehot_por_sm_state_reg[11]_3 ,por_fsm_disabled_dac0_n_12,por_fsm_disabled_dac0_n_13}),
        .Q(p_0_in),
        .clock_en_reg_0(dac0_restart_i_reg_n_0),
        .dac0_do_mon(dac0_do_mon),
        .dac0_drpaddr_por(dac0_drpaddr_por),
        .dac0_drpen_por(dac0_drpen_por),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_drpwe_por(dac0_drpwe_por),
        .dac0_por_gnt(dac0_por_gnt),
        .dac0_por_req(dac0_por_req),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_powerup_state_INST_0_0(dac0_powerup_state_INST_0),
        .dac0_status(dac0_status),
        .done_reg_0(done_reg_3),
        .done_reg_1(done_reg_9),
        .\drpdi_por_reg[15]_0 (dac0_drpdi_por),
        .dummy_read_req(dummy_read_req_1),
        .enable_clock_en_reg_0(enable_clock_en_reg_3),
        .enable_clock_en_reg_1(enable_clock_en_reg_9),
        .enable_clock_en_reg_2(enable_clock_en_reg_14),
        .p_4_in(p_4_in),
        .por_req_reg_0(por_fsm_disabled_dac0_n_16),
        .por_req_reg_1(por_req_reg_3),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7] ),
        .por_timer_start_reg_0(por_timer_start_reg_3),
        .por_timer_start_reg_1(por_timer_start_reg_9),
        .\rdata_reg[15]_0 (\rdata_reg[15]_3 ),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3]_3 ),
        .tile_config_done(tile_config_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_disabled__parameterized0_8 por_fsm_disabled_dac1
       (.\FSM_onehot_por_sm_state_reg[0]_0 (tile_config_n_32),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({\FSM_onehot_por_sm_state_reg[11]_4 ,por_fsm_disabled_dac1_n_12,por_fsm_disabled_dac1_n_13}),
        .Q(p_0_in),
        .STATUS_COMMON(STATUS_COMMON),
        .clock_en_reg_0(dac1_restart_i_reg_n_0),
        .dac1_do_mon(dac1_do_mon),
        .dac1_drpaddr_por(dac1_drpaddr_por),
        .dac1_drpen_por(dac1_drpen_por),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_drpwe_por(dac1_drpwe_por),
        .dac1_por_gnt(dac1_por_gnt),
        .dac1_por_req(dac1_por_req),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_status(dac1_status),
        .done_reg_0(done_reg_4),
        .done_reg_1(done_reg_10),
        .\drpdi_por_reg[15]_0 (dac1_drpdi_por),
        .enable_clock_en_reg_0(enable_clock_en_reg_4),
        .enable_clock_en_reg_1(enable_clock_en_reg_10),
        .enable_clock_en_reg_2(enable_clock_en_reg_15),
        .p_5_in(p_5_in),
        .por_req_reg_0(por_req_reg_4),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .por_timer_start_reg_0(por_timer_start_reg_4),
        .por_timer_start_reg_1(por_timer_start_reg_10),
        .\rdata_reg[15]_0 (\rdata_reg[15]_4 ),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (\syncstages_ff_reg[3]_4 ),
        .tile_config_done(tile_config_done));
  FDSE \reset_r_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(p_0_in__0__1[1]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__1[1]),
        .Q(p_0_in__0__1[2]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__1[2]),
        .Q(p_0_in__0__1[3]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__1[3]),
        .Q(p_0_in__0__1[4]),
        .S(por_sm_reset));
  FDSE \reset_r_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_0_in__0__1[4]),
        .Q(p_0_in),
        .S(por_sm_reset));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable[0]_i_2 
       (.I0(\tc_enable_reg[0]_0 [1]),
        .I1(\tc_enable_reg[0]_0 [0]),
        .I2(\tc_enable_reg[0]_0 [2]),
        .I3(\tc_enable_reg[0]_0 [3]),
        .I4(tc_enable_reg124_in),
        .O(tc_enable_reg026_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable[0]_i_3 
       (.I0(\tc_enable[0]_i_2_0 [3]),
        .I1(\tc_enable[0]_i_2_0 [2]),
        .I2(\tc_enable[0]_i_2_0 [0]),
        .I3(\tc_enable[0]_i_2_0 [1]),
        .O(tc_enable_reg124_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2 
       (.I0(\tc_enable_reg[1]_0 [1]),
        .I1(\tc_enable_reg[1]_0 [0]),
        .I2(\tc_enable_reg[1]_0 [2]),
        .I3(\tc_enable_reg[1]_0 [3]),
        .I4(tc_enable_reg121_in),
        .O(tc_enable_reg023_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_3 
       (.I0(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 [1]),
        .O(tc_enable_reg121_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2 
       (.I0(\tc_enable_reg[2]_0 [1]),
        .I1(\tc_enable_reg[2]_0 [0]),
        .I2(\tc_enable_reg[2]_0 [2]),
        .I3(\tc_enable_reg[2]_0 [3]),
        .I4(tc_enable_reg118_in),
        .O(tc_enable_reg020_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_3 
       (.I0(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 [1]),
        .O(tc_enable_reg118_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2 
       (.I0(\tc_enable_reg[3]_0 [1]),
        .I1(\tc_enable_reg[3]_0 [0]),
        .I2(\tc_enable_reg[3]_0 [2]),
        .I3(\tc_enable_reg[3]_0 [3]),
        .I4(tc_enable_reg115_in),
        .O(tc_enable_reg017_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_3 
       (.I0(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 [1]),
        .O(tc_enable_reg115_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__3/tc_enable[4]_i_2 
       (.I0(p_46_in[5]),
        .I1(p_46_in[4]),
        .I2(p_46_in[6]),
        .I3(p_46_in[7]),
        .I4(tc_enable_reg112_in),
        .O(tc_enable_reg014_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__3/tc_enable[4]_i_3 
       (.I0(p_46_in[3]),
        .I1(p_46_in[2]),
        .I2(p_46_in[0]),
        .I3(p_46_in[1]),
        .O(tc_enable_reg112_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2 
       (.I0(\tc_enable_reg[5]_0 [1]),
        .I1(\tc_enable_reg[5]_0 [0]),
        .I2(\tc_enable_reg[5]_0 [2]),
        .I3(\tc_enable_reg[5]_0 [3]),
        .I4(tc_enable_reg1),
        .O(tc_enable_reg0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_3 
       (.I0(\tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 [3]),
        .I1(\tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 [2]),
        .I2(\tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 [0]),
        .I3(\tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 [1]),
        .O(tc_enable_reg1));
  FDSE \tc_enable_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_47),
        .Q(\tc_enable_reg_n_0_[0] ),
        .S(p_0_in));
  FDSE \tc_enable_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_48),
        .Q(\tc_enable_reg_n_0_[1] ),
        .S(p_0_in));
  FDSE \tc_enable_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_49),
        .Q(\tc_enable_reg_n_0_[2] ),
        .S(p_0_in));
  FDSE \tc_enable_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_50),
        .Q(\tc_enable_reg_n_0_[3] ),
        .S(p_0_in));
  FDSE \tc_enable_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_51),
        .Q(\tc_enable_reg_n_0_[4] ),
        .S(p_0_in));
  FDSE \tc_enable_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(tile_config_n_52),
        .Q(\tc_enable_reg_n_0_[5] ),
        .S(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_tile_config tile_config
       (.\FSM_onehot_por_sm_state_reg[0] ({por_fsm_disabled_dac1_n_12,por_fsm_disabled_dac1_n_13}),
        .\FSM_onehot_por_sm_state_reg[0]_0 ({por_fsm_disabled_dac0_n_12,por_fsm_disabled_dac0_n_13}),
        .\FSM_onehot_por_sm_state_reg[0]_1 ({por_fsm_disabled_adc3_n_12,por_fsm_disabled_adc3_n_13}),
        .\FSM_onehot_por_sm_state_reg[0]_2 ({por_fsm_disabled_adc2_n_12,por_fsm_disabled_adc2_n_13}),
        .\FSM_onehot_por_sm_state_reg[0]_3 ({por_fsm_disabled_adc1_n_12,por_fsm_disabled_adc1_n_13}),
        .\FSM_onehot_por_sm_state_reg[0]_4 ({por_fsm_disabled_adc0_n_12,por_fsm_disabled_adc0_n_13}),
        .\FSM_onehot_state_reg[1] (tile_config_n_12),
        .\FSM_onehot_state_reg[1]_0 (tile_config_n_14),
        .\FSM_onehot_state_reg[1]_1 (tile_config_n_30),
        .\FSM_sequential_fsm_cs_reg[2] (tile_config_n_22),
        .\FSM_sequential_fsm_cs_reg[2]_0 (tile_config_n_24),
        .\FSM_sequential_fsm_cs_reg[2]_1 (tile_config_n_27),
        .\FSM_sequential_fsm_cs_reg[2]_2 (tile_config_n_29),
        .\FSM_sequential_tc_sm_state_reg[0]_0 (drp_arbiter_adc2_n_41),
        .\FSM_sequential_tc_sm_state_reg[2]_0 (\FSM_sequential_tc_sm_state_reg[2] ),
        .\FSM_sequential_tc_sm_state_reg[2]_1 (tile_config_n_32),
        .\FSM_sequential_tc_sm_state_reg[2]_10 (tile_config_n_50),
        .\FSM_sequential_tc_sm_state_reg[2]_11 (tile_config_n_51),
        .\FSM_sequential_tc_sm_state_reg[2]_12 (tile_config_n_52),
        .\FSM_sequential_tc_sm_state_reg[2]_2 (tile_config_n_33),
        .\FSM_sequential_tc_sm_state_reg[2]_3 (tile_config_n_34),
        .\FSM_sequential_tc_sm_state_reg[2]_4 (tile_config_n_35),
        .\FSM_sequential_tc_sm_state_reg[2]_5 (tile_config_n_36),
        .\FSM_sequential_tc_sm_state_reg[2]_6 (tile_config_n_37),
        .\FSM_sequential_tc_sm_state_reg[2]_7 (tile_config_n_47),
        .\FSM_sequential_tc_sm_state_reg[2]_8 (tile_config_n_48),
        .\FSM_sequential_tc_sm_state_reg[2]_9 (tile_config_n_49),
        .Q(\FSM_sequential_fsm_cs_reg[2]_4 ),
        .SR(reset_i),
        .adc0_den_mon_INST_0(\FSM_onehot_state_reg[2]_1 [0]),
        .adc0_den_mon_INST_0_0(drp_arbiter_adc0_n_16),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_dwe_mon_INST_0(\FSM_sequential_fsm_cs_reg[2]_1 ),
        .adc0_reset_i(adc0_reset_i),
        .adc0_restart_i_reg(tile_config_n_62),
        .adc0_restart_i_reg_0(adc0_restart_i_reg_n_0),
        .adc0_restart_pending(adc0_restart_pending),
        .adc0_restart_pending_reg(tile_config_n_41),
        .adc0_restart_pending_reg_0(adc0_restart_pending_reg_0),
        .adc1_den_mon_INST_0(\FSM_onehot_state_reg[2]_2 [0]),
        .adc1_den_mon_INST_0_0(drp_arbiter_adc1_n_42),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc1_restart_i_reg(tile_config_n_63),
        .adc1_restart_i_reg_0(adc1_restart_i_reg_n_0),
        .adc1_restart_pending(adc1_restart_pending),
        .adc1_restart_pending_reg(tile_config_n_42),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg_0),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_dwe_mon_INST_0(\FSM_sequential_fsm_cs_reg[2]_6 [2:1]),
        .adc2_restart_i_reg(tile_config_n_64),
        .adc2_restart_i_reg_0(adc2_restart_i_reg_n_0),
        .adc2_restart_pending(adc2_restart_pending),
        .adc2_restart_pending_reg(tile_config_n_43),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg_0),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_dwe_mon_INST_0(\FSM_sequential_fsm_cs_reg[2]_8 [2:1]),
        .adc3_restart_i_reg(tile_config_n_65),
        .adc3_restart_i_reg_0(adc3_restart_i_reg_n_0),
        .adc3_restart_pending(adc3_restart_pending),
        .adc3_restart_pending_reg(tile_config_n_44),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg_0),
        .dac0_den_mon_INST_0(Q[2:1]),
        .dac0_den_mon_INST_0_0(\FSM_onehot_state_reg[2] [0]),
        .dac0_den_mon_INST_0_1(drp_arbiter_dac0_n_17),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac0_restart_i_reg(tile_config_n_66),
        .dac0_restart_i_reg_0(dac0_restart_i_reg_n_0),
        .dac0_restart_pending(dac0_restart_pending),
        .dac0_restart_pending_reg(tile_config_n_45),
        .dac0_restart_pending_reg_0(dac0_restart_pending_reg_0),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_dwe_mon_INST_0(\FSM_sequential_fsm_cs_reg[2]_0 [2:1]),
        .dac1_restart_i_reg(tile_config_n_67),
        .dac1_restart_i_reg_0(dac1_restart_i_reg_n_0),
        .dac1_restart_pending(dac1_restart_pending),
        .dac1_restart_pending_reg(tile_config_n_46),
        .dac1_restart_pending_reg_0(dac1_restart_pending_reg_0),
        .\data_reg[10] (tile_config_n_39),
        .\data_reg[10]_0 (tile_config_n_40),
        .\data_reg[12] (tile_config_n_8),
        .\data_reg[12]_0 (tile_config_n_13),
        .\data_reg[12]_1 (tile_config_n_21),
        .\data_reg[12]_2 (tile_config_n_26),
        .\data_reg[12]_3 (tile_config_n_28),
        .\data_reg[13] (tile_config_n_23),
        .\data_reg[13]_0 (tile_config_n_25),
        .\data_reg[13]_1 (tile_config_n_31),
        .\data_reg[3] (tile_config_n_61),
        .\data_reg[4] (tile_config_n_60),
        .\data_reg[6] (tile_config_n_59),
        .\data_reg[9] ({tile_config_n_53,tile_config_n_54,drp_di0,tile_config_n_56,tile_config_n_57,tile_config_n_58}),
        .drp_den_reg_0(drp_wen),
        .drp_den_reg_1(tile_config_n_19),
        .drp_den_reg_2(tile_config_n_20),
        .drp_den_reg_3(drp_den_reg),
        .p_0_in1_in(p_0_in1_in),
        .p_2_in(p_2_in),
        .p_3_in(p_3_in),
        .p_4_in(p_4_in),
        .p_5_in(p_5_in),
        .por_sm_reset(por_sm_reset),
        .s_axi_aclk(s_axi_aclk),
        .tc_enable_reg0(tc_enable_reg0),
        .tc_enable_reg014_out(tc_enable_reg014_out),
        .tc_enable_reg017_out(tc_enable_reg017_out),
        .tc_enable_reg020_out(tc_enable_reg020_out),
        .tc_enable_reg023_out(tc_enable_reg023_out),
        .tc_enable_reg026_out(tc_enable_reg026_out),
        .\tc_enable_reg[0] (\tc_enable_reg_n_0_[0] ),
        .\tc_enable_reg[1] (\tc_enable_reg_n_0_[1] ),
        .\tc_enable_reg[2] (\tc_enable_reg_n_0_[2] ),
        .\tc_enable_reg[3] (\tc_enable_reg_n_0_[3] ),
        .\tc_enable_reg[4] (tile_config_n_18),
        .\tc_enable_reg[4]_0 (\tc_enable_reg_n_0_[4] ),
        .\tc_enable_reg[5] (\tc_enable_reg_n_0_[5] ),
        .tc_req_adc0(tc_req_adc0),
        .tc_req_adc1(tc_req_adc1),
        .tc_req_adc2(tc_req_adc2),
        .tc_req_adc3(tc_req_adc3),
        .tc_req_dac0(tc_req_dac0),
        .tc_req_dac1(tc_req_dac1),
        .tile_config_done(tile_config_done),
        .tile_index(tile_index));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_powerup_state_irq
   (read_ack_tog_r_reg,
    read_ack_tog,
    read_ack_tog_r,
    read_ack_tog_reg,
    read_ack_tog_r_reg_0,
    read_ack_tog_reg_0,
    read_ack_tog_r_reg_1,
    read_ack_tog_reg_1,
    read_ack_tog_r_reg_2,
    axi_RdAck_reg,
    axi_RdAck_reg_0,
    rst,
    adc0_read_req,
    s_axi_aclk,
    adc1_read_req,
    adc2_read_req,
    adc3_read_req,
    dac0_read_req,
    dac1_read_req,
    axi_read_req_tog_reg,
    axi_read_req_tog_reg_0,
    axi_read_req_tog_reg_1,
    axi_read_req_tog_reg_2,
    axi_read_req_tog_reg_3,
    axi_read_req_tog_reg_4,
    axi_read_req_tog_reg_5);
  output read_ack_tog_r_reg;
  output read_ack_tog;
  output read_ack_tog_r;
  output read_ack_tog_reg;
  output read_ack_tog_r_reg_0;
  output read_ack_tog_reg_0;
  output read_ack_tog_r_reg_1;
  output read_ack_tog_reg_1;
  output read_ack_tog_r_reg_2;
  input axi_RdAck_reg;
  input axi_RdAck_reg_0;
  input rst;
  input adc0_read_req;
  input s_axi_aclk;
  input adc1_read_req;
  input adc2_read_req;
  input adc3_read_req;
  input dac0_read_req;
  input dac1_read_req;
  input axi_read_req_tog_reg;
  input axi_read_req_tog_reg_0;
  input axi_read_req_tog_reg_1;
  input axi_read_req_tog_reg_2;
  input axi_read_req_tog_reg_3;
  input axi_read_req_tog_reg_4;
  input axi_read_req_tog_reg_5;

  wire adc0_read_req;
  wire adc1_read_req;
  wire adc2_read_req;
  wire adc3_read_req;
  wire axi_RdAck_reg;
  wire axi_RdAck_reg_0;
  wire axi_read_req_tog_reg;
  wire axi_read_req_tog_reg_0;
  wire axi_read_req_tog_reg_1;
  wire axi_read_req_tog_reg_2;
  wire axi_read_req_tog_reg_3;
  wire axi_read_req_tog_reg_4;
  wire axi_read_req_tog_reg_5;
  wire dac0_read_req;
  wire dac1_read_req;
  wire i_adc1_powerup_state_ack_n_0;
  wire i_adc1_powerup_state_ack_n_1;
  wire read_ack_tog;
  wire read_ack_tog_r;
  wire read_ack_tog_r_reg;
  wire read_ack_tog_r_reg_0;
  wire read_ack_tog_r_reg_1;
  wire read_ack_tog_r_reg_2;
  wire read_ack_tog_reg;
  wire read_ack_tog_reg_0;
  wire read_ack_tog_reg_1;
  wire rst;
  wire s_axi_aclk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_9 i_adc0_powerup_state_ack
       (.adc0_read_req(adc0_read_req),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_4),
        .read_ack_tog(read_ack_tog),
        .read_ack_tog_r(read_ack_tog_r),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_10 i_adc1_powerup_state_ack
       (.adc1_read_req(adc1_read_req),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_3),
        .read_ack_tog_r_reg_0(i_adc1_powerup_state_ack_n_1),
        .read_ack_tog_reg_0(i_adc1_powerup_state_ack_n_0),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_11 i_adc2_powerup_state_ack
       (.adc2_read_req(adc2_read_req),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_2),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_0),
        .read_ack_tog_reg_0(read_ack_tog_reg),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_12 i_adc3_powerup_state_ack
       (.adc3_read_req(adc3_read_req),
        .axi_RdAck_reg(axi_RdAck_reg),
        .axi_RdAck_reg_0(i_adc1_powerup_state_ack_n_1),
        .axi_RdAck_reg_1(i_adc1_powerup_state_ack_n_0),
        .axi_RdAck_reg_2(axi_RdAck_reg_0),
        .axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_1),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_13 i_dac0_powerup_state_ack
       (.axi_read_req_tog_reg_0(axi_read_req_tog_reg),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_0),
        .dac0_read_req(dac0_read_req),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_1),
        .read_ack_tog_reg_0(read_ack_tog_reg_0),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_irq_req_ack_14 i_dac1_powerup_state_ack
       (.axi_read_req_tog_reg_0(axi_read_req_tog_reg_0),
        .axi_read_req_tog_reg_1(axi_read_req_tog_reg_5),
        .dac1_read_req(dac1_read_req),
        .read_ack_tog_r_reg_0(read_ack_tog_r_reg_2),
        .read_ack_tog_reg_0(read_ack_tog_reg_1),
        .rst(rst),
        .s_axi_aclk(s_axi_aclk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_register_decode
   (\bus2ip_addr_reg_reg[9] ,
    \bus2ip_addr_reg_reg[3] ,
    \bus2ip_addr_reg_reg[8] ,
    \bus2ip_addr_reg_reg[9]_0 ,
    \bus2ip_addr_reg_reg[9]_1 ,
    \bus2ip_addr_reg_reg[3]_0 ,
    \bus2ip_addr_reg_reg[9]_2 ,
    \bus2ip_addr_reg_reg[2] ,
    \bus2ip_addr_reg_reg[7] ,
    \bus2ip_addr_reg_reg[9]_3 ,
    \bus2ip_addr_reg_reg[3]_1 ,
    \bus2ip_addr_reg_reg[4] ,
    \bus2ip_addr_reg_reg[5] ,
    \bus2ip_addr_reg_reg[4]_0 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[9]_4 ,
    \bus2ip_addr_reg_reg[9]_5 ,
    \bus2ip_addr_reg_reg[9]_6 ,
    \bus2ip_addr_reg_reg[9]_7 ,
    \bus2ip_addr_reg_reg[9]_8 ,
    \bus2ip_addr_reg_reg[9]_9 ,
    \bus2ip_addr_reg_reg[9]_10 ,
    \bus2ip_addr_reg_reg[5]_1 ,
    \bus2ip_addr_reg_reg[4]_1 ,
    \bus2ip_addr_reg_reg[9]_11 ,
    \bus2ip_addr_reg_reg[4]_2 ,
    \bus2ip_addr_reg_reg[3]_2 ,
    \bus2ip_addr_reg_reg[5]_2 ,
    \bus2ip_addr_reg_reg[3]_3 ,
    \bus2ip_addr_reg_reg[6] ,
    \bus2ip_addr_reg_reg[5]_3 ,
    \bus2ip_addr_reg_reg[2]_0 ,
    \bus2ip_addr_reg_reg[2]_1 ,
    \bus2ip_addr_reg_reg[4]_3 ,
    \bus2ip_addr_reg_reg[2]_2 ,
    \bus2ip_addr_reg_reg[3]_4 ,
    \bus2ip_addr_reg_reg[6]_0 ,
    \bus2ip_addr_reg_reg[9]_12 ,
    \adc0_sim_level_reg[1] );
  output \bus2ip_addr_reg_reg[9] ;
  output \bus2ip_addr_reg_reg[3] ;
  output \bus2ip_addr_reg_reg[8] ;
  output \bus2ip_addr_reg_reg[9]_0 ;
  output \bus2ip_addr_reg_reg[9]_1 ;
  output \bus2ip_addr_reg_reg[3]_0 ;
  output \bus2ip_addr_reg_reg[9]_2 ;
  output \bus2ip_addr_reg_reg[2] ;
  output \bus2ip_addr_reg_reg[7] ;
  output \bus2ip_addr_reg_reg[9]_3 ;
  output \bus2ip_addr_reg_reg[3]_1 ;
  output \bus2ip_addr_reg_reg[4] ;
  output \bus2ip_addr_reg_reg[5] ;
  output \bus2ip_addr_reg_reg[4]_0 ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[9]_4 ;
  output \bus2ip_addr_reg_reg[9]_5 ;
  output \bus2ip_addr_reg_reg[9]_6 ;
  output \bus2ip_addr_reg_reg[9]_7 ;
  output \bus2ip_addr_reg_reg[9]_8 ;
  output \bus2ip_addr_reg_reg[9]_9 ;
  output \bus2ip_addr_reg_reg[9]_10 ;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output \bus2ip_addr_reg_reg[4]_1 ;
  output \bus2ip_addr_reg_reg[9]_11 ;
  output \bus2ip_addr_reg_reg[4]_2 ;
  output \bus2ip_addr_reg_reg[3]_2 ;
  output \bus2ip_addr_reg_reg[5]_2 ;
  output \bus2ip_addr_reg_reg[3]_3 ;
  output \bus2ip_addr_reg_reg[6] ;
  output \bus2ip_addr_reg_reg[5]_3 ;
  output \bus2ip_addr_reg_reg[2]_0 ;
  output \bus2ip_addr_reg_reg[2]_1 ;
  output \bus2ip_addr_reg_reg[4]_3 ;
  output \bus2ip_addr_reg_reg[2]_2 ;
  output \bus2ip_addr_reg_reg[3]_4 ;
  output \bus2ip_addr_reg_reg[6]_0 ;
  output \bus2ip_addr_reg_reg[9]_12 ;
  input [7:0]\adc0_sim_level_reg[1] ;

  wire [7:0]\adc0_sim_level_reg[1] ;
  wire \bus2ip_addr_reg_reg[2] ;
  wire \bus2ip_addr_reg_reg[2]_0 ;
  wire \bus2ip_addr_reg_reg[2]_1 ;
  wire \bus2ip_addr_reg_reg[2]_2 ;
  wire \bus2ip_addr_reg_reg[3] ;
  wire \bus2ip_addr_reg_reg[3]_0 ;
  wire \bus2ip_addr_reg_reg[3]_1 ;
  wire \bus2ip_addr_reg_reg[3]_2 ;
  wire \bus2ip_addr_reg_reg[3]_3 ;
  wire \bus2ip_addr_reg_reg[3]_4 ;
  wire \bus2ip_addr_reg_reg[4] ;
  wire \bus2ip_addr_reg_reg[4]_0 ;
  wire \bus2ip_addr_reg_reg[4]_1 ;
  wire \bus2ip_addr_reg_reg[4]_2 ;
  wire \bus2ip_addr_reg_reg[4]_3 ;
  wire \bus2ip_addr_reg_reg[5] ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[5]_2 ;
  wire \bus2ip_addr_reg_reg[5]_3 ;
  wire \bus2ip_addr_reg_reg[6] ;
  wire \bus2ip_addr_reg_reg[6]_0 ;
  wire \bus2ip_addr_reg_reg[7] ;
  wire \bus2ip_addr_reg_reg[8] ;
  wire \bus2ip_addr_reg_reg[9] ;
  wire \bus2ip_addr_reg_reg[9]_0 ;
  wire \bus2ip_addr_reg_reg[9]_1 ;
  wire \bus2ip_addr_reg_reg[9]_10 ;
  wire \bus2ip_addr_reg_reg[9]_11 ;
  wire \bus2ip_addr_reg_reg[9]_12 ;
  wire \bus2ip_addr_reg_reg[9]_2 ;
  wire \bus2ip_addr_reg_reg[9]_3 ;
  wire \bus2ip_addr_reg_reg[9]_4 ;
  wire \bus2ip_addr_reg_reg[9]_5 ;
  wire \bus2ip_addr_reg_reg[9]_6 ;
  wire \bus2ip_addr_reg_reg[9]_7 ;
  wire \bus2ip_addr_reg_reg[9]_8 ;
  wire \bus2ip_addr_reg_reg[9]_9 ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \IP2Bus_Data[12]_i_23 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[2] ),
        .O(\bus2ip_addr_reg_reg[9]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[14]_i_62 
       (.I0(\adc0_sim_level_reg[1] [4]),
        .I1(\adc0_sim_level_reg[1] [2]),
        .I2(\adc0_sim_level_reg[1] [0]),
        .I3(\adc0_sim_level_reg[1] [1]),
        .O(\bus2ip_addr_reg_reg[6] ));
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[15]_i_107 
       (.I0(\adc0_sim_level_reg[1] [2]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .O(\bus2ip_addr_reg_reg[4]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \IP2Bus_Data[15]_i_112 
       (.I0(\adc0_sim_level_reg[1] [4]),
        .I1(\adc0_sim_level_reg[1] [2]),
        .I2(\adc0_sim_level_reg[1] [1]),
        .O(\bus2ip_addr_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \IP2Bus_Data[15]_i_90 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[1]_i_67 
       (.I0(\adc0_sim_level_reg[1] [1]),
        .I1(\adc0_sim_level_reg[1] [2]),
        .I2(\adc0_sim_level_reg[1] [4]),
        .I3(\adc0_sim_level_reg[1] [0]),
        .O(\bus2ip_addr_reg_reg[3]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \IP2Bus_Data[25]_i_16 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [6]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .O(\bus2ip_addr_reg_reg[9]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \IP2Bus_Data[2]_i_34 
       (.I0(\adc0_sim_level_reg[1] [3]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [6]),
        .I3(\adc0_sim_level_reg[1] [7]),
        .O(\bus2ip_addr_reg_reg[5]_3 ));
  LUT3 #(
    .INIT(8'h10)) 
    \IP2Bus_Data[31]_i_22 
       (.I0(\adc0_sim_level_reg[1] [5]),
        .I1(\adc0_sim_level_reg[1] [3]),
        .I2(\adc0_sim_level_reg[1] [6]),
        .O(\bus2ip_addr_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \IP2Bus_Data[31]_i_38 
       (.I0(\adc0_sim_level_reg[1] [6]),
        .I1(\adc0_sim_level_reg[1] [3]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [7]),
        .O(\bus2ip_addr_reg_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \IP2Bus_Data[31]_i_43 
       (.I0(\adc0_sim_level_reg[1] [3]),
        .I1(\bus2ip_addr_reg_reg[2] ),
        .I2(\adc0_sim_level_reg[1] [7]),
        .I3(\adc0_sim_level_reg[1] [5]),
        .I4(\adc0_sim_level_reg[1] [6]),
        .O(\bus2ip_addr_reg_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \IP2Bus_Data[3]_i_41 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[3]_1 ),
        .O(\bus2ip_addr_reg_reg[9]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[3]_i_72 
       (.I0(\adc0_sim_level_reg[1] [1]),
        .I1(\adc0_sim_level_reg[1] [0]),
        .I2(\adc0_sim_level_reg[1] [4]),
        .I3(\adc0_sim_level_reg[1] [2]),
        .O(\bus2ip_addr_reg_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \adc0_fifo_disable[1]_i_2 
       (.I0(\adc0_sim_level_reg[1] [0]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .I2(\adc0_sim_level_reg[1] [2]),
        .I3(\adc0_sim_level_reg[1] [1]),
        .I4(\bus2ip_addr_reg_reg[5]_0 ),
        .O(\bus2ip_addr_reg_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \adc3_end_stage[3]_i_3 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[2] ),
        .O(\bus2ip_addr_reg_reg[9]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \adc3_end_stage[3]_i_4 
       (.I0(\adc0_sim_level_reg[1] [0]),
        .I1(\adc0_sim_level_reg[1] [1]),
        .I2(\adc0_sim_level_reg[1] [4]),
        .I3(\adc0_sim_level_reg[1] [2]),
        .O(\bus2ip_addr_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    adc3_reset_i_2
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    axi_RdAck_r_i_4
       (.I0(\adc0_sim_level_reg[1] [1]),
        .I1(\adc0_sim_level_reg[1] [0]),
        .I2(\adc0_sim_level_reg[1] [2]),
        .I3(\adc0_sim_level_reg[1] [4]),
        .I4(\bus2ip_addr_reg_reg[5]_2 ),
        .O(\bus2ip_addr_reg_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    axi_RdAck_r_i_6
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    axi_RdAck_r_i_7
       (.I0(\adc0_sim_level_reg[1] [2]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .I2(\adc0_sim_level_reg[1] [1]),
        .I3(\adc0_sim_level_reg[1] [0]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    axi_RdAck_r_i_8
       (.I0(\adc0_sim_level_reg[1] [3]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [6]),
        .I3(\adc0_sim_level_reg[1] [7]),
        .O(\bus2ip_addr_reg_reg[5]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    axi_read_req_r_i_2
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [3]),
        .I3(\adc0_sim_level_reg[1] [6]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    axi_read_req_r_i_2__0
       (.I0(\adc0_sim_level_reg[1] [1]),
        .I1(\adc0_sim_level_reg[1] [2]),
        .I2(\adc0_sim_level_reg[1] [4]),
        .I3(\adc0_sim_level_reg[1] [0]),
        .O(\bus2ip_addr_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    axi_read_req_r_i_2__1
       (.I0(\adc0_sim_level_reg[1] [0]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .I2(\adc0_sim_level_reg[1] [2]),
        .I3(\adc0_sim_level_reg[1] [1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    axi_read_req_r_i_2__2
       (.I0(\adc0_sim_level_reg[1] [3]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [6]),
        .I3(\adc0_sim_level_reg[1] [7]),
        .O(\bus2ip_addr_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    axi_read_req_tog_i_2
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    axi_read_req_tog_i_2__0
       (.I0(\adc0_sim_level_reg[1] [1]),
        .I1(\adc0_sim_level_reg[1] [0]),
        .I2(\adc0_sim_level_reg[1] [2]),
        .I3(\adc0_sim_level_reg[1] [4]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[3]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    dac00_irq_en_i_2
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \dac0_cmn_en[15]_i_2 
       (.I0(\adc0_sim_level_reg[1] [2]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .I2(\adc0_sim_level_reg[1] [0]),
        .I3(\adc0_sim_level_reg[1] [1]),
        .I4(\bus2ip_addr_reg_reg[5]_0 ),
        .O(\bus2ip_addr_reg_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \dac0_cmn_en[15]_i_3 
       (.I0(\adc0_sim_level_reg[1] [3]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [6]),
        .I3(\adc0_sim_level_reg[1] [7]),
        .O(\bus2ip_addr_reg_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    dac0_irq_en_i_3
       (.I0(\adc0_sim_level_reg[1] [1]),
        .I1(\adc0_sim_level_reg[1] [2]),
        .I2(\adc0_sim_level_reg[1] [4]),
        .I3(\adc0_sim_level_reg[1] [0]),
        .O(\bus2ip_addr_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \dac0_multi_band[2]_i_2 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\bus2ip_addr_reg_reg[2] ),
        .I2(\adc0_sim_level_reg[1] [6]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\adc0_sim_level_reg[1] [5]),
        .O(\bus2ip_addr_reg_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \dac0_ref_clk_freq[31]_i_2 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [3]),
        .I3(\adc0_sim_level_reg[1] [6]),
        .I4(\bus2ip_addr_reg_reg[3] ),
        .O(\bus2ip_addr_reg_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    \dac0_sample_rate[31]_i_2 
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [5]),
        .I2(\adc0_sim_level_reg[1] [3]),
        .I3(\adc0_sim_level_reg[1] [6]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \dac0_slice0_irq_en[15]_i_2 
       (.I0(\adc0_sim_level_reg[1] [2]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .I2(\adc0_sim_level_reg[1] [0]),
        .I3(\adc0_sim_level_reg[1] [1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \dac0_slice1_irq_en[15]_i_2 
       (.I0(\adc0_sim_level_reg[1] [0]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .I2(\adc0_sim_level_reg[1] [2]),
        .I3(\adc0_sim_level_reg[1] [1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \dac0_slice2_irq_en[15]_i_2 
       (.I0(\adc0_sim_level_reg[1] [2]),
        .I1(\adc0_sim_level_reg[1] [4]),
        .I2(\adc0_sim_level_reg[1] [0]),
        .I3(\adc0_sim_level_reg[1] [1]),
        .I4(\bus2ip_addr_reg_reg[5] ),
        .O(\bus2ip_addr_reg_reg[4]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    master_reset_i_3
       (.I0(\adc0_sim_level_reg[1] [7]),
        .I1(\adc0_sim_level_reg[1] [6]),
        .I2(\adc0_sim_level_reg[1] [5]),
        .I3(\adc0_sim_level_reg[1] [3]),
        .I4(\bus2ip_addr_reg_reg[3]_0 ),
        .O(\bus2ip_addr_reg_reg[9]_7 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_rf_wrapper
   (s_axi_aclk_0,
    s_axi_aclk_1,
    s_axi_aclk_2,
    s_axi_aclk_3,
    s_axi_aclk_4,
    STATUS_COMMON,
    adc0_drp_rdy,
    adc1_drp_rdy,
    adc2_drp_rdy,
    adc3_drp_rdy,
    dac0_drp_rdy,
    dac1_drp_rdy,
    dac0_dwe_mon,
    dac0_den_mon,
    dac1_dwe_mon,
    dac1_den_mon,
    adc0_dwe_mon,
    adc0_den_mon,
    adc1_dwe_mon,
    adc1_den_mon,
    adc2_dwe_mon,
    adc2_den_mon,
    adc3_dwe_mon,
    adc3_den_mon,
    done_reg,
    done_reg_0,
    done_reg_1,
    Q,
    done_reg_2,
    \FSM_sequential_fsm_cs_reg[2] ,
    done_reg_3,
    done_reg_4,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    s_axi_aclk_5,
    dac0_pll_dmon,
    dac0_do_mon,
    dac00_status,
    dac01_status,
    dac02_status,
    dac03_status,
    dac0_daddr_mon,
    dac0_di_mon,
    s_axi_aclk_6,
    dac1_pll_dmon,
    dac1_do_mon,
    dac10_status,
    dac11_status,
    dac12_status,
    dac13_status,
    dac1_daddr_mon,
    dac1_di_mon,
    s_axi_aclk_7,
    adc0_pll_dmon,
    adc0_do_mon,
    adc00_status,
    adc01_status,
    adc02_status,
    adc03_status,
    adc0_daddr_mon,
    adc0_di_mon,
    s_axi_aclk_8,
    adc1_pll_dmon,
    adc1_do_mon,
    adc10_status,
    adc11_status,
    adc12_status,
    adc13_status,
    adc1_daddr_mon,
    adc1_di_mon,
    s_axi_aclk_9,
    adc2_pll_dmon,
    adc2_do_mon,
    adc20_status,
    adc21_status,
    adc22_status,
    adc23_status,
    adc2_daddr_mon,
    adc2_di_mon,
    s_axi_aclk_10,
    adc3_pll_dmon,
    adc3_do_mon,
    adc30_status,
    adc31_status,
    adc32_status,
    adc33_status,
    adc3_daddr_mon,
    adc3_di_mon,
    access_type_reg,
    D,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    access_type_reg_0,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_3 ,
    \FSM_sequential_fsm_cs_reg[2]_4 ,
    \FSM_sequential_fsm_cs_reg[2]_5 ,
    \FSM_sequential_fsm_cs_reg[0] ,
    \FSM_sequential_fsm_cs_reg[0]_0 ,
    \FSM_sequential_fsm_cs_reg[0]_1 ,
    \FSM_sequential_fsm_cs_reg[0]_2 ,
    \FSM_sequential_fsm_cs_reg[0]_3 ,
    \FSM_sequential_fsm_cs_reg[0]_4 ,
    s_axi_aclk_11,
    s_axi_aclk_12,
    s_axi_aclk_13,
    dac0_powerup_state,
    dac1_powerup_state,
    adc0_powerup_state,
    adc1_powerup_state,
    adc2_powerup_state,
    adc3_powerup_state,
    adc0_status,
    adc1_status,
    adc2_status,
    adc3_status,
    dac0_status,
    dac1_status,
    access_type_reg_1,
    s_axi_aclk,
    sysref_in_n,
    sysref_in_p,
    dac0_cmn_control,
    dac1_cmn_control,
    adc0_cmn_control,
    adc1_cmn_control,
    adc2_cmn_control,
    adc3_cmn_control,
    drp_RdAck_r_reg,
    \FSM_onehot_state_reg[2] ,
    \FSM_onehot_state_reg[2]_0 ,
    drp_RdAck_r_reg_0,
    \FSM_onehot_state_reg[2]_1 ,
    \FSM_onehot_state_reg[2]_2 ,
    \FSM_onehot_state_reg[2]_3 ,
    \FSM_onehot_state_reg[2]_4 ,
    bank4_write,
    bank2_write,
    bank16_write,
    bank14_write,
    bank12_write,
    bank10_write,
    \rdata_reg[15] ,
    dac0_drp_we,
    dac1_drp_we,
    dac0_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    dac1_dreq_mon,
    adc0_drp_we,
    adc1_drp_we,
    adc2_drp_we,
    adc3_drp_we,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    adc2_dreq_mon,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    \FSM_sequential_fsm_cs_reg[1]_4 ,
    adc3_dreq_mon,
    \por_timer_count_reg[15] ,
    \rdata_reg[15]_0 ,
    \por_timer_count_reg[15]_0 ,
    \por_timer_count_reg[15]_1 ,
    \por_timer_count_reg[15]_2 ,
    \por_timer_count_reg[7] ,
    \por_timer_count_reg[7]_0 ,
    bank2_read,
    bank12_read,
    por_sm_reset_reg_0,
    \tc_enable_reg[0] ,
    \tc_enable[0]_i_2 ,
    \tc_enable_reg[1] ,
    \tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ,
    \tc_enable_reg[2] ,
    \tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ,
    \tc_enable_reg[3] ,
    \tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ,
    p_46_in,
    \tc_enable_reg[5] ,
    \tc_enable_reg0_inferred__4/tc_enable[5]_i_2 ,
    adc0_restart_pending_reg,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    dac0_restart_pending_reg,
    dac1_restart_pending_reg,
    drp_RdAck_r_reg_1,
    drp_RdAck_r_reg_2,
    drp_RdAck_r_reg_3,
    drp_RdAck_r_reg_4);
  output [15:0]s_axi_aclk_0;
  output [15:0]s_axi_aclk_1;
  output [15:0]s_axi_aclk_2;
  output [15:0]s_axi_aclk_3;
  output [15:0]s_axi_aclk_4;
  output [15:0]STATUS_COMMON;
  output adc0_drp_rdy;
  output adc1_drp_rdy;
  output adc2_drp_rdy;
  output adc3_drp_rdy;
  output dac0_drp_rdy;
  output dac1_drp_rdy;
  output dac0_dwe_mon;
  output dac0_den_mon;
  output dac1_dwe_mon;
  output dac1_den_mon;
  output adc0_dwe_mon;
  output adc0_den_mon;
  output adc1_dwe_mon;
  output adc1_den_mon;
  output adc2_dwe_mon;
  output adc2_den_mon;
  output adc3_dwe_mon;
  output adc3_den_mon;
  output done_reg;
  output done_reg_0;
  output done_reg_1;
  output [0:0]Q;
  output done_reg_2;
  output [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  output done_reg_3;
  output done_reg_4;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  output s_axi_aclk_5;
  output dac0_pll_dmon;
  output [15:0]dac0_do_mon;
  output [15:0]dac00_status;
  output [15:0]dac01_status;
  output [15:0]dac02_status;
  output [15:0]dac03_status;
  output [10:0]dac0_daddr_mon;
  output [15:0]dac0_di_mon;
  output s_axi_aclk_6;
  output dac1_pll_dmon;
  output [15:0]dac1_do_mon;
  output [15:0]dac10_status;
  output [15:0]dac11_status;
  output [15:0]dac12_status;
  output [15:0]dac13_status;
  output [10:0]dac1_daddr_mon;
  output [15:0]dac1_di_mon;
  output s_axi_aclk_7;
  output adc0_pll_dmon;
  output [15:0]adc0_do_mon;
  output [15:0]adc00_status;
  output [15:0]adc01_status;
  output [15:0]adc02_status;
  output [15:0]adc03_status;
  output [10:0]adc0_daddr_mon;
  output [15:0]adc0_di_mon;
  output s_axi_aclk_8;
  output adc1_pll_dmon;
  output [15:0]adc1_do_mon;
  output [15:0]adc10_status;
  output [15:0]adc11_status;
  output [15:0]adc12_status;
  output [15:0]adc13_status;
  output [10:0]adc1_daddr_mon;
  output [15:0]adc1_di_mon;
  output s_axi_aclk_9;
  output adc2_pll_dmon;
  output [15:0]adc2_do_mon;
  output [15:0]adc20_status;
  output [15:0]adc21_status;
  output [15:0]adc22_status;
  output [15:0]adc23_status;
  output [10:0]adc2_daddr_mon;
  output [15:0]adc2_di_mon;
  output s_axi_aclk_10;
  output adc3_pll_dmon;
  output [15:0]adc3_do_mon;
  output [15:0]adc30_status;
  output [15:0]adc31_status;
  output [15:0]adc32_status;
  output [15:0]adc33_status;
  output [10:0]adc3_daddr_mon;
  output [15:0]adc3_di_mon;
  output access_type_reg;
  output [0:0]D;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  output access_type_reg_0;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  output [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  output \FSM_sequential_fsm_cs_reg[0] ;
  output \FSM_sequential_fsm_cs_reg[0]_0 ;
  output \FSM_sequential_fsm_cs_reg[0]_1 ;
  output \FSM_sequential_fsm_cs_reg[0]_2 ;
  output \FSM_sequential_fsm_cs_reg[0]_3 ;
  output \FSM_sequential_fsm_cs_reg[0]_4 ;
  output s_axi_aclk_11;
  output s_axi_aclk_12;
  output s_axi_aclk_13;
  output dac0_powerup_state;
  output dac1_powerup_state;
  output adc0_powerup_state;
  output adc1_powerup_state;
  output adc2_powerup_state;
  output adc3_powerup_state;
  output [1:0]adc0_status;
  output [1:0]adc1_status;
  output [1:0]adc2_status;
  output [1:0]adc3_status;
  output [1:0]dac0_status;
  output [1:0]dac1_status;
  output access_type_reg_1;
  input s_axi_aclk;
  input sysref_in_n;
  input sysref_in_p;
  input [14:0]dac0_cmn_control;
  input [14:0]dac1_cmn_control;
  input [14:0]adc0_cmn_control;
  input [14:0]adc1_cmn_control;
  input [14:0]adc2_cmn_control;
  input [14:0]adc3_cmn_control;
  input drp_RdAck_r_reg;
  input [1:0]\FSM_onehot_state_reg[2] ;
  input [1:0]\FSM_onehot_state_reg[2]_0 ;
  input drp_RdAck_r_reg_0;
  input [1:0]\FSM_onehot_state_reg[2]_1 ;
  input [1:0]\FSM_onehot_state_reg[2]_2 ;
  input [1:0]\FSM_onehot_state_reg[2]_3 ;
  input [1:0]\FSM_onehot_state_reg[2]_4 ;
  input bank4_write;
  input bank2_write;
  input bank16_write;
  input bank14_write;
  input bank12_write;
  input bank10_write;
  input [10:0]\rdata_reg[15] ;
  input dac0_drp_we;
  input dac1_drp_we;
  input dac0_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_sequential_fsm_cs_reg[1]_0 ;
  input dac1_dreq_mon;
  input adc0_drp_we;
  input adc1_drp_we;
  input adc2_drp_we;
  input adc3_drp_we;
  input adc0_dreq_mon;
  input adc1_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_sequential_fsm_cs_reg[1]_2 ;
  input adc2_dreq_mon;
  input \FSM_sequential_fsm_cs_reg[1]_3 ;
  input \FSM_sequential_fsm_cs_reg[1]_4 ;
  input adc3_dreq_mon;
  input [1:0]\por_timer_count_reg[15] ;
  input [15:0]\rdata_reg[15]_0 ;
  input [1:0]\por_timer_count_reg[15]_0 ;
  input [1:0]\por_timer_count_reg[15]_1 ;
  input [1:0]\por_timer_count_reg[15]_2 ;
  input [0:0]\por_timer_count_reg[7] ;
  input [0:0]\por_timer_count_reg[7]_0 ;
  input bank2_read;
  input bank12_read;
  input por_sm_reset_reg_0;
  input [3:0]\tc_enable_reg[0] ;
  input [3:0]\tc_enable[0]_i_2 ;
  input [3:0]\tc_enable_reg[1] ;
  input [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ;
  input [3:0]\tc_enable_reg[2] ;
  input [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ;
  input [3:0]\tc_enable_reg[3] ;
  input [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ;
  input [7:0]p_46_in;
  input [3:0]\tc_enable_reg[5] ;
  input [3:0]\tc_enable_reg0_inferred__4/tc_enable[5]_i_2 ;
  input adc0_restart_pending_reg;
  input adc1_restart_pending_reg;
  input adc2_restart_pending_reg;
  input adc3_restart_pending_reg;
  input dac0_restart_pending_reg;
  input dac1_restart_pending_reg;
  input drp_RdAck_r_reg_1;
  input drp_RdAck_r_reg_2;
  input drp_RdAck_r_reg_3;
  input drp_RdAck_r_reg_4;

  wire [0:0]D;
  wire [1:0]\FSM_onehot_state_reg[2] ;
  wire [1:0]\FSM_onehot_state_reg[2]_0 ;
  wire [1:0]\FSM_onehot_state_reg[2]_1 ;
  wire [1:0]\FSM_onehot_state_reg[2]_2 ;
  wire [1:0]\FSM_onehot_state_reg[2]_3 ;
  wire [1:0]\FSM_onehot_state_reg[2]_4 ;
  wire \FSM_sequential_fsm_cs_reg[0] ;
  wire \FSM_sequential_fsm_cs_reg[0]_0 ;
  wire \FSM_sequential_fsm_cs_reg[0]_1 ;
  wire \FSM_sequential_fsm_cs_reg[0]_2 ;
  wire \FSM_sequential_fsm_cs_reg[0]_3 ;
  wire \FSM_sequential_fsm_cs_reg[0]_4 ;
  wire \FSM_sequential_fsm_cs_reg[1] ;
  wire \FSM_sequential_fsm_cs_reg[1]_0 ;
  wire \FSM_sequential_fsm_cs_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[1]_2 ;
  wire \FSM_sequential_fsm_cs_reg[1]_3 ;
  wire \FSM_sequential_fsm_cs_reg[1]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2] ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_0 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_1 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_2 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_3 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[2]_5 ;
  wire [0:0]Q;
  wire [15:0]STATUS_COMMON;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire [15:0]adc00_status;
  wire [15:0]adc01_status;
  wire [15:0]adc02_status;
  wire [15:0]adc03_status;
  wire [14:0]adc0_cmn_control;
  wire [10:0]adc0_daddr_mon;
  wire adc0_den_mon;
  wire [15:0]adc0_di_mon;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire adc0_drp_we;
  wire adc0_drprdy_por;
  wire adc0_dwe_mon;
  wire adc0_pll_dmon;
  wire adc0_por_req;
  wire adc0_powerup_state;
  wire adc0_restart_pending_reg;
  wire [1:0]adc0_status;
  wire adc0_supplies_up_sync;
  wire [15:0]adc10_status;
  wire [15:0]adc11_status;
  wire [15:0]adc12_status;
  wire [15:0]adc13_status;
  wire [14:0]adc1_cmn_control;
  wire [10:0]adc1_daddr_mon;
  wire adc1_den_mon;
  wire [15:0]adc1_di_mon;
  wire [15:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire adc1_drp_we;
  wire adc1_drprdy_por;
  wire adc1_dwe_mon;
  wire adc1_pll_dmon;
  wire adc1_por_req;
  wire adc1_powerup_state;
  wire adc1_restart_pending_reg;
  wire [1:0]adc1_status;
  wire adc1_supplies_up_sync;
  wire [15:0]adc20_status;
  wire [15:0]adc21_status;
  wire [15:0]adc22_status;
  wire [15:0]adc23_status;
  wire [14:0]adc2_cmn_control;
  wire [10:0]adc2_daddr_mon;
  wire adc2_den_mon;
  wire [15:0]adc2_di_mon;
  wire [15:0]adc2_do_mon;
  wire adc2_dreq_mon;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire adc2_drprdy_por;
  wire adc2_dwe_mon;
  wire adc2_pll_dmon;
  wire adc2_por_req;
  wire adc2_powerup_state;
  wire adc2_restart_pending_reg;
  wire [1:0]adc2_status;
  wire adc2_supplies_up_sync;
  wire [15:0]adc30_status;
  wire [15:0]adc31_status;
  wire [15:0]adc32_status;
  wire [15:0]adc33_status;
  wire [14:0]adc3_cmn_control;
  wire [10:0]adc3_daddr_mon;
  wire adc3_den_mon;
  wire [15:0]adc3_di_mon;
  wire [15:0]adc3_do_mon;
  wire adc3_dreq_mon;
  wire adc3_drp_rdy;
  wire adc3_drp_we;
  wire adc3_drprdy_por;
  wire adc3_dwe_mon;
  wire adc3_pll_dmon;
  wire adc3_por_req;
  wire adc3_powerup_state;
  wire adc3_restart_pending_reg;
  wire [1:0]adc3_status;
  wire adc3_supplies_up_sync;
  wire bank10_write;
  wire bank12_read;
  wire bank12_write;
  wire bank14_write;
  wire bank16_write;
  wire bank2_read;
  wire bank2_write;
  wire bank4_write;
  wire [15:0]dac00_status;
  wire [15:0]dac01_status;
  wire [15:0]dac02_status;
  wire [15:0]dac03_status;
  wire [14:0]dac0_cmn_control;
  wire [10:0]dac0_daddr_mon;
  wire dac0_den_mon;
  wire [15:0]dac0_di_mon;
  wire [15:0]dac0_do_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_rdy;
  wire dac0_drp_we;
  wire dac0_drprdy_por;
  wire dac0_dwe_mon;
  wire dac0_pll_dmon;
  wire dac0_por_req;
  wire dac0_powerup_state;
  wire dac0_restart_pending_reg;
  wire [1:0]dac0_status;
  wire dac0_supplies_up_sync;
  wire [15:0]dac10_status;
  wire [15:0]dac11_status;
  wire [15:0]dac12_status;
  wire [15:0]dac13_status;
  wire [14:0]dac1_cmn_control;
  wire [10:0]dac1_daddr_mon;
  wire dac1_den_mon;
  wire [15:0]dac1_di_mon;
  wire [15:0]dac1_do_mon;
  wire dac1_dreq_mon;
  wire dac1_drp_rdy;
  wire dac1_drp_we;
  wire dac1_drprdy_por;
  wire dac1_dwe_mon;
  wire dac1_pll_dmon;
  wire dac1_por_req;
  wire dac1_powerup_state;
  wire dac1_restart_pending_reg;
  wire [1:0]dac1_status;
  wire dac1_supplies_up_sync;
  wire done_i_1__0_n_0;
  wire done_i_1__1_n_0;
  wire done_i_1__2_n_0;
  wire done_i_1__3_n_0;
  wire done_i_1__4_n_0;
  wire done_i_1_n_0;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire done_reg_3;
  wire done_reg_4;
  wire drp_RdAck_r_reg;
  wire drp_RdAck_r_reg_0;
  wire drp_RdAck_r_reg_1;
  wire drp_RdAck_r_reg_2;
  wire drp_RdAck_r_reg_3;
  wire drp_RdAck_r_reg_4;
  wire \drp_arbiter_adc0/drp_drdy_i__0 ;
  wire \drp_arbiter_adc0/dummy_read_gnt_held ;
  wire [2:0]\drp_arbiter_adc0/fsm_cs ;
  wire \drp_arbiter_adc0/write_access ;
  wire \drp_arbiter_adc1/drp_drdy_i__0 ;
  wire \drp_arbiter_adc1/dummy_read_gnt_held ;
  wire [2:0]\drp_arbiter_adc1/fsm_cs ;
  wire \drp_arbiter_adc1/write_access ;
  wire \drp_arbiter_adc2/drp_drdy_i__0 ;
  wire \drp_arbiter_adc2/dummy_read_gnt_held ;
  wire [1:0]\drp_arbiter_adc2/fsm_cs ;
  wire \drp_arbiter_adc2/write_access ;
  wire \drp_arbiter_adc3/drp_drdy_i__0 ;
  wire \drp_arbiter_adc3/dummy_read_gnt_held ;
  wire [1:0]\drp_arbiter_adc3/fsm_cs ;
  wire \drp_arbiter_adc3/write_access ;
  wire \drp_arbiter_dac0/drp_drdy_i__0 ;
  wire \drp_arbiter_dac0/dummy_read_gnt_held ;
  wire [2:0]\drp_arbiter_dac0/fsm_cs ;
  wire \drp_arbiter_dac0/write_access ;
  wire \drp_arbiter_dac1/drp_drdy_i__0 ;
  wire \drp_arbiter_dac1/dummy_read_gnt_held ;
  wire [1:0]\drp_arbiter_dac1/fsm_cs ;
  wire \drp_arbiter_dac1/write_access ;
  wire drp_den_i_1_n_0;
  wire dummy_read_gnt_held_i_1__0_n_0;
  wire dummy_read_gnt_held_i_1__1_n_0;
  wire dummy_read_gnt_held_i_1__2_n_0;
  wire dummy_read_gnt_held_i_1__3_n_0;
  wire dummy_read_gnt_held_i_1__4_n_0;
  wire dummy_read_gnt_held_i_1_n_0;
  wire enable_clock_en_i_1__0_n_0;
  wire enable_clock_en_i_1__1_n_0;
  wire enable_clock_en_i_1__2_n_0;
  wire enable_clock_en_i_1__3_n_0;
  wire enable_clock_en_i_1__4_n_0;
  wire enable_clock_en_i_1_n_0;
  wire [7:0]p_46_in;
  wire \por_fsm_disabled_adc0/p_0_in ;
  wire \por_fsm_disabled_adc1/p_0_in ;
  wire \por_fsm_disabled_adc2/p_0_in ;
  wire \por_fsm_disabled_adc3/p_0_in ;
  wire \por_fsm_disabled_dac0/p_0_in ;
  wire \por_fsm_disabled_dac1/p_0_in ;
  wire por_req_i_1__0_n_0;
  wire por_req_i_1__1_n_0;
  wire por_req_i_1__2_n_0;
  wire por_req_i_1__3_n_0;
  wire por_req_i_1__4_n_0;
  wire por_req_i_1_n_0;
  wire por_sm_reset;
  wire por_sm_reset_i;
  wire por_sm_reset_i_2_n_0;
  wire por_sm_reset_reg_0;
  wire por_state_machine_i_n_14;
  wire por_state_machine_i_n_15;
  wire por_state_machine_i_n_159;
  wire por_state_machine_i_n_160;
  wire por_state_machine_i_n_161;
  wire por_state_machine_i_n_162;
  wire por_state_machine_i_n_163;
  wire por_state_machine_i_n_164;
  wire por_state_machine_i_n_167;
  wire por_state_machine_i_n_168;
  wire por_state_machine_i_n_169;
  wire por_state_machine_i_n_170;
  wire por_state_machine_i_n_171;
  wire por_state_machine_i_n_172;
  wire por_state_machine_i_n_20;
  wire por_state_machine_i_n_21;
  wire por_state_machine_i_n_229;
  wire por_state_machine_i_n_230;
  wire por_state_machine_i_n_231;
  wire por_state_machine_i_n_232;
  wire por_state_machine_i_n_233;
  wire por_state_machine_i_n_234;
  wire por_state_machine_i_n_237;
  wire por_state_machine_i_n_238;
  wire por_state_machine_i_n_239;
  wire por_state_machine_i_n_240;
  wire por_state_machine_i_n_241;
  wire por_state_machine_i_n_242;
  wire por_state_machine_i_n_26;
  wire por_state_machine_i_n_27;
  wire por_state_machine_i_n_299;
  wire por_state_machine_i_n_300;
  wire por_state_machine_i_n_301;
  wire por_state_machine_i_n_302;
  wire por_state_machine_i_n_303;
  wire por_state_machine_i_n_304;
  wire por_state_machine_i_n_32;
  wire por_state_machine_i_n_33;
  wire por_state_machine_i_n_38;
  wire por_state_machine_i_n_39;
  wire por_state_machine_i_n_44;
  wire por_state_machine_i_n_45;
  wire por_state_machine_i_n_94;
  wire por_state_machine_i_n_95;
  wire por_state_machine_i_n_96;
  wire por_state_machine_i_n_97;
  wire por_state_machine_i_n_98;
  wire por_state_machine_i_n_99;
  wire [1:0]\por_timer_count_reg[15] ;
  wire [1:0]\por_timer_count_reg[15]_0 ;
  wire [1:0]\por_timer_count_reg[15]_1 ;
  wire [1:0]\por_timer_count_reg[15]_2 ;
  wire [0:0]\por_timer_count_reg[7] ;
  wire [0:0]\por_timer_count_reg[7]_0 ;
  wire por_timer_start_i_1__0_n_0;
  wire por_timer_start_i_1__1_n_0;
  wire por_timer_start_i_1__2_n_0;
  wire por_timer_start_i_1__3_n_0;
  wire por_timer_start_i_1__4_n_0;
  wire por_timer_start_i_1_n_0;
  wire [10:0]\rdata_reg[15] ;
  wire [15:0]\rdata_reg[15]_0 ;
  wire reset_i;
  wire rx0_u_adc_n_0;
  wire rx1_u_adc_n_0;
  wire rx2_u_adc_n_0;
  wire rx3_u_adc_n_0;
  wire s_axi_aclk;
  wire [15:0]s_axi_aclk_0;
  wire [15:0]s_axi_aclk_1;
  wire s_axi_aclk_10;
  wire s_axi_aclk_11;
  wire s_axi_aclk_12;
  wire s_axi_aclk_13;
  wire [15:0]s_axi_aclk_2;
  wire [15:0]s_axi_aclk_3;
  wire [15:0]s_axi_aclk_4;
  wire s_axi_aclk_5;
  wire s_axi_aclk_6;
  wire s_axi_aclk_7;
  wire s_axi_aclk_8;
  wire s_axi_aclk_9;
  wire sysref_in_n;
  wire sysref_in_p;
  wire sysref_north_1;
  wire sysref_north_2;
  wire sysref_north_3;
  wire sysref_north_4;
  wire sysref_north_5;
  wire sysref_south_1;
  wire sysref_south_2;
  wire sysref_south_3;
  wire sysref_south_4;
  wire sysref_south_5;
  wire [3:0]\tc_enable[0]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ;
  wire [3:0]\tc_enable_reg0_inferred__4/tc_enable[5]_i_2 ;
  wire [3:0]\tc_enable_reg[0] ;
  wire [3:0]\tc_enable_reg[1] ;
  wire [3:0]\tc_enable_reg[2] ;
  wire [3:0]\tc_enable_reg[3] ;
  wire [3:0]\tc_enable_reg[5] ;
  wire \tile_config/drp_wen ;
  wire [2:0]\tile_config/tc_sm_state ;
  wire tx0_u_dac_n_0;
  wire tx1_u_dac_n_0;
  wire write_access_i_1__0_n_0;
  wire write_access_i_1__1_n_0;
  wire write_access_i_1__2_n_0;
  wire write_access_i_1__3_n_0;
  wire write_access_i_1__4_n_0;
  wire write_access_i_1_n_0;
  wire NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED;
  wire NLW_rx0_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx1_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx2_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_N_UNCONNECTED;
  wire NLW_rx3_u_adc_SYSREF_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN0_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN1_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN2_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN3_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED;
  wire NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED;
  wire [127:0]NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED;
  wire NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx0_u_dac_VOUT3_P_UNCONNECTED;
  wire NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED;
  wire NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_N_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED;
  wire NLW_tx1_u_dac_SYSREF_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT0_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT1_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT2_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT2_P_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_N_UNCONNECTED;
  wire NLW_tx1_u_dac_VOUT3_P_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[10]_i_15 
       (.I0(adc1_do_mon[10]),
        .I1(bank12_read),
        .O(s_axi_aclk_13));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_8 
       (.I0(dac0_do_mon[4]),
        .I1(bank2_read),
        .O(s_axi_aclk_12));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[6]_i_15 
       (.I0(dac0_do_mon[6]),
        .I1(bank2_read),
        .O(s_axi_aclk_11));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6 cdc_adc0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_0[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7 cdc_adc1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_1[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8 cdc_adc2_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc2_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_2[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9 cdc_adc3_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(adc3_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_3[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10 cdc_dac0_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac0_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(s_axi_aclk_4[1]));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single cdc_dac1_supplies_up_i
       (.dest_clk(s_axi_aclk),
        .dest_out(dac1_supplies_up_sync),
        .src_clk(1'b0),
        .src_in(STATUS_COMMON[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1
       (.I0(adc0_supplies_up_sync),
        .I1(\por_fsm_disabled_adc0/p_0_in ),
        .I2(por_state_machine_i_n_94),
        .I3(done_reg),
        .O(done_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__0
       (.I0(adc1_supplies_up_sync),
        .I1(\por_fsm_disabled_adc1/p_0_in ),
        .I2(por_state_machine_i_n_159),
        .I3(done_reg_0),
        .O(done_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__1
       (.I0(adc2_supplies_up_sync),
        .I1(\por_fsm_disabled_adc2/p_0_in ),
        .I2(por_state_machine_i_n_167),
        .I3(done_reg_1),
        .O(done_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__2
       (.I0(adc3_supplies_up_sync),
        .I1(\por_fsm_disabled_adc3/p_0_in ),
        .I2(por_state_machine_i_n_229),
        .I3(done_reg_2),
        .O(done_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__3
       (.I0(dac0_supplies_up_sync),
        .I1(\por_fsm_disabled_dac0/p_0_in ),
        .I2(por_state_machine_i_n_237),
        .I3(done_reg_3),
        .O(done_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    done_i_1__4
       (.I0(dac1_supplies_up_sync),
        .I1(\por_fsm_disabled_dac1/p_0_in ),
        .I2(por_state_machine_i_n_299),
        .I3(done_reg_4),
        .O(done_i_1__4_n_0));
  LUT5 #(
    .INIT(32'h0000A22C)) 
    drp_den_i_1
       (.I0(\tile_config/drp_wen ),
        .I1(\tile_config/tc_sm_state [2]),
        .I2(\tile_config/tc_sm_state [1]),
        .I3(\tile_config/tc_sm_state [0]),
        .I4(reset_i),
        .O(drp_den_i_1_n_0));
  LUT5 #(
    .INIT(32'h88888B88)) 
    dummy_read_gnt_held_i_1
       (.I0(\drp_arbiter_adc0/dummy_read_gnt_held ),
        .I1(\drp_arbiter_adc0/drp_drdy_i__0 ),
        .I2(\drp_arbiter_adc0/fsm_cs [1]),
        .I3(\drp_arbiter_adc0/fsm_cs [0]),
        .I4(\drp_arbiter_adc0/fsm_cs [2]),
        .O(dummy_read_gnt_held_i_1_n_0));
  LUT5 #(
    .INIT(32'h88888B88)) 
    dummy_read_gnt_held_i_1__0
       (.I0(\drp_arbiter_adc1/dummy_read_gnt_held ),
        .I1(\drp_arbiter_adc1/drp_drdy_i__0 ),
        .I2(\drp_arbiter_adc1/fsm_cs [1]),
        .I3(\drp_arbiter_adc1/fsm_cs [0]),
        .I4(\drp_arbiter_adc1/fsm_cs [2]),
        .O(dummy_read_gnt_held_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h88888B88)) 
    dummy_read_gnt_held_i_1__1
       (.I0(\drp_arbiter_adc2/dummy_read_gnt_held ),
        .I1(\drp_arbiter_adc2/drp_drdy_i__0 ),
        .I2(\drp_arbiter_adc2/fsm_cs [1]),
        .I3(\drp_arbiter_adc2/fsm_cs [0]),
        .I4(Q),
        .O(dummy_read_gnt_held_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h88888B88)) 
    dummy_read_gnt_held_i_1__2
       (.I0(\drp_arbiter_adc3/dummy_read_gnt_held ),
        .I1(\drp_arbiter_adc3/drp_drdy_i__0 ),
        .I2(\drp_arbiter_adc3/fsm_cs [1]),
        .I3(\drp_arbiter_adc3/fsm_cs [0]),
        .I4(\FSM_sequential_fsm_cs_reg[2] ),
        .O(dummy_read_gnt_held_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h88888B88)) 
    dummy_read_gnt_held_i_1__3
       (.I0(\drp_arbiter_dac0/dummy_read_gnt_held ),
        .I1(\drp_arbiter_dac0/drp_drdy_i__0 ),
        .I2(\drp_arbiter_dac0/fsm_cs [1]),
        .I3(\drp_arbiter_dac0/fsm_cs [0]),
        .I4(\drp_arbiter_dac0/fsm_cs [2]),
        .O(dummy_read_gnt_held_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h88888B88)) 
    dummy_read_gnt_held_i_1__4
       (.I0(\drp_arbiter_dac1/dummy_read_gnt_held ),
        .I1(\drp_arbiter_dac1/drp_drdy_i__0 ),
        .I2(\drp_arbiter_dac1/fsm_cs [1]),
        .I3(\drp_arbiter_dac1/fsm_cs [0]),
        .I4(\FSM_sequential_fsm_cs_reg[2]_0 ),
        .O(dummy_read_gnt_held_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1
       (.I0(por_state_machine_i_n_98),
        .I1(adc0_supplies_up_sync),
        .I2(por_state_machine_i_n_99),
        .I3(por_state_machine_i_n_15),
        .O(enable_clock_en_i_1_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__0
       (.I0(por_state_machine_i_n_163),
        .I1(adc1_supplies_up_sync),
        .I2(por_state_machine_i_n_164),
        .I3(por_state_machine_i_n_21),
        .O(enable_clock_en_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__1
       (.I0(por_state_machine_i_n_171),
        .I1(adc2_supplies_up_sync),
        .I2(por_state_machine_i_n_172),
        .I3(por_state_machine_i_n_27),
        .O(enable_clock_en_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__2
       (.I0(por_state_machine_i_n_233),
        .I1(adc3_supplies_up_sync),
        .I2(por_state_machine_i_n_234),
        .I3(por_state_machine_i_n_33),
        .O(enable_clock_en_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__3
       (.I0(por_state_machine_i_n_241),
        .I1(dac0_supplies_up_sync),
        .I2(por_state_machine_i_n_242),
        .I3(por_state_machine_i_n_39),
        .O(enable_clock_en_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h8F80)) 
    enable_clock_en_i_1__4
       (.I0(por_state_machine_i_n_303),
        .I1(dac1_supplies_up_sync),
        .I2(por_state_machine_i_n_304),
        .I3(por_state_machine_i_n_45),
        .O(enable_clock_en_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    por_req_i_1
       (.I0(adc0_drprdy_por),
        .I1(por_state_machine_i_n_95),
        .I2(por_state_machine_i_n_96),
        .I3(adc0_por_req),
        .O(por_req_i_1_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    por_req_i_1__0
       (.I0(adc1_drprdy_por),
        .I1(por_state_machine_i_n_160),
        .I2(por_state_machine_i_n_161),
        .I3(adc1_por_req),
        .O(por_req_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    por_req_i_1__1
       (.I0(adc2_drprdy_por),
        .I1(por_state_machine_i_n_168),
        .I2(por_state_machine_i_n_169),
        .I3(adc2_por_req),
        .O(por_req_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    por_req_i_1__2
       (.I0(adc3_drprdy_por),
        .I1(por_state_machine_i_n_230),
        .I2(por_state_machine_i_n_231),
        .I3(adc3_por_req),
        .O(por_req_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    por_req_i_1__3
       (.I0(dac0_drprdy_por),
        .I1(por_state_machine_i_n_238),
        .I2(por_state_machine_i_n_239),
        .I3(dac0_por_req),
        .O(por_req_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hF7F0)) 
    por_req_i_1__4
       (.I0(dac1_drprdy_por),
        .I1(por_state_machine_i_n_300),
        .I2(por_state_machine_i_n_301),
        .I3(dac1_por_req),
        .O(por_req_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    por_sm_reset_i_1
       (.I0(s_axi_aclk_0[6]),
        .I1(por_sm_reset_reg_0),
        .I2(STATUS_COMMON[6]),
        .I3(por_sm_reset_i_2_n_0),
        .O(por_sm_reset_i));
  LUT4 #(
    .INIT(16'h7FFF)) 
    por_sm_reset_i_2
       (.I0(s_axi_aclk_2[6]),
        .I1(s_axi_aclk_3[6]),
        .I2(s_axi_aclk_1[6]),
        .I3(s_axi_aclk_4[6]),
        .O(por_sm_reset_i_2_n_0));
  FDRE por_sm_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(por_sm_reset_i),
        .Q(por_sm_reset),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_por_fsm_top por_state_machine_i
       (.D(D),
        .\FSM_onehot_por_sm_state_reg[11] ({por_state_machine_i_n_94,por_state_machine_i_n_95,por_state_machine_i_n_96,por_state_machine_i_n_97,por_state_machine_i_n_98}),
        .\FSM_onehot_por_sm_state_reg[11]_0 ({por_state_machine_i_n_159,por_state_machine_i_n_160,por_state_machine_i_n_161,por_state_machine_i_n_162,por_state_machine_i_n_163}),
        .\FSM_onehot_por_sm_state_reg[11]_1 ({por_state_machine_i_n_167,por_state_machine_i_n_168,por_state_machine_i_n_169,por_state_machine_i_n_170,por_state_machine_i_n_171}),
        .\FSM_onehot_por_sm_state_reg[11]_2 ({por_state_machine_i_n_229,por_state_machine_i_n_230,por_state_machine_i_n_231,por_state_machine_i_n_232,por_state_machine_i_n_233}),
        .\FSM_onehot_por_sm_state_reg[11]_3 ({por_state_machine_i_n_237,por_state_machine_i_n_238,por_state_machine_i_n_239,por_state_machine_i_n_240,por_state_machine_i_n_241}),
        .\FSM_onehot_por_sm_state_reg[11]_4 ({por_state_machine_i_n_299,por_state_machine_i_n_300,por_state_machine_i_n_301,por_state_machine_i_n_302,por_state_machine_i_n_303}),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2]_0 ),
        .\FSM_onehot_state_reg[2]_1 (\FSM_onehot_state_reg[2]_1 ),
        .\FSM_onehot_state_reg[2]_2 (\FSM_onehot_state_reg[2]_2 ),
        .\FSM_onehot_state_reg[2]_3 (\FSM_onehot_state_reg[2]_3 ),
        .\FSM_onehot_state_reg[2]_4 (\FSM_onehot_state_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[0] (\FSM_sequential_fsm_cs_reg[0] ),
        .\FSM_sequential_fsm_cs_reg[0]_0 (\FSM_sequential_fsm_cs_reg[0]_0 ),
        .\FSM_sequential_fsm_cs_reg[0]_1 (\FSM_sequential_fsm_cs_reg[0]_1 ),
        .\FSM_sequential_fsm_cs_reg[0]_2 (\FSM_sequential_fsm_cs_reg[0]_2 ),
        .\FSM_sequential_fsm_cs_reg[0]_3 (\FSM_sequential_fsm_cs_reg[0]_3 ),
        .\FSM_sequential_fsm_cs_reg[0]_4 (\FSM_sequential_fsm_cs_reg[0]_4 ),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[1]_3 (\FSM_sequential_fsm_cs_reg[1]_3 ),
        .\FSM_sequential_fsm_cs_reg[1]_4 (\FSM_sequential_fsm_cs_reg[1]_4 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_0 ({\FSM_sequential_fsm_cs_reg[2]_0 ,\drp_arbiter_dac1/fsm_cs }),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\drp_arbiter_adc0/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[2]_10 (dac1_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_11 (adc0_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_12 (adc1_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_13 (adc2_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_14 (adc3_den_mon),
        .\FSM_sequential_fsm_cs_reg[2]_2 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_fsm_cs_reg[2]_3 (\FSM_sequential_fsm_cs_reg[2]_3 ),
        .\FSM_sequential_fsm_cs_reg[2]_4 (\drp_arbiter_adc1/fsm_cs ),
        .\FSM_sequential_fsm_cs_reg[2]_5 (\FSM_sequential_fsm_cs_reg[2]_4 ),
        .\FSM_sequential_fsm_cs_reg[2]_6 ({Q,\drp_arbiter_adc2/fsm_cs }),
        .\FSM_sequential_fsm_cs_reg[2]_7 (\FSM_sequential_fsm_cs_reg[2]_5 ),
        .\FSM_sequential_fsm_cs_reg[2]_8 ({\FSM_sequential_fsm_cs_reg[2] ,\drp_arbiter_adc3/fsm_cs }),
        .\FSM_sequential_fsm_cs_reg[2]_9 (dac0_den_mon),
        .\FSM_sequential_tc_sm_state_reg[2] (\tile_config/tc_sm_state ),
        .Q(\drp_arbiter_dac0/fsm_cs ),
        .STATUS_COMMON(STATUS_COMMON[2]),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .adc0_daddr_mon(adc0_daddr_mon),
        .adc0_di_mon(adc0_di_mon),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_we(adc0_drp_we),
        .adc0_drprdy_por(adc0_drprdy_por),
        .adc0_por_req(adc0_por_req),
        .adc0_powerup_state(adc0_powerup_state),
        .adc0_powerup_state_INST_0(s_axi_aclk_0[2]),
        .adc0_restart_pending_reg_0(adc0_restart_pending_reg),
        .adc0_status(adc0_status),
        .adc1_daddr_mon(adc1_daddr_mon),
        .adc1_di_mon(adc1_di_mon),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .adc1_drp_we(adc1_drp_we),
        .adc1_drprdy_por(adc1_drprdy_por),
        .adc1_por_req(adc1_por_req),
        .adc1_powerup_state(adc1_powerup_state),
        .adc1_powerup_state_INST_0(s_axi_aclk_1[2]),
        .adc1_restart_pending_reg_0(adc1_restart_pending_reg),
        .adc1_status(adc1_status),
        .adc2_daddr_mon(adc2_daddr_mon),
        .adc2_di_mon(adc2_di_mon),
        .adc2_do_mon(adc2_do_mon),
        .adc2_dreq_mon(adc2_dreq_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_drp_we(adc2_drp_we),
        .adc2_drprdy_por(adc2_drprdy_por),
        .adc2_por_req(adc2_por_req),
        .adc2_powerup_state(adc2_powerup_state),
        .adc2_powerup_state_INST_0(s_axi_aclk_2[2]),
        .adc2_restart_pending_reg_0(adc2_restart_pending_reg),
        .adc2_status(adc2_status),
        .adc3_daddr_mon(adc3_daddr_mon),
        .adc3_di_mon(adc3_di_mon),
        .adc3_do_mon(adc3_do_mon),
        .adc3_dreq_mon(adc3_dreq_mon),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_drp_we(adc3_drp_we),
        .adc3_drprdy_por(adc3_drprdy_por),
        .adc3_por_req(adc3_por_req),
        .adc3_powerup_state(adc3_powerup_state),
        .adc3_powerup_state_INST_0(s_axi_aclk_3[2]),
        .adc3_restart_pending_reg_0(adc3_restart_pending_reg),
        .adc3_status(adc3_status),
        .bank10_write(bank10_write),
        .bank12_write(bank12_write),
        .bank14_write(bank14_write),
        .bank16_write(bank16_write),
        .bank2_write(bank2_write),
        .bank4_write(bank4_write),
        .dac0_daddr_mon(dac0_daddr_mon),
        .dac0_di_mon(dac0_di_mon),
        .dac0_do_mon(dac0_do_mon),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_we(dac0_drp_we),
        .dac0_drprdy_por(dac0_drprdy_por),
        .dac0_por_req(dac0_por_req),
        .dac0_powerup_state(dac0_powerup_state),
        .dac0_powerup_state_INST_0(s_axi_aclk_4[2]),
        .dac0_restart_pending_reg_0(dac0_restart_pending_reg),
        .dac0_status(dac0_status),
        .dac1_daddr_mon(dac1_daddr_mon),
        .dac1_di_mon(dac1_di_mon),
        .dac1_do_mon(dac1_do_mon),
        .dac1_dreq_mon(dac1_dreq_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .dac1_drp_we(dac1_drp_we),
        .dac1_drprdy_por(dac1_drprdy_por),
        .dac1_por_req(dac1_por_req),
        .dac1_powerup_state(dac1_powerup_state),
        .dac1_restart_pending_reg_0(dac1_restart_pending_reg),
        .dac1_status(dac1_status),
        .dest_out(adc0_supplies_up_sync),
        .done_reg(done_reg),
        .done_reg_0(done_reg_0),
        .done_reg_1(done_reg_1),
        .done_reg_10(done_i_1__4_n_0),
        .done_reg_2(done_reg_2),
        .done_reg_3(done_reg_3),
        .done_reg_4(done_reg_4),
        .done_reg_5(done_i_1_n_0),
        .done_reg_6(done_i_1__0_n_0),
        .done_reg_7(done_i_1__1_n_0),
        .done_reg_8(done_i_1__2_n_0),
        .done_reg_9(done_i_1__3_n_0),
        .drp_RdAck_r_reg(drp_RdAck_r_reg),
        .drp_RdAck_r_reg_0(drp_RdAck_r_reg_0),
        .drp_RdAck_r_reg_1(drp_RdAck_r_reg_1),
        .drp_RdAck_r_reg_2(drp_RdAck_r_reg_2),
        .drp_RdAck_r_reg_3(drp_RdAck_r_reg_3),
        .drp_RdAck_r_reg_4(drp_RdAck_r_reg_4),
        .drp_den_reg(drp_den_i_1_n_0),
        .drp_drdy_i__0(\drp_arbiter_adc0/drp_drdy_i__0 ),
        .drp_drdy_i__0_10(\drp_arbiter_adc1/drp_drdy_i__0 ),
        .drp_drdy_i__0_11(\drp_arbiter_adc2/drp_drdy_i__0 ),
        .drp_drdy_i__0_12(\drp_arbiter_adc3/drp_drdy_i__0 ),
        .drp_drdy_i__0_13(\drp_arbiter_dac0/drp_drdy_i__0 ),
        .drp_drdy_i__0_14(\drp_arbiter_dac1/drp_drdy_i__0 ),
        .drp_wen(\tile_config/drp_wen ),
        .drpwe_por_reg(dac0_dwe_mon),
        .drpwe_por_reg_0(dac1_dwe_mon),
        .drpwe_por_reg_1(adc0_dwe_mon),
        .drpwe_por_reg_2(adc1_dwe_mon),
        .drpwe_por_reg_3(adc2_dwe_mon),
        .drpwe_por_reg_4(adc3_dwe_mon),
        .dummy_read_gnt_held(\drp_arbiter_adc0/dummy_read_gnt_held ),
        .dummy_read_gnt_held_1(\drp_arbiter_adc1/dummy_read_gnt_held ),
        .dummy_read_gnt_held_3(\drp_arbiter_adc2/dummy_read_gnt_held ),
        .dummy_read_gnt_held_5(\drp_arbiter_adc3/dummy_read_gnt_held ),
        .dummy_read_gnt_held_7(\drp_arbiter_dac0/dummy_read_gnt_held ),
        .dummy_read_gnt_held_9(\drp_arbiter_dac1/dummy_read_gnt_held ),
        .dummy_read_gnt_held_reg(dummy_read_gnt_held_i_1_n_0),
        .dummy_read_gnt_held_reg_0(dummy_read_gnt_held_i_1__0_n_0),
        .dummy_read_gnt_held_reg_1(dummy_read_gnt_held_i_1__1_n_0),
        .dummy_read_gnt_held_reg_2(dummy_read_gnt_held_i_1__2_n_0),
        .dummy_read_gnt_held_reg_3(dummy_read_gnt_held_i_1__3_n_0),
        .dummy_read_gnt_held_reg_4(dummy_read_gnt_held_i_1__4_n_0),
        .enable_clock_en_reg(por_state_machine_i_n_15),
        .enable_clock_en_reg_0(por_state_machine_i_n_21),
        .enable_clock_en_reg_1(por_state_machine_i_n_27),
        .enable_clock_en_reg_10(enable_clock_en_i_1__4_n_0),
        .enable_clock_en_reg_11(adc1_supplies_up_sync),
        .enable_clock_en_reg_12(adc2_supplies_up_sync),
        .enable_clock_en_reg_13(adc3_supplies_up_sync),
        .enable_clock_en_reg_14(dac0_supplies_up_sync),
        .enable_clock_en_reg_15(dac1_supplies_up_sync),
        .enable_clock_en_reg_2(por_state_machine_i_n_33),
        .enable_clock_en_reg_3(por_state_machine_i_n_39),
        .enable_clock_en_reg_4(por_state_machine_i_n_45),
        .enable_clock_en_reg_5(enable_clock_en_i_1_n_0),
        .enable_clock_en_reg_6(enable_clock_en_i_1__0_n_0),
        .enable_clock_en_reg_7(enable_clock_en_i_1__1_n_0),
        .enable_clock_en_reg_8(enable_clock_en_i_1__2_n_0),
        .enable_clock_en_reg_9(enable_clock_en_i_1__3_n_0),
        .p_46_in(p_46_in),
        .por_drp_drdy_reg(s_axi_aclk_7),
        .por_drp_drdy_reg_0(s_axi_aclk_8),
        .por_drp_drdy_reg_1(s_axi_aclk_9),
        .por_drp_drdy_reg_2(s_axi_aclk_10),
        .por_drp_drdy_reg_3(s_axi_aclk_5),
        .por_drp_drdy_reg_4(s_axi_aclk_6),
        .por_req_reg(por_req_i_1_n_0),
        .por_req_reg_0(por_req_i_1__0_n_0),
        .por_req_reg_1(por_req_i_1__1_n_0),
        .por_req_reg_2(por_req_i_1__2_n_0),
        .por_req_reg_3(por_req_i_1__3_n_0),
        .por_req_reg_4(por_req_i_1__4_n_0),
        .por_sm_reset(por_sm_reset),
        .\por_timer_count_reg[15] (\por_timer_count_reg[15] ),
        .\por_timer_count_reg[15]_0 (\por_timer_count_reg[15]_0 ),
        .\por_timer_count_reg[15]_1 (\por_timer_count_reg[15]_1 ),
        .\por_timer_count_reg[15]_2 (\por_timer_count_reg[15]_2 ),
        .\por_timer_count_reg[7] (\por_timer_count_reg[7] ),
        .\por_timer_count_reg[7]_0 (\por_timer_count_reg[7]_0 ),
        .por_timer_start_reg(por_state_machine_i_n_14),
        .por_timer_start_reg_0(por_state_machine_i_n_20),
        .por_timer_start_reg_1(por_state_machine_i_n_26),
        .por_timer_start_reg_10(por_timer_start_i_1__4_n_0),
        .por_timer_start_reg_2(por_state_machine_i_n_32),
        .por_timer_start_reg_3(por_state_machine_i_n_38),
        .por_timer_start_reg_4(por_state_machine_i_n_44),
        .por_timer_start_reg_5(por_timer_start_i_1_n_0),
        .por_timer_start_reg_6(por_timer_start_i_1__0_n_0),
        .por_timer_start_reg_7(por_timer_start_i_1__1_n_0),
        .por_timer_start_reg_8(por_timer_start_i_1__2_n_0),
        .por_timer_start_reg_9(por_timer_start_i_1__3_n_0),
        .\rdata_reg[15] (\por_fsm_disabled_adc0/p_0_in ),
        .\rdata_reg[15]_0 (\por_fsm_disabled_adc1/p_0_in ),
        .\rdata_reg[15]_1 (\por_fsm_disabled_adc2/p_0_in ),
        .\rdata_reg[15]_2 (\por_fsm_disabled_adc3/p_0_in ),
        .\rdata_reg[15]_3 (\por_fsm_disabled_dac0/p_0_in ),
        .\rdata_reg[15]_4 (\por_fsm_disabled_dac1/p_0_in ),
        .\rdata_reg[15]_5 (\rdata_reg[15] ),
        .\rdata_reg[15]_6 (\rdata_reg[15]_0 ),
        .reset_i(reset_i),
        .s_axi_aclk(s_axi_aclk),
        .\syncstages_ff_reg[3] (por_state_machine_i_n_99),
        .\syncstages_ff_reg[3]_0 (por_state_machine_i_n_164),
        .\syncstages_ff_reg[3]_1 (por_state_machine_i_n_172),
        .\syncstages_ff_reg[3]_2 (por_state_machine_i_n_234),
        .\syncstages_ff_reg[3]_3 (por_state_machine_i_n_242),
        .\syncstages_ff_reg[3]_4 (por_state_machine_i_n_304),
        .\tc_enable[0]_i_2_0 (\tc_enable[0]_i_2 ),
        .\tc_enable_reg0_inferred__0/tc_enable[1]_i_2_0 (\tc_enable_reg0_inferred__0/tc_enable[1]_i_2 ),
        .\tc_enable_reg0_inferred__1/tc_enable[2]_i_2_0 (\tc_enable_reg0_inferred__1/tc_enable[2]_i_2 ),
        .\tc_enable_reg0_inferred__2/tc_enable[3]_i_2_0 (\tc_enable_reg0_inferred__2/tc_enable[3]_i_2 ),
        .\tc_enable_reg0_inferred__4/tc_enable[5]_i_2_0 (\tc_enable_reg0_inferred__4/tc_enable[5]_i_2 ),
        .\tc_enable_reg[0]_0 (\tc_enable_reg[0] ),
        .\tc_enable_reg[1]_0 (\tc_enable_reg[1] ),
        .\tc_enable_reg[2]_0 (\tc_enable_reg[2] ),
        .\tc_enable_reg[3]_0 (\tc_enable_reg[3] ),
        .\tc_enable_reg[5]_0 (\tc_enable_reg[5] ),
        .user_drp_drdy_reg(adc0_drp_rdy),
        .user_drp_drdy_reg_0(dac0_drp_rdy),
        .write_access(\drp_arbiter_adc0/write_access ),
        .write_access_0(\drp_arbiter_adc1/write_access ),
        .write_access_2(\drp_arbiter_adc2/write_access ),
        .write_access_4(\drp_arbiter_adc3/write_access ),
        .write_access_6(\drp_arbiter_dac0/write_access ),
        .write_access_8(\drp_arbiter_dac1/write_access ),
        .write_access_reg(write_access_i_1__1_n_0),
        .write_access_reg_0(write_access_i_1__2_n_0),
        .write_access_reg_1(write_access_i_1__3_n_0),
        .write_access_reg_2(write_access_i_1__4_n_0),
        .write_access_reg_3(write_access_i_1_n_0),
        .write_access_reg_4(write_access_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    por_timer_start_i_1
       (.I0(adc0_supplies_up_sync),
        .I1(por_state_machine_i_n_98),
        .I2(por_state_machine_i_n_97),
        .I3(por_state_machine_i_n_14),
        .O(por_timer_start_i_1_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    por_timer_start_i_1__0
       (.I0(adc1_supplies_up_sync),
        .I1(por_state_machine_i_n_163),
        .I2(por_state_machine_i_n_162),
        .I3(por_state_machine_i_n_20),
        .O(por_timer_start_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    por_timer_start_i_1__1
       (.I0(adc2_supplies_up_sync),
        .I1(por_state_machine_i_n_171),
        .I2(por_state_machine_i_n_170),
        .I3(por_state_machine_i_n_26),
        .O(por_timer_start_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    por_timer_start_i_1__2
       (.I0(adc3_supplies_up_sync),
        .I1(por_state_machine_i_n_233),
        .I2(por_state_machine_i_n_232),
        .I3(por_state_machine_i_n_32),
        .O(por_timer_start_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    por_timer_start_i_1__3
       (.I0(dac0_supplies_up_sync),
        .I1(por_state_machine_i_n_241),
        .I2(por_state_machine_i_n_240),
        .I3(por_state_machine_i_n_38),
        .O(por_timer_start_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h8F88)) 
    por_timer_start_i_1__4
       (.I0(dac1_supplies_up_sync),
        .I1(por_state_machine_i_n_303),
        .I2(por_state_machine_i_n_302),
        .I3(por_state_machine_i_n_44),
        .O(por_timer_start_i_1__4_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx0_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx0_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc0_cmn_control}),
        .DADDR({1'b0,adc0_daddr_mon}),
        .DATA_ADC0(NLW_rx0_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx0_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx0_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx0_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc0_den_mon),
        .DI(adc0_di_mon),
        .DOUT(adc0_do_mon),
        .DRDY(s_axi_aclk_7),
        .DWE(adc0_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc0_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx0_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc00_status),
        .STATUS_ADC1(adc01_status),
        .STATUS_ADC2(adc02_status),
        .STATUS_ADC3(adc03_status),
        .STATUS_COMMON(s_axi_aclk_0),
        .SYSREF_IN_NORTH(sysref_south_1),
        .SYSREF_IN_SOUTH(1'b0),
        .SYSREF_N(NLW_rx0_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_1),
        .SYSREF_OUT_SOUTH(NLW_rx0_u_adc_SYSREF_OUT_SOUTH_UNCONNECTED),
        .SYSREF_P(NLW_rx0_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx0_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx0_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx0_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx0_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx0_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx0_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx0_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx0_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx0_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx0_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx0_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx0_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx1_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx1_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc1_cmn_control}),
        .DADDR({1'b0,adc1_daddr_mon}),
        .DATA_ADC0(NLW_rx1_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx1_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx1_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx1_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc1_den_mon),
        .DI(adc1_di_mon),
        .DOUT(adc1_do_mon),
        .DRDY(s_axi_aclk_8),
        .DWE(adc1_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc1_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx1_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc10_status),
        .STATUS_ADC1(adc11_status),
        .STATUS_ADC2(adc12_status),
        .STATUS_ADC3(adc13_status),
        .STATUS_COMMON(s_axi_aclk_1),
        .SYSREF_IN_NORTH(sysref_south_2),
        .SYSREF_IN_SOUTH(sysref_north_1),
        .SYSREF_N(NLW_rx1_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_2),
        .SYSREF_OUT_SOUTH(sysref_south_1),
        .SYSREF_P(NLW_rx1_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx1_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx1_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx1_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx1_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx1_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx1_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx1_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx1_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx1_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx1_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx1_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx1_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx2_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx2_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc2_cmn_control}),
        .DADDR({1'b0,adc2_daddr_mon}),
        .DATA_ADC0(NLW_rx2_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx2_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx2_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx2_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc2_den_mon),
        .DI(adc2_di_mon),
        .DOUT(adc2_do_mon),
        .DRDY(s_axi_aclk_9),
        .DWE(adc2_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc2_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx2_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc20_status),
        .STATUS_ADC1(adc21_status),
        .STATUS_ADC2(adc22_status),
        .STATUS_ADC3(adc23_status),
        .STATUS_COMMON(s_axi_aclk_2),
        .SYSREF_IN_NORTH(sysref_south_3),
        .SYSREF_IN_SOUTH(sysref_north_2),
        .SYSREF_N(NLW_rx2_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_3),
        .SYSREF_OUT_SOUTH(sysref_south_2),
        .SYSREF_P(NLW_rx2_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx2_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx2_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx2_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx2_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx2_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx2_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx2_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx2_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx2_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx2_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx2_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx2_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSADC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_ADCS("0"),
    .XPA_NUM_DDCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(2000)) 
    rx3_u_adc
       (.ADC_CLK_N(1'b0),
        .ADC_CLK_P(1'b0),
        .CLK_ADC(rx3_u_adc_n_0),
        .CLK_FIFO_LM(1'b0),
        .CONTROL_ADC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_ADC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_COMMON({1'b0,adc3_cmn_control}),
        .DADDR({1'b0,adc3_daddr_mon}),
        .DATA_ADC0(NLW_rx3_u_adc_DATA_ADC0_UNCONNECTED[127:0]),
        .DATA_ADC1(NLW_rx3_u_adc_DATA_ADC1_UNCONNECTED[127:0]),
        .DATA_ADC2(NLW_rx3_u_adc_DATA_ADC2_UNCONNECTED[127:0]),
        .DATA_ADC3(NLW_rx3_u_adc_DATA_ADC3_UNCONNECTED[127:0]),
        .DCLK(s_axi_aclk),
        .DEN(adc3_den_mon),
        .DI(adc3_di_mon),
        .DOUT(adc3_do_mon),
        .DRDY(s_axi_aclk_10),
        .DWE(adc3_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(adc3_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_rx3_u_adc_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_ADC0(adc30_status),
        .STATUS_ADC1(adc31_status),
        .STATUS_ADC2(adc32_status),
        .STATUS_ADC3(adc33_status),
        .STATUS_COMMON(s_axi_aclk_3),
        .SYSREF_IN_NORTH(sysref_south_4),
        .SYSREF_IN_SOUTH(sysref_north_3),
        .SYSREF_N(NLW_rx3_u_adc_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(sysref_north_4),
        .SYSREF_OUT_SOUTH(sysref_south_3),
        .SYSREF_P(NLW_rx3_u_adc_SYSREF_P_UNCONNECTED),
        .VIN0_N(NLW_rx3_u_adc_VIN0_N_UNCONNECTED),
        .VIN0_P(NLW_rx3_u_adc_VIN0_P_UNCONNECTED),
        .VIN1_N(NLW_rx3_u_adc_VIN1_N_UNCONNECTED),
        .VIN1_P(NLW_rx3_u_adc_VIN1_P_UNCONNECTED),
        .VIN2_N(NLW_rx3_u_adc_VIN2_N_UNCONNECTED),
        .VIN2_P(NLW_rx3_u_adc_VIN2_P_UNCONNECTED),
        .VIN3_N(NLW_rx3_u_adc_VIN3_N_UNCONNECTED),
        .VIN3_P(NLW_rx3_u_adc_VIN3_P_UNCONNECTED),
        .VIN_I01_N(NLW_rx3_u_adc_VIN_I01_N_UNCONNECTED),
        .VIN_I01_P(NLW_rx3_u_adc_VIN_I01_P_UNCONNECTED),
        .VIN_I23_N(NLW_rx3_u_adc_VIN_I23_N_UNCONNECTED),
        .VIN_I23_P(NLW_rx3_u_adc_VIN_I23_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSDAC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_DACS(0),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(6400)) 
    tx0_u_dac
       (.CLK_DAC(tx0_u_dac_n_0),
        .CLK_FIFO_LM(NLW_tx0_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({1'b0,dac0_cmn_control}),
        .CONTROL_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(1'b0),
        .DAC_CLK_P(1'b0),
        .DADDR({1'b0,dac0_daddr_mon}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(dac0_den_mon),
        .DI(dac0_di_mon),
        .DOUT(dac0_do_mon),
        .DRDY(s_axi_aclk_5),
        .DWE(dac0_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(dac0_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx0_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(s_axi_aclk_4),
        .STATUS_DAC0(dac00_status),
        .STATUS_DAC1(dac01_status),
        .STATUS_DAC2(dac02_status),
        .STATUS_DAC3(dac03_status),
        .SYSREF_IN_NORTH(sysref_south_5),
        .SYSREF_IN_SOUTH(sysref_north_4),
        .SYSREF_N(sysref_in_n),
        .SYSREF_OUT_NORTH(sysref_north_5),
        .SYSREF_OUT_SOUTH(sysref_south_4),
        .SYSREF_P(sysref_in_p),
        .VOUT0_N(NLW_tx0_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx0_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx0_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx0_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx0_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx0_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx0_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx0_u_dac_VOUT3_P_UNCONNECTED));
  (* BOX_TYPE = "PRIMITIVE" *) 
  HSDAC #(
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .XPA_CFG0(0),
    .XPA_CFG1(0),
    .XPA_NUM_DACS(0),
    .XPA_NUM_DUCS(0),
    .XPA_PLL_USED("No"),
    .XPA_SAMPLE_RATE_MSPS(6400)) 
    tx1_u_dac
       (.CLK_DAC(tx1_u_dac_n_0),
        .CLK_FIFO_LM(NLW_tx1_u_dac_CLK_FIFO_LM_UNCONNECTED),
        .CONTROL_COMMON({1'b0,dac1_cmn_control}),
        .CONTROL_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONTROL_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DAC_CLK_N(1'b0),
        .DAC_CLK_P(1'b0),
        .DADDR({1'b0,dac1_daddr_mon}),
        .DATA_DAC0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DATA_DAC3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(s_axi_aclk),
        .DEN(dac1_den_mon),
        .DI(dac1_di_mon),
        .DOUT(dac1_do_mon),
        .DRDY(s_axi_aclk_6),
        .DWE(dac1_dwe_mon),
        .FABRIC_CLK(1'b0),
        .PLL_DMON_OUT(dac1_pll_dmon),
        .PLL_MONCLK(s_axi_aclk),
        .PLL_REFCLK_IN(1'b0),
        .PLL_REFCLK_OUT(NLW_tx1_u_dac_PLL_REFCLK_OUT_UNCONNECTED),
        .STATUS_COMMON(STATUS_COMMON),
        .STATUS_DAC0(dac10_status),
        .STATUS_DAC1(dac11_status),
        .STATUS_DAC2(dac12_status),
        .STATUS_DAC3(dac13_status),
        .SYSREF_IN_NORTH(NLW_tx1_u_dac_SYSREF_IN_NORTH_UNCONNECTED),
        .SYSREF_IN_SOUTH(sysref_north_5),
        .SYSREF_N(NLW_tx1_u_dac_SYSREF_N_UNCONNECTED),
        .SYSREF_OUT_NORTH(NLW_tx1_u_dac_SYSREF_OUT_NORTH_UNCONNECTED),
        .SYSREF_OUT_SOUTH(sysref_south_5),
        .SYSREF_P(NLW_tx1_u_dac_SYSREF_P_UNCONNECTED),
        .VOUT0_N(NLW_tx1_u_dac_VOUT0_N_UNCONNECTED),
        .VOUT0_P(NLW_tx1_u_dac_VOUT0_P_UNCONNECTED),
        .VOUT1_N(NLW_tx1_u_dac_VOUT1_N_UNCONNECTED),
        .VOUT1_P(NLW_tx1_u_dac_VOUT1_P_UNCONNECTED),
        .VOUT2_N(NLW_tx1_u_dac_VOUT2_N_UNCONNECTED),
        .VOUT2_P(NLW_tx1_u_dac_VOUT2_P_UNCONNECTED),
        .VOUT3_N(NLW_tx1_u_dac_VOUT3_N_UNCONNECTED),
        .VOUT3_P(NLW_tx1_u_dac_VOUT3_P_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1
       (.I0(dac0_dwe_mon),
        .I1(dac0_den_mon),
        .I2(\drp_arbiter_dac0/write_access ),
        .O(write_access_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__0
       (.I0(dac1_dwe_mon),
        .I1(dac1_den_mon),
        .I2(\drp_arbiter_dac1/write_access ),
        .O(write_access_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__1
       (.I0(adc0_dwe_mon),
        .I1(adc0_den_mon),
        .I2(\drp_arbiter_adc0/write_access ),
        .O(write_access_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__2
       (.I0(adc1_dwe_mon),
        .I1(adc1_den_mon),
        .I2(\drp_arbiter_adc1/write_access ),
        .O(write_access_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__3
       (.I0(adc2_dwe_mon),
        .I1(adc2_den_mon),
        .I2(\drp_arbiter_adc2/write_access ),
        .O(write_access_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    write_access_i_1__4
       (.I0(adc3_dwe_mon),
        .I1(adc3_den_mon),
        .I2(\drp_arbiter_adc3/write_access ),
        .O(write_access_i_1__4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_slave_attachment
   (\DATA_PHASE_WDT.data_timeout_reg_0 ,
    s_axi_awready,
    s_axi_wready,
    s_axi_arready,
    s_axi_rvalid,
    s_axi_bvalid,
    \bus2ip_addr_reg_reg[12]_0 ,
    D,
    \bus2ip_addr_reg_reg[15]_0 ,
    \bus2ip_addr_reg_reg[17]_0 ,
    \FSM_onehot_state_reg[0] ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ,
    \bus2ip_addr_reg_reg[17]_1 ,
    dac0_dreq_mon,
    \FSM_onehot_state_reg[0]_0 ,
    \bus2ip_addr_reg_reg[17]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[17]_3 ,
    \FSM_onehot_state_reg[0]_2 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[17]_4 ,
    \FSM_onehot_state_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ,
    adc2_drp_we,
    adc0_dreq_mon,
    adc1_dreq_mon,
    \FSM_onehot_state_reg[0]_4 ,
    \FSM_onehot_state_reg[0]_5 ,
    \FSM_onehot_state_reg[0]_6 ,
    \FSM_onehot_state_reg[0]_7 ,
    \FSM_onehot_state_reg[0]_8 ,
    \FSM_onehot_state_reg[0]_9 ,
    \FSM_onehot_state_reg[3] ,
    \FSM_onehot_state_reg[3]_0 ,
    \FSM_onehot_state_reg[3]_1 ,
    \FSM_onehot_state_reg[3]_2 ,
    \FSM_onehot_state_reg[3]_3 ,
    \FSM_onehot_state_reg[3]_4 ,
    \adc1_ref_clk_freq_reg[31] ,
    \bus2ip_addr_reg_reg[15]_1 ,
    \bus2ip_addr_reg_reg[10]_0 ,
    \bus2ip_addr_reg_reg[16]_0 ,
    \bus2ip_addr_reg_reg[2]_0 ,
    \bus2ip_addr_reg_reg[14]_0 ,
    bank13_read,
    \bus2ip_addr_reg_reg[17]_5 ,
    \bus2ip_addr_reg_reg[5]_0 ,
    \bus2ip_addr_reg_reg[15]_2 ,
    \bus2ip_addr_reg_reg[15]_3 ,
    bank15_write,
    bank3_write,
    bank1_write,
    \bus2ip_addr_reg_reg[3]_0 ,
    bank9_read,
    bank15_read,
    bank13_write,
    bank11_write,
    bank9_write,
    dac0_reset,
    dac1_reset,
    adc0_reset,
    adc1_reset,
    adc2_reset,
    adc3_reset,
    bank11_read,
    dac1_read_req,
    \bus2ip_addr_reg_reg[5]_1 ,
    \bus2ip_addr_reg_reg[5]_2 ,
    dac1_restart,
    dac0_restart,
    adc3_restart,
    adc2_restart,
    adc1_restart,
    adc0_restart,
    master_reset,
    E,
    master_reset_reg,
    \bus2ip_addr_reg_reg[16]_1 ,
    \bus2ip_addr_reg_reg[16]_2 ,
    \bus2ip_addr_reg_reg[15]_4 ,
    \bus2ip_addr_reg_reg[16]_3 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ,
    \bus2ip_addr_reg_reg[14]_1 ,
    \bus2ip_addr_reg_reg[8]_0 ,
    \bus2ip_addr_reg_reg[16]_4 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ,
    \bus2ip_addr_reg_reg[14]_2 ,
    \bus2ip_addr_reg_reg[16]_5 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ,
    \bus2ip_addr_reg_reg[14]_3 ,
    \bus2ip_addr_reg_reg[16]_6 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ,
    \bus2ip_addr_reg_reg[14]_4 ,
    \bus2ip_addr_reg_reg[16]_7 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ,
    \bus2ip_addr_reg_reg[14]_5 ,
    dac0_read_req,
    \bus2ip_addr_reg_reg[16]_8 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ,
    \bus2ip_addr_reg_reg[14]_6 ,
    \bus2ip_addr_reg_reg[15]_5 ,
    \bus2ip_addr_reg_reg[16]_9 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ,
    \bus2ip_addr_reg_reg[14]_7 ,
    \bus2ip_addr_reg_reg[16]_10 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ,
    \bus2ip_addr_reg_reg[14]_8 ,
    \bus2ip_addr_reg_reg[16]_11 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ,
    \bus2ip_addr_reg_reg[14]_9 ,
    \bus2ip_addr_reg_reg[16]_12 ,
    \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ,
    \bus2ip_addr_reg_reg[14]_10 ,
    s_axi_wdata_0_sp_1,
    \s_axi_wdata[0]_0 ,
    axi_timeout_r20,
    \bus2ip_addr_reg_reg[16]_13 ,
    SR,
    s_axi_rdata,
    s_axi_aclk,
    rst,
    Q,
    drp_RdAck_r,
    axi_RdAck,
    s_axi_awvalid,
    s_axi_arvalid,
    s_axi_rready,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_awaddr,
    s_axi_araddr,
    s_axi_aresetn,
    \FSM_onehot_state_reg[1] ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_onehot_state_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_2 ,
    \FSM_onehot_state_reg[1]_3 ,
    \FSM_onehot_state_reg[1]_4 ,
    \FSM_sequential_fsm_cs_reg[1] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[1]_5 ,
    access_type_reg,
    dac0_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[1]_6 ,
    access_type_reg_0,
    dac1_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_1 ,
    \FSM_onehot_state_reg[1]_7 ,
    \FSM_sequential_fsm_cs_reg[1]_2 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[1]_8 ,
    access_type_reg_1,
    adc0_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_3 ,
    \FSM_onehot_state_reg[4]_2 ,
    \FSM_onehot_state_reg[1]_9 ,
    access_type_reg_2,
    adc1_drp_rdy,
    \FSM_onehot_state_reg[4]_3 ,
    access_type_reg_3,
    adc2_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_4 ,
    \FSM_onehot_state_reg[4]_4 ,
    \FSM_onehot_state_reg[1]_10 ,
    access_type_reg_4,
    adc3_drp_rdy,
    \FSM_sequential_fsm_cs_reg[1]_5 ,
    \FSM_sequential_fsm_cs_reg[1]_6 ,
    \FSM_sequential_fsm_cs_reg[1]_7 ,
    p_36_in,
    \IP2Bus_Data[1]_i_29 ,
    \adc0_sim_level_reg[1] ,
    \IP2Bus_Data[1]_i_29_0 ,
    \dac1_end_stage_reg[0] ,
    \IP2Bus_Data[0]_i_20 ,
    adc00_irq_en,
    \IP2Bus_Data[15]_i_8 ,
    axi_RdAck_r_reg,
    \IP2Bus_Data[0]_i_9 ,
    \IP2Bus_Data[1]_i_2 ,
    \IP2Bus_Data[1]_i_2_0 ,
    adc01_irq_en,
    dac1_do_mon,
    adc0_do_mon,
    \IP2Bus_Data_reg[31] ,
    \adc0_ref_clk_freq_reg[31] ,
    \adc0_sample_rate_reg[31] ,
    \IP2Bus_Data_reg[31]_0 ,
    \IP2Bus_Data_reg[11] ,
    \adc0_multi_band_reg[2] ,
    adc0_cmn_irq_en,
    \IP2Bus_Data[2]_i_2 ,
    \IP2Bus_Data[15]_i_31 ,
    adc02_irq_sync,
    axi_RdAck_r_reg_0,
    adc03_irq_en_reg,
    adc02_irq_en,
    \IP2Bus_Data[2]_i_10 ,
    adc03_irq_en,
    \IP2Bus_Data[3]_i_2 ,
    adc11_irq_en,
    \IP2Bus_Data[1]_i_16 ,
    \IP2Bus_Data[1]_i_16_0 ,
    adc1_do_mon,
    adc10_irq_en,
    \IP2Bus_Data[0]_i_18 ,
    \IP2Bus_Data[2]_i_5 ,
    \IP2Bus_Data_reg[3] ,
    adc1_cmn_irq_en,
    adc12_irq_en,
    adc13_irq_en,
    \IP2Bus_Data[15]_i_23 ,
    adc10_irq_sync,
    \IP2Bus_Data[15]_i_5 ,
    \IP2Bus_Data_reg[31]_1 ,
    \IP2Bus_Data_reg[31]_2 ,
    \IP2Bus_Data_reg[11]_0 ,
    \IP2Bus_Data[11]_i_4 ,
    \IP2Bus_Data_reg[10] ,
    \IP2Bus_Data[14]_i_64 ,
    \IP2Bus_Data[25]_i_13 ,
    \IP2Bus_Data[0]_i_49 ,
    axi_read_req_r_reg,
    \IP2Bus_Data[0]_i_6 ,
    adc20_irq_en,
    \IP2Bus_Data[0]_i_36 ,
    \IP2Bus_Data[1]_i_46 ,
    adc21_irq_en,
    \IP2Bus_Data[1]_i_46_0 ,
    \IP2Bus_Data[2]_i_4 ,
    \IP2Bus_Data[3]_i_5 ,
    adc2_cmn_irq_en,
    adc22_irq_en,
    adc23_irq_en,
    adc20_irq_sync,
    \IP2Bus_Data[15]_i_6 ,
    \IP2Bus_Data[15]_i_29 ,
    \adc0_slice2_irq_en_reg[15] ,
    \IP2Bus_Data_reg[31]_3 ,
    \IP2Bus_Data_reg[31]_4 ,
    adc30_irq_en,
    \IP2Bus_Data[0]_i_4 ,
    \IP2Bus_Data[1]_i_3 ,
    adc31_irq_en,
    \IP2Bus_Data[1]_i_3_0 ,
    \IP2Bus_Data[2]_i_3 ,
    \IP2Bus_Data[2]_i_17 ,
    adc32_irq_en,
    \IP2Bus_Data_reg[3]_0 ,
    \IP2Bus_Data[3]_i_3 ,
    \IP2Bus_Data[3]_i_15 ,
    adc33_irq_en,
    adc3_cmn_irq_en,
    \IP2Bus_Data[15]_i_21 ,
    adc30_overvol_irq,
    axi_RdAck_r_reg_1,
    \adc3_slice0_irq_en_reg[2] ,
    adc3_do_mon,
    \IP2Bus_Data_reg[31]_5 ,
    \IP2Bus_Data_reg[31]_6 ,
    adc33_overvol_irq,
    \IP2Bus_Data[15]_i_20 ,
    adc2_do_mon,
    dac0_do_mon,
    dac11_irq_en,
    \IP2Bus_Data[1]_i_21 ,
    \IP2Bus_Data[1]_i_21_0 ,
    dac10_irq_en,
    \IP2Bus_Data[0]_i_47 ,
    dac12_irq_en,
    \IP2Bus_Data[2]_i_6 ,
    dac13_irq_en,
    \IP2Bus_Data[3]_i_7 ,
    dac10_irq_sync,
    \IP2Bus_Data[15]_i_3 ,
    \IP2Bus_Data_reg[4] ,
    dac1_cmn_irq_en,
    \IP2Bus_Data_reg[6] ,
    \IP2Bus_Data[0]_i_27 ,
    STATUS_COMMON,
    \IP2Bus_Data_reg[11]_1 ,
    \IP2Bus_Data[31]_i_7 ,
    \IP2Bus_Data[31]_i_7_0 ,
    \IP2Bus_Data[2]_i_32 ,
    \IP2Bus_Data[3]_i_31 ,
    p_46_in,
    irq_enables,
    \IP2Bus_Data_reg[15] ,
    \IP2Bus_Data[0]_i_22 ,
    \IP2Bus_Data[1]_i_5 ,
    \IP2Bus_Data[4]_i_3 ,
    \IP2Bus_Data[5]_i_5 ,
    \IP2Bus_Data[6]_i_5 ,
    \IP2Bus_Data[7]_i_5 ,
    \IP2Bus_Data[31]_i_7_1 ,
    axi_RdAck_r_reg_2,
    axi_RdAck_r_reg_3,
    \IP2Bus_Data[15]_i_13 ,
    \adc0_cmn_en_reg[15] ,
    \IP2Bus_Data[2]_i_61 ,
    \IP2Bus_Data[22]_i_7 ,
    adc3_irq_en_reg,
    \IP2Bus_Data[15]_i_24 ,
    \IP2Bus_Data[2]_i_58 ,
    \IP2Bus_Data[15]_i_24_0 ,
    \IP2Bus_Data[31]_i_7_2 ,
    \adc0_fifo_disable_reg[1] ,
    \IP2Bus_Data[31]_i_7_3 ,
    \IP2Bus_Data[2]_i_32_0 ,
    \IP2Bus_Data[2]_i_9 ,
    \IP2Bus_Data[15]_i_26 ,
    \IP2Bus_Data[15]_i_26_0 ,
    \IP2Bus_Data[2]_i_20 ,
    \IP2Bus_Data[2]_i_3_0 ,
    \IP2Bus_Data[15]_i_20_0 ,
    \IP2Bus_Data[11]_i_16 ,
    \IP2Bus_Data[3]_i_2_0 ,
    adc0_status,
    \IP2Bus_Data[0]_i_39 ,
    dac0_reset_reg,
    dac1_restart_reg,
    \startup_delay_reg[15] ,
    \IP2Bus_Data[25]_i_13_0 ,
    adc1_status,
    \IP2Bus_Data[3]_i_26 ,
    \IP2Bus_Data[0]_i_6_0 ,
    \IP2Bus_Data[0]_i_17 ,
    adc2_status,
    \IP2Bus_Data[3]_i_4 ,
    adc3_status,
    \IP2Bus_Data[3]_i_7_0 ,
    dac1_status,
    dac0_status,
    adc10_overvol_irq,
    adc30_irq_sync,
    \IP2Bus_Data[15]_i_63 ,
    \adc0_slice1_irq_en_reg[15] ,
    adc31_overvol_irq,
    adc31_irq_sync,
    axi_read_req_r_reg_0,
    \IP2Bus_Data[15]_i_3_0 ,
    dac11_irq_sync,
    \IP2Bus_Data[15]_i_13_0 ,
    dac12_irq_sync,
    \IP2Bus_Data[15]_i_7 ,
    adc00_overvol_irq,
    adc00_irq_sync,
    \IP2Bus_Data[15]_i_34 ,
    adc01_overvol_irq,
    adc01_irq_sync,
    \IP2Bus_Data[14]_i_9 ,
    adc20_overvol_irq,
    adc21_irq_sync,
    \IP2Bus_Data[15]_i_6_0 ,
    adc22_irq_sync,
    adc21_overvol_irq,
    \IP2Bus_Data[3]_i_23 ,
    \IP2Bus_Data[15]_i_2 ,
    dac00_irq_sync,
    \IP2Bus_Data[15]_i_24_1 ,
    \IP2Bus_Data[1]_i_18 ,
    \IP2Bus_Data[15]_i_2_0 ,
    \IP2Bus_Data[15]_i_2_1 ,
    dac0_fifo_disable,
    dac1_fifo_disable,
    \IP2Bus_Data[15]_i_31_0 ,
    \IP2Bus_Data[1]_i_36 ,
    \IP2Bus_Data[15]_i_31_1 ,
    \IP2Bus_Data[15]_i_20_1 ,
    \IP2Bus_Data[1]_i_15 ,
    \IP2Bus_Data[1]_i_19 ,
    \IP2Bus_Data[0]_i_30 ,
    \IP2Bus_Data[0]_i_58 ,
    \IP2Bus_Data[14]_i_64_0 ,
    \IP2Bus_Data[15]_i_63_0 ,
    \IP2Bus_Data[0]_i_44 ,
    \IP2Bus_Data[0]_i_44_0 ,
    \IP2Bus_Data[11]_i_2 ,
    \IP2Bus_Data[0]_i_5 ,
    \IP2Bus_Data[0]_i_5_0 ,
    \IP2Bus_Data[0]_i_8 ,
    \IP2Bus_Data[0]_i_8_0 ,
    s_axi_wdata,
    \IP2Bus_Data[0]_i_37 ,
    \IP2Bus_Data[0]_i_39_0 ,
    \IP2Bus_Data[0]_i_39_1 ,
    adc13_irq_sync,
    \IP2Bus_Data[15]_i_24_2 ,
    adc13_overvol_irq,
    \IP2Bus_Data[15]_i_45 ,
    adc23_irq_sync,
    \IP2Bus_Data[15]_i_26_1 ,
    adc23_overvol_irq,
    adc33_irq_sync,
    \IP2Bus_Data[15]_i_13_1 ,
    dac13_irq_sync,
    \IP2Bus_Data[15]_i_40 ,
    \IP2Bus_Data[15]_i_41 ,
    dac03_irq_sync,
    adc03_irq_sync,
    \IP2Bus_Data[15]_i_31_2 ,
    adc03_overvol_irq,
    adc11_overvol_irq,
    \IP2Bus_Data[14]_i_24 ,
    adc12_overvol_irq,
    adc11_irq_sync,
    adc12_irq_sync,
    adc32_irq_sync,
    \IP2Bus_Data[14]_i_13 ,
    \IP2Bus_Data[15]_i_9 ,
    dac01_irq_sync,
    \IP2Bus_Data[14]_i_50 ,
    dac02_irq_sync,
    adc22_overvol_irq,
    \IP2Bus_Data[15]_i_34_0 ,
    s_axi_wready_reg_i_2,
    s_axi_wready_reg_i_2_0,
    \IP2Bus_Data[25]_i_13_1 ,
    \IP2Bus_Data[31]_i_33 ,
    axi_timeout_r,
    \IP2Bus_Data[14]_i_64_1 );
  output \DATA_PHASE_WDT.data_timeout_reg_0 ;
  output s_axi_awready;
  output s_axi_wready;
  output s_axi_arready;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [10:0]\bus2ip_addr_reg_reg[12]_0 ;
  output [1:0]D;
  output \bus2ip_addr_reg_reg[15]_0 ;
  output \bus2ip_addr_reg_reg[17]_0 ;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  output \bus2ip_addr_reg_reg[17]_1 ;
  output dac0_dreq_mon;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output \bus2ip_addr_reg_reg[17]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  output [1:0]\FSM_onehot_state_reg[0]_1 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  output \bus2ip_addr_reg_reg[17]_3 ;
  output [1:0]\FSM_onehot_state_reg[0]_2 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  output \bus2ip_addr_reg_reg[17]_4 ;
  output [1:0]\FSM_onehot_state_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  output adc2_drp_we;
  output adc0_dreq_mon;
  output adc1_dreq_mon;
  output \FSM_onehot_state_reg[0]_4 ;
  output \FSM_onehot_state_reg[0]_5 ;
  output \FSM_onehot_state_reg[0]_6 ;
  output \FSM_onehot_state_reg[0]_7 ;
  output \FSM_onehot_state_reg[0]_8 ;
  output \FSM_onehot_state_reg[0]_9 ;
  output \FSM_onehot_state_reg[3] ;
  output \FSM_onehot_state_reg[3]_0 ;
  output \FSM_onehot_state_reg[3]_1 ;
  output \FSM_onehot_state_reg[3]_2 ;
  output \FSM_onehot_state_reg[3]_3 ;
  output \FSM_onehot_state_reg[3]_4 ;
  output [31:0]\adc1_ref_clk_freq_reg[31] ;
  output \bus2ip_addr_reg_reg[15]_1 ;
  output \bus2ip_addr_reg_reg[10]_0 ;
  output \bus2ip_addr_reg_reg[16]_0 ;
  output \bus2ip_addr_reg_reg[2]_0 ;
  output \bus2ip_addr_reg_reg[14]_0 ;
  output [4:0]bank13_read;
  output \bus2ip_addr_reg_reg[17]_5 ;
  output \bus2ip_addr_reg_reg[5]_0 ;
  output \bus2ip_addr_reg_reg[15]_2 ;
  output \bus2ip_addr_reg_reg[15]_3 ;
  output [11:0]bank15_write;
  output [10:0]bank3_write;
  output [10:0]bank1_write;
  output \bus2ip_addr_reg_reg[3]_0 ;
  output [4:0]bank9_read;
  output [4:0]bank15_read;
  output [1:0]bank13_write;
  output [1:0]bank11_write;
  output [1:0]bank9_write;
  output dac0_reset;
  output dac1_reset;
  output adc0_reset;
  output adc1_reset;
  output adc2_reset;
  output adc3_reset;
  output [4:0]bank11_read;
  output dac1_read_req;
  output \bus2ip_addr_reg_reg[5]_1 ;
  output \bus2ip_addr_reg_reg[5]_2 ;
  output dac1_restart;
  output dac0_restart;
  output adc3_restart;
  output adc2_restart;
  output adc1_restart;
  output adc0_restart;
  output master_reset;
  output [0:0]E;
  output [0:0]master_reset_reg;
  output \bus2ip_addr_reg_reg[16]_1 ;
  output \bus2ip_addr_reg_reg[16]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[15]_4 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_3 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_1 ;
  output \bus2ip_addr_reg_reg[8]_0 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_6 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_4 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_7 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_5 ;
  output dac0_read_req;
  output \bus2ip_addr_reg_reg[16]_8 ;
  output \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  output \bus2ip_addr_reg_reg[14]_6 ;
  output [0:0]\bus2ip_addr_reg_reg[15]_5 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_7 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_10 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_8 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_11 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_9 ;
  output [0:0]\bus2ip_addr_reg_reg[16]_12 ;
  output [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ;
  output [0:0]\bus2ip_addr_reg_reg[14]_10 ;
  output s_axi_wdata_0_sp_1;
  output \s_axi_wdata[0]_0 ;
  output axi_timeout_r20;
  output \bus2ip_addr_reg_reg[16]_13 ;
  output [0:0]SR;
  output [31:0]s_axi_rdata;
  input s_axi_aclk;
  input rst;
  input [31:0]Q;
  input drp_RdAck_r;
  input axi_RdAck;
  input s_axi_awvalid;
  input s_axi_arvalid;
  input s_axi_rready;
  input s_axi_bready;
  input s_axi_wvalid;
  input [15:0]s_axi_awaddr;
  input [15:0]s_axi_araddr;
  input s_axi_aresetn;
  input [1:0]\FSM_onehot_state_reg[1] ;
  input \FSM_onehot_state_reg[1]_0 ;
  input \FSM_onehot_state_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_2 ;
  input \FSM_onehot_state_reg[1]_3 ;
  input \FSM_onehot_state_reg[1]_4 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  input \FSM_onehot_state_reg[4] ;
  input \FSM_onehot_state_reg[1]_5 ;
  input access_type_reg;
  input dac0_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input \FSM_onehot_state_reg[1]_6 ;
  input access_type_reg_0;
  input dac1_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  input \FSM_onehot_state_reg[1]_7 ;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input \FSM_onehot_state_reg[1]_8 ;
  input access_type_reg_1;
  input adc0_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_3 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input \FSM_onehot_state_reg[1]_9 ;
  input access_type_reg_2;
  input adc1_drp_rdy;
  input \FSM_onehot_state_reg[4]_3 ;
  input access_type_reg_3;
  input adc2_drp_rdy;
  input [3:0]\FSM_sequential_fsm_cs_reg[1]_4 ;
  input \FSM_onehot_state_reg[4]_4 ;
  input \FSM_onehot_state_reg[1]_10 ;
  input access_type_reg_4;
  input adc3_drp_rdy;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_5 ;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_6 ;
  input [0:0]\FSM_sequential_fsm_cs_reg[1]_7 ;
  input [4:0]p_36_in;
  input \IP2Bus_Data[1]_i_29 ;
  input \adc0_sim_level_reg[1] ;
  input [1:0]\IP2Bus_Data[1]_i_29_0 ;
  input \dac1_end_stage_reg[0] ;
  input \IP2Bus_Data[0]_i_20 ;
  input adc00_irq_en;
  input \IP2Bus_Data[15]_i_8 ;
  input axi_RdAck_r_reg;
  input \IP2Bus_Data[0]_i_9 ;
  input [1:0]\IP2Bus_Data[1]_i_2 ;
  input \IP2Bus_Data[1]_i_2_0 ;
  input adc01_irq_en;
  input [15:0]dac1_do_mon;
  input [15:0]adc0_do_mon;
  input [31:0]\IP2Bus_Data_reg[31] ;
  input \adc0_ref_clk_freq_reg[31] ;
  input \adc0_sample_rate_reg[31] ;
  input [31:0]\IP2Bus_Data_reg[31]_0 ;
  input [3:0]\IP2Bus_Data_reg[11] ;
  input \adc0_multi_band_reg[2] ;
  input adc0_cmn_irq_en;
  input \IP2Bus_Data[2]_i_2 ;
  input [3:0]\IP2Bus_Data[15]_i_31 ;
  input [0:0]adc02_irq_sync;
  input axi_RdAck_r_reg_0;
  input adc03_irq_en_reg;
  input adc02_irq_en;
  input \IP2Bus_Data[2]_i_10 ;
  input adc03_irq_en;
  input \IP2Bus_Data[3]_i_2 ;
  input adc11_irq_en;
  input \IP2Bus_Data[1]_i_16 ;
  input [1:0]\IP2Bus_Data[1]_i_16_0 ;
  input [14:0]adc1_do_mon;
  input adc10_irq_en;
  input \IP2Bus_Data[0]_i_18 ;
  input \IP2Bus_Data[2]_i_5 ;
  input \IP2Bus_Data_reg[3] ;
  input adc1_cmn_irq_en;
  input adc12_irq_en;
  input adc13_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_23 ;
  input [2:0]adc10_irq_sync;
  input \IP2Bus_Data[15]_i_5 ;
  input [31:0]\IP2Bus_Data_reg[31]_1 ;
  input [31:0]\IP2Bus_Data_reg[31]_2 ;
  input [3:0]\IP2Bus_Data_reg[11]_0 ;
  input [3:0]\IP2Bus_Data[11]_i_4 ;
  input \IP2Bus_Data_reg[10] ;
  input \IP2Bus_Data[14]_i_64 ;
  input \IP2Bus_Data[25]_i_13 ;
  input \IP2Bus_Data[0]_i_49 ;
  input axi_read_req_r_reg;
  input \IP2Bus_Data[0]_i_6 ;
  input adc20_irq_en;
  input \IP2Bus_Data[0]_i_36 ;
  input [1:0]\IP2Bus_Data[1]_i_46 ;
  input adc21_irq_en;
  input \IP2Bus_Data[1]_i_46_0 ;
  input \IP2Bus_Data[2]_i_4 ;
  input \IP2Bus_Data[3]_i_5 ;
  input adc2_cmn_irq_en;
  input adc22_irq_en;
  input adc23_irq_en;
  input [2:0]adc20_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6 ;
  input [3:0]\IP2Bus_Data[15]_i_29 ;
  input \adc0_slice2_irq_en_reg[15] ;
  input [31:0]\IP2Bus_Data_reg[31]_3 ;
  input [31:0]\IP2Bus_Data_reg[31]_4 ;
  input adc30_irq_en;
  input \IP2Bus_Data[0]_i_4 ;
  input [1:0]\IP2Bus_Data[1]_i_3 ;
  input adc31_irq_en;
  input \IP2Bus_Data[1]_i_3_0 ;
  input \IP2Bus_Data[2]_i_3 ;
  input \IP2Bus_Data[2]_i_17 ;
  input adc32_irq_en;
  input [3:0]\IP2Bus_Data_reg[3]_0 ;
  input \IP2Bus_Data[3]_i_3 ;
  input \IP2Bus_Data[3]_i_15 ;
  input adc33_irq_en;
  input adc3_cmn_irq_en;
  input [3:0]\IP2Bus_Data[15]_i_21 ;
  input adc30_overvol_irq;
  input axi_RdAck_r_reg_1;
  input \adc3_slice0_irq_en_reg[2] ;
  input [15:0]adc3_do_mon;
  input [31:0]\IP2Bus_Data_reg[31]_5 ;
  input [31:0]\IP2Bus_Data_reg[31]_6 ;
  input adc33_overvol_irq;
  input [3:0]\IP2Bus_Data[15]_i_20 ;
  input [15:0]adc2_do_mon;
  input [13:0]dac0_do_mon;
  input dac11_irq_en;
  input [1:0]\IP2Bus_Data[1]_i_21 ;
  input \IP2Bus_Data[1]_i_21_0 ;
  input dac10_irq_en;
  input \IP2Bus_Data[0]_i_47 ;
  input dac12_irq_en;
  input \IP2Bus_Data[2]_i_6 ;
  input dac13_irq_en;
  input \IP2Bus_Data[3]_i_7 ;
  input [1:0]dac10_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_3 ;
  input \IP2Bus_Data_reg[4] ;
  input dac1_cmn_irq_en;
  input \IP2Bus_Data_reg[6] ;
  input \IP2Bus_Data[0]_i_27 ;
  input [15:0]STATUS_COMMON;
  input [3:0]\IP2Bus_Data_reg[11]_1 ;
  input [31:0]\IP2Bus_Data[31]_i_7 ;
  input [31:0]\IP2Bus_Data[31]_i_7_0 ;
  input \IP2Bus_Data[2]_i_32 ;
  input \IP2Bus_Data[3]_i_31 ;
  input [7:0]p_46_in;
  input [6:0]irq_enables;
  input [15:0]\IP2Bus_Data_reg[15] ;
  input \IP2Bus_Data[0]_i_22 ;
  input \IP2Bus_Data[1]_i_5 ;
  input \IP2Bus_Data[4]_i_3 ;
  input \IP2Bus_Data[5]_i_5 ;
  input \IP2Bus_Data[6]_i_5 ;
  input \IP2Bus_Data[7]_i_5 ;
  input \IP2Bus_Data[31]_i_7_1 ;
  input axi_RdAck_r_reg_2;
  input axi_RdAck_r_reg_3;
  input [15:0]\IP2Bus_Data[15]_i_13 ;
  input \adc0_cmn_en_reg[15] ;
  input [2:0]\IP2Bus_Data[2]_i_61 ;
  input \IP2Bus_Data[22]_i_7 ;
  input adc3_irq_en_reg;
  input [3:0]\IP2Bus_Data[15]_i_24 ;
  input [2:0]\IP2Bus_Data[2]_i_58 ;
  input [15:0]\IP2Bus_Data[15]_i_24_0 ;
  input [31:0]\IP2Bus_Data[31]_i_7_2 ;
  input \adc0_fifo_disable_reg[1] ;
  input [31:0]\IP2Bus_Data[31]_i_7_3 ;
  input [2:0]\IP2Bus_Data[2]_i_32_0 ;
  input [2:0]\IP2Bus_Data[2]_i_9 ;
  input [15:0]\IP2Bus_Data[15]_i_26 ;
  input [15:0]\IP2Bus_Data[15]_i_26_0 ;
  input [2:0]\IP2Bus_Data[2]_i_20 ;
  input [2:0]\IP2Bus_Data[2]_i_3_0 ;
  input [15:0]\IP2Bus_Data[15]_i_20_0 ;
  input \IP2Bus_Data[11]_i_16 ;
  input [3:0]\IP2Bus_Data[3]_i_2_0 ;
  input [1:0]adc0_status;
  input \IP2Bus_Data[0]_i_39 ;
  input dac0_reset_reg;
  input dac1_restart_reg;
  input \startup_delay_reg[15] ;
  input \IP2Bus_Data[25]_i_13_0 ;
  input [1:0]adc1_status;
  input [3:0]\IP2Bus_Data[3]_i_26 ;
  input \IP2Bus_Data[0]_i_6_0 ;
  input \IP2Bus_Data[0]_i_17 ;
  input [1:0]adc2_status;
  input [3:0]\IP2Bus_Data[3]_i_4 ;
  input [1:0]adc3_status;
  input [3:0]\IP2Bus_Data[3]_i_7_0 ;
  input [1:0]dac1_status;
  input [1:0]dac0_status;
  input adc10_overvol_irq;
  input [2:0]adc30_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_63 ;
  input \adc0_slice1_irq_en_reg[15] ;
  input adc31_overvol_irq;
  input [2:0]adc31_irq_sync;
  input axi_read_req_r_reg_0;
  input [1:0]\IP2Bus_Data[15]_i_3_0 ;
  input [1:0]dac11_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13_0 ;
  input [1:0]dac12_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_7 ;
  input adc00_overvol_irq;
  input [2:0]adc00_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_34 ;
  input adc01_overvol_irq;
  input [2:0]adc01_irq_sync;
  input \IP2Bus_Data[14]_i_9 ;
  input adc20_overvol_irq;
  input [2:0]adc21_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_6_0 ;
  input [2:0]adc22_irq_sync;
  input adc21_overvol_irq;
  input \IP2Bus_Data[3]_i_23 ;
  input [1:0]\IP2Bus_Data[15]_i_2 ;
  input [1:0]dac00_irq_sync;
  input [15:0]\IP2Bus_Data[15]_i_24_1 ;
  input [1:0]\IP2Bus_Data[1]_i_18 ;
  input [15:0]\IP2Bus_Data[15]_i_2_0 ;
  input [15:0]\IP2Bus_Data[15]_i_2_1 ;
  input [0:0]dac0_fifo_disable;
  input [0:0]dac1_fifo_disable;
  input [15:0]\IP2Bus_Data[15]_i_31_0 ;
  input [1:0]\IP2Bus_Data[1]_i_36 ;
  input [15:0]\IP2Bus_Data[15]_i_31_1 ;
  input [15:0]\IP2Bus_Data[15]_i_20_1 ;
  input [1:0]\IP2Bus_Data[1]_i_15 ;
  input [1:0]\IP2Bus_Data[1]_i_19 ;
  input \IP2Bus_Data[0]_i_30 ;
  input \IP2Bus_Data[0]_i_58 ;
  input \IP2Bus_Data[14]_i_64_0 ;
  input [3:0]\IP2Bus_Data[15]_i_63_0 ;
  input \IP2Bus_Data[0]_i_44 ;
  input \IP2Bus_Data[0]_i_44_0 ;
  input [3:0]\IP2Bus_Data[11]_i_2 ;
  input \IP2Bus_Data[0]_i_5 ;
  input \IP2Bus_Data[0]_i_5_0 ;
  input \IP2Bus_Data[0]_i_8 ;
  input \IP2Bus_Data[0]_i_8_0 ;
  input [0:0]s_axi_wdata;
  input \IP2Bus_Data[0]_i_37 ;
  input \IP2Bus_Data[0]_i_39_0 ;
  input \IP2Bus_Data[0]_i_39_1 ;
  input [2:0]adc13_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_24_2 ;
  input adc13_overvol_irq;
  input \IP2Bus_Data[15]_i_45 ;
  input [2:0]adc23_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_26_1 ;
  input adc23_overvol_irq;
  input [2:0]adc33_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_13_1 ;
  input [1:0]dac13_irq_sync;
  input [1:0]\IP2Bus_Data[15]_i_40 ;
  input [1:0]\IP2Bus_Data[15]_i_41 ;
  input [1:0]dac03_irq_sync;
  input [2:0]adc03_irq_sync;
  input [3:0]\IP2Bus_Data[15]_i_31_2 ;
  input adc03_overvol_irq;
  input adc11_overvol_irq;
  input [2:0]\IP2Bus_Data[14]_i_24 ;
  input adc12_overvol_irq;
  input [1:0]adc11_irq_sync;
  input [1:0]adc12_irq_sync;
  input [0:0]adc32_irq_sync;
  input \IP2Bus_Data[14]_i_13 ;
  input [1:0]\IP2Bus_Data[15]_i_9 ;
  input [1:0]dac01_irq_sync;
  input \IP2Bus_Data[14]_i_50 ;
  input [0:0]dac02_irq_sync;
  input adc22_overvol_irq;
  input \IP2Bus_Data[15]_i_34_0 ;
  input s_axi_wready_reg_i_2;
  input s_axi_wready_reg_i_2_0;
  input \IP2Bus_Data[25]_i_13_1 ;
  input \IP2Bus_Data[31]_i_33 ;
  input axi_timeout_r;
  input \IP2Bus_Data[14]_i_64_1 ;

  wire [17:13]Bus2IP_Addr;
  wire [1:0]D;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ;
  wire \DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ;
  wire \DATA_PHASE_WDT.data_timeout_reg_0 ;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_state_reg[0]_3 ;
  wire \FSM_onehot_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[0]_5 ;
  wire \FSM_onehot_state_reg[0]_6 ;
  wire \FSM_onehot_state_reg[0]_7 ;
  wire \FSM_onehot_state_reg[0]_8 ;
  wire \FSM_onehot_state_reg[0]_9 ;
  wire [1:0]\FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_onehot_state_reg[1]_10 ;
  wire \FSM_onehot_state_reg[1]_2 ;
  wire \FSM_onehot_state_reg[1]_3 ;
  wire \FSM_onehot_state_reg[1]_4 ;
  wire \FSM_onehot_state_reg[1]_5 ;
  wire \FSM_onehot_state_reg[1]_6 ;
  wire \FSM_onehot_state_reg[1]_7 ;
  wire \FSM_onehot_state_reg[1]_8 ;
  wire \FSM_onehot_state_reg[1]_9 ;
  wire \FSM_onehot_state_reg[3] ;
  wire \FSM_onehot_state_reg[3]_0 ;
  wire \FSM_onehot_state_reg[3]_1 ;
  wire \FSM_onehot_state_reg[3]_2 ;
  wire \FSM_onehot_state_reg[3]_3 ;
  wire \FSM_onehot_state_reg[3]_4 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[4]_3 ;
  wire \FSM_onehot_state_reg[4]_4 ;
  wire \FSM_sequential_access_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_5_n_0 ;
  wire \FSM_sequential_access_cs[2]_i_6_n_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1] ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_0 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_1 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_2 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_3 ;
  wire [3:0]\FSM_sequential_fsm_cs_reg[1]_4 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_5 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_6 ;
  wire [0:0]\FSM_sequential_fsm_cs_reg[1]_7 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ;
  wire \GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ;
  wire \GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ;
  wire [0:0]\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ;
  wire \IP2Bus_Data[0]_i_17 ;
  wire \IP2Bus_Data[0]_i_18 ;
  wire \IP2Bus_Data[0]_i_20 ;
  wire \IP2Bus_Data[0]_i_22 ;
  wire \IP2Bus_Data[0]_i_27 ;
  wire \IP2Bus_Data[0]_i_30 ;
  wire \IP2Bus_Data[0]_i_36 ;
  wire \IP2Bus_Data[0]_i_37 ;
  wire \IP2Bus_Data[0]_i_39 ;
  wire \IP2Bus_Data[0]_i_39_0 ;
  wire \IP2Bus_Data[0]_i_39_1 ;
  wire \IP2Bus_Data[0]_i_4 ;
  wire \IP2Bus_Data[0]_i_44 ;
  wire \IP2Bus_Data[0]_i_44_0 ;
  wire \IP2Bus_Data[0]_i_47 ;
  wire \IP2Bus_Data[0]_i_49 ;
  wire \IP2Bus_Data[0]_i_5 ;
  wire \IP2Bus_Data[0]_i_52_n_0 ;
  wire \IP2Bus_Data[0]_i_58 ;
  wire \IP2Bus_Data[0]_i_5_0 ;
  wire \IP2Bus_Data[0]_i_6 ;
  wire \IP2Bus_Data[0]_i_6_0 ;
  wire \IP2Bus_Data[0]_i_8 ;
  wire \IP2Bus_Data[0]_i_8_0 ;
  wire \IP2Bus_Data[0]_i_9 ;
  wire \IP2Bus_Data[10]_i_25_n_0 ;
  wire \IP2Bus_Data[11]_i_16 ;
  wire [3:0]\IP2Bus_Data[11]_i_2 ;
  wire \IP2Bus_Data[11]_i_22_n_0 ;
  wire [3:0]\IP2Bus_Data[11]_i_4 ;
  wire \IP2Bus_Data[12]_i_11_n_0 ;
  wire \IP2Bus_Data[12]_i_21_n_0 ;
  wire \IP2Bus_Data[13]_i_9_n_0 ;
  wire \IP2Bus_Data[14]_i_13 ;
  wire [2:0]\IP2Bus_Data[14]_i_24 ;
  wire \IP2Bus_Data[14]_i_34_n_0 ;
  wire \IP2Bus_Data[14]_i_44_n_0 ;
  wire \IP2Bus_Data[14]_i_45_n_0 ;
  wire \IP2Bus_Data[14]_i_50 ;
  wire \IP2Bus_Data[14]_i_64 ;
  wire \IP2Bus_Data[14]_i_64_0 ;
  wire \IP2Bus_Data[14]_i_64_1 ;
  wire \IP2Bus_Data[14]_i_9 ;
  wire [15:0]\IP2Bus_Data[15]_i_13 ;
  wire [1:0]\IP2Bus_Data[15]_i_13_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_13_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_20 ;
  wire [15:0]\IP2Bus_Data[15]_i_20_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_20_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_21 ;
  wire [3:0]\IP2Bus_Data[15]_i_23 ;
  wire [3:0]\IP2Bus_Data[15]_i_24 ;
  wire [15:0]\IP2Bus_Data[15]_i_24_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_24_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_24_2 ;
  wire [15:0]\IP2Bus_Data[15]_i_26 ;
  wire [15:0]\IP2Bus_Data[15]_i_26_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_26_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_29 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_2_1 ;
  wire [1:0]\IP2Bus_Data[15]_i_3 ;
  wire \IP2Bus_Data[15]_i_30_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_31 ;
  wire [15:0]\IP2Bus_Data[15]_i_31_0 ;
  wire [15:0]\IP2Bus_Data[15]_i_31_1 ;
  wire [3:0]\IP2Bus_Data[15]_i_31_2 ;
  wire [3:0]\IP2Bus_Data[15]_i_34 ;
  wire \IP2Bus_Data[15]_i_34_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_3_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_40 ;
  wire [1:0]\IP2Bus_Data[15]_i_41 ;
  wire \IP2Bus_Data[15]_i_45 ;
  wire \IP2Bus_Data[15]_i_5 ;
  wire \IP2Bus_Data[15]_i_57_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6 ;
  wire [3:0]\IP2Bus_Data[15]_i_63 ;
  wire [3:0]\IP2Bus_Data[15]_i_63_0 ;
  wire \IP2Bus_Data[15]_i_65_n_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_6_0 ;
  wire [3:0]\IP2Bus_Data[15]_i_7 ;
  wire \IP2Bus_Data[15]_i_8 ;
  wire \IP2Bus_Data[15]_i_85_n_0 ;
  wire [1:0]\IP2Bus_Data[15]_i_9 ;
  wire [1:0]\IP2Bus_Data[1]_i_15 ;
  wire \IP2Bus_Data[1]_i_16 ;
  wire [1:0]\IP2Bus_Data[1]_i_16_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_18 ;
  wire [1:0]\IP2Bus_Data[1]_i_19 ;
  wire [1:0]\IP2Bus_Data[1]_i_2 ;
  wire [1:0]\IP2Bus_Data[1]_i_21 ;
  wire \IP2Bus_Data[1]_i_21_0 ;
  wire \IP2Bus_Data[1]_i_23_n_0 ;
  wire \IP2Bus_Data[1]_i_29 ;
  wire [1:0]\IP2Bus_Data[1]_i_29_0 ;
  wire \IP2Bus_Data[1]_i_2_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_3 ;
  wire [1:0]\IP2Bus_Data[1]_i_36 ;
  wire \IP2Bus_Data[1]_i_3_0 ;
  wire [1:0]\IP2Bus_Data[1]_i_46 ;
  wire \IP2Bus_Data[1]_i_46_0 ;
  wire \IP2Bus_Data[1]_i_5 ;
  wire \IP2Bus_Data[1]_i_51_n_0 ;
  wire \IP2Bus_Data[1]_i_62_n_0 ;
  wire \IP2Bus_Data[22]_i_7 ;
  wire \IP2Bus_Data[25]_i_13 ;
  wire \IP2Bus_Data[25]_i_13_0 ;
  wire \IP2Bus_Data[25]_i_13_1 ;
  wire \IP2Bus_Data[25]_i_14_n_0 ;
  wire \IP2Bus_Data[25]_i_15_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_13_n_0 ;
  wire \IP2Bus_Data[29]_i_14_n_0 ;
  wire \IP2Bus_Data[2]_i_10 ;
  wire \IP2Bus_Data[2]_i_17 ;
  wire \IP2Bus_Data[2]_i_2 ;
  wire [2:0]\IP2Bus_Data[2]_i_20 ;
  wire \IP2Bus_Data[2]_i_3 ;
  wire \IP2Bus_Data[2]_i_32 ;
  wire [2:0]\IP2Bus_Data[2]_i_32_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_3_0 ;
  wire \IP2Bus_Data[2]_i_4 ;
  wire \IP2Bus_Data[2]_i_5 ;
  wire [2:0]\IP2Bus_Data[2]_i_58 ;
  wire \IP2Bus_Data[2]_i_6 ;
  wire [2:0]\IP2Bus_Data[2]_i_61 ;
  wire \IP2Bus_Data[2]_i_66_n_0 ;
  wire \IP2Bus_Data[2]_i_70_n_0 ;
  wire [2:0]\IP2Bus_Data[2]_i_9 ;
  wire \IP2Bus_Data[30]_i_13_n_0 ;
  wire \IP2Bus_Data[31]_i_24_n_0 ;
  wire \IP2Bus_Data[31]_i_33 ;
  wire \IP2Bus_Data[31]_i_36_n_0 ;
  wire \IP2Bus_Data[31]_i_39_n_0 ;
  wire \IP2Bus_Data[31]_i_40_n_0 ;
  wire \IP2Bus_Data[31]_i_41_n_0 ;
  wire \IP2Bus_Data[31]_i_42_n_0 ;
  wire [31:0]\IP2Bus_Data[31]_i_7 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_0 ;
  wire \IP2Bus_Data[31]_i_7_1 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_2 ;
  wire [31:0]\IP2Bus_Data[31]_i_7_3 ;
  wire \IP2Bus_Data[3]_i_15 ;
  wire \IP2Bus_Data[3]_i_2 ;
  wire \IP2Bus_Data[3]_i_23 ;
  wire [3:0]\IP2Bus_Data[3]_i_26 ;
  wire [3:0]\IP2Bus_Data[3]_i_2_0 ;
  wire \IP2Bus_Data[3]_i_3 ;
  wire \IP2Bus_Data[3]_i_31 ;
  wire [3:0]\IP2Bus_Data[3]_i_4 ;
  wire \IP2Bus_Data[3]_i_5 ;
  wire \IP2Bus_Data[3]_i_7 ;
  wire [3:0]\IP2Bus_Data[3]_i_7_0 ;
  wire \IP2Bus_Data[4]_i_3 ;
  wire \IP2Bus_Data[5]_i_5 ;
  wire \IP2Bus_Data[6]_i_5 ;
  wire \IP2Bus_Data[7]_i_5 ;
  wire \IP2Bus_Data_reg[10] ;
  wire [3:0]\IP2Bus_Data_reg[11] ;
  wire [3:0]\IP2Bus_Data_reg[11]_0 ;
  wire [3:0]\IP2Bus_Data_reg[11]_1 ;
  wire [15:0]\IP2Bus_Data_reg[15] ;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire [31:0]\IP2Bus_Data_reg[31]_0 ;
  wire [31:0]\IP2Bus_Data_reg[31]_1 ;
  wire [31:0]\IP2Bus_Data_reg[31]_2 ;
  wire [31:0]\IP2Bus_Data_reg[31]_3 ;
  wire [31:0]\IP2Bus_Data_reg[31]_4 ;
  wire [31:0]\IP2Bus_Data_reg[31]_5 ;
  wire [31:0]\IP2Bus_Data_reg[31]_6 ;
  wire \IP2Bus_Data_reg[3] ;
  wire [3:0]\IP2Bus_Data_reg[3]_0 ;
  wire \IP2Bus_Data_reg[4] ;
  wire \IP2Bus_Data_reg[6] ;
  wire I_DECODER_n_0;
  wire I_DECODER_n_1;
  wire I_DECODER_n_2;
  wire I_DECODER_n_203;
  wire I_DECODER_n_3;
  wire I_DECODER_n_4;
  wire I_DECODER_n_5;
  wire [31:0]Q;
  wire [0:0]SR;
  wire [15:0]STATUS_COMMON;
  wire [2:0]access_cs;
  wire [2:0]access_ns;
  wire access_type_reg;
  wire access_type_reg_0;
  wire access_type_reg_1;
  wire access_type_reg_2;
  wire access_type_reg_3;
  wire access_type_reg_4;
  wire adc00_irq_en;
  wire [2:0]adc00_irq_sync;
  wire adc00_overvol_irq;
  wire adc01_irq_en;
  wire [2:0]adc01_irq_sync;
  wire adc01_overvol_irq;
  wire adc02_irq_en;
  wire [0:0]adc02_irq_sync;
  wire adc03_irq_en;
  wire adc03_irq_en_reg;
  wire [2:0]adc03_irq_sync;
  wire adc03_overvol_irq;
  wire \adc0_cmn_en_reg[15] ;
  wire adc0_cmn_irq_en;
  wire [15:0]adc0_do_mon;
  wire adc0_dreq_mon;
  wire adc0_drp_rdy;
  wire \adc0_fifo_disable_reg[1] ;
  wire \adc0_multi_band_reg[2] ;
  wire \adc0_ref_clk_freq_reg[31] ;
  wire adc0_reset;
  wire adc0_restart;
  wire \adc0_sample_rate_reg[31] ;
  wire \adc0_sim_level_reg[1] ;
  wire \adc0_slice1_irq_en_reg[15] ;
  wire \adc0_slice2_irq_en_reg[15] ;
  wire [1:0]adc0_status;
  wire adc10_irq_en;
  wire adc10_irq_en_i_3_n_0;
  wire [2:0]adc10_irq_sync;
  wire adc10_overvol_irq;
  wire adc11_irq_en;
  wire [1:0]adc11_irq_sync;
  wire adc11_overvol_irq;
  wire adc12_irq_en;
  wire [1:0]adc12_irq_sync;
  wire adc12_overvol_irq;
  wire adc13_irq_en;
  wire [2:0]adc13_irq_sync;
  wire adc13_overvol_irq;
  wire adc1_cmn_irq_en;
  wire [14:0]adc1_do_mon;
  wire adc1_dreq_mon;
  wire adc1_drp_rdy;
  wire [31:0]\adc1_ref_clk_freq_reg[31] ;
  wire adc1_reset;
  wire adc1_restart;
  wire [1:0]adc1_status;
  wire adc20_irq_en;
  wire [2:0]adc20_irq_sync;
  wire adc20_overvol_irq;
  wire adc21_irq_en;
  wire [2:0]adc21_irq_sync;
  wire adc21_overvol_irq;
  wire adc22_irq_en;
  wire [2:0]adc22_irq_sync;
  wire adc22_overvol_irq;
  wire adc23_irq_en;
  wire [2:0]adc23_irq_sync;
  wire adc23_overvol_irq;
  wire adc2_cmn_irq_en;
  wire [15:0]adc2_do_mon;
  wire adc2_drp_rdy;
  wire adc2_drp_we;
  wire adc2_reset;
  wire adc2_restart;
  wire [1:0]adc2_status;
  wire adc30_irq_en;
  wire [2:0]adc30_irq_sync;
  wire adc30_overvol_irq;
  wire adc31_irq_en;
  wire [2:0]adc31_irq_sync;
  wire adc31_overvol_irq;
  wire adc32_irq_en;
  wire [0:0]adc32_irq_sync;
  wire adc33_irq_en;
  wire [2:0]adc33_irq_sync;
  wire adc33_overvol_irq;
  wire adc3_cmn_irq_en;
  wire [15:0]adc3_do_mon;
  wire adc3_drp_rdy;
  wire adc3_irq_en_reg;
  wire adc3_reset;
  wire adc3_restart;
  wire \adc3_slice0_irq_en_reg[2] ;
  wire [1:0]adc3_status;
  wire axi_RdAck;
  wire axi_RdAck_r_reg;
  wire axi_RdAck_r_reg_0;
  wire axi_RdAck_r_reg_1;
  wire axi_RdAck_r_reg_2;
  wire axi_RdAck_r_reg_3;
  wire axi_avalid;
  wire axi_avalid_reg;
  wire axi_read_req_r_i_4_n_0;
  wire axi_read_req_r_reg;
  wire axi_read_req_r_reg_0;
  wire axi_timeout_r;
  wire axi_timeout_r20;
  wire [4:0]bank11_read;
  wire [1:0]bank11_write;
  wire [4:0]bank13_read;
  wire [1:0]bank13_write;
  wire [4:0]bank15_read;
  wire [11:0]bank15_write;
  wire [10:0]bank1_write;
  wire [10:0]bank3_write;
  wire [4:0]bank9_read;
  wire [1:0]bank9_write;
  wire [17:2]bus2ip_addr_i;
  wire \bus2ip_addr_reg[17]_i_2_n_0 ;
  wire \bus2ip_addr_reg_reg[10]_0 ;
  wire [10:0]\bus2ip_addr_reg_reg[12]_0 ;
  wire \bus2ip_addr_reg_reg[14]_0 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_10 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_4 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_5 ;
  wire \bus2ip_addr_reg_reg[14]_6 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_7 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_8 ;
  wire [0:0]\bus2ip_addr_reg_reg[14]_9 ;
  wire \bus2ip_addr_reg_reg[15]_0 ;
  wire \bus2ip_addr_reg_reg[15]_1 ;
  wire \bus2ip_addr_reg_reg[15]_2 ;
  wire \bus2ip_addr_reg_reg[15]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[15]_4 ;
  wire [0:0]\bus2ip_addr_reg_reg[15]_5 ;
  wire \bus2ip_addr_reg_reg[16]_0 ;
  wire \bus2ip_addr_reg_reg[16]_1 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_10 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_11 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_12 ;
  wire \bus2ip_addr_reg_reg[16]_13 ;
  wire \bus2ip_addr_reg_reg[16]_2 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_3 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_4 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_5 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_6 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_7 ;
  wire \bus2ip_addr_reg_reg[16]_8 ;
  wire [0:0]\bus2ip_addr_reg_reg[16]_9 ;
  wire \bus2ip_addr_reg_reg[17]_0 ;
  wire \bus2ip_addr_reg_reg[17]_1 ;
  wire \bus2ip_addr_reg_reg[17]_2 ;
  wire \bus2ip_addr_reg_reg[17]_3 ;
  wire \bus2ip_addr_reg_reg[17]_4 ;
  wire \bus2ip_addr_reg_reg[17]_5 ;
  wire \bus2ip_addr_reg_reg[2]_0 ;
  wire \bus2ip_addr_reg_reg[3]_0 ;
  wire \bus2ip_addr_reg_reg[5]_0 ;
  wire \bus2ip_addr_reg_reg[5]_1 ;
  wire \bus2ip_addr_reg_reg[5]_2 ;
  wire \bus2ip_addr_reg_reg[8]_0 ;
  wire bus2ip_rnw_i;
  wire bus2ip_rnw_reg_reg_n_0;
  wire counter_en_reg;
  wire cs_ce_ld_enable_i;
  wire dac00_irq_en_i_4_n_0;
  wire [1:0]dac00_irq_sync;
  wire [1:0]dac01_irq_sync;
  wire [0:0]dac02_irq_sync;
  wire [1:0]dac03_irq_sync;
  wire [13:0]dac0_do_mon;
  wire dac0_dreq_mon;
  wire dac0_drp_rdy;
  wire [0:0]dac0_fifo_disable;
  wire dac0_read_req;
  wire dac0_reset;
  wire dac0_reset_reg;
  wire dac0_restart;
  wire [1:0]dac0_status;
  wire dac10_irq_en;
  wire [1:0]dac10_irq_sync;
  wire dac11_irq_en;
  wire [1:0]dac11_irq_sync;
  wire dac12_irq_en;
  wire [1:0]dac12_irq_sync;
  wire dac13_irq_en;
  wire [1:0]dac13_irq_sync;
  wire dac1_cmn_irq_en;
  wire [15:0]dac1_do_mon;
  wire dac1_drp_rdy;
  wire \dac1_end_stage_reg[0] ;
  wire [0:0]dac1_fifo_disable;
  wire dac1_read_req;
  wire dac1_reset;
  wire dac1_restart;
  wire dac1_restart_reg;
  wire [1:0]dac1_status;
  wire drp_RdAck_r;
  wire \icount_out[11]_i_5_n_0 ;
  wire [6:0]irq_enables;
  wire master_reset;
  wire [0:0]master_reset_reg;
  wire [4:0]p_36_in;
  wire [7:0]p_46_in;
  wire rst;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arready_i;
  wire s_axi_arready_reg_i_2_n_0;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awready_i;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire s_axi_bvalid_reg_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire s_axi_rdata_i;
  wire [31:0]s_axi_rdata_i1_in;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire s_axi_rvalid_reg_i_1_n_0;
  wire [0:0]s_axi_wdata;
  wire \s_axi_wdata[0]_0 ;
  wire s_axi_wdata_0_sn_1;
  wire s_axi_wready;
  wire s_axi_wready_reg_i_2;
  wire s_axi_wready_reg_i_2_0;
  wire s_axi_wvalid;
  wire \startup_delay_reg[15] ;
  wire timeout_i;

  assign s_axi_wdata_0_sp_1 = s_axi_wdata_0_sn_1;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_counter_f \DATA_PHASE_WDT.I_DPTO_COUNTER 
       (.\FSM_sequential_access_cs_reg[0] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ),
        .\FSM_sequential_access_cs_reg[0]_0 (\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .\FSM_sequential_access_cs_reg[1] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .\FSM_sequential_access_cs_reg[1]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .Q(access_cs),
        .axi_RdAck(axi_RdAck),
        .counter_en_reg(counter_en_reg),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .drp_RdAck_r(drp_RdAck_r),
        .\icount_out_reg[11]_0 (I_DECODER_n_1),
        .\icount_out_reg[12]_0 (I_DECODER_n_2),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wvalid(s_axi_wvalid),
        .timeout_i(timeout_i));
  FDRE \DATA_PHASE_WDT.data_timeout_reg 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(timeout_i),
        .Q(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_state[4]_i_1__4 
       (.I0(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I1(s_axi_aresetn),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'h11111110)) 
    \FSM_sequential_access_cs[0]_i_1 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(access_cs[2]),
        .O(access_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h55550010)) 
    \FSM_sequential_access_cs[1]_i_1 
       (.I0(access_cs[1]),
        .I1(access_cs[2]),
        .I2(s_axi_awvalid),
        .I3(s_axi_arvalid),
        .I4(access_cs[0]),
        .O(\FSM_sequential_access_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_access_cs[2]_i_2 
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(access_cs[2]),
        .O(access_ns[2]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00ACF00C)) 
    \FSM_sequential_access_cs[2]_i_3 
       (.I0(s_axi_wvalid),
        .I1(s_axi_rready),
        .I2(access_cs[0]),
        .I3(access_cs[2]),
        .I4(access_cs[1]),
        .O(\FSM_sequential_access_cs[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_access_cs[2]_i_5 
       (.I0(access_cs[1]),
        .I1(s_axi_bready),
        .I2(access_cs[2]),
        .O(\FSM_sequential_access_cs[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DDD1)) 
    \FSM_sequential_access_cs[2]_i_6 
       (.I0(access_cs[2]),
        .I1(access_cs[0]),
        .I2(drp_RdAck_r),
        .I3(axi_RdAck),
        .I4(access_cs[1]),
        .O(\FSM_sequential_access_cs[2]_i_6_n_0 ));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[0] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_0),
        .D(access_ns[0]),
        .Q(access_cs[0]),
        .R(rst));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[1] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_0),
        .D(\FSM_sequential_access_cs[1]_i_1_n_0 ),
        .Q(access_cs[1]),
        .R(rst));
  (* FSM_ENCODED_STATES = "READ_WAIT:010,WRITING:100,B_VALID:101,BRESP_WAIT:110,READING:001,IDLE:000,WRITE_WAIT:011" *) 
  FDRE \FSM_sequential_access_cs_reg[2] 
       (.C(s_axi_aclk),
        .CE(I_DECODER_n_0),
        .D(access_ns[2]),
        .Q(access_cs[2]),
        .R(rst));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[0]_i_52 
       (.I0(\IP2Bus_Data[15]_i_31_0 [0]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\adc0_fifo_disable_reg[1] ),
        .I3(\IP2Bus_Data[1]_i_36 [0]),
        .I4(\IP2Bus_Data[15]_i_31_1 [0]),
        .I5(\IP2Bus_Data[0]_i_27 ),
        .O(\IP2Bus_Data[0]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \IP2Bus_Data[10]_i_25 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[16]),
        .I2(Bus2IP_Addr[14]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[10]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \IP2Bus_Data[11]_i_22 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h20000004FFFFFFFF)) 
    \IP2Bus_Data[12]_i_11 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .I5(adc3_do_mon[12]),
        .O(\IP2Bus_Data[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFDFFFDF7)) 
    \IP2Bus_Data[12]_i_21 
       (.I0(\IP2Bus_Data[0]_i_30 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I4(\bus2ip_addr_reg_reg[12]_0 [0]),
        .O(\IP2Bus_Data[12]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00800100)) 
    \IP2Bus_Data[13]_i_9 
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \IP2Bus_Data[14]_i_34 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[14]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[14]_i_44 
       (.I0(\IP2Bus_Data[15]_i_24_1 [14]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_24_0 [14]),
        .I3(\IP2Bus_Data[0]_i_27 ),
        .O(\IP2Bus_Data[14]_i_44_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \IP2Bus_Data[14]_i_45 
       (.I0(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I1(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I3(\IP2Bus_Data[0]_i_30 ),
        .O(\IP2Bus_Data[14]_i_45_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[15]_i_30 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[14]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[15]_i_57 
       (.I0(Bus2IP_Addr[17]),
        .I1(Bus2IP_Addr[13]),
        .O(\IP2Bus_Data[15]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    \IP2Bus_Data[15]_i_65 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[16]),
        .I3(Bus2IP_Addr[15]),
        .I4(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[15]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \IP2Bus_Data[15]_i_85 
       (.I0(axi_read_req_r_reg_0),
        .I1(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [4]),
        .O(\IP2Bus_Data[15]_i_85_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \IP2Bus_Data[1]_i_23 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[17]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[14]),
        .I4(Bus2IP_Addr[16]),
        .O(\IP2Bus_Data[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_51 
       (.I0(\IP2Bus_Data[15]_i_24_1 [1]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\adc0_fifo_disable_reg[1] ),
        .I3(\IP2Bus_Data[1]_i_18 [1]),
        .I4(\IP2Bus_Data[15]_i_24_0 [1]),
        .I5(\IP2Bus_Data[0]_i_27 ),
        .O(\IP2Bus_Data[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF47774777)) 
    \IP2Bus_Data[1]_i_62 
       (.I0(\IP2Bus_Data[15]_i_31_0 [1]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\adc0_fifo_disable_reg[1] ),
        .I3(\IP2Bus_Data[1]_i_36 [1]),
        .I4(\IP2Bus_Data[15]_i_31_1 [1]),
        .I5(\IP2Bus_Data[0]_i_27 ),
        .O(\IP2Bus_Data[1]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h733A733F)) 
    \IP2Bus_Data[25]_i_14 
       (.I0(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I1(\IP2Bus_Data[25]_i_13 ),
        .I2(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I4(\IP2Bus_Data[25]_i_13_1 ),
        .O(\IP2Bus_Data[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF3FFFFFF15)) 
    \IP2Bus_Data[25]_i_15 
       (.I0(\IP2Bus_Data[25]_i_13 ),
        .I1(\IP2Bus_Data[25]_i_13_0 ),
        .I2(\bus2ip_addr_reg_reg[12]_0 [0]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I4(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I5(\bus2ip_addr_reg_reg[12]_0 [1]),
        .O(\IP2Bus_Data[25]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00001013)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[16]),
        .I2(Bus2IP_Addr[14]),
        .I3(Bus2IP_Addr[13]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'hFFFFF3DF)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(Bus2IP_Addr[13]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[16]),
        .I4(Bus2IP_Addr[17]),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \IP2Bus_Data[29]_i_13 
       (.I0(axi_read_req_r_reg_0),
        .I1(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [2]),
        .O(\IP2Bus_Data[29]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hEFCFFFFF)) 
    \IP2Bus_Data[29]_i_14 
       (.I0(\bus2ip_addr_reg_reg[12]_0 [0]),
        .I1(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I4(axi_read_req_r_reg_0),
        .O(\IP2Bus_Data[29]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h0F77)) 
    \IP2Bus_Data[2]_i_66 
       (.I0(\IP2Bus_Data[15]_i_31_0 [2]),
        .I1(\adc0_cmn_en_reg[15] ),
        .I2(\IP2Bus_Data[15]_i_31_1 [2]),
        .I3(\IP2Bus_Data[0]_i_27 ),
        .O(\IP2Bus_Data[2]_i_66_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \IP2Bus_Data[2]_i_70 
       (.I0(\adc0_cmn_en_reg[15] ),
        .I1(\IP2Bus_Data[15]_i_24_1 [2]),
        .I2(\IP2Bus_Data[15]_i_24_0 [2]),
        .I3(\IP2Bus_Data[0]_i_27 ),
        .O(\IP2Bus_Data[2]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \IP2Bus_Data[30]_i_13 
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[16]),
        .I2(Bus2IP_Addr[15]),
        .O(\IP2Bus_Data[30]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h01DA01DB)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[16]),
        .I2(Bus2IP_Addr[14]),
        .I3(Bus2IP_Addr[17]),
        .I4(Bus2IP_Addr[13]),
        .O(\bus2ip_addr_reg_reg[15]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \IP2Bus_Data[31]_i_24 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[16]),
        .I2(Bus2IP_Addr[14]),
        .O(\IP2Bus_Data[31]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFFD7FF57)) 
    \IP2Bus_Data[31]_i_36 
       (.I0(axi_read_req_r_reg_0),
        .I1(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I4(\bus2ip_addr_reg_reg[12]_0 [0]),
        .O(\IP2Bus_Data[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h1200)) 
    \IP2Bus_Data[31]_i_39 
       (.I0(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I1(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I3(\IP2Bus_Data[25]_i_13 ),
        .O(\IP2Bus_Data[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \IP2Bus_Data[31]_i_40 
       (.I0(\bus2ip_addr_reg_reg[12]_0 [0]),
        .I1(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I2(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I3(\IP2Bus_Data[25]_i_13 ),
        .I4(\IP2Bus_Data[31]_i_33 ),
        .O(\IP2Bus_Data[31]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h00000E0000000000)) 
    \IP2Bus_Data[31]_i_41 
       (.I0(adc3_irq_en_reg),
        .I1(axi_read_req_r_reg),
        .I2(\bus2ip_addr_reg_reg[12]_0 [7]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [5]),
        .I4(\bus2ip_addr_reg_reg[12]_0 [6]),
        .I5(\bus2ip_addr_reg_reg[12]_0 [3]),
        .O(\IP2Bus_Data[31]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h777A777F)) 
    \IP2Bus_Data[31]_i_42 
       (.I0(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I1(\IP2Bus_Data[25]_i_13 ),
        .I2(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I3(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I4(\IP2Bus_Data[25]_i_13_1 ),
        .O(\IP2Bus_Data[31]_i_42_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_address_decoder I_DECODER
       (.D(D),
        .\DATA_PHASE_WDT.data_timeout_reg (I_DECODER_n_5),
        .E(I_DECODER_n_0),
        .\FSM_onehot_state_reg[0] (\FSM_onehot_state_reg[0] ),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 ),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0]_1 ),
        .\FSM_onehot_state_reg[0]_2 (\FSM_onehot_state_reg[0]_2 ),
        .\FSM_onehot_state_reg[0]_3 (\FSM_onehot_state_reg[0]_3 ),
        .\FSM_onehot_state_reg[0]_4 (\FSM_onehot_state_reg[0]_4 ),
        .\FSM_onehot_state_reg[0]_5 (\FSM_onehot_state_reg[0]_5 ),
        .\FSM_onehot_state_reg[0]_6 (\FSM_onehot_state_reg[0]_6 ),
        .\FSM_onehot_state_reg[0]_7 (\FSM_onehot_state_reg[0]_7 ),
        .\FSM_onehot_state_reg[0]_8 (\FSM_onehot_state_reg[0]_8 ),
        .\FSM_onehot_state_reg[0]_9 (\FSM_onehot_state_reg[0]_9 ),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_onehot_state_reg[1]_10 (\FSM_onehot_state_reg[1]_10 ),
        .\FSM_onehot_state_reg[1]_2 (\FSM_onehot_state_reg[1]_2 ),
        .\FSM_onehot_state_reg[1]_3 (\FSM_onehot_state_reg[1]_3 ),
        .\FSM_onehot_state_reg[1]_4 (\FSM_onehot_state_reg[1]_4 ),
        .\FSM_onehot_state_reg[1]_5 (\FSM_onehot_state_reg[1]_5 ),
        .\FSM_onehot_state_reg[1]_6 (\FSM_onehot_state_reg[1]_6 ),
        .\FSM_onehot_state_reg[1]_7 (\FSM_onehot_state_reg[1]_7 ),
        .\FSM_onehot_state_reg[1]_8 (\FSM_onehot_state_reg[1]_8 ),
        .\FSM_onehot_state_reg[1]_9 (\FSM_onehot_state_reg[1]_9 ),
        .\FSM_onehot_state_reg[3] (\FSM_onehot_state_reg[3] ),
        .\FSM_onehot_state_reg[3]_0 (\FSM_onehot_state_reg[3]_0 ),
        .\FSM_onehot_state_reg[3]_1 (\FSM_onehot_state_reg[3]_1 ),
        .\FSM_onehot_state_reg[3]_2 (\FSM_onehot_state_reg[3]_2 ),
        .\FSM_onehot_state_reg[3]_3 (\FSM_onehot_state_reg[3]_3 ),
        .\FSM_onehot_state_reg[3]_4 (\FSM_onehot_state_reg[3]_4 ),
        .\FSM_onehot_state_reg[4] (\FSM_onehot_state_reg[4] ),
        .\FSM_onehot_state_reg[4]_0 (\FSM_onehot_state_reg[4]_0 ),
        .\FSM_onehot_state_reg[4]_1 (\FSM_onehot_state_reg[4]_1 ),
        .\FSM_onehot_state_reg[4]_2 (\FSM_onehot_state_reg[4]_2 ),
        .\FSM_onehot_state_reg[4]_3 (\FSM_onehot_state_reg[4]_3 ),
        .\FSM_onehot_state_reg[4]_4 (\FSM_onehot_state_reg[4]_4 ),
        .\FSM_sequential_access_cs_reg[0] (I_DECODER_n_3),
        .\FSM_sequential_access_cs_reg[0]_0 (\FSM_sequential_access_cs[2]_i_3_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_1 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_2 (\FSM_sequential_access_cs[2]_i_5_n_0 ),
        .\FSM_sequential_access_cs_reg[0]_3 (\FSM_sequential_access_cs[2]_i_6_n_0 ),
        .\FSM_sequential_access_cs_reg[1] (I_DECODER_n_203),
        .\FSM_sequential_access_cs_reg[2] (I_DECODER_n_2),
        .\FSM_sequential_fsm_cs_reg[1] (\FSM_sequential_fsm_cs_reg[1] ),
        .\FSM_sequential_fsm_cs_reg[1]_0 (\FSM_sequential_fsm_cs_reg[1]_0 ),
        .\FSM_sequential_fsm_cs_reg[1]_1 (\FSM_sequential_fsm_cs_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[1]_2 (\FSM_sequential_fsm_cs_reg[1]_2 ),
        .\FSM_sequential_fsm_cs_reg[1]_3 (\FSM_sequential_fsm_cs_reg[1]_3 ),
        .\FSM_sequential_fsm_cs_reg[1]_4 (\FSM_sequential_fsm_cs_reg[1]_4 ),
        .\FSM_sequential_fsm_cs_reg[1]_5 (\FSM_sequential_fsm_cs_reg[1]_5 ),
        .\FSM_sequential_fsm_cs_reg[1]_6 (\FSM_sequential_fsm_cs_reg[1]_6 ),
        .\FSM_sequential_fsm_cs_reg[1]_7 (\FSM_sequential_fsm_cs_reg[1]_7 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].rdce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0] ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_10 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_11 (bus2ip_rnw_reg_reg_n_0),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_12 (\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_1 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_2 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_4 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_5 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_6 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_7 ),
        .\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_9 (\GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_8 ),
        .\IP2Bus_Data[0]_i_10_0 (\IP2Bus_Data[0]_i_52_n_0 ),
        .\IP2Bus_Data[0]_i_14_0 (\IP2Bus_Data[12]_i_21_n_0 ),
        .\IP2Bus_Data[0]_i_17_0 (\IP2Bus_Data[0]_i_17 ),
        .\IP2Bus_Data[0]_i_18_0 (\IP2Bus_Data[0]_i_18 ),
        .\IP2Bus_Data[0]_i_20_0 (\IP2Bus_Data[0]_i_20 ),
        .\IP2Bus_Data[0]_i_21_0 (\IP2Bus_Data[25]_i_13_0 ),
        .\IP2Bus_Data[0]_i_21_1 (\IP2Bus_Data[10]_i_25_n_0 ),
        .\IP2Bus_Data[0]_i_22_0 (\IP2Bus_Data[25]_i_13 ),
        .\IP2Bus_Data[0]_i_22_1 (\IP2Bus_Data[0]_i_22 ),
        .\IP2Bus_Data[0]_i_22_2 (\IP2Bus_Data[31]_i_39_n_0 ),
        .\IP2Bus_Data[0]_i_22_3 (\IP2Bus_Data[31]_i_40_n_0 ),
        .\IP2Bus_Data[0]_i_22_4 (\IP2Bus_Data[31]_i_41_n_0 ),
        .\IP2Bus_Data[0]_i_22_5 (\IP2Bus_Data[31]_i_42_n_0 ),
        .\IP2Bus_Data[0]_i_34_0 (\IP2Bus_Data[1]_i_18 [0]),
        .\IP2Bus_Data[0]_i_36_0 (\IP2Bus_Data[0]_i_36 ),
        .\IP2Bus_Data[0]_i_37_0 (\IP2Bus_Data[0]_i_37 ),
        .\IP2Bus_Data[0]_i_39_0 (\IP2Bus_Data[0]_i_39 ),
        .\IP2Bus_Data[0]_i_39_1 (\IP2Bus_Data[0]_i_39_0 ),
        .\IP2Bus_Data[0]_i_39_2 (\IP2Bus_Data[0]_i_39_1 ),
        .\IP2Bus_Data[0]_i_44_0 (\IP2Bus_Data[0]_i_44 ),
        .\IP2Bus_Data[0]_i_44_1 (\IP2Bus_Data[0]_i_44_0 ),
        .\IP2Bus_Data[0]_i_46_0 (\IP2Bus_Data[30]_i_13_n_0 ),
        .\IP2Bus_Data[0]_i_47_0 (\IP2Bus_Data[0]_i_47 ),
        .\IP2Bus_Data[0]_i_49_0 (\IP2Bus_Data[0]_i_49 ),
        .\IP2Bus_Data[0]_i_4_0 (\IP2Bus_Data[0]_i_4 ),
        .\IP2Bus_Data[0]_i_58_0 (\IP2Bus_Data[0]_i_58 ),
        .\IP2Bus_Data[0]_i_5_0 (\IP2Bus_Data[0]_i_5 ),
        .\IP2Bus_Data[0]_i_5_1 (\IP2Bus_Data[0]_i_5_0 ),
        .\IP2Bus_Data[0]_i_6_0 (\IP2Bus_Data[15]_i_65_n_0 ),
        .\IP2Bus_Data[0]_i_6_1 (\IP2Bus_Data[0]_i_6 ),
        .\IP2Bus_Data[0]_i_6_2 (\IP2Bus_Data[0]_i_6_0 ),
        .\IP2Bus_Data[0]_i_8_0 (\IP2Bus_Data[0]_i_8 ),
        .\IP2Bus_Data[0]_i_8_1 (\IP2Bus_Data[0]_i_8_0 ),
        .\IP2Bus_Data[0]_i_9_0 (\IP2Bus_Data[0]_i_9 ),
        .\IP2Bus_Data[11]_i_16_0 (\IP2Bus_Data[11]_i_16 ),
        .\IP2Bus_Data[11]_i_16_1 (\IP2Bus_Data[0]_i_30 ),
        .\IP2Bus_Data[11]_i_2_0 (\IP2Bus_Data[11]_i_2 ),
        .\IP2Bus_Data[11]_i_4_0 (\IP2Bus_Data[11]_i_4 ),
        .\IP2Bus_Data[14]_i_13_0 (\IP2Bus_Data[14]_i_13 ),
        .\IP2Bus_Data[14]_i_24_0 (\IP2Bus_Data[14]_i_24 ),
        .\IP2Bus_Data[14]_i_35_0 (\IP2Bus_Data[15]_i_85_n_0 ),
        .\IP2Bus_Data[14]_i_3_0 (\IP2Bus_Data[14]_i_34_n_0 ),
        .\IP2Bus_Data[14]_i_50_0 (\IP2Bus_Data[14]_i_50 ),
        .\IP2Bus_Data[14]_i_52_0 (\IP2Bus_Data[14]_i_45_n_0 ),
        .\IP2Bus_Data[14]_i_5_0 (\IP2Bus_Data[14]_i_44_n_0 ),
        .\IP2Bus_Data[14]_i_64_0 (\IP2Bus_Data[14]_i_64 ),
        .\IP2Bus_Data[14]_i_64_1 (\IP2Bus_Data[14]_i_64_0 ),
        .\IP2Bus_Data[14]_i_64_2 (\IP2Bus_Data[14]_i_64_1 ),
        .\IP2Bus_Data[14]_i_9_0 (\IP2Bus_Data[14]_i_9 ),
        .\IP2Bus_Data[15]_i_13_0 (\IP2Bus_Data[15]_i_13 ),
        .\IP2Bus_Data[15]_i_13_1 (\IP2Bus_Data[15]_i_13_0 ),
        .\IP2Bus_Data[15]_i_13_2 (\IP2Bus_Data[15]_i_13_1 ),
        .\IP2Bus_Data[15]_i_20_0 (\IP2Bus_Data[15]_i_20 ),
        .\IP2Bus_Data[15]_i_20_1 (\IP2Bus_Data[15]_i_20_0 ),
        .\IP2Bus_Data[15]_i_20_2 (\IP2Bus_Data[15]_i_20_1 ),
        .\IP2Bus_Data[15]_i_21_0 (\IP2Bus_Data[15]_i_21 ),
        .\IP2Bus_Data[15]_i_23_0 (\IP2Bus_Data[15]_i_23 ),
        .\IP2Bus_Data[15]_i_23_1 (\IP2Bus_Data[29]_i_14_n_0 ),
        .\IP2Bus_Data[15]_i_24_0 (\IP2Bus_Data[15]_i_24 ),
        .\IP2Bus_Data[15]_i_24_1 ({\IP2Bus_Data[15]_i_24_0 [15],\IP2Bus_Data[15]_i_24_0 [13:3],\IP2Bus_Data[15]_i_24_0 [0]}),
        .\IP2Bus_Data[15]_i_24_2 ({\IP2Bus_Data[15]_i_24_1 [15],\IP2Bus_Data[15]_i_24_1 [13:3],\IP2Bus_Data[15]_i_24_1 [0]}),
        .\IP2Bus_Data[15]_i_24_3 (\IP2Bus_Data[15]_i_24_2 ),
        .\IP2Bus_Data[15]_i_26_0 (\IP2Bus_Data[15]_i_26 ),
        .\IP2Bus_Data[15]_i_26_1 (\IP2Bus_Data[15]_i_26_0 ),
        .\IP2Bus_Data[15]_i_26_2 (\IP2Bus_Data[15]_i_26_1 ),
        .\IP2Bus_Data[15]_i_29_0 (\IP2Bus_Data[29]_i_13_n_0 ),
        .\IP2Bus_Data[15]_i_29_1 (\IP2Bus_Data[15]_i_29 ),
        .\IP2Bus_Data[15]_i_2_0 (\IP2Bus_Data[15]_i_2 ),
        .\IP2Bus_Data[15]_i_2_1 (\IP2Bus_Data[15]_i_2_0 ),
        .\IP2Bus_Data[15]_i_2_2 (\IP2Bus_Data[15]_i_2_1 ),
        .\IP2Bus_Data[15]_i_31_0 (\IP2Bus_Data[15]_i_31 ),
        .\IP2Bus_Data[15]_i_31_1 (\IP2Bus_Data[15]_i_31_0 [15:3]),
        .\IP2Bus_Data[15]_i_31_2 (\IP2Bus_Data[15]_i_31_1 [15:3]),
        .\IP2Bus_Data[15]_i_31_3 (\IP2Bus_Data[15]_i_31_2 ),
        .\IP2Bus_Data[15]_i_34_0 (\IP2Bus_Data[15]_i_34 ),
        .\IP2Bus_Data[15]_i_34_1 (\IP2Bus_Data[15]_i_34_0 ),
        .\IP2Bus_Data[15]_i_3_0 (\IP2Bus_Data[15]_i_3 ),
        .\IP2Bus_Data[15]_i_3_1 (\IP2Bus_Data[15]_i_3_0 ),
        .\IP2Bus_Data[15]_i_40_0 (\IP2Bus_Data[15]_i_40 ),
        .\IP2Bus_Data[15]_i_41_0 (\IP2Bus_Data[15]_i_41 ),
        .\IP2Bus_Data[15]_i_45_0 (\IP2Bus_Data[15]_i_45 ),
        .\IP2Bus_Data[15]_i_5_0 (\IP2Bus_Data[15]_i_5 ),
        .\IP2Bus_Data[15]_i_63_0 (\IP2Bus_Data[15]_i_63 ),
        .\IP2Bus_Data[15]_i_63_1 (\IP2Bus_Data[15]_i_63_0 ),
        .\IP2Bus_Data[15]_i_6_0 (\IP2Bus_Data[15]_i_6 ),
        .\IP2Bus_Data[15]_i_6_1 (\IP2Bus_Data[15]_i_6_0 ),
        .\IP2Bus_Data[15]_i_7_0 (\IP2Bus_Data[15]_i_7 ),
        .\IP2Bus_Data[15]_i_8_0 (\IP2Bus_Data[15]_i_8 ),
        .\IP2Bus_Data[15]_i_9_0 (\IP2Bus_Data[15]_i_9 ),
        .\IP2Bus_Data[1]_i_11_0 (\IP2Bus_Data[1]_i_62_n_0 ),
        .\IP2Bus_Data[1]_i_15_0 (\IP2Bus_Data[1]_i_15 ),
        .\IP2Bus_Data[1]_i_16_0 (\IP2Bus_Data[1]_i_16 ),
        .\IP2Bus_Data[1]_i_16_1 (\IP2Bus_Data[1]_i_16_0 ),
        .\IP2Bus_Data[1]_i_19_0 (\IP2Bus_Data[1]_i_19 ),
        .\IP2Bus_Data[1]_i_21_0 (\IP2Bus_Data[1]_i_21 ),
        .\IP2Bus_Data[1]_i_21_1 (\IP2Bus_Data[1]_i_21_0 ),
        .\IP2Bus_Data[1]_i_29_0 (\IP2Bus_Data[1]_i_29 ),
        .\IP2Bus_Data[1]_i_29_1 (\IP2Bus_Data[1]_i_29_0 ),
        .\IP2Bus_Data[1]_i_2_0 (\IP2Bus_Data[1]_i_2 ),
        .\IP2Bus_Data[1]_i_2_1 (\IP2Bus_Data[1]_i_2_0 ),
        .\IP2Bus_Data[1]_i_3_0 (\IP2Bus_Data[1]_i_3 ),
        .\IP2Bus_Data[1]_i_3_1 (\IP2Bus_Data[1]_i_3_0 ),
        .\IP2Bus_Data[1]_i_46_0 (\IP2Bus_Data[1]_i_46 ),
        .\IP2Bus_Data[1]_i_46_1 (\IP2Bus_Data[1]_i_46_0 ),
        .\IP2Bus_Data[1]_i_4_0 (\IP2Bus_Data[1]_i_51_n_0 ),
        .\IP2Bus_Data[1]_i_5_0 (\IP2Bus_Data[1]_i_5 ),
        .\IP2Bus_Data[1]_i_5_1 (\IP2Bus_Data[15]_i_57_n_0 ),
        .\IP2Bus_Data[22]_i_7_0 (\IP2Bus_Data[22]_i_7 ),
        .\IP2Bus_Data[25]_i_7_0 (\IP2Bus_Data[25]_i_14_n_0 ),
        .\IP2Bus_Data[25]_i_7_1 (\IP2Bus_Data[25]_i_15_n_0 ),
        .\IP2Bus_Data[2]_i_10_0 (\IP2Bus_Data[2]_i_10 ),
        .\IP2Bus_Data[2]_i_17_0 (\IP2Bus_Data[2]_i_17 ),
        .\IP2Bus_Data[2]_i_20_0 (\IP2Bus_Data[2]_i_20 ),
        .\IP2Bus_Data[2]_i_27_0 (\IP2Bus_Data[2]_i_70_n_0 ),
        .\IP2Bus_Data[2]_i_29_0 (\IP2Bus_Data[31]_i_36_n_0 ),
        .\IP2Bus_Data[2]_i_2_0 (\IP2Bus_Data[2]_i_2 ),
        .\IP2Bus_Data[2]_i_32_0 (\IP2Bus_Data[2]_i_32 ),
        .\IP2Bus_Data[2]_i_32_1 (\IP2Bus_Data[2]_i_32_0 ),
        .\IP2Bus_Data[2]_i_3_0 (\IP2Bus_Data[2]_i_3 ),
        .\IP2Bus_Data[2]_i_3_1 (\IP2Bus_Data[2]_i_3_0 ),
        .\IP2Bus_Data[2]_i_4_0 (\IP2Bus_Data[2]_i_4 ),
        .\IP2Bus_Data[2]_i_58_0 (\IP2Bus_Data[2]_i_58 ),
        .\IP2Bus_Data[2]_i_5_0 (\IP2Bus_Data[2]_i_5 ),
        .\IP2Bus_Data[2]_i_61_0 (\IP2Bus_Data[2]_i_61 ),
        .\IP2Bus_Data[2]_i_6_0 (\IP2Bus_Data[2]_i_6 ),
        .\IP2Bus_Data[2]_i_9_0 (\IP2Bus_Data[2]_i_9 ),
        .\IP2Bus_Data[2]_i_9_1 (\IP2Bus_Data[2]_i_66_n_0 ),
        .\IP2Bus_Data[31]_i_7_0 (\IP2Bus_Data[31]_i_7 ),
        .\IP2Bus_Data[31]_i_7_1 (\IP2Bus_Data[31]_i_7_0 ),
        .\IP2Bus_Data[31]_i_7_2 (\IP2Bus_Data[31]_i_7_1 ),
        .\IP2Bus_Data[31]_i_7_3 (\IP2Bus_Data[31]_i_7_2 ),
        .\IP2Bus_Data[31]_i_7_4 (\IP2Bus_Data[31]_i_7_3 ),
        .\IP2Bus_Data[3]_i_15_0 (\IP2Bus_Data[3]_i_15 ),
        .\IP2Bus_Data[3]_i_23_0 (\IP2Bus_Data[31]_i_24_n_0 ),
        .\IP2Bus_Data[3]_i_23_1 (\IP2Bus_Data[3]_i_23 ),
        .\IP2Bus_Data[3]_i_26_0 (\IP2Bus_Data[3]_i_26 ),
        .\IP2Bus_Data[3]_i_2_0 (\IP2Bus_Data[3]_i_2 ),
        .\IP2Bus_Data[3]_i_2_1 (\IP2Bus_Data[3]_i_2_0 ),
        .\IP2Bus_Data[3]_i_31_0 (\IP2Bus_Data[3]_i_31 ),
        .\IP2Bus_Data[3]_i_3_0 (\IP2Bus_Data[3]_i_3 ),
        .\IP2Bus_Data[3]_i_4_0 (\IP2Bus_Data[3]_i_4 ),
        .\IP2Bus_Data[3]_i_5_0 (\IP2Bus_Data[3]_i_5 ),
        .\IP2Bus_Data[3]_i_7_0 (\IP2Bus_Data[3]_i_7 ),
        .\IP2Bus_Data[3]_i_7_1 (\IP2Bus_Data[3]_i_7_0 ),
        .\IP2Bus_Data[3]_i_8_0 (\IP2Bus_Data[0]_i_27 ),
        .\IP2Bus_Data[4]_i_3_0 (\IP2Bus_Data[4]_i_3 ),
        .\IP2Bus_Data[5]_i_5_0 (\IP2Bus_Data[5]_i_5 ),
        .\IP2Bus_Data[6]_i_5_0 (\IP2Bus_Data[6]_i_5 ),
        .\IP2Bus_Data[7]_i_5_0 (\IP2Bus_Data[7]_i_5 ),
        .\IP2Bus_Data_reg[10] (\IP2Bus_Data_reg[10] ),
        .\IP2Bus_Data_reg[11] (\IP2Bus_Data_reg[11] ),
        .\IP2Bus_Data_reg[11]_0 (\IP2Bus_Data_reg[11]_0 ),
        .\IP2Bus_Data_reg[11]_1 (\IP2Bus_Data_reg[11]_1 ),
        .\IP2Bus_Data_reg[12] (\IP2Bus_Data[12]_i_11_n_0 ),
        .\IP2Bus_Data_reg[14] (\IP2Bus_Data[15]_i_30_n_0 ),
        .\IP2Bus_Data_reg[15] (\IP2Bus_Data_reg[15] ),
        .\IP2Bus_Data_reg[1] (\IP2Bus_Data[1]_i_23_n_0 ),
        .\IP2Bus_Data_reg[25] (\IP2Bus_Data[25]_i_2_n_0 ),
        .\IP2Bus_Data_reg[25]_0 (\IP2Bus_Data[25]_i_4_n_0 ),
        .\IP2Bus_Data_reg[31] (\IP2Bus_Data_reg[31] ),
        .\IP2Bus_Data_reg[31]_0 (\IP2Bus_Data_reg[31]_0 ),
        .\IP2Bus_Data_reg[31]_1 (\IP2Bus_Data_reg[31]_1 ),
        .\IP2Bus_Data_reg[31]_2 (\IP2Bus_Data_reg[31]_2 ),
        .\IP2Bus_Data_reg[31]_3 (\IP2Bus_Data_reg[31]_3 ),
        .\IP2Bus_Data_reg[31]_4 (\IP2Bus_Data_reg[31]_4 ),
        .\IP2Bus_Data_reg[31]_5 (\IP2Bus_Data_reg[31]_5 ),
        .\IP2Bus_Data_reg[31]_6 (\IP2Bus_Data_reg[31]_6 ),
        .\IP2Bus_Data_reg[3] (\IP2Bus_Data_reg[3] ),
        .\IP2Bus_Data_reg[3]_0 (\IP2Bus_Data_reg[3]_0 ),
        .\IP2Bus_Data_reg[4] (\IP2Bus_Data[11]_i_22_n_0 ),
        .\IP2Bus_Data_reg[4]_0 (\IP2Bus_Data_reg[4] ),
        .\IP2Bus_Data_reg[5] (\IP2Bus_Data[13]_i_9_n_0 ),
        .\IP2Bus_Data_reg[6] (\IP2Bus_Data_reg[6] ),
        .Q(access_cs),
        .STATUS_COMMON(STATUS_COMMON),
        .access_type_reg(access_type_reg),
        .access_type_reg_0(access_type_reg_0),
        .access_type_reg_1(access_type_reg_1),
        .access_type_reg_2(access_type_reg_2),
        .access_type_reg_3(access_type_reg_3),
        .access_type_reg_4(access_type_reg_4),
        .adc00_irq_en(adc00_irq_en),
        .adc00_irq_sync(adc00_irq_sync),
        .adc00_overvol_irq(adc00_overvol_irq),
        .adc01_irq_en(adc01_irq_en),
        .adc01_irq_sync(adc01_irq_sync),
        .adc01_overvol_irq(adc01_overvol_irq),
        .adc02_irq_en(adc02_irq_en),
        .adc02_irq_sync(adc02_irq_sync),
        .adc03_irq_en(adc03_irq_en),
        .adc03_irq_en_reg(adc03_irq_en_reg),
        .adc03_irq_sync(adc03_irq_sync),
        .adc03_overvol_irq(adc03_overvol_irq),
        .\adc0_cmn_en_reg[15] (\adc0_cmn_en_reg[15] ),
        .adc0_cmn_irq_en(adc0_cmn_irq_en),
        .adc0_do_mon(adc0_do_mon),
        .adc0_dreq_mon(adc0_dreq_mon),
        .adc0_drp_rdy(adc0_drp_rdy),
        .\adc0_fifo_disable_reg[1] (\adc0_fifo_disable_reg[1] ),
        .\adc0_multi_band_reg[2] (\adc0_multi_band_reg[2] ),
        .\adc0_ref_clk_freq_reg[31] (\adc0_ref_clk_freq_reg[31] ),
        .adc0_reset(adc0_reset),
        .adc0_restart(adc0_restart),
        .\adc0_sample_rate_reg[31] (\adc0_sample_rate_reg[31] ),
        .\adc0_sim_level_reg[1] (\adc0_sim_level_reg[1] ),
        .\adc0_slice1_irq_en_reg[15] (\adc0_slice1_irq_en_reg[15] ),
        .\adc0_slice2_irq_en_reg[15] (\adc0_slice2_irq_en_reg[15] ),
        .adc0_status(adc0_status),
        .adc10_irq_en(adc10_irq_en),
        .adc10_irq_sync(adc10_irq_sync),
        .adc10_overvol_irq(adc10_overvol_irq),
        .adc11_irq_en(adc11_irq_en),
        .adc11_irq_sync(adc11_irq_sync),
        .adc11_overvol_irq(adc11_overvol_irq),
        .adc12_irq_en(adc12_irq_en),
        .adc12_irq_sync(adc12_irq_sync),
        .adc12_overvol_irq(adc12_overvol_irq),
        .adc13_irq_en(adc13_irq_en),
        .adc13_irq_sync(adc13_irq_sync),
        .adc13_overvol_irq(adc13_overvol_irq),
        .adc1_cmn_irq_en(adc1_cmn_irq_en),
        .adc1_do_mon(adc1_do_mon),
        .adc1_dreq_mon(adc1_dreq_mon),
        .adc1_drp_rdy(adc1_drp_rdy),
        .\adc1_fifo_disable_reg[1] (adc10_irq_en_i_3_n_0),
        .\adc1_ref_clk_freq_reg[31] (\adc1_ref_clk_freq_reg[31] ),
        .adc1_reset(adc1_reset),
        .adc1_restart(adc1_restart),
        .adc1_status(adc1_status),
        .adc20_irq_en(adc20_irq_en),
        .adc20_irq_sync(adc20_irq_sync),
        .adc20_overvol_irq(adc20_overvol_irq),
        .adc21_irq_en(adc21_irq_en),
        .adc21_irq_sync(adc21_irq_sync),
        .adc21_overvol_irq(adc21_overvol_irq),
        .adc22_irq_en(adc22_irq_en),
        .adc22_irq_sync(adc22_irq_sync),
        .adc22_overvol_irq(adc22_overvol_irq),
        .adc23_irq_en(adc23_irq_en),
        .adc23_irq_sync(adc23_irq_sync),
        .adc23_overvol_irq(adc23_overvol_irq),
        .adc2_cmn_irq_en(adc2_cmn_irq_en),
        .adc2_do_mon(adc2_do_mon),
        .adc2_drp_rdy(adc2_drp_rdy),
        .adc2_drp_we(adc2_drp_we),
        .adc2_reset(adc2_reset),
        .adc2_restart(adc2_restart),
        .adc2_status(adc2_status),
        .adc30_irq_en(adc30_irq_en),
        .adc30_irq_sync(adc30_irq_sync),
        .adc30_overvol_irq(adc30_overvol_irq),
        .adc31_irq_en(adc31_irq_en),
        .adc31_irq_sync(adc31_irq_sync),
        .adc31_overvol_irq(adc31_overvol_irq),
        .adc32_irq_en(adc32_irq_en),
        .adc32_irq_sync(adc32_irq_sync),
        .adc33_irq_en(adc33_irq_en),
        .adc33_irq_sync(adc33_irq_sync),
        .adc33_overvol_irq(adc33_overvol_irq),
        .adc3_cmn_irq_en(adc3_cmn_irq_en),
        .adc3_do_mon({adc3_do_mon[15:13],adc3_do_mon[11:0]}),
        .adc3_drp_rdy(adc3_drp_rdy),
        .adc3_irq_en_reg(adc3_irq_en_reg),
        .adc3_reset(adc3_reset),
        .adc3_restart(adc3_restart),
        .\adc3_slice0_irq_en_reg[2] (\adc3_slice0_irq_en_reg[2] ),
        .adc3_status(adc3_status),
        .axi_RdAck(axi_RdAck),
        .axi_RdAck_r_reg({Bus2IP_Addr,\bus2ip_addr_reg_reg[12]_0 [9:0]}),
        .axi_RdAck_r_reg_0(axi_RdAck_r_reg),
        .axi_RdAck_r_reg_1(axi_RdAck_r_reg_0),
        .axi_RdAck_r_reg_2(axi_RdAck_r_reg_1),
        .axi_RdAck_r_reg_3(axi_RdAck_r_reg_2),
        .axi_RdAck_r_reg_4(axi_RdAck_r_reg_3),
        .axi_RdAck_r_reg_5(axi_read_req_r_i_4_n_0),
        .axi_avalid_reg(axi_avalid_reg),
        .axi_read_req_r_reg(axi_read_req_r_reg),
        .axi_read_req_r_reg_0(axi_read_req_r_reg_0),
        .bank11_read(bank11_read),
        .bank11_write(bank11_write),
        .bank13_read(bank13_read),
        .bank13_write(bank13_write),
        .bank15_read(bank15_read),
        .bank15_write(bank15_write),
        .bank1_write(bank1_write),
        .bank3_write(bank3_write),
        .bank9_read(bank9_read),
        .bank9_write(bank9_write),
        .\bus2ip_addr_reg_reg[10] (\bus2ip_addr_reg_reg[10]_0 ),
        .\bus2ip_addr_reg_reg[14] (\bus2ip_addr_reg_reg[14]_0 ),
        .\bus2ip_addr_reg_reg[14]_0 (\bus2ip_addr_reg_reg[14]_1 ),
        .\bus2ip_addr_reg_reg[14]_1 (\bus2ip_addr_reg_reg[14]_2 ),
        .\bus2ip_addr_reg_reg[14]_2 (\bus2ip_addr_reg_reg[14]_3 ),
        .\bus2ip_addr_reg_reg[14]_3 (\bus2ip_addr_reg_reg[14]_4 ),
        .\bus2ip_addr_reg_reg[14]_4 (\bus2ip_addr_reg_reg[14]_5 ),
        .\bus2ip_addr_reg_reg[14]_5 (\bus2ip_addr_reg_reg[14]_6 ),
        .\bus2ip_addr_reg_reg[14]_6 (\bus2ip_addr_reg_reg[14]_7 ),
        .\bus2ip_addr_reg_reg[14]_7 (\bus2ip_addr_reg_reg[14]_8 ),
        .\bus2ip_addr_reg_reg[14]_8 (\bus2ip_addr_reg_reg[14]_9 ),
        .\bus2ip_addr_reg_reg[14]_9 (\bus2ip_addr_reg_reg[14]_10 ),
        .\bus2ip_addr_reg_reg[15] (\bus2ip_addr_reg_reg[15]_0 ),
        .\bus2ip_addr_reg_reg[15]_0 (\bus2ip_addr_reg_reg[15]_1 ),
        .\bus2ip_addr_reg_reg[15]_1 (\bus2ip_addr_reg_reg[15]_2 ),
        .\bus2ip_addr_reg_reg[15]_2 (\bus2ip_addr_reg_reg[15]_3 ),
        .\bus2ip_addr_reg_reg[15]_3 (\bus2ip_addr_reg_reg[15]_5 ),
        .\bus2ip_addr_reg_reg[16] (\bus2ip_addr_reg_reg[16]_0 ),
        .\bus2ip_addr_reg_reg[16]_0 (\bus2ip_addr_reg_reg[16]_1 ),
        .\bus2ip_addr_reg_reg[16]_1 (\bus2ip_addr_reg_reg[16]_2 ),
        .\bus2ip_addr_reg_reg[16]_10 (\bus2ip_addr_reg_reg[16]_11 ),
        .\bus2ip_addr_reg_reg[16]_11 (\bus2ip_addr_reg_reg[16]_12 ),
        .\bus2ip_addr_reg_reg[16]_12 (\bus2ip_addr_reg_reg[16]_13 ),
        .\bus2ip_addr_reg_reg[16]_2 (\bus2ip_addr_reg_reg[16]_3 ),
        .\bus2ip_addr_reg_reg[16]_3 (\bus2ip_addr_reg_reg[16]_4 ),
        .\bus2ip_addr_reg_reg[16]_4 (\bus2ip_addr_reg_reg[16]_5 ),
        .\bus2ip_addr_reg_reg[16]_5 (\bus2ip_addr_reg_reg[16]_6 ),
        .\bus2ip_addr_reg_reg[16]_6 (\bus2ip_addr_reg_reg[16]_7 ),
        .\bus2ip_addr_reg_reg[16]_7 (\bus2ip_addr_reg_reg[16]_8 ),
        .\bus2ip_addr_reg_reg[16]_8 (\bus2ip_addr_reg_reg[16]_9 ),
        .\bus2ip_addr_reg_reg[16]_9 (\bus2ip_addr_reg_reg[16]_10 ),
        .\bus2ip_addr_reg_reg[17] (\bus2ip_addr_reg_reg[17]_0 ),
        .\bus2ip_addr_reg_reg[17]_0 (\bus2ip_addr_reg_reg[17]_1 ),
        .\bus2ip_addr_reg_reg[17]_1 (\bus2ip_addr_reg_reg[17]_2 ),
        .\bus2ip_addr_reg_reg[17]_2 (\bus2ip_addr_reg_reg[17]_3 ),
        .\bus2ip_addr_reg_reg[17]_3 (\bus2ip_addr_reg_reg[17]_4 ),
        .\bus2ip_addr_reg_reg[17]_4 (\bus2ip_addr_reg_reg[17]_5 ),
        .\bus2ip_addr_reg_reg[2] (\bus2ip_addr_reg_reg[2]_0 ),
        .\bus2ip_addr_reg_reg[3] (\bus2ip_addr_reg_reg[3]_0 ),
        .\bus2ip_addr_reg_reg[5] (\bus2ip_addr_reg_reg[5]_0 ),
        .\bus2ip_addr_reg_reg[5]_0 (\bus2ip_addr_reg_reg[5]_1 ),
        .\bus2ip_addr_reg_reg[5]_1 (\bus2ip_addr_reg_reg[5]_2 ),
        .\bus2ip_addr_reg_reg[8] (\bus2ip_addr_reg_reg[8]_0 ),
        .counter_en_reg(counter_en_reg),
        .counter_en_reg_reg(I_DECODER_n_1),
        .cs_ce_ld_enable_i(cs_ce_ld_enable_i),
        .dac00_irq_sync(dac00_irq_sync),
        .dac01_irq_sync(dac01_irq_sync),
        .dac02_irq_sync(dac02_irq_sync),
        .dac03_irq_sync(dac03_irq_sync),
        .dac0_do_mon(dac0_do_mon),
        .dac0_dreq_mon(dac0_dreq_mon),
        .dac0_drp_rdy(dac0_drp_rdy),
        .dac0_fifo_disable(dac0_fifo_disable),
        .\dac0_fifo_disable_reg[0] (dac00_irq_en_i_4_n_0),
        .dac0_read_req(dac0_read_req),
        .dac0_reset(dac0_reset),
        .dac0_reset_reg(dac0_reset_reg),
        .dac0_restart(dac0_restart),
        .dac0_status(dac0_status),
        .dac10_irq_en(dac10_irq_en),
        .dac10_irq_sync(dac10_irq_sync),
        .dac11_irq_en(dac11_irq_en),
        .dac11_irq_sync(dac11_irq_sync),
        .dac12_irq_en(dac12_irq_en),
        .dac12_irq_sync(dac12_irq_sync),
        .dac13_irq_en(dac13_irq_en),
        .dac13_irq_sync(dac13_irq_sync),
        .dac1_cmn_irq_en(dac1_cmn_irq_en),
        .dac1_do_mon(dac1_do_mon),
        .dac1_drp_rdy(dac1_drp_rdy),
        .\dac1_end_stage_reg[0] (\dac1_end_stage_reg[0] ),
        .dac1_fifo_disable(dac1_fifo_disable),
        .dac1_read_req(dac1_read_req),
        .dac1_reset(dac1_reset),
        .dac1_restart(dac1_restart),
        .dac1_restart_reg(dac1_restart_reg),
        .dac1_status(dac1_status),
        .drp_RdAck_r(drp_RdAck_r),
        .\icount_out_reg[11] (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_2 ),
        .\icount_out_reg[11]_0 (\DATA_PHASE_WDT.I_DPTO_COUNTER_n_1 ),
        .\icount_out_reg[11]_1 (\icount_out[11]_i_5_n_0 ),
        .irq_enables(irq_enables),
        .master_reset(master_reset),
        .master_reset_reg(E),
        .master_reset_reg_0(master_reset_reg),
        .p_36_in(p_36_in),
        .p_46_in(p_46_in),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_arvalid_0(I_DECODER_n_4),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_wdata(s_axi_wdata),
        .\s_axi_wdata[0]_0 (\s_axi_wdata[0]_0 ),
        .s_axi_wdata_0_sp_1(s_axi_wdata_0_sn_1),
        .s_axi_wready_reg_i_2_0(s_axi_wready_reg_i_2),
        .s_axi_wready_reg_i_2_1(s_axi_wready_reg_i_2_0),
        .s_axi_wvalid(s_axi_wvalid),
        .\startup_delay_reg[15] (\startup_delay_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    adc10_irq_en_i_3
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .O(adc10_irq_en_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00A0A00E)) 
    axi_avalid_reg_i_1
       (.I0(axi_avalid_reg),
        .I1(s_axi_awvalid),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(access_cs[2]),
        .I5(cs_ce_ld_enable_i),
        .O(axi_avalid));
  FDRE axi_avalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(axi_avalid),
        .Q(axi_avalid_reg),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    axi_read_req_r_i_4
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[15]),
        .I2(Bus2IP_Addr[16]),
        .O(axi_read_req_r_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_timeout_r2_i_1
       (.I0(axi_timeout_r),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .O(axi_timeout_r20));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[10]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [8]),
        .I2(s_axi_awaddr[8]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[8]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[10]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[11]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [9]),
        .I2(s_axi_awaddr[9]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[9]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[11]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[12]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [10]),
        .I2(s_axi_awaddr[10]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[10]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[12]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[13]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[13]),
        .I2(s_axi_awaddr[11]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[11]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[13]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[14]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[14]),
        .I2(s_axi_awaddr[12]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[12]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[14]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[15]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[15]),
        .I2(s_axi_awaddr[13]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[13]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[15]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[16]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[16]),
        .I2(s_axi_awaddr[14]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[14]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[16]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[17]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(Bus2IP_Addr[17]),
        .I2(s_axi_awaddr[15]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[15]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[17]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h88881110)) 
    \bus2ip_addr_reg[17]_i_2 
       (.I0(access_cs[0]),
        .I1(access_cs[2]),
        .I2(s_axi_arvalid),
        .I3(s_axi_awvalid),
        .I4(access_cs[1]),
        .O(\bus2ip_addr_reg[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[2]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [0]),
        .I2(s_axi_awaddr[0]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[0]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[2]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[3]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [1]),
        .I2(s_axi_awaddr[1]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[1]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[3]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[4]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [2]),
        .I2(s_axi_awaddr[2]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[2]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[4]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[5]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [3]),
        .I2(s_axi_awaddr[3]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[3]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[5]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[6]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [4]),
        .I2(s_axi_awaddr[4]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[4]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[6]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[7]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [5]),
        .I2(s_axi_awaddr[5]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[5]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[7]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[8]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [6]),
        .I2(s_axi_awaddr[6]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[6]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[8]));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \bus2ip_addr_reg[9]_i_1 
       (.I0(\bus2ip_addr_reg[17]_i_2_n_0 ),
        .I1(\bus2ip_addr_reg_reg[12]_0 [7]),
        .I2(s_axi_awaddr[7]),
        .I3(I_DECODER_n_3),
        .I4(s_axi_araddr[7]),
        .I5(I_DECODER_n_4),
        .O(bus2ip_addr_i[9]));
  FDRE \bus2ip_addr_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[10]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [8]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[11]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [9]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[12]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [10]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[13]),
        .Q(Bus2IP_Addr[13]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[14]),
        .Q(Bus2IP_Addr[14]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[15]),
        .Q(Bus2IP_Addr[15]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[16]),
        .Q(Bus2IP_Addr[16]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[17]),
        .Q(Bus2IP_Addr[17]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[2]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [0]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[3]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [1]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[4]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [2]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[5]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [3]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[6]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [4]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[7]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [5]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[8]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [6]),
        .R(rst));
  FDRE \bus2ip_addr_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_addr_i[9]),
        .Q(\bus2ip_addr_reg_reg[12]_0 [7]),
        .R(rst));
  LUT6 #(
    .INIT(64'h0AAAAAAF0AAAAAA2)) 
    bus2ip_rnw_reg_i_1
       (.I0(bus2ip_rnw_reg_reg_n_0),
        .I1(s_axi_awvalid),
        .I2(access_cs[0]),
        .I3(access_cs[1]),
        .I4(access_cs[2]),
        .I5(s_axi_arvalid),
        .O(bus2ip_rnw_i));
  FDRE bus2ip_rnw_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_rnw_i),
        .Q(bus2ip_rnw_reg_reg_n_0),
        .R(rst));
  FDRE counter_en_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_1),
        .Q(counter_en_reg),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    dac00_irq_en_i_4
       (.I0(Bus2IP_Addr[16]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[15]),
        .O(dac00_irq_en_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \icount_out[11]_i_5 
       (.I0(Bus2IP_Addr[15]),
        .I1(Bus2IP_Addr[14]),
        .I2(Bus2IP_Addr[16]),
        .O(\icount_out[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000CA000000CA0F)) 
    s_axi_arready_reg_i_1
       (.I0(s_axi_rready),
        .I1(s_axi_bready),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .I5(s_axi_arready_reg_i_2_n_0),
        .O(s_axi_arready_i));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'hE)) 
    s_axi_arready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .O(s_axi_arready_reg_i_2_n_0));
  FDRE s_axi_arready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_arready_i),
        .Q(s_axi_arready),
        .R(rst));
  LUT5 #(
    .INIT(32'h00000004)) 
    s_axi_awready_reg_i_2
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(access_cs[2]),
        .I3(access_cs[1]),
        .I4(access_cs[0]),
        .O(s_axi_awready_i));
  FDRE s_axi_awready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_awready_i),
        .Q(s_axi_awready),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hBFFF2020)) 
    s_axi_bvalid_reg_i_1
       (.I0(access_cs[0]),
        .I1(access_cs[1]),
        .I2(access_cs[2]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_reg_i_1_n_0));
  FDRE s_axi_bvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_reg_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[10]_i_1 
       (.I0(Q[10]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[11]_i_1 
       (.I0(Q[11]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[12]_i_1 
       (.I0(Q[12]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[13]_i_1 
       (.I0(Q[13]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[14]_i_1 
       (.I0(Q[14]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[15]_i_1 
       (.I0(Q[15]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[16]_i_1 
       (.I0(Q[16]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[17]_i_1 
       (.I0(Q[17]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[18]_i_1 
       (.I0(Q[18]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[19]_i_1 
       (.I0(Q[19]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[1]_i_1 
       (.I0(Q[1]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[20]_i_1 
       (.I0(Q[20]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[21]_i_1 
       (.I0(Q[21]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[22]_i_1 
       (.I0(Q[22]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[23]_i_1 
       (.I0(Q[23]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[24]_i_1 
       (.I0(Q[24]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[25]_i_1 
       (.I0(Q[25]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[26]_i_1 
       (.I0(Q[26]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[27]_i_1 
       (.I0(Q[27]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[28]_i_1 
       (.I0(Q[28]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[29]_i_1 
       (.I0(Q[29]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[2]_i_1 
       (.I0(Q[2]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[30]_i_1 
       (.I0(Q[30]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[30]));
  LUT5 #(
    .INIT(32'hAAAAAAEA)) 
    \s_axi_rdata_reg[31]_i_1 
       (.I0(I_DECODER_n_5),
        .I1(access_cs[1]),
        .I2(s_axi_rready),
        .I3(access_cs[0]),
        .I4(access_cs[2]),
        .O(s_axi_rdata_i));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[31]_i_2 
       (.I0(Q[31]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[3]_i_1 
       (.I0(Q[3]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[4]_i_1 
       (.I0(Q[4]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[5]_i_1 
       (.I0(Q[5]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[6]_i_1 
       (.I0(Q[6]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[7]_i_1 
       (.I0(Q[7]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[8]_i_1 
       (.I0(Q[8]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \s_axi_rdata_reg[9]_i_1 
       (.I0(Q[9]),
        .I1(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .I2(access_cs[1]),
        .O(s_axi_rdata_i1_in[9]));
  FDRE \s_axi_rdata_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[0]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[10]),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[11]),
        .Q(s_axi_rdata[11]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[12]),
        .Q(s_axi_rdata[12]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[13]),
        .Q(s_axi_rdata[13]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[14]),
        .Q(s_axi_rdata[14]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[15]),
        .Q(s_axi_rdata[15]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[16]),
        .Q(s_axi_rdata[16]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[17]),
        .Q(s_axi_rdata[17]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[18]),
        .Q(s_axi_rdata[18]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[19]),
        .Q(s_axi_rdata[19]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[1]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[20]),
        .Q(s_axi_rdata[20]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[21]),
        .Q(s_axi_rdata[21]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[22]),
        .Q(s_axi_rdata[22]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[23]),
        .Q(s_axi_rdata[23]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[24]),
        .Q(s_axi_rdata[24]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[25]),
        .Q(s_axi_rdata[25]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[26]),
        .Q(s_axi_rdata[26]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[27]),
        .Q(s_axi_rdata[27]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[28]),
        .Q(s_axi_rdata[28]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[29]),
        .Q(s_axi_rdata[29]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[2]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[30]),
        .Q(s_axi_rdata[30]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[31]),
        .Q(s_axi_rdata[31]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[3]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[4]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[5]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[6]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[7]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[8]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE \s_axi_rdata_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rdata_i1_in[9]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    s_axi_rvalid_reg_i_1
       (.I0(access_cs[1]),
        .I1(axi_RdAck),
        .I2(drp_RdAck_r),
        .I3(\DATA_PHASE_WDT.data_timeout_reg_0 ),
        .O(s_axi_rvalid_reg_i_1_n_0));
  FDRE s_axi_rvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(s_axi_rdata_i),
        .D(s_axi_rvalid_reg_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(rst));
  FDRE s_axi_wready_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(I_DECODER_n_203),
        .Q(s_axi_wready),
        .R(rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_tile_config
   (tc_req_adc0,
    SR,
    tc_req_adc1,
    tc_req_adc2,
    tc_req_adc3,
    tc_req_dac0,
    tc_req_dac1,
    drp_den_reg_0,
    \data_reg[12] ,
    tile_index,
    \FSM_onehot_state_reg[1] ,
    \data_reg[12]_0 ,
    \FSM_onehot_state_reg[1]_0 ,
    \FSM_sequential_tc_sm_state_reg[2]_0 ,
    \tc_enable_reg[4] ,
    drp_den_reg_1,
    drp_den_reg_2,
    \data_reg[12]_1 ,
    \FSM_sequential_fsm_cs_reg[2] ,
    \data_reg[13] ,
    \FSM_sequential_fsm_cs_reg[2]_0 ,
    \data_reg[13]_0 ,
    \data_reg[12]_2 ,
    \FSM_sequential_fsm_cs_reg[2]_1 ,
    \data_reg[12]_3 ,
    \FSM_sequential_fsm_cs_reg[2]_2 ,
    \FSM_onehot_state_reg[1]_1 ,
    \data_reg[13]_1 ,
    \FSM_sequential_tc_sm_state_reg[2]_1 ,
    \FSM_sequential_tc_sm_state_reg[2]_2 ,
    \FSM_sequential_tc_sm_state_reg[2]_3 ,
    \FSM_sequential_tc_sm_state_reg[2]_4 ,
    \FSM_sequential_tc_sm_state_reg[2]_5 ,
    \FSM_sequential_tc_sm_state_reg[2]_6 ,
    tile_config_done,
    \data_reg[10] ,
    \data_reg[10]_0 ,
    adc0_restart_pending_reg,
    adc1_restart_pending_reg,
    adc2_restart_pending_reg,
    adc3_restart_pending_reg,
    dac0_restart_pending_reg,
    dac1_restart_pending_reg,
    \FSM_sequential_tc_sm_state_reg[2]_7 ,
    \FSM_sequential_tc_sm_state_reg[2]_8 ,
    \FSM_sequential_tc_sm_state_reg[2]_9 ,
    \FSM_sequential_tc_sm_state_reg[2]_10 ,
    \FSM_sequential_tc_sm_state_reg[2]_11 ,
    \FSM_sequential_tc_sm_state_reg[2]_12 ,
    \data_reg[9] ,
    \data_reg[6] ,
    \data_reg[4] ,
    \data_reg[3] ,
    adc0_restart_i_reg,
    adc1_restart_i_reg,
    adc2_restart_i_reg,
    adc3_restart_i_reg,
    dac0_restart_i_reg,
    dac1_restart_i_reg,
    s_axi_aclk,
    drp_den_reg_3,
    dac0_restart_i_reg_0,
    dac1_restart_i_reg_0,
    adc1_restart_i_reg_0,
    adc2_restart_i_reg_0,
    adc0_reset_i,
    adc3_restart_i_reg_0,
    adc0_dwe_mon_INST_0,
    adc0_den_mon_INST_0,
    adc0_den_mon_INST_0_0,
    adc1_den_mon_INST_0,
    adc1_den_mon_INST_0_0,
    Q,
    \FSM_sequential_tc_sm_state_reg[0]_0 ,
    dac0_drprdy_tc,
    dac1_drprdy_tc,
    adc2_drprdy_tc,
    adc3_drprdy_tc,
    adc1_drprdy_tc,
    adc0_drprdy_tc,
    \tc_enable_reg[3] ,
    \tc_enable_reg[5] ,
    \tc_enable_reg[2] ,
    \tc_enable_reg[1] ,
    \tc_enable_reg[4]_0 ,
    \tc_enable_reg[0] ,
    adc3_dwe_mon_INST_0,
    adc2_dwe_mon_INST_0,
    dac1_dwe_mon_INST_0,
    dac0_den_mon_INST_0,
    dac0_den_mon_INST_0_0,
    dac0_den_mon_INST_0_1,
    \FSM_onehot_por_sm_state_reg[0] ,
    \FSM_onehot_por_sm_state_reg[0]_0 ,
    \FSM_onehot_por_sm_state_reg[0]_1 ,
    \FSM_onehot_por_sm_state_reg[0]_2 ,
    \FSM_onehot_por_sm_state_reg[0]_3 ,
    \FSM_onehot_por_sm_state_reg[0]_4 ,
    adc0_restart_pending,
    adc0_restart_pending_reg_0,
    adc1_restart_pending,
    adc1_restart_pending_reg_0,
    adc2_restart_pending,
    adc2_restart_pending_reg_0,
    adc3_restart_pending,
    adc3_restart_pending_reg_0,
    dac0_restart_pending,
    dac0_restart_pending_reg_0,
    dac1_restart_pending,
    dac1_restart_pending_reg_0,
    tc_enable_reg026_out,
    tc_enable_reg023_out,
    p_0_in1_in,
    tc_enable_reg020_out,
    p_2_in,
    tc_enable_reg017_out,
    p_3_in,
    tc_enable_reg014_out,
    p_4_in,
    tc_enable_reg0,
    p_5_in,
    adc0_restart_i_reg_0,
    por_sm_reset);
  output tc_req_adc0;
  output [0:0]SR;
  output tc_req_adc1;
  output tc_req_adc2;
  output tc_req_adc3;
  output tc_req_dac0;
  output tc_req_dac1;
  output drp_den_reg_0;
  output \data_reg[12] ;
  output [2:0]tile_index;
  output \FSM_onehot_state_reg[1] ;
  output \data_reg[12]_0 ;
  output \FSM_onehot_state_reg[1]_0 ;
  output [2:0]\FSM_sequential_tc_sm_state_reg[2]_0 ;
  output \tc_enable_reg[4] ;
  output drp_den_reg_1;
  output drp_den_reg_2;
  output \data_reg[12]_1 ;
  output \FSM_sequential_fsm_cs_reg[2] ;
  output \data_reg[13] ;
  output \FSM_sequential_fsm_cs_reg[2]_0 ;
  output \data_reg[13]_0 ;
  output \data_reg[12]_2 ;
  output \FSM_sequential_fsm_cs_reg[2]_1 ;
  output \data_reg[12]_3 ;
  output \FSM_sequential_fsm_cs_reg[2]_2 ;
  output \FSM_onehot_state_reg[1]_1 ;
  output \data_reg[13]_1 ;
  output \FSM_sequential_tc_sm_state_reg[2]_1 ;
  output \FSM_sequential_tc_sm_state_reg[2]_2 ;
  output \FSM_sequential_tc_sm_state_reg[2]_3 ;
  output \FSM_sequential_tc_sm_state_reg[2]_4 ;
  output \FSM_sequential_tc_sm_state_reg[2]_5 ;
  output \FSM_sequential_tc_sm_state_reg[2]_6 ;
  output tile_config_done;
  output \data_reg[10] ;
  output \data_reg[10]_0 ;
  output adc0_restart_pending_reg;
  output adc1_restart_pending_reg;
  output adc2_restart_pending_reg;
  output adc3_restart_pending_reg;
  output dac0_restart_pending_reg;
  output dac1_restart_pending_reg;
  output \FSM_sequential_tc_sm_state_reg[2]_7 ;
  output \FSM_sequential_tc_sm_state_reg[2]_8 ;
  output \FSM_sequential_tc_sm_state_reg[2]_9 ;
  output \FSM_sequential_tc_sm_state_reg[2]_10 ;
  output \FSM_sequential_tc_sm_state_reg[2]_11 ;
  output \FSM_sequential_tc_sm_state_reg[2]_12 ;
  output [5:0]\data_reg[9] ;
  output \data_reg[6] ;
  output \data_reg[4] ;
  output \data_reg[3] ;
  output adc0_restart_i_reg;
  output adc1_restart_i_reg;
  output adc2_restart_i_reg;
  output adc3_restart_i_reg;
  output dac0_restart_i_reg;
  output dac1_restart_i_reg;
  input s_axi_aclk;
  input drp_den_reg_3;
  input dac0_restart_i_reg_0;
  input dac1_restart_i_reg_0;
  input adc1_restart_i_reg_0;
  input adc2_restart_i_reg_0;
  input adc0_reset_i;
  input adc3_restart_i_reg_0;
  input [2:0]adc0_dwe_mon_INST_0;
  input [0:0]adc0_den_mon_INST_0;
  input adc0_den_mon_INST_0_0;
  input [0:0]adc1_den_mon_INST_0;
  input adc1_den_mon_INST_0_0;
  input [2:0]Q;
  input \FSM_sequential_tc_sm_state_reg[0]_0 ;
  input dac0_drprdy_tc;
  input dac1_drprdy_tc;
  input adc2_drprdy_tc;
  input adc3_drprdy_tc;
  input adc1_drprdy_tc;
  input adc0_drprdy_tc;
  input \tc_enable_reg[3] ;
  input \tc_enable_reg[5] ;
  input \tc_enable_reg[2] ;
  input \tc_enable_reg[1] ;
  input \tc_enable_reg[4]_0 ;
  input \tc_enable_reg[0] ;
  input [1:0]adc3_dwe_mon_INST_0;
  input [1:0]adc2_dwe_mon_INST_0;
  input [1:0]dac1_dwe_mon_INST_0;
  input [1:0]dac0_den_mon_INST_0;
  input [0:0]dac0_den_mon_INST_0_0;
  input dac0_den_mon_INST_0_1;
  input [1:0]\FSM_onehot_por_sm_state_reg[0] ;
  input [1:0]\FSM_onehot_por_sm_state_reg[0]_0 ;
  input [1:0]\FSM_onehot_por_sm_state_reg[0]_1 ;
  input [1:0]\FSM_onehot_por_sm_state_reg[0]_2 ;
  input [1:0]\FSM_onehot_por_sm_state_reg[0]_3 ;
  input [1:0]\FSM_onehot_por_sm_state_reg[0]_4 ;
  input adc0_restart_pending;
  input adc0_restart_pending_reg_0;
  input adc1_restart_pending;
  input adc1_restart_pending_reg_0;
  input adc2_restart_pending;
  input adc2_restart_pending_reg_0;
  input adc3_restart_pending;
  input adc3_restart_pending_reg_0;
  input dac0_restart_pending;
  input dac0_restart_pending_reg_0;
  input dac1_restart_pending;
  input dac1_restart_pending_reg_0;
  input tc_enable_reg026_out;
  input tc_enable_reg023_out;
  input p_0_in1_in;
  input tc_enable_reg020_out;
  input p_2_in;
  input tc_enable_reg017_out;
  input p_3_in;
  input tc_enable_reg014_out;
  input p_4_in;
  input tc_enable_reg0;
  input p_5_in;
  input adc0_restart_i_reg_0;
  input por_sm_reset;

  wire [1:0]\FSM_onehot_por_sm_state_reg[0] ;
  wire [1:0]\FSM_onehot_por_sm_state_reg[0]_0 ;
  wire [1:0]\FSM_onehot_por_sm_state_reg[0]_1 ;
  wire [1:0]\FSM_onehot_por_sm_state_reg[0]_2 ;
  wire [1:0]\FSM_onehot_por_sm_state_reg[0]_3 ;
  wire [1:0]\FSM_onehot_por_sm_state_reg[0]_4 ;
  wire \FSM_onehot_state_reg[1] ;
  wire \FSM_onehot_state_reg[1]_0 ;
  wire \FSM_onehot_state_reg[1]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2] ;
  wire \FSM_sequential_fsm_cs_reg[2]_0 ;
  wire \FSM_sequential_fsm_cs_reg[2]_1 ;
  wire \FSM_sequential_fsm_cs_reg[2]_2 ;
  wire \FSM_sequential_tc_sm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_tc_sm_state_reg[0]_0 ;
  wire [2:0]\FSM_sequential_tc_sm_state_reg[2]_0 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_1 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_10 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_11 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_12 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_2 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_3 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_4 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_5 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_6 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_7 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_8 ;
  wire \FSM_sequential_tc_sm_state_reg[2]_9 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]adc0_den_mon_INST_0;
  wire adc0_den_mon_INST_0_0;
  wire adc0_drprdy_tc;
  wire [2:0]adc0_dwe_mon_INST_0;
  wire adc0_reset_i;
  wire adc0_restart_i_reg;
  wire adc0_restart_i_reg_0;
  wire adc0_restart_pending;
  wire adc0_restart_pending_reg;
  wire adc0_restart_pending_reg_0;
  wire [0:0]adc1_den_mon_INST_0;
  wire adc1_den_mon_INST_0_0;
  wire adc1_drprdy_tc;
  wire adc1_restart_i_reg;
  wire adc1_restart_i_reg_0;
  wire adc1_restart_pending;
  wire adc1_restart_pending_reg;
  wire adc1_restart_pending_reg_0;
  wire adc2_drprdy_tc;
  wire [1:0]adc2_dwe_mon_INST_0;
  wire adc2_restart_i_reg;
  wire adc2_restart_i_reg_0;
  wire adc2_restart_pending;
  wire adc2_restart_pending_reg;
  wire adc2_restart_pending_reg_0;
  wire adc3_drprdy_tc;
  wire [1:0]adc3_dwe_mon_INST_0;
  wire adc3_restart_i_reg;
  wire adc3_restart_i_reg_0;
  wire adc3_restart_pending;
  wire adc3_restart_pending_reg;
  wire adc3_restart_pending_reg_0;
  wire [1:0]dac0_den_mon_INST_0;
  wire [0:0]dac0_den_mon_INST_0_0;
  wire dac0_den_mon_INST_0_1;
  wire dac0_drprdy_tc;
  wire dac0_restart_i_reg;
  wire dac0_restart_i_reg_0;
  wire dac0_restart_pending;
  wire dac0_restart_pending_reg;
  wire dac0_restart_pending_reg_0;
  wire dac1_drprdy_tc;
  wire [1:0]dac1_dwe_mon_INST_0;
  wire dac1_restart_i_reg;
  wire dac1_restart_i_reg_0;
  wire dac1_restart_pending;
  wire dac1_restart_pending_reg;
  wire dac1_restart_pending_reg_0;
  wire [2:0]data_index;
  wire \data_index_reg_n_0_[0] ;
  wire \data_index_reg_n_0_[1] ;
  wire \data_index_reg_n_0_[2] ;
  wire \data_reg[10] ;
  wire \data_reg[10]_0 ;
  wire \data_reg[12] ;
  wire \data_reg[12]_0 ;
  wire \data_reg[12]_1 ;
  wire \data_reg[12]_2 ;
  wire \data_reg[12]_3 ;
  wire \data_reg[13] ;
  wire \data_reg[13]_0 ;
  wire \data_reg[13]_1 ;
  wire \data_reg[3] ;
  wire \data_reg[4] ;
  wire \data_reg[6] ;
  wire [5:0]\data_reg[9] ;
  wire drp_den_reg_0;
  wire drp_den_reg_1;
  wire drp_den_reg_2;
  wire drp_den_reg_3;
  wire drp_req_adc0_i_1_n_0;
  wire drp_req_adc0_i_2_n_0;
  wire drp_req_adc1_i_1_n_0;
  wire drp_req_adc2_i_1_n_0;
  wire drp_req_adc3_i_1_n_0;
  wire drp_req_dac0_i_1_n_0;
  wire drp_req_dac1_i_1_n_0;
  wire p_0_in1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire por_sm_reset;
  wire ram_n_13;
  wire ram_n_14;
  wire s_axi_aclk;
  wire tc_enable_reg0;
  wire tc_enable_reg014_out;
  wire tc_enable_reg017_out;
  wire tc_enable_reg020_out;
  wire tc_enable_reg023_out;
  wire tc_enable_reg026_out;
  wire \tc_enable_reg[0] ;
  wire \tc_enable_reg[1] ;
  wire \tc_enable_reg[2] ;
  wire \tc_enable_reg[3] ;
  wire \tc_enable_reg[4] ;
  wire \tc_enable_reg[4]_0 ;
  wire \tc_enable_reg[5] ;
  wire tc_req_adc0;
  wire tc_req_adc1;
  wire tc_req_adc2;
  wire tc_req_adc3;
  wire tc_req_dac0;
  wire tc_req_dac1;
  wire [2:0]tc_sm_state__0;
  wire tile_config_done;
  wire [2:0]tile_index;

  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \FSM_onehot_por_sm_state[11]_i_3 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[0] [1]),
        .I4(\FSM_onehot_por_sm_state_reg[0] [0]),
        .O(\FSM_sequential_tc_sm_state_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \FSM_onehot_por_sm_state[11]_i_3__0 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[0]_0 [1]),
        .I4(\FSM_onehot_por_sm_state_reg[0]_0 [0]),
        .O(\FSM_sequential_tc_sm_state_reg[2]_2 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \FSM_onehot_por_sm_state[11]_i_3__1 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[0]_1 [1]),
        .I4(\FSM_onehot_por_sm_state_reg[0]_1 [0]),
        .O(\FSM_sequential_tc_sm_state_reg[2]_3 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \FSM_onehot_por_sm_state[11]_i_3__2 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[0]_2 [1]),
        .I4(\FSM_onehot_por_sm_state_reg[0]_2 [0]),
        .O(\FSM_sequential_tc_sm_state_reg[2]_4 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \FSM_onehot_por_sm_state[11]_i_3__3 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[0]_3 [1]),
        .I4(\FSM_onehot_por_sm_state_reg[0]_3 [0]),
        .O(\FSM_sequential_tc_sm_state_reg[2]_5 ));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \FSM_onehot_por_sm_state[11]_i_3__4 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\FSM_onehot_por_sm_state_reg[0]_4 [1]),
        .I4(\FSM_onehot_por_sm_state_reg[0]_4 [0]),
        .O(\FSM_sequential_tc_sm_state_reg[2]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h050E)) 
    \FSM_sequential_tc_sm_state[0]_i_1 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I1(\tc_enable_reg[4] ),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .O(tc_sm_state__0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_tc_sm_state[2]_i_1 
       (.I0(dac0_restart_i_reg_0),
        .I1(dac1_restart_i_reg_0),
        .I2(adc1_restart_i_reg_0),
        .I3(adc2_restart_i_reg_0),
        .I4(adc0_reset_i),
        .I5(adc3_restart_i_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_tc_sm_state[2]_i_6 
       (.I0(\tc_enable_reg[4]_0 ),
        .I1(\tc_enable_reg[5] ),
        .I2(\tc_enable_reg[3] ),
        .I3(\tc_enable_reg[2] ),
        .I4(\tc_enable_reg[0] ),
        .I5(\tc_enable_reg[1] ),
        .O(\tc_enable_reg[4] ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_tc_sm_state[2]_i_7 
       (.I0(\data_index_reg_n_0_[1] ),
        .I1(\data_index_reg_n_0_[2] ),
        .O(\FSM_sequential_tc_sm_state[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_14),
        .D(tc_sm_state__0[0]),
        .Q(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_14),
        .D(tc_sm_state__0[1]),
        .Q(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "idle:000,check_tile_index:011,wait_for_write_rdy:101,wait_for_drp:001,write_drp:100,finished:110,memory_delay:010" *) 
  FDRE \FSM_sequential_tc_sm_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_14),
        .D(tc_sm_state__0[2]),
        .Q(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .R(SR));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc0_restart_i_i_1
       (.I0(adc0_restart_i_reg_0),
        .I1(adc0_restart_pending),
        .I2(tile_config_done),
        .I3(adc0_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc0_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    adc0_restart_pending_i_1
       (.I0(adc0_restart_pending),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I4(adc0_restart_pending_reg_0),
        .O(adc0_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc1_restart_i_i_1
       (.I0(adc1_restart_i_reg_0),
        .I1(adc1_restart_pending),
        .I2(tile_config_done),
        .I3(adc1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc1_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    adc1_restart_pending_i_1
       (.I0(adc1_restart_pending),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I4(adc1_restart_pending_reg_0),
        .O(adc1_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc2_restart_i_i_1
       (.I0(adc2_restart_i_reg_0),
        .I1(adc2_restart_pending),
        .I2(tile_config_done),
        .I3(adc2_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc2_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    adc2_restart_pending_i_1
       (.I0(adc2_restart_pending),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I4(adc2_restart_pending_reg_0),
        .O(adc2_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    adc3_restart_i_i_1
       (.I0(adc3_restart_i_reg_0),
        .I1(adc3_restart_pending),
        .I2(tile_config_done),
        .I3(adc3_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(adc3_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    adc3_restart_pending_i_1
       (.I0(adc3_restart_pending),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I4(adc3_restart_pending_reg_0),
        .O(adc3_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac0_restart_i_i_1
       (.I0(dac0_restart_i_reg_0),
        .I1(dac0_restart_pending),
        .I2(tile_config_done),
        .I3(dac0_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac0_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    dac0_restart_pending_i_1
       (.I0(dac0_restart_pending),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I4(dac0_restart_pending_reg_0),
        .O(dac0_restart_pending_reg));
  LUT5 #(
    .INIT(32'h000000C8)) 
    dac1_restart_i_i_1
       (.I0(dac1_restart_i_reg_0),
        .I1(dac1_restart_pending),
        .I2(tile_config_done),
        .I3(dac1_restart_pending_reg_0),
        .I4(por_sm_reset),
        .O(dac1_restart_i_reg));
  LUT5 #(
    .INIT(32'hFFFFAA2A)) 
    dac1_restart_pending_i_1
       (.I0(dac1_restart_pending),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I4(dac1_restart_pending_reg_0),
        .O(dac1_restart_pending_reg));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \data_index[0]_i_1 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\data_index_reg_n_0_[0] ),
        .O(data_index[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h00707000)) 
    \data_index[1]_i_1 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I3(\data_index_reg_n_0_[1] ),
        .I4(\data_index_reg_n_0_[0] ),
        .O(data_index[1]));
  LUT6 #(
    .INIT(64'h002A2A2A2A000000)) 
    \data_index[2]_i_2 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I3(\data_index_reg_n_0_[1] ),
        .I4(\data_index_reg_n_0_[0] ),
        .I5(\data_index_reg_n_0_[2] ),
        .O(data_index[2]));
  FDRE \data_index_reg[0] 
       (.C(s_axi_aclk),
        .CE(ram_n_13),
        .D(data_index[0]),
        .Q(\data_index_reg_n_0_[0] ),
        .R(SR));
  FDRE \data_index_reg[1] 
       (.C(s_axi_aclk),
        .CE(ram_n_13),
        .D(data_index[1]),
        .Q(\data_index_reg_n_0_[1] ),
        .R(SR));
  FDRE \data_index_reg[2] 
       (.C(s_axi_aclk),
        .CE(ram_n_13),
        .D(data_index[2]),
        .Q(\data_index_reg_n_0_[2] ),
        .R(SR));
  FDRE drp_den_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(drp_den_reg_3),
        .Q(drp_den_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h09)) 
    drp_req_adc0_i_1
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .O(drp_req_adc0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc0_i_2
       (.I0(\tc_enable_reg[0] ),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .O(drp_req_adc0_i_2_n_0));
  FDRE drp_req_adc0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc0_i_2_n_0),
        .Q(tc_req_adc0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc1_i_1
       (.I0(\tc_enable_reg[1] ),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .O(drp_req_adc1_i_1_n_0));
  FDRE drp_req_adc1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc1_i_1_n_0),
        .Q(tc_req_adc1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc2_i_1
       (.I0(\tc_enable_reg[2] ),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .O(drp_req_adc2_i_1_n_0));
  FDRE drp_req_adc2_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc2_i_1_n_0),
        .Q(tc_req_adc2),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_adc3_i_1
       (.I0(\tc_enable_reg[3] ),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .O(drp_req_adc3_i_1_n_0));
  FDRE drp_req_adc3_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_adc3_i_1_n_0),
        .Q(tc_req_adc3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_dac0_i_1
       (.I0(\tc_enable_reg[4]_0 ),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .O(drp_req_dac0_i_1_n_0));
  FDRE drp_req_dac0_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac0_i_1_n_0),
        .Q(tc_req_dac0),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    drp_req_dac1_i_1
       (.I0(\tc_enable_reg[5] ),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .O(drp_req_dac1_i_1_n_0));
  FDRE drp_req_dac1_reg
       (.C(s_axi_aclk),
        .CE(drp_req_adc0_i_1_n_0),
        .D(drp_req_dac1_i_1_n_0),
        .Q(tc_req_dac1),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_top_level_block_design_usp_rf_data_converter_0_0_device_rom ram
       (.D(tc_sm_state__0[2:1]),
        .E(ram_n_13),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .\FSM_onehot_state_reg[1]_0 (\FSM_onehot_state_reg[1]_0 ),
        .\FSM_onehot_state_reg[1]_1 (\FSM_onehot_state_reg[1]_1 ),
        .\FSM_sequential_fsm_cs_reg[2] (\FSM_sequential_fsm_cs_reg[2] ),
        .\FSM_sequential_fsm_cs_reg[2]_0 (\FSM_sequential_fsm_cs_reg[2]_0 ),
        .\FSM_sequential_fsm_cs_reg[2]_1 (\FSM_sequential_fsm_cs_reg[2]_1 ),
        .\FSM_sequential_fsm_cs_reg[2]_2 (\FSM_sequential_fsm_cs_reg[2]_2 ),
        .\FSM_sequential_tc_sm_state[1]_i_2_0 (\tc_enable_reg[2] ),
        .\FSM_sequential_tc_sm_state[1]_i_2_1 (\tc_enable_reg[1] ),
        .\FSM_sequential_tc_sm_state[1]_i_3_0 (\tc_enable_reg[4]_0 ),
        .\FSM_sequential_tc_sm_state[1]_i_3_1 (\tc_enable_reg[0] ),
        .\FSM_sequential_tc_sm_state_reg[0] (ram_n_14),
        .\FSM_sequential_tc_sm_state_reg[0]_0 (\FSM_sequential_tc_sm_state_reg[0]_0 ),
        .\FSM_sequential_tc_sm_state_reg[1] (\tc_enable_reg[3] ),
        .\FSM_sequential_tc_sm_state_reg[1]_0 (\tc_enable_reg[5] ),
        .\FSM_sequential_tc_sm_state_reg[2] (\tc_enable_reg[4] ),
        .Q({tile_index[0],\data_reg[9] }),
        .adc0_den_mon_INST_0(adc0_den_mon_INST_0),
        .adc0_den_mon_INST_0_0(adc0_den_mon_INST_0_0),
        .adc0_drprdy_tc(adc0_drprdy_tc),
        .adc0_dwe_mon_INST_0(adc0_dwe_mon_INST_0),
        .adc1_den_mon_INST_0(adc1_den_mon_INST_0),
        .adc1_den_mon_INST_0_0(adc1_den_mon_INST_0_0),
        .\adc1_di_mon[15]_INST_0 (Q),
        .adc1_drprdy_tc(adc1_drprdy_tc),
        .adc2_drprdy_tc(adc2_drprdy_tc),
        .adc2_dwe_mon_INST_0(adc2_dwe_mon_INST_0),
        .adc3_drprdy_tc(adc3_drprdy_tc),
        .adc3_dwe_mon_INST_0(adc3_dwe_mon_INST_0),
        .dac0_den_mon_INST_0(drp_den_reg_0),
        .dac0_den_mon_INST_0_0(dac0_den_mon_INST_0),
        .dac0_den_mon_INST_0_1(dac0_den_mon_INST_0_0),
        .dac0_den_mon_INST_0_2(dac0_den_mon_INST_0_1),
        .dac0_drprdy_tc(dac0_drprdy_tc),
        .dac1_drprdy_tc(dac1_drprdy_tc),
        .dac1_dwe_mon_INST_0(dac1_dwe_mon_INST_0),
        .\data_index_reg[0] (\FSM_sequential_tc_sm_state_reg[2]_0 ),
        .\data_index_reg[0]_0 (\FSM_sequential_tc_sm_state[2]_i_7_n_0 ),
        .\data_reg[10]_0 (\data_reg[10] ),
        .\data_reg[10]_1 (\data_reg[10]_0 ),
        .\data_reg[12]_0 (\data_reg[12] ),
        .\data_reg[12]_1 (tile_index[1]),
        .\data_reg[12]_2 (\data_reg[12]_0 ),
        .\data_reg[12]_3 (\data_reg[12]_1 ),
        .\data_reg[12]_4 (\data_reg[12]_2 ),
        .\data_reg[12]_5 (\data_reg[12]_3 ),
        .\data_reg[12]_6 ({\data_index_reg_n_0_[2] ,\data_index_reg_n_0_[1] ,\data_index_reg_n_0_[0] }),
        .\data_reg[13]_0 (tile_index[2]),
        .\data_reg[13]_1 (\data_reg[13] ),
        .\data_reg[13]_2 (\data_reg[13]_0 ),
        .\data_reg[13]_3 (\data_reg[13]_1 ),
        .\data_reg[3]_0 (\data_reg[3] ),
        .\data_reg[4]_0 (\data_reg[4] ),
        .\data_reg[6]_0 (\data_reg[6] ),
        .drp_den_reg(drp_den_reg_1),
        .drp_den_reg_0(drp_den_reg_2),
        .s_axi_aclk(s_axi_aclk));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \status[3]_i_3 
       (.I0(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .O(tile_config_done));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    \tc_enable[0]_i_1 
       (.I0(tc_enable_reg026_out),
        .I1(adc0_reset_i),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I5(\tc_enable_reg[0] ),
        .O(\FSM_sequential_tc_sm_state_reg[2]_7 ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    \tc_enable[1]_i_1 
       (.I0(tc_enable_reg023_out),
        .I1(p_0_in1_in),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I5(\tc_enable_reg[1] ),
        .O(\FSM_sequential_tc_sm_state_reg[2]_8 ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    \tc_enable[2]_i_1 
       (.I0(tc_enable_reg020_out),
        .I1(p_2_in),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I5(\tc_enable_reg[2] ),
        .O(\FSM_sequential_tc_sm_state_reg[2]_9 ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    \tc_enable[3]_i_1 
       (.I0(tc_enable_reg017_out),
        .I1(p_3_in),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I5(\tc_enable_reg[3] ),
        .O(\FSM_sequential_tc_sm_state_reg[2]_10 ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    \tc_enable[4]_i_1 
       (.I0(tc_enable_reg014_out),
        .I1(p_4_in),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I5(\tc_enable_reg[4]_0 ),
        .O(\FSM_sequential_tc_sm_state_reg[2]_11 ));
  LUT6 #(
    .INIT(64'hBBBB8BBB88888888)) 
    \tc_enable[5]_i_1 
       (.I0(tc_enable_reg0),
        .I1(p_5_in),
        .I2(\FSM_sequential_tc_sm_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_tc_sm_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_tc_sm_state_reg[2]_0 [0]),
        .I5(\tc_enable_reg[5] ),
        .O(\FSM_sequential_tc_sm_state_reg[2]_12 ));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__100
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__101
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__102
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__103
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__104
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__105
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__106
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__107
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__108
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__109
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__110
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__111
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__112
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__113
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__114
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__115
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__116
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__117
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__118
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__119
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__120
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__121
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__122
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__123
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__124
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__125
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__126
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__127
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__128
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__129
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__130
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__131
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__132
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__133
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__134
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__135
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__136
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__137
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__138
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__139
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__140
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__141
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__142
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__143
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__144
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__145
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__146
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__147
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__148
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__149
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__150
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__151
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__152
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__153
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__154
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__155
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__156
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__157
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__158
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__80
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__81
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__82
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__83
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__84
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__85
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__86
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__87
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__88
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__89
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__90
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__91
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__92
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__93
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__94
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__95
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__96
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__97
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__98
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "5" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__parameterized0__99
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [4:0]syncstages_ff;

  assign dest_out = syncstages_ff[4];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[3]),
        .Q(syncstages_ff[4]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
