{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1759391406293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1759391406294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 15:50:06 2025 " "Processing started: Thu Oct 02 15:50:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1759391406294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1759391406294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_V2 -c DDS_V2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_V2 -c DDS_V2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1759391406294 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "16 24 32 " "Parallel Compilation has detected 32 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 24 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1759391406460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/circ_linebuf_800x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/circ_linebuf_800x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 circ_linebuf_800x8 " "Found entity 1: circ_linebuf_800x8" {  } { { "../RTL/group2/circ_linebuf_800x8.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/circ_linebuf_800x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/wave_draw_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/wave_draw_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_draw_rgb565 " "Found entity 1: wave_draw_rgb565" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/wave_linebuf_pingpong.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/wave_linebuf_pingpong.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_linebuf_pingpong " "Found entity 1: wave_linebuf_pingpong" {  } { { "../RTL/group2/wave_linebuf_pingpong.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_linebuf_pingpong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pattern_gen.v(73) " "Verilog HDL information at pattern_gen.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/lcd/pattern_gen.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/pattern_gen.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1759391406490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/pattern_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/pattern_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_gen " "Found entity 1: pattern_gen" {  } { { "../RTL/lcd/pattern_gen.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/pattern_gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_vtiming.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_vtiming.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_vtiming " "Found entity 1: lcd_vtiming" {  } { { "../RTL/lcd/lcd_vtiming.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/lcd_vtiming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_hsync.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_hsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_hsync " "Found entity 1: lcd_hsync" {  } { { "../RTL/lcd/lcd_hsync.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/lcd_hsync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_hde.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_hde.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_hde " "Found entity 1: lcd_hde" {  } { { "../RTL/lcd/lcd_hde.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/lcd_hde.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Found entity 1: LCD_DRV" {  } { { "../RTL/lcd/LCD_DRV.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRV.V" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/lcd/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/lcd/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRIVER " "Found entity 1: LCD_DRIVER" {  } { { "../RTL/lcd/LCD_DRIVER.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/group2/ram_800x8_dualclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/group2/ram_800x8_dualclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_800x8_dualclk " "Found entity 1: ram_800x8_dualclk" {  } { { "../RTL/group2/ram_800x8_dualclk.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/ram_800x8_dualclk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/lcd_clk/ipcore/pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/lcd_clk/ipcore/pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip " "Found entity 1: pll_ip" {  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406495 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "wave_gen_0_255_10s.v(283) " "Verilog HDL information at wave_gen_0_255_10s.v(283): always construct contains both blocking and non-blocking assignments" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 283 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1759391406495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/wave_gen_0_255_10s.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/wave_gen_0_255_10s.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_gen_0_255_10s " "Found entity 1: wave_gen_0_255_10s" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/uart_tx_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/uart_tx_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_simple " "Found entity 1: uart_tx_simple" {  } { { "../RTL/uart_tx_simple.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/uart_tx_simple.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/digit_to_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/digit_to_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit_to_seg " "Found entity 1: digit_to_seg" {  } { { "../RTL/digit_to_seg.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/digit_to_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/bin8_to_dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/bin8_to_dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin8_to_dec3 " "Found entity 1: bin8_to_dec3" {  } { { "../RTL/bin8_to_dec3.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/bin8_to_dec3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/ad_in_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/ad_in_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_IN_CTRL " "Found entity 1: AD_IN_CTRL" {  } { { "../RTL/AD_IN_CTRL.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/AD_IN_CTRL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/seven_segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/seven_segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "../RTL/seven_segment_display.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/seven_segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/outctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/outctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 outctrl " "Found entity 1: outctrl" {  } { { "../RTL/outctrl.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/outctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/dds_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/dds_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_V2 " "Found entity 1: DDS_V2" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgaprj/dds_v2/rtl/da_out_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgaprj/dds_v2/rtl/da_out_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DA_OUT_CTRL " "Found entity 1: DA_OUT_CTRL" {  } { { "../RTL/DA_OUT_CTRL.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DA_OUT_CTRL.V" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406505 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_V2 " "Elaborating entity \"DDS_V2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1759391406530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_IN_CTRL AD_IN_CTRL:u_ad_in " "Elaborating entity \"AD_IN_CTRL\" for hierarchy \"AD_IN_CTRL:u_ad_in\"" {  } { { "../RTL/DDS_V2.V" "u_ad_in" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DA_OUT_CTRL DA_OUT_CTRL:u_da_out " "Elaborating entity \"DA_OUT_CTRL\" for hierarchy \"DA_OUT_CTRL:u_da_out\"" {  } { { "../RTL/DDS_V2.V" "u_da_out" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_gen_0_255_10s wave_gen_0_255_10s:u_wave " "Elaborating entity \"wave_gen_0_255_10s\" for hierarchy \"wave_gen_0_255_10s:u_wave\"" {  } { { "../RTL/DDS_V2.V" "u_wave" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406541 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_rom.data_a 0 wave_gen_0_255_10s.v(19) " "Net \"sin_rom.data_a\" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759391406545 "|DDS_V2|wave_gen_0_255_10s:u_wave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_rom.waddr_a 0 wave_gen_0_255_10s.v(19) " "Net \"sin_rom.waddr_a\" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759391406545 "|DDS_V2|wave_gen_0_255_10s:u_wave"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin_rom.we_a 0 wave_gen_0_255_10s.v(19) " "Net \"sin_rom.we_a\" at wave_gen_0_255_10s.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1759391406545 "|DDS_V2|wave_gen_0_255_10s:u_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRIVER LCD_DRIVER:u_lcd " "Elaborating entity \"LCD_DRIVER\" for hierarchy \"LCD_DRIVER:u_lcd\"" {  } { { "../RTL/DDS_V2.V" "u_lcd" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst " "Elaborating entity \"pll_ip\" for hierarchy \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "pll_ip_inst" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\"" {  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "altpll_component" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\"" {  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component " "Instantiated megafunction \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2079 " "Parameter \"clk0_multiply_by\" = \"2079\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406565 ""}  } { { "ipcore/lcd_clk/ipcore/pll_ip.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/ipcore/lcd_clk/ipcore/pll_ip.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759391406565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip_altpll " "Found entity 1: pll_ip_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/pll_ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip_altpll LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated " "Elaborating entity \"pll_ip_altpll\" for hierarchy \"LCD_DRIVER:u_lcd\|pll_ip:pll_ip_inst\|altpll:altpll_component\|pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_hsync LCD_DRIVER:u_lcd\|lcd_hsync:u_lcd_hsync " "Elaborating entity \"lcd_hsync\" for hierarchy \"LCD_DRIVER:u_lcd\|lcd_hsync:u_lcd_hsync\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "u_lcd_hsync" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_hde LCD_DRIVER:u_lcd\|lcd_hde:u_lcd_hde " "Elaborating entity \"lcd_hde\" for hierarchy \"LCD_DRIVER:u_lcd\|lcd_hde:u_lcd_hde\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "u_lcd_hde" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_vtiming LCD_DRIVER:u_lcd\|lcd_vtiming:u_lcd_vtiming " "Elaborating entity \"lcd_vtiming\" for hierarchy \"LCD_DRIVER:u_lcd\|lcd_vtiming:u_lcd_vtiming\"" {  } { { "../RTL/lcd/LCD_DRIVER.V" "u_lcd_vtiming" { Text "D:/FPGAprj/DDS_V2/RTL/lcd/LCD_DRIVER.V" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circ_linebuf_800x8 circ_linebuf_800x8:u_circ " "Elaborating entity \"circ_linebuf_800x8\" for hierarchy \"circ_linebuf_800x8:u_circ\"" {  } { { "../RTL/DDS_V2.V" "u_circ" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 circ_linebuf_800x8.v(63) " "Verilog HDL assignment warning at circ_linebuf_800x8.v(63): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/group2/circ_linebuf_800x8.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/circ_linebuf_800x8.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|circ_linebuf_800x8:u_circ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 circ_linebuf_800x8.v(67) " "Verilog HDL assignment warning at circ_linebuf_800x8.v(67): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/group2/circ_linebuf_800x8.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/circ_linebuf_800x8.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|circ_linebuf_800x8:u_circ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_draw_rgb565 wave_draw_rgb565:u_draw " "Elaborating entity \"wave_draw_rgb565\" for hierarchy \"wave_draw_rgb565:u_draw\"" {  } { { "../RTL/DDS_V2.V" "u_draw" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406605 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 wave_draw_rgb565.v(22) " "Verilog HDL assignment warning at wave_draw_rgb565.v(22): truncated value with size 32 to match size of target (18)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wave_draw_rgb565.v(23) " "Verilog HDL assignment warning at wave_draw_rgb565.v(23): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 wave_draw_rgb565.v(25) " "Verilog HDL assignment warning at wave_draw_rgb565.v(25): truncated value with size 32 to match size of target (13)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 wave_draw_rgb565.v(26) " "Verilog HDL assignment warning at wave_draw_rgb565.v(26): truncated value with size 32 to match size of target (11)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wave_draw_rgb565.v(32) " "Verilog HDL assignment warning at wave_draw_rgb565.v(32): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 wave_draw_rgb565.v(33) " "Verilog HDL assignment warning at wave_draw_rgb565.v(33): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/group2/wave_draw_rgb565.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/group2/wave_draw_rgb565.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1759391406605 "|DDS_V2|wave_draw_rgb565:u_draw"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "circ_linebuf_800x8:u_circ\|mem_rtl_0 " "Inferred dual-clock RAM node \"circ_linebuf_800x8:u_circ\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1759391406724 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "circ_linebuf_800x8:u_circ\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"circ_linebuf_800x8:u_circ\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M9K " "Parameter RAM_BLOCK_TYPE set to M9K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1759391406805 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1759391406805 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1759391406805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"circ_linebuf_800x8:u_circ\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 800 " "Parameter \"NUMWORDS_B\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M9K " "Parameter \"RAM_BLOCK_TYPE\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1759391406833 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1759391406833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lue1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lue1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lue1 " "Found entity 1: altsyncram_lue1" {  } { { "db/altsyncram_lue1.tdf" "" { Text "D:/FPGAprj/DDS_V2/PRJ/db/altsyncram_lue1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1759391406861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1759391406861 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/wave_gen_0_255_10s.v" "" { Text "D:/FPGAprj/DDS_V2/RTL/wave_gen_0_255_10s.v" 290 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1759391406990 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1759391406990 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[0\] GND " "Pin \"lcd_rgb\[0\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[1\] GND " "Pin \"lcd_rgb\[1\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[2\] GND " "Pin \"lcd_rgb\[2\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[3\] GND " "Pin \"lcd_rgb\[3\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[4\] GND " "Pin \"lcd_rgb\[4\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[5\] GND " "Pin \"lcd_rgb\[5\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[6\] GND " "Pin \"lcd_rgb\[6\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[7\] GND " "Pin \"lcd_rgb\[7\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[8\] GND " "Pin \"lcd_rgb\[8\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[9\] GND " "Pin \"lcd_rgb\[9\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rgb\[10\] GND " "Pin \"lcd_rgb\[10\]\" is stuck at GND" {  } { { "../RTL/DDS_V2.V" "" { Text "D:/FPGAprj/DDS_V2/RTL/DDS_V2.V" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1759391407044 "|DDS_V2|lcd_rgb[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1759391407044 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1759391407105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.map.smsg " "Generated suppressed messages file D:/FPGAprj/DDS_V2/PRJ/output_files/DDS_V2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1759391407745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1759391407814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1759391407814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "555 " "Implemented 555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1759391407858 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1759391407858 ""} { "Info" "ICUT_CUT_TM_LCELLS" "504 " "Implemented 504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1759391407858 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1759391407858 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1759391407858 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1759391407858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1759391407868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 02 15:50:07 2025 " "Processing ended: Thu Oct 02 15:50:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1759391407868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1759391407868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1759391407868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1759391407868 ""}
