

================================================================
== Vitis HLS Report for 'read_input'
================================================================
* Date:           Fri Dec  1 23:01:18 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        LZW_HW
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        1|    65608|  6.667 ns|  0.437 ms|    1|  65608|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- mem_rd  |        0|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    479|    -|
|Register         |        -|    -|     177|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     177|    535|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_133_p2                 |         +|   0|  0|  20|          13|           1|
    |ap_block_state73_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_1_fu_139_p2              |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln44_fu_117_p2                |      icmp|   0|  0|  12|          13|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  56|          46|          22|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  389|         74|    1|         74|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |aximm1_blk_n_AR          |    9|          2|    1|          2|
    |aximm1_blk_n_R           |    9|          2|    1|          2|
    |i_reg_106                |    9|          2|   13|         26|
    |inStream_in_blk_n        |    9|          2|    1|          2|
    |in_len_V_loc_blk_n       |    9|          2|    1|          2|
    |in_len_V_loc_out_blk_n   |    9|          2|    1|          2|
    |in_r_blk_n               |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  479|         94|   23|        118|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  73|   0|   73|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |aximm1_addr_read_reg_174           |   8|   0|    8|          0|
    |aximm1_addr_reg_154                |  64|   0|   64|          0|
    |i_reg_106                          |  13|   0|   13|          0|
    |icmp_ln44_1_reg_170                |   1|   0|    1|          0|
    |icmp_ln44_1_reg_170_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_len_V_loc_read_reg_144          |  13|   0|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 177|   0|  177|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        read_input|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        read_input|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        read_input|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        read_input|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        read_input|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        read_input|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        read_input|  return value|
|m_axi_aximm1_AWVALID     |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWREADY     |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWADDR      |  out|   64|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWID        |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWLEN       |  out|   32|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWSIZE      |  out|    3|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWBURST     |  out|    2|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWLOCK      |  out|    2|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWCACHE     |  out|    4|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWPROT      |  out|    3|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWQOS       |  out|    4|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWREGION    |  out|    4|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_AWUSER      |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_WVALID      |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_WREADY      |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_WDATA       |  out|    8|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_WSTRB       |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_WLAST       |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_WID         |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_WUSER       |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARVALID     |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARREADY     |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARADDR      |  out|   64|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARID        |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARLEN       |  out|   32|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARSIZE      |  out|    3|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARBURST     |  out|    2|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARLOCK      |  out|    2|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARCACHE     |  out|    4|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARPROT      |  out|    3|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARQOS       |  out|    4|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARREGION    |  out|    4|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_ARUSER      |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_RVALID      |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_RREADY      |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_RDATA       |   in|    8|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_RLAST       |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_RID         |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_RUSER       |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_RRESP       |   in|    2|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_BVALID      |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_BREADY      |  out|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_BRESP       |   in|    2|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_BID         |   in|    1|       m_axi|            aximm1|       pointer|
|m_axi_aximm1_BUSER       |   in|    1|       m_axi|            aximm1|       pointer|
|in_r_dout                |   in|   64|     ap_fifo|              in_r|       pointer|
|in_r_empty_n             |   in|    1|     ap_fifo|              in_r|       pointer|
|in_r_read                |  out|    1|     ap_fifo|              in_r|       pointer|
|in_len_V_loc_dout        |   in|   13|     ap_fifo|      in_len_V_loc|       pointer|
|in_len_V_loc_empty_n     |   in|    1|     ap_fifo|      in_len_V_loc|       pointer|
|in_len_V_loc_read        |  out|    1|     ap_fifo|      in_len_V_loc|       pointer|
|in_len_V_loc_out_din     |  out|   13|     ap_fifo|  in_len_V_loc_out|       pointer|
|in_len_V_loc_out_full_n  |   in|    1|     ap_fifo|  in_len_V_loc_out|       pointer|
|in_len_V_loc_out_write   |  out|    1|     ap_fifo|  in_len_V_loc_out|       pointer|
|inStream_in_din          |  out|    8|     ap_fifo|       inStream_in|       pointer|
|inStream_in_full_n       |   in|    1|     ap_fifo|       inStream_in|       pointer|
|inStream_in_write        |  out|    1|     ap_fifo|       inStream_in|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

