

================================================================
== Vivado HLS Report for 'dense_wrapper_ap_fixed_20_8_5_3_0_ap_fixed_20_8_5_3_0_config22_s'
================================================================
* Date:           Thu Dec 12 22:34:53 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.030 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       67|       67| 0.404 us | 0.404 us |   64|   64| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    950|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|     195|     74|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    665|    -|
|Register         |        -|      -|    1542|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|    1737|   1689|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |                Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +---------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |myproject_axi_mul_20s_15s_32_5_1_U333  |myproject_axi_mul_20s_15s_32_5_1  |        0|      1|  195|  74|    0|
    +---------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |Total                                  |                                  |        0|      1|  195|  74|    0|
    +---------------------------------------+----------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln703_100_fu_760_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_101_fu_822_p2    |     +    |      0|  0|  27|          20|          20|
    |add_ln703_102_fu_893_p2    |     +    |      0|  0|  27|          20|          12|
    |add_ln703_103_fu_899_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_104_fu_903_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_105_fu_799_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_106_fu_805_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_107_fu_851_p2    |     +    |      0|  0|  27|          20|          20|
    |add_ln703_108_fu_908_p2    |     +    |      0|  0|  27|          20|          13|
    |add_ln703_109_fu_920_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_110_fu_924_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_48_fu_1042_p2    |     +    |      0|  0|  27|          20|          13|
    |add_ln703_49_fu_699_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_50_fu_914_p2     |     +    |      0|  0|  27|          20|          10|
    |add_ln703_51_fu_929_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_52_fu_934_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_53_fu_732_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_54_fu_738_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_55_fu_939_p2     |     +    |      0|  0|  27|          20|          13|
    |add_ln703_56_fu_945_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_57_fu_950_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_58_fu_710_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_59_fu_987_p2     |     +    |      0|  0|   8|          20|          12|
    |add_ln703_60_fu_993_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_61_fu_693_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_62_fu_1014_p2    |     +    |      0|  0|   8|          20|           8|
    |add_ln703_63_fu_1020_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_64_fu_794_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_65_fu_961_p2     |     +    |      0|  0|  27|          20|          12|
    |add_ln703_66_fu_977_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_67_fu_982_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_68_fu_687_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_69_fu_766_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_70_fu_772_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_71_fu_828_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_72_fu_857_p2     |     +    |      0|  0|  27|          20|           8|
    |add_ln703_73_fu_863_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_74_fu_867_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_75_fu_682_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_76_fu_716_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_77_fu_722_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_78_fu_816_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_79_fu_872_p2     |     +    |      0|  0|   8|          20|          12|
    |add_ln703_80_fu_878_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_81_fu_884_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_82_fu_888_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_83_fu_744_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_84_fu_749_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_85_fu_955_p2     |     +    |      0|  0|  27|          20|          11|
    |add_ln703_86_fu_967_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_87_fu_972_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_88_fu_782_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_89_fu_788_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_90_fu_998_p2     |     +    |      0|  0|  27|          20|          10|
    |add_ln703_91_fu_1004_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_92_fu_1009_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_93_fu_839_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_94_fu_1025_p2    |     +    |      0|  0|   8|          20|          11|
    |add_ln703_95_fu_1031_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_96_fu_845_p2     |     +    |      0|  0|  27|          20|          20|
    |add_ln703_97_fu_1048_p2    |     +    |      0|  0|   8|          20|          13|
    |add_ln703_98_fu_1054_p2    |     +    |      0|  0|   8|          20|          20|
    |add_ln703_99_fu_755_p2     |     +    |      0|  0|   8|          20|          20|
    |add_ln703_fu_1036_p2       |     +    |      0|  0|  27|          20|          13|
    |sub_ln1118_2_fu_666_p2     |     -    |      0|  0|   8|          32|          32|
    |sub_ln1118_fu_649_p2       |     -    |      0|  0|   8|           1|          32|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 950|        1315|        1218|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  293|         65|    1|         65|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |grp_fu_256_p0            |   85|         17|   20|        340|
    |grp_fu_256_p1            |  269|         63|   15|        945|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  665|        149|   38|       1354|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln703_100_reg_1228       |  20|   0|   20|          0|
    |add_ln703_101_reg_1268       |  20|   0|   20|          0|
    |add_ln703_102_reg_1318       |  20|   0|   20|          0|
    |add_ln703_104_reg_1323       |  20|   0|   20|          0|
    |add_ln703_106_reg_1253       |  20|   0|   20|          0|
    |add_ln703_107_reg_1293       |  20|   0|   20|          0|
    |add_ln703_108_reg_1328       |  20|   0|   20|          0|
    |add_ln703_110_reg_1338       |  20|   0|   20|          0|
    |add_ln703_49_reg_1183        |  20|   0|   20|          0|
    |add_ln703_50_reg_1333        |  20|   0|   20|          0|
    |add_ln703_52_reg_1343        |  20|   0|   20|          0|
    |add_ln703_54_reg_1218        |  20|   0|   20|          0|
    |add_ln703_55_reg_1348        |  20|   0|   20|          0|
    |add_ln703_57_reg_1353        |  20|   0|   20|          0|
    |add_ln703_58_reg_1203        |  20|   0|   20|          0|
    |add_ln703_60_reg_1378        |  20|   0|   20|          0|
    |add_ln703_61_reg_1178        |  20|   0|   20|          0|
    |add_ln703_63_reg_1393        |  20|   0|   20|          0|
    |add_ln703_64_reg_1248        |  20|   0|   20|          0|
    |add_ln703_65_reg_1363        |  20|   0|   20|          0|
    |add_ln703_67_reg_1373        |  20|   0|   20|          0|
    |add_ln703_68_reg_1168        |  20|   0|   20|          0|
    |add_ln703_70_reg_1233        |  20|   0|   20|          0|
    |add_ln703_71_reg_1273        |  20|   0|   20|          0|
    |add_ln703_72_reg_1298        |  20|   0|   20|          0|
    |add_ln703_74_reg_1303        |  20|   0|   20|          0|
    |add_ln703_75_reg_1163        |  20|   0|   20|          0|
    |add_ln703_77_reg_1208        |  20|   0|   20|          0|
    |add_ln703_78_reg_1263        |  20|   0|   20|          0|
    |add_ln703_80_reg_1308        |  20|   0|   20|          0|
    |add_ln703_82_reg_1313        |  20|   0|   20|          0|
    |add_ln703_84_reg_1223        |  20|   0|   20|          0|
    |add_ln703_85_reg_1358        |  20|   0|   20|          0|
    |add_ln703_87_reg_1368        |  20|   0|   20|          0|
    |add_ln703_89_reg_1243        |  20|   0|   20|          0|
    |add_ln703_90_reg_1383        |  20|   0|   20|          0|
    |add_ln703_92_reg_1388        |  20|   0|   20|          0|
    |add_ln703_93_reg_1283        |  20|   0|   20|          0|
    |add_ln703_95_reg_1398        |  20|   0|   20|          0|
    |add_ln703_96_reg_1288        |  20|   0|   20|          0|
    |ap_CS_fsm                    |  64|   0|   64|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_port_reg_data_1_V_read    |  20|   0|   20|          0|
    |ap_port_reg_data_2_V_read    |  20|   0|   20|          0|
    |ap_port_reg_data_3_V_read    |  20|   0|   20|          0|
    |ap_port_reg_data_4_V_read    |  20|   0|   20|          0|
    |ap_port_reg_data_5_V_read    |  20|   0|   20|          0|
    |ap_port_reg_data_6_V_read    |  20|   0|   20|          0|
    |ap_port_reg_data_7_V_read    |  20|   0|   20|          0|
    |data_0_V_read_2_reg_1137     |  20|   0|   20|          0|
    |reg_587                      |  20|   0|   20|          0|
    |reg_591                      |  20|   0|   20|          0|
    |reg_595                      |  20|   0|   20|          0|
    |reg_599                      |  20|   0|   20|          0|
    |reg_603                      |  20|   0|   20|          0|
    |reg_607                      |  20|   0|   20|          0|
    |reg_611                      |  20|   0|   20|          0|
    |reg_615                      |  20|   0|   20|          0|
    |reg_619                      |  20|   0|   20|          0|
    |sext_ln1118_37_reg_1148      |  32|   0|   32|          0|
    |sext_ln1118_38_reg_1153      |  32|   0|   32|          0|
    |sext_ln1118_39_reg_1188      |  32|   0|   32|          0|
    |sext_ln1118_40_reg_1213      |  32|   0|   32|          0|
    |sext_ln1118_41_reg_1238      |  32|   0|   32|          0|
    |sext_ln1118_42_reg_1258      |  32|   0|   32|          0|
    |sext_ln1118_43_reg_1278      |  32|   0|   32|          0|
    |sext_ln1118_reg_1143         |  32|   0|   32|          0|
    |trunc_ln708_221_reg_1158     |  20|   0|   20|          0|
    |trunc_ln708_229_reg_1173     |  20|   0|   20|          0|
    |trunc_ln708_237_reg_1193     |  20|   0|   20|          0|
    |trunc_ln708_238_reg_1198     |  20|   0|   20|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1542|   0| 1542|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_0    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_1    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_2    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_3    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_4    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_5    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_6    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_7    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_8    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_9    | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_10   | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_11   | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_12   | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_13   | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|ap_return_14   | out |   20| ap_ctrl_hs | dense_wrapper<ap_fixed<20, 8, 5, 3, 0>, ap_fixed<20, 8, 5, 3, 0>, config22> | return value |
|data_0_V_read  |  in |   20|   ap_none  |                                data_0_V_read                                |    scalar    |
|data_1_V_read  |  in |   20|   ap_none  |                                data_1_V_read                                |    scalar    |
|data_2_V_read  |  in |   20|   ap_none  |                                data_2_V_read                                |    scalar    |
|data_3_V_read  |  in |   20|   ap_none  |                                data_3_V_read                                |    scalar    |
|data_4_V_read  |  in |   20|   ap_none  |                                data_4_V_read                                |    scalar    |
|data_5_V_read  |  in |   20|   ap_none  |                                data_5_V_read                                |    scalar    |
|data_6_V_read  |  in |   20|   ap_none  |                                data_6_V_read                                |    scalar    |
|data_7_V_read  |  in |   20|   ap_none  |                                data_7_V_read                                |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

