library ieee;
use ieee.std_logic_1164;
use ieee.numeric_std.all;
Entity VGA IS
Port{
CLOCK_24: IN STD_LOGIC_VECTOR(1 downto 0);
VGA_HS,VGA_VS:OUT STD_LOGIC;
VGA_R,VGA_G,VGA_B:OUT STD_LOGIC_VECTOR(3 downto 0)
};
END VGA
ARCHITECTURE MAIN OF VGA IS
COMPONENT SYNC IS
PORT
(
CLK: IN STD_LOGIC;
HSYNC,VSYNC:OUT STD_LOGIC;
R,G,B:OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
);
END COMPONENT SYNC;
BEGIN
C1 : SYNC PORT MAP (VGACLK,VGA_HS,VGA_VS,VGA_R,VGA_G,VGA_B);
