//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: V1.9.8.10
//Created Time: Fri Mar 31 23:20:24 2023

`timescale 100 ps/100 ps
module Gowin_EMPU_Top(
	sys_clk,
	uart0_rxd,
	master_hrdata,
	master_hreadyout,
	master_hresp,
	master_hexresp,
	master_hruser,
	reset_n,
	uart0_txd,
	master_hclk,
	master_hrst,
	master_hsel,
	master_haddr,
	master_htrans,
	master_hwrite,
	master_hsize,
	master_hburst,
	master_hprot,
	master_hmemattr,
	master_hexreq,
	master_hmaster,
	master_hwdata,
	master_hmastlock,
	master_hreadymux,
	master_hauser,
	master_hwuser,
	gpio
);
input sys_clk;
input uart0_rxd;
input [31:0] master_hrdata;
input master_hreadyout;
input master_hresp;
input master_hexresp;
input [2:0] master_hruser;
input reset_n;
output uart0_txd;
output master_hclk;
output master_hrst;
output master_hsel;
output [31:0] master_haddr;
output [1:0] master_htrans;
output master_hwrite;
output [2:0] master_hsize;
output [2:0] master_hburst;
output [3:0] master_hprot;
output [1:0] master_hmemattr;
output master_hexreq;
output [3:0] master_hmaster;
output [31:0] master_hwdata;
output master_hmastlock;
output master_hreadymux;
output master_hauser;
output [3:0] master_hwuser;
inout [15:0] gpio;
wire GND;
wire VCC;
wire [15:0] gpio;
wire [31:0] master_haddr;
wire master_hauser;
wire [2:0] master_hburst;
wire master_hclk;
wire master_hexreq;
wire master_hexresp;
wire [3:0] master_hmaster;
wire master_hmastlock;
wire [1:0] master_hmemattr;
wire [3:0] master_hprot;
wire [31:0] master_hrdata;
wire master_hreadymux;
wire master_hreadyout;
wire master_hresp;
wire master_hrst;
wire [2:0] master_hruser;
wire master_hsel;
wire [2:0] master_hsize;
wire [1:0] master_htrans;
wire [31:0] master_hwdata;
wire master_hwrite;
wire [3:0] master_hwuser;
wire reset_n;
wire sys_clk;
wire uart0_rxd;
wire uart0_txd;
wire \Gowin_EMPU_inst/uart1_txd ;
wire \Gowin_EMPU_inst/u_emcu_top_310_UART0BAUDTICK ;
wire \Gowin_EMPU_inst/u_emcu_top_310_UART1BAUDTICK ;
wire \Gowin_EMPU_inst/u_emcu_top_310_INTMONITOR ;
wire \Gowin_EMPU_inst/sram0_cs ;
wire \Gowin_EMPU_inst/targflash0_hsel ;
wire \Gowin_EMPU_inst/targflash0_hreadymux ;
wire \Gowin_EMPU_inst/initexp0_hready ;
wire \Gowin_EMPU_inst/initexp0_hresp ;
wire \Gowin_EMPU_inst/initexp0_exresp ;
wire \Gowin_EMPU_inst/apbtargexp2_psel ;
wire \Gowin_EMPU_inst/apbtargexp2_penable ;
wire \Gowin_EMPU_inst/apbtargexp2_pwrite ;
wire \Gowin_EMPU_inst/u_emcu_top_310_DAPTDO ;
wire \Gowin_EMPU_inst/u_emcu_top_310_DAPJTAGNSW ;
wire \Gowin_EMPU_inst/u_emcu_top_310_DAPNTDOEN ;
wire \Gowin_EMPU_inst/trace_clk ;
wire \Gowin_EMPU_inst/targflash0_readyout ;
wire \Gowin_EMPU_inst/n100_6 ;
wire \Gowin_EMPU_inst/apbtargexp2_pready ;
wire [15:0] \Gowin_EMPU_inst/io_exp_output_o ;
wire [15:0] \Gowin_EMPU_inst/io_exp_outputen_o ;
wire [11:0] \Gowin_EMPU_inst/sram0_addr ;
wire [3:0] \Gowin_EMPU_inst/sram0_wren ;
wire [31:0] \Gowin_EMPU_inst/sram0_wdata ;
wire [14:2] \Gowin_EMPU_inst/targflash0_haddr ;
wire [1:1] \Gowin_EMPU_inst/targflash0_htrans ;
wire [11:10] \Gowin_EMPU_inst/apbtargexp2_paddr ;
wire [15:0] \Gowin_EMPU_inst/io_exp_input_i ;
wire [31:0] \Gowin_EMPU_inst/targflash0_hrdata ;
wire [31:0] \Gowin_EMPU_inst/sram0_rdata ;
wire [12:12] \Gowin_EMPU_inst/SRAM0ADDR ;
wire [28:0] \Gowin_EMPU_inst/TARGFLASH0HADDR ;
wire [0:0] \Gowin_EMPU_inst/TARGFLASH0HTRANS ;
wire [2:0] \Gowin_EMPU_inst/TARGFLASH0HSIZE ;
wire [2:0] \Gowin_EMPU_inst/TARGFLASH0HBURST ;
wire [31:0] \Gowin_EMPU_inst/INITEXP0HRDATA ;
wire [2:0] \Gowin_EMPU_inst/INITEXP0HRUSER ;
wire [3:0] \Gowin_EMPU_inst/APBTARGEXP2PSTRB ;
wire [2:0] \Gowin_EMPU_inst/APBTARGEXP2PPROT ;
wire [9:0] \Gowin_EMPU_inst/APBTARGEXP2PADDR ;
wire [31:0] \Gowin_EMPU_inst/APBTARGEXP2PWDATA ;
wire [3:0] \Gowin_EMPU_inst/TPIUTRACEDATA ;
wire \Gowin_EMPU_inst/u_gpio/n5_6 ;
wire \Gowin_EMPU_inst/u_gpio/n7_6 ;
wire \Gowin_EMPU_inst/u_gpio/n9_6 ;
wire \Gowin_EMPU_inst/u_gpio/n11_6 ;
wire \Gowin_EMPU_inst/u_gpio/n13_6 ;
wire \Gowin_EMPU_inst/u_gpio/n15_6 ;
wire \Gowin_EMPU_inst/u_gpio/n17_6 ;
wire \Gowin_EMPU_inst/u_gpio/n19_6 ;
wire \Gowin_EMPU_inst/u_gpio/n21_6 ;
wire \Gowin_EMPU_inst/u_gpio/n23_6 ;
wire \Gowin_EMPU_inst/u_gpio/n25_6 ;
wire \Gowin_EMPU_inst/u_gpio/n27_6 ;
wire \Gowin_EMPU_inst/u_gpio/n29_6 ;
wire \Gowin_EMPU_inst/u_gpio/n31_6 ;
wire \Gowin_EMPU_inst/u_gpio/n33_6 ;
wire \Gowin_EMPU_inst/u_gpio/n35_6 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n77_4 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n145_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n146_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n147_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n148_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n149_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n150_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n151_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n152_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n153_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n154_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n155_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n156_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n157_3 ;
wire \Gowin_EMPU_inst/u_flash_wrap/hready_out_6 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n214_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n76_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n95_5 ;
wire \Gowin_EMPU_inst/u_flash_wrap/n145_4 ;
wire \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ;
wire \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ;
wire \Gowin_EMPU_inst/u_flash_wrap/hsel_1d ;
wire \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ;
wire \Gowin_EMPU_inst/u_flash_wrap/se_out ;
wire [1:0] \Gowin_EMPU_inst/u_flash_wrap/bus_cnt ;
wire [12:0] \Gowin_EMPU_inst/u_flash_wrap/haddr_1d ;
wire [1:1] \Gowin_EMPU_inst/u_flash_wrap/htrans_1d ;
wire [12:0] \Gowin_EMPU_inst/u_flash_wrap/rom_addr ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n36_6 ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n104_6 ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n172_6 ;
wire \Gowin_EMPU_inst/u_sram_subsystem/n240_6 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_0 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_1 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_2 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_3 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_4 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_5 ;
wire [31:4] \Gowin_EMPU_inst/u_sram_subsystem/DO_6 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR \Gowin_EMPU_inst/sys_reset  (
	.GSRI(reset_n)
);
OBUF gowin_buf_0 (
	.I(sys_clk),
	.O(master_hclk)
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio0  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [0]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n5_6 ),
	.IO(gpio[0]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [0])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio1  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [1]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n7_6 ),
	.IO(gpio[1]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [1])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio2  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [2]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n9_6 ),
	.IO(gpio[2]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [2])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio3  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [3]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n11_6 ),
	.IO(gpio[3]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [3])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio4  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [4]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n13_6 ),
	.IO(gpio[4]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [4])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio5  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [5]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n15_6 ),
	.IO(gpio[5]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [5])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio6  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [6]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n17_6 ),
	.IO(gpio[6]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [6])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio7  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [7]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n19_6 ),
	.IO(gpio[7]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [7])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio8  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [8]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n21_6 ),
	.IO(gpio[8]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [8])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio9  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [9]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n23_6 ),
	.IO(gpio[9]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [9])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio10  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [10]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n25_6 ),
	.IO(gpio[10]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [10])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio11  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [11]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n27_6 ),
	.IO(gpio[11]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [11])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio12  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [12]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n29_6 ),
	.IO(gpio[12]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [12])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio13  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [13]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n31_6 ),
	.IO(gpio[13]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [13])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio14  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [14]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n33_6 ),
	.IO(gpio[14]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [14])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio15  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [15]),
	.OEN(\Gowin_EMPU_inst/u_gpio/n35_6 ),
	.IO(gpio[15]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [15])
);
EMCU \Gowin_EMPU_inst/u_emcu_top  (
	.FCLK(sys_clk),
	.PORESETN(reset_n),
	.SYSRESETN(reset_n),
	.RTCSRCCLK(GND),
	.UART0RXDI(uart0_rxd),
	.UART1RXDI(GND),
	.TARGFLASH0HRESP(GND),
	.TARGFLASH0EXRESP(GND),
	.TARGFLASH0HREADYOUT(\Gowin_EMPU_inst/targflash0_readyout ),
	.TARGEXP0HREADYOUT(master_hreadyout),
	.TARGEXP0HRESP(master_hresp),
	.TARGEXP0EXRESP(master_hexresp),
	.INITEXP0HSEL(GND),
	.INITEXP0HWRITE(GND),
	.INITEXP0EXREQ(GND),
	.INITEXP0HMASTLOCK(GND),
	.INITEXP0HAUSER(GND),
	.APBTARGEXP2PREADY(\Gowin_EMPU_inst/apbtargexp2_pready ),
	.APBTARGEXP2PSLVERR(GND),
	.DAPSWDITMS(GND),
	.DAPTDI(GND),
	.DAPNTRST(VCC),
	.DAPSWCLKTCK(GND),
	.FLASHERR(GND),
	.FLASHINT(GND),
	.INITEXP0HTRANS({GND, GND}),
	.IOEXPINPUTI({\Gowin_EMPU_inst/io_exp_input_i [15:0]}),
	.SRAM0RDATA({\Gowin_EMPU_inst/sram0_rdata [31:0]}),
	.TARGFLASH0HRDATA({\Gowin_EMPU_inst/targflash0_hrdata [31:0]}),
	.TARGFLASH0HRUSER({GND, GND, GND}),
	.TARGEXP0HRDATA({master_hrdata[31:0]}),
	.TARGEXP0HRUSER({master_hruser[2:0]}),
	.INITEXP0HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HSIZE({GND, GND, GND}),
	.INITEXP0HBURST({GND, GND, GND}),
	.INITEXP0HPROT({GND, GND, GND, GND}),
	.INITEXP0MEMATTR({GND, GND}),
	.INITEXP0HMASTER({GND, GND, GND, GND}),
	.INITEXP0HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HWUSER({GND, GND, GND, GND}),
	.APBTARGEXP2PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.MTXREMAP({VCC, VCC, VCC, VCC}),
	.GPINT({GND, GND, GND, GND, GND}),
	.UART0TXDO(uart0_txd),
	.UART1TXDO(\Gowin_EMPU_inst/uart1_txd ),
	.UART0BAUDTICK(\Gowin_EMPU_inst/u_emcu_top_310_UART0BAUDTICK ),
	.UART1BAUDTICK(\Gowin_EMPU_inst/u_emcu_top_310_UART1BAUDTICK ),
	.INTMONITOR(\Gowin_EMPU_inst/u_emcu_top_310_INTMONITOR ),
	.SRAM0CS(\Gowin_EMPU_inst/sram0_cs ),
	.MTXHRESETN(master_hrst),
	.TARGFLASH0HSEL(\Gowin_EMPU_inst/targflash0_hsel ),
	.TARGFLASH0HREADYMUX(\Gowin_EMPU_inst/targflash0_hreadymux ),
	.TARGEXP0HSEL(master_hsel),
	.TARGEXP0HWRITE(master_hwrite),
	.TARGEXP0EXREQ(master_hexreq),
	.TARGEXP0HMASTLOCK(master_hmastlock),
	.TARGEXP0HREADYMUX(master_hreadymux),
	.TARGEXP0HAUSER(master_hauser),
	.INITEXP0HREADY(\Gowin_EMPU_inst/initexp0_hready ),
	.INITEXP0HRESP(\Gowin_EMPU_inst/initexp0_hresp ),
	.INITEXP0EXRESP(\Gowin_EMPU_inst/initexp0_exresp ),
	.APBTARGEXP2PSEL(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.APBTARGEXP2PENABLE(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.APBTARGEXP2PWRITE(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.DAPTDO(\Gowin_EMPU_inst/u_emcu_top_310_DAPTDO ),
	.DAPNTDOEN(\Gowin_EMPU_inst/u_emcu_top_310_DAPNTDOEN ),
	.DAPJTAGNSW(\Gowin_EMPU_inst/u_emcu_top_310_DAPJTAGNSW ),
	.TPIUTRACECLK(\Gowin_EMPU_inst/trace_clk ),
	.IOEXPOUTPUTO({\Gowin_EMPU_inst/io_exp_output_o [15:0]}),
	.IOEXPOUTPUTENO({\Gowin_EMPU_inst/io_exp_outputen_o [15:0]}),
	.SRAM0ADDR({\Gowin_EMPU_inst/SRAM0ADDR [12], \Gowin_EMPU_inst/sram0_addr [11:0]}),
	.SRAM0WREN({\Gowin_EMPU_inst/sram0_wren [3:0]}),
	.SRAM0WDATA({\Gowin_EMPU_inst/sram0_wdata [31:0]}),
	.TARGFLASH0HADDR({\Gowin_EMPU_inst/TARGFLASH0HADDR [28:15], \Gowin_EMPU_inst/targflash0_haddr [14:2], \Gowin_EMPU_inst/TARGFLASH0HADDR [1:0]}),
	.TARGFLASH0HTRANS({\Gowin_EMPU_inst/targflash0_htrans [1], \Gowin_EMPU_inst/TARGFLASH0HTRANS [0]}),
	.TARGFLASH0HSIZE({\Gowin_EMPU_inst/TARGFLASH0HSIZE [2:0]}),
	.TARGFLASH0HBURST({\Gowin_EMPU_inst/TARGFLASH0HBURST [2:0]}),
	.TARGEXP0HADDR({master_haddr[31:0]}),
	.TARGEXP0HTRANS({master_htrans[1:0]}),
	.TARGEXP0MEMATTR({master_hmemattr[1:0]}),
	.TARGEXP0HSIZE({master_hsize[2:0]}),
	.TARGEXP0HPROT({master_hprot[3:0]}),
	.TARGEXP0HMASTER({master_hmaster[3:0]}),
	.TARGEXP0HWDATA({master_hwdata[31:0]}),
	.TARGEXP0HWUSER({master_hwuser[3:0]}),
	.INITEXP0HRDATA({\Gowin_EMPU_inst/INITEXP0HRDATA [31:0]}),
	.INITEXP0HRUSER({\Gowin_EMPU_inst/INITEXP0HRUSER [2:0]}),
	.APBTARGEXP2PSTRB({\Gowin_EMPU_inst/APBTARGEXP2PSTRB [3:0]}),
	.APBTARGEXP2PPROT({\Gowin_EMPU_inst/APBTARGEXP2PPROT [2:0]}),
	.APBTARGEXP2PADDR({\Gowin_EMPU_inst/apbtargexp2_paddr [11:10], \Gowin_EMPU_inst/APBTARGEXP2PADDR [9:0]}),
	.APBTARGEXP2PWDATA({\Gowin_EMPU_inst/APBTARGEXP2PWDATA [31:0]}),
	.TPIUTRACEDATA({\Gowin_EMPU_inst/TPIUTRACEDATA [3:0]}),
	.TARGEXP0HBURST({master_hburst[2:0]})
);
INV \Gowin_EMPU_inst/u_gpio/n5_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [0]),
	.O(\Gowin_EMPU_inst/u_gpio/n5_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n7_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [1]),
	.O(\Gowin_EMPU_inst/u_gpio/n7_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n9_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [2]),
	.O(\Gowin_EMPU_inst/u_gpio/n9_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n11_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [3]),
	.O(\Gowin_EMPU_inst/u_gpio/n11_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n13_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [4]),
	.O(\Gowin_EMPU_inst/u_gpio/n13_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n15_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [5]),
	.O(\Gowin_EMPU_inst/u_gpio/n15_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n17_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [6]),
	.O(\Gowin_EMPU_inst/u_gpio/n17_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n19_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [7]),
	.O(\Gowin_EMPU_inst/u_gpio/n19_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n21_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [8]),
	.O(\Gowin_EMPU_inst/u_gpio/n21_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n23_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [9]),
	.O(\Gowin_EMPU_inst/u_gpio/n23_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n25_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [10]),
	.O(\Gowin_EMPU_inst/u_gpio/n25_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n27_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [11]),
	.O(\Gowin_EMPU_inst/u_gpio/n27_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n29_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [12]),
	.O(\Gowin_EMPU_inst/u_gpio/n29_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n31_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [13]),
	.O(\Gowin_EMPU_inst/u_gpio/n31_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n33_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [14]),
	.O(\Gowin_EMPU_inst/u_gpio/n33_6 )
);
INV \Gowin_EMPU_inst/u_gpio/n35_s2  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [15]),
	.O(\Gowin_EMPU_inst/u_gpio/n35_6 )
);
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n77_s0  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I2(\Gowin_EMPU_inst/targflash0_readyout ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n77_4 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n77_s0 .INIT=16'h001F;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n145_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n145_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n145_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n146_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n146_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n146_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n147_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n147_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n147_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n148_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n148_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n148_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n149_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n149_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n149_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n150_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n150_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n150_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n151_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n151_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n151_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n152_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n152_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n152_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n153_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n153_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n153_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n154_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n154_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n154_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n155_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n155_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n155_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n156_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n156_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n156_s0 .INIT=16'hCACC;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n157_s0  (
	.I0(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n157_3 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n157_s0 .INIT=16'hCACC;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/hready_out_s3  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.I2(\Gowin_EMPU_inst/targflash0_readyout ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/hready_out_6 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_s3 .INIT=8'hF4;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/n214_s1  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/n145_4 ),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n214_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n214_s1 .INIT=16'h0B00;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n76_s1  (
	.I0(\Gowin_EMPU_inst/targflash0_readyout ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n76_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n76_s1 .INIT=8'h14;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/n95_s1  (
	.I0(\Gowin_EMPU_inst/targflash0_hsel ),
	.I1(\Gowin_EMPU_inst/targflash0_readyout ),
	.I2(\Gowin_EMPU_inst/targflash0_htrans [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n95_5 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n95_s1 .INIT=8'h7F;
LUT2 \Gowin_EMPU_inst/u_flash_wrap/n145_s1  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/n145_4 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/n145_s1 .INIT=4'h1;
LUT3 \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/hsel_1d ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/hready_out_1d ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s6  (
	.I0(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_11 ),
	.I1(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.I2(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0]),
	.I3(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1]),
	.F(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s6 .INIT=16'h000B;
DFFC \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n77_4 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/haddr_1d [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0  (
	.D(\Gowin_EMPU_inst/targflash0_hsel ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/hsel_1d )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0  (
	.D(\Gowin_EMPU_inst/targflash0_htrans [1]),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/htrans_1d [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0  (
	.D(\Gowin_EMPU_inst/targflash0_readyout ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/hready_out_1d )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/se_out_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n214_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/se_out )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/se_out_s0 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n76_5 ),
	.CLK(sys_clk),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/bus_cnt [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0 .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_flash_wrap/hready_out_s1  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n95_5 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/hready_out_6 ),
	.PRESET(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/targflash0_readyout )
);
defparam \Gowin_EMPU_inst/u_flash_wrap/hready_out_s1 .INIT=1'b1;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n145_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n146_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n147_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n148_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n149_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n150_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n151_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n152_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n153_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n154_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n155_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n156_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s3 .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3  (
	.D(\Gowin_EMPU_inst/u_flash_wrap/n157_3 ),
	.CLK(sys_clk),
	.CE(\Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_13 ),
	.CLEAR(\Gowin_EMPU_inst/n100_6 ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_addr [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s3 .INIT=1'b0;
INV \Gowin_EMPU_inst/u_flash_wrap/n100_s2  (
	.I(master_hrst),
	.O(\Gowin_EMPU_inst/n100_6 )
);
FLASH256K \Gowin_EMPU_inst/u_flash_wrap/u_flash/flash_inst  (
	.XE(master_hrst),
	.YE(master_hrst),
	.SE(\Gowin_EMPU_inst/u_flash_wrap/se_out ),
	.PROG(GND),
	.ERASE(GND),
	.NVSTR(GND),
	.XADR({\Gowin_EMPU_inst/u_flash_wrap/rom_addr [12:6]}),
	.YADR({\Gowin_EMPU_inst/u_flash_wrap/rom_addr [5:0]}),
	.DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DOUT({\Gowin_EMPU_inst/targflash0_hrdata [31:0]})
);
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [0]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n36_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [3:0]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO [31:4], \Gowin_EMPU_inst/sram0_rdata [3:0]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_00 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [0]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n36_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [7:4]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_0 [31:4], \Gowin_EMPU_inst/sram0_rdata [7:4]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_01 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [1]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n104_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [11:8]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_1 [31:4], \Gowin_EMPU_inst/sram0_rdata [11:8]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_10 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [1]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n104_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [15:12]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_2 [31:4], \Gowin_EMPU_inst/sram0_rdata [15:12]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [2]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n172_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [19:16]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_3 [31:4], \Gowin_EMPU_inst/sram0_rdata [19:16]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [2]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n172_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [23:20]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_4 [31:4], \Gowin_EMPU_inst/sram0_rdata [23:20]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [3]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n240_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [27:24]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_5 [31:4], \Gowin_EMPU_inst/sram0_rdata [27:24]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_30 .BLK_SEL_1=3'b111;
SDPB \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31  (
	.CLKA(sys_clk),
	.CEA(\Gowin_EMPU_inst/sram0_wren [3]),
	.RESETA(GND),
	.CLKB(sys_clk),
	.CEB(\Gowin_EMPU_inst/u_sram_subsystem/n240_6 ),
	.RESETB(\Gowin_EMPU_inst/n100_6 ),
	.OCE(VCC),
	.BLKSELA({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.BLKSELB({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [31:28]}),
	.ADA({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.ADB({\Gowin_EMPU_inst/sram0_addr [11:0], GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/DO_6 [31:4], \Gowin_EMPU_inst/sram0_rdata [31:28]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BIT_WIDTH_0=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BIT_WIDTH_1=4;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .RESET_MODE="SYNC";
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BLK_SEL_0=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_31 .BLK_SEL_1=3'b111;
INV \Gowin_EMPU_inst/u_sram_subsystem/n36_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [0]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n36_6 )
);
INV \Gowin_EMPU_inst/u_sram_subsystem/n104_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [1]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n104_6 )
);
INV \Gowin_EMPU_inst/u_sram_subsystem/n172_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [2]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n172_6 )
);
INV \Gowin_EMPU_inst/u_sram_subsystem/n240_s2  (
	.I(\Gowin_EMPU_inst/sram0_wren [3]),
	.O(\Gowin_EMPU_inst/u_sram_subsystem/n240_6 )
);
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/apbtargexp2_pready )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/apbtargexp2_pready_s .INIT=8'h1F;
endmodule
