<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_dac.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__dac_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_ll_dac.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of DAC LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__ll__dac_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structLL__DAC__InitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__ES__INIT.html#structLL__DAC__InitTypeDef">LL_DAC_InitTypeDef</a></td></tr>
<tr class="memdesc:structLL__DAC__InitTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure definition of some features of DAC instance.  <a href="group__DAC__LL__ES__INIT.html#structLL__DAC__InitTypeDef">More...</a><br /></td></tr>
<tr class="separator:structLL__DAC__InitTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaaf24b1569e765f11017112172db550e4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gaaf24b1569e765f11017112172db550e4">LL_DAC_SetHighFrequencyMode</a> (DAC_TypeDef *DACx, uint32_t HighFreqMode)</td></tr>
<tr class="memdesc:gaaf24b1569e765f11017112172db550e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the high frequency interface mode for the selected DAC instance @rmtoll CR HFSEL LL_DAC_SetHighFrequencyMode.  <a href="group__DAC__LL__EF__Configuration.html#gaaf24b1569e765f11017112172db550e4">More...</a><br /></td></tr>
<tr class="separator:gaaf24b1569e765f11017112172db550e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81816c8dac44edb16b87b2dff9a0a9a4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga81816c8dac44edb16b87b2dff9a0a9a4">LL_DAC_GetHighFrequencyMode</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga81816c8dac44edb16b87b2dff9a0a9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the high frequency interface mode for the selected DAC instance @rmtoll CR HFSEL LL_DAC_GetHighFrequencyMode.  <a href="group__DAC__LL__EF__Configuration.html#ga81816c8dac44edb16b87b2dff9a0a9a4">More...</a><br /></td></tr>
<tr class="separator:ga81816c8dac44edb16b87b2dff9a0a9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899a4115519f2f262dafd820ff4b0414"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga899a4115519f2f262dafd820ff4b0414">LL_DAC_SetMode</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t ChannelMode)</td></tr>
<tr class="memdesc:ga899a4115519f2f262dafd820ff4b0414"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the operating mode for the selected DAC channel: calibration or normal operating mode. @rmtoll CR CEN1 LL_DAC_SetMode<br  />
 CR CEN2 LL_DAC_SetMode.  <a href="group__DAC__LL__EF__Configuration.html#ga899a4115519f2f262dafd820ff4b0414">More...</a><br /></td></tr>
<tr class="separator:ga899a4115519f2f262dafd820ff4b0414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6748fd31e5833e5e59d2c3d166cdf94"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gac6748fd31e5833e5e59d2c3d166cdf94">LL_DAC_GetMode</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gac6748fd31e5833e5e59d2c3d166cdf94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the operating mode for the selected DAC channel: calibration or normal operating mode. @rmtoll CR CEN1 LL_DAC_GetMode<br  />
 CR CEN2 LL_DAC_GetMode.  <a href="group__DAC__LL__EF__Configuration.html#gac6748fd31e5833e5e59d2c3d166cdf94">More...</a><br /></td></tr>
<tr class="separator:gac6748fd31e5833e5e59d2c3d166cdf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e22a0a0e56a28bd841296d1c6b5362"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gaf1e22a0a0e56a28bd841296d1c6b5362">LL_DAC_SetTrimmingValue</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TrimmingValue)</td></tr>
<tr class="memdesc:gaf1e22a0a0e56a28bd841296d1c6b5362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the offset trimming value for the selected DAC channel. Trimming has an impact when output buffer is enabled and is intended to replace factory calibration default values. @rmtoll CCR OTRIM1 LL_DAC_SetTrimmingValue<br  />
 CCR OTRIM2 LL_DAC_SetTrimmingValue.  <a href="group__DAC__LL__EF__Configuration.html#gaf1e22a0a0e56a28bd841296d1c6b5362">More...</a><br /></td></tr>
<tr class="separator:gaf1e22a0a0e56a28bd841296d1c6b5362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a2d84d4342215f292ac96c4f00102d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gad7a2d84d4342215f292ac96c4f00102d">LL_DAC_GetTrimmingValue</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gad7a2d84d4342215f292ac96c4f00102d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset trimming value for the selected DAC channel. Trimming has an impact when output buffer is enabled and is intended to replace factory calibration default values. @rmtoll CCR OTRIM1 LL_DAC_GetTrimmingValue<br  />
 CCR OTRIM2 LL_DAC_GetTrimmingValue.  <a href="group__DAC__LL__EF__Configuration.html#gad7a2d84d4342215f292ac96c4f00102d">More...</a><br /></td></tr>
<tr class="separator:gad7a2d84d4342215f292ac96c4f00102d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254566b750bee0ba3115f70f7a1c8d78"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga254566b750bee0ba3115f70f7a1c8d78">LL_DAC_SetTriggerSource</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)</td></tr>
<tr class="memdesc:ga254566b750bee0ba3115f70f7a1c8d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the conversion trigger source for the selected DAC channel.  <a href="group__DAC__LL__EF__Configuration.html#ga254566b750bee0ba3115f70f7a1c8d78">More...</a><br /></td></tr>
<tr class="separator:ga254566b750bee0ba3115f70f7a1c8d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243b8a99d3b2bd61c937f388323ccb37"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga243b8a99d3b2bd61c937f388323ccb37">LL_DAC_GetTriggerSource</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga243b8a99d3b2bd61c937f388323ccb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the conversion trigger source for the selected DAC channel.  <a href="group__DAC__LL__EF__Configuration.html#ga243b8a99d3b2bd61c937f388323ccb37">More...</a><br /></td></tr>
<tr class="separator:ga243b8a99d3b2bd61c937f388323ccb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a145c65a27be32d5c6c586903f3660"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga92a145c65a27be32d5c6c586903f3660">LL_DAC_SetWaveAutoGeneration</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)</td></tr>
<tr class="memdesc:ga92a145c65a27be32d5c6c586903f3660"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the waveform automatic generation mode for the selected DAC channel. @rmtoll CR WAVE1 LL_DAC_SetWaveAutoGeneration<br  />
 CR WAVE2 LL_DAC_SetWaveAutoGeneration.  <a href="group__DAC__LL__EF__Configuration.html#ga92a145c65a27be32d5c6c586903f3660">More...</a><br /></td></tr>
<tr class="separator:ga92a145c65a27be32d5c6c586903f3660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac28387435df9c400162ed8975e979380"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gac28387435df9c400162ed8975e979380">LL_DAC_GetWaveAutoGeneration</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gac28387435df9c400162ed8975e979380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the waveform automatic generation mode for the selected DAC channel. @rmtoll CR WAVE1 LL_DAC_GetWaveAutoGeneration<br  />
 CR WAVE2 LL_DAC_GetWaveAutoGeneration.  <a href="group__DAC__LL__EF__Configuration.html#gac28387435df9c400162ed8975e979380">More...</a><br /></td></tr>
<tr class="separator:gac28387435df9c400162ed8975e979380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac091cee9c067f0c73a5a8364f4b9e2c9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gac091cee9c067f0c73a5a8364f4b9e2c9">LL_DAC_SetWaveNoiseLFSR</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)</td></tr>
<tr class="memdesc:gac091cee9c067f0c73a5a8364f4b9e2c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the noise waveform generation for the selected DAC channel: Noise mode and parameters LFSR (linear feedback shift register).  <a href="group__DAC__LL__EF__Configuration.html#gac091cee9c067f0c73a5a8364f4b9e2c9">More...</a><br /></td></tr>
<tr class="separator:gac091cee9c067f0c73a5a8364f4b9e2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac34a2b25f9d8f3f7d0496e676f595"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gac7ac34a2b25f9d8f3f7d0496e676f595">LL_DAC_GetWaveNoiseLFSR</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gac7ac34a2b25f9d8f3f7d0496e676f595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the noise waveform generation for the selected DAC channel: Noise mode and parameters LFSR (linear feedback shift register). @rmtoll CR MAMP1 LL_DAC_GetWaveNoiseLFSR<br  />
 CR MAMP2 LL_DAC_GetWaveNoiseLFSR.  <a href="group__DAC__LL__EF__Configuration.html#gac7ac34a2b25f9d8f3f7d0496e676f595">More...</a><br /></td></tr>
<tr class="separator:gac7ac34a2b25f9d8f3f7d0496e676f595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd2adf12bc4bba65c70b810ddff9c06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gafdd2adf12bc4bba65c70b810ddff9c06">LL_DAC_SetWaveTriangleAmplitude</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriangleAmplitude)</td></tr>
<tr class="memdesc:gafdd2adf12bc4bba65c70b810ddff9c06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the triangle waveform generation for the selected DAC channel: triangle mode and amplitude.  <a href="group__DAC__LL__EF__Configuration.html#gafdd2adf12bc4bba65c70b810ddff9c06">More...</a><br /></td></tr>
<tr class="separator:gafdd2adf12bc4bba65c70b810ddff9c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb42e2e2979ca771aae855e049b258b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gaacb42e2e2979ca771aae855e049b258b">LL_DAC_GetWaveTriangleAmplitude</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gaacb42e2e2979ca771aae855e049b258b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the triangle waveform generation for the selected DAC channel: triangle mode and amplitude. @rmtoll CR MAMP1 LL_DAC_GetWaveTriangleAmplitude<br  />
 CR MAMP2 LL_DAC_GetWaveTriangleAmplitude.  <a href="group__DAC__LL__EF__Configuration.html#gaacb42e2e2979ca771aae855e049b258b">More...</a><br /></td></tr>
<tr class="separator:gaacb42e2e2979ca771aae855e049b258b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c6e9565bf1dec5a4df93dc2f8581c8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga37c6e9565bf1dec5a4df93dc2f8581c8">LL_DAC_ConfigOutput</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputMode, uint32_t OutputBuffer, uint32_t OutputConnection)</td></tr>
<tr class="memdesc:ga37c6e9565bf1dec5a4df93dc2f8581c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the output for the selected DAC channel.  <a href="group__DAC__LL__EF__Configuration.html#ga37c6e9565bf1dec5a4df93dc2f8581c8">More...</a><br /></td></tr>
<tr class="separator:ga37c6e9565bf1dec5a4df93dc2f8581c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf5aee9a16a0dbb47df9699fbf45e39"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga9cf5aee9a16a0dbb47df9699fbf45e39">LL_DAC_SetOutputMode</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputMode)</td></tr>
<tr class="memdesc:ga9cf5aee9a16a0dbb47df9699fbf45e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the output mode normal or sample-and-hold for the selected DAC channel.  <a href="group__DAC__LL__EF__Configuration.html#ga9cf5aee9a16a0dbb47df9699fbf45e39">More...</a><br /></td></tr>
<tr class="separator:ga9cf5aee9a16a0dbb47df9699fbf45e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38516ce22ad60f1efebd9dd8665cd9c7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga38516ce22ad60f1efebd9dd8665cd9c7">LL_DAC_GetOutputMode</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga38516ce22ad60f1efebd9dd8665cd9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output mode normal or sample-and-hold for the selected DAC channel. @rmtoll CR MODE1 LL_DAC_GetOutputMode<br  />
 CR MODE2 LL_DAC_GetOutputMode.  <a href="group__DAC__LL__EF__Configuration.html#ga38516ce22ad60f1efebd9dd8665cd9c7">More...</a><br /></td></tr>
<tr class="separator:ga38516ce22ad60f1efebd9dd8665cd9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219b21d8c6899954897345c41e366c4a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga219b21d8c6899954897345c41e366c4a">LL_DAC_SetOutputBuffer</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)</td></tr>
<tr class="memdesc:ga219b21d8c6899954897345c41e366c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the output buffer for the selected DAC channel.  <a href="group__DAC__LL__EF__Configuration.html#ga219b21d8c6899954897345c41e366c4a">More...</a><br /></td></tr>
<tr class="separator:ga219b21d8c6899954897345c41e366c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0157c7ad86b6a272f53cc124967f2136"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga0157c7ad86b6a272f53cc124967f2136">LL_DAC_GetOutputBuffer</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga0157c7ad86b6a272f53cc124967f2136"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output buffer state for the selected DAC channel. @rmtoll CR MODE1 LL_DAC_GetOutputBuffer<br  />
 CR MODE2 LL_DAC_GetOutputBuffer.  <a href="group__DAC__LL__EF__Configuration.html#ga0157c7ad86b6a272f53cc124967f2136">More...</a><br /></td></tr>
<tr class="separator:ga0157c7ad86b6a272f53cc124967f2136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b74c03a0a29c231a2a27805bc8cbe0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga7b74c03a0a29c231a2a27805bc8cbe0d">LL_DAC_SetOutputConnection</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputConnection)</td></tr>
<tr class="memdesc:ga7b74c03a0a29c231a2a27805bc8cbe0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the output connection for the selected DAC channel.  <a href="group__DAC__LL__EF__Configuration.html#ga7b74c03a0a29c231a2a27805bc8cbe0d">More...</a><br /></td></tr>
<tr class="separator:ga7b74c03a0a29c231a2a27805bc8cbe0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga072f11196a2bcb9d2b0c45ae0558e962"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga072f11196a2bcb9d2b0c45ae0558e962">LL_DAC_GetOutputConnection</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga072f11196a2bcb9d2b0c45ae0558e962"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the output connection for the selected DAC channel.  <a href="group__DAC__LL__EF__Configuration.html#ga072f11196a2bcb9d2b0c45ae0558e962">More...</a><br /></td></tr>
<tr class="separator:ga072f11196a2bcb9d2b0c45ae0558e962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac13e18508e621bb4c9b86bb59b50a7d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gac13e18508e621bb4c9b86bb59b50a7d5">LL_DAC_SetSampleAndHoldSampleTime</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t SampleTime)</td></tr>
<tr class="memdesc:gac13e18508e621bb4c9b86bb59b50a7d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the sample-and-hold timing for the selected DAC channel: sample time.  <a href="group__DAC__LL__EF__Configuration.html#gac13e18508e621bb4c9b86bb59b50a7d5">More...</a><br /></td></tr>
<tr class="separator:gac13e18508e621bb4c9b86bb59b50a7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3cbd49855d0c414cb1fd0418a6c9aef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#gab3cbd49855d0c414cb1fd0418a6c9aef">LL_DAC_GetSampleAndHoldSampleTime</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gab3cbd49855d0c414cb1fd0418a6c9aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the sample-and-hold timing for the selected DAC channel: sample time @rmtoll SHSR1 TSAMPLE1 LL_DAC_GetSampleAndHoldSampleTime<br  />
 SHSR2 TSAMPLE2 LL_DAC_GetSampleAndHoldSampleTime.  <a href="group__DAC__LL__EF__Configuration.html#gab3cbd49855d0c414cb1fd0418a6c9aef">More...</a><br /></td></tr>
<tr class="separator:gab3cbd49855d0c414cb1fd0418a6c9aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d105177507e0f30be7b468dce75001"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga44d105177507e0f30be7b468dce75001">LL_DAC_SetSampleAndHoldHoldTime</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t HoldTime)</td></tr>
<tr class="memdesc:ga44d105177507e0f30be7b468dce75001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the sample-and-hold timing for the selected DAC channel: hold time @rmtoll SHHR THOLD1 LL_DAC_SetSampleAndHoldHoldTime<br  />
 SHHR THOLD2 LL_DAC_SetSampleAndHoldHoldTime.  <a href="group__DAC__LL__EF__Configuration.html#ga44d105177507e0f30be7b468dce75001">More...</a><br /></td></tr>
<tr class="separator:ga44d105177507e0f30be7b468dce75001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582f05ba9008a5e272c7eab62043b8ea"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga582f05ba9008a5e272c7eab62043b8ea">LL_DAC_GetSampleAndHoldHoldTime</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga582f05ba9008a5e272c7eab62043b8ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the sample-and-hold timing for the selected DAC channel: hold time @rmtoll SHHR THOLD1 LL_DAC_GetSampleAndHoldHoldTime<br  />
 SHHR THOLD2 LL_DAC_GetSampleAndHoldHoldTime.  <a href="group__DAC__LL__EF__Configuration.html#ga582f05ba9008a5e272c7eab62043b8ea">More...</a><br /></td></tr>
<tr class="separator:ga582f05ba9008a5e272c7eab62043b8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b0e7715fc03d0f1ac381a00adf3537"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga51b0e7715fc03d0f1ac381a00adf3537">LL_DAC_SetSampleAndHoldRefreshTime</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t RefreshTime)</td></tr>
<tr class="memdesc:ga51b0e7715fc03d0f1ac381a00adf3537"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the sample-and-hold timing for the selected DAC channel: refresh time @rmtoll SHRR TREFRESH1 LL_DAC_SetSampleAndHoldRefreshTime<br  />
 SHRR TREFRESH2 LL_DAC_SetSampleAndHoldRefreshTime.  <a href="group__DAC__LL__EF__Configuration.html#ga51b0e7715fc03d0f1ac381a00adf3537">More...</a><br /></td></tr>
<tr class="separator:ga51b0e7715fc03d0f1ac381a00adf3537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86d084464c4e5344b6dcebe5d7202b57"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Configuration.html#ga86d084464c4e5344b6dcebe5d7202b57">LL_DAC_GetSampleAndHoldRefreshTime</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga86d084464c4e5344b6dcebe5d7202b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the sample-and-hold timing for the selected DAC channel: refresh time @rmtoll SHRR TREFRESH1 LL_DAC_GetSampleAndHoldRefreshTime<br  />
 SHRR TREFRESH2 LL_DAC_GetSampleAndHoldRefreshTime.  <a href="group__DAC__LL__EF__Configuration.html#ga86d084464c4e5344b6dcebe5d7202b57">More...</a><br /></td></tr>
<tr class="separator:ga86d084464c4e5344b6dcebe5d7202b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f51ae9a09e98e93c5846a47da19fc28"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__DMA__Management.html#ga2f51ae9a09e98e93c5846a47da19fc28">LL_DAC_EnableDMAReq</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga2f51ae9a09e98e93c5846a47da19fc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DAC DMA transfer request of the selected channel.  <a href="group__DAC__LL__EF__DMA__Management.html#ga2f51ae9a09e98e93c5846a47da19fc28">More...</a><br /></td></tr>
<tr class="separator:ga2f51ae9a09e98e93c5846a47da19fc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d549fda973a73884d18722fc28a796"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__DMA__Management.html#ga14d549fda973a73884d18722fc28a796">LL_DAC_DisableDMAReq</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga14d549fda973a73884d18722fc28a796"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DAC DMA transfer request of the selected channel.  <a href="group__DAC__LL__EF__DMA__Management.html#ga14d549fda973a73884d18722fc28a796">More...</a><br /></td></tr>
<tr class="separator:ga14d549fda973a73884d18722fc28a796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae80164b5a05d93d2faa40ff3b7d1c89"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__DMA__Management.html#gaae80164b5a05d93d2faa40ff3b7d1c89">LL_DAC_IsDMAReqEnabled</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gaae80164b5a05d93d2faa40ff3b7d1c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC DMA transfer request state of the selected channel. (0: DAC DMA transfer request is disabled, 1: DAC DMA transfer request is enabled) @rmtoll CR DMAEN1 LL_DAC_IsDMAReqEnabled<br  />
 CR DMAEN2 LL_DAC_IsDMAReqEnabled.  <a href="group__DAC__LL__EF__DMA__Management.html#gaae80164b5a05d93d2faa40ff3b7d1c89">More...</a><br /></td></tr>
<tr class="separator:gaae80164b5a05d93d2faa40ff3b7d1c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e34d9b72dc548140520b292e5e80eb2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__DMA__Management.html#ga5e34d9b72dc548140520b292e5e80eb2">LL_DAC_DMA_GetRegAddr</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register)</td></tr>
<tr class="memdesc:ga5e34d9b72dc548140520b292e5e80eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Function to help to configure DMA transfer to DAC: retrieve the DAC register address from DAC instance and a list of DAC registers intended to be used (most commonly) with DMA transfer.  <a href="group__DAC__LL__EF__DMA__Management.html#ga5e34d9b72dc548140520b292e5e80eb2">More...</a><br /></td></tr>
<tr class="separator:ga5e34d9b72dc548140520b292e5e80eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0593279bd462563d3d2f679bebe228"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga7b0593279bd462563d3d2f679bebe228">LL_DAC_Enable</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga7b0593279bd462563d3d2f679bebe228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DAC selected channel. @rmtoll CR EN1 LL_DAC_Enable<br  />
 CR EN2 LL_DAC_Enable.  <a href="group__DAC__LL__EF__Operation.html#ga7b0593279bd462563d3d2f679bebe228">More...</a><br /></td></tr>
<tr class="separator:ga7b0593279bd462563d3d2f679bebe228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d90afd3f9830917009c72af8d56610"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#gaf1d90afd3f9830917009c72af8d56610">LL_DAC_Disable</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gaf1d90afd3f9830917009c72af8d56610"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DAC selected channel. @rmtoll CR EN1 LL_DAC_Disable<br  />
 CR EN2 LL_DAC_Disable.  <a href="group__DAC__LL__EF__Operation.html#gaf1d90afd3f9830917009c72af8d56610">More...</a><br /></td></tr>
<tr class="separator:gaf1d90afd3f9830917009c72af8d56610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686deb35afb81f71aaab6d8f2db667e0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga686deb35afb81f71aaab6d8f2db667e0">LL_DAC_IsEnabled</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga686deb35afb81f71aaab6d8f2db667e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC enable state of the selected channel. (0: DAC channel is disabled, 1: DAC channel is enabled) @rmtoll CR EN1 LL_DAC_IsEnabled<br  />
 CR EN2 LL_DAC_IsEnabled.  <a href="group__DAC__LL__EF__Operation.html#ga686deb35afb81f71aaab6d8f2db667e0">More...</a><br /></td></tr>
<tr class="separator:ga686deb35afb81f71aaab6d8f2db667e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2033f3019be6561b11d0a7f54ec9af48"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga2033f3019be6561b11d0a7f54ec9af48">LL_DAC_EnableTrigger</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga2033f3019be6561b11d0a7f54ec9af48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DAC trigger of the selected channel.  <a href="group__DAC__LL__EF__Operation.html#ga2033f3019be6561b11d0a7f54ec9af48">More...</a><br /></td></tr>
<tr class="separator:ga2033f3019be6561b11d0a7f54ec9af48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f642f3b122bf71ca6452b77a8a60c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#gab8f642f3b122bf71ca6452b77a8a60c5">LL_DAC_DisableTrigger</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gab8f642f3b122bf71ca6452b77a8a60c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DAC trigger of the selected channel. @rmtoll CR TEN1 LL_DAC_DisableTrigger<br  />
 CR TEN2 LL_DAC_DisableTrigger.  <a href="group__DAC__LL__EF__Operation.html#gab8f642f3b122bf71ca6452b77a8a60c5">More...</a><br /></td></tr>
<tr class="separator:gab8f642f3b122bf71ca6452b77a8a60c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc115e08844871d7f20d493e1e51f25c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#gacc115e08844871d7f20d493e1e51f25c">LL_DAC_IsTriggerEnabled</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gacc115e08844871d7f20d493e1e51f25c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC trigger state of the selected channel. (0: DAC trigger is disabled, 1: DAC trigger is enabled) @rmtoll CR TEN1 LL_DAC_IsTriggerEnabled<br  />
 CR TEN2 LL_DAC_IsTriggerEnabled.  <a href="group__DAC__LL__EF__Operation.html#gacc115e08844871d7f20d493e1e51f25c">More...</a><br /></td></tr>
<tr class="separator:gacc115e08844871d7f20d493e1e51f25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca419b7770230ea2affab58f7223ebc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga6ca419b7770230ea2affab58f7223ebc">LL_DAC_TrigSWConversion</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:ga6ca419b7770230ea2affab58f7223ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trig DAC conversion by software for the selected DAC channel.  <a href="group__DAC__LL__EF__Operation.html#ga6ca419b7770230ea2affab58f7223ebc">More...</a><br /></td></tr>
<tr class="separator:ga6ca419b7770230ea2affab58f7223ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8357cb7d63fe1bcebf95576d1d2ead"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga6b8357cb7d63fe1bcebf95576d1d2ead">LL_DAC_ConvertData12RightAligned</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)</td></tr>
<tr class="memdesc:ga6b8357cb7d63fe1bcebf95576d1d2ead"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (LSB aligned on bit 0), for the selected DAC channel. @rmtoll DHR12R1 DACC1DHR LL_DAC_ConvertData12RightAligned<br  />
 DHR12R2 DACC2DHR LL_DAC_ConvertData12RightAligned.  <a href="group__DAC__LL__EF__Operation.html#ga6b8357cb7d63fe1bcebf95576d1d2ead">More...</a><br /></td></tr>
<tr class="separator:ga6b8357cb7d63fe1bcebf95576d1d2ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22cae79d6ca7fd85944fbac09f4aef96"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga22cae79d6ca7fd85944fbac09f4aef96">LL_DAC_ConvertData12LeftAligned</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)</td></tr>
<tr class="memdesc:ga22cae79d6ca7fd85944fbac09f4aef96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (MSB aligned on bit 15), for the selected DAC channel. @rmtoll DHR12L1 DACC1DHR LL_DAC_ConvertData12LeftAligned<br  />
 DHR12L2 DACC2DHR LL_DAC_ConvertData12LeftAligned.  <a href="group__DAC__LL__EF__Operation.html#ga22cae79d6ca7fd85944fbac09f4aef96">More...</a><br /></td></tr>
<tr class="separator:ga22cae79d6ca7fd85944fbac09f4aef96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d378dccfa13c51ea1a86d95fbb73ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#gaf8d378dccfa13c51ea1a86d95fbb73ef">LL_DAC_ConvertData8RightAligned</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)</td></tr>
<tr class="memdesc:gaf8d378dccfa13c51ea1a86d95fbb73ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 8 bits left alignment (LSB aligned on bit 0), for the selected DAC channel. @rmtoll DHR8R1 DACC1DHR LL_DAC_ConvertData8RightAligned<br  />
 DHR8R2 DACC2DHR LL_DAC_ConvertData8RightAligned.  <a href="group__DAC__LL__EF__Operation.html#gaf8d378dccfa13c51ea1a86d95fbb73ef">More...</a><br /></td></tr>
<tr class="separator:gaf8d378dccfa13c51ea1a86d95fbb73ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4720412e221cc8edb626e7f3a31e3719"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga4720412e221cc8edb626e7f3a31e3719">LL_DAC_ConvertDualData12RightAligned</a> (DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</td></tr>
<tr class="memdesc:ga4720412e221cc8edb626e7f3a31e3719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (LSB aligned on bit 0), for both DAC channels. @rmtoll DHR12RD DACC1DHR LL_DAC_ConvertDualData12RightAligned<br  />
 DHR12RD DACC2DHR LL_DAC_ConvertDualData12RightAligned.  <a href="group__DAC__LL__EF__Operation.html#ga4720412e221cc8edb626e7f3a31e3719">More...</a><br /></td></tr>
<tr class="separator:ga4720412e221cc8edb626e7f3a31e3719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f3fc6d9b489842cd01a279e143021f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga17f3fc6d9b489842cd01a279e143021f">LL_DAC_ConvertDualData12LeftAligned</a> (DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</td></tr>
<tr class="memdesc:ga17f3fc6d9b489842cd01a279e143021f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 12 bits left alignment (MSB aligned on bit 15), for both DAC channels. @rmtoll DHR12LD DACC1DHR LL_DAC_ConvertDualData12LeftAligned<br  />
 DHR12LD DACC2DHR LL_DAC_ConvertDualData12LeftAligned.  <a href="group__DAC__LL__EF__Operation.html#ga17f3fc6d9b489842cd01a279e143021f">More...</a><br /></td></tr>
<tr class="separator:ga17f3fc6d9b489842cd01a279e143021f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3252efad17134aea89e658af00234c3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#ga3252efad17134aea89e658af00234c3c">LL_DAC_ConvertDualData8RightAligned</a> (DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)</td></tr>
<tr class="memdesc:ga3252efad17134aea89e658af00234c3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the data to be loaded in the data holding register in format 8 bits left alignment (LSB aligned on bit 0), for both DAC channels. @rmtoll DHR8RD DACC1DHR LL_DAC_ConvertDualData8RightAligned<br  />
 DHR8RD DACC2DHR LL_DAC_ConvertDualData8RightAligned.  <a href="group__DAC__LL__EF__Operation.html#ga3252efad17134aea89e658af00234c3c">More...</a><br /></td></tr>
<tr class="separator:ga3252efad17134aea89e658af00234c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40717715c9c0b93d44a3a1a189d9462"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Operation.html#gaf40717715c9c0b93d44a3a1a189d9462">LL_DAC_RetrieveOutputData</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel)</td></tr>
<tr class="memdesc:gaf40717715c9c0b93d44a3a1a189d9462"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve output data currently generated for the selected DAC channel.  <a href="group__DAC__LL__EF__Operation.html#gaf40717715c9c0b93d44a3a1a189d9462">More...</a><br /></td></tr>
<tr class="separator:gaf40717715c9c0b93d44a3a1a189d9462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352d1d504c257a69ff7a2a5a319f67f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#ga352d1d504c257a69ff7a2a5a319f67f7">LL_DAC_IsActiveFlag_CAL1</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga352d1d504c257a69ff7a2a5a319f67f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC calibration offset flag for DAC channel 1 @rmtoll SR CAL_FLAG1 LL_DAC_IsActiveFlag_CAL1.  <a href="group__DAC__LL__EF__FLAG__Management.html#ga352d1d504c257a69ff7a2a5a319f67f7">More...</a><br /></td></tr>
<tr class="separator:ga352d1d504c257a69ff7a2a5a319f67f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92a6af9fd445faa4b426ab8c5e9a378"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#gaa92a6af9fd445faa4b426ab8c5e9a378">LL_DAC_IsActiveFlag_CAL2</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:gaa92a6af9fd445faa4b426ab8c5e9a378"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC calibration offset flag for DAC channel 2 @rmtoll SR CAL_FLAG2 LL_DAC_IsActiveFlag_CAL2.  <a href="group__DAC__LL__EF__FLAG__Management.html#gaa92a6af9fd445faa4b426ab8c5e9a378">More...</a><br /></td></tr>
<tr class="separator:gaa92a6af9fd445faa4b426ab8c5e9a378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ad757aa5980e420d2f1864c11b6f43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#gac2ad757aa5980e420d2f1864c11b6f43">LL_DAC_IsActiveFlag_BWST1</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:gac2ad757aa5980e420d2f1864c11b6f43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC busy writing sample time flag for DAC channel 1 @rmtoll SR BWST1 LL_DAC_IsActiveFlag_BWST1.  <a href="group__DAC__LL__EF__FLAG__Management.html#gac2ad757aa5980e420d2f1864c11b6f43">More...</a><br /></td></tr>
<tr class="separator:gac2ad757aa5980e420d2f1864c11b6f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7abd71b173fbbe52960dae72ace7ec1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#gaf7abd71b173fbbe52960dae72ace7ec1">LL_DAC_IsActiveFlag_BWST2</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:gaf7abd71b173fbbe52960dae72ace7ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC busy writing sample time flag for DAC channel 2 @rmtoll SR BWST2 LL_DAC_IsActiveFlag_BWST2.  <a href="group__DAC__LL__EF__FLAG__Management.html#gaf7abd71b173fbbe52960dae72ace7ec1">More...</a><br /></td></tr>
<tr class="separator:gaf7abd71b173fbbe52960dae72ace7ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30f29e576457fedfbe416dc8e0e3bd05"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#ga30f29e576457fedfbe416dc8e0e3bd05">LL_DAC_IsActiveFlag_DMAUDR1</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga30f29e576457fedfbe416dc8e0e3bd05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC underrun flag for DAC channel 1 @rmtoll SR DMAUDR1 LL_DAC_IsActiveFlag_DMAUDR1.  <a href="group__DAC__LL__EF__FLAG__Management.html#ga30f29e576457fedfbe416dc8e0e3bd05">More...</a><br /></td></tr>
<tr class="separator:ga30f29e576457fedfbe416dc8e0e3bd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00db4000d093e35b1756c82918760341"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#ga00db4000d093e35b1756c82918760341">LL_DAC_IsActiveFlag_DMAUDR2</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga00db4000d093e35b1756c82918760341"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DAC underrun flag for DAC channel 2 @rmtoll SR DMAUDR2 LL_DAC_IsActiveFlag_DMAUDR2.  <a href="group__DAC__LL__EF__FLAG__Management.html#ga00db4000d093e35b1756c82918760341">More...</a><br /></td></tr>
<tr class="separator:ga00db4000d093e35b1756c82918760341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad811c6498a2481ca92a37d686c24548"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#gaad811c6498a2481ca92a37d686c24548">LL_DAC_ClearFlag_DMAUDR1</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:gaad811c6498a2481ca92a37d686c24548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DAC underrun flag for DAC channel 1 @rmtoll SR DMAUDR1 LL_DAC_ClearFlag_DMAUDR1.  <a href="group__DAC__LL__EF__FLAG__Management.html#gaad811c6498a2481ca92a37d686c24548">More...</a><br /></td></tr>
<tr class="separator:gaad811c6498a2481ca92a37d686c24548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291f3638d162eab93acb38bee7fe0d74"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__FLAG__Management.html#ga291f3638d162eab93acb38bee7fe0d74">LL_DAC_ClearFlag_DMAUDR2</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga291f3638d162eab93acb38bee7fe0d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DAC underrun flag for DAC channel 2 @rmtoll SR DMAUDR2 LL_DAC_ClearFlag_DMAUDR2.  <a href="group__DAC__LL__EF__FLAG__Management.html#ga291f3638d162eab93acb38bee7fe0d74">More...</a><br /></td></tr>
<tr class="separator:ga291f3638d162eab93acb38bee7fe0d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d3bf9797842d7f5d8178ea785a484f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__IT__Management.html#gaf5d3bf9797842d7f5d8178ea785a484f">LL_DAC_EnableIT_DMAUDR1</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:gaf5d3bf9797842d7f5d8178ea785a484f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA underrun interrupt for DAC channel 1 @rmtoll CR DMAUDRIE1 LL_DAC_EnableIT_DMAUDR1.  <a href="group__DAC__LL__EF__IT__Management.html#gaf5d3bf9797842d7f5d8178ea785a484f">More...</a><br /></td></tr>
<tr class="separator:gaf5d3bf9797842d7f5d8178ea785a484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4b84fe2f60d0f3ecc2ba18ea3b9b23"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__IT__Management.html#gaeb4b84fe2f60d0f3ecc2ba18ea3b9b23">LL_DAC_EnableIT_DMAUDR2</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:gaeb4b84fe2f60d0f3ecc2ba18ea3b9b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA underrun interrupt for DAC channel 2 @rmtoll CR DMAUDRIE2 LL_DAC_EnableIT_DMAUDR2.  <a href="group__DAC__LL__EF__IT__Management.html#gaeb4b84fe2f60d0f3ecc2ba18ea3b9b23">More...</a><br /></td></tr>
<tr class="separator:gaeb4b84fe2f60d0f3ecc2ba18ea3b9b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10649e8dcdd1e4c8bb5743082a548640"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__IT__Management.html#ga10649e8dcdd1e4c8bb5743082a548640">LL_DAC_DisableIT_DMAUDR1</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga10649e8dcdd1e4c8bb5743082a548640"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA underrun interrupt for DAC channel 1 @rmtoll CR DMAUDRIE1 LL_DAC_DisableIT_DMAUDR1.  <a href="group__DAC__LL__EF__IT__Management.html#ga10649e8dcdd1e4c8bb5743082a548640">More...</a><br /></td></tr>
<tr class="separator:ga10649e8dcdd1e4c8bb5743082a548640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4130d5b37dbdb2e6d6a8e1647a7518a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__IT__Management.html#ga4130d5b37dbdb2e6d6a8e1647a7518a2">LL_DAC_DisableIT_DMAUDR2</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga4130d5b37dbdb2e6d6a8e1647a7518a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA underrun interrupt for DAC channel 2 @rmtoll CR DMAUDRIE2 LL_DAC_DisableIT_DMAUDR2.  <a href="group__DAC__LL__EF__IT__Management.html#ga4130d5b37dbdb2e6d6a8e1647a7518a2">More...</a><br /></td></tr>
<tr class="separator:ga4130d5b37dbdb2e6d6a8e1647a7518a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb2d8a5e8fc3872b8df20fb9d4ff1c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__IT__Management.html#ga5fb2d8a5e8fc3872b8df20fb9d4ff1c5">LL_DAC_IsEnabledIT_DMAUDR1</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga5fb2d8a5e8fc3872b8df20fb9d4ff1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA underrun interrupt for DAC channel 1 @rmtoll CR DMAUDRIE1 LL_DAC_IsEnabledIT_DMAUDR1.  <a href="group__DAC__LL__EF__IT__Management.html#ga5fb2d8a5e8fc3872b8df20fb9d4ff1c5">More...</a><br /></td></tr>
<tr class="separator:ga5fb2d8a5e8fc3872b8df20fb9d4ff1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a126728e602ebcf78296b0aa71b14af"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__IT__Management.html#ga8a126728e602ebcf78296b0aa71b14af">LL_DAC_IsEnabledIT_DMAUDR2</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:ga8a126728e602ebcf78296b0aa71b14af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA underrun interrupt for DAC channel 2 @rmtoll CR DMAUDRIE2 LL_DAC_IsEnabledIT_DMAUDR2.  <a href="group__DAC__LL__EF__IT__Management.html#ga8a126728e602ebcf78296b0aa71b14af">More...</a><br /></td></tr>
<tr class="separator:ga8a126728e602ebcf78296b0aa71b14af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa802862dd2751e68e856fd096ce45fb9"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Init.html#gaa802862dd2751e68e856fd096ce45fb9">LL_DAC_DeInit</a> (DAC_TypeDef *DACx)</td></tr>
<tr class="memdesc:gaa802862dd2751e68e856fd096ce45fb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize registers of the selected DAC instance to their default reset values.  <a href="group__DAC__LL__EF__Init.html#gaa802862dd2751e68e856fd096ce45fb9">More...</a><br /></td></tr>
<tr class="separator:gaa802862dd2751e68e856fd096ce45fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18eb1419833750c135772e908d9f82fb"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Init.html#ga18eb1419833750c135772e908d9f82fb">LL_DAC_Init</a> (DAC_TypeDef *DACx, uint32_t DAC_Channel, <a class="el" href="group__DAC__LL__ES__INIT.html#structLL__DAC__InitTypeDef">LL_DAC_InitTypeDef</a> *DAC_InitStruct)</td></tr>
<tr class="memdesc:ga18eb1419833750c135772e908d9f82fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize some features of DAC channel.  <a href="group__DAC__LL__EF__Init.html#ga18eb1419833750c135772e908d9f82fb">More...</a><br /></td></tr>
<tr class="separator:ga18eb1419833750c135772e908d9f82fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0759d61db4bf11bc9418297edd8aea08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DAC__LL__EF__Init.html#ga0759d61db4bf11bc9418297edd8aea08">LL_DAC_StructInit</a> (<a class="el" href="group__DAC__LL__ES__INIT.html#structLL__DAC__InitTypeDef">LL_DAC_InitTypeDef</a> *DAC_InitStruct)</td></tr>
<tr class="memdesc:ga0759d61db4bf11bc9418297edd8aea08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="group__DAC__LL__ES__INIT.html#structLL__DAC__InitTypeDef">LL_DAC_InitTypeDef</a> field to default value.  <a href="group__DAC__LL__EF__Init.html#ga0759d61db4bf11bc9418297edd8aea08">More...</a><br /></td></tr>
<tr class="separator:ga0759d61db4bf11bc9418297edd8aea08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of DAC LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__ll__dac_8h_source.html">stm32l4xx_ll_dac.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__dac_8h.html">stm32l4xx_ll_dac.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
