<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>RUM: rum_src/at86rf212_registermap.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.5 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>rum_src/at86rf212_registermap.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This file contains the register definitions for the AT86RF212. 
<p>
It is auto-generated by the Atmel Ouzo build process for the Atmel MAC. generated register definition file Inputfile: phy230_registermap_external.xml Version: 1.9 for external use Created at: Thu Jan 25 17:07:33 2007 
<p>Definition in file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

<p>

<p>
<a href="at86rf212__registermap_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">RG_TRX_STATUS</a>&nbsp;&nbsp;&nbsp;(0x01)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register TRX_STATUS.  <a href="#3ef224e06f9b07c132b98daeb089f9ae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#339adcb56a6dcbb09439a33ea694a34a">SR_CCA_DONE</a>&nbsp;&nbsp;&nbsp;0x01, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CCA_DONE in register <a class="el" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">RG_TRX_STATUS</a>.  <a href="#339adcb56a6dcbb09439a33ea694a34a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#538dc968f58c078b4e29d4d70d793354">SR_CCA_STATUS</a>&nbsp;&nbsp;&nbsp;0x01, 0x40, 6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CCA_STATUS in register <a class="el" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">RG_TRX_STATUS</a>.  <a href="#538dc968f58c078b4e29d4d70d793354"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>&nbsp;&nbsp;&nbsp;0x01, 0x1f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register TRX_STATUS in register <a class="el" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">RG_TRX_STATUS</a>.  <a href="#bb9dcc6f85b1154d76645b5de64d4835"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#58b9a6d64b28fa620d86aa2d87aba5d4">P_ON</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant P_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#58b9a6d64b28fa620d86aa2d87aba5d4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9486d08d26658473840dd55ef9d59783">BUSY_RX</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant BUSY_RX for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#9486d08d26658473840dd55ef9d59783"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9cbdb413702bfd45c35773bee53c4cd3">BUSY_TX</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant BUSY_TX for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#9cbdb413702bfd45c35773bee53c4cd3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#359db88bcffa6b39bdb64ec00ec3a1ae">RX_ON</a>&nbsp;&nbsp;&nbsp;(6)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant RX_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#359db88bcffa6b39bdb64ec00ec3a1ae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d9aff3d987888b9d1bcb9fc12d2c996e">TRX_OFF</a>&nbsp;&nbsp;&nbsp;(8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant TRX_OFF for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#d9aff3d987888b9d1bcb9fc12d2c996e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#77a32ac338596fe95ea09d7603d7c295">PLL_ON</a>&nbsp;&nbsp;&nbsp;(9)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant PLL_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#77a32ac338596fe95ea09d7603d7c295"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#ff30abea28980912c2e20ce3e8a19981">SLEEP_REG</a>&nbsp;&nbsp;&nbsp;(15)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant SLEEP for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#ff30abea28980912c2e20ce3e8a19981"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#b128af01291fb016509cce7df4de6233">BUSY_RX_AACK</a>&nbsp;&nbsp;&nbsp;(17)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant BUSY_RX_AACK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#b128af01291fb016509cce7df4de6233"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4480cfa57a0f162471e351fce3ce72da">BUSY_TX_ARET</a>&nbsp;&nbsp;&nbsp;(18)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant BUSY_TX_ARET for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#4480cfa57a0f162471e351fce3ce72da"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#fddeaef97c7252f303f60355d79bf04c">RX_AACK_ON</a>&nbsp;&nbsp;&nbsp;(22)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant RX_AACK_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#fddeaef97c7252f303f60355d79bf04c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#0d659f730692556a1b5e68f54c8ae015">TX_ARET_ON</a>&nbsp;&nbsp;&nbsp;(25)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant TX_ARET_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#0d659f730692556a1b5e68f54c8ae015"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#ebdc5763dfca01b36ecf6cbeb641f4b3">RX_ON_NOCLK</a>&nbsp;&nbsp;&nbsp;(28)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant RX_ON_NOCLK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#ebdc5763dfca01b36ecf6cbeb641f4b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#2457f98235fe05be63025fe6d060709d">RX_AACK_ON_NOCLK</a>&nbsp;&nbsp;&nbsp;(29)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant RX_AACK_ON_NOCLK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#2457f98235fe05be63025fe6d060709d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7098eb6f17c3e17810b64e7e420da376">BUSY_RX_AACK_NOCLK</a>&nbsp;&nbsp;&nbsp;(30)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant BUSY_RX_AACK_NOCLK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>.  <a href="#7098eb6f17c3e17810b64e7e420da376"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9154e18a2399240c300da352be8c14c5">RG_TRX_STATE</a>&nbsp;&nbsp;&nbsp;(0x02)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register TRX_STATE.  <a href="#9154e18a2399240c300da352be8c14c5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4692d9ea2770ff145d1c35c513cbf1d6">SR_TRAC_STATUS</a>&nbsp;&nbsp;&nbsp;0x02, 0xe0, 5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register TRAC_STATUS in register <a class="el" href="at86rf212__registermap_8h.html#9154e18a2399240c300da352be8c14c5">RG_TRX_STATE</a>.  <a href="#4692d9ea2770ff145d1c35c513cbf1d6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>&nbsp;&nbsp;&nbsp;0x02, 0x1f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register TRX_CMD in register <a class="el" href="at86rf212__registermap_8h.html#9154e18a2399240c300da352be8c14c5">RG_TRX_STATE</a>.  <a href="#8d912618842812f37fc46356eff73c93"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#6d864e31a00add16032f27b5e593b4bb">CMD_NOP</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_NOP for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#6d864e31a00add16032f27b5e593b4bb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d47eb7bbddce76aba1a636d6b2344997">CMD_TX_START</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_TX_START for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#d47eb7bbddce76aba1a636d6b2344997"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#8ecc63755abb125691b00426cba7fe41">CMD_FORCE_TRX_OFF</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_FORCE_TRX_OFF for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#8ecc63755abb125691b00426cba7fe41"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5e4387f9db7294eb0e03a97505aac7c0">CMD_RX_ON</a>&nbsp;&nbsp;&nbsp;(6)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_RX_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#5e4387f9db7294eb0e03a97505aac7c0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#2f2b663a799906d316824bba67572502">CMD_TRX_OFF</a>&nbsp;&nbsp;&nbsp;(8)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_TRX_OFF for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#2f2b663a799906d316824bba67572502"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#86eb3f35dbb0833379e005d0a934ed95">CMD_PLL_ON</a>&nbsp;&nbsp;&nbsp;(9)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_PLL_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#86eb3f35dbb0833379e005d0a934ed95"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d6f5136f7aac20ec1ce29f42d5dec848">CMD_RX_AACK_ON</a>&nbsp;&nbsp;&nbsp;(22)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_RX_AACK_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#d6f5136f7aac20ec1ce29f42d5dec848"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5f04bddd21dfe883e8b977466192c710">CMD_TX_ARET_ON</a>&nbsp;&nbsp;&nbsp;(25)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CMD_TX_ARET_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>.  <a href="#5f04bddd21dfe883e8b977466192c710"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>&nbsp;&nbsp;&nbsp;(0x03)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register TRX_CTRL_0.  <a href="#5025f89755df39a2fdede980b2907eff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#1d1e66a62e8f748c93a2143ebc262d15">RG_TRX_CTRL_1</a>&nbsp;&nbsp;&nbsp;(0x04)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register TRX_CTRL_1.  <a href="#1d1e66a62e8f748c93a2143ebc262d15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#53420a51ab0ad2e5b108d5cbbdf6f3b6">SR_TX_AUTO_CRC_ON</a>&nbsp;&nbsp;&nbsp;0x04, 0x20, 5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register TX_AUTO_CRC_ON in register <a class="el" href="at86rf212__registermap_8h.html#1d1e66a62e8f748c93a2143ebc262d15">RG_TRX_CTRL_1</a>.  <a href="#53420a51ab0ad2e5b108d5cbbdf6f3b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#81791c12a60718398f0747eb2e9625d8">RG_TRX_CTRL_2</a>&nbsp;&nbsp;&nbsp;(0x0c)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register TRX_CTRL_2.  <a href="#81791c12a60718398f0747eb2e9625d8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9f9531da551a8a00f688a06d23b5b784">RG_RX_CTRL</a>&nbsp;&nbsp;&nbsp;(0x0a)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register RX_CTRL.  <a href="#9f9531da551a8a00f688a06d23b5b784"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#8379ea2a533ecb90a6b86d54aeb9cc02">SR_PAD_IO</a>&nbsp;&nbsp;&nbsp;0x03, 0xc0, 6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PAD_IO in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>.  <a href="#8379ea2a533ecb90a6b86d54aeb9cc02"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>&nbsp;&nbsp;&nbsp;0x03, 0x30, 4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PAD_IO_CLKM in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>.  <a href="#436aeabd5823f138f10cf091cd0a70bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#ec5b9e4e8a0a1104f3e9769ba75e26a7">CLKM_2mA</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_2mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>.  <a href="#ec5b9e4e8a0a1104f3e9769ba75e26a7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#cebdddf184fa7c6cb4af40b3dbf82a43">CLKM_4mA</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_4mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>.  <a href="#cebdddf184fa7c6cb4af40b3dbf82a43"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7eee4c319e539e36df0b1631afa9ba39">CLKM_6mA</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_6mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>.  <a href="#7eee4c319e539e36df0b1631afa9ba39"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7d0f966ab0ee309e3811a90d266fe0db">CLKM_8mA</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_8mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>.  <a href="#7d0f966ab0ee309e3811a90d266fe0db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#3517409068f4c36eedae73ed8ffead13">SR_CLKM_SHA_SEL</a>&nbsp;&nbsp;&nbsp;0x03, 0x08, 3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CLKM_SHA_SEL in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>.  <a href="#3517409068f4c36eedae73ed8ffead13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>&nbsp;&nbsp;&nbsp;0x03, 0x07, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CLKM_CTRL in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>.  <a href="#c108f260911d536daba845f79a0c7eff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#8b5c9f2c90ab0959ca07733bdda0bfd3">CLKM_no_clock</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_no_clock for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>.  <a href="#8b5c9f2c90ab0959ca07733bdda0bfd3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#156a5c1dbce856cd6be41ff6f75fd716">CLKM_1MHz</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_1MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>.  <a href="#156a5c1dbce856cd6be41ff6f75fd716"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#57050bc6eac873bffda4717cdd431d5b">CLKM_2MHz</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_2MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>.  <a href="#57050bc6eac873bffda4717cdd431d5b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#c85189ac649a877e87f89fe76c28617a">CLKM_4MHz</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_4MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>.  <a href="#c85189ac649a877e87f89fe76c28617a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#443c321533a0b6293daa5b23c7c7ddff">CLKM_8MHz</a>&nbsp;&nbsp;&nbsp;(4)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_8MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>.  <a href="#443c321533a0b6293daa5b23c7c7ddff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#14564418dadec2a4d50a8e7a4f6f1747">CLKM_16MHz</a>&nbsp;&nbsp;&nbsp;(5)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant CLKM_16MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>.  <a href="#14564418dadec2a4d50a8e7a4f6f1747"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#102bbda4e4354e6c5d42d73a8202476d">RG_PHY_TX_PWR</a>&nbsp;&nbsp;&nbsp;(0x05)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PHY_TX_PWR.  <a href="#102bbda4e4354e6c5d42d73a8202476d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1706103ab93bdd0315d0bf718a2be8fc"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PA_BOOST" ref="1706103ab93bdd0315d0bf718a2be8fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#1706103ab93bdd0315d0bf718a2be8fc">SR_PA_BOOST</a>&nbsp;&nbsp;&nbsp;0x05, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PA_BOOST in register <a class="el" href="at86rf212__registermap_8h.html#102bbda4e4354e6c5d42d73a8202476d">RG_PHY_TX_PWR</a> Default = 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8c9c3f8e1154f016fbccffcee7bbf82d"></a><!-- doxytag: member="at86rf212_registermap.h::SR_GC_PA" ref="8c9c3f8e1154f016fbccffcee7bbf82d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#8c9c3f8e1154f016fbccffcee7bbf82d">SR_GC_PA</a>&nbsp;&nbsp;&nbsp;0x05, 0x60, 5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register GC_PA in register <a class="el" href="at86rf212__registermap_8h.html#102bbda4e4354e6c5d42d73a8202476d">RG_PHY_TX_PWR</a> Default = 3 (b11). <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="34ec89db5926c2c2348dbc587629a9e8"></a><!-- doxytag: member="at86rf212_registermap.h::SR_TX_PWR" ref="34ec89db5926c2c2348dbc587629a9e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#34ec89db5926c2c2348dbc587629a9e8">SR_TX_PWR</a>&nbsp;&nbsp;&nbsp;0x05, 0x1f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register TX_PWR in register <a class="el" href="at86rf212__registermap_8h.html#102bbda4e4354e6c5d42d73a8202476d">RG_PHY_TX_PWR</a> Default = 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d1d60be2e5a79f872e2da65ff35dd90a">RG_PHY_RSSI</a>&nbsp;&nbsp;&nbsp;(0x06)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PHY_RSSI.  <a href="#d1d60be2e5a79f872e2da65ff35dd90a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e4a0fbc6bd43fdcb0272429f5b6edb86">SR_RSSI</a>&nbsp;&nbsp;&nbsp;0x06, 0x1f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register RSSI in register <a class="el" href="at86rf212__registermap_8h.html#d1d60be2e5a79f872e2da65ff35dd90a">RG_PHY_RSSI</a>.  <a href="#e4a0fbc6bd43fdcb0272429f5b6edb86"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3be4cf6d4bde1365ea5f7271de52366f"></a><!-- doxytag: member="at86rf212_registermap.h::SR_RND_VALUE" ref="3be4cf6d4bde1365ea5f7271de52366f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#3be4cf6d4bde1365ea5f7271de52366f">SR_RND_VALUE</a>&nbsp;&nbsp;&nbsp;0x06, 0x60, 5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register RND_VALUE in register <a class="el" href="at86rf212__registermap_8h.html#d1d60be2e5a79f872e2da65ff35dd90a">RG_PHY_RSSI</a>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4caa8e52e3f9ad2217864df65fdfd501">RG_PHY_ED_LEVEL</a>&nbsp;&nbsp;&nbsp;(0x07)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PHY_ED_LEVEL.  <a href="#4caa8e52e3f9ad2217864df65fdfd501"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d3dfe6a9893970f735e520a6c4376c36">SR_ED_LEVEL</a>&nbsp;&nbsp;&nbsp;0x07, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register ED_LEVEL in register <a class="el" href="at86rf212__registermap_8h.html#4caa8e52e3f9ad2217864df65fdfd501">RG_PHY_ED_LEVEL</a>.  <a href="#d3dfe6a9893970f735e520a6c4376c36"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">RG_PHY_CC_CCA</a>&nbsp;&nbsp;&nbsp;(0x08)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PHY_CC_CCA.  <a href="#16019b8196d6eb4a2bbf28c3bfe9112d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e6e0a8254e3c2dadc1b727c43d204d1f">SR_CCA_REQUEST</a>&nbsp;&nbsp;&nbsp;0x08, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CCA_REQUEST in register <a class="el" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">RG_PHY_CC_CCA</a>.  <a href="#e6e0a8254e3c2dadc1b727c43d204d1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5f1683f4ba650a0737bf0a4cce54da51">SR_CCA_MODE</a>&nbsp;&nbsp;&nbsp;0x08, 0x60, 5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CCA_MODE in register <a class="el" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">RG_PHY_CC_CCA</a>.  <a href="#5f1683f4ba650a0737bf0a4cce54da51"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4b9bff87f5d63f845e3fad83286624db">SR_CHANNEL</a>&nbsp;&nbsp;&nbsp;0x08, 0x1f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CHANNEL in register <a class="el" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">RG_PHY_CC_CCA</a>.  <a href="#4b9bff87f5d63f845e3fad83286624db"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#363aeed705736bd833f6c66e101c2e65">RG_CCA_THRES</a>&nbsp;&nbsp;&nbsp;(0x09)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register CCA_THRES.  <a href="#363aeed705736bd833f6c66e101c2e65"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#686729754848fcb20871651e02056a2b">SR_CCA_CS_THRES</a>&nbsp;&nbsp;&nbsp;0x09, 0xf0, 4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CCA_CS_THRES in register <a class="el" href="at86rf212__registermap_8h.html#363aeed705736bd833f6c66e101c2e65">RG_CCA_THRES</a>.  <a href="#686729754848fcb20871651e02056a2b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5d49fade58407955545f861fc65078b9">SR_CCA_ED_THRES</a>&nbsp;&nbsp;&nbsp;0x09, 0x0f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CCA_ED_THRES in register <a class="el" href="at86rf212__registermap_8h.html#363aeed705736bd833f6c66e101c2e65">RG_CCA_THRES</a>.  <a href="#5d49fade58407955545f861fc65078b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#905b648376932649f2af990f20a03df6">RG_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;(0x0e)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IRQ_MASK.  <a href="#905b648376932649f2af990f20a03df6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#480aa0e845fd502901a0108a4f378200">SR_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;0x0e, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_MASK in register <a class="el" href="at86rf212__registermap_8h.html#905b648376932649f2af990f20a03df6">RG_IRQ_MASK</a>.  <a href="#480aa0e845fd502901a0108a4f378200"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>&nbsp;&nbsp;&nbsp;(0x0f)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IRQ_STATUS.  <a href="#7dec4b1e3d3bfd3e9f6c243abc4f008e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#ae03205e6b2a189e1b9bda92e1ee604a">SR_IRQ_7_BAT_LOW</a>&nbsp;&nbsp;&nbsp;0x0f, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_7_BAT_LOW in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#ae03205e6b2a189e1b9bda92e1ee604a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#db8c4007349ac500d0777ca4eea98b1c">SR_IRQ_6_TRX_UR</a>&nbsp;&nbsp;&nbsp;0x0f, 0x40, 6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_6_TRX_UR in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#db8c4007349ac500d0777ca4eea98b1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#a32ab072b1049d92d8bd2856eaaf4878">SR_IRQ_5</a>&nbsp;&nbsp;&nbsp;0x0f, 0x20, 5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_5 in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#a32ab072b1049d92d8bd2856eaaf4878"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#97ae5262ea00ba1ed5f7d0eec22480ac">SR_IRQ_4</a>&nbsp;&nbsp;&nbsp;0x0f, 0x10, 4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_4 in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#97ae5262ea00ba1ed5f7d0eec22480ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#6021946abb69a091ba5057a9d6698a2a">SR_IRQ_3_TRX_END</a>&nbsp;&nbsp;&nbsp;0x0f, 0x08, 3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_3_TRX_END in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#6021946abb69a091ba5057a9d6698a2a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#46f82e2b9ccfbef2c593ae4df2f1234b">SR_IRQ_2_RX_START</a>&nbsp;&nbsp;&nbsp;0x0f, 0x04, 2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_2_RX_START in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#46f82e2b9ccfbef2c593ae4df2f1234b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9a2818dcaf395af7975e876073197ed3">SR_IRQ_1_PLL_UNLOCK</a>&nbsp;&nbsp;&nbsp;0x0f, 0x02, 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_1_PLL_UNLOCK in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#9a2818dcaf395af7975e876073197ed3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#8e5ec061de5070d0cbfcd548fcd65abe">SR_IRQ_0_PLL_LOCK</a>&nbsp;&nbsp;&nbsp;0x0f, 0x01, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IRQ_0_PLL_LOCK in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>.  <a href="#8e5ec061de5070d0cbfcd548fcd65abe"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>&nbsp;&nbsp;&nbsp;(0x10)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register VREG_CTRL.  <a href="#5f8811938f2f1f073d35ff0a54ee830a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#f01689ee537964b6e4299407d78e765c">SR_AVREG_EXT</a>&nbsp;&nbsp;&nbsp;0x10, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register AVREG_EXT in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>.  <a href="#f01689ee537964b6e4299407d78e765c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e46a53265da3903a36fd7443469007ca">SR_AVDD_OK</a>&nbsp;&nbsp;&nbsp;0x10, 0x40, 6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register AVDD_OK in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>.  <a href="#e46a53265da3903a36fd7443469007ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>&nbsp;&nbsp;&nbsp;0x10, 0x30, 4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register AVREG_TRIM in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>.  <a href="#31221f367566a71528f0f938062b4eae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5365ba8dbc91a492d823f5e4274431e9">AVREG_1_80V</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant AVREG_1_80V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>.  <a href="#5365ba8dbc91a492d823f5e4274431e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9c3469ee4d83180460d3686cc5e3b858">AVREG_1_75V</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant AVREG_1_75V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>.  <a href="#9c3469ee4d83180460d3686cc5e3b858"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#20c333e444cdca43f3e9a3f56a21b87a">AVREG_1_84V</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant AVREG_1_84V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>.  <a href="#20c333e444cdca43f3e9a3f56a21b87a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#63042e0d222eefd9d136fb776aa0bab6">AVREG_1_88V</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant AVREG_1_88V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>.  <a href="#63042e0d222eefd9d136fb776aa0bab6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#34016d852ff6d66f974988838953dd22">SR_DVREG_EXT</a>&nbsp;&nbsp;&nbsp;0x10, 0x08, 3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register DVREG_EXT in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>.  <a href="#34016d852ff6d66f974988838953dd22"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#3959d646551d9f2aab65a74297a3adf5">SR_DVDD_OK</a>&nbsp;&nbsp;&nbsp;0x10, 0x04, 2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register DVDD_OK in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>.  <a href="#3959d646551d9f2aab65a74297a3adf5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>&nbsp;&nbsp;&nbsp;0x10, 0x03, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register DVREG_TRIM in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>.  <a href="#a98350feff174787e1580af642164dd9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#a41a4968869cdbe33e23b8d07ed1f8b1">DVREG_1_80V</a>&nbsp;&nbsp;&nbsp;(0)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant DVREG_1_80V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>.  <a href="#a41a4968869cdbe33e23b8d07ed1f8b1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#a611c625752b567078cc2d0228a0a86f">DVREG_1_75V</a>&nbsp;&nbsp;&nbsp;(1)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant DVREG_1_75V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>.  <a href="#a611c625752b567078cc2d0228a0a86f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#8be344564d3208a5988c4fd081339cf8">DVREG_1_84V</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant DVREG_1_84V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>.  <a href="#8be344564d3208a5988c4fd081339cf8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d80d2fc26c2dfe0d2e4a472c93a09db1">DVREG_1_88V</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant DVREG_1_88V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>.  <a href="#d80d2fc26c2dfe0d2e4a472c93a09db1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">RG_BATMON</a>&nbsp;&nbsp;&nbsp;(0x11)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register BATMON.  <a href="#b47fb56bf39aa80785b9c803ac68bdcd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#cff72bdcbf66f9ef80b51797328f04b4">SR_BATMON_OK</a>&nbsp;&nbsp;&nbsp;0x11, 0x20, 5</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register BATMON_OK in register <a class="el" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">RG_BATMON</a>.  <a href="#cff72bdcbf66f9ef80b51797328f04b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#aade16ed1ba624efbf6a71cb66af9d0f">SR_BATMON_HR</a>&nbsp;&nbsp;&nbsp;0x11, 0x10, 4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register BATMON_HR in register <a class="el" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">RG_BATMON</a>.  <a href="#aade16ed1ba624efbf6a71cb66af9d0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#f4d8678ff08d67835ed9fde2e063e524">SR_BATMON_VTH</a>&nbsp;&nbsp;&nbsp;0x11, 0x0f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register BATMON_VTH in register <a class="el" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">RG_BATMON</a>.  <a href="#f4d8678ff08d67835ed9fde2e063e524"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#cc9cb84a4de2da69f74351048c08d5c5">RG_XOSC_CTRL</a>&nbsp;&nbsp;&nbsp;(0x12)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register XOSC_CTRL.  <a href="#cc9cb84a4de2da69f74351048c08d5c5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e0db0c571771a4bea8e5f5f9d5df44e6">SR_XTAL_MODE</a>&nbsp;&nbsp;&nbsp;0x12, 0xf0, 4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register XTAL_MODE in register <a class="el" href="at86rf212__registermap_8h.html#cc9cb84a4de2da69f74351048c08d5c5">RG_XOSC_CTRL</a>.  <a href="#e0db0c571771a4bea8e5f5f9d5df44e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5586abff93c61b2b6c0e5c69db490781">SR_XTAL_TRIM</a>&nbsp;&nbsp;&nbsp;0x12, 0x0f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register XTAL_TRIM in register <a class="el" href="at86rf212__registermap_8h.html#cc9cb84a4de2da69f74351048c08d5c5">RG_XOSC_CTRL</a>.  <a href="#5586abff93c61b2b6c0e5c69db490781"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#b220c6ee123c7e8c4df8339ef27ae36c">SR_CC_BAND</a>&nbsp;&nbsp;&nbsp;0x14, 0x07, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register XTAL_MODE in register <a class="el" href="at86rf212__registermap_8h.html#67d3373cff49fc1e2a5531fc6e2657bd">RG_CC_CTRL_1</a>.  <a href="#b220c6ee123c7e8c4df8339ef27ae36c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#2afdc508e480ad5a950217b82e183e5f">RG_RF_CTRL_0</a>&nbsp;&nbsp;&nbsp;(0x16)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register RF_CTRL_0.  <a href="#2afdc508e480ad5a950217b82e183e5f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#eb31431d7da7cdc4ce2362cc4fe18ba5">SR_GC_TX_OFFS</a>&nbsp;&nbsp;&nbsp;0x16, 0x03, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register GC_TX_OFFS in register <a class="el" href="at86rf212__registermap_8h.html#2afdc508e480ad5a950217b82e183e5f">RG_RF_CTRL_0</a>.  <a href="#eb31431d7da7cdc4ce2362cc4fe18ba5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#6e1e5bbc54be46b1bba0cf16868a9922">RG_FTN_CTRL</a>&nbsp;&nbsp;&nbsp;(0x18)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register FTN_CTRL.  <a href="#6e1e5bbc54be46b1bba0cf16868a9922"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#1a77552f46a81081a7c06ce03b855427">SR_FTN_START</a>&nbsp;&nbsp;&nbsp;0x18, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register FTN_START in register <a class="el" href="at86rf212__registermap_8h.html#6e1e5bbc54be46b1bba0cf16868a9922">RG_FTN_CTRL</a>.  <a href="#1a77552f46a81081a7c06ce03b855427"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#632aec39b7cb926f5e7b933e774483b7">SR_FTNV</a>&nbsp;&nbsp;&nbsp;0x18, 0x3f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register FTNV in register <a class="el" href="at86rf212__registermap_8h.html#6e1e5bbc54be46b1bba0cf16868a9922">RG_FTN_CTRL</a>.  <a href="#632aec39b7cb926f5e7b933e774483b7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#fb542fb00a49cbbc9896977b912cf435">RG_RF_CTRL_1</a>&nbsp;&nbsp;&nbsp;(0x19)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register RF_CTRL_1.  <a href="#fb542fb00a49cbbc9896977b912cf435"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#a6916dc7c962c78af9a11fa86388c097">RG_PLL_CF</a>&nbsp;&nbsp;&nbsp;(0x1a)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PLL_CF.  <a href="#a6916dc7c962c78af9a11fa86388c097"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d0563f355d208198921545ec804038eb">SR_PLL_CF_START</a>&nbsp;&nbsp;&nbsp;0x1a, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PLL_CF_START in register <a class="el" href="at86rf212__registermap_8h.html#a6916dc7c962c78af9a11fa86388c097">RG_PLL_CF</a>.  <a href="#d0563f355d208198921545ec804038eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#34b14f84f79021492a516db79afca325">SR_PLL_CF</a>&nbsp;&nbsp;&nbsp;0x1a, 0x0f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PLL_CF in register <a class="el" href="at86rf212__registermap_8h.html#a6916dc7c962c78af9a11fa86388c097">RG_PLL_CF</a>.  <a href="#34b14f84f79021492a516db79afca325"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#cd8356b2e26de3de8ce5df0bc8ac52b6">RG_PLL_DCU</a>&nbsp;&nbsp;&nbsp;(0x1b)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PLL_DCU.  <a href="#cd8356b2e26de3de8ce5df0bc8ac52b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9403a03b192bcd225d457872e7738a2e">SR_PLL_DCU_START</a>&nbsp;&nbsp;&nbsp;0x1b, 0x80, 7</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PLL_DCU_START in register <a class="el" href="at86rf212__registermap_8h.html#cd8356b2e26de3de8ce5df0bc8ac52b6">RG_PLL_DCU</a>.  <a href="#9403a03b192bcd225d457872e7738a2e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#c166dbf8c8d45354650d4bfac39384e8">SR_PLL_DCUW</a>&nbsp;&nbsp;&nbsp;0x1b, 0x3f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PLL_DCUW in register <a class="el" href="at86rf212__registermap_8h.html#cd8356b2e26de3de8ce5df0bc8ac52b6">RG_PLL_DCU</a>.  <a href="#c166dbf8c8d45354650d4bfac39384e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#72ebcdb3490edf9a0af95c5feba492fc">RG_PART_NUM</a>&nbsp;&nbsp;&nbsp;(0x1c)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PART_NUM.  <a href="#72ebcdb3490edf9a0af95c5feba492fc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#86814793c58e9f4073ef30d8949caa64">SR_PART_NUM</a>&nbsp;&nbsp;&nbsp;0x1c, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PART_NUM in register <a class="el" href="at86rf212__registermap_8h.html#72ebcdb3490edf9a0af95c5feba492fc">RG_PART_NUM</a>.  <a href="#86814793c58e9f4073ef30d8949caa64"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4f0b9bf26fdc64cc5e6c640871b050e4">RF230</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant RF230 for sub-register <a class="el" href="at86rf212__registermap_8h.html#86814793c58e9f4073ef30d8949caa64">SR_PART_NUM</a>.  <a href="#4f0b9bf26fdc64cc5e6c640871b050e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#c1888aaec44899f2a3d7856b757533e8">RG_VERSION_NUM</a>&nbsp;&nbsp;&nbsp;(0x1d)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register VERSION_NUM.  <a href="#c1888aaec44899f2a3d7856b757533e8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#50fb0901d041a58241024a7fceeed4eb">SR_VERSION_NUM</a>&nbsp;&nbsp;&nbsp;0x1d, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register VERSION_NUM in register <a class="el" href="at86rf212__registermap_8h.html#c1888aaec44899f2a3d7856b757533e8">RG_VERSION_NUM</a>.  <a href="#50fb0901d041a58241024a7fceeed4eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#3514dae6641c832c5223c74151544f17">RG_MAN_ID_0</a>&nbsp;&nbsp;&nbsp;(0x1e)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register MAN_ID_0.  <a href="#3514dae6641c832c5223c74151544f17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9b3bf8469a3d19c04b2eeb054805b5ca">SR_MAN_ID_0</a>&nbsp;&nbsp;&nbsp;0x1e, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register MAN_ID_0 in register <a class="el" href="at86rf212__registermap_8h.html#3514dae6641c832c5223c74151544f17">RG_MAN_ID_0</a>.  <a href="#9b3bf8469a3d19c04b2eeb054805b5ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#6c961f3a2c267656eb8d90c103ab96aa">RG_MAN_ID_1</a>&nbsp;&nbsp;&nbsp;(0x1f)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register MAN_ID_1.  <a href="#6c961f3a2c267656eb8d90c103ab96aa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5d7bb789c1d22e5affc431c2da159ee3">SR_MAN_ID_1</a>&nbsp;&nbsp;&nbsp;0x1f, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register MAN_ID_1 in register <a class="el" href="at86rf212__registermap_8h.html#6c961f3a2c267656eb8d90c103ab96aa">RG_MAN_ID_1</a>.  <a href="#5d7bb789c1d22e5affc431c2da159ee3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7eb78713946ea45d4b96dea4fdfd635b">RG_SHORT_ADDR_0</a>&nbsp;&nbsp;&nbsp;(0x20)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register SHORT_ADDR_0.  <a href="#7eb78713946ea45d4b96dea4fdfd635b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#bc40b10425ae029cec5fd5a12a63fd06">SR_SHORT_ADDR_0</a>&nbsp;&nbsp;&nbsp;0x20, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register SHORT_ADDR_0 in register <a class="el" href="at86rf212__registermap_8h.html#7eb78713946ea45d4b96dea4fdfd635b">RG_SHORT_ADDR_0</a>.  <a href="#bc40b10425ae029cec5fd5a12a63fd06"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#a60598fa1041cdf9caa245cc9fbd52cd">RG_SHORT_ADDR_1</a>&nbsp;&nbsp;&nbsp;(0x21)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register SHORT_ADDR_1.  <a href="#a60598fa1041cdf9caa245cc9fbd52cd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#20d38a58a04bd837b188481663eb0881">SR_SHORT_ADDR_1</a>&nbsp;&nbsp;&nbsp;0x21, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register SHORT_ADDR_1 in register <a class="el" href="at86rf212__registermap_8h.html#a60598fa1041cdf9caa245cc9fbd52cd">RG_SHORT_ADDR_1</a>.  <a href="#20d38a58a04bd837b188481663eb0881"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7e9a100296620bd87365a5355e3ff28d">RG_PAN_ID_0</a>&nbsp;&nbsp;&nbsp;(0x22)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PAN_ID_0.  <a href="#7e9a100296620bd87365a5355e3ff28d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#37f4a6b0b459f570d273441b9bd9f6ca">SR_PAN_ID_0</a>&nbsp;&nbsp;&nbsp;0x22, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PAN_ID_0 in register <a class="el" href="at86rf212__registermap_8h.html#7e9a100296620bd87365a5355e3ff28d">RG_PAN_ID_0</a>.  <a href="#37f4a6b0b459f570d273441b9bd9f6ca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#30cf03f218f9c36554315f737abbedd5">RG_PAN_ID_1</a>&nbsp;&nbsp;&nbsp;(0x23)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register PAN_ID_1.  <a href="#30cf03f218f9c36554315f737abbedd5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#a63cf604ad5163f4b9137866406db053">SR_PAN_ID_1</a>&nbsp;&nbsp;&nbsp;0x23, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register PAN_ID_1 in register <a class="el" href="at86rf212__registermap_8h.html#30cf03f218f9c36554315f737abbedd5">RG_PAN_ID_1</a>.  <a href="#a63cf604ad5163f4b9137866406db053"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#15e749d4ff747c1066a644142088c354">RG_IEEE_ADDR_0</a>&nbsp;&nbsp;&nbsp;(0x24)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_0.  <a href="#15e749d4ff747c1066a644142088c354"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#062b2aedd0afcb6a0ebac4c720ab5415">SR_IEEE_ADDR_0</a>&nbsp;&nbsp;&nbsp;0x24, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_0 in register <a class="el" href="at86rf212__registermap_8h.html#15e749d4ff747c1066a644142088c354">RG_IEEE_ADDR_0</a>.  <a href="#062b2aedd0afcb6a0ebac4c720ab5415"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#1446d842abbb6236c0cc6e81aa55afd5">RG_IEEE_ADDR_1</a>&nbsp;&nbsp;&nbsp;(0x25)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_1.  <a href="#1446d842abbb6236c0cc6e81aa55afd5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#9e2d8966a67208374a77456a92e73b06">SR_IEEE_ADDR_1</a>&nbsp;&nbsp;&nbsp;0x25, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_1 in register <a class="el" href="at86rf212__registermap_8h.html#1446d842abbb6236c0cc6e81aa55afd5">RG_IEEE_ADDR_1</a>.  <a href="#9e2d8966a67208374a77456a92e73b06"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#ddc18e32ea6a4e7090d003a065325a07">RG_IEEE_ADDR_2</a>&nbsp;&nbsp;&nbsp;(0x26)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_2.  <a href="#ddc18e32ea6a4e7090d003a065325a07"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e08d2d64e6689520ff0ad276abdbfaea">SR_IEEE_ADDR_2</a>&nbsp;&nbsp;&nbsp;0x26, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_2 in register <a class="el" href="at86rf212__registermap_8h.html#ddc18e32ea6a4e7090d003a065325a07">RG_IEEE_ADDR_2</a>.  <a href="#e08d2d64e6689520ff0ad276abdbfaea"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4363d1043e3ca7fd103c8671a7bb816c">RG_IEEE_ADDR_3</a>&nbsp;&nbsp;&nbsp;(0x27)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_3.  <a href="#4363d1043e3ca7fd103c8671a7bb816c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#ba11103f9081376abec3a97f7a68af44">SR_IEEE_ADDR_3</a>&nbsp;&nbsp;&nbsp;0x27, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_3 in register <a class="el" href="at86rf212__registermap_8h.html#4363d1043e3ca7fd103c8671a7bb816c">RG_IEEE_ADDR_3</a>.  <a href="#ba11103f9081376abec3a97f7a68af44"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#0af60fe759f1fb20a5fd1f1a6485ef55">RG_IEEE_ADDR_4</a>&nbsp;&nbsp;&nbsp;(0x28)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_4.  <a href="#0af60fe759f1fb20a5fd1f1a6485ef55"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#ff361db3696644724fe85c3ed1da6b7c">SR_IEEE_ADDR_4</a>&nbsp;&nbsp;&nbsp;0x28, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_4 in register <a class="el" href="at86rf212__registermap_8h.html#0af60fe759f1fb20a5fd1f1a6485ef55">RG_IEEE_ADDR_4</a>.  <a href="#ff361db3696644724fe85c3ed1da6b7c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#51e16dcb63978ac7f2da04f1d22f64d5">RG_IEEE_ADDR_5</a>&nbsp;&nbsp;&nbsp;(0x29)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_5.  <a href="#51e16dcb63978ac7f2da04f1d22f64d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#47f7dbda255efeff5b7ea22838491e1f">SR_IEEE_ADDR_5</a>&nbsp;&nbsp;&nbsp;0x29, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_5 in register <a class="el" href="at86rf212__registermap_8h.html#51e16dcb63978ac7f2da04f1d22f64d5">RG_IEEE_ADDR_5</a>.  <a href="#47f7dbda255efeff5b7ea22838491e1f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7a08fe5c18ce6b6aab8258e60437dbbd">RG_IEEE_ADDR_6</a>&nbsp;&nbsp;&nbsp;(0x2a)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_6.  <a href="#7a08fe5c18ce6b6aab8258e60437dbbd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#6733551ad5cdee21f212e280136f97c8">SR_IEEE_ADDR_6</a>&nbsp;&nbsp;&nbsp;0x2a, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_6 in register <a class="el" href="at86rf212__registermap_8h.html#7a08fe5c18ce6b6aab8258e60437dbbd">RG_IEEE_ADDR_6</a>.  <a href="#6733551ad5cdee21f212e280136f97c8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#fc4833334492f3f1ca57d51f96a4a925">RG_IEEE_ADDR_7</a>&nbsp;&nbsp;&nbsp;(0x2b)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register IEEE_ADDR_7.  <a href="#fc4833334492f3f1ca57d51f96a4a925"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#706adafa1b6c2a38b9ff7da162b872ef">SR_IEEE_ADDR_7</a>&nbsp;&nbsp;&nbsp;0x2b, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register IEEE_ADDR_7 in register <a class="el" href="at86rf212__registermap_8h.html#fc4833334492f3f1ca57d51f96a4a925">RG_IEEE_ADDR_7</a>.  <a href="#706adafa1b6c2a38b9ff7da162b872ef"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#b2da8c4ed2522d98bc6b1d537cb82e33">RG_XAH_CTRL</a>&nbsp;&nbsp;&nbsp;(0x2c)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register XAH_CTRL.  <a href="#b2da8c4ed2522d98bc6b1d537cb82e33"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#1c29b8561f46d5949033e45c4a0ddcd1">SR_MAX_FRAME_RETRIES</a>&nbsp;&nbsp;&nbsp;0x2c, 0xf0, 4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register MAX_FRAME_RETRIES in register <a class="el" href="at86rf212__registermap_8h.html#b2da8c4ed2522d98bc6b1d537cb82e33">RG_XAH_CTRL</a>.  <a href="#1c29b8561f46d5949033e45c4a0ddcd1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#90d23d615a36396e2d4ce50fc1126a60">SR_MAX_CSMA_RETRIES</a>&nbsp;&nbsp;&nbsp;0x2c, 0x0e, 1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register MAX_CSMA_RETRIES in register <a class="el" href="at86rf212__registermap_8h.html#b2da8c4ed2522d98bc6b1d537cb82e33">RG_XAH_CTRL</a>.  <a href="#90d23d615a36396e2d4ce50fc1126a60"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#0be03a19a6b1cf46a550cd0a5dc1b55b">RG_CSMA_SEED_0</a>&nbsp;&nbsp;&nbsp;(0x2d)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register CSMA_SEED_0.  <a href="#0be03a19a6b1cf46a550cd0a5dc1b55b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e8bf985b1b29653c7c60d0b97f8dfe77">SR_CSMA_SEED_0</a>&nbsp;&nbsp;&nbsp;0x2d, 0xff, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CSMA_SEED_0 in register <a class="el" href="at86rf212__registermap_8h.html#0be03a19a6b1cf46a550cd0a5dc1b55b">RG_CSMA_SEED_0</a>.  <a href="#e8bf985b1b29653c7c60d0b97f8dfe77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">RG_CSMA_SEED_1</a>&nbsp;&nbsp;&nbsp;(0x2e)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register CSMA_SEED_1.  <a href="#d13c7575f9673b164a24725b3046afd3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5c34ba9a75fedbe5c8366f6631f183ae">SR_MIN_BE</a>&nbsp;&nbsp;&nbsp;0x2e, 0xc0, 6</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register MIN_BE in register <a class="el" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">RG_CSMA_SEED_1</a>.  <a href="#5c34ba9a75fedbe5c8366f6631f183ae"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#0111e087406382c6197244d030b39dac">SR_I_AM_COORD</a>&nbsp;&nbsp;&nbsp;0x2e, 0x08, 3</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register I_AM_COORD in register <a class="el" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">RG_CSMA_SEED_1</a>.  <a href="#0111e087406382c6197244d030b39dac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#241aa49cdb91c3abad40cc050e10b144">SR_CSMA_SEED_1</a>&nbsp;&nbsp;&nbsp;0x2e, 0x07, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Access parameters for sub-register CSMA_SEED_1 in register <a class="el" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">RG_CSMA_SEED_1</a>.  <a href="#241aa49cdb91c3abad40cc050e10b144"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="27a2452254bf5ec820d5f60254cc5c80"></a><!-- doxytag: member="at86rf212_registermap.h::RG_CSMA_BE" ref="27a2452254bf5ec820d5f60254cc5c80" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#27a2452254bf5ec820d5f60254cc5c80">RG_CSMA_BE</a>&nbsp;&nbsp;&nbsp;0x2f</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register CSMA_BE. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f72185a3c627bf76403dc38f3c356a26"></a><!-- doxytag: member="at86rf212_registermap.h::RG_RX_SYN" ref="f72185a3c627bf76403dc38f3c356a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#f72185a3c627bf76403dc38f3c356a26">RG_RX_SYN</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register RX_SYN. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e9477feb3c263ec41f78b52c22ea863d"></a><!-- doxytag: member="at86rf212_registermap.h::RG_XAH_CTRL_1" ref="e9477feb3c263ec41f78b52c22ea863d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e9477feb3c263ec41f78b52c22ea863d">RG_XAH_CTRL_1</a>&nbsp;&nbsp;&nbsp;0x17</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register XAH_CTRL_1. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="965e63c5144865f3e88d85a714362e68"></a><!-- doxytag: member="at86rf212_registermap.h::RG_XAH_CTRL_0" ref="965e63c5144865f3e88d85a714362e68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#965e63c5144865f3e88d85a714362e68">RG_XAH_CTRL_0</a>&nbsp;&nbsp;&nbsp;(0x2c)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register XAH_CTRL. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f72185a3c627bf76403dc38f3c356a26"></a><!-- doxytag: member="at86rf212_registermap.h::RG_RX_SYN" ref="f72185a3c627bf76403dc38f3c356a26" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#f72185a3c627bf76403dc38f3c356a26">RG_RX_SYN</a>&nbsp;&nbsp;&nbsp;0x15</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for register RX_SYN. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c288c78e0cf37d85b4bf008891bc98e8"></a><!-- doxytag: member="at86rf212_registermap.h::SR_RX_PDT_LEVEL" ref="c288c78e0cf37d85b4bf008891bc98e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#c288c78e0cf37d85b4bf008891bc98e8">SR_RX_PDT_LEVEL</a>&nbsp;&nbsp;&nbsp;0x15, 0x0f, 0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Offset for sub-register RX_PDT_LEVEL. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4f0b9bf26fdc64cc5e6c640871b050e4">RF230</a>&nbsp;&nbsp;&nbsp;(2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Constant RF230 for sub-register <a class="el" href="at86rf212__registermap_8h.html#86814793c58e9f4073ef30d8949caa64">SR_PART_NUM</a>.  <a href="#4f0b9bf26fdc64cc5e6c640871b050e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5de4d4c246844ae9e84c535b3dc19dde"></a><!-- doxytag: member="at86rf212_registermap.h::RF231" ref="5de4d4c246844ae9e84c535b3dc19dde" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#5de4d4c246844ae9e84c535b3dc19dde">RF231</a>&nbsp;&nbsp;&nbsp;(3)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value for AT86RF231. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e7fc76de2ff765e0a0ee7273e2f3ec45"></a><!-- doxytag: member="at86rf212_registermap.h::RF212" ref="e7fc76de2ff765e0a0ee7273e2f3ec45" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#e7fc76de2ff765e0a0ee7273e2f3ec45">RF212</a>&nbsp;&nbsp;&nbsp;(7)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Value for AT86RF212. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">These registers control the radio's carrier frequency.</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="6b7353cc2fb7f14b616c59fe073d61ee"></a><!-- doxytag: member="at86rf212_registermap.h::RG_CC_CTRL_0" ref="6b7353cc2fb7f14b616c59fe073d61ee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#6b7353cc2fb7f14b616c59fe073d61ee">RG_CC_CTRL_0</a>&nbsp;&nbsp;&nbsp;(0x13)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel control register 0. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="67d3373cff49fc1e2a5531fc6e2657bd"></a><!-- doxytag: member="at86rf212_registermap.h::RG_CC_CTRL_1" ref="67d3373cff49fc1e2a5531fc6e2657bd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#67d3373cff49fc1e2a5531fc6e2657bd">RG_CC_CTRL_1</a>&nbsp;&nbsp;&nbsp;(0x14)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel control register 1. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Definition of the different modulation parameters used with</div></td></tr>
<tr><td colspan="2"><div class="groupText">the RF212 chip.<p>
These parameters get written to RG_TRX_CTRL_2 to set the modulation mode. Note that many more modes are possible, but only the modes allowed by IEEE 802.15.4 are shown here. See the RF212 datasheet for the other modes. <br><br></div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="51aa7ee1cebbfc3c0cf1aea8c98f2b84"></a><!-- doxytag: member="at86rf212_registermap.h::BPSK_20" ref="51aa7ee1cebbfc3c0cf1aea8c98f2b84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#51aa7ee1cebbfc3c0cf1aea8c98f2b84">BPSK_20</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">20 Kbps <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f74d9e8577be730da66cb68ce7dac1c9"></a><!-- doxytag: member="at86rf212_registermap.h::BPSK_40" ref="f74d9e8577be730da66cb68ce7dac1c9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#f74d9e8577be730da66cb68ce7dac1c9">BPSK_40</a>&nbsp;&nbsp;&nbsp;0x24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">40 Kbps <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="7f5c95d0de363779eb1c929cd2feca79"></a><!-- doxytag: member="at86rf212_registermap.h::OQPSK_100" ref="7f5c95d0de363779eb1c929cd2feca79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#7f5c95d0de363779eb1c929cd2feca79">OQPSK_100</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">100 Kbps <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="683a6454bb5491b1fc0729a76e7324e8"></a><!-- doxytag: member="at86rf212_registermap.h::OQPSK_SIN_250" ref="683a6454bb5491b1fc0729a76e7324e8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#683a6454bb5491b1fc0729a76e7324e8">OQPSK_SIN_250</a>&nbsp;&nbsp;&nbsp;0x2c</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">250 Kbps, half-sine filtering <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4c2993ad0e3eed266048cbe9312de155"></a><!-- doxytag: member="at86rf212_registermap.h::OQPSK_RC_250" ref="4c2993ad0e3eed266048cbe9312de155" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="at86rf212__registermap_8h.html#4c2993ad0e3eed266048cbe9312de155">OQPSK_RC_250</a>&nbsp;&nbsp;&nbsp;0x1c</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">250 Kbps, RC filtering <br></td></tr>
</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="9c3469ee4d83180460d3686cc5e3b858"></a><!-- doxytag: member="at86rf212_registermap.h::AVREG_1_75V" ref="9c3469ee4d83180460d3686cc5e3b858" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVREG_1_75V&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant AVREG_1_75V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00389">389</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5365ba8dbc91a492d823f5e4274431e9"></a><!-- doxytag: member="at86rf212_registermap.h::AVREG_1_80V" ref="5365ba8dbc91a492d823f5e4274431e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVREG_1_80V&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant AVREG_1_80V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00385">385</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="20c333e444cdca43f3e9a3f56a21b87a"></a><!-- doxytag: member="at86rf212_registermap.h::AVREG_1_84V" ref="20c333e444cdca43f3e9a3f56a21b87a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVREG_1_84V&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant AVREG_1_84V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00393">393</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="63042e0d222eefd9d136fb776aa0bab6"></a><!-- doxytag: member="at86rf212_registermap.h::AVREG_1_88V" ref="63042e0d222eefd9d136fb776aa0bab6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AVREG_1_88V&nbsp;&nbsp;&nbsp;(3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant AVREG_1_88V for sub-register <a class="el" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">SR_AVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00397">397</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9486d08d26658473840dd55ef9d59783"></a><!-- doxytag: member="at86rf212_registermap.h::BUSY_RX" ref="9486d08d26658473840dd55ef9d59783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_RX&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_RX for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00075">75</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b128af01291fb016509cce7df4de6233"></a><!-- doxytag: member="at86rf212_registermap.h::BUSY_RX_AACK" ref="b128af01291fb016509cce7df4de6233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_RX_AACK&nbsp;&nbsp;&nbsp;(17)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_RX_AACK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00099">99</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7098eb6f17c3e17810b64e7e420da376"></a><!-- doxytag: member="at86rf212_registermap.h::BUSY_RX_AACK_NOCLK" ref="7098eb6f17c3e17810b64e7e420da376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_RX_AACK_NOCLK&nbsp;&nbsp;&nbsp;(30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_RX_AACK_NOCLK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00123">123</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9cbdb413702bfd45c35773bee53c4cd3"></a><!-- doxytag: member="at86rf212_registermap.h::BUSY_TX" ref="9cbdb413702bfd45c35773bee53c4cd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_TX&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_TX for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00079">79</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4480cfa57a0f162471e351fce3ce72da"></a><!-- doxytag: member="at86rf212_registermap.h::BUSY_TX_ARET" ref="4480cfa57a0f162471e351fce3ce72da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BUSY_TX_ARET&nbsp;&nbsp;&nbsp;(18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant BUSY_TX_ARET for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00103">103</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="14564418dadec2a4d50a8e7a4f6f1747"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_16MHz" ref="14564418dadec2a4d50a8e7a4f6f1747" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_16MHz&nbsp;&nbsp;&nbsp;(5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_16MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00249">249</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="156a5c1dbce856cd6be41ff6f75fd716"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_1MHz" ref="156a5c1dbce856cd6be41ff6f75fd716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_1MHz&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_1MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00233">233</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ec5b9e4e8a0a1104f3e9769ba75e26a7"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_2mA" ref="ec5b9e4e8a0a1104f3e9769ba75e26a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_2mA&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_2mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00205">205</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="57050bc6eac873bffda4717cdd431d5b"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_2MHz" ref="57050bc6eac873bffda4717cdd431d5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_2MHz&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_2MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00237">237</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cebdddf184fa7c6cb4af40b3dbf82a43"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_4mA" ref="cebdddf184fa7c6cb4af40b3dbf82a43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_4mA&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_4mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00209">209</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c85189ac649a877e87f89fe76c28617a"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_4MHz" ref="c85189ac649a877e87f89fe76c28617a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_4MHz&nbsp;&nbsp;&nbsp;(3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_4MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00241">241</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7eee4c319e539e36df0b1631afa9ba39"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_6mA" ref="7eee4c319e539e36df0b1631afa9ba39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_6mA&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_6mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00213">213</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7d0f966ab0ee309e3811a90d266fe0db"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_8mA" ref="7d0f966ab0ee309e3811a90d266fe0db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_8mA&nbsp;&nbsp;&nbsp;(3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_8mA for sub-register <a class="el" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">SR_PAD_IO_CLKM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00217">217</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="443c321533a0b6293daa5b23c7c7ddff"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_8MHz" ref="443c321533a0b6293daa5b23c7c7ddff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_8MHz&nbsp;&nbsp;&nbsp;(4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_8MHz for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00245">245</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8b5c9f2c90ab0959ca07733bdda0bfd3"></a><!-- doxytag: member="at86rf212_registermap.h::CLKM_no_clock" ref="8b5c9f2c90ab0959ca07733bdda0bfd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKM_no_clock&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CLKM_no_clock for sub-register <a class="el" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">SR_CLKM_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00229">229</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8ecc63755abb125691b00426cba7fe41"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_FORCE_TRX_OFF" ref="8ecc63755abb125691b00426cba7fe41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_FORCE_TRX_OFF&nbsp;&nbsp;&nbsp;(3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_FORCE_TRX_OFF for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00148">148</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6d864e31a00add16032f27b5e593b4bb"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_NOP" ref="6d864e31a00add16032f27b5e593b4bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_NOP&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_NOP for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00140">140</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="86eb3f35dbb0833379e005d0a934ed95"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_PLL_ON" ref="86eb3f35dbb0833379e005d0a934ed95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_PLL_ON&nbsp;&nbsp;&nbsp;(9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_PLL_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00160">160</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d6f5136f7aac20ec1ce29f42d5dec848"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_RX_AACK_ON" ref="d6f5136f7aac20ec1ce29f42d5dec848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_RX_AACK_ON&nbsp;&nbsp;&nbsp;(22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_RX_AACK_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00164">164</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5e4387f9db7294eb0e03a97505aac7c0"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_RX_ON" ref="5e4387f9db7294eb0e03a97505aac7c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_RX_ON&nbsp;&nbsp;&nbsp;(6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_RX_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00152">152</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2f2b663a799906d316824bba67572502"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_TRX_OFF" ref="2f2b663a799906d316824bba67572502" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_TRX_OFF&nbsp;&nbsp;&nbsp;(8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_TRX_OFF for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00156">156</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5f04bddd21dfe883e8b977466192c710"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_TX_ARET_ON" ref="5f04bddd21dfe883e8b977466192c710" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_TX_ARET_ON&nbsp;&nbsp;&nbsp;(25)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_TX_ARET_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00168">168</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d47eb7bbddce76aba1a636d6b2344997"></a><!-- doxytag: member="at86rf212_registermap.h::CMD_TX_START" ref="d47eb7bbddce76aba1a636d6b2344997" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CMD_TX_START&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant CMD_TX_START for sub-register <a class="el" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">SR_TRX_CMD</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00144">144</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a611c625752b567078cc2d0228a0a86f"></a><!-- doxytag: member="at86rf212_registermap.h::DVREG_1_75V" ref="a611c625752b567078cc2d0228a0a86f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVREG_1_75V&nbsp;&nbsp;&nbsp;(1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant DVREG_1_75V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00417">417</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a41a4968869cdbe33e23b8d07ed1f8b1"></a><!-- doxytag: member="at86rf212_registermap.h::DVREG_1_80V" ref="a41a4968869cdbe33e23b8d07ed1f8b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVREG_1_80V&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant DVREG_1_80V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00413">413</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8be344564d3208a5988c4fd081339cf8"></a><!-- doxytag: member="at86rf212_registermap.h::DVREG_1_84V" ref="8be344564d3208a5988c4fd081339cf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVREG_1_84V&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant DVREG_1_84V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00421">421</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d80d2fc26c2dfe0d2e4a472c93a09db1"></a><!-- doxytag: member="at86rf212_registermap.h::DVREG_1_88V" ref="d80d2fc26c2dfe0d2e4a472c93a09db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DVREG_1_88V&nbsp;&nbsp;&nbsp;(3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant DVREG_1_88V for sub-register <a class="el" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">SR_DVREG_TRIM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00425">425</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="58b9a6d64b28fa620d86aa2d87aba5d4"></a><!-- doxytag: member="at86rf212_registermap.h::P_ON" ref="58b9a6d64b28fa620d86aa2d87aba5d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define P_ON&nbsp;&nbsp;&nbsp;(0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant P_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00071">71</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="77a32ac338596fe95ea09d7603d7c295"></a><!-- doxytag: member="at86rf212_registermap.h::PLL_ON" ref="77a32ac338596fe95ea09d7603d7c295" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_ON&nbsp;&nbsp;&nbsp;(9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant PLL_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00091">91</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4f0b9bf26fdc64cc5e6c640871b050e4"></a><!-- doxytag: member="at86rf212_registermap.h::RF230" ref="4f0b9bf26fdc64cc5e6c640871b050e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF230&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RF230 for sub-register <a class="el" href="at86rf212__registermap_8h.html#86814793c58e9f4073ef30d8949caa64">SR_PART_NUM</a>. 
<p>
Value for AT86RF230.
<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00756">756</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4f0b9bf26fdc64cc5e6c640871b050e4"></a><!-- doxytag: member="at86rf212_registermap.h::RF230" ref="4f0b9bf26fdc64cc5e6c640871b050e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RF230&nbsp;&nbsp;&nbsp;(2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RF230 for sub-register <a class="el" href="at86rf212__registermap_8h.html#86814793c58e9f4073ef30d8949caa64">SR_PART_NUM</a>. 
<p>
Value for AT86RF230.
<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00756">756</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b47fb56bf39aa80785b9c803ac68bdcd"></a><!-- doxytag: member="at86rf212_registermap.h::RG_BATMON" ref="b47fb56bf39aa80785b9c803ac68bdcd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_BATMON&nbsp;&nbsp;&nbsp;(0x11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register BATMON. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00430">430</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="363aeed705736bd833f6c66e101c2e65"></a><!-- doxytag: member="at86rf212_registermap.h::RG_CCA_THRES" ref="363aeed705736bd833f6c66e101c2e65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_CCA_THRES&nbsp;&nbsp;&nbsp;(0x09)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register CCA_THRES. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00310">310</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0be03a19a6b1cf46a550cd0a5dc1b55b"></a><!-- doxytag: member="at86rf212_registermap.h::RG_CSMA_SEED_0" ref="0be03a19a6b1cf46a550cd0a5dc1b55b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_CSMA_SEED_0&nbsp;&nbsp;&nbsp;(0x2d)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register CSMA_SEED_0. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00694">694</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d13c7575f9673b164a24725b3046afd3"></a><!-- doxytag: member="at86rf212_registermap.h::RG_CSMA_SEED_1" ref="d13c7575f9673b164a24725b3046afd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_CSMA_SEED_1&nbsp;&nbsp;&nbsp;(0x2e)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register CSMA_SEED_1. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00703">703</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6e1e5bbc54be46b1bba0cf16868a9922"></a><!-- doxytag: member="at86rf212_registermap.h::RG_FTN_CTRL" ref="6e1e5bbc54be46b1bba0cf16868a9922" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_FTN_CTRL&nbsp;&nbsp;&nbsp;(0x18)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register FTN_CTRL. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00485">485</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="15e749d4ff747c1066a644142088c354"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_0" ref="15e749d4ff747c1066a644142088c354" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_0&nbsp;&nbsp;&nbsp;(0x24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_0. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00608">608</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="1446d842abbb6236c0cc6e81aa55afd5"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_1" ref="1446d842abbb6236c0cc6e81aa55afd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_1&nbsp;&nbsp;&nbsp;(0x25)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_1. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00617">617</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ddc18e32ea6a4e7090d003a065325a07"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_2" ref="ddc18e32ea6a4e7090d003a065325a07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_2&nbsp;&nbsp;&nbsp;(0x26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_2. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00626">626</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4363d1043e3ca7fd103c8671a7bb816c"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_3" ref="4363d1043e3ca7fd103c8671a7bb816c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_3&nbsp;&nbsp;&nbsp;(0x27)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_3. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00635">635</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0af60fe759f1fb20a5fd1f1a6485ef55"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_4" ref="0af60fe759f1fb20a5fd1f1a6485ef55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_4&nbsp;&nbsp;&nbsp;(0x28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_4. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00644">644</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="51e16dcb63978ac7f2da04f1d22f64d5"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_5" ref="51e16dcb63978ac7f2da04f1d22f64d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_5&nbsp;&nbsp;&nbsp;(0x29)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_5. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00653">653</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7a08fe5c18ce6b6aab8258e60437dbbd"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_6" ref="7a08fe5c18ce6b6aab8258e60437dbbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_6&nbsp;&nbsp;&nbsp;(0x2a)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_6. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00662">662</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="fc4833334492f3f1ca57d51f96a4a925"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IEEE_ADDR_7" ref="fc4833334492f3f1ca57d51f96a4a925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IEEE_ADDR_7&nbsp;&nbsp;&nbsp;(0x2b)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IEEE_ADDR_7. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00671">671</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="905b648376932649f2af990f20a03df6"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IRQ_MASK" ref="905b648376932649f2af990f20a03df6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IRQ_MASK&nbsp;&nbsp;&nbsp;(0x0e)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IRQ_MASK. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00323">323</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7dec4b1e3d3bfd3e9f6c243abc4f008e"></a><!-- doxytag: member="at86rf212_registermap.h::RG_IRQ_STATUS" ref="7dec4b1e3d3bfd3e9f6c243abc4f008e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_IRQ_STATUS&nbsp;&nbsp;&nbsp;(0x0f)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register IRQ_STATUS. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00332">332</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3514dae6641c832c5223c74151544f17"></a><!-- doxytag: member="at86rf212_registermap.h::RG_MAN_ID_0" ref="3514dae6641c832c5223c74151544f17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_MAN_ID_0&nbsp;&nbsp;&nbsp;(0x1e)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register MAN_ID_0. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00554">554</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6c961f3a2c267656eb8d90c103ab96aa"></a><!-- doxytag: member="at86rf212_registermap.h::RG_MAN_ID_1" ref="6c961f3a2c267656eb8d90c103ab96aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_MAN_ID_1&nbsp;&nbsp;&nbsp;(0x1f)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register MAN_ID_1. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00563">563</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7e9a100296620bd87365a5355e3ff28d"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PAN_ID_0" ref="7e9a100296620bd87365a5355e3ff28d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PAN_ID_0&nbsp;&nbsp;&nbsp;(0x22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PAN_ID_0. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00590">590</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="30cf03f218f9c36554315f737abbedd5"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PAN_ID_1" ref="30cf03f218f9c36554315f737abbedd5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PAN_ID_1&nbsp;&nbsp;&nbsp;(0x23)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PAN_ID_1. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00599">599</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="72ebcdb3490edf9a0af95c5feba492fc"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PART_NUM" ref="72ebcdb3490edf9a0af95c5feba492fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PART_NUM&nbsp;&nbsp;&nbsp;(0x1c)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PART_NUM. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00532">532</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="16019b8196d6eb4a2bbf28c3bfe9112d"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PHY_CC_CCA" ref="16019b8196d6eb4a2bbf28c3bfe9112d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PHY_CC_CCA&nbsp;&nbsp;&nbsp;(0x08)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PHY_CC_CCA. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00293">293</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4caa8e52e3f9ad2217864df65fdfd501"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PHY_ED_LEVEL" ref="4caa8e52e3f9ad2217864df65fdfd501" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PHY_ED_LEVEL&nbsp;&nbsp;&nbsp;(0x07)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PHY_ED_LEVEL. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00284">284</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d1d60be2e5a79f872e2da65ff35dd90a"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PHY_RSSI" ref="d1d60be2e5a79f872e2da65ff35dd90a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PHY_RSSI&nbsp;&nbsp;&nbsp;(0x06)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PHY_RSSI. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00271">271</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="102bbda4e4354e6c5d42d73a8202476d"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PHY_TX_PWR" ref="102bbda4e4354e6c5d42d73a8202476d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PHY_TX_PWR&nbsp;&nbsp;&nbsp;(0x05)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PHY_TX_PWR. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00254">254</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a6916dc7c962c78af9a11fa86388c097"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PLL_CF" ref="a6916dc7c962c78af9a11fa86388c097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PLL_CF&nbsp;&nbsp;&nbsp;(0x1a)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PLL_CF. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00504">504</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cd8356b2e26de3de8ce5df0bc8ac52b6"></a><!-- doxytag: member="at86rf212_registermap.h::RG_PLL_DCU" ref="cd8356b2e26de3de8ce5df0bc8ac52b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_PLL_DCU&nbsp;&nbsp;&nbsp;(0x1b)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register PLL_DCU. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00518">518</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2afdc508e480ad5a950217b82e183e5f"></a><!-- doxytag: member="at86rf212_registermap.h::RG_RF_CTRL_0" ref="2afdc508e480ad5a950217b82e183e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_RF_CTRL_0&nbsp;&nbsp;&nbsp;(0x16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register RF_CTRL_0. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00476">476</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="fb542fb00a49cbbc9896977b912cf435"></a><!-- doxytag: member="at86rf212_registermap.h::RG_RF_CTRL_1" ref="fb542fb00a49cbbc9896977b912cf435" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_RF_CTRL_1&nbsp;&nbsp;&nbsp;(0x19)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register RF_CTRL_1. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00499">499</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9f9531da551a8a00f688a06d23b5b784"></a><!-- doxytag: member="at86rf212_registermap.h::RG_RX_CTRL" ref="9f9531da551a8a00f688a06d23b5b784" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_RX_CTRL&nbsp;&nbsp;&nbsp;(0x0a)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register RX_CTRL. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00192">192</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="7eb78713946ea45d4b96dea4fdfd635b"></a><!-- doxytag: member="at86rf212_registermap.h::RG_SHORT_ADDR_0" ref="7eb78713946ea45d4b96dea4fdfd635b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_SHORT_ADDR_0&nbsp;&nbsp;&nbsp;(0x20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register SHORT_ADDR_0. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00572">572</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a60598fa1041cdf9caa245cc9fbd52cd"></a><!-- doxytag: member="at86rf212_registermap.h::RG_SHORT_ADDR_1" ref="a60598fa1041cdf9caa245cc9fbd52cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_SHORT_ADDR_1&nbsp;&nbsp;&nbsp;(0x21)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register SHORT_ADDR_1. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00581">581</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5025f89755df39a2fdede980b2907eff"></a><!-- doxytag: member="at86rf212_registermap.h::RG_TRX_CTRL_0" ref="5025f89755df39a2fdede980b2907eff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_TRX_CTRL_0&nbsp;&nbsp;&nbsp;(0x03)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register TRX_CTRL_0. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00173">173</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="1d1e66a62e8f748c93a2143ebc262d15"></a><!-- doxytag: member="at86rf212_registermap.h::RG_TRX_CTRL_1" ref="1d1e66a62e8f748c93a2143ebc262d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_TRX_CTRL_1&nbsp;&nbsp;&nbsp;(0x04)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register TRX_CTRL_1. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00178">178</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="81791c12a60718398f0747eb2e9625d8"></a><!-- doxytag: member="at86rf212_registermap.h::RG_TRX_CTRL_2" ref="81791c12a60718398f0747eb2e9625d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_TRX_CTRL_2&nbsp;&nbsp;&nbsp;(0x0c)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register TRX_CTRL_2. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00187">187</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9154e18a2399240c300da352be8c14c5"></a><!-- doxytag: member="at86rf212_registermap.h::RG_TRX_STATE" ref="9154e18a2399240c300da352be8c14c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_TRX_STATE&nbsp;&nbsp;&nbsp;(0x02)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register TRX_STATE. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00128">128</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3ef224e06f9b07c132b98daeb089f9ae"></a><!-- doxytag: member="at86rf212_registermap.h::RG_TRX_STATUS" ref="3ef224e06f9b07c132b98daeb089f9ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_TRX_STATUS&nbsp;&nbsp;&nbsp;(0x01)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register TRX_STATUS. 
<p>
<dl class="author" compact><dt><b>Author:</b></dt><dd>Atmel Corporation: <a href="http://www.atmel.com">http://www.atmel.com</a> Support email: <a href="mailto:avr@atmel.com">avr@atmel.com</a> </dd></dl>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00054">54</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c1888aaec44899f2a3d7856b757533e8"></a><!-- doxytag: member="at86rf212_registermap.h::RG_VERSION_NUM" ref="c1888aaec44899f2a3d7856b757533e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_VERSION_NUM&nbsp;&nbsp;&nbsp;(0x1d)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register VERSION_NUM. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00545">545</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5f8811938f2f1f073d35ff0a54ee830a"></a><!-- doxytag: member="at86rf212_registermap.h::RG_VREG_CTRL" ref="5f8811938f2f1f073d35ff0a54ee830a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_VREG_CTRL&nbsp;&nbsp;&nbsp;(0x10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register VREG_CTRL. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00369">369</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b2da8c4ed2522d98bc6b1d537cb82e33"></a><!-- doxytag: member="at86rf212_registermap.h::RG_XAH_CTRL" ref="b2da8c4ed2522d98bc6b1d537cb82e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_XAH_CTRL&nbsp;&nbsp;&nbsp;(0x2c)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register XAH_CTRL. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00680">680</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cc9cb84a4de2da69f74351048c08d5c5"></a><!-- doxytag: member="at86rf212_registermap.h::RG_XOSC_CTRL" ref="cc9cb84a4de2da69f74351048c08d5c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RG_XOSC_CTRL&nbsp;&nbsp;&nbsp;(0x12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Offset for register XOSC_CTRL. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00448">448</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="fddeaef97c7252f303f60355d79bf04c"></a><!-- doxytag: member="at86rf212_registermap.h::RX_AACK_ON" ref="fddeaef97c7252f303f60355d79bf04c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_AACK_ON&nbsp;&nbsp;&nbsp;(22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_AACK_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00107">107</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="2457f98235fe05be63025fe6d060709d"></a><!-- doxytag: member="at86rf212_registermap.h::RX_AACK_ON_NOCLK" ref="2457f98235fe05be63025fe6d060709d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_AACK_ON_NOCLK&nbsp;&nbsp;&nbsp;(29)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_AACK_ON_NOCLK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00119">119</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="359db88bcffa6b39bdb64ec00ec3a1ae"></a><!-- doxytag: member="at86rf212_registermap.h::RX_ON" ref="359db88bcffa6b39bdb64ec00ec3a1ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ON&nbsp;&nbsp;&nbsp;(6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00083">83</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ebdc5763dfca01b36ecf6cbeb641f4b3"></a><!-- doxytag: member="at86rf212_registermap.h::RX_ON_NOCLK" ref="ebdc5763dfca01b36ecf6cbeb641f4b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_ON_NOCLK&nbsp;&nbsp;&nbsp;(28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant RX_ON_NOCLK for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00115">115</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ff30abea28980912c2e20ce3e8a19981"></a><!-- doxytag: member="at86rf212_registermap.h::SLEEP_REG" ref="ff30abea28980912c2e20ce3e8a19981" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SLEEP_REG&nbsp;&nbsp;&nbsp;(15)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant SLEEP for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00095">95</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e46a53265da3903a36fd7443469007ca"></a><!-- doxytag: member="at86rf212_registermap.h::SR_AVDD_OK" ref="e46a53265da3903a36fd7443469007ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_AVDD_OK&nbsp;&nbsp;&nbsp;0x10, 0x40, 6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register AVDD_OK in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00377">377</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f01689ee537964b6e4299407d78e765c"></a><!-- doxytag: member="at86rf212_registermap.h::SR_AVREG_EXT" ref="f01689ee537964b6e4299407d78e765c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_AVREG_EXT&nbsp;&nbsp;&nbsp;0x10, 0x80, 7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register AVREG_EXT in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00373">373</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="31221f367566a71528f0f938062b4eae"></a><!-- doxytag: member="at86rf212_registermap.h::SR_AVREG_TRIM" ref="31221f367566a71528f0f938062b4eae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_AVREG_TRIM&nbsp;&nbsp;&nbsp;0x10, 0x30, 4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register AVREG_TRIM in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00381">381</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="aade16ed1ba624efbf6a71cb66af9d0f"></a><!-- doxytag: member="at86rf212_registermap.h::SR_BATMON_HR" ref="aade16ed1ba624efbf6a71cb66af9d0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_BATMON_HR&nbsp;&nbsp;&nbsp;0x11, 0x10, 4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register BATMON_HR in register <a class="el" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">RG_BATMON</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00439">439</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="cff72bdcbf66f9ef80b51797328f04b4"></a><!-- doxytag: member="at86rf212_registermap.h::SR_BATMON_OK" ref="cff72bdcbf66f9ef80b51797328f04b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_BATMON_OK&nbsp;&nbsp;&nbsp;0x11, 0x20, 5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register BATMON_OK in register <a class="el" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">RG_BATMON</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00435">435</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="f4d8678ff08d67835ed9fde2e063e524"></a><!-- doxytag: member="at86rf212_registermap.h::SR_BATMON_VTH" ref="f4d8678ff08d67835ed9fde2e063e524" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_BATMON_VTH&nbsp;&nbsp;&nbsp;0x11, 0x0f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register BATMON_VTH in register <a class="el" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">RG_BATMON</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00443">443</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="b220c6ee123c7e8c4df8339ef27ae36c"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CC_BAND" ref="b220c6ee123c7e8c4df8339ef27ae36c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CC_BAND&nbsp;&nbsp;&nbsp;0x14, 0x07, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register XTAL_MODE in register <a class="el" href="at86rf212__registermap_8h.html#67d3373cff49fc1e2a5531fc6e2657bd">RG_CC_CTRL_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00471">471</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="686729754848fcb20871651e02056a2b"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CCA_CS_THRES" ref="686729754848fcb20871651e02056a2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CCA_CS_THRES&nbsp;&nbsp;&nbsp;0x09, 0xf0, 4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CCA_CS_THRES in register <a class="el" href="at86rf212__registermap_8h.html#363aeed705736bd833f6c66e101c2e65">RG_CCA_THRES</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00314">314</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="339adcb56a6dcbb09439a33ea694a34a"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CCA_DONE" ref="339adcb56a6dcbb09439a33ea694a34a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CCA_DONE&nbsp;&nbsp;&nbsp;0x01, 0x80, 7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CCA_DONE in register <a class="el" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">RG_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00058">58</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5d49fade58407955545f861fc65078b9"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CCA_ED_THRES" ref="5d49fade58407955545f861fc65078b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CCA_ED_THRES&nbsp;&nbsp;&nbsp;0x09, 0x0f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CCA_ED_THRES in register <a class="el" href="at86rf212__registermap_8h.html#363aeed705736bd833f6c66e101c2e65">RG_CCA_THRES</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00318">318</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5f1683f4ba650a0737bf0a4cce54da51"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CCA_MODE" ref="5f1683f4ba650a0737bf0a4cce54da51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CCA_MODE&nbsp;&nbsp;&nbsp;0x08, 0x60, 5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CCA_MODE in register <a class="el" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">RG_PHY_CC_CCA</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00301">301</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e6e0a8254e3c2dadc1b727c43d204d1f"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CCA_REQUEST" ref="e6e0a8254e3c2dadc1b727c43d204d1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CCA_REQUEST&nbsp;&nbsp;&nbsp;0x08, 0x80, 7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CCA_REQUEST in register <a class="el" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">RG_PHY_CC_CCA</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00297">297</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="538dc968f58c078b4e29d4d70d793354"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CCA_STATUS" ref="538dc968f58c078b4e29d4d70d793354" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CCA_STATUS&nbsp;&nbsp;&nbsp;0x01, 0x40, 6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CCA_STATUS in register <a class="el" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">RG_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00062">62</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4b9bff87f5d63f845e3fad83286624db"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CHANNEL" ref="4b9bff87f5d63f845e3fad83286624db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CHANNEL&nbsp;&nbsp;&nbsp;0x08, 0x1f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CHANNEL in register <a class="el" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">RG_PHY_CC_CCA</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00305">305</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c108f260911d536daba845f79a0c7eff"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CLKM_CTRL" ref="c108f260911d536daba845f79a0c7eff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CLKM_CTRL&nbsp;&nbsp;&nbsp;0x03, 0x07, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CLKM_CTRL in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00225">225</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3517409068f4c36eedae73ed8ffead13"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CLKM_SHA_SEL" ref="3517409068f4c36eedae73ed8ffead13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CLKM_SHA_SEL&nbsp;&nbsp;&nbsp;0x03, 0x08, 3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CLKM_SHA_SEL in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00221">221</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e8bf985b1b29653c7c60d0b97f8dfe77"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CSMA_SEED_0" ref="e8bf985b1b29653c7c60d0b97f8dfe77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CSMA_SEED_0&nbsp;&nbsp;&nbsp;0x2d, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CSMA_SEED_0 in register <a class="el" href="at86rf212__registermap_8h.html#0be03a19a6b1cf46a550cd0a5dc1b55b">RG_CSMA_SEED_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00698">698</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="241aa49cdb91c3abad40cc050e10b144"></a><!-- doxytag: member="at86rf212_registermap.h::SR_CSMA_SEED_1" ref="241aa49cdb91c3abad40cc050e10b144" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_CSMA_SEED_1&nbsp;&nbsp;&nbsp;0x2e, 0x07, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register CSMA_SEED_1 in register <a class="el" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">RG_CSMA_SEED_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00716">716</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="3959d646551d9f2aab65a74297a3adf5"></a><!-- doxytag: member="at86rf212_registermap.h::SR_DVDD_OK" ref="3959d646551d9f2aab65a74297a3adf5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_DVDD_OK&nbsp;&nbsp;&nbsp;0x10, 0x04, 2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register DVDD_OK in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00405">405</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="34016d852ff6d66f974988838953dd22"></a><!-- doxytag: member="at86rf212_registermap.h::SR_DVREG_EXT" ref="34016d852ff6d66f974988838953dd22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_DVREG_EXT&nbsp;&nbsp;&nbsp;0x10, 0x08, 3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register DVREG_EXT in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00401">401</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a98350feff174787e1580af642164dd9"></a><!-- doxytag: member="at86rf212_registermap.h::SR_DVREG_TRIM" ref="a98350feff174787e1580af642164dd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_DVREG_TRIM&nbsp;&nbsp;&nbsp;0x10, 0x03, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register DVREG_TRIM in register <a class="el" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">RG_VREG_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00409">409</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d3dfe6a9893970f735e520a6c4376c36"></a><!-- doxytag: member="at86rf212_registermap.h::SR_ED_LEVEL" ref="d3dfe6a9893970f735e520a6c4376c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_ED_LEVEL&nbsp;&nbsp;&nbsp;0x07, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register ED_LEVEL in register <a class="el" href="at86rf212__registermap_8h.html#4caa8e52e3f9ad2217864df65fdfd501">RG_PHY_ED_LEVEL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00288">288</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="1a77552f46a81081a7c06ce03b855427"></a><!-- doxytag: member="at86rf212_registermap.h::SR_FTN_START" ref="1a77552f46a81081a7c06ce03b855427" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_FTN_START&nbsp;&nbsp;&nbsp;0x18, 0x80, 7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register FTN_START in register <a class="el" href="at86rf212__registermap_8h.html#6e1e5bbc54be46b1bba0cf16868a9922">RG_FTN_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00489">489</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="632aec39b7cb926f5e7b933e774483b7"></a><!-- doxytag: member="at86rf212_registermap.h::SR_FTNV" ref="632aec39b7cb926f5e7b933e774483b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_FTNV&nbsp;&nbsp;&nbsp;0x18, 0x3f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register FTNV in register <a class="el" href="at86rf212__registermap_8h.html#6e1e5bbc54be46b1bba0cf16868a9922">RG_FTN_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00494">494</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="eb31431d7da7cdc4ce2362cc4fe18ba5"></a><!-- doxytag: member="at86rf212_registermap.h::SR_GC_TX_OFFS" ref="eb31431d7da7cdc4ce2362cc4fe18ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_GC_TX_OFFS&nbsp;&nbsp;&nbsp;0x16, 0x03, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register GC_TX_OFFS in register <a class="el" href="at86rf212__registermap_8h.html#2afdc508e480ad5a950217b82e183e5f">RG_RF_CTRL_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00480">480</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0111e087406382c6197244d030b39dac"></a><!-- doxytag: member="at86rf212_registermap.h::SR_I_AM_COORD" ref="0111e087406382c6197244d030b39dac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_I_AM_COORD&nbsp;&nbsp;&nbsp;0x2e, 0x08, 3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register I_AM_COORD in register <a class="el" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">RG_CSMA_SEED_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00712">712</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="062b2aedd0afcb6a0ebac4c720ab5415"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_0" ref="062b2aedd0afcb6a0ebac4c720ab5415" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_0&nbsp;&nbsp;&nbsp;0x24, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_0 in register <a class="el" href="at86rf212__registermap_8h.html#15e749d4ff747c1066a644142088c354">RG_IEEE_ADDR_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00612">612</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9e2d8966a67208374a77456a92e73b06"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_1" ref="9e2d8966a67208374a77456a92e73b06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_1&nbsp;&nbsp;&nbsp;0x25, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_1 in register <a class="el" href="at86rf212__registermap_8h.html#1446d842abbb6236c0cc6e81aa55afd5">RG_IEEE_ADDR_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00621">621</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e08d2d64e6689520ff0ad276abdbfaea"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_2" ref="e08d2d64e6689520ff0ad276abdbfaea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_2&nbsp;&nbsp;&nbsp;0x26, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_2 in register <a class="el" href="at86rf212__registermap_8h.html#ddc18e32ea6a4e7090d003a065325a07">RG_IEEE_ADDR_2</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00630">630</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ba11103f9081376abec3a97f7a68af44"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_3" ref="ba11103f9081376abec3a97f7a68af44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_3&nbsp;&nbsp;&nbsp;0x27, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_3 in register <a class="el" href="at86rf212__registermap_8h.html#4363d1043e3ca7fd103c8671a7bb816c">RG_IEEE_ADDR_3</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00639">639</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ff361db3696644724fe85c3ed1da6b7c"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_4" ref="ff361db3696644724fe85c3ed1da6b7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_4&nbsp;&nbsp;&nbsp;0x28, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_4 in register <a class="el" href="at86rf212__registermap_8h.html#0af60fe759f1fb20a5fd1f1a6485ef55">RG_IEEE_ADDR_4</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00648">648</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="47f7dbda255efeff5b7ea22838491e1f"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_5" ref="47f7dbda255efeff5b7ea22838491e1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_5&nbsp;&nbsp;&nbsp;0x29, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_5 in register <a class="el" href="at86rf212__registermap_8h.html#51e16dcb63978ac7f2da04f1d22f64d5">RG_IEEE_ADDR_5</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00657">657</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6733551ad5cdee21f212e280136f97c8"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_6" ref="6733551ad5cdee21f212e280136f97c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_6&nbsp;&nbsp;&nbsp;0x2a, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_6 in register <a class="el" href="at86rf212__registermap_8h.html#7a08fe5c18ce6b6aab8258e60437dbbd">RG_IEEE_ADDR_6</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00666">666</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="706adafa1b6c2a38b9ff7da162b872ef"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IEEE_ADDR_7" ref="706adafa1b6c2a38b9ff7da162b872ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IEEE_ADDR_7&nbsp;&nbsp;&nbsp;0x2b, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IEEE_ADDR_7 in register <a class="el" href="at86rf212__registermap_8h.html#fc4833334492f3f1ca57d51f96a4a925">RG_IEEE_ADDR_7</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00675">675</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8e5ec061de5070d0cbfcd548fcd65abe"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_0_PLL_LOCK" ref="8e5ec061de5070d0cbfcd548fcd65abe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_0_PLL_LOCK&nbsp;&nbsp;&nbsp;0x0f, 0x01, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_0_PLL_LOCK in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00364">364</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9a2818dcaf395af7975e876073197ed3"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_1_PLL_UNLOCK" ref="9a2818dcaf395af7975e876073197ed3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_1_PLL_UNLOCK&nbsp;&nbsp;&nbsp;0x0f, 0x02, 1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_1_PLL_UNLOCK in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00360">360</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="46f82e2b9ccfbef2c593ae4df2f1234b"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_2_RX_START" ref="46f82e2b9ccfbef2c593ae4df2f1234b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_2_RX_START&nbsp;&nbsp;&nbsp;0x0f, 0x04, 2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_2_RX_START in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00356">356</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="6021946abb69a091ba5057a9d6698a2a"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_3_TRX_END" ref="6021946abb69a091ba5057a9d6698a2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_3_TRX_END&nbsp;&nbsp;&nbsp;0x0f, 0x08, 3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_3_TRX_END in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00352">352</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="97ae5262ea00ba1ed5f7d0eec22480ac"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_4" ref="97ae5262ea00ba1ed5f7d0eec22480ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_4&nbsp;&nbsp;&nbsp;0x0f, 0x10, 4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_4 in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00348">348</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a32ab072b1049d92d8bd2856eaaf4878"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_5" ref="a32ab072b1049d92d8bd2856eaaf4878" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_5&nbsp;&nbsp;&nbsp;0x0f, 0x20, 5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_5 in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00344">344</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="db8c4007349ac500d0777ca4eea98b1c"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_6_TRX_UR" ref="db8c4007349ac500d0777ca4eea98b1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_6_TRX_UR&nbsp;&nbsp;&nbsp;0x0f, 0x40, 6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_6_TRX_UR in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00340">340</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="ae03205e6b2a189e1b9bda92e1ee604a"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_7_BAT_LOW" ref="ae03205e6b2a189e1b9bda92e1ee604a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_7_BAT_LOW&nbsp;&nbsp;&nbsp;0x0f, 0x80, 7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_7_BAT_LOW in register <a class="el" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">RG_IRQ_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00336">336</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="480aa0e845fd502901a0108a4f378200"></a><!-- doxytag: member="at86rf212_registermap.h::SR_IRQ_MASK" ref="480aa0e845fd502901a0108a4f378200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_IRQ_MASK&nbsp;&nbsp;&nbsp;0x0e, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register IRQ_MASK in register <a class="el" href="at86rf212__registermap_8h.html#905b648376932649f2af990f20a03df6">RG_IRQ_MASK</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00327">327</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9b3bf8469a3d19c04b2eeb054805b5ca"></a><!-- doxytag: member="at86rf212_registermap.h::SR_MAN_ID_0" ref="9b3bf8469a3d19c04b2eeb054805b5ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_MAN_ID_0&nbsp;&nbsp;&nbsp;0x1e, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register MAN_ID_0 in register <a class="el" href="at86rf212__registermap_8h.html#3514dae6641c832c5223c74151544f17">RG_MAN_ID_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00558">558</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5d7bb789c1d22e5affc431c2da159ee3"></a><!-- doxytag: member="at86rf212_registermap.h::SR_MAN_ID_1" ref="5d7bb789c1d22e5affc431c2da159ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_MAN_ID_1&nbsp;&nbsp;&nbsp;0x1f, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register MAN_ID_1 in register <a class="el" href="at86rf212__registermap_8h.html#6c961f3a2c267656eb8d90c103ab96aa">RG_MAN_ID_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00567">567</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="90d23d615a36396e2d4ce50fc1126a60"></a><!-- doxytag: member="at86rf212_registermap.h::SR_MAX_CSMA_RETRIES" ref="90d23d615a36396e2d4ce50fc1126a60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_MAX_CSMA_RETRIES&nbsp;&nbsp;&nbsp;0x2c, 0x0e, 1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register MAX_CSMA_RETRIES in register <a class="el" href="at86rf212__registermap_8h.html#b2da8c4ed2522d98bc6b1d537cb82e33">RG_XAH_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00688">688</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="1c29b8561f46d5949033e45c4a0ddcd1"></a><!-- doxytag: member="at86rf212_registermap.h::SR_MAX_FRAME_RETRIES" ref="1c29b8561f46d5949033e45c4a0ddcd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_MAX_FRAME_RETRIES&nbsp;&nbsp;&nbsp;0x2c, 0xf0, 4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register MAX_FRAME_RETRIES in register <a class="el" href="at86rf212__registermap_8h.html#b2da8c4ed2522d98bc6b1d537cb82e33">RG_XAH_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00684">684</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5c34ba9a75fedbe5c8366f6631f183ae"></a><!-- doxytag: member="at86rf212_registermap.h::SR_MIN_BE" ref="5c34ba9a75fedbe5c8366f6631f183ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_MIN_BE&nbsp;&nbsp;&nbsp;0x2e, 0xc0, 6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register MIN_BE in register <a class="el" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">RG_CSMA_SEED_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00707">707</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8379ea2a533ecb90a6b86d54aeb9cc02"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PAD_IO" ref="8379ea2a533ecb90a6b86d54aeb9cc02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PAD_IO&nbsp;&nbsp;&nbsp;0x03, 0xc0, 6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PAD_IO in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00197">197</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="436aeabd5823f138f10cf091cd0a70bf"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PAD_IO_CLKM" ref="436aeabd5823f138f10cf091cd0a70bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PAD_IO_CLKM&nbsp;&nbsp;&nbsp;0x03, 0x30, 4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PAD_IO_CLKM in register <a class="el" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">RG_TRX_CTRL_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00201">201</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="37f4a6b0b459f570d273441b9bd9f6ca"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PAN_ID_0" ref="37f4a6b0b459f570d273441b9bd9f6ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PAN_ID_0&nbsp;&nbsp;&nbsp;0x22, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PAN_ID_0 in register <a class="el" href="at86rf212__registermap_8h.html#7e9a100296620bd87365a5355e3ff28d">RG_PAN_ID_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00594">594</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="a63cf604ad5163f4b9137866406db053"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PAN_ID_1" ref="a63cf604ad5163f4b9137866406db053" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PAN_ID_1&nbsp;&nbsp;&nbsp;0x23, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PAN_ID_1 in register <a class="el" href="at86rf212__registermap_8h.html#30cf03f218f9c36554315f737abbedd5">RG_PAN_ID_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00603">603</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="86814793c58e9f4073ef30d8949caa64"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PART_NUM" ref="86814793c58e9f4073ef30d8949caa64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PART_NUM&nbsp;&nbsp;&nbsp;0x1c, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PART_NUM in register <a class="el" href="at86rf212__registermap_8h.html#72ebcdb3490edf9a0af95c5feba492fc">RG_PART_NUM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00536">536</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="34b14f84f79021492a516db79afca325"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PLL_CF" ref="34b14f84f79021492a516db79afca325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PLL_CF&nbsp;&nbsp;&nbsp;0x1a, 0x0f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PLL_CF in register <a class="el" href="at86rf212__registermap_8h.html#a6916dc7c962c78af9a11fa86388c097">RG_PLL_CF</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00513">513</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d0563f355d208198921545ec804038eb"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PLL_CF_START" ref="d0563f355d208198921545ec804038eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PLL_CF_START&nbsp;&nbsp;&nbsp;0x1a, 0x80, 7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PLL_CF_START in register <a class="el" href="at86rf212__registermap_8h.html#a6916dc7c962c78af9a11fa86388c097">RG_PLL_CF</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00508">508</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="9403a03b192bcd225d457872e7738a2e"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PLL_DCU_START" ref="9403a03b192bcd225d457872e7738a2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PLL_DCU_START&nbsp;&nbsp;&nbsp;0x1b, 0x80, 7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PLL_DCU_START in register <a class="el" href="at86rf212__registermap_8h.html#cd8356b2e26de3de8ce5df0bc8ac52b6">RG_PLL_DCU</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00522">522</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="c166dbf8c8d45354650d4bfac39384e8"></a><!-- doxytag: member="at86rf212_registermap.h::SR_PLL_DCUW" ref="c166dbf8c8d45354650d4bfac39384e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_PLL_DCUW&nbsp;&nbsp;&nbsp;0x1b, 0x3f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register PLL_DCUW in register <a class="el" href="at86rf212__registermap_8h.html#cd8356b2e26de3de8ce5df0bc8ac52b6">RG_PLL_DCU</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00527">527</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e4a0fbc6bd43fdcb0272429f5b6edb86"></a><!-- doxytag: member="at86rf212_registermap.h::SR_RSSI" ref="e4a0fbc6bd43fdcb0272429f5b6edb86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_RSSI&nbsp;&nbsp;&nbsp;0x06, 0x1f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register RSSI in register <a class="el" href="at86rf212__registermap_8h.html#d1d60be2e5a79f872e2da65ff35dd90a">RG_PHY_RSSI</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00276">276</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="bc40b10425ae029cec5fd5a12a63fd06"></a><!-- doxytag: member="at86rf212_registermap.h::SR_SHORT_ADDR_0" ref="bc40b10425ae029cec5fd5a12a63fd06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_SHORT_ADDR_0&nbsp;&nbsp;&nbsp;0x20, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register SHORT_ADDR_0 in register <a class="el" href="at86rf212__registermap_8h.html#7eb78713946ea45d4b96dea4fdfd635b">RG_SHORT_ADDR_0</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00576">576</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="20d38a58a04bd837b188481663eb0881"></a><!-- doxytag: member="at86rf212_registermap.h::SR_SHORT_ADDR_1" ref="20d38a58a04bd837b188481663eb0881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_SHORT_ADDR_1&nbsp;&nbsp;&nbsp;0x21, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register SHORT_ADDR_1 in register <a class="el" href="at86rf212__registermap_8h.html#a60598fa1041cdf9caa245cc9fbd52cd">RG_SHORT_ADDR_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00585">585</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="4692d9ea2770ff145d1c35c513cbf1d6"></a><!-- doxytag: member="at86rf212_registermap.h::SR_TRAC_STATUS" ref="4692d9ea2770ff145d1c35c513cbf1d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_TRAC_STATUS&nbsp;&nbsp;&nbsp;0x02, 0xe0, 5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register TRAC_STATUS in register <a class="el" href="at86rf212__registermap_8h.html#9154e18a2399240c300da352be8c14c5">RG_TRX_STATE</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00132">132</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="8d912618842812f37fc46356eff73c93"></a><!-- doxytag: member="at86rf212_registermap.h::SR_TRX_CMD" ref="8d912618842812f37fc46356eff73c93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_TRX_CMD&nbsp;&nbsp;&nbsp;0x02, 0x1f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register TRX_CMD in register <a class="el" href="at86rf212__registermap_8h.html#9154e18a2399240c300da352be8c14c5">RG_TRX_STATE</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00136">136</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="bb9dcc6f85b1154d76645b5de64d4835"></a><!-- doxytag: member="at86rf212_registermap.h::SR_TRX_STATUS" ref="bb9dcc6f85b1154d76645b5de64d4835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_TRX_STATUS&nbsp;&nbsp;&nbsp;0x01, 0x1f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register TRX_STATUS in register <a class="el" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">RG_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00067">67</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="53420a51ab0ad2e5b108d5cbbdf6f3b6"></a><!-- doxytag: member="at86rf212_registermap.h::SR_TX_AUTO_CRC_ON" ref="53420a51ab0ad2e5b108d5cbbdf6f3b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_TX_AUTO_CRC_ON&nbsp;&nbsp;&nbsp;0x04, 0x20, 5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register TX_AUTO_CRC_ON in register <a class="el" href="at86rf212__registermap_8h.html#1d1e66a62e8f748c93a2143ebc262d15">RG_TRX_CTRL_1</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00182">182</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="50fb0901d041a58241024a7fceeed4eb"></a><!-- doxytag: member="at86rf212_registermap.h::SR_VERSION_NUM" ref="50fb0901d041a58241024a7fceeed4eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_VERSION_NUM&nbsp;&nbsp;&nbsp;0x1d, 0xff, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register VERSION_NUM in register <a class="el" href="at86rf212__registermap_8h.html#c1888aaec44899f2a3d7856b757533e8">RG_VERSION_NUM</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00549">549</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="e0db0c571771a4bea8e5f5f9d5df44e6"></a><!-- doxytag: member="at86rf212_registermap.h::SR_XTAL_MODE" ref="e0db0c571771a4bea8e5f5f9d5df44e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_XTAL_MODE&nbsp;&nbsp;&nbsp;0x12, 0xf0, 4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register XTAL_MODE in register <a class="el" href="at86rf212__registermap_8h.html#cc9cb84a4de2da69f74351048c08d5c5">RG_XOSC_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00452">452</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="5586abff93c61b2b6c0e5c69db490781"></a><!-- doxytag: member="at86rf212_registermap.h::SR_XTAL_TRIM" ref="5586abff93c61b2b6c0e5c69db490781" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR_XTAL_TRIM&nbsp;&nbsp;&nbsp;0x12, 0x0f, 0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Access parameters for sub-register XTAL_TRIM in register <a class="el" href="at86rf212__registermap_8h.html#cc9cb84a4de2da69f74351048c08d5c5">RG_XOSC_CTRL</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00456">456</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="d9aff3d987888b9d1bcb9fc12d2c996e"></a><!-- doxytag: member="at86rf212_registermap.h::TRX_OFF" ref="d9aff3d987888b9d1bcb9fc12d2c996e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TRX_OFF&nbsp;&nbsp;&nbsp;(8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TRX_OFF for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00087">87</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="0d659f730692556a1b5e68f54c8ae015"></a><!-- doxytag: member="at86rf212_registermap.h::TX_ARET_ON" ref="0d659f730692556a1b5e68f54c8ae015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_ARET_ON&nbsp;&nbsp;&nbsp;(25)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constant TX_ARET_ON for sub-register <a class="el" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">SR_TRX_STATUS</a>. 
<p>

<p>Definition at line <a class="el" href="at86rf212__registermap_8h-source.html#l00111">111</a> of file <a class="el" href="at86rf212__registermap_8h-source.html">at86rf212_registermap.h</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Jun 8 18:38:20 2009 for RUM by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.5 </small></address>
</body>
</html>
