#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 15 10:12:58 2023
# Process ID: 23176
# Current directory: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1
# Command line: vivado.exe -log design_acc_cordic_ip_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_acc_cordic_ip_0_1.tcl
# Log file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/design_acc_cordic_ip_0_1.vds
# Journal file: D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_acc_cordic_ip_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.cache/ip 
Command: synth_design -top design_acc_cordic_ip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4596 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 395.160 ; gain = 99.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_acc_cordic_ip_0_1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/synth/design_acc_cordic_ip_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cordic_ip_v1_0_S00_AXI' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'BWT_transform' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:425]
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
	Parameter ilosc_liter bound to: 8 - type: integer 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
	Parameter S7 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'BWT_step' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
	Parameter moved bound to: 1 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:459]
INFO: [Synth 8-6157] synthesizing module 'BWT_step__parameterized0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
	Parameter moved bound to: 2 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step__parameterized0' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step__parameterized0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:459]
INFO: [Synth 8-6157] synthesizing module 'BWT_step__parameterized1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
	Parameter moved bound to: 3 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step__parameterized1' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step__parameterized1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:459]
INFO: [Synth 8-6157] synthesizing module 'BWT_step__parameterized2' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
	Parameter moved bound to: 4 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step__parameterized2' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step__parameterized2' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:459]
INFO: [Synth 8-6157] synthesizing module 'BWT_step__parameterized3' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
	Parameter moved bound to: 5 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step__parameterized3' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step__parameterized3' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:459]
INFO: [Synth 8-6157] synthesizing module 'BWT_step__parameterized4' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
	Parameter moved bound to: 6 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step__parameterized4' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step__parameterized4' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:459]
INFO: [Synth 8-6157] synthesizing module 'BWT_step__parameterized5' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
	Parameter moved bound to: 7 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_step__parameterized5' (1#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_step__parameterized5' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:459]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 0 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter__parameterized0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 1 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter__parameterized0' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter__parameterized0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter__parameterized0' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter__parameterized1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 2 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter__parameterized1' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter__parameterized1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter__parameterized1' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter__parameterized2' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 3 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter__parameterized2' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter__parameterized2' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter__parameterized2' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter__parameterized3' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 4 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter__parameterized3' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter__parameterized3' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter__parameterized3' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter__parameterized4' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 5 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter__parameterized4' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter__parameterized4' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter__parameterized4' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter__parameterized5' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 6 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter__parameterized5' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter__parameterized5' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter__parameterized5' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-6157] synthesizing module 'BWT_last_letter__parameterized6' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
	Parameter moved bound to: 7 - type: integer 
	Parameter dl_wyraz bound to: 32 - type: integer 
	Parameter szer_litery bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BWT_last_letter__parameterized6' (2#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:565]
WARNING: [Synth 8-689] width (32) of port connection 'start' does not match port width (1) of module 'BWT_last_letter__parameterized6' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
WARNING: [Synth 8-689] width (4) of port connection 'wyjscie' does not match port width (32) of module 'BWT_last_letter__parameterized6' [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:464]
INFO: [Synth 8-155] case statement is not full and has no default [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:478]
INFO: [Synth 8-6155] done synthesizing module 'BWT_transform' (3#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:425]
INFO: [Synth 8-6155] done synthesizing module 'cordic_ip_v1_0_S00_AXI' (4#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cordic_ip_v1_0' (5#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ipshared/43d9/hdl/cordic_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_acc_cordic_ip_0_1' (6#1) [d:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.srcs/sources_1/bd/design_acc/ip/design_acc_cordic_ip_0_1/synth/design_acc_cordic_ip_0_1.v:57]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[0]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[1]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[2]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[3]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[4]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[5]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[6]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[7]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[8]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[9]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[10]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[11]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[12]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[13]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[14]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[15]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[16]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[17]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[18]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[19]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[20]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[21]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[22]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[23]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[24]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[25]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[26]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized6 has unconnected port wejscie[27]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[0]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[1]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[2]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[3]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[4]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[5]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[6]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[7]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[8]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[9]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[10]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[11]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[12]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[13]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[14]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[15]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[16]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[17]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[18]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[19]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[20]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[21]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[22]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[23]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[24]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[25]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[26]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized5 has unconnected port wejscie[27]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[0]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[1]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[2]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[3]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[4]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[5]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[6]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[7]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[8]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[9]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[10]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[11]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[12]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[13]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[14]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[15]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[16]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[17]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[18]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[19]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[20]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[21]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[22]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[23]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[24]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[25]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[26]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized4 has unconnected port wejscie[27]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[0]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[1]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[2]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[3]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[4]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[5]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[6]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[7]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[8]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[9]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[10]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[11]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[12]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[13]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[14]
WARNING: [Synth 8-3331] design BWT_last_letter__parameterized3 has unconnected port wejscie[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.953 ; gain = 154.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.953 ; gain = 154.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 450.953 ; gain = 154.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 801.262 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 803.797 ; gain = 2.535
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 803.797 ; gain = 507.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 803.797 ; gain = 507.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 803.797 ; gain = 507.750
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'BWT_transform'
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zacznij" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_var" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "scal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S1 |                              000 |                             0001
                      S2 |                              001 |                             0010
                      S3 |                              010 |                             0011
                      S4 |                              011 |                             0100
                      S5 |                              100 |                             0101
                      S6 |                              101 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'BWT_transform'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 803.797 ; gain = 507.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 24    
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 24    
	   6 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 34    
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BWT_step 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BWT_step__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BWT_step__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BWT_step__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BWT_step__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BWT_step__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BWT_step__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BWT_last_letter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_last_letter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_last_letter__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_last_letter__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_last_letter__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_last_letter__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_last_letter__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_last_letter__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module BWT_transform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   6 Input     32 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 16    
Module cordic_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "data_var" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "zacznij" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/y" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/data_var" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/buffor" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[30]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[29]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[28]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[27]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[26]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[25]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[24]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[23]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[22]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[21]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[20]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[19]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[18]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[17]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[16]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[15]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[14]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[13]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[12]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[11]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[10]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[9]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[8]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[7]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[6]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[5]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[4]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[3]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[2]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[1]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/zacznij_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/cordic_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/cordic_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 803.797 ; gain = 507.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 807.090 ; gain = 511.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 808.285 ; gain = 512.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[19]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[19]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[19]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[19]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[19]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[19]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[19]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[18]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[18]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[18]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[18]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[18]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[18]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[18]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[17]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[17]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[17]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[17]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[17]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[17]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[17]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[16]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[16]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[16]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[16]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[16]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[16]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[16]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[23]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[23]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[23]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[23]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[23]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[23]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[23]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[22]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[22]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[22]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[22]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[22]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[22]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[22]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[21]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[21]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[21]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[21]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[21]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[21]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[21]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[20]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[20]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[20]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[20]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[20]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[20]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[20]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[27]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[27]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[27]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[27]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[27]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[5].BWT_step_part/wyjscie_reg[27]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[27]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[2].BWT_step_part/wyjscie_reg[26]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[1].BWT_step_part/wyjscie_reg[26]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[4].BWT_step_part/wyjscie_reg[26]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[3].BWT_step_part/wyjscie_reg[26]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[6].BWT_step_part/wyjscie_reg[26]' (FDR) to 'inst/cordic_ip_v1_0_S00_AXI_inst/BWT_transform_inst/BWT_step_loop[7].BWT_step_part/wyjscie_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    44|
|2     |LUT1   |    36|
|3     |LUT2   |    52|
|4     |LUT3   |    31|
|5     |LUT4   |    89|
|6     |LUT5   |    54|
|7     |LUT6   |   428|
|8     |MUXF7  |    58|
|9     |FDRE   |   561|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------------+--------------------------------+------+
|      |Instance                                               |Module                          |Cells |
+------+-------------------------------------------------------+--------------------------------+------+
|1     |top                                                    |                                |  1354|
|2     |  inst                                                 |cordic_ip_v1_0                  |  1354|
|3     |    cordic_ip_v1_0_S00_AXI_inst                        |cordic_ip_v1_0_S00_AXI          |  1354|
|4     |      BWT_transform_inst                               |BWT_transform                   |  1163|
|5     |        \BWT_last_letter_loop[0].BWT_last_letter_part  |BWT_last_letter                 |     4|
|6     |        \BWT_last_letter_loop[1].BWT_last_letter_part  |BWT_last_letter__parameterized0 |     4|
|7     |        \BWT_last_letter_loop[2].BWT_last_letter_part  |BWT_last_letter__parameterized1 |     4|
|8     |        \BWT_last_letter_loop[3].BWT_last_letter_part  |BWT_last_letter__parameterized2 |     4|
|9     |        \BWT_last_letter_loop[4].BWT_last_letter_part  |BWT_last_letter__parameterized3 |     4|
|10    |        \BWT_last_letter_loop[5].BWT_last_letter_part  |BWT_last_letter__parameterized4 |     4|
|11    |        \BWT_last_letter_loop[6].BWT_last_letter_part  |BWT_last_letter__parameterized5 |     4|
|12    |        \BWT_last_letter_loop[7].BWT_last_letter_part  |BWT_last_letter__parameterized6 |     5|
|13    |        \BWT_step_loop[1].BWT_step_part                |BWT_step                        |    65|
|14    |        \BWT_step_loop[2].BWT_step_part                |BWT_step__parameterized0        |    32|
|15    |        \BWT_step_loop[3].BWT_step_part                |BWT_step__parameterized1        |    32|
|16    |        \BWT_step_loop[4].BWT_step_part                |BWT_step__parameterized2        |    32|
|17    |        \BWT_step_loop[5].BWT_step_part                |BWT_step__parameterized3        |    32|
|18    |        \BWT_step_loop[6].BWT_step_part                |BWT_step__parameterized4        |    32|
|19    |        \BWT_step_loop[7].BWT_step_part                |BWT_step__parameterized5        |    32|
+------+-------------------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 833.938 ; gain = 537.891
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 833.938 ; gain = 185.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 833.938 ; gain = 537.891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 833.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
253 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 833.938 ; gain = 546.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 833.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/design_acc_cordic_ip_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_acc_cordic_ip_0_1, cache-ID = d2157697761e9a9d
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 833.938 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT_cordic/BWT_cordic.runs/design_acc_cordic_ip_0_1_synth_1/design_acc_cordic_ip_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_acc_cordic_ip_0_1_utilization_synth.rpt -pb design_acc_cordic_ip_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 10:13:26 2023...
