<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p526" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_526{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_526{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_526{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_526{left:69px;bottom:548px;letter-spacing:0.13px;}
#t5_526{left:151px;bottom:548px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_526{left:69px;bottom:525px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t7_526{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t8_526{left:69px;bottom:485px;letter-spacing:-0.14px;}
#t9_526{left:95px;bottom:485px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_526{left:95px;bottom:468px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tb_526{left:69px;bottom:444px;letter-spacing:-0.14px;}
#tc_526{left:95px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_526{left:95px;bottom:427px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#te_526{left:69px;bottom:404px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_526{left:69px;bottom:387px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_526{left:714px;bottom:385px;}
#th_526{left:726px;bottom:387px;letter-spacing:-0.23px;word-spacing:-0.33px;}
#ti_526{left:768px;bottom:385px;letter-spacing:-0.04px;}
#tj_526{left:789px;bottom:387px;letter-spacing:-0.2px;word-spacing:-0.43px;}
#tk_526{left:826px;bottom:385px;letter-spacing:-0.02px;}
#tl_526{left:69px;bottom:370px;letter-spacing:-0.19px;word-spacing:-0.69px;}
#tm_526{left:164px;bottom:368px;}
#tn_526{left:176px;bottom:370px;letter-spacing:-0.21px;word-spacing:-0.72px;}
#to_526{left:218px;bottom:368px;}
#tp_526{left:238px;bottom:370px;letter-spacing:-0.2px;word-spacing:-0.71px;}
#tq_526{left:275px;bottom:368px;letter-spacing:-0.02px;}
#tr_526{left:293px;bottom:370px;letter-spacing:-0.16px;word-spacing:-0.66px;}
#ts_526{left:632px;bottom:368px;}
#tt_526{left:644px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tu_526{left:729px;bottom:368px;letter-spacing:-0.04px;}
#tv_526{left:750px;bottom:370px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tw_526{left:831px;bottom:368px;letter-spacing:-0.02px;}
#tx_526{left:69px;bottom:353px;letter-spacing:-0.2px;word-spacing:-1.27px;}
#ty_526{left:210px;bottom:351px;}
#tz_526{left:221px;bottom:353px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#t10_526{left:305px;bottom:351px;}
#t11_526{left:325px;bottom:353px;letter-spacing:-0.13px;word-spacing:-1.39px;}
#t12_526{left:405px;bottom:351px;letter-spacing:-0.02px;}
#t13_526{left:426px;bottom:353px;letter-spacing:-0.13px;word-spacing:-1.37px;}
#t14_526{left:69px;bottom:337px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t15_526{left:69px;bottom:314px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_526{left:668px;bottom:311px;}
#t17_526{left:680px;bottom:314px;letter-spacing:-0.2px;word-spacing:-0.45px;}
#t18_526{left:761px;bottom:311px;}
#t19_526{left:768px;bottom:314px;letter-spacing:-0.1px;word-spacing:-0.54px;}
#t1a_526{left:69px;bottom:297px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t1b_526{left:69px;bottom:280px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_526{left:69px;bottom:252px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t1d_526{left:69px;bottom:233px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1e_526{left:69px;bottom:214px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1f_526{left:69px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_526{left:69px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1h_526{left:78px;bottom:1039px;letter-spacing:-0.12px;}
#t1i_526{left:174px;bottom:1039px;letter-spacing:-0.14px;}
#t1j_526{left:269px;bottom:1039px;letter-spacing:-0.13px;}
#t1k_526{left:367px;bottom:1039px;letter-spacing:-0.11px;}
#t1l_526{left:367px;bottom:1022px;letter-spacing:-0.11px;}
#t1m_526{left:78px;bottom:998px;letter-spacing:-0.05px;}
#t1n_526{left:78px;bottom:973px;letter-spacing:-0.12px;}
#t1o_526{left:173px;bottom:973px;}
#t1p_526{left:269px;bottom:973px;letter-spacing:-0.13px;}
#t1q_526{left:269px;bottom:956px;letter-spacing:-0.11px;}
#t1r_526{left:367px;bottom:973px;letter-spacing:-0.11px;}
#t1s_526{left:367px;bottom:956px;letter-spacing:-0.11px;}
#t1t_526{left:367px;bottom:940px;letter-spacing:-0.12px;}
#t1u_526{left:367px;bottom:923px;letter-spacing:-0.12px;}
#t1v_526{left:367px;bottom:906px;letter-spacing:-0.11px;}
#t1w_526{left:367px;bottom:889px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_526{left:78px;bottom:865px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_526{left:173px;bottom:865px;}
#t1z_526{left:269px;bottom:865px;letter-spacing:-0.12px;}
#t20_526{left:269px;bottom:848px;letter-spacing:-0.11px;}
#t21_526{left:269px;bottom:831px;letter-spacing:-0.11px;}
#t22_526{left:367px;bottom:865px;letter-spacing:-0.1px;word-spacing:-0.36px;}
#t23_526{left:367px;bottom:848px;letter-spacing:-0.11px;word-spacing:-0.57px;}
#t24_526{left:367px;bottom:831px;letter-spacing:-0.11px;}
#t25_526{left:367px;bottom:814px;letter-spacing:-0.11px;}
#t26_526{left:367px;bottom:797px;letter-spacing:-0.11px;}
#t27_526{left:367px;bottom:781px;letter-spacing:-0.11px;word-spacing:-0.22px;}
#t28_526{left:367px;bottom:764px;letter-spacing:-0.11px;}
#t29_526{left:367px;bottom:747px;letter-spacing:-0.11px;}
#t2a_526{left:367px;bottom:730px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2b_526{left:78px;bottom:706px;letter-spacing:-0.05px;}
#t2c_526{left:78px;bottom:681px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2d_526{left:173px;bottom:681px;}
#t2e_526{left:269px;bottom:681px;letter-spacing:-0.09px;}
#t2f_526{left:269px;bottom:664px;letter-spacing:-0.14px;}
#t2g_526{left:367px;bottom:681px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2h_526{left:367px;bottom:664px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t2i_526{left:367px;bottom:648px;letter-spacing:-0.11px;}
#t2j_526{left:78px;bottom:623px;letter-spacing:-0.13px;}
#t2k_526{left:174px;bottom:623px;letter-spacing:-0.19px;}
#t2l_526{left:269px;bottom:623px;letter-spacing:-0.12px;}
#t2m_526{left:367px;bottom:623px;letter-spacing:-0.11px;}
#t2n_526{left:367px;bottom:606px;letter-spacing:-0.11px;}
#t2o_526{left:196px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2p_526{left:282px;bottom:1086px;letter-spacing:0.12px;}
#t2q_526{left:670px;bottom:1086px;letter-spacing:0.12px;}
#t2r_526{left:78px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2s_526{left:173px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2t_526{left:269px;bottom:1063px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t2u_526{left:367px;bottom:1063px;letter-spacing:-0.12px;}

.s1_526{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_526{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_526{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_526{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_526{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_526{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_526{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_526{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts526" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg526Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg526" style="-webkit-user-select: none;"><object width="935" height="1210" data="526/526.svg" type="image/svg+xml" id="pdf526" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_526" class="t s1_526">15-30 </span><span id="t2_526" class="t s1_526">Vol. 3B </span>
<span id="t3_526" class="t s2_526">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_526" class="t s3_526">15.6.3 </span><span id="t5_526" class="t s3_526">Intel® Thread Director Usage Model </span>
<span id="t6_526" class="t s4_526">When the OS Scheduler needs to decide which one of multiple free logical processors to assign to a software </span>
<span id="t7_526" class="t s4_526">thread that is ready to execute, it can choose one of the following options: </span>
<span id="t8_526" class="t s4_526">1. </span><span id="t9_526" class="t s4_526">The free logical processor with the highest performance value of that software thread class, if the system is </span>
<span id="ta_526" class="t s4_526">scheduling for performance. </span>
<span id="tb_526" class="t s4_526">2. </span><span id="tc_526" class="t s4_526">The free logical processor with the highest energy efficiency value of that software thread class, if the system </span>
<span id="td_526" class="t s4_526">is scheduling for energy efficiency. </span>
<span id="te_526" class="t s4_526">When the OS Scheduler needs to decide which of two logical processors (i,j) to assign to which of two software </span>
<span id="tf_526" class="t s4_526">threads whose Class IDs are k1 and k2, it can compute the two performance ratios: Perf Ratio </span>
<span id="tg_526" class="t s5_526">1 </span>
<span id="th_526" class="t s4_526">= Perf </span>
<span id="ti_526" class="t s5_526">ik1 </span>
<span id="tj_526" class="t s4_526">/ Perf </span>
<span id="tk_526" class="t s5_526">jk1 </span>
<span id="tl_526" class="t s4_526">and Perf Ratio </span>
<span id="tm_526" class="t s5_526">2 </span>
<span id="tn_526" class="t s4_526">= Perf </span>
<span id="to_526" class="t s5_526">ik2 </span>
<span id="tp_526" class="t s4_526">/ Perf </span>
<span id="tq_526" class="t s5_526">jk2 </span>
<span id="tr_526" class="t s4_526">, or two energy efficiency ratios: Energy Eff. Ratio </span>
<span id="ts_526" class="t s5_526">1 </span>
<span id="tt_526" class="t s4_526">= Energy Eff </span>
<span id="tu_526" class="t s5_526">ik1 </span>
<span id="tv_526" class="t s4_526">/ Energy Eff </span>
<span id="tw_526" class="t s5_526">jk1 </span>
<span id="tx_526" class="t s4_526">and Energy Eff. Ratio </span>
<span id="ty_526" class="t s5_526">2 </span>
<span id="tz_526" class="t s4_526">= Energy Eff </span>
<span id="t10_526" class="t s5_526">ik2 </span>
<span id="t11_526" class="t s4_526">/ Energy Eff </span>
<span id="t12_526" class="t s5_526">jk2 </span>
<span id="t13_526" class="t s4_526">between the two logical processors for each of the two classes, </span>
<span id="t14_526" class="t s4_526">depending on whether the OS is scheduling for performance or for energy efficiency. </span>
<span id="t15_526" class="t s4_526">For example, assume that the system is scheduling for performance and that Perf Ratio </span>
<span id="t16_526" class="t s5_526">1 </span>
<span id="t17_526" class="t s4_526">&gt; Perf Ratio </span>
<span id="t18_526" class="t s5_526">2 </span>
<span id="t19_526" class="t s4_526">. The OS </span>
<span id="t1a_526" class="t s4_526">Scheduler will assign the software thread whose Class ID is k1 to logical processor i, and the one whose Class ID is </span>
<span id="t1b_526" class="t s4_526">k2 to logical processor j. </span>
<span id="t1c_526" class="t s4_526">When the two software threads in question belong to the same Class ID, the OS Scheduler can schedule to higher </span>
<span id="t1d_526" class="t s4_526">performance logical processors within that class when scheduling for performance and to higher energy efficiency </span>
<span id="t1e_526" class="t s4_526">logical processors within that class when scheduling for energy efficiency. </span>
<span id="t1f_526" class="t s4_526">The highest to lowest ordering may be different between classes across cores and between the performance </span>
<span id="t1g_526" class="t s4_526">column and the energy efficiency column of the same class across cores. </span>
<span id="t1h_526" class="t s6_526">2*CP </span><span id="t1i_526" class="t s6_526">R8 </span><span id="t1j_526" class="t s6_526">Padding </span><span id="t1k_526" class="t s6_526">Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior to enabling </span>
<span id="t1l_526" class="t s6_526">Intel Thread Director. </span>
<span id="t1m_526" class="t s6_526">... </span>
<span id="t1n_526" class="t s6_526">(CL-1)*CP </span><span id="t1o_526" class="t s6_526">1 </span><span id="t1p_526" class="t s6_526">Performance </span>
<span id="t1q_526" class="t s6_526">Capability </span>
<span id="t1r_526" class="t s6_526">Class #(CL-1) Performance capability is an 8-bit value (0 ... 255) specifying the </span>
<span id="t1s_526" class="t s6_526">relative performance level of a single logical processor. Higher values indicate </span>
<span id="t1t_526" class="t s6_526">higher performance; the lowest performance level of 0 indicates a recommen- </span>
<span id="t1u_526" class="t s6_526">dation to the OS to not schedule any software threads on it for performance </span>
<span id="t1v_526" class="t s6_526">reasons. </span>
<span id="t1w_526" class="t s6_526">Initialized by the OS to 0. </span>
<span id="t1x_526" class="t s6_526">(CL-1)*CP + 1 </span><span id="t1y_526" class="t s6_526">1 </span><span id="t1z_526" class="t s6_526">Energy </span>
<span id="t20_526" class="t s6_526">Efficiency </span>
<span id="t21_526" class="t s6_526">Capability </span>
<span id="t22_526" class="t s6_526">Class #(CL-1) Energy Efficiency capability is an 8-bit value (0 ... 255) specifying the </span>
<span id="t23_526" class="t s6_526">relative energy efficiency level of a logical processor. Higher values indicate higher </span>
<span id="t24_526" class="t s6_526">energy efficiency; the lowest energy efficiency capability of 0 indicates a recom- </span>
<span id="t25_526" class="t s6_526">mendation to the OS to not schedule any software threads on it for efficiency </span>
<span id="t26_526" class="t s6_526">reasons. An Energy Efficiency capability of 255 indicates which logical processors </span>
<span id="t27_526" class="t s6_526">have the highest relative energy efficiency capability. In addition, the value 255 is </span>
<span id="t28_526" class="t s6_526">an explicit recommendation for the OS to consolidate work on those logical </span>
<span id="t29_526" class="t s6_526">processors for energy efficiency reasons. </span>
<span id="t2a_526" class="t s6_526">Initialized by the OS to 0. </span>
<span id="t2b_526" class="t s6_526">... </span>
<span id="t2c_526" class="t s6_526">CL*CP - 1 </span><span id="t2d_526" class="t s6_526">1 </span><span id="t2e_526" class="t s6_526">Capability </span>
<span id="t2f_526" class="t s6_526">#(CP-1) </span>
<span id="t2g_526" class="t s6_526">Class #(CL-1) Capability #(CP-1) if exists. If the capability does not exist (is not </span>
<span id="t2h_526" class="t s6_526">enumerated in the CPUID), the entry is unavailable (no space is reserved for future </span>
<span id="t2i_526" class="t s6_526">use here). </span>
<span id="t2j_526" class="t s6_526">CL*CP </span><span id="t2k_526" class="t s6_526">R8 </span><span id="t2l_526" class="t s6_526">Padding </span><span id="t2m_526" class="t s6_526">Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior to enabling </span>
<span id="t2n_526" class="t s6_526">Intel Thread Director. </span>
<span id="t2o_526" class="t s7_526">Table 15-9. </span><span id="t2p_526" class="t s7_526">Intel® Thread Director Logical Processor Entry Structure </span><span id="t2q_526" class="t s7_526">(Contd.) </span>
<span id="t2r_526" class="t s8_526">Byte Offset </span><span id="t2s_526" class="t s8_526">Size (Bytes) </span><span id="t2t_526" class="t s8_526">Field Name </span><span id="t2u_526" class="t s8_526">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
