Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp="BLAH"
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:3:4: Compile generate block "work@top.genblk1".

[INF:CP0335] dut.sv:24:4: Compile generate block "work@top.genblk8".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:4:7: Cannot find a module definition for "work@top.genblk1::GOOD_BLAH".

[WRN:EL0500] dut.sv:25:7: Cannot find a module definition for "work@top.genblk8::GOOD_0".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:BLAH
      |vpiSize:6
      |STRING:BLAH
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:3:4, endln:5:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:3:4, endln:5:7
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module: work@top.genblk1::GOOD_BLAH (work@top.genblk1.good), file:dut.sv, line:4:7, endln:4:24
        |vpiParent:
        \_gen_scope: (work@top.genblk1)
        |vpiName:good
        |vpiFullName:work@top.genblk1.good
        |vpiDefName:work@top.genblk1::GOOD_BLAH
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk8
    |vpiFullName:work@top.genblk8
    |vpiGenScope:
    \_gen_scope: (work@top.genblk8)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
      |vpiFullName:work@top.genblk8
      |vpiModule:
      \_module: work@top.genblk8::GOOD_0 (work@top.genblk8.good), file:dut.sv, line:25:7, endln:25:21
        |vpiParent:
        \_gen_scope: (work@top.genblk8)
        |vpiName:good
        |vpiFullName:work@top.genblk8.good
        |vpiDefName:work@top.genblk8::GOOD_0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp=4'b1001
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:6:4: Compile generate block "work@top.genblk2".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:7:7: Cannot find a module definition for "work@top.genblk2::GOOD_BIN1".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:4'b1001
      |vpiSize:4
      |BIN:1001
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk2), line:6:4, endln:8:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
    |vpiGenScope:
    \_gen_scope: (work@top.genblk2)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk2), line:6:4, endln:8:7
      |vpiFullName:work@top.genblk2
      |vpiModule:
      \_module: work@top.genblk2::GOOD_BIN1 (work@top.genblk2.good), file:dut.sv, line:7:7, endln:7:24
        |vpiParent:
        \_gen_scope: (work@top.genblk2)
        |vpiName:good
        |vpiFullName:work@top.genblk2.good
        |vpiDefName:work@top.genblk2::GOOD_BIN1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp='b1002
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:'b1002
      |BIN:1002
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp='hFF
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:12:4: Compile generate block "work@top.genblk4".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:13:7: Cannot find a module definition for "work@top.genblk4::GOOD_HEXA".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:'hFF
      |HEX:FF
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk4), line:12:4, endln:14:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk4
    |vpiFullName:work@top.genblk4
    |vpiGenScope:
    \_gen_scope: (work@top.genblk4)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk4), line:12:4, endln:14:7
      |vpiFullName:work@top.genblk4
      |vpiModule:
      \_module: work@top.genblk4::GOOD_HEXA (work@top.genblk4.good), file:dut.sv, line:13:7, endln:13:24
        |vpiParent:
        \_gen_scope: (work@top.genblk4)
        |vpiName:good
        |vpiFullName:work@top.genblk4.good
        |vpiDefName:work@top.genblk4::GOOD_HEXA
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp=-12
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:15:4: Compile generate block "work@top.genblk5".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:16:7: Cannot find a module definition for "work@top.genblk5::GOOD_MINUS12".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:-12
      |vpiSize:64
      |INT:-12
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk5), line:15:4, endln:17:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk5
    |vpiFullName:work@top.genblk5
    |vpiGenScope:
    \_gen_scope: (work@top.genblk5)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk5), line:15:4, endln:17:7
      |vpiFullName:work@top.genblk5
      |vpiModule:
      \_module: work@top.genblk5::GOOD_MINUS12 (work@top.genblk5.good), file:dut.sv, line:16:7, endln:16:27
        |vpiParent:
        \_gen_scope: (work@top.genblk5)
        |vpiName:good
        |vpiFullName:work@top.genblk5.good
        |vpiDefName:work@top.genblk5::GOOD_MINUS12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp=12
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:18:4: Compile generate block "work@top.genblk6".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:19:7: Cannot find a module definition for "work@top.genblk6::GOOD_12".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:12
      |vpiSize:64
      |UINT:12
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk6), line:18:4, endln:20:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk6
    |vpiFullName:work@top.genblk6
    |vpiGenScope:
    \_gen_scope: (work@top.genblk6)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk6), line:18:4, endln:20:7
      |vpiFullName:work@top.genblk6
      |vpiModule:
      \_module: work@top.genblk6::GOOD_12 (work@top.genblk6.good), file:dut.sv, line:19:7, endln:19:22
        |vpiParent:
        \_gen_scope: (work@top.genblk6)
        |vpiName:good
        |vpiFullName:work@top.genblk6.good
        |vpiDefName:work@top.genblk6::GOOD_12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp=12.12
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:21:4: Compile generate block "work@top.genblk7".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:22:7: Cannot find a module definition for "work@top.genblk7::GOOD_REAL12".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:12.120000
      |vpiSize:64
      |REAL:12.120000
      |vpiConstType:2
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk7), line:21:4, endln:23:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk7
    |vpiFullName:work@top.genblk7
    |vpiGenScope:
    \_gen_scope: (work@top.genblk7)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk7), line:21:4, endln:23:7
      |vpiFullName:work@top.genblk7
      |vpiModule:
      \_module: work@top.genblk7::GOOD_REAL12 (work@top.genblk7.good), file:dut.sv, line:22:7, endln:22:26
        |vpiParent:
        \_gen_scope: (work@top.genblk7)
        |vpiName:good
        |vpiFullName:work@top.genblk7.good
        |vpiDefName:work@top.genblk7::GOOD_REAL12
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp=0
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:3:4: Compile generate block "work@top.genblk1".

[INF:CP0335] dut.sv:24:4: Compile generate block "work@top.genblk8".

[INF:CP0335] dut.sv:27:4: Compile generate block "work@top.genblk9".

[INF:CP0335] dut.sv:30:4: Compile generate block "work@top.genblk10".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:4:7: Cannot find a module definition for "work@top.genblk1::GOOD_BLAH".

[WRN:EL0500] dut.sv:25:7: Cannot find a module definition for "work@top.genblk8::GOOD_0".

[WRN:EL0500] dut.sv:28:7: Cannot find a module definition for "work@top.genblk9::GOOD_STR_WITH_DOT".

[WRN:EL0500] dut.sv:31:7: Cannot find a module definition for "work@top.genblk10::GOOD_MINUS_STR".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 4.

[WRN:EL0513] Nb undefined instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk1), line:3:4, endln:5:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk1
    |vpiFullName:work@top.genblk1
    |vpiGenScope:
    \_gen_scope: (work@top.genblk1)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk1), line:3:4, endln:5:7
      |vpiFullName:work@top.genblk1
      |vpiModule:
      \_module: work@top.genblk1::GOOD_BLAH (work@top.genblk1.good), file:dut.sv, line:4:7, endln:4:24
        |vpiParent:
        \_gen_scope: (work@top.genblk1)
        |vpiName:good
        |vpiFullName:work@top.genblk1.good
        |vpiDefName:work@top.genblk1::GOOD_BLAH
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk8
    |vpiFullName:work@top.genblk8
    |vpiGenScope:
    \_gen_scope: (work@top.genblk8)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
      |vpiFullName:work@top.genblk8
      |vpiModule:
      \_module: work@top.genblk8::GOOD_0 (work@top.genblk8.good), file:dut.sv, line:25:7, endln:25:21
        |vpiParent:
        \_gen_scope: (work@top.genblk8)
        |vpiName:good
        |vpiFullName:work@top.genblk8.good
        |vpiDefName:work@top.genblk8::GOOD_0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk9), line:27:4, endln:29:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk9
    |vpiFullName:work@top.genblk9
    |vpiGenScope:
    \_gen_scope: (work@top.genblk9)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk9), line:27:4, endln:29:7
      |vpiFullName:work@top.genblk9
      |vpiModule:
      \_module: work@top.genblk9::GOOD_STR_WITH_DOT (work@top.genblk9.good), file:dut.sv, line:28:7, endln:28:32
        |vpiParent:
        \_gen_scope: (work@top.genblk9)
        |vpiName:good
        |vpiFullName:work@top.genblk9.good
        |vpiDefName:work@top.genblk9::GOOD_STR_WITH_DOT
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk10), line:30:4, endln:32:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk10
    |vpiFullName:work@top.genblk10
    |vpiGenScope:
    \_gen_scope: (work@top.genblk10)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk10), line:30:4, endln:32:7
      |vpiFullName:work@top.genblk10
      |vpiModule:
      \_module: work@top.genblk10::GOOD_MINUS_STR (work@top.genblk10.good), file:dut.sv, line:31:7, endln:31:29
        |vpiParent:
        \_gen_scope: (work@top.genblk10)
        |vpiName:good
        |vpiFullName:work@top.genblk10.good
        |vpiDefName:work@top.genblk10::GOOD_MINUS_STR
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp="STR.WITH.DOT"
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:24:4: Compile generate block "work@top.genblk8".

[INF:CP0335] dut.sv:27:4: Compile generate block "work@top.genblk9".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:25:7: Cannot find a module definition for "work@top.genblk8::GOOD_0".

[WRN:EL0500] dut.sv:28:7: Cannot find a module definition for "work@top.genblk9::GOOD_STR_WITH_DOT".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:STR.WITH.DOT
      |vpiSize:14
      |STRING:STR.WITH.DOT
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk8
    |vpiFullName:work@top.genblk8
    |vpiGenScope:
    \_gen_scope: (work@top.genblk8)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
      |vpiFullName:work@top.genblk8
      |vpiModule:
      \_module: work@top.genblk8::GOOD_0 (work@top.genblk8.good), file:dut.sv, line:25:7, endln:25:21
        |vpiParent:
        \_gen_scope: (work@top.genblk8)
        |vpiName:good
        |vpiFullName:work@top.genblk8.good
        |vpiDefName:work@top.genblk8::GOOD_0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk9), line:27:4, endln:29:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk9
    |vpiFullName:work@top.genblk9
    |vpiGenScope:
    \_gen_scope: (work@top.genblk9)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk9), line:27:4, endln:29:7
      |vpiFullName:work@top.genblk9
      |vpiModule:
      \_module: work@top.genblk9::GOOD_STR_WITH_DOT (work@top.genblk9.good), file:dut.sv, line:28:7, endln:28:32
        |vpiParent:
        \_gen_scope: (work@top.genblk9)
        |vpiName:good
        |vpiFullName:work@top.genblk9.good
        |vpiDefName:work@top.genblk9::GOOD_STR_WITH_DOT
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5
Processing: -parse -d uhdm -elabuhdm dut.sv -nobuiltin -Pp="-STR"
[INF:CM0023] Creating log file ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.log.

[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:24:4: Compile generate block "work@top.genblk8".

[INF:CP0335] dut.sv:30:4: Compile generate block "work@top.genblk10".

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[WRN:EL0500] dut.sv:25:7: Cannot find a module definition for "work@top.genblk8::GOOD_0".

[WRN:EL0500] dut.sv:31:7: Cannot find a module definition for "work@top.genblk10::GOOD_MINUS_STR".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/tests/ParamLine/../../build/regression/ParamLine/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiRange:
        \_range: 
          |vpiLeftRange:
          \_constant: 
            |INT:0
          |vpiRightRange:
          \_constant: 
            |INT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.p), line:2:15, endln:2:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |BIN:0
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:23
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:19, endln:2:23
      |vpiDecompile:-STR
      |vpiSize:6
      |STRING:-STR
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@top.p), line:2:15, endln:2:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk8
    |vpiFullName:work@top.genblk8
    |vpiGenScope:
    \_gen_scope: (work@top.genblk8)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk8), line:24:4, endln:26:7
      |vpiFullName:work@top.genblk8
      |vpiModule:
      \_module: work@top.genblk8::GOOD_0 (work@top.genblk8.good), file:dut.sv, line:25:7, endln:25:21
        |vpiParent:
        \_gen_scope: (work@top.genblk8)
        |vpiName:good
        |vpiFullName:work@top.genblk8.good
        |vpiDefName:work@top.genblk8::GOOD_0
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.genblk10), line:30:4, endln:32:7
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:33:10
    |vpiName:genblk10
    |vpiFullName:work@top.genblk10
    |vpiGenScope:
    \_gen_scope: (work@top.genblk10)
      |vpiParent:
      \_gen_scope_array: (work@top.genblk10), line:30:4, endln:32:7
      |vpiFullName:work@top.genblk10
      |vpiModule:
      \_module: work@top.genblk10::GOOD_MINUS_STR (work@top.genblk10.good), file:dut.sv, line:31:7, endln:31:29
        |vpiParent:
        \_gen_scope: (work@top.genblk10)
        |vpiName:good
        |vpiFullName:work@top.genblk10.good
        |vpiDefName:work@top.genblk10::GOOD_MINUS_STR
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 5
[   NOTE] : 5
Processed 10 tests.
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 43
[   NOTE] : 50


[roundtrip]: ${SURELOG_DIR}/tests/ParamLine/dut.sv | ${SURELOG_DIR}/build/regression/ParamLine/roundtrip/dut_000.sv | 30 | 33 | 

