
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

000112a4 <.init>:
   112a4:	push	{r3, lr}
   112a8:	bl	11720 <ftello64@plt+0x48>
   112ac:	pop	{r3, pc}

Disassembly of section .plt:

000112b0 <pthread_mutex_unlock@plt-0x14>:
   112b0:	push	{lr}		; (str lr, [sp, #-4]!)
   112b4:	ldr	lr, [pc, #4]	; 112c0 <pthread_mutex_unlock@plt-0x4>
   112b8:	add	lr, pc, lr
   112bc:	ldr	pc, [lr, #8]!
   112c0:	andeq	r9, r3, r0, asr #26

000112c4 <pthread_mutex_unlock@plt>:
   112c4:	add	ip, pc, #0, 12
   112c8:	add	ip, ip, #233472	; 0x39000
   112cc:	ldr	pc, [ip, #3392]!	; 0xd40

000112d0 <calloc@plt>:
   112d0:	add	ip, pc, #0, 12
   112d4:	add	ip, ip, #233472	; 0x39000
   112d8:	ldr	pc, [ip, #3384]!	; 0xd38

000112dc <fputs_unlocked@plt>:
   112dc:	add	ip, pc, #0, 12
   112e0:	add	ip, ip, #233472	; 0x39000
   112e4:	ldr	pc, [ip, #3376]!	; 0xd30

000112e8 <wctype@plt>:
   112e8:	add	ip, pc, #0, 12
   112ec:	add	ip, ip, #233472	; 0x39000
   112f0:	ldr	pc, [ip, #3368]!	; 0xd28

000112f4 <raise@plt>:
   112f4:	add	ip, pc, #0, 12
   112f8:	add	ip, ip, #233472	; 0x39000
   112fc:	ldr	pc, [ip, #3360]!	; 0xd20

00011300 <wcrtomb@plt>:
   11300:	add	ip, pc, #0, 12
   11304:	add	ip, ip, #233472	; 0x39000
   11308:	ldr	pc, [ip, #3352]!	; 0xd18

0001130c <iconv_close@plt>:
   1130c:	add	ip, pc, #0, 12
   11310:	add	ip, ip, #233472	; 0x39000
   11314:	ldr	pc, [ip, #3344]!	; 0xd10

00011318 <iswctype@plt>:
   11318:	add	ip, pc, #0, 12
   1131c:	add	ip, ip, #233472	; 0x39000
   11320:	ldr	pc, [ip, #3336]!	; 0xd08

00011324 <iconv@plt>:
   11324:	add	ip, pc, #0, 12
   11328:	add	ip, ip, #233472	; 0x39000
   1132c:	ldr	pc, [ip, #3328]!	; 0xd00

00011330 <strcmp@plt>:
   11330:	add	ip, pc, #0, 12
   11334:	add	ip, ip, #233472	; 0x39000
   11338:	ldr	pc, [ip, #3320]!	; 0xcf8

0001133c <printf@plt>:
   1133c:	add	ip, pc, #0, 12
   11340:	add	ip, ip, #233472	; 0x39000
   11344:	ldr	pc, [ip, #3312]!	; 0xcf0

00011348 <pthread_mutex_destroy@plt>:
   11348:	add	ip, pc, #0, 12
   1134c:	add	ip, ip, #233472	; 0x39000
   11350:	ldr	pc, [ip, #3304]!	; 0xce8

00011354 <fflush@plt>:
   11354:	add	ip, pc, #0, 12
   11358:	add	ip, ip, #233472	; 0x39000
   1135c:	ldr	pc, [ip, #3296]!	; 0xce0

00011360 <wcwidth@plt>:
   11360:	add	ip, pc, #0, 12
   11364:	add	ip, ip, #233472	; 0x39000
   11368:	ldr	pc, [ip, #3288]!	; 0xcd8

0001136c <memmove@plt>:
   1136c:	add	ip, pc, #0, 12
   11370:	add	ip, ip, #233472	; 0x39000
   11374:	ldr	pc, [ip, #3280]!	; 0xcd0

00011378 <free@plt>:
   11378:	add	ip, pc, #0, 12
   1137c:	add	ip, ip, #233472	; 0x39000
   11380:	ldr	pc, [ip, #3272]!	; 0xcc8

00011384 <pthread_mutex_lock@plt>:
   11384:	add	ip, pc, #0, 12
   11388:	add	ip, ip, #233472	; 0x39000
   1138c:	ldr	pc, [ip, #3264]!	; 0xcc0

00011390 <ferror@plt>:
   11390:	add	ip, pc, #0, 12
   11394:	add	ip, ip, #233472	; 0x39000
   11398:	ldr	pc, [ip, #3256]!	; 0xcb8

0001139c <_exit@plt>:
   1139c:	add	ip, pc, #0, 12
   113a0:	add	ip, ip, #233472	; 0x39000
   113a4:	ldr	pc, [ip, #3248]!	; 0xcb0

000113a8 <memcpy@plt>:
   113a8:	add	ip, pc, #0, 12
   113ac:	add	ip, ip, #233472	; 0x39000
   113b0:	ldr	pc, [ip, #3240]!	; 0xca8

000113b4 <tolower@plt>:
   113b4:	add	ip, pc, #0, 12
   113b8:	add	ip, ip, #233472	; 0x39000
   113bc:	ldr	pc, [ip, #3232]!	; 0xca0

000113c0 <pthread_mutex_init@plt>:
   113c0:	add	ip, pc, #0, 12
   113c4:	add	ip, ip, #233472	; 0x39000
   113c8:	ldr	pc, [ip, #3224]!	; 0xc98

000113cc <towlower@plt>:
   113cc:	add	ip, pc, #0, 12
   113d0:	add	ip, ip, #233472	; 0x39000
   113d4:	ldr	pc, [ip, #3216]!	; 0xc90

000113d8 <mbsinit@plt>:
   113d8:	add	ip, pc, #0, 12
   113dc:	add	ip, ip, #233472	; 0x39000
   113e0:	ldr	pc, [ip, #3208]!	; 0xc88

000113e4 <fwrite_unlocked@plt>:
   113e4:	add	ip, pc, #0, 12
   113e8:	add	ip, ip, #233472	; 0x39000
   113ec:	ldr	pc, [ip, #3200]!	; 0xc80

000113f0 <memcmp@plt>:
   113f0:	add	ip, pc, #0, 12
   113f4:	add	ip, ip, #233472	; 0x39000
   113f8:	ldr	pc, [ip, #3192]!	; 0xc78

000113fc <stpcpy@plt>:
   113fc:	add	ip, pc, #0, 12
   11400:	add	ip, ip, #233472	; 0x39000
   11404:	ldr	pc, [ip, #3184]!	; 0xc70

00011408 <fputc_unlocked@plt>:
   11408:	add	ip, pc, #0, 12
   1140c:	add	ip, ip, #233472	; 0x39000
   11410:	ldr	pc, [ip, #3176]!	; 0xc68

00011414 <strdup@plt>:
   11414:	add	ip, pc, #0, 12
   11418:	add	ip, ip, #233472	; 0x39000
   1141c:	ldr	pc, [ip, #3168]!	; 0xc60

00011420 <dup2@plt>:
   11420:	add	ip, pc, #0, 12
   11424:	add	ip, ip, #233472	; 0x39000
   11428:	ldr	pc, [ip, #3160]!	; 0xc58

0001142c <realloc@plt>:
   1142c:	add	ip, pc, #0, 12
   11430:	add	ip, ip, #233472	; 0x39000
   11434:	ldr	pc, [ip, #3152]!	; 0xc50

00011438 <textdomain@plt>:
   11438:	add	ip, pc, #0, 12
   1143c:	add	ip, ip, #233472	; 0x39000
   11440:	ldr	pc, [ip, #3144]!	; 0xc48

00011444 <iswcntrl@plt>:
   11444:	add	ip, pc, #0, 12
   11448:	add	ip, ip, #233472	; 0x39000
   1144c:	ldr	pc, [ip, #3136]!	; 0xc40

00011450 <iswprint@plt>:
   11450:	add	ip, pc, #0, 12
   11454:	add	ip, ip, #233472	; 0x39000
   11458:	ldr	pc, [ip, #3128]!	; 0xc38

0001145c <__fxstat64@plt>:
   1145c:	add	ip, pc, #0, 12
   11460:	add	ip, ip, #233472	; 0x39000
   11464:	ldr	pc, [ip, #3120]!	; 0xc30

00011468 <fwrite@plt>:
   11468:	add	ip, pc, #0, 12
   1146c:	add	ip, ip, #233472	; 0x39000
   11470:	ldr	pc, [ip, #3112]!	; 0xc28

00011474 <lseek64@plt>:
   11474:	add	ip, pc, #0, 12
   11478:	add	ip, ip, #233472	; 0x39000
   1147c:	ldr	pc, [ip, #3104]!	; 0xc20

00011480 <__ctype_get_mb_cur_max@plt>:
   11480:	add	ip, pc, #0, 12
   11484:	add	ip, ip, #233472	; 0x39000
   11488:	ldr	pc, [ip, #3096]!	; 0xc18

0001148c <fread@plt>:
   1148c:	add	ip, pc, #0, 12
   11490:	add	ip, ip, #233472	; 0x39000
   11494:	ldr	pc, [ip, #3088]!	; 0xc10

00011498 <__fpending@plt>:
   11498:	add	ip, pc, #0, 12
   1149c:	add	ip, ip, #233472	; 0x39000
   114a0:	ldr	pc, [ip, #3080]!	; 0xc08

000114a4 <ferror_unlocked@plt>:
   114a4:	add	ip, pc, #0, 12
   114a8:	add	ip, ip, #233472	; 0x39000
   114ac:	ldr	pc, [ip, #3072]!	; 0xc00

000114b0 <mbrtowc@plt>:
   114b0:	add	ip, pc, #0, 12
   114b4:	add	ip, ip, #233472	; 0x39000
   114b8:	ldr	pc, [ip, #3064]!	; 0xbf8

000114bc <error@plt>:
   114bc:	add	ip, pc, #0, 12
   114c0:	add	ip, ip, #233472	; 0x39000
   114c4:	ldr	pc, [ip, #3056]!	; 0xbf0

000114c8 <open64@plt>:
   114c8:	add	ip, pc, #0, 12
   114cc:	add	ip, ip, #233472	; 0x39000
   114d0:	ldr	pc, [ip, #3048]!	; 0xbe8

000114d4 <malloc@plt>:
   114d4:	add	ip, pc, #0, 12
   114d8:	add	ip, ip, #233472	; 0x39000
   114dc:	ldr	pc, [ip, #3040]!	; 0xbe0

000114e0 <iconv_open@plt>:
   114e0:	add	ip, pc, #0, 12
   114e4:	add	ip, ip, #233472	; 0x39000
   114e8:	ldr	pc, [ip, #3032]!	; 0xbd8

000114ec <__libc_start_main@plt>:
   114ec:	add	ip, pc, #0, 12
   114f0:	add	ip, ip, #233472	; 0x39000
   114f4:	ldr	pc, [ip, #3024]!	; 0xbd0

000114f8 <__freading@plt>:
   114f8:	add	ip, pc, #0, 12
   114fc:	add	ip, ip, #233472	; 0x39000
   11500:	ldr	pc, [ip, #3016]!	; 0xbc8

00011504 <__gmon_start__@plt>:
   11504:	add	ip, pc, #0, 12
   11508:	add	ip, ip, #233472	; 0x39000
   1150c:	ldr	pc, [ip, #3008]!	; 0xbc0

00011510 <freopen64@plt>:
   11510:	add	ip, pc, #0, 12
   11514:	add	ip, ip, #233472	; 0x39000
   11518:	ldr	pc, [ip, #3000]!	; 0xbb8

0001151c <getopt_long@plt>:
   1151c:	add	ip, pc, #0, 12
   11520:	add	ip, ip, #233472	; 0x39000
   11524:	ldr	pc, [ip, #2992]!	; 0xbb0

00011528 <__ctype_b_loc@plt>:
   11528:	add	ip, pc, #0, 12
   1152c:	add	ip, ip, #233472	; 0x39000
   11530:	ldr	pc, [ip, #2984]!	; 0xba8

00011534 <exit@plt>:
   11534:	add	ip, pc, #0, 12
   11538:	add	ip, ip, #233472	; 0x39000
   1153c:	ldr	pc, [ip, #2976]!	; 0xba0

00011540 <iswspace@plt>:
   11540:	add	ip, pc, #0, 12
   11544:	add	ip, ip, #233472	; 0x39000
   11548:	ldr	pc, [ip, #2968]!	; 0xb98

0001154c <gettext@plt>:
   1154c:	add	ip, pc, #0, 12
   11550:	add	ip, ip, #233472	; 0x39000
   11554:	ldr	pc, [ip, #2960]!	; 0xb90

00011558 <strlen@plt>:
   11558:	add	ip, pc, #0, 12
   1155c:	add	ip, ip, #233472	; 0x39000
   11560:	ldr	pc, [ip, #2952]!	; 0xb88

00011564 <strchr@plt>:
   11564:	add	ip, pc, #0, 12
   11568:	add	ip, ip, #233472	; 0x39000
   1156c:	ldr	pc, [ip, #2944]!	; 0xb80

00011570 <fprintf@plt>:
   11570:	add	ip, pc, #0, 12
   11574:	add	ip, ip, #233472	; 0x39000
   11578:	ldr	pc, [ip, #2936]!	; 0xb78

0001157c <__errno_location@plt>:
   1157c:	add	ip, pc, #0, 12
   11580:	add	ip, ip, #233472	; 0x39000
   11584:	ldr	pc, [ip, #2928]!	; 0xb70

00011588 <iswalnum@plt>:
   11588:	add	ip, pc, #0, 12
   1158c:	add	ip, ip, #233472	; 0x39000
   11590:	ldr	pc, [ip, #2920]!	; 0xb68

00011594 <__cxa_atexit@plt>:
   11594:	add	ip, pc, #0, 12
   11598:	add	ip, ip, #233472	; 0x39000
   1159c:	ldr	pc, [ip, #2912]!	; 0xb60

000115a0 <setvbuf@plt>:
   115a0:	add	ip, pc, #0, 12
   115a4:	add	ip, ip, #233472	; 0x39000
   115a8:	ldr	pc, [ip, #2904]!	; 0xb58

000115ac <memset@plt>:
   115ac:	add	ip, pc, #0, 12
   115b0:	add	ip, ip, #233472	; 0x39000
   115b4:	ldr	pc, [ip, #2896]!	; 0xb50

000115b8 <btowc@plt>:
   115b8:	add	ip, pc, #0, 12
   115bc:	add	ip, ip, #233472	; 0x39000
   115c0:	ldr	pc, [ip, #2888]!	; 0xb48

000115c4 <fileno@plt>:
   115c4:	add	ip, pc, #0, 12
   115c8:	add	ip, ip, #233472	; 0x39000
   115cc:	ldr	pc, [ip, #2880]!	; 0xb40

000115d0 <memchr@plt>:
   115d0:	add	ip, pc, #0, 12
   115d4:	add	ip, ip, #233472	; 0x39000
   115d8:	ldr	pc, [ip, #2872]!	; 0xb38

000115dc <strtoimax@plt>:
   115dc:	add	ip, pc, #0, 12
   115e0:	add	ip, ip, #233472	; 0x39000
   115e4:	ldr	pc, [ip, #2864]!	; 0xb30

000115e8 <fclose@plt>:
   115e8:	add	ip, pc, #0, 12
   115ec:	add	ip, ip, #233472	; 0x39000
   115f0:	ldr	pc, [ip, #2856]!	; 0xb28

000115f4 <strnlen@plt>:
   115f4:	add	ip, pc, #0, 12
   115f8:	add	ip, ip, #233472	; 0x39000
   115fc:	ldr	pc, [ip, #2848]!	; 0xb20

00011600 <fseeko64@plt>:
   11600:	add	ip, pc, #0, 12
   11604:	add	ip, ip, #233472	; 0x39000
   11608:	ldr	pc, [ip, #2840]!	; 0xb18

0001160c <setlocale@plt>:
   1160c:	add	ip, pc, #0, 12
   11610:	add	ip, ip, #233472	; 0x39000
   11614:	ldr	pc, [ip, #2832]!	; 0xb10

00011618 <toupper@plt>:
   11618:	add	ip, pc, #0, 12
   1161c:	add	ip, ip, #233472	; 0x39000
   11620:	ldr	pc, [ip, #2824]!	; 0xb08

00011624 <strrchr@plt>:
   11624:	add	ip, pc, #0, 12
   11628:	add	ip, ip, #233472	; 0x39000
   1162c:	ldr	pc, [ip, #2816]!	; 0xb00

00011630 <nl_langinfo@plt>:
   11630:	add	ip, pc, #0, 12
   11634:	add	ip, ip, #233472	; 0x39000
   11638:	ldr	pc, [ip, #2808]!	; 0xaf8

0001163c <sprintf@plt>:
   1163c:	add	ip, pc, #0, 12
   11640:	add	ip, ip, #233472	; 0x39000
   11644:	ldr	pc, [ip, #2800]!	; 0xaf0

00011648 <clearerr_unlocked@plt>:
   11648:	add	ip, pc, #0, 12
   1164c:	add	ip, ip, #233472	; 0x39000
   11650:	ldr	pc, [ip, #2792]!	; 0xae8

00011654 <fopen64@plt>:
   11654:	add	ip, pc, #0, 12
   11658:	add	ip, ip, #233472	; 0x39000
   1165c:	ldr	pc, [ip, #2784]!	; 0xae0

00011660 <qsort@plt>:
   11660:	add	ip, pc, #0, 12
   11664:	add	ip, ip, #233472	; 0x39000
   11668:	ldr	pc, [ip, #2776]!	; 0xad8

0001166c <explicit_bzero@plt>:
   1166c:	add	ip, pc, #0, 12
   11670:	add	ip, ip, #233472	; 0x39000
   11674:	ldr	pc, [ip, #2768]!	; 0xad0

00011678 <bindtextdomain@plt>:
   11678:	add	ip, pc, #0, 12
   1167c:	add	ip, ip, #233472	; 0x39000
   11680:	ldr	pc, [ip, #2760]!	; 0xac8

00011684 <towupper@plt>:
   11684:	add	ip, pc, #0, 12
   11688:	add	ip, ip, #233472	; 0x39000
   1168c:	ldr	pc, [ip, #2752]!	; 0xac0

00011690 <strncmp@plt>:
   11690:	add	ip, pc, #0, 12
   11694:	add	ip, ip, #233472	; 0x39000
   11698:	ldr	pc, [ip, #2744]!	; 0xab8

0001169c <abort@plt>:
   1169c:	add	ip, pc, #0, 12
   116a0:	add	ip, ip, #233472	; 0x39000
   116a4:	ldr	pc, [ip, #2736]!	; 0xab0

000116a8 <close@plt>:
   116a8:	add	ip, pc, #0, 12
   116ac:	add	ip, ip, #233472	; 0x39000
   116b0:	ldr	pc, [ip, #2728]!	; 0xaa8

000116b4 <putchar_unlocked@plt>:
   116b4:	add	ip, pc, #0, 12
   116b8:	add	ip, ip, #233472	; 0x39000
   116bc:	ldr	pc, [ip, #2720]!	; 0xaa0

000116c0 <__assert_fail@plt>:
   116c0:	add	ip, pc, #0, 12
   116c4:	add	ip, ip, #233472	; 0x39000
   116c8:	ldr	pc, [ip, #2712]!	; 0xa98

000116cc <putc_unlocked@plt>:
   116cc:	add	ip, pc, #0, 12
   116d0:	add	ip, ip, #233472	; 0x39000
   116d4:	ldr	pc, [ip, #2704]!	; 0xa90

000116d8 <ftello64@plt>:
   116d8:	add	ip, pc, #0, 12
   116dc:	add	ip, ip, #233472	; 0x39000
   116e0:	ldr	pc, [ip, #2696]!	; 0xa88

Disassembly of section .text:

000116e4 <.text>:
   116e4:	mov	fp, #0
   116e8:	mov	lr, #0
   116ec:	pop	{r1}		; (ldr r1, [sp], #4)
   116f0:	mov	r2, sp
   116f4:	push	{r2}		; (str r2, [sp, #-4]!)
   116f8:	push	{r0}		; (str r0, [sp, #-4]!)
   116fc:	ldr	ip, [pc, #16]	; 11714 <ftello64@plt+0x3c>
   11700:	push	{ip}		; (str ip, [sp, #-4]!)
   11704:	ldr	r0, [pc, #12]	; 11718 <ftello64@plt+0x40>
   11708:	ldr	r3, [pc, #12]	; 1171c <ftello64@plt+0x44>
   1170c:	bl	114ec <__libc_start_main@plt>
   11710:	bl	1169c <abort@plt>
   11714:	andeq	r9, r3, r0, lsr r3
   11718:	andeq	r5, r1, r8, lsl r3
   1171c:	ldrdeq	r9, [r3], -r0
   11720:	ldr	r3, [pc, #20]	; 1173c <ftello64@plt+0x64>
   11724:	ldr	r2, [pc, #20]	; 11740 <ftello64@plt+0x68>
   11728:	add	r3, pc, r3
   1172c:	ldr	r2, [r3, r2]
   11730:	cmp	r2, #0
   11734:	bxeq	lr
   11738:	b	11504 <__gmon_start__@plt>
   1173c:	ldrdeq	r9, [r3], -r0
   11740:	andeq	r0, r0, ip, ror #2
   11744:	ldr	r3, [pc, #28]	; 11768 <ftello64@plt+0x90>
   11748:	ldr	r0, [pc, #28]	; 1176c <ftello64@plt+0x94>
   1174c:	sub	r3, r3, r0
   11750:	cmp	r3, #6
   11754:	bxls	lr
   11758:	ldr	r3, [pc, #16]	; 11770 <ftello64@plt+0x98>
   1175c:	cmp	r3, #0
   11760:	bxeq	lr
   11764:	bx	r3
   11768:	ldrdeq	fp, [r4], -fp	; <UNPREDICTABLE>
   1176c:	ldrdeq	fp, [r4], -r8
   11770:	andeq	r0, r0, r0
   11774:	ldr	r1, [pc, #36]	; 117a0 <ftello64@plt+0xc8>
   11778:	ldr	r0, [pc, #36]	; 117a4 <ftello64@plt+0xcc>
   1177c:	sub	r1, r1, r0
   11780:	asr	r1, r1, #2
   11784:	add	r1, r1, r1, lsr #31
   11788:	asrs	r1, r1, #1
   1178c:	bxeq	lr
   11790:	ldr	r3, [pc, #16]	; 117a8 <ftello64@plt+0xd0>
   11794:	cmp	r3, #0
   11798:	bxeq	lr
   1179c:	bx	r3
   117a0:	ldrdeq	fp, [r4], -r8
   117a4:	ldrdeq	fp, [r4], -r8
   117a8:	andeq	r0, r0, r0
   117ac:	push	{r4, lr}
   117b0:	ldr	r4, [pc, #24]	; 117d0 <ftello64@plt+0xf8>
   117b4:	ldrb	r3, [r4]
   117b8:	cmp	r3, #0
   117bc:	popne	{r4, pc}
   117c0:	bl	11744 <ftello64@plt+0x6c>
   117c4:	mov	r3, #1
   117c8:	strb	r3, [r4]
   117cc:	pop	{r4, pc}
   117d0:	strdeq	fp, [r4], -ip
   117d4:	ldr	r0, [pc, #40]	; 11804 <ftello64@plt+0x12c>
   117d8:	ldr	r3, [r0]
   117dc:	cmp	r3, #0
   117e0:	bne	117e8 <ftello64@plt+0x110>
   117e4:	b	11774 <ftello64@plt+0x9c>
   117e8:	ldr	r3, [pc, #24]	; 11808 <ftello64@plt+0x130>
   117ec:	cmp	r3, #0
   117f0:	beq	117e4 <ftello64@plt+0x10c>
   117f4:	push	{r4, lr}
   117f8:	blx	r3
   117fc:	pop	{r4, lr}
   11800:	b	11774 <ftello64@plt+0x9c>
   11804:	andeq	sl, r4, r4, lsl pc
   11808:	andeq	r0, r0, r0
   1180c:	push	{fp}		; (str fp, [sp, #-4]!)
   11810:	add	fp, sp, #0
   11814:	sub	sp, sp, #12
   11818:	mov	r3, r0
   1181c:	strb	r3, [fp, #-5]
   11820:	ldrb	r3, [fp, #-5]
   11824:	mov	r0, r3
   11828:	add	sp, fp, #0
   1182c:	pop	{fp}		; (ldr fp, [sp], #4)
   11830:	bx	lr
   11834:	push	{fp, lr}
   11838:	add	fp, sp, #4
   1183c:	ldr	r0, [pc, #32]	; 11864 <ftello64@plt+0x18c>
   11840:	bl	1154c <gettext@plt>
   11844:	mov	r2, r0
   11848:	ldr	r3, [pc, #24]	; 11868 <ftello64@plt+0x190>
   1184c:	ldr	r3, [r3]
   11850:	mov	r1, r3
   11854:	mov	r0, r2
   11858:	bl	112dc <fputs_unlocked@plt>
   1185c:	nop			; (mov r0, r0)
   11860:	pop	{fp, pc}
   11864:	andeq	r9, r3, r8, ror #6
   11868:	strdeq	fp, [r4], -r4
   1186c:	push	{fp, lr}
   11870:	add	fp, sp, #4
   11874:	ldr	r0, [pc, #32]	; 1189c <ftello64@plt+0x1c4>
   11878:	bl	1154c <gettext@plt>
   1187c:	mov	r2, r0
   11880:	ldr	r3, [pc, #24]	; 118a0 <ftello64@plt+0x1c8>
   11884:	ldr	r3, [r3]
   11888:	mov	r1, r3
   1188c:	mov	r0, r2
   11890:	bl	112dc <fputs_unlocked@plt>
   11894:	nop			; (mov r0, r0)
   11898:	pop	{fp, pc}
   1189c:	andeq	r9, r3, r0, lsr #7
   118a0:	strdeq	fp, [r4], -r4
   118a4:	push	{fp, lr}
   118a8:	add	fp, sp, #4
   118ac:	sub	sp, sp, #80	; 0x50
   118b0:	str	r0, [fp, #-80]	; 0xffffffb0
   118b4:	ldr	r3, [pc, #348]	; 11a18 <ftello64@plt+0x340>
   118b8:	sub	ip, fp, #72	; 0x48
   118bc:	mov	lr, r3
   118c0:	ldm	lr!, {r0, r1, r2, r3}
   118c4:	stmia	ip!, {r0, r1, r2, r3}
   118c8:	ldm	lr!, {r0, r1, r2, r3}
   118cc:	stmia	ip!, {r0, r1, r2, r3}
   118d0:	ldm	lr!, {r0, r1, r2, r3}
   118d4:	stmia	ip!, {r0, r1, r2, r3}
   118d8:	ldm	lr, {r0, r1}
   118dc:	stm	ip, {r0, r1}
   118e0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   118e4:	str	r3, [fp, #-8]
   118e8:	sub	r3, fp, #72	; 0x48
   118ec:	str	r3, [fp, #-12]
   118f0:	b	11900 <ftello64@plt+0x228>
   118f4:	ldr	r3, [fp, #-12]
   118f8:	add	r3, r3, #8
   118fc:	str	r3, [fp, #-12]
   11900:	ldr	r3, [fp, #-12]
   11904:	ldr	r3, [r3]
   11908:	cmp	r3, #0
   1190c:	beq	11930 <ftello64@plt+0x258>
   11910:	ldr	r3, [fp, #-12]
   11914:	ldr	r3, [r3]
   11918:	mov	r1, r3
   1191c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   11920:	bl	11330 <strcmp@plt>
   11924:	mov	r3, r0
   11928:	cmp	r3, #0
   1192c:	bne	118f4 <ftello64@plt+0x21c>
   11930:	ldr	r3, [fp, #-12]
   11934:	ldr	r3, [r3, #4]
   11938:	cmp	r3, #0
   1193c:	beq	1194c <ftello64@plt+0x274>
   11940:	ldr	r3, [fp, #-12]
   11944:	ldr	r3, [r3, #4]
   11948:	str	r3, [fp, #-8]
   1194c:	ldr	r0, [pc, #200]	; 11a1c <ftello64@plt+0x344>
   11950:	bl	1154c <gettext@plt>
   11954:	mov	r3, r0
   11958:	ldr	r2, [pc, #192]	; 11a20 <ftello64@plt+0x348>
   1195c:	ldr	r1, [pc, #192]	; 11a24 <ftello64@plt+0x34c>
   11960:	mov	r0, r3
   11964:	bl	1133c <printf@plt>
   11968:	mov	r1, #0
   1196c:	mov	r0, #5
   11970:	bl	1160c <setlocale@plt>
   11974:	str	r0, [fp, #-16]
   11978:	ldr	r3, [fp, #-16]
   1197c:	cmp	r3, #0
   11980:	beq	119c0 <ftello64@plt+0x2e8>
   11984:	mov	r2, #3
   11988:	ldr	r1, [pc, #152]	; 11a28 <ftello64@plt+0x350>
   1198c:	ldr	r0, [fp, #-16]
   11990:	bl	11690 <strncmp@plt>
   11994:	mov	r3, r0
   11998:	cmp	r3, #0
   1199c:	beq	119c0 <ftello64@plt+0x2e8>
   119a0:	ldr	r0, [pc, #132]	; 11a2c <ftello64@plt+0x354>
   119a4:	bl	1154c <gettext@plt>
   119a8:	mov	r2, r0
   119ac:	ldr	r3, [pc, #124]	; 11a30 <ftello64@plt+0x358>
   119b0:	ldr	r3, [r3]
   119b4:	mov	r1, r3
   119b8:	mov	r0, r2
   119bc:	bl	112dc <fputs_unlocked@plt>
   119c0:	ldr	r0, [pc, #108]	; 11a34 <ftello64@plt+0x35c>
   119c4:	bl	1154c <gettext@plt>
   119c8:	mov	r3, r0
   119cc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   119d0:	ldr	r1, [pc, #72]	; 11a20 <ftello64@plt+0x348>
   119d4:	mov	r0, r3
   119d8:	bl	1133c <printf@plt>
   119dc:	ldr	r0, [pc, #84]	; 11a38 <ftello64@plt+0x360>
   119e0:	bl	1154c <gettext@plt>
   119e4:	ldr	r2, [fp, #-8]
   119e8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   119ec:	cmp	r2, r3
   119f0:	bne	119fc <ftello64@plt+0x324>
   119f4:	ldr	r3, [pc, #64]	; 11a3c <ftello64@plt+0x364>
   119f8:	b	11a00 <ftello64@plt+0x328>
   119fc:	ldr	r3, [pc, #60]	; 11a40 <ftello64@plt+0x368>
   11a00:	mov	r2, r3
   11a04:	ldr	r1, [fp, #-8]
   11a08:	bl	1133c <printf@plt>
   11a0c:	nop			; (mov r0, r0)
   11a10:	sub	sp, fp, #4
   11a14:	pop	{fp, pc}
   11a18:	andeq	r9, r3, r0, ror #10
   11a1c:	andeq	r9, r3, ip, ror #7
   11a20:	andeq	r9, r3, r4, lsl #8
   11a24:	andeq	r9, r3, ip, lsr #8
   11a28:	andeq	r9, r3, ip, lsr r4
   11a2c:	andeq	r9, r3, r0, asr #8
   11a30:	strdeq	fp, [r4], -r4
   11a34:	andeq	r9, r3, r8, lsl #9
   11a38:	andeq	r9, r3, r4, lsr #9
   11a3c:	ldrdeq	r9, [r3], -r8
   11a40:	andeq	r9, r3, r4, ror #9
   11a44:	push	{r4, r5, fp, lr}
   11a48:	add	fp, sp, #12
   11a4c:	bl	1157c <__errno_location@plt>
   11a50:	mov	r3, r0
   11a54:	ldr	r4, [r3]
   11a58:	ldr	r0, [pc, #20]	; 11a74 <ftello64@plt+0x39c>
   11a5c:	bl	1154c <gettext@plt>
   11a60:	mov	r3, r0
   11a64:	mov	r2, r3
   11a68:	mov	r1, r4
   11a6c:	mov	r0, #1
   11a70:	bl	114bc <error@plt>
   11a74:	andeq	r9, r3, r0, lsr #11
   11a78:	push	{r4, fp, lr}
   11a7c:	add	fp, sp, #8
   11a80:	sub	sp, sp, #28
   11a84:	str	r0, [fp, #-32]	; 0xffffffe0
   11a88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11a8c:	str	r3, [fp, #-16]
   11a90:	b	11e98 <ftello64@plt+0x7c0>
   11a94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11a98:	ldrb	r3, [r3]
   11a9c:	cmp	r3, #92	; 0x5c
   11aa0:	bne	11e78 <ftello64@plt+0x7a0>
   11aa4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11aa8:	add	r3, r3, #1
   11aac:	str	r3, [fp, #-32]	; 0xffffffe0
   11ab0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ab4:	ldrb	r3, [r3]
   11ab8:	cmp	r3, #102	; 0x66
   11abc:	beq	11d84 <ftello64@plt+0x6ac>
   11ac0:	cmp	r3, #102	; 0x66
   11ac4:	bgt	11b00 <ftello64@plt+0x428>
   11ac8:	cmp	r3, #97	; 0x61
   11acc:	beq	11d1c <ftello64@plt+0x644>
   11ad0:	cmp	r3, #97	; 0x61
   11ad4:	bgt	11aec <ftello64@plt+0x414>
   11ad8:	cmp	r3, #0
   11adc:	beq	11e70 <ftello64@plt+0x798>
   11ae0:	cmp	r3, #48	; 0x30
   11ae4:	beq	11c80 <ftello64@plt+0x5a8>
   11ae8:	b	11e38 <ftello64@plt+0x760>
   11aec:	cmp	r3, #98	; 0x62
   11af0:	beq	11d40 <ftello64@plt+0x668>
   11af4:	cmp	r3, #99	; 0x63
   11af8:	beq	11d70 <ftello64@plt+0x698>
   11afc:	b	11e38 <ftello64@plt+0x760>
   11b00:	cmp	r3, #116	; 0x74
   11b04:	beq	11df0 <ftello64@plt+0x718>
   11b08:	cmp	r3, #116	; 0x74
   11b0c:	bgt	11b24 <ftello64@plt+0x44c>
   11b10:	cmp	r3, #110	; 0x6e
   11b14:	beq	11da8 <ftello64@plt+0x6d0>
   11b18:	cmp	r3, #114	; 0x72
   11b1c:	beq	11dcc <ftello64@plt+0x6f4>
   11b20:	b	11e38 <ftello64@plt+0x760>
   11b24:	cmp	r3, #118	; 0x76
   11b28:	beq	11e14 <ftello64@plt+0x73c>
   11b2c:	cmp	r3, #120	; 0x78
   11b30:	bne	11e38 <ftello64@plt+0x760>
   11b34:	mov	r3, #0
   11b38:	str	r3, [fp, #-20]	; 0xffffffec
   11b3c:	mov	r3, #0
   11b40:	str	r3, [fp, #-24]	; 0xffffffe8
   11b44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b48:	add	r3, r3, #1
   11b4c:	str	r3, [fp, #-32]	; 0xffffffe0
   11b50:	b	11be8 <ftello64@plt+0x510>
   11b54:	ldr	r3, [fp, #-20]	; 0xffffffec
   11b58:	lsl	r2, r3, #4
   11b5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b60:	ldrb	r3, [r3]
   11b64:	cmp	r3, #96	; 0x60
   11b68:	bls	11b8c <ftello64@plt+0x4b4>
   11b6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b70:	ldrb	r3, [r3]
   11b74:	cmp	r3, #102	; 0x66
   11b78:	bhi	11b8c <ftello64@plt+0x4b4>
   11b7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b80:	ldrb	r3, [r3]
   11b84:	sub	r3, r3, #87	; 0x57
   11b88:	b	11bc8 <ftello64@plt+0x4f0>
   11b8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b90:	ldrb	r3, [r3]
   11b94:	cmp	r3, #64	; 0x40
   11b98:	bls	11bbc <ftello64@plt+0x4e4>
   11b9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ba0:	ldrb	r3, [r3]
   11ba4:	cmp	r3, #70	; 0x46
   11ba8:	bhi	11bbc <ftello64@plt+0x4e4>
   11bac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11bb0:	ldrb	r3, [r3]
   11bb4:	sub	r3, r3, #55	; 0x37
   11bb8:	b	11bc8 <ftello64@plt+0x4f0>
   11bbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11bc0:	ldrb	r3, [r3]
   11bc4:	sub	r3, r3, #48	; 0x30
   11bc8:	add	r3, r2, r3
   11bcc:	str	r3, [fp, #-20]	; 0xffffffec
   11bd0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11bd4:	add	r3, r3, #1
   11bd8:	str	r3, [fp, #-24]	; 0xffffffe8
   11bdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11be0:	add	r3, r3, #1
   11be4:	str	r3, [fp, #-32]	; 0xffffffe0
   11be8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11bec:	cmp	r3, #2
   11bf0:	bgt	11c2c <ftello64@plt+0x554>
   11bf4:	bl	11528 <__ctype_b_loc@plt>
   11bf8:	mov	r3, r0
   11bfc:	ldr	r4, [r3]
   11c00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11c04:	ldrb	r3, [r3]
   11c08:	mov	r0, r3
   11c0c:	bl	1180c <ftello64@plt+0x134>
   11c10:	mov	r3, r0
   11c14:	lsl	r3, r3, #1
   11c18:	add	r3, r4, r3
   11c1c:	ldrh	r3, [r3]
   11c20:	and	r3, r3, #4096	; 0x1000
   11c24:	cmp	r3, #0
   11c28:	bne	11b54 <ftello64@plt+0x47c>
   11c2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11c30:	cmp	r3, #0
   11c34:	bne	11c64 <ftello64@plt+0x58c>
   11c38:	ldr	r3, [fp, #-16]
   11c3c:	add	r2, r3, #1
   11c40:	str	r2, [fp, #-16]
   11c44:	mov	r2, #92	; 0x5c
   11c48:	strb	r2, [r3]
   11c4c:	ldr	r3, [fp, #-16]
   11c50:	add	r2, r3, #1
   11c54:	str	r2, [fp, #-16]
   11c58:	mov	r2, #120	; 0x78
   11c5c:	strb	r2, [r3]
   11c60:	b	11e98 <ftello64@plt+0x7c0>
   11c64:	ldr	r3, [fp, #-16]
   11c68:	add	r2, r3, #1
   11c6c:	str	r2, [fp, #-16]
   11c70:	ldr	r2, [fp, #-20]	; 0xffffffec
   11c74:	uxtb	r2, r2
   11c78:	strb	r2, [r3]
   11c7c:	b	11e98 <ftello64@plt+0x7c0>
   11c80:	mov	r3, #0
   11c84:	str	r3, [fp, #-20]	; 0xffffffec
   11c88:	mov	r3, #0
   11c8c:	str	r3, [fp, #-24]	; 0xffffffe8
   11c90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11c94:	add	r3, r3, #1
   11c98:	str	r3, [fp, #-32]	; 0xffffffe0
   11c9c:	b	11cd4 <ftello64@plt+0x5fc>
   11ca0:	ldr	r3, [fp, #-20]	; 0xffffffec
   11ca4:	lsl	r2, r3, #3
   11ca8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11cac:	ldrb	r3, [r3]
   11cb0:	sub	r3, r3, #48	; 0x30
   11cb4:	add	r3, r2, r3
   11cb8:	str	r3, [fp, #-20]	; 0xffffffec
   11cbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11cc0:	add	r3, r3, #1
   11cc4:	str	r3, [fp, #-24]	; 0xffffffe8
   11cc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ccc:	add	r3, r3, #1
   11cd0:	str	r3, [fp, #-32]	; 0xffffffe0
   11cd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11cd8:	cmp	r3, #2
   11cdc:	bgt	11d00 <ftello64@plt+0x628>
   11ce0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ce4:	ldrb	r3, [r3]
   11ce8:	cmp	r3, #47	; 0x2f
   11cec:	bls	11d00 <ftello64@plt+0x628>
   11cf0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11cf4:	ldrb	r3, [r3]
   11cf8:	cmp	r3, #55	; 0x37
   11cfc:	bls	11ca0 <ftello64@plt+0x5c8>
   11d00:	ldr	r3, [fp, #-16]
   11d04:	add	r2, r3, #1
   11d08:	str	r2, [fp, #-16]
   11d0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   11d10:	uxtb	r2, r2
   11d14:	strb	r2, [r3]
   11d18:	b	11e98 <ftello64@plt+0x7c0>
   11d1c:	ldr	r3, [fp, #-16]
   11d20:	add	r2, r3, #1
   11d24:	str	r2, [fp, #-16]
   11d28:	mov	r2, #7
   11d2c:	strb	r2, [r3]
   11d30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d34:	add	r3, r3, #1
   11d38:	str	r3, [fp, #-32]	; 0xffffffe0
   11d3c:	b	11e98 <ftello64@plt+0x7c0>
   11d40:	ldr	r3, [fp, #-16]
   11d44:	add	r2, r3, #1
   11d48:	str	r2, [fp, #-16]
   11d4c:	mov	r2, #8
   11d50:	strb	r2, [r3]
   11d54:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d58:	add	r3, r3, #1
   11d5c:	str	r3, [fp, #-32]	; 0xffffffe0
   11d60:	b	11e98 <ftello64@plt+0x7c0>
   11d64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d68:	add	r3, r3, #1
   11d6c:	str	r3, [fp, #-32]	; 0xffffffe0
   11d70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d74:	ldrb	r3, [r3]
   11d78:	cmp	r3, #0
   11d7c:	bne	11d64 <ftello64@plt+0x68c>
   11d80:	b	11e98 <ftello64@plt+0x7c0>
   11d84:	ldr	r3, [fp, #-16]
   11d88:	add	r2, r3, #1
   11d8c:	str	r2, [fp, #-16]
   11d90:	mov	r2, #12
   11d94:	strb	r2, [r3]
   11d98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11d9c:	add	r3, r3, #1
   11da0:	str	r3, [fp, #-32]	; 0xffffffe0
   11da4:	b	11e98 <ftello64@plt+0x7c0>
   11da8:	ldr	r3, [fp, #-16]
   11dac:	add	r2, r3, #1
   11db0:	str	r2, [fp, #-16]
   11db4:	mov	r2, #10
   11db8:	strb	r2, [r3]
   11dbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11dc0:	add	r3, r3, #1
   11dc4:	str	r3, [fp, #-32]	; 0xffffffe0
   11dc8:	b	11e98 <ftello64@plt+0x7c0>
   11dcc:	ldr	r3, [fp, #-16]
   11dd0:	add	r2, r3, #1
   11dd4:	str	r2, [fp, #-16]
   11dd8:	mov	r2, #13
   11ddc:	strb	r2, [r3]
   11de0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11de4:	add	r3, r3, #1
   11de8:	str	r3, [fp, #-32]	; 0xffffffe0
   11dec:	b	11e98 <ftello64@plt+0x7c0>
   11df0:	ldr	r3, [fp, #-16]
   11df4:	add	r2, r3, #1
   11df8:	str	r2, [fp, #-16]
   11dfc:	mov	r2, #9
   11e00:	strb	r2, [r3]
   11e04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e08:	add	r3, r3, #1
   11e0c:	str	r3, [fp, #-32]	; 0xffffffe0
   11e10:	b	11e98 <ftello64@plt+0x7c0>
   11e14:	ldr	r3, [fp, #-16]
   11e18:	add	r2, r3, #1
   11e1c:	str	r2, [fp, #-16]
   11e20:	mov	r2, #11
   11e24:	strb	r2, [r3]
   11e28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e2c:	add	r3, r3, #1
   11e30:	str	r3, [fp, #-32]	; 0xffffffe0
   11e34:	b	11e98 <ftello64@plt+0x7c0>
   11e38:	ldr	r3, [fp, #-16]
   11e3c:	add	r2, r3, #1
   11e40:	str	r2, [fp, #-16]
   11e44:	mov	r2, #92	; 0x5c
   11e48:	strb	r2, [r3]
   11e4c:	ldr	r3, [fp, #-16]
   11e50:	add	r2, r3, #1
   11e54:	str	r2, [fp, #-16]
   11e58:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11e5c:	add	r1, r2, #1
   11e60:	str	r1, [fp, #-32]	; 0xffffffe0
   11e64:	ldrb	r2, [r2]
   11e68:	strb	r2, [r3]
   11e6c:	b	11e98 <ftello64@plt+0x7c0>
   11e70:	nop			; (mov r0, r0)
   11e74:	b	11e98 <ftello64@plt+0x7c0>
   11e78:	ldr	r3, [fp, #-16]
   11e7c:	add	r2, r3, #1
   11e80:	str	r2, [fp, #-16]
   11e84:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11e88:	add	r1, r2, #1
   11e8c:	str	r1, [fp, #-32]	; 0xffffffe0
   11e90:	ldrb	r2, [r2]
   11e94:	strb	r2, [r3]
   11e98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e9c:	ldrb	r3, [r3]
   11ea0:	cmp	r3, #0
   11ea4:	bne	11a94 <ftello64@plt+0x3bc>
   11ea8:	ldr	r3, [fp, #-16]
   11eac:	mov	r2, #0
   11eb0:	strb	r2, [r3]
   11eb4:	nop			; (mov r0, r0)
   11eb8:	sub	sp, fp, #8
   11ebc:	pop	{r4, fp, pc}
   11ec0:	push	{r4, fp, lr}
   11ec4:	add	fp, sp, #8
   11ec8:	sub	sp, sp, #36	; 0x24
   11ecc:	str	r0, [fp, #-32]	; 0xffffffe0
   11ed0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ed4:	add	r3, r3, #4
   11ed8:	str	r3, [fp, #-16]
   11edc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ee0:	ldr	r3, [r3]
   11ee4:	str	r3, [fp, #-20]	; 0xffffffec
   11ee8:	ldr	r3, [fp, #-16]
   11eec:	mov	r2, #0
   11ef0:	str	r2, [r3]
   11ef4:	ldr	r3, [fp, #-16]
   11ef8:	mov	r2, #0
   11efc:	str	r2, [r3, #4]
   11f00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f04:	add	r2, r3, #36	; 0x24
   11f08:	ldr	r3, [fp, #-16]
   11f0c:	str	r2, [r3, #16]
   11f10:	ldr	r3, [pc, #140]	; 11fa4 <ftello64@plt+0x8cc>
   11f14:	ldrb	r3, [r3]
   11f18:	cmp	r3, #0
   11f1c:	beq	11f28 <ftello64@plt+0x850>
   11f20:	ldr	r2, [pc, #128]	; 11fa8 <ftello64@plt+0x8d0>
   11f24:	b	11f2c <ftello64@plt+0x854>
   11f28:	mov	r2, #0
   11f2c:	ldr	r3, [fp, #-16]
   11f30:	str	r2, [r3, #20]
   11f34:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f38:	bl	11558 <strlen@plt>
   11f3c:	mov	r3, r0
   11f40:	ldr	r2, [fp, #-16]
   11f44:	mov	r1, r3
   11f48:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f4c:	bl	1f260 <ftello64@plt+0xdb88>
   11f50:	str	r0, [fp, #-24]	; 0xffffffe8
   11f54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f58:	cmp	r3, #0
   11f5c:	beq	11f90 <ftello64@plt+0x8b8>
   11f60:	ldr	r0, [pc, #68]	; 11fac <ftello64@plt+0x8d4>
   11f64:	bl	1154c <gettext@plt>
   11f68:	mov	r4, r0
   11f6c:	ldr	r0, [fp, #-20]	; 0xffffffec
   11f70:	bl	198b8 <ftello64@plt+0x81e0>
   11f74:	mov	r3, r0
   11f78:	str	r3, [sp]
   11f7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f80:	mov	r2, r4
   11f84:	mov	r1, #0
   11f88:	mov	r0, #1
   11f8c:	bl	114bc <error@plt>
   11f90:	ldr	r0, [fp, #-16]
   11f94:	bl	1f36c <ftello64@plt+0xdc94>
   11f98:	nop			; (mov r0, r0)
   11f9c:	sub	sp, fp, #8
   11fa0:	pop	{r4, fp, pc}
   11fa4:	andeq	fp, r4, r8, lsl #4
   11fa8:	andeq	fp, r4, r0, ror #8
   11fac:	andeq	r9, r3, r4, asr #11
   11fb0:	push	{fp, lr}
   11fb4:	add	fp, sp, #4
   11fb8:	sub	sp, sp, #8
   11fbc:	ldr	r3, [pc, #460]	; 12190 <ftello64@plt+0xab8>
   11fc0:	ldrb	r3, [r3]
   11fc4:	cmp	r3, #0
   11fc8:	beq	12014 <ftello64@plt+0x93c>
   11fcc:	mov	r3, #0
   11fd0:	str	r3, [fp, #-8]
   11fd4:	b	12008 <ftello64@plt+0x930>
   11fd8:	ldr	r0, [fp, #-8]
   11fdc:	bl	11618 <toupper@plt>
   11fe0:	mov	r3, r0
   11fe4:	uxtb	r1, r3
   11fe8:	ldr	r2, [pc, #420]	; 12194 <ftello64@plt+0xabc>
   11fec:	ldr	r3, [fp, #-8]
   11ff0:	add	r3, r2, r3
   11ff4:	mov	r2, r1
   11ff8:	strb	r2, [r3]
   11ffc:	ldr	r3, [fp, #-8]
   12000:	add	r3, r3, #1
   12004:	str	r3, [fp, #-8]
   12008:	ldr	r3, [fp, #-8]
   1200c:	cmp	r3, #255	; 0xff
   12010:	ble	11fd8 <ftello64@plt+0x900>
   12014:	ldr	r3, [pc, #380]	; 12198 <ftello64@plt+0xac0>
   12018:	ldr	r3, [r3]
   1201c:	cmp	r3, #0
   12020:	beq	12048 <ftello64@plt+0x970>
   12024:	ldr	r3, [pc, #364]	; 12198 <ftello64@plt+0xac0>
   12028:	ldr	r3, [r3]
   1202c:	ldrb	r3, [r3]
   12030:	cmp	r3, #0
   12034:	bne	1208c <ftello64@plt+0x9b4>
   12038:	ldr	r3, [pc, #344]	; 12198 <ftello64@plt+0xac0>
   1203c:	mov	r2, #0
   12040:	str	r2, [r3]
   12044:	b	1208c <ftello64@plt+0x9b4>
   12048:	ldr	r3, [pc, #332]	; 1219c <ftello64@plt+0xac4>
   1204c:	ldrb	r3, [r3]
   12050:	cmp	r3, #0
   12054:	beq	12080 <ftello64@plt+0x9a8>
   12058:	ldr	r3, [pc, #320]	; 121a0 <ftello64@plt+0xac8>
   1205c:	ldrb	r3, [r3]
   12060:	eor	r3, r3, #1
   12064:	uxtb	r3, r3
   12068:	cmp	r3, #0
   1206c:	beq	12080 <ftello64@plt+0x9a8>
   12070:	ldr	r3, [pc, #288]	; 12198 <ftello64@plt+0xac0>
   12074:	ldr	r2, [pc, #296]	; 121a4 <ftello64@plt+0xacc>
   12078:	str	r2, [r3]
   1207c:	b	1208c <ftello64@plt+0x9b4>
   12080:	ldr	r3, [pc, #272]	; 12198 <ftello64@plt+0xac0>
   12084:	ldr	r2, [pc, #284]	; 121a8 <ftello64@plt+0xad0>
   12088:	str	r2, [r3]
   1208c:	ldr	r3, [pc, #260]	; 12198 <ftello64@plt+0xac0>
   12090:	ldr	r3, [r3]
   12094:	cmp	r3, #0
   12098:	beq	120a4 <ftello64@plt+0x9cc>
   1209c:	ldr	r0, [pc, #244]	; 12198 <ftello64@plt+0xac0>
   120a0:	bl	11ec0 <ftello64@plt+0x7e8>
   120a4:	ldr	r3, [pc, #256]	; 121ac <ftello64@plt+0xad4>
   120a8:	ldr	r3, [r3]
   120ac:	cmp	r3, #0
   120b0:	beq	120c0 <ftello64@plt+0x9e8>
   120b4:	ldr	r0, [pc, #240]	; 121ac <ftello64@plt+0xad4>
   120b8:	bl	11ec0 <ftello64@plt+0x7e8>
   120bc:	b	12184 <ftello64@plt+0xaac>
   120c0:	ldr	r3, [pc, #232]	; 121b0 <ftello64@plt+0xad8>
   120c4:	ldr	r3, [r3]
   120c8:	cmp	r3, #0
   120cc:	bne	12184 <ftello64@plt+0xaac>
   120d0:	ldr	r3, [pc, #196]	; 1219c <ftello64@plt+0xac4>
   120d4:	ldrb	r3, [r3]
   120d8:	cmp	r3, #0
   120dc:	beq	12150 <ftello64@plt+0xa78>
   120e0:	mov	r3, #0
   120e4:	str	r3, [fp, #-8]
   120e8:	b	12140 <ftello64@plt+0xa68>
   120ec:	bl	11528 <__ctype_b_loc@plt>
   120f0:	mov	r3, r0
   120f4:	ldr	r2, [r3]
   120f8:	ldr	r3, [fp, #-8]
   120fc:	lsl	r3, r3, #1
   12100:	add	r3, r2, r3
   12104:	ldrh	r3, [r3]
   12108:	and	r3, r3, #1024	; 0x400
   1210c:	cmp	r3, #0
   12110:	movne	r3, #1
   12114:	moveq	r3, #0
   12118:	uxtb	r3, r3
   1211c:	mov	r1, r3
   12120:	ldr	r2, [pc, #140]	; 121b4 <ftello64@plt+0xadc>
   12124:	ldr	r3, [fp, #-8]
   12128:	add	r3, r2, r3
   1212c:	mov	r2, r1
   12130:	strb	r2, [r3]
   12134:	ldr	r3, [fp, #-8]
   12138:	add	r3, r3, #1
   1213c:	str	r3, [fp, #-8]
   12140:	ldr	r3, [fp, #-8]
   12144:	cmp	r3, #255	; 0xff
   12148:	ble	120ec <ftello64@plt+0xa14>
   1214c:	b	12184 <ftello64@plt+0xaac>
   12150:	mov	r2, #256	; 0x100
   12154:	mov	r1, #1
   12158:	ldr	r0, [pc, #84]	; 121b4 <ftello64@plt+0xadc>
   1215c:	bl	115ac <memset@plt>
   12160:	ldr	r3, [pc, #76]	; 121b4 <ftello64@plt+0xadc>
   12164:	mov	r2, #0
   12168:	strb	r2, [r3, #32]
   1216c:	ldr	r3, [pc, #64]	; 121b4 <ftello64@plt+0xadc>
   12170:	mov	r2, #0
   12174:	strb	r2, [r3, #9]
   12178:	ldr	r3, [pc, #52]	; 121b4 <ftello64@plt+0xadc>
   1217c:	mov	r2, #0
   12180:	strb	r2, [r3, #10]
   12184:	nop			; (mov r0, r0)
   12188:	sub	sp, fp, #4
   1218c:	pop	{fp, pc}
   12190:	andeq	fp, r4, r8, lsl #4
   12194:	andeq	fp, r4, r0, ror #8
   12198:	andeq	fp, r4, r8, lsl r2
   1219c:	andeq	fp, r4, r8, ror r1
   121a0:	andeq	fp, r4, r1, lsl #4
   121a4:	ldrdeq	r9, [r3], -r8
   121a8:	strdeq	r9, [r3], -r8
   121ac:	andeq	fp, r4, ip, lsr r3
   121b0:	andeq	fp, r4, ip, lsl #4
   121b4:	andeq	fp, r4, r8, ror r5
   121b8:	push	{r4, fp, lr}
   121bc:	add	fp, sp, #8
   121c0:	sub	sp, sp, #20
   121c4:	str	r0, [fp, #-24]	; 0xffffffe8
   121c8:	str	r1, [fp, #-28]	; 0xffffffe4
   121cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   121d0:	cmp	r3, #0
   121d4:	beq	12200 <ftello64@plt+0xb28>
   121d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   121dc:	ldrb	r3, [r3]
   121e0:	cmp	r3, #0
   121e4:	beq	12200 <ftello64@plt+0xb28>
   121e8:	ldr	r1, [pc, #288]	; 12310 <ftello64@plt+0xc38>
   121ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   121f0:	bl	11330 <strcmp@plt>
   121f4:	mov	r3, r0
   121f8:	cmp	r3, #0
   121fc:	bne	12208 <ftello64@plt+0xb30>
   12200:	mov	r3, #1
   12204:	b	1220c <ftello64@plt+0xb34>
   12208:	mov	r3, #0
   1220c:	strb	r3, [fp, #-13]
   12210:	ldrb	r3, [fp, #-13]
   12214:	and	r3, r3, #1
   12218:	strb	r3, [fp, #-13]
   1221c:	ldrb	r3, [fp, #-13]
   12220:	cmp	r3, #0
   12224:	beq	12254 <ftello64@plt+0xb7c>
   12228:	ldr	r3, [pc, #228]	; 12314 <ftello64@plt+0xc3c>
   1222c:	ldr	r3, [r3]
   12230:	sub	r2, fp, #20
   12234:	mov	r1, #0
   12238:	mov	r0, r3
   1223c:	bl	198e4 <ftello64@plt+0x820c>
   12240:	mov	r3, r0
   12244:	mov	r2, r3
   12248:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1224c:	str	r2, [r3]
   12250:	b	12278 <ftello64@plt+0xba0>
   12254:	sub	r3, fp, #20
   12258:	mov	r2, r3
   1225c:	mov	r1, #0
   12260:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12264:	bl	19c9c <ftello64@plt+0x85c4>
   12268:	mov	r3, r0
   1226c:	mov	r2, r3
   12270:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12274:	str	r2, [r3]
   12278:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1227c:	ldr	r3, [r3]
   12280:	cmp	r3, #0
   12284:	bne	122d0 <ftello64@plt+0xbf8>
   12288:	bl	1157c <__errno_location@plt>
   1228c:	mov	r3, r0
   12290:	ldr	r4, [r3]
   12294:	ldrb	r3, [fp, #-13]
   12298:	cmp	r3, #0
   1229c:	beq	122a8 <ftello64@plt+0xbd0>
   122a0:	ldr	r3, [pc, #104]	; 12310 <ftello64@plt+0xc38>
   122a4:	b	122ac <ftello64@plt+0xbd4>
   122a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   122ac:	mov	r2, r3
   122b0:	mov	r1, #3
   122b4:	mov	r0, #0
   122b8:	bl	19648 <ftello64@plt+0x7f70>
   122bc:	mov	r3, r0
   122c0:	ldr	r2, [pc, #80]	; 12318 <ftello64@plt+0xc40>
   122c4:	mov	r1, r4
   122c8:	mov	r0, #1
   122cc:	bl	114bc <error@plt>
   122d0:	ldrb	r3, [fp, #-13]
   122d4:	cmp	r3, #0
   122d8:	beq	122ec <ftello64@plt+0xc14>
   122dc:	ldr	r3, [pc, #48]	; 12314 <ftello64@plt+0xc3c>
   122e0:	ldr	r3, [r3]
   122e4:	mov	r0, r3
   122e8:	bl	11648 <clearerr_unlocked@plt>
   122ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   122f0:	ldr	r2, [r3]
   122f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   122f8:	add	r2, r2, r3
   122fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12300:	str	r2, [r3, #4]
   12304:	nop			; (mov r0, r0)
   12308:	sub	sp, fp, #8
   1230c:	pop	{r4, fp, pc}
   12310:	strdeq	r9, [r3], -ip
   12314:	strdeq	fp, [r4], -r0
   12318:	andeq	r9, r3, r0, lsl #12
   1231c:	push	{r4, fp, lr}
   12320:	add	fp, sp, #8
   12324:	sub	sp, sp, #28
   12328:	str	r0, [fp, #-32]	; 0xffffffe0
   1232c:	str	r1, [fp, #-36]	; 0xffffffdc
   12330:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12334:	ldr	r2, [r3, #4]
   12338:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1233c:	ldr	r3, [r3, #4]
   12340:	cmp	r2, r3
   12344:	movlt	r3, r2
   12348:	movge	r3, r3
   1234c:	str	r3, [fp, #-20]	; 0xffffffec
   12350:	ldr	r3, [pc, #384]	; 124d8 <ftello64@plt+0xe00>
   12354:	ldrb	r3, [r3]
   12358:	cmp	r3, #0
   1235c:	beq	12404 <ftello64@plt+0xd2c>
   12360:	mov	r3, #0
   12364:	str	r3, [fp, #-16]
   12368:	b	123f0 <ftello64@plt+0xd18>
   1236c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12370:	ldr	r2, [r3]
   12374:	ldr	r3, [fp, #-16]
   12378:	add	r3, r2, r3
   1237c:	ldrb	r3, [r3]
   12380:	mov	r0, r3
   12384:	bl	1180c <ftello64@plt+0x134>
   12388:	mov	r3, r0
   1238c:	mov	r2, r3
   12390:	ldr	r3, [pc, #324]	; 124dc <ftello64@plt+0xe04>
   12394:	ldrb	r3, [r3, r2]
   12398:	mov	r4, r3
   1239c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   123a0:	ldr	r2, [r3]
   123a4:	ldr	r3, [fp, #-16]
   123a8:	add	r3, r2, r3
   123ac:	ldrb	r3, [r3]
   123b0:	mov	r0, r3
   123b4:	bl	1180c <ftello64@plt+0x134>
   123b8:	mov	r3, r0
   123bc:	mov	r2, r3
   123c0:	ldr	r3, [pc, #276]	; 124dc <ftello64@plt+0xe04>
   123c4:	ldrb	r3, [r3, r2]
   123c8:	sub	r3, r4, r3
   123cc:	str	r3, [fp, #-24]	; 0xffffffe8
   123d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   123d4:	cmp	r3, #0
   123d8:	beq	123e4 <ftello64@plt+0xd0c>
   123dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   123e0:	b	124cc <ftello64@plt+0xdf4>
   123e4:	ldr	r3, [fp, #-16]
   123e8:	add	r3, r3, #1
   123ec:	str	r3, [fp, #-16]
   123f0:	ldr	r2, [fp, #-16]
   123f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   123f8:	cmp	r2, r3
   123fc:	blt	1236c <ftello64@plt+0xc94>
   12400:	b	1248c <ftello64@plt+0xdb4>
   12404:	mov	r3, #0
   12408:	str	r3, [fp, #-16]
   1240c:	b	1247c <ftello64@plt+0xda4>
   12410:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12414:	ldr	r2, [r3]
   12418:	ldr	r3, [fp, #-16]
   1241c:	add	r3, r2, r3
   12420:	ldrb	r3, [r3]
   12424:	mov	r0, r3
   12428:	bl	1180c <ftello64@plt+0x134>
   1242c:	mov	r3, r0
   12430:	mov	r4, r3
   12434:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12438:	ldr	r2, [r3]
   1243c:	ldr	r3, [fp, #-16]
   12440:	add	r3, r2, r3
   12444:	ldrb	r3, [r3]
   12448:	mov	r0, r3
   1244c:	bl	1180c <ftello64@plt+0x134>
   12450:	mov	r3, r0
   12454:	sub	r3, r4, r3
   12458:	str	r3, [fp, #-24]	; 0xffffffe8
   1245c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12460:	cmp	r3, #0
   12464:	beq	12470 <ftello64@plt+0xd98>
   12468:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1246c:	b	124cc <ftello64@plt+0xdf4>
   12470:	ldr	r3, [fp, #-16]
   12474:	add	r3, r3, #1
   12478:	str	r3, [fp, #-16]
   1247c:	ldr	r2, [fp, #-16]
   12480:	ldr	r3, [fp, #-20]	; 0xffffffec
   12484:	cmp	r2, r3
   12488:	blt	12410 <ftello64@plt+0xd38>
   1248c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12490:	ldr	r2, [r3, #4]
   12494:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12498:	ldr	r3, [r3, #4]
   1249c:	cmp	r2, r3
   124a0:	blt	124c8 <ftello64@plt+0xdf0>
   124a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   124a8:	ldr	r2, [r3, #4]
   124ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   124b0:	ldr	r3, [r3, #4]
   124b4:	cmp	r2, r3
   124b8:	movgt	r3, #1
   124bc:	movle	r3, #0
   124c0:	uxtb	r3, r3
   124c4:	b	124cc <ftello64@plt+0xdf4>
   124c8:	mvn	r3, #0
   124cc:	mov	r0, r3
   124d0:	sub	sp, fp, #8
   124d4:	pop	{r4, fp, pc}
   124d8:	andeq	fp, r4, r8, lsl #4
   124dc:	andeq	fp, r4, r0, ror #8
   124e0:	push	{fp, lr}
   124e4:	add	fp, sp, #4
   124e8:	sub	sp, sp, #16
   124ec:	str	r0, [fp, #-16]
   124f0:	str	r1, [fp, #-20]	; 0xffffffec
   124f4:	ldr	r3, [fp, #-16]
   124f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   124fc:	mov	r1, r2
   12500:	mov	r0, r3
   12504:	bl	1231c <ftello64@plt+0xc44>
   12508:	str	r0, [fp, #-8]
   1250c:	ldr	r3, [fp, #-8]
   12510:	cmp	r3, #0
   12514:	bne	1255c <ftello64@plt+0xe84>
   12518:	ldr	r3, [fp, #-16]
   1251c:	ldr	r2, [r3]
   12520:	ldr	r3, [fp, #-20]	; 0xffffffec
   12524:	ldr	r3, [r3]
   12528:	cmp	r2, r3
   1252c:	bcc	12554 <ftello64@plt+0xe7c>
   12530:	ldr	r3, [fp, #-16]
   12534:	ldr	r2, [r3]
   12538:	ldr	r3, [fp, #-20]	; 0xffffffec
   1253c:	ldr	r3, [r3]
   12540:	cmp	r2, r3
   12544:	movhi	r3, #1
   12548:	movls	r3, #0
   1254c:	uxtb	r3, r3
   12550:	b	12560 <ftello64@plt+0xe88>
   12554:	mvn	r3, #0
   12558:	b	12560 <ftello64@plt+0xe88>
   1255c:	ldr	r3, [fp, #-8]
   12560:	mov	r0, r3
   12564:	sub	sp, fp, #4
   12568:	pop	{fp, pc}
   1256c:	push	{fp, lr}
   12570:	add	fp, sp, #4
   12574:	sub	sp, sp, #24
   12578:	str	r0, [fp, #-24]	; 0xffffffe8
   1257c:	str	r1, [fp, #-28]	; 0xffffffe4
   12580:	mov	r3, #0
   12584:	str	r3, [fp, #-8]
   12588:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1258c:	ldr	r3, [r3, #8]
   12590:	sub	r3, r3, #1
   12594:	str	r3, [fp, #-12]
   12598:	b	1261c <ftello64@plt+0xf44>
   1259c:	ldr	r2, [fp, #-8]
   125a0:	ldr	r3, [fp, #-12]
   125a4:	add	r3, r2, r3
   125a8:	lsr	r2, r3, #31
   125ac:	add	r3, r2, r3
   125b0:	asr	r3, r3, #1
   125b4:	str	r3, [fp, #-16]
   125b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   125bc:	ldr	r2, [r3]
   125c0:	ldr	r3, [fp, #-16]
   125c4:	lsl	r3, r3, #3
   125c8:	add	r3, r2, r3
   125cc:	mov	r1, r3
   125d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   125d4:	bl	1231c <ftello64@plt+0xc44>
   125d8:	str	r0, [fp, #-20]	; 0xffffffec
   125dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   125e0:	cmp	r3, #0
   125e4:	bge	125f8 <ftello64@plt+0xf20>
   125e8:	ldr	r3, [fp, #-16]
   125ec:	sub	r3, r3, #1
   125f0:	str	r3, [fp, #-12]
   125f4:	b	1261c <ftello64@plt+0xf44>
   125f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   125fc:	cmp	r3, #0
   12600:	ble	12614 <ftello64@plt+0xf3c>
   12604:	ldr	r3, [fp, #-16]
   12608:	add	r3, r3, #1
   1260c:	str	r3, [fp, #-8]
   12610:	b	1261c <ftello64@plt+0xf44>
   12614:	mov	r3, #1
   12618:	b	12630 <ftello64@plt+0xf58>
   1261c:	ldr	r2, [fp, #-8]
   12620:	ldr	r3, [fp, #-12]
   12624:	cmp	r2, r3
   12628:	ble	1259c <ftello64@plt+0xec4>
   1262c:	mov	r3, #0
   12630:	mov	r0, r3
   12634:	sub	sp, fp, #4
   12638:	pop	{fp, pc}
   1263c:	push	{fp, lr}
   12640:	add	fp, sp, #4
   12644:	ldr	r3, [pc, #48]	; 1267c <ftello64@plt+0xfa4>
   12648:	ldr	r3, [r3]
   1264c:	cmp	r3, #0
   12650:	beq	12674 <ftello64@plt+0xf9c>
   12654:	ldr	r3, [pc, #36]	; 12680 <ftello64@plt+0xfa8>
   12658:	ldr	r0, [r3]
   1265c:	ldr	r3, [pc, #24]	; 1267c <ftello64@plt+0xfa4>
   12660:	ldr	r3, [r3]
   12664:	mov	r1, r3
   12668:	ldr	r3, [pc, #20]	; 12684 <ftello64@plt+0xfac>
   1266c:	mov	r2, #32
   12670:	bl	11660 <qsort@plt>
   12674:	nop			; (mov r0, r0)
   12678:	pop	{fp, pc}
   1267c:			; <UNDEFINED> instruction: 0x0004b6bc
   12680:			; <UNDEFINED> instruction: 0x0004b6b4
   12684:	andeq	r2, r1, r0, ror #9
   12688:	push	{fp, lr}
   1268c:	add	fp, sp, #4
   12690:	sub	sp, sp, #24
   12694:	str	r0, [fp, #-24]	; 0xffffffe8
   12698:	sub	r3, fp, #16
   1269c:	mov	r1, r3
   126a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   126a4:	bl	121b8 <ftello64@plt+0xae0>
   126a8:	mov	r2, #256	; 0x100
   126ac:	mov	r1, #1
   126b0:	ldr	r0, [pc, #160]	; 12758 <ftello64@plt+0x1080>
   126b4:	bl	115ac <memset@plt>
   126b8:	ldr	r3, [fp, #-16]
   126bc:	str	r3, [fp, #-8]
   126c0:	b	126f4 <ftello64@plt+0x101c>
   126c4:	ldr	r3, [fp, #-8]
   126c8:	ldrb	r3, [r3]
   126cc:	mov	r0, r3
   126d0:	bl	1180c <ftello64@plt+0x134>
   126d4:	mov	r3, r0
   126d8:	mov	r2, r3
   126dc:	ldr	r3, [pc, #116]	; 12758 <ftello64@plt+0x1080>
   126e0:	mov	r1, #0
   126e4:	strb	r1, [r3, r2]
   126e8:	ldr	r3, [fp, #-8]
   126ec:	add	r3, r3, #1
   126f0:	str	r3, [fp, #-8]
   126f4:	ldr	r2, [fp, #-12]
   126f8:	ldr	r3, [fp, #-8]
   126fc:	cmp	r2, r3
   12700:	bhi	126c4 <ftello64@plt+0xfec>
   12704:	ldr	r3, [pc, #80]	; 1275c <ftello64@plt+0x1084>
   12708:	ldrb	r3, [r3]
   1270c:	eor	r3, r3, #1
   12710:	uxtb	r3, r3
   12714:	cmp	r3, #0
   12718:	beq	12740 <ftello64@plt+0x1068>
   1271c:	ldr	r3, [pc, #52]	; 12758 <ftello64@plt+0x1080>
   12720:	mov	r2, #0
   12724:	strb	r2, [r3, #32]
   12728:	ldr	r3, [pc, #40]	; 12758 <ftello64@plt+0x1080>
   1272c:	mov	r2, #0
   12730:	strb	r2, [r3, #9]
   12734:	ldr	r3, [pc, #28]	; 12758 <ftello64@plt+0x1080>
   12738:	mov	r2, #0
   1273c:	strb	r2, [r3, #10]
   12740:	ldr	r3, [fp, #-16]
   12744:	mov	r0, r3
   12748:	bl	16624 <ftello64@plt+0x4f4c>
   1274c:	nop			; (mov r0, r0)
   12750:	sub	sp, fp, #4
   12754:	pop	{fp, pc}
   12758:	andeq	fp, r4, r8, ror r5
   1275c:	andeq	fp, r4, r8, ror r1
   12760:	push	{fp, lr}
   12764:	add	fp, sp, #4
   12768:	sub	sp, sp, #24
   1276c:	str	r0, [fp, #-24]	; 0xffffffe8
   12770:	str	r1, [fp, #-28]	; 0xffffffe4
   12774:	sub	r3, fp, #20
   12778:	mov	r1, r3
   1277c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12780:	bl	121b8 <ftello64@plt+0xae0>
   12784:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12788:	mov	r2, #0
   1278c:	str	r2, [r3]
   12790:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12794:	mov	r2, #0
   12798:	str	r2, [r3, #4]
   1279c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   127a0:	mov	r2, #0
   127a4:	str	r2, [r3, #8]
   127a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   127ac:	str	r3, [fp, #-8]
   127b0:	b	128b8 <ftello64@plt+0x11e0>
   127b4:	ldr	r3, [fp, #-8]
   127b8:	str	r3, [fp, #-12]
   127bc:	b	127cc <ftello64@plt+0x10f4>
   127c0:	ldr	r3, [fp, #-8]
   127c4:	add	r3, r3, #1
   127c8:	str	r3, [fp, #-8]
   127cc:	ldr	r2, [fp, #-16]
   127d0:	ldr	r3, [fp, #-8]
   127d4:	cmp	r2, r3
   127d8:	bls	127ec <ftello64@plt+0x1114>
   127dc:	ldr	r3, [fp, #-8]
   127e0:	ldrb	r3, [r3]
   127e4:	cmp	r3, #10
   127e8:	bne	127c0 <ftello64@plt+0x10e8>
   127ec:	ldr	r2, [fp, #-8]
   127f0:	ldr	r3, [fp, #-12]
   127f4:	cmp	r2, r3
   127f8:	bls	1289c <ftello64@plt+0x11c4>
   127fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12800:	ldr	r3, [r3, #8]
   12804:	mov	r2, r3
   12808:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1280c:	ldr	r3, [r3, #4]
   12810:	cmp	r2, r3
   12814:	bne	12840 <ftello64@plt+0x1168>
   12818:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1281c:	ldr	r0, [r3]
   12820:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12824:	add	r3, r3, #4
   12828:	mov	r2, #8
   1282c:	mov	r1, r3
   12830:	bl	33ee8 <ftello64@plt+0x22810>
   12834:	mov	r2, r0
   12838:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1283c:	str	r2, [r3]
   12840:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12844:	ldr	r2, [r3]
   12848:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1284c:	ldr	r3, [r3, #8]
   12850:	lsl	r3, r3, #3
   12854:	add	r3, r2, r3
   12858:	ldr	r2, [fp, #-12]
   1285c:	str	r2, [r3]
   12860:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12864:	ldr	r2, [r3]
   12868:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1286c:	ldr	r3, [r3, #8]
   12870:	lsl	r3, r3, #3
   12874:	add	r3, r2, r3
   12878:	ldr	r1, [fp, #-8]
   1287c:	ldr	r2, [fp, #-12]
   12880:	sub	r2, r1, r2
   12884:	str	r2, [r3, #4]
   12888:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1288c:	ldr	r3, [r3, #8]
   12890:	add	r2, r3, #1
   12894:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12898:	str	r2, [r3, #8]
   1289c:	ldr	r2, [fp, #-16]
   128a0:	ldr	r3, [fp, #-8]
   128a4:	cmp	r2, r3
   128a8:	bls	128b8 <ftello64@plt+0x11e0>
   128ac:	ldr	r3, [fp, #-8]
   128b0:	add	r3, r3, #1
   128b4:	str	r3, [fp, #-8]
   128b8:	ldr	r2, [fp, #-16]
   128bc:	ldr	r3, [fp, #-8]
   128c0:	cmp	r2, r3
   128c4:	bhi	127b4 <ftello64@plt+0x10dc>
   128c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128cc:	ldr	r0, [r3]
   128d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   128d4:	ldr	r3, [r3, #8]
   128d8:	mov	r1, r3
   128dc:	ldr	r3, [pc, #16]	; 128f4 <ftello64@plt+0x121c>
   128e0:	mov	r2, #8
   128e4:	bl	11660 <qsort@plt>
   128e8:	nop			; (mov r0, r0)
   128ec:	sub	sp, fp, #4
   128f0:	pop	{fp, pc}
   128f4:	andeq	r2, r1, ip, lsl r3
   128f8:	push	{r4, fp, lr}
   128fc:	add	fp, sp, #8
   12900:	sub	sp, sp, #84	; 0x54
   12904:	str	r0, [fp, #-80]	; 0xffffffb0
   12908:	ldr	r3, [pc, #2172]	; 1318c <ftello64@plt+0x1ab4>
   1290c:	ldr	r2, [r3]
   12910:	ldr	r3, [fp, #-80]	; 0xffffffb0
   12914:	lsl	r3, r3, #3
   12918:	add	r3, r2, r3
   1291c:	str	r3, [fp, #-56]	; 0xffffffc8
   12920:	mov	r3, #0
   12924:	str	r3, [fp, #-32]	; 0xffffffe0
   12928:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1292c:	ldr	r3, [r3]
   12930:	str	r3, [fp, #-24]	; 0xffffffe8
   12934:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12938:	str	r3, [fp, #-28]	; 0xffffffe4
   1293c:	ldr	r3, [pc, #2124]	; 13190 <ftello64@plt+0x1ab8>
   12940:	ldrb	r3, [r3]
   12944:	cmp	r3, #0
   12948:	beq	12a14 <ftello64@plt+0x133c>
   1294c:	b	1295c <ftello64@plt+0x1284>
   12950:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12954:	add	r3, r3, #1
   12958:	str	r3, [fp, #-28]	; 0xffffffe4
   1295c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12960:	ldr	r2, [r3, #4]
   12964:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12968:	cmp	r2, r3
   1296c:	bls	129a8 <ftello64@plt+0x12d0>
   12970:	bl	11528 <__ctype_b_loc@plt>
   12974:	mov	r3, r0
   12978:	ldr	r4, [r3]
   1297c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12980:	ldrb	r3, [r3]
   12984:	mov	r0, r3
   12988:	bl	1180c <ftello64@plt+0x134>
   1298c:	mov	r3, r0
   12990:	lsl	r3, r3, #1
   12994:	add	r3, r4, r3
   12998:	ldrh	r3, [r3]
   1299c:	and	r3, r3, #8192	; 0x2000
   129a0:	cmp	r3, #0
   129a4:	beq	12950 <ftello64@plt+0x1278>
   129a8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   129ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   129b0:	sub	r3, r2, r3
   129b4:	str	r3, [fp, #-32]	; 0xffffffe0
   129b8:	b	129c8 <ftello64@plt+0x12f0>
   129bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   129c0:	add	r3, r3, #1
   129c4:	str	r3, [fp, #-28]	; 0xffffffe4
   129c8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   129cc:	ldr	r2, [r3, #4]
   129d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   129d4:	cmp	r2, r3
   129d8:	bls	12a14 <ftello64@plt+0x133c>
   129dc:	bl	11528 <__ctype_b_loc@plt>
   129e0:	mov	r3, r0
   129e4:	ldr	r4, [r3]
   129e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   129ec:	ldrb	r3, [r3]
   129f0:	mov	r0, r3
   129f4:	bl	1180c <ftello64@plt+0x134>
   129f8:	mov	r3, r0
   129fc:	lsl	r3, r3, #1
   12a00:	add	r3, r4, r3
   12a04:	ldrh	r3, [r3]
   12a08:	and	r3, r3, #8192	; 0x2000
   12a0c:	cmp	r3, #0
   12a10:	bne	129bc <ftello64@plt+0x12e4>
   12a14:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a18:	ldr	r3, [r3]
   12a1c:	str	r3, [fp, #-16]
   12a20:	b	1316c <ftello64@plt+0x1a94>
   12a24:	ldr	r3, [fp, #-16]
   12a28:	str	r3, [fp, #-36]	; 0xffffffdc
   12a2c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a30:	ldr	r3, [r3, #4]
   12a34:	str	r3, [fp, #-52]	; 0xffffffcc
   12a38:	ldr	r3, [pc, #1876]	; 13194 <ftello64@plt+0x1abc>
   12a3c:	ldr	r3, [r3]
   12a40:	cmp	r3, #0
   12a44:	beq	12b08 <ftello64@plt+0x1430>
   12a48:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a4c:	ldr	r3, [r3, #4]
   12a50:	mov	r2, r3
   12a54:	ldr	r3, [fp, #-16]
   12a58:	sub	r1, r2, r3
   12a5c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12a60:	ldr	r3, [r3, #4]
   12a64:	mov	r2, r3
   12a68:	ldr	r3, [fp, #-16]
   12a6c:	sub	r3, r2, r3
   12a70:	ldr	r2, [pc, #1824]	; 13198 <ftello64@plt+0x1ac0>
   12a74:	str	r2, [sp, #4]
   12a78:	str	r3, [sp]
   12a7c:	mov	r3, #0
   12a80:	mov	r2, r1
   12a84:	ldr	r1, [fp, #-16]
   12a88:	ldr	r0, [pc, #1804]	; 1319c <ftello64@plt+0x1ac4>
   12a8c:	bl	28574 <ftello64@plt+0x16e9c>
   12a90:	mov	r3, r0
   12a94:	cmn	r3, #1
   12a98:	beq	12b04 <ftello64@plt+0x142c>
   12a9c:	cmp	r3, #0
   12aa0:	beq	12ab4 <ftello64@plt+0x13dc>
   12aa4:	cmn	r3, #2
   12aa8:	bne	12ae4 <ftello64@plt+0x140c>
   12aac:	bl	11a44 <ftello64@plt+0x36c>
   12ab0:	b	12b04 <ftello64@plt+0x142c>
   12ab4:	ldr	r0, [pc, #1764]	; 131a0 <ftello64@plt+0x1ac8>
   12ab8:	bl	1154c <gettext@plt>
   12abc:	mov	r4, r0
   12ac0:	ldr	r3, [pc, #1740]	; 13194 <ftello64@plt+0x1abc>
   12ac4:	ldr	r3, [r3]
   12ac8:	mov	r0, r3
   12acc:	bl	198b8 <ftello64@plt+0x81e0>
   12ad0:	mov	r3, r0
   12ad4:	mov	r2, r4
   12ad8:	mov	r1, #0
   12adc:	mov	r0, #1
   12ae0:	bl	114bc <error@plt>
   12ae4:	ldr	r3, [pc, #1708]	; 13198 <ftello64@plt+0x1ac0>
   12ae8:	ldr	r3, [r3, #8]
   12aec:	ldr	r3, [r3]
   12af0:	mov	r2, r3
   12af4:	ldr	r3, [fp, #-16]
   12af8:	add	r3, r3, r2
   12afc:	str	r3, [fp, #-52]	; 0xffffffcc
   12b00:	b	12b08 <ftello64@plt+0x1430>
   12b04:	nop			; (mov r0, r0)
   12b08:	ldr	r3, [fp, #-52]	; 0xffffffcc
   12b0c:	str	r3, [fp, #-40]	; 0xffffffd8
   12b10:	b	12b20 <ftello64@plt+0x1448>
   12b14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12b18:	sub	r3, r3, #1
   12b1c:	str	r3, [fp, #-40]	; 0xffffffd8
   12b20:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12b24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12b28:	cmp	r2, r3
   12b2c:	bls	12b6c <ftello64@plt+0x1494>
   12b30:	bl	11528 <__ctype_b_loc@plt>
   12b34:	mov	r3, r0
   12b38:	ldr	r4, [r3]
   12b3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12b40:	sub	r3, r3, #1
   12b44:	ldrb	r3, [r3]
   12b48:	mov	r0, r3
   12b4c:	bl	1180c <ftello64@plt+0x134>
   12b50:	mov	r3, r0
   12b54:	lsl	r3, r3, #1
   12b58:	add	r3, r4, r3
   12b5c:	ldrh	r3, [r3]
   12b60:	and	r3, r3, #8192	; 0x2000
   12b64:	cmp	r3, #0
   12b68:	bne	12b14 <ftello64@plt+0x143c>
   12b6c:	ldr	r3, [pc, #1584]	; 131a4 <ftello64@plt+0x1acc>
   12b70:	ldr	r3, [r3]
   12b74:	cmp	r3, #0
   12b78:	beq	12c10 <ftello64@plt+0x1538>
   12b7c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12b80:	ldr	r3, [fp, #-16]
   12b84:	sub	r1, r2, r3
   12b88:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12b8c:	ldr	r3, [fp, #-16]
   12b90:	sub	r3, r2, r3
   12b94:	ldr	r2, [pc, #1548]	; 131a8 <ftello64@plt+0x1ad0>
   12b98:	str	r2, [sp, #4]
   12b9c:	str	r3, [sp]
   12ba0:	mov	r3, #0
   12ba4:	mov	r2, r1
   12ba8:	ldr	r1, [fp, #-16]
   12bac:	ldr	r0, [pc, #1528]	; 131ac <ftello64@plt+0x1ad4>
   12bb0:	bl	28574 <ftello64@plt+0x16e9c>
   12bb4:	str	r0, [fp, #-64]	; 0xffffffc0
   12bb8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12bbc:	cmn	r3, #2
   12bc0:	bne	12bc8 <ftello64@plt+0x14f0>
   12bc4:	bl	11a44 <ftello64@plt+0x36c>
   12bc8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   12bcc:	cmn	r3, #1
   12bd0:	beq	13158 <ftello64@plt+0x1a80>
   12bd4:	ldr	r3, [pc, #1484]	; 131a8 <ftello64@plt+0x1ad0>
   12bd8:	ldr	r3, [r3, #4]
   12bdc:	ldr	r3, [r3]
   12be0:	mov	r2, r3
   12be4:	ldr	r3, [fp, #-16]
   12be8:	add	r3, r3, r2
   12bec:	str	r3, [fp, #-44]	; 0xffffffd4
   12bf0:	ldr	r3, [pc, #1456]	; 131a8 <ftello64@plt+0x1ad0>
   12bf4:	ldr	r3, [r3, #8]
   12bf8:	ldr	r3, [r3]
   12bfc:	mov	r2, r3
   12c00:	ldr	r3, [fp, #-16]
   12c04:	add	r3, r3, r2
   12c08:	str	r3, [fp, #-48]	; 0xffffffd0
   12c0c:	b	12cc8 <ftello64@plt+0x15f0>
   12c10:	ldr	r3, [fp, #-16]
   12c14:	str	r3, [fp, #-20]	; 0xffffffec
   12c18:	b	12c28 <ftello64@plt+0x1550>
   12c1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12c20:	add	r3, r3, #1
   12c24:	str	r3, [fp, #-20]	; 0xffffffec
   12c28:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c2c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12c30:	cmp	r2, r3
   12c34:	bcs	12c60 <ftello64@plt+0x1588>
   12c38:	ldr	r3, [fp, #-20]	; 0xffffffec
   12c3c:	ldrb	r3, [r3]
   12c40:	mov	r0, r3
   12c44:	bl	1180c <ftello64@plt+0x134>
   12c48:	mov	r3, r0
   12c4c:	mov	r2, r3
   12c50:	ldr	r3, [pc, #1368]	; 131b0 <ftello64@plt+0x1ad8>
   12c54:	ldrb	r3, [r3, r2]
   12c58:	cmp	r3, #0
   12c5c:	beq	12c1c <ftello64@plt+0x1544>
   12c60:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12c68:	cmp	r2, r3
   12c6c:	beq	13160 <ftello64@plt+0x1a88>
   12c70:	ldr	r3, [fp, #-20]	; 0xffffffec
   12c74:	str	r3, [fp, #-44]	; 0xffffffd4
   12c78:	b	12c88 <ftello64@plt+0x15b0>
   12c7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12c80:	add	r3, r3, #1
   12c84:	str	r3, [fp, #-20]	; 0xffffffec
   12c88:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c8c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12c90:	cmp	r2, r3
   12c94:	bcs	12cc0 <ftello64@plt+0x15e8>
   12c98:	ldr	r3, [fp, #-20]	; 0xffffffec
   12c9c:	ldrb	r3, [r3]
   12ca0:	mov	r0, r3
   12ca4:	bl	1180c <ftello64@plt+0x134>
   12ca8:	mov	r3, r0
   12cac:	mov	r2, r3
   12cb0:	ldr	r3, [pc, #1272]	; 131b0 <ftello64@plt+0x1ad8>
   12cb4:	ldrb	r3, [r3, r2]
   12cb8:	cmp	r3, #0
   12cbc:	bne	12c7c <ftello64@plt+0x15a4>
   12cc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   12cc4:	str	r3, [fp, #-48]	; 0xffffffd0
   12cc8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12ccc:	str	r3, [fp, #-16]
   12cd0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   12cd4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12cd8:	cmp	r2, r3
   12cdc:	bne	12cf0 <ftello64@plt+0x1618>
   12ce0:	ldr	r3, [fp, #-16]
   12ce4:	add	r3, r3, #1
   12ce8:	str	r3, [fp, #-16]
   12cec:	b	13154 <ftello64@plt+0x1a7c>
   12cf0:	ldr	r3, [fp, #-16]
   12cf4:	str	r3, [fp, #-72]	; 0xffffffb8
   12cf8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   12cfc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12d00:	sub	r3, r2, r3
   12d04:	str	r3, [fp, #-68]	; 0xffffffbc
   12d08:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12d0c:	mov	r2, r3
   12d10:	ldr	r3, [fp, #-16]
   12d14:	add	r3, r3, r2
   12d18:	str	r3, [fp, #-16]
   12d1c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   12d20:	ldr	r3, [pc, #1164]	; 131b4 <ftello64@plt+0x1adc>
   12d24:	ldr	r3, [r3]
   12d28:	cmp	r2, r3
   12d2c:	ble	12d3c <ftello64@plt+0x1664>
   12d30:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12d34:	ldr	r2, [pc, #1144]	; 131b4 <ftello64@plt+0x1adc>
   12d38:	str	r3, [r2]
   12d3c:	ldr	r3, [pc, #1100]	; 13190 <ftello64@plt+0x1ab8>
   12d40:	ldrb	r3, [r3]
   12d44:	cmp	r3, #0
   12d48:	beq	12e28 <ftello64@plt+0x1750>
   12d4c:	b	12e08 <ftello64@plt+0x1730>
   12d50:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12d54:	ldrb	r3, [r3]
   12d58:	cmp	r3, #10
   12d5c:	bne	12dfc <ftello64@plt+0x1724>
   12d60:	ldr	r3, [pc, #1104]	; 131b8 <ftello64@plt+0x1ae0>
   12d64:	ldrd	r2, [r3]
   12d68:	adds	r2, r2, #1
   12d6c:	adc	r3, r3, #0
   12d70:	ldr	r1, [pc, #1088]	; 131b8 <ftello64@plt+0x1ae0>
   12d74:	strd	r2, [r1]
   12d78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12d7c:	add	r3, r3, #1
   12d80:	str	r3, [fp, #-28]	; 0xffffffe4
   12d84:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12d88:	str	r3, [fp, #-24]	; 0xffffffe8
   12d8c:	b	12d9c <ftello64@plt+0x16c4>
   12d90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12d94:	add	r3, r3, #1
   12d98:	str	r3, [fp, #-28]	; 0xffffffe4
   12d9c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12da0:	ldr	r2, [r3, #4]
   12da4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12da8:	cmp	r2, r3
   12dac:	bls	12de8 <ftello64@plt+0x1710>
   12db0:	bl	11528 <__ctype_b_loc@plt>
   12db4:	mov	r3, r0
   12db8:	ldr	r4, [r3]
   12dbc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12dc0:	ldrb	r3, [r3]
   12dc4:	mov	r0, r3
   12dc8:	bl	1180c <ftello64@plt+0x134>
   12dcc:	mov	r3, r0
   12dd0:	lsl	r3, r3, #1
   12dd4:	add	r3, r4, r3
   12dd8:	ldrh	r3, [r3]
   12ddc:	and	r3, r3, #8192	; 0x2000
   12de0:	cmp	r3, #0
   12de4:	beq	12d90 <ftello64@plt+0x16b8>
   12de8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12dec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12df0:	sub	r3, r2, r3
   12df4:	str	r3, [fp, #-32]	; 0xffffffe0
   12df8:	b	12e08 <ftello64@plt+0x1730>
   12dfc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e00:	add	r3, r3, #1
   12e04:	str	r3, [fp, #-28]	; 0xffffffe4
   12e08:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12e0c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e10:	cmp	r2, r3
   12e14:	bhi	12d50 <ftello64@plt+0x1678>
   12e18:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12e1c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e20:	cmp	r2, r3
   12e24:	bcc	13140 <ftello64@plt+0x1a68>
   12e28:	ldr	r3, [pc, #908]	; 131bc <ftello64@plt+0x1ae4>
   12e2c:	ldr	r3, [r3]
   12e30:	cmp	r3, #0
   12e34:	beq	12e54 <ftello64@plt+0x177c>
   12e38:	sub	r3, fp, #72	; 0x48
   12e3c:	ldr	r1, [pc, #892]	; 131c0 <ftello64@plt+0x1ae8>
   12e40:	mov	r0, r3
   12e44:	bl	1256c <ftello64@plt+0xe94>
   12e48:	mov	r3, r0
   12e4c:	cmp	r3, #0
   12e50:	bne	13148 <ftello64@plt+0x1a70>
   12e54:	ldr	r3, [pc, #872]	; 131c4 <ftello64@plt+0x1aec>
   12e58:	ldr	r3, [r3]
   12e5c:	cmp	r3, #0
   12e60:	beq	12e88 <ftello64@plt+0x17b0>
   12e64:	sub	r3, fp, #72	; 0x48
   12e68:	ldr	r1, [pc, #856]	; 131c8 <ftello64@plt+0x1af0>
   12e6c:	mov	r0, r3
   12e70:	bl	1256c <ftello64@plt+0xe94>
   12e74:	mov	r3, r0
   12e78:	eor	r3, r3, #1
   12e7c:	uxtb	r3, r3
   12e80:	cmp	r3, #0
   12e84:	bne	13150 <ftello64@plt+0x1a78>
   12e88:	ldr	r3, [pc, #828]	; 131cc <ftello64@plt+0x1af4>
   12e8c:	ldr	r3, [r3]
   12e90:	mov	r2, r3
   12e94:	ldr	r3, [pc, #820]	; 131d0 <ftello64@plt+0x1af8>
   12e98:	ldr	r3, [r3]
   12e9c:	cmp	r2, r3
   12ea0:	bne	12ec8 <ftello64@plt+0x17f0>
   12ea4:	ldr	r3, [pc, #808]	; 131d4 <ftello64@plt+0x1afc>
   12ea8:	ldr	r3, [r3]
   12eac:	mov	r2, #32
   12eb0:	ldr	r1, [pc, #792]	; 131d0 <ftello64@plt+0x1af8>
   12eb4:	mov	r0, r3
   12eb8:	bl	33ee8 <ftello64@plt+0x22810>
   12ebc:	mov	r2, r0
   12ec0:	ldr	r3, [pc, #780]	; 131d4 <ftello64@plt+0x1afc>
   12ec4:	str	r2, [r3]
   12ec8:	ldr	r3, [pc, #772]	; 131d4 <ftello64@plt+0x1afc>
   12ecc:	ldr	r2, [r3]
   12ed0:	ldr	r3, [pc, #756]	; 131cc <ftello64@plt+0x1af4>
   12ed4:	ldr	r3, [r3]
   12ed8:	lsl	r3, r3, #5
   12edc:	add	r3, r2, r3
   12ee0:	str	r3, [fp, #-60]	; 0xffffffc4
   12ee4:	ldr	r3, [pc, #748]	; 131d8 <ftello64@plt+0x1b00>
   12ee8:	ldrb	r3, [r3]
   12eec:	cmp	r3, #0
   12ef0:	beq	12fc4 <ftello64@plt+0x18ec>
   12ef4:	b	12fa0 <ftello64@plt+0x18c8>
   12ef8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12efc:	ldrb	r3, [r3]
   12f00:	cmp	r3, #10
   12f04:	bne	12f94 <ftello64@plt+0x18bc>
   12f08:	ldr	r3, [pc, #680]	; 131b8 <ftello64@plt+0x1ae0>
   12f0c:	ldrd	r2, [r3]
   12f10:	adds	r2, r2, #1
   12f14:	adc	r3, r3, #0
   12f18:	ldr	r1, [pc, #664]	; 131b8 <ftello64@plt+0x1ae0>
   12f1c:	strd	r2, [r1]
   12f20:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12f24:	add	r3, r3, #1
   12f28:	str	r3, [fp, #-28]	; 0xffffffe4
   12f2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12f30:	str	r3, [fp, #-24]	; 0xffffffe8
   12f34:	b	12f44 <ftello64@plt+0x186c>
   12f38:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12f3c:	add	r3, r3, #1
   12f40:	str	r3, [fp, #-28]	; 0xffffffe4
   12f44:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12f48:	ldr	r2, [r3, #4]
   12f4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12f50:	cmp	r2, r3
   12f54:	bls	12fa0 <ftello64@plt+0x18c8>
   12f58:	bl	11528 <__ctype_b_loc@plt>
   12f5c:	mov	r3, r0
   12f60:	ldr	r4, [r3]
   12f64:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12f68:	ldrb	r3, [r3]
   12f6c:	mov	r0, r3
   12f70:	bl	1180c <ftello64@plt+0x134>
   12f74:	mov	r3, r0
   12f78:	lsl	r3, r3, #1
   12f7c:	add	r3, r4, r3
   12f80:	ldrh	r3, [r3]
   12f84:	and	r3, r3, #8192	; 0x2000
   12f88:	cmp	r3, #0
   12f8c:	beq	12f38 <ftello64@plt+0x1860>
   12f90:	b	12fa0 <ftello64@plt+0x18c8>
   12f94:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12f98:	add	r3, r3, #1
   12f9c:	str	r3, [fp, #-28]	; 0xffffffe4
   12fa0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12fa4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12fa8:	cmp	r2, r3
   12fac:	bhi	12ef8 <ftello64@plt+0x1820>
   12fb0:	ldr	r3, [pc, #512]	; 131b8 <ftello64@plt+0x1ae0>
   12fb4:	ldrd	r2, [r3]
   12fb8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   12fbc:	strd	r2, [r1, #16]
   12fc0:	b	13010 <ftello64@plt+0x1938>
   12fc4:	ldr	r3, [pc, #452]	; 13190 <ftello64@plt+0x1ab8>
   12fc8:	ldrb	r3, [r3]
   12fcc:	cmp	r3, #0
   12fd0:	beq	13010 <ftello64@plt+0x1938>
   12fd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12fd8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   12fdc:	sub	r3, r3, r2
   12fe0:	mov	r2, r3
   12fe4:	asr	r3, r2, #31
   12fe8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   12fec:	strd	r2, [r1, #16]
   12ff0:	ldr	r3, [pc, #484]	; 131dc <ftello64@plt+0x1b04>
   12ff4:	ldr	r3, [r3]
   12ff8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12ffc:	cmp	r2, r3
   13000:	ble	13010 <ftello64@plt+0x1938>
   13004:	ldr	r2, [pc, #464]	; 131dc <ftello64@plt+0x1b04>
   13008:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1300c:	str	r3, [r2]
   13010:	ldr	r3, [pc, #376]	; 13190 <ftello64@plt+0x1ab8>
   13014:	ldrb	r3, [r3]
   13018:	cmp	r3, #0
   1301c:	beq	130e0 <ftello64@plt+0x1a08>
   13020:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13024:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13028:	cmp	r2, r3
   1302c:	bne	130e0 <ftello64@plt+0x1a08>
   13030:	b	13040 <ftello64@plt+0x1968>
   13034:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13038:	add	r3, r3, #1
   1303c:	str	r3, [fp, #-36]	; 0xffffffdc
   13040:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13044:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13048:	cmp	r2, r3
   1304c:	bcs	13098 <ftello64@plt+0x19c0>
   13050:	bl	11528 <__ctype_b_loc@plt>
   13054:	mov	r3, r0
   13058:	ldr	r4, [r3]
   1305c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13060:	ldrb	r3, [r3]
   13064:	mov	r0, r3
   13068:	bl	1180c <ftello64@plt+0x134>
   1306c:	mov	r3, r0
   13070:	lsl	r3, r3, #1
   13074:	add	r3, r4, r3
   13078:	ldrh	r3, [r3]
   1307c:	and	r3, r3, #8192	; 0x2000
   13080:	cmp	r3, #0
   13084:	beq	13034 <ftello64@plt+0x195c>
   13088:	b	13098 <ftello64@plt+0x19c0>
   1308c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13090:	add	r3, r3, #1
   13094:	str	r3, [fp, #-36]	; 0xffffffdc
   13098:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1309c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   130a0:	cmp	r2, r3
   130a4:	bcs	130e0 <ftello64@plt+0x1a08>
   130a8:	bl	11528 <__ctype_b_loc@plt>
   130ac:	mov	r3, r0
   130b0:	ldr	r4, [r3]
   130b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   130b8:	ldrb	r3, [r3]
   130bc:	mov	r0, r3
   130c0:	bl	1180c <ftello64@plt+0x134>
   130c4:	mov	r3, r0
   130c8:	lsl	r3, r3, #1
   130cc:	add	r3, r4, r3
   130d0:	ldrh	r3, [r3]
   130d4:	and	r3, r3, #8192	; 0x2000
   130d8:	cmp	r3, #0
   130dc:	bne	1308c <ftello64@plt+0x19b4>
   130e0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   130e4:	mov	r2, r3
   130e8:	sub	r3, fp, #72	; 0x48
   130ec:	ldm	r3, {r0, r1}
   130f0:	stm	r2, {r0, r1}
   130f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   130f8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   130fc:	sub	r2, r3, r2
   13100:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13104:	str	r2, [r3, #8]
   13108:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1310c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   13110:	sub	r2, r3, r2
   13114:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13118:	str	r2, [r3, #12]
   1311c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13120:	ldr	r2, [fp, #-80]	; 0xffffffb0
   13124:	str	r2, [r3, #24]
   13128:	ldr	r3, [pc, #156]	; 131cc <ftello64@plt+0x1af4>
   1312c:	ldr	r3, [r3]
   13130:	add	r3, r3, #1
   13134:	ldr	r2, [pc, #144]	; 131cc <ftello64@plt+0x1af4>
   13138:	str	r3, [r2]
   1313c:	b	12b6c <ftello64@plt+0x1494>
   13140:	nop			; (mov r0, r0)
   13144:	b	12b6c <ftello64@plt+0x1494>
   13148:	nop			; (mov r0, r0)
   1314c:	b	12b6c <ftello64@plt+0x1494>
   13150:	nop			; (mov r0, r0)
   13154:	b	12b6c <ftello64@plt+0x1494>
   13158:	nop			; (mov r0, r0)
   1315c:	b	13164 <ftello64@plt+0x1a8c>
   13160:	nop			; (mov r0, r0)
   13164:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13168:	str	r3, [fp, #-16]
   1316c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13170:	ldr	r2, [r3, #4]
   13174:	ldr	r3, [fp, #-16]
   13178:	cmp	r2, r3
   1317c:	bhi	12a24 <ftello64@plt+0x134c>
   13180:	nop			; (mov r0, r0)
   13184:	sub	sp, fp, #8
   13188:	pop	{r4, fp, pc}
   1318c:			; <UNDEFINED> instruction: 0x0004b6b0
   13190:	andeq	fp, r4, r1, lsl #4
   13194:	andeq	fp, r4, r8, lsl r2
   13198:	andeq	fp, r4, r0, ror #10
   1319c:	andeq	fp, r4, ip, lsl r2
   131a0:	andeq	r9, r3, r4, lsl #12
   131a4:	andeq	fp, r4, ip, lsr r3
   131a8:	andeq	fp, r4, ip, ror #10
   131ac:	andeq	fp, r4, r0, asr #6
   131b0:	andeq	fp, r4, r8, ror r5
   131b4:	andeq	fp, r4, r8, ror r6
   131b8:	andeq	fp, r4, r0, lsr #13
   131bc:	andeq	fp, r4, r4, lsl r2
   131c0:	andeq	fp, r4, r0, lsl #13
   131c4:	andeq	fp, r4, r0, lsl r2
   131c8:	andeq	fp, r4, ip, lsl #13
   131cc:			; <UNDEFINED> instruction: 0x0004b6bc
   131d0:			; <UNDEFINED> instruction: 0x0004b6b8
   131d4:			; <UNDEFINED> instruction: 0x0004b6b4
   131d8:	andeq	fp, r4, r0, lsl #4
   131dc:	andeq	fp, r4, ip, ror r6
   131e0:	push	{fp, lr}
   131e4:	add	fp, sp, #4
   131e8:	sub	sp, sp, #16
   131ec:	str	r0, [fp, #-16]
   131f0:	ldr	r3, [fp, #-16]
   131f4:	str	r3, [fp, #-8]
   131f8:	b	13210 <ftello64@plt+0x1b38>
   131fc:	mov	r0, #32
   13200:	bl	116b4 <putchar_unlocked@plt>
   13204:	ldr	r3, [fp, #-8]
   13208:	sub	r3, r3, #1
   1320c:	str	r3, [fp, #-8]
   13210:	ldr	r3, [fp, #-8]
   13214:	cmp	r3, #0
   13218:	bgt	131fc <ftello64@plt+0x1b24>
   1321c:	nop			; (mov r0, r0)
   13220:	sub	sp, fp, #4
   13224:	pop	{fp, pc}
   13228:	push	{fp, lr}
   1322c:	add	fp, sp, #4
   13230:	sub	sp, sp, #16
   13234:	sub	r3, fp, #20
   13238:	stm	r3, {r0, r1}
   1323c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13240:	str	r3, [fp, #-8]
   13244:	b	13338 <ftello64@plt+0x1c60>
   13248:	ldr	r3, [fp, #-8]
   1324c:	ldrb	r3, [r3]
   13250:	strb	r3, [fp, #-9]
   13254:	ldrb	r3, [fp, #-9]
   13258:	ldr	r2, [pc, #244]	; 13354 <ftello64@plt+0x1c7c>
   1325c:	ldrb	r3, [r2, r3]
   13260:	cmp	r3, #0
   13264:	beq	1331c <ftello64@plt+0x1c44>
   13268:	ldrb	r3, [fp, #-9]
   1326c:	cmp	r3, #92	; 0x5c
   13270:	beq	132f4 <ftello64@plt+0x1c1c>
   13274:	cmp	r3, #92	; 0x5c
   13278:	bgt	13298 <ftello64@plt+0x1bc0>
   1327c:	cmp	r3, #34	; 0x22
   13280:	beq	132b4 <ftello64@plt+0x1bdc>
   13284:	cmp	r3, #34	; 0x22
   13288:	blt	13310 <ftello64@plt+0x1c38>
   1328c:	cmp	r3, #38	; 0x26
   13290:	bgt	13310 <ftello64@plt+0x1c38>
   13294:	b	132c8 <ftello64@plt+0x1bf0>
   13298:	cmp	r3, #123	; 0x7b
   1329c:	beq	132e0 <ftello64@plt+0x1c08>
   132a0:	cmp	r3, #125	; 0x7d
   132a4:	beq	132e0 <ftello64@plt+0x1c08>
   132a8:	cmp	r3, #95	; 0x5f
   132ac:	beq	132c8 <ftello64@plt+0x1bf0>
   132b0:	b	13310 <ftello64@plt+0x1c38>
   132b4:	mov	r0, #34	; 0x22
   132b8:	bl	116b4 <putchar_unlocked@plt>
   132bc:	mov	r0, #34	; 0x22
   132c0:	bl	116b4 <putchar_unlocked@plt>
   132c4:	b	1332c <ftello64@plt+0x1c54>
   132c8:	mov	r0, #92	; 0x5c
   132cc:	bl	116b4 <putchar_unlocked@plt>
   132d0:	ldrb	r3, [fp, #-9]
   132d4:	mov	r0, r3
   132d8:	bl	116b4 <putchar_unlocked@plt>
   132dc:	b	1332c <ftello64@plt+0x1c54>
   132e0:	ldrb	r3, [fp, #-9]
   132e4:	mov	r1, r3
   132e8:	ldr	r0, [pc, #104]	; 13358 <ftello64@plt+0x1c80>
   132ec:	bl	1133c <printf@plt>
   132f0:	b	1332c <ftello64@plt+0x1c54>
   132f4:	ldr	r3, [pc, #96]	; 1335c <ftello64@plt+0x1c84>
   132f8:	ldr	r3, [r3]
   132fc:	mov	r2, #12
   13300:	mov	r1, #1
   13304:	ldr	r0, [pc, #84]	; 13360 <ftello64@plt+0x1c88>
   13308:	bl	113e4 <fwrite_unlocked@plt>
   1330c:	b	1332c <ftello64@plt+0x1c54>
   13310:	mov	r0, #32
   13314:	bl	116b4 <putchar_unlocked@plt>
   13318:	b	1332c <ftello64@plt+0x1c54>
   1331c:	ldr	r3, [fp, #-8]
   13320:	ldrb	r3, [r3]
   13324:	mov	r0, r3
   13328:	bl	116b4 <putchar_unlocked@plt>
   1332c:	ldr	r3, [fp, #-8]
   13330:	add	r3, r3, #1
   13334:	str	r3, [fp, #-8]
   13338:	ldr	r2, [fp, #-16]
   1333c:	ldr	r3, [fp, #-8]
   13340:	cmp	r2, r3
   13344:	bhi	13248 <ftello64@plt+0x1b70>
   13348:	nop			; (mov r0, r0)
   1334c:	sub	sp, fp, #4
   13350:	pop	{fp, pc}
   13354:	andeq	fp, r4, r0, asr #13
   13358:	andeq	r9, r3, r0, asr #12
   1335c:	strdeq	fp, [r4], -r4
   13360:	andeq	r9, r3, r8, asr #12
   13364:	push	{fp, lr}
   13368:	add	fp, sp, #4
   1336c:	sub	sp, sp, #56	; 0x38
   13370:	ldr	r3, [pc, #1048]	; 13790 <ftello64@plt+0x20b8>
   13374:	ldrb	r3, [r3]
   13378:	cmp	r3, #0
   1337c:	beq	134d4 <ftello64@plt+0x1dfc>
   13380:	ldr	r3, [pc, #1036]	; 13794 <ftello64@plt+0x20bc>
   13384:	mov	r2, #0
   13388:	str	r2, [r3]
   1338c:	mov	r3, #0
   13390:	str	r3, [fp, #-8]
   13394:	b	13484 <ftello64@plt+0x1dac>
   13398:	ldr	r3, [pc, #1016]	; 13798 <ftello64@plt+0x20c0>
   1339c:	ldr	r2, [r3]
   133a0:	ldr	r3, [fp, #-8]
   133a4:	lsl	r3, r3, #3
   133a8:	add	r3, r2, r3
   133ac:	ldrd	r2, [r3]
   133b0:	adds	r2, r2, #1
   133b4:	adc	r3, r3, #0
   133b8:	strd	r2, [fp, #-20]	; 0xffffffec
   133bc:	ldr	r3, [fp, #-8]
   133c0:	cmp	r3, #0
   133c4:	beq	133f4 <ftello64@plt+0x1d1c>
   133c8:	ldr	r3, [pc, #968]	; 13798 <ftello64@plt+0x20c0>
   133cc:	ldr	r2, [r3]
   133d0:	ldr	r3, [fp, #-8]
   133d4:	sub	r3, r3, #-536870911	; 0xe0000001
   133d8:	lsl	r3, r3, #3
   133dc:	add	r3, r2, r3
   133e0:	ldrd	r2, [r3]
   133e4:	ldrd	r0, [fp, #-20]	; 0xffffffec
   133e8:	subs	r2, r0, r2
   133ec:	sbc	r3, r1, r3
   133f0:	strd	r2, [fp, #-20]	; 0xffffffec
   133f4:	sub	r0, fp, #56	; 0x38
   133f8:	ldrd	r2, [fp, #-20]	; 0xffffffec
   133fc:	ldr	r1, [pc, #920]	; 1379c <ftello64@plt+0x20c4>
   13400:	bl	1163c <sprintf@plt>
   13404:	str	r0, [fp, #-24]	; 0xffffffe8
   13408:	ldr	r3, [pc, #912]	; 137a0 <ftello64@plt+0x20c8>
   1340c:	ldr	r2, [r3]
   13410:	ldr	r3, [fp, #-8]
   13414:	lsl	r3, r3, #2
   13418:	add	r3, r2, r3
   1341c:	ldr	r3, [r3]
   13420:	cmp	r3, #0
   13424:	beq	13458 <ftello64@plt+0x1d80>
   13428:	ldr	r3, [pc, #880]	; 137a0 <ftello64@plt+0x20c8>
   1342c:	ldr	r2, [r3]
   13430:	ldr	r3, [fp, #-8]
   13434:	lsl	r3, r3, #2
   13438:	add	r3, r2, r3
   1343c:	ldr	r3, [r3]
   13440:	mov	r0, r3
   13444:	bl	11558 <strlen@plt>
   13448:	mov	r2, r0
   1344c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13450:	add	r3, r2, r3
   13454:	str	r3, [fp, #-24]	; 0xffffffe8
   13458:	ldr	r3, [pc, #820]	; 13794 <ftello64@plt+0x20bc>
   1345c:	ldr	r3, [r3]
   13460:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13464:	cmp	r2, r3
   13468:	ble	13478 <ftello64@plt+0x1da0>
   1346c:	ldr	r2, [pc, #800]	; 13794 <ftello64@plt+0x20bc>
   13470:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13474:	str	r3, [r2]
   13478:	ldr	r3, [fp, #-8]
   1347c:	add	r3, r3, #1
   13480:	str	r3, [fp, #-8]
   13484:	ldr	r3, [pc, #792]	; 137a4 <ftello64@plt+0x20cc>
   13488:	ldr	r3, [r3]
   1348c:	mov	r2, r3
   13490:	ldr	r3, [fp, #-8]
   13494:	cmp	r3, r2
   13498:	bcc	13398 <ftello64@plt+0x1cc0>
   1349c:	ldr	r3, [pc, #752]	; 13794 <ftello64@plt+0x20bc>
   134a0:	ldr	r3, [r3]
   134a4:	add	r3, r3, #1
   134a8:	ldr	r2, [pc, #740]	; 13794 <ftello64@plt+0x20bc>
   134ac:	str	r3, [r2]
   134b0:	ldr	r3, [pc, #732]	; 13794 <ftello64@plt+0x20bc>
   134b4:	ldr	r3, [r3]
   134b8:	add	r3, r3, #1
   134bc:	mov	r0, r3
   134c0:	bl	33c70 <ftello64@plt+0x22598>
   134c4:	mov	r3, r0
   134c8:	mov	r2, r3
   134cc:	ldr	r3, [pc, #724]	; 137a8 <ftello64@plt+0x20d0>
   134d0:	str	r2, [r3]
   134d4:	ldr	r3, [pc, #692]	; 13790 <ftello64@plt+0x20b8>
   134d8:	ldrb	r3, [r3]
   134dc:	cmp	r3, #0
   134e0:	bne	134f4 <ftello64@plt+0x1e1c>
   134e4:	ldr	r3, [pc, #704]	; 137ac <ftello64@plt+0x20d4>
   134e8:	ldrb	r3, [r3]
   134ec:	cmp	r3, #0
   134f0:	beq	13534 <ftello64@plt+0x1e5c>
   134f4:	ldr	r3, [pc, #692]	; 137b0 <ftello64@plt+0x20d8>
   134f8:	ldrb	r3, [r3]
   134fc:	eor	r3, r3, #1
   13500:	uxtb	r3, r3
   13504:	cmp	r3, #0
   13508:	beq	13534 <ftello64@plt+0x1e5c>
   1350c:	ldr	r3, [pc, #672]	; 137b4 <ftello64@plt+0x20dc>
   13510:	ldr	r2, [r3]
   13514:	ldr	r3, [pc, #632]	; 13794 <ftello64@plt+0x20bc>
   13518:	ldr	r1, [r3]
   1351c:	ldr	r3, [pc, #660]	; 137b8 <ftello64@plt+0x20e0>
   13520:	ldr	r3, [r3]
   13524:	add	r3, r1, r3
   13528:	sub	r3, r2, r3
   1352c:	ldr	r2, [pc, #640]	; 137b4 <ftello64@plt+0x20dc>
   13530:	str	r3, [r2]
   13534:	ldr	r3, [pc, #632]	; 137b4 <ftello64@plt+0x20dc>
   13538:	ldr	r3, [r3]
   1353c:	cmp	r3, #0
   13540:	bge	13550 <ftello64@plt+0x1e78>
   13544:	ldr	r3, [pc, #616]	; 137b4 <ftello64@plt+0x20dc>
   13548:	mov	r2, #0
   1354c:	str	r2, [r3]
   13550:	ldr	r3, [pc, #604]	; 137b4 <ftello64@plt+0x20dc>
   13554:	ldr	r3, [r3]
   13558:	lsr	r2, r3, #31
   1355c:	add	r3, r2, r3
   13560:	asr	r3, r3, #1
   13564:	mov	r2, r3
   13568:	ldr	r3, [pc, #588]	; 137bc <ftello64@plt+0x20e4>
   1356c:	str	r2, [r3]
   13570:	ldr	r3, [pc, #580]	; 137bc <ftello64@plt+0x20e4>
   13574:	ldr	r2, [r3]
   13578:	ldr	r3, [pc, #568]	; 137b8 <ftello64@plt+0x20e0>
   1357c:	ldr	r3, [r3]
   13580:	sub	r3, r2, r3
   13584:	ldr	r2, [pc, #564]	; 137c0 <ftello64@plt+0x20e8>
   13588:	str	r3, [r2]
   1358c:	ldr	r3, [pc, #552]	; 137bc <ftello64@plt+0x20e4>
   13590:	ldr	r3, [r3]
   13594:	ldr	r2, [pc, #552]	; 137c4 <ftello64@plt+0x20ec>
   13598:	str	r3, [r2]
   1359c:	ldr	r3, [pc, #548]	; 137c8 <ftello64@plt+0x20f0>
   135a0:	ldr	r3, [r3]
   135a4:	cmp	r3, #0
   135a8:	beq	135e4 <ftello64@plt+0x1f0c>
   135ac:	ldr	r3, [pc, #532]	; 137c8 <ftello64@plt+0x20f0>
   135b0:	ldr	r3, [r3]
   135b4:	ldrb	r3, [r3]
   135b8:	cmp	r3, #0
   135bc:	beq	135e4 <ftello64@plt+0x1f0c>
   135c0:	ldr	r3, [pc, #512]	; 137c8 <ftello64@plt+0x20f0>
   135c4:	ldr	r3, [r3]
   135c8:	mov	r0, r3
   135cc:	bl	11558 <strlen@plt>
   135d0:	mov	r3, r0
   135d4:	mov	r2, r3
   135d8:	ldr	r3, [pc, #492]	; 137cc <ftello64@plt+0x20f4>
   135dc:	str	r2, [r3]
   135e0:	b	135f0 <ftello64@plt+0x1f18>
   135e4:	ldr	r3, [pc, #476]	; 137c8 <ftello64@plt+0x20f0>
   135e8:	mov	r2, #0
   135ec:	str	r2, [r3]
   135f0:	ldr	r3, [pc, #472]	; 137d0 <ftello64@plt+0x20f8>
   135f4:	ldrb	r3, [r3]
   135f8:	cmp	r3, #0
   135fc:	beq	13660 <ftello64@plt+0x1f88>
   13600:	ldr	r3, [pc, #440]	; 137c0 <ftello64@plt+0x20e8>
   13604:	ldr	r2, [r3]
   13608:	ldr	r3, [pc, #444]	; 137cc <ftello64@plt+0x20f4>
   1360c:	ldr	r3, [r3]
   13610:	lsl	r3, r3, #1
   13614:	sub	r3, r2, r3
   13618:	ldr	r2, [pc, #416]	; 137c0 <ftello64@plt+0x20e8>
   1361c:	str	r3, [r2]
   13620:	ldr	r3, [pc, #408]	; 137c0 <ftello64@plt+0x20e8>
   13624:	ldr	r3, [r3]
   13628:	cmp	r3, #0
   1362c:	bge	1363c <ftello64@plt+0x1f64>
   13630:	ldr	r3, [pc, #392]	; 137c0 <ftello64@plt+0x20e8>
   13634:	mov	r2, #0
   13638:	str	r2, [r3]
   1363c:	ldr	r3, [pc, #384]	; 137c4 <ftello64@plt+0x20ec>
   13640:	ldr	r2, [r3]
   13644:	ldr	r3, [pc, #384]	; 137cc <ftello64@plt+0x20f4>
   13648:	ldr	r3, [r3]
   1364c:	lsl	r3, r3, #1
   13650:	sub	r3, r2, r3
   13654:	ldr	r2, [pc, #360]	; 137c4 <ftello64@plt+0x20ec>
   13658:	str	r3, [r2]
   1365c:	b	13684 <ftello64@plt+0x1fac>
   13660:	ldr	r3, [pc, #348]	; 137c4 <ftello64@plt+0x20ec>
   13664:	ldr	r2, [r3]
   13668:	ldr	r3, [pc, #348]	; 137cc <ftello64@plt+0x20f4>
   1366c:	ldr	r3, [r3]
   13670:	lsl	r3, r3, #1
   13674:	add	r3, r3, #1
   13678:	sub	r3, r2, r3
   1367c:	ldr	r2, [pc, #320]	; 137c4 <ftello64@plt+0x20ec>
   13680:	str	r3, [r2]
   13684:	mov	r3, #0
   13688:	str	r3, [fp, #-28]	; 0xffffffe4
   1368c:	b	136e4 <ftello64@plt+0x200c>
   13690:	bl	11528 <__ctype_b_loc@plt>
   13694:	mov	r3, r0
   13698:	ldr	r2, [r3]
   1369c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   136a0:	lsl	r3, r3, #1
   136a4:	add	r3, r2, r3
   136a8:	ldrh	r3, [r3]
   136ac:	and	r3, r3, #8192	; 0x2000
   136b0:	cmp	r3, #0
   136b4:	movne	r3, #1
   136b8:	moveq	r3, #0
   136bc:	uxtb	r3, r3
   136c0:	mov	r1, r3
   136c4:	ldr	r2, [pc, #264]	; 137d4 <ftello64@plt+0x20fc>
   136c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   136cc:	add	r3, r2, r3
   136d0:	mov	r2, r1
   136d4:	strb	r2, [r3]
   136d8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   136dc:	add	r3, r3, #1
   136e0:	str	r3, [fp, #-28]	; 0xffffffe4
   136e4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   136e8:	cmp	r3, #255	; 0xff
   136ec:	ble	13690 <ftello64@plt+0x1fb8>
   136f0:	ldr	r3, [pc, #220]	; 137d4 <ftello64@plt+0x20fc>
   136f4:	mov	r2, #1
   136f8:	strb	r2, [r3, #12]
   136fc:	ldr	r3, [pc, #212]	; 137d8 <ftello64@plt+0x2100>
   13700:	ldr	r3, [r3]
   13704:	cmp	r3, #3
   13708:	ldrls	pc, [pc, r3, lsl #2]
   1370c:	b	13784 <ftello64@plt+0x20ac>
   13710:	andeq	r3, r1, r0, lsl #15
   13714:	andeq	r3, r1, r0, lsl #15
   13718:	andeq	r3, r1, r0, lsr #14
   1371c:	andeq	r3, r1, r0, lsr r7
   13720:	ldr	r3, [pc, #172]	; 137d4 <ftello64@plt+0x20fc>
   13724:	mov	r2, #1
   13728:	strb	r2, [r3, #34]	; 0x22
   1372c:	b	13784 <ftello64@plt+0x20ac>
   13730:	ldr	r3, [pc, #164]	; 137dc <ftello64@plt+0x2104>
   13734:	str	r3, [fp, #-32]	; 0xffffffe0
   13738:	b	1376c <ftello64@plt+0x2094>
   1373c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13740:	ldrb	r3, [r3]
   13744:	mov	r0, r3
   13748:	bl	1180c <ftello64@plt+0x134>
   1374c:	mov	r3, r0
   13750:	mov	r2, r3
   13754:	ldr	r3, [pc, #120]	; 137d4 <ftello64@plt+0x20fc>
   13758:	mov	r1, #1
   1375c:	strb	r1, [r3, r2]
   13760:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13764:	add	r3, r3, #1
   13768:	str	r3, [fp, #-32]	; 0xffffffe0
   1376c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13770:	ldrb	r3, [r3]
   13774:	cmp	r3, #0
   13778:	bne	1373c <ftello64@plt+0x2064>
   1377c:	b	13784 <ftello64@plt+0x20ac>
   13780:	nop			; (mov r0, r0)
   13784:	nop			; (mov r0, r0)
   13788:	sub	sp, fp, #4
   1378c:	pop	{fp, pc}
   13790:	andeq	fp, r4, r0, lsl #4
   13794:	andeq	fp, r4, ip, ror r6
   13798:	andeq	fp, r4, ip, lsr #13
   1379c:	andeq	r9, r3, r8, asr r6
   137a0:	andeq	fp, r4, r8, lsr #13
   137a4:	muleq	r4, r8, r6
   137a8:	andeq	fp, r4, r0, lsl #16
   137ac:	andeq	fp, r4, r1, lsl #4
   137b0:	andeq	fp, r4, r2, lsl #4
   137b4:	andeq	fp, r4, ip, ror r1
   137b8:	andeq	fp, r4, r0, lsl #3
   137bc:	andeq	fp, r4, r0, asr #15
   137c0:	andeq	fp, r4, r4, asr #15
   137c4:	andeq	fp, r4, r8, asr #15
   137c8:	andeq	fp, r4, r4, lsl #3
   137cc:	andeq	fp, r4, ip, asr #15
   137d0:	andeq	fp, r4, r8, ror r1
   137d4:	andeq	fp, r4, r0, asr #13
   137d8:	andeq	fp, r4, r4, lsl #4
   137dc:	andeq	r9, r3, r0, ror #12
   137e0:	push	{r4, fp, lr}
   137e4:	add	fp, sp, #8
   137e8:	sub	sp, sp, #92	; 0x5c
   137ec:	str	r0, [fp, #-88]	; 0xffffffa8
   137f0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   137f4:	ldr	r3, [r3]
   137f8:	ldr	r2, [pc, #3800]	; 146d8 <ftello64@plt+0x3000>
   137fc:	str	r3, [r2]
   13800:	ldr	r3, [pc, #3792]	; 146d8 <ftello64@plt+0x3000>
   13804:	ldr	r3, [r3]
   13808:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1380c:	ldr	r2, [r2, #4]
   13810:	add	r3, r3, r2
   13814:	ldr	r2, [pc, #3772]	; 146d8 <ftello64@plt+0x3000>
   13818:	str	r3, [r2, #4]
   1381c:	ldr	r3, [pc, #3764]	; 146d8 <ftello64@plt+0x3000>
   13820:	ldr	r3, [r3]
   13824:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13828:	ldr	r2, [r2, #8]
   1382c:	add	r3, r3, r2
   13830:	str	r3, [fp, #-40]	; 0xffffffd8
   13834:	ldr	r3, [pc, #3740]	; 146d8 <ftello64@plt+0x3000>
   13838:	ldr	r3, [r3]
   1383c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13840:	ldr	r2, [r2, #12]
   13844:	add	r3, r3, r2
   13848:	str	r3, [fp, #-44]	; 0xffffffd4
   1384c:	ldr	r3, [pc, #3720]	; 146dc <ftello64@plt+0x3004>
   13850:	ldr	r2, [r3]
   13854:	ldr	r3, [fp, #-88]	; 0xffffffa8
   13858:	ldr	r3, [r3, #24]
   1385c:	lsl	r3, r3, #3
   13860:	add	r3, r2, r3
   13864:	ldr	r3, [r3]
   13868:	str	r3, [fp, #-48]	; 0xffffffd0
   1386c:	ldr	r3, [pc, #3688]	; 146dc <ftello64@plt+0x3004>
   13870:	ldr	r2, [r3]
   13874:	ldr	r3, [fp, #-88]	; 0xffffffa8
   13878:	ldr	r3, [r3, #24]
   1387c:	lsl	r3, r3, #3
   13880:	add	r3, r2, r3
   13884:	ldr	r3, [r3, #4]
   13888:	str	r3, [fp, #-52]	; 0xffffffcc
   1388c:	ldr	r3, [pc, #3652]	; 146d8 <ftello64@plt+0x3000>
   13890:	ldr	r3, [r3, #4]
   13894:	str	r3, [fp, #-16]
   13898:	b	13998 <ftello64@plt+0x22c0>
   1389c:	ldr	r2, [pc, #3636]	; 146d8 <ftello64@plt+0x3000>
   138a0:	ldr	r3, [fp, #-16]
   138a4:	str	r3, [r2, #4]
   138a8:	ldr	r3, [pc, #3632]	; 146e0 <ftello64@plt+0x3008>
   138ac:	ldr	r3, [r3]
   138b0:	cmp	r3, #0
   138b4:	beq	13918 <ftello64@plt+0x2240>
   138b8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   138bc:	ldr	r3, [fp, #-16]
   138c0:	sub	r2, r2, r3
   138c4:	mov	r3, #0
   138c8:	str	r3, [sp]
   138cc:	mov	r3, #0
   138d0:	ldr	r1, [fp, #-16]
   138d4:	ldr	r0, [pc, #3592]	; 146e4 <ftello64@plt+0x300c>
   138d8:	bl	28514 <ftello64@plt+0x16e3c>
   138dc:	str	r0, [fp, #-56]	; 0xffffffc8
   138e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   138e4:	cmn	r3, #2
   138e8:	bne	138f0 <ftello64@plt+0x2218>
   138ec:	bl	11a44 <ftello64@plt+0x36c>
   138f0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   138f4:	cmn	r3, #1
   138f8:	beq	13904 <ftello64@plt+0x222c>
   138fc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13900:	b	13908 <ftello64@plt+0x2230>
   13904:	mov	r3, #1
   13908:	ldr	r2, [fp, #-16]
   1390c:	add	r3, r2, r3
   13910:	str	r3, [fp, #-16]
   13914:	b	13998 <ftello64@plt+0x22c0>
   13918:	ldr	r3, [fp, #-16]
   1391c:	ldrb	r3, [r3]
   13920:	mov	r0, r3
   13924:	bl	1180c <ftello64@plt+0x134>
   13928:	mov	r3, r0
   1392c:	mov	r2, r3
   13930:	ldr	r3, [pc, #3504]	; 146e8 <ftello64@plt+0x3010>
   13934:	ldrb	r3, [r3, r2]
   13938:	cmp	r3, #0
   1393c:	beq	1398c <ftello64@plt+0x22b4>
   13940:	b	13950 <ftello64@plt+0x2278>
   13944:	ldr	r3, [fp, #-16]
   13948:	add	r3, r3, #1
   1394c:	str	r3, [fp, #-16]
   13950:	ldr	r2, [fp, #-16]
   13954:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13958:	cmp	r2, r3
   1395c:	bcs	13998 <ftello64@plt+0x22c0>
   13960:	ldr	r3, [fp, #-16]
   13964:	ldrb	r3, [r3]
   13968:	mov	r0, r3
   1396c:	bl	1180c <ftello64@plt+0x134>
   13970:	mov	r3, r0
   13974:	mov	r2, r3
   13978:	ldr	r3, [pc, #3432]	; 146e8 <ftello64@plt+0x3010>
   1397c:	ldrb	r3, [r3, r2]
   13980:	cmp	r3, #0
   13984:	bne	13944 <ftello64@plt+0x226c>
   13988:	b	13998 <ftello64@plt+0x22c0>
   1398c:	ldr	r3, [fp, #-16]
   13990:	add	r3, r3, #1
   13994:	str	r3, [fp, #-16]
   13998:	ldr	r2, [fp, #-16]
   1399c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   139a0:	cmp	r2, r3
   139a4:	bcs	139c8 <ftello64@plt+0x22f0>
   139a8:	ldr	r3, [pc, #3368]	; 146d8 <ftello64@plt+0x3000>
   139ac:	ldr	r3, [r3]
   139b0:	ldr	r2, [pc, #3380]	; 146ec <ftello64@plt+0x3014>
   139b4:	ldr	r2, [r2]
   139b8:	add	r2, r3, r2
   139bc:	ldr	r3, [fp, #-16]
   139c0:	cmp	r2, r3
   139c4:	bcs	1389c <ftello64@plt+0x21c4>
   139c8:	ldr	r3, [pc, #3336]	; 146d8 <ftello64@plt+0x3000>
   139cc:	ldr	r3, [r3]
   139d0:	ldr	r2, [pc, #3348]	; 146ec <ftello64@plt+0x3014>
   139d4:	ldr	r2, [r2]
   139d8:	add	r2, r3, r2
   139dc:	ldr	r3, [fp, #-16]
   139e0:	cmp	r2, r3
   139e4:	bcc	139f4 <ftello64@plt+0x231c>
   139e8:	ldr	r2, [pc, #3304]	; 146d8 <ftello64@plt+0x3000>
   139ec:	ldr	r3, [fp, #-16]
   139f0:	str	r3, [r2, #4]
   139f4:	ldr	r3, [pc, #3316]	; 146f0 <ftello64@plt+0x3018>
   139f8:	ldr	r3, [r3]
   139fc:	cmp	r3, #0
   13a00:	beq	13a20 <ftello64@plt+0x2348>
   13a04:	ldr	r3, [pc, #3276]	; 146d8 <ftello64@plt+0x3000>
   13a08:	ldr	r2, [r3, #4]
   13a0c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   13a10:	cmp	r2, r3
   13a14:	bcs	13a20 <ftello64@plt+0x2348>
   13a18:	mov	r3, #1
   13a1c:	b	13a24 <ftello64@plt+0x234c>
   13a20:	mov	r3, #0
   13a24:	and	r3, r3, #1
   13a28:	uxtb	r2, r3
   13a2c:	ldr	r3, [pc, #3264]	; 146f4 <ftello64@plt+0x301c>
   13a30:	strb	r2, [r3]
   13a34:	b	13a4c <ftello64@plt+0x2374>
   13a38:	ldr	r3, [pc, #3224]	; 146d8 <ftello64@plt+0x3000>
   13a3c:	ldr	r3, [r3, #4]
   13a40:	sub	r3, r3, #1
   13a44:	ldr	r2, [pc, #3212]	; 146d8 <ftello64@plt+0x3000>
   13a48:	str	r3, [r2, #4]
   13a4c:	ldr	r3, [pc, #3204]	; 146d8 <ftello64@plt+0x3000>
   13a50:	ldr	r2, [r3, #4]
   13a54:	ldr	r3, [pc, #3196]	; 146d8 <ftello64@plt+0x3000>
   13a58:	ldr	r3, [r3]
   13a5c:	cmp	r2, r3
   13a60:	bls	13aa4 <ftello64@plt+0x23cc>
   13a64:	bl	11528 <__ctype_b_loc@plt>
   13a68:	mov	r3, r0
   13a6c:	ldr	r4, [r3]
   13a70:	ldr	r3, [pc, #3168]	; 146d8 <ftello64@plt+0x3000>
   13a74:	ldr	r3, [r3, #4]
   13a78:	sub	r3, r3, #1
   13a7c:	ldrb	r3, [r3]
   13a80:	mov	r0, r3
   13a84:	bl	1180c <ftello64@plt+0x134>
   13a88:	mov	r3, r0
   13a8c:	lsl	r3, r3, #1
   13a90:	add	r3, r4, r3
   13a94:	ldrh	r3, [r3]
   13a98:	and	r3, r3, #8192	; 0x2000
   13a9c:	cmp	r3, #0
   13aa0:	bne	13a38 <ftello64@plt+0x2360>
   13aa4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   13aa8:	ldr	r3, [r3, #8]
   13aac:	rsb	r2, r3, #0
   13ab0:	ldr	r3, [pc, #3136]	; 146f8 <ftello64@plt+0x3020>
   13ab4:	ldr	r1, [r3]
   13ab8:	ldr	r3, [pc, #3132]	; 146fc <ftello64@plt+0x3024>
   13abc:	ldr	r3, [r3]
   13ac0:	add	r3, r1, r3
   13ac4:	cmp	r2, r3
   13ac8:	ble	13bf4 <ftello64@plt+0x251c>
   13acc:	ldr	r3, [pc, #3076]	; 146d8 <ftello64@plt+0x3000>
   13ad0:	ldr	r2, [r3]
   13ad4:	ldr	r3, [pc, #3100]	; 146f8 <ftello64@plt+0x3020>
   13ad8:	ldr	r1, [r3]
   13adc:	ldr	r3, [pc, #3096]	; 146fc <ftello64@plt+0x3024>
   13ae0:	ldr	r3, [r3]
   13ae4:	add	r3, r1, r3
   13ae8:	rsb	r3, r3, #0
   13aec:	add	r3, r2, r3
   13af0:	str	r3, [fp, #-20]	; 0xffffffec
   13af4:	ldr	r3, [pc, #3044]	; 146e0 <ftello64@plt+0x3008>
   13af8:	ldr	r3, [r3]
   13afc:	cmp	r3, #0
   13b00:	beq	13b6c <ftello64@plt+0x2494>
   13b04:	ldr	r3, [pc, #3020]	; 146d8 <ftello64@plt+0x3000>
   13b08:	ldr	r3, [r3]
   13b0c:	mov	r2, r3
   13b10:	ldr	r3, [fp, #-20]	; 0xffffffec
   13b14:	sub	r2, r2, r3
   13b18:	mov	r3, #0
   13b1c:	str	r3, [sp]
   13b20:	mov	r3, #0
   13b24:	ldr	r1, [fp, #-20]	; 0xffffffec
   13b28:	ldr	r0, [pc, #2996]	; 146e4 <ftello64@plt+0x300c>
   13b2c:	bl	28514 <ftello64@plt+0x16e3c>
   13b30:	str	r0, [fp, #-60]	; 0xffffffc4
   13b34:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13b38:	cmn	r3, #2
   13b3c:	bne	13b44 <ftello64@plt+0x246c>
   13b40:	bl	11a44 <ftello64@plt+0x36c>
   13b44:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13b48:	cmn	r3, #1
   13b4c:	beq	13b58 <ftello64@plt+0x2480>
   13b50:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13b54:	b	13b5c <ftello64@plt+0x2484>
   13b58:	mov	r3, #1
   13b5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13b60:	add	r3, r2, r3
   13b64:	str	r3, [fp, #-20]	; 0xffffffec
   13b68:	b	13c0c <ftello64@plt+0x2534>
   13b6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13b70:	ldrb	r3, [r3]
   13b74:	mov	r0, r3
   13b78:	bl	1180c <ftello64@plt+0x134>
   13b7c:	mov	r3, r0
   13b80:	mov	r2, r3
   13b84:	ldr	r3, [pc, #2908]	; 146e8 <ftello64@plt+0x3010>
   13b88:	ldrb	r3, [r3, r2]
   13b8c:	cmp	r3, #0
   13b90:	beq	13be4 <ftello64@plt+0x250c>
   13b94:	b	13ba4 <ftello64@plt+0x24cc>
   13b98:	ldr	r3, [fp, #-20]	; 0xffffffec
   13b9c:	add	r3, r3, #1
   13ba0:	str	r3, [fp, #-20]	; 0xffffffec
   13ba4:	ldr	r3, [pc, #2860]	; 146d8 <ftello64@plt+0x3000>
   13ba8:	ldr	r2, [r3]
   13bac:	ldr	r3, [fp, #-20]	; 0xffffffec
   13bb0:	cmp	r2, r3
   13bb4:	bls	13c0c <ftello64@plt+0x2534>
   13bb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   13bbc:	ldrb	r3, [r3]
   13bc0:	mov	r0, r3
   13bc4:	bl	1180c <ftello64@plt+0x134>
   13bc8:	mov	r3, r0
   13bcc:	mov	r2, r3
   13bd0:	ldr	r3, [pc, #2832]	; 146e8 <ftello64@plt+0x3010>
   13bd4:	ldrb	r3, [r3, r2]
   13bd8:	cmp	r3, #0
   13bdc:	bne	13b98 <ftello64@plt+0x24c0>
   13be0:	b	13c0c <ftello64@plt+0x2534>
   13be4:	ldr	r3, [fp, #-20]	; 0xffffffec
   13be8:	add	r3, r3, #1
   13bec:	str	r3, [fp, #-20]	; 0xffffffec
   13bf0:	b	13c0c <ftello64@plt+0x2534>
   13bf4:	ldr	r3, [pc, #2780]	; 146d8 <ftello64@plt+0x3000>
   13bf8:	ldr	r3, [r3]
   13bfc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13c00:	ldr	r2, [r2, #8]
   13c04:	add	r3, r3, r2
   13c08:	str	r3, [fp, #-20]	; 0xffffffec
   13c0c:	ldr	r2, [pc, #2796]	; 14700 <ftello64@plt+0x3028>
   13c10:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c14:	str	r3, [r2]
   13c18:	ldr	r3, [pc, #2744]	; 146d8 <ftello64@plt+0x3000>
   13c1c:	ldr	r3, [r3]
   13c20:	ldr	r2, [pc, #2776]	; 14700 <ftello64@plt+0x3028>
   13c24:	str	r3, [r2, #4]
   13c28:	b	13c40 <ftello64@plt+0x2568>
   13c2c:	ldr	r3, [pc, #2764]	; 14700 <ftello64@plt+0x3028>
   13c30:	ldr	r3, [r3, #4]
   13c34:	sub	r3, r3, #1
   13c38:	ldr	r2, [pc, #2752]	; 14700 <ftello64@plt+0x3028>
   13c3c:	str	r3, [r2, #4]
   13c40:	ldr	r3, [pc, #2744]	; 14700 <ftello64@plt+0x3028>
   13c44:	ldr	r2, [r3, #4]
   13c48:	ldr	r3, [pc, #2736]	; 14700 <ftello64@plt+0x3028>
   13c4c:	ldr	r3, [r3]
   13c50:	cmp	r2, r3
   13c54:	bls	13dc4 <ftello64@plt+0x26ec>
   13c58:	bl	11528 <__ctype_b_loc@plt>
   13c5c:	mov	r3, r0
   13c60:	ldr	r4, [r3]
   13c64:	ldr	r3, [pc, #2708]	; 14700 <ftello64@plt+0x3028>
   13c68:	ldr	r3, [r3, #4]
   13c6c:	sub	r3, r3, #1
   13c70:	ldrb	r3, [r3]
   13c74:	mov	r0, r3
   13c78:	bl	1180c <ftello64@plt+0x134>
   13c7c:	mov	r3, r0
   13c80:	lsl	r3, r3, #1
   13c84:	add	r3, r4, r3
   13c88:	ldrh	r3, [r3]
   13c8c:	and	r3, r3, #8192	; 0x2000
   13c90:	cmp	r3, #0
   13c94:	bne	13c2c <ftello64@plt+0x2554>
   13c98:	b	13dc4 <ftello64@plt+0x26ec>
   13c9c:	ldr	r3, [pc, #2620]	; 146e0 <ftello64@plt+0x3008>
   13ca0:	ldr	r3, [r3]
   13ca4:	cmp	r3, #0
   13ca8:	beq	13d24 <ftello64@plt+0x264c>
   13cac:	ldr	r3, [pc, #2636]	; 14700 <ftello64@plt+0x3028>
   13cb0:	ldr	r1, [r3]
   13cb4:	ldr	r3, [pc, #2628]	; 14700 <ftello64@plt+0x3028>
   13cb8:	ldr	r3, [r3, #4]
   13cbc:	mov	r2, r3
   13cc0:	ldr	r3, [pc, #2616]	; 14700 <ftello64@plt+0x3028>
   13cc4:	ldr	r3, [r3]
   13cc8:	sub	r2, r2, r3
   13ccc:	mov	r3, #0
   13cd0:	str	r3, [sp]
   13cd4:	mov	r3, #0
   13cd8:	ldr	r0, [pc, #2564]	; 146e4 <ftello64@plt+0x300c>
   13cdc:	bl	28514 <ftello64@plt+0x16e3c>
   13ce0:	str	r0, [fp, #-64]	; 0xffffffc0
   13ce4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13ce8:	cmn	r3, #2
   13cec:	bne	13cf4 <ftello64@plt+0x261c>
   13cf0:	bl	11a44 <ftello64@plt+0x36c>
   13cf4:	ldr	r3, [pc, #2564]	; 14700 <ftello64@plt+0x3028>
   13cf8:	ldr	r2, [r3]
   13cfc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13d00:	cmn	r3, #1
   13d04:	beq	13d10 <ftello64@plt+0x2638>
   13d08:	ldr	r3, [fp, #-64]	; 0xffffffc0
   13d0c:	b	13d14 <ftello64@plt+0x263c>
   13d10:	mov	r3, #1
   13d14:	add	r3, r2, r3
   13d18:	ldr	r2, [pc, #2528]	; 14700 <ftello64@plt+0x3028>
   13d1c:	str	r3, [r2]
   13d20:	b	13dc4 <ftello64@plt+0x26ec>
   13d24:	ldr	r3, [pc, #2516]	; 14700 <ftello64@plt+0x3028>
   13d28:	ldr	r3, [r3]
   13d2c:	ldrb	r3, [r3]
   13d30:	mov	r0, r3
   13d34:	bl	1180c <ftello64@plt+0x134>
   13d38:	mov	r3, r0
   13d3c:	mov	r2, r3
   13d40:	ldr	r3, [pc, #2464]	; 146e8 <ftello64@plt+0x3010>
   13d44:	ldrb	r3, [r3, r2]
   13d48:	cmp	r3, #0
   13d4c:	beq	13db0 <ftello64@plt+0x26d8>
   13d50:	b	13d68 <ftello64@plt+0x2690>
   13d54:	ldr	r3, [pc, #2468]	; 14700 <ftello64@plt+0x3028>
   13d58:	ldr	r3, [r3]
   13d5c:	add	r3, r3, #1
   13d60:	ldr	r2, [pc, #2456]	; 14700 <ftello64@plt+0x3028>
   13d64:	str	r3, [r2]
   13d68:	ldr	r3, [pc, #2448]	; 14700 <ftello64@plt+0x3028>
   13d6c:	ldr	r2, [r3]
   13d70:	ldr	r3, [pc, #2440]	; 14700 <ftello64@plt+0x3028>
   13d74:	ldr	r3, [r3, #4]
   13d78:	cmp	r2, r3
   13d7c:	bcs	13dc4 <ftello64@plt+0x26ec>
   13d80:	ldr	r3, [pc, #2424]	; 14700 <ftello64@plt+0x3028>
   13d84:	ldr	r3, [r3]
   13d88:	ldrb	r3, [r3]
   13d8c:	mov	r0, r3
   13d90:	bl	1180c <ftello64@plt+0x134>
   13d94:	mov	r3, r0
   13d98:	mov	r2, r3
   13d9c:	ldr	r3, [pc, #2372]	; 146e8 <ftello64@plt+0x3010>
   13da0:	ldrb	r3, [r3, r2]
   13da4:	cmp	r3, #0
   13da8:	bne	13d54 <ftello64@plt+0x267c>
   13dac:	b	13dc4 <ftello64@plt+0x26ec>
   13db0:	ldr	r3, [pc, #2376]	; 14700 <ftello64@plt+0x3028>
   13db4:	ldr	r3, [r3]
   13db8:	add	r3, r3, #1
   13dbc:	ldr	r2, [pc, #2364]	; 14700 <ftello64@plt+0x3028>
   13dc0:	str	r3, [r2]
   13dc4:	ldr	r3, [pc, #2356]	; 14700 <ftello64@plt+0x3028>
   13dc8:	ldr	r3, [r3]
   13dcc:	ldr	r2, [pc, #2352]	; 14704 <ftello64@plt+0x302c>
   13dd0:	ldr	r2, [r2]
   13dd4:	add	r2, r3, r2
   13dd8:	ldr	r3, [pc, #2336]	; 14700 <ftello64@plt+0x3028>
   13ddc:	ldr	r3, [r3, #4]
   13de0:	cmp	r2, r3
   13de4:	bcc	13c9c <ftello64@plt+0x25c4>
   13de8:	ldr	r3, [pc, #2304]	; 146f0 <ftello64@plt+0x3018>
   13dec:	ldr	r3, [r3]
   13df0:	cmp	r3, #0
   13df4:	beq	13e84 <ftello64@plt+0x27ac>
   13df8:	ldr	r3, [pc, #2304]	; 14700 <ftello64@plt+0x3028>
   13dfc:	ldr	r3, [r3]
   13e00:	str	r3, [fp, #-16]
   13e04:	b	13e14 <ftello64@plt+0x273c>
   13e08:	ldr	r3, [fp, #-16]
   13e0c:	sub	r3, r3, #1
   13e10:	str	r3, [fp, #-16]
   13e14:	ldr	r2, [fp, #-16]
   13e18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   13e1c:	cmp	r2, r3
   13e20:	bls	13e60 <ftello64@plt+0x2788>
   13e24:	bl	11528 <__ctype_b_loc@plt>
   13e28:	mov	r3, r0
   13e2c:	ldr	r4, [r3]
   13e30:	ldr	r3, [fp, #-16]
   13e34:	sub	r3, r3, #1
   13e38:	ldrb	r3, [r3]
   13e3c:	mov	r0, r3
   13e40:	bl	1180c <ftello64@plt+0x134>
   13e44:	mov	r3, r0
   13e48:	lsl	r3, r3, #1
   13e4c:	add	r3, r4, r3
   13e50:	ldrh	r3, [r3]
   13e54:	and	r3, r3, #8192	; 0x2000
   13e58:	cmp	r3, #0
   13e5c:	bne	13e08 <ftello64@plt+0x2730>
   13e60:	ldr	r2, [fp, #-16]
   13e64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13e68:	cmp	r2, r3
   13e6c:	movhi	r3, #1
   13e70:	movls	r3, #0
   13e74:	uxtb	r2, r3
   13e78:	ldr	r3, [pc, #2184]	; 14708 <ftello64@plt+0x3030>
   13e7c:	strb	r2, [r3]
   13e80:	b	13ea8 <ftello64@plt+0x27d0>
   13e84:	ldr	r3, [pc, #2172]	; 14708 <ftello64@plt+0x3030>
   13e88:	mov	r2, #0
   13e8c:	strb	r2, [r3]
   13e90:	b	13ea8 <ftello64@plt+0x27d0>
   13e94:	ldr	r3, [pc, #2148]	; 14700 <ftello64@plt+0x3028>
   13e98:	ldr	r3, [r3]
   13e9c:	add	r3, r3, #1
   13ea0:	ldr	r2, [pc, #2136]	; 14700 <ftello64@plt+0x3028>
   13ea4:	str	r3, [r2]
   13ea8:	ldr	r3, [pc, #2128]	; 14700 <ftello64@plt+0x3028>
   13eac:	ldr	r2, [r3]
   13eb0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13eb4:	cmp	r2, r3
   13eb8:	bcs	13ef8 <ftello64@plt+0x2820>
   13ebc:	bl	11528 <__ctype_b_loc@plt>
   13ec0:	mov	r3, r0
   13ec4:	ldr	r4, [r3]
   13ec8:	ldr	r3, [pc, #2096]	; 14700 <ftello64@plt+0x3028>
   13ecc:	ldr	r3, [r3]
   13ed0:	ldrb	r3, [r3]
   13ed4:	mov	r0, r3
   13ed8:	bl	1180c <ftello64@plt+0x134>
   13edc:	mov	r3, r0
   13ee0:	lsl	r3, r3, #1
   13ee4:	add	r3, r4, r3
   13ee8:	ldrh	r3, [r3]
   13eec:	and	r3, r3, #8192	; 0x2000
   13ef0:	cmp	r3, #0
   13ef4:	bne	13e94 <ftello64@plt+0x27bc>
   13ef8:	ldr	r3, [pc, #2052]	; 14704 <ftello64@plt+0x302c>
   13efc:	ldr	r2, [r3]
   13f00:	ldr	r3, [pc, #2040]	; 14700 <ftello64@plt+0x3028>
   13f04:	ldr	r3, [r3, #4]
   13f08:	mov	r1, r3
   13f0c:	ldr	r3, [pc, #2028]	; 14700 <ftello64@plt+0x3028>
   13f10:	ldr	r3, [r3]
   13f14:	sub	r3, r1, r3
   13f18:	sub	r2, r2, r3
   13f1c:	ldr	r3, [pc, #2024]	; 1470c <ftello64@plt+0x3034>
   13f20:	ldr	r3, [r3]
   13f24:	sub	r3, r2, r3
   13f28:	str	r3, [fp, #-68]	; 0xffffffbc
   13f2c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   13f30:	cmp	r3, #0
   13f34:	ble	14208 <ftello64@plt+0x2b30>
   13f38:	ldr	r3, [pc, #1944]	; 146d8 <ftello64@plt+0x3000>
   13f3c:	ldr	r3, [r3, #4]
   13f40:	ldr	r2, [pc, #1992]	; 14710 <ftello64@plt+0x3038>
   13f44:	str	r3, [r2]
   13f48:	b	13f60 <ftello64@plt+0x2888>
   13f4c:	ldr	r3, [pc, #1980]	; 14710 <ftello64@plt+0x3038>
   13f50:	ldr	r3, [r3]
   13f54:	add	r3, r3, #1
   13f58:	ldr	r2, [pc, #1968]	; 14710 <ftello64@plt+0x3038>
   13f5c:	str	r3, [r2]
   13f60:	ldr	r3, [pc, #1960]	; 14710 <ftello64@plt+0x3038>
   13f64:	ldr	r2, [r3]
   13f68:	ldr	r3, [fp, #-52]	; 0xffffffcc
   13f6c:	cmp	r2, r3
   13f70:	bcs	13fb0 <ftello64@plt+0x28d8>
   13f74:	bl	11528 <__ctype_b_loc@plt>
   13f78:	mov	r3, r0
   13f7c:	ldr	r4, [r3]
   13f80:	ldr	r3, [pc, #1928]	; 14710 <ftello64@plt+0x3038>
   13f84:	ldr	r3, [r3]
   13f88:	ldrb	r3, [r3]
   13f8c:	mov	r0, r3
   13f90:	bl	1180c <ftello64@plt+0x134>
   13f94:	mov	r3, r0
   13f98:	lsl	r3, r3, #1
   13f9c:	add	r3, r4, r3
   13fa0:	ldrh	r3, [r3]
   13fa4:	and	r3, r3, #8192	; 0x2000
   13fa8:	cmp	r3, #0
   13fac:	bne	13f4c <ftello64@plt+0x2874>
   13fb0:	ldr	r3, [pc, #1880]	; 14710 <ftello64@plt+0x3038>
   13fb4:	ldr	r3, [r3]
   13fb8:	ldr	r2, [pc, #1872]	; 14710 <ftello64@plt+0x3038>
   13fbc:	str	r3, [r2, #4]
   13fc0:	ldr	r3, [pc, #1864]	; 14710 <ftello64@plt+0x3038>
   13fc4:	ldr	r3, [r3, #4]
   13fc8:	str	r3, [fp, #-16]
   13fcc:	b	140cc <ftello64@plt+0x29f4>
   13fd0:	ldr	r2, [pc, #1848]	; 14710 <ftello64@plt+0x3038>
   13fd4:	ldr	r3, [fp, #-16]
   13fd8:	str	r3, [r2, #4]
   13fdc:	ldr	r3, [pc, #1788]	; 146e0 <ftello64@plt+0x3008>
   13fe0:	ldr	r3, [r3]
   13fe4:	cmp	r3, #0
   13fe8:	beq	1404c <ftello64@plt+0x2974>
   13fec:	ldr	r2, [fp, #-44]	; 0xffffffd4
   13ff0:	ldr	r3, [fp, #-16]
   13ff4:	sub	r2, r2, r3
   13ff8:	mov	r3, #0
   13ffc:	str	r3, [sp]
   14000:	mov	r3, #0
   14004:	ldr	r1, [fp, #-16]
   14008:	ldr	r0, [pc, #1748]	; 146e4 <ftello64@plt+0x300c>
   1400c:	bl	28514 <ftello64@plt+0x16e3c>
   14010:	str	r0, [fp, #-72]	; 0xffffffb8
   14014:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14018:	cmn	r3, #2
   1401c:	bne	14024 <ftello64@plt+0x294c>
   14020:	bl	11a44 <ftello64@plt+0x36c>
   14024:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14028:	cmn	r3, #1
   1402c:	beq	14038 <ftello64@plt+0x2960>
   14030:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14034:	b	1403c <ftello64@plt+0x2964>
   14038:	mov	r3, #1
   1403c:	ldr	r2, [fp, #-16]
   14040:	add	r3, r2, r3
   14044:	str	r3, [fp, #-16]
   14048:	b	140cc <ftello64@plt+0x29f4>
   1404c:	ldr	r3, [fp, #-16]
   14050:	ldrb	r3, [r3]
   14054:	mov	r0, r3
   14058:	bl	1180c <ftello64@plt+0x134>
   1405c:	mov	r3, r0
   14060:	mov	r2, r3
   14064:	ldr	r3, [pc, #1660]	; 146e8 <ftello64@plt+0x3010>
   14068:	ldrb	r3, [r3, r2]
   1406c:	cmp	r3, #0
   14070:	beq	140c0 <ftello64@plt+0x29e8>
   14074:	b	14084 <ftello64@plt+0x29ac>
   14078:	ldr	r3, [fp, #-16]
   1407c:	add	r3, r3, #1
   14080:	str	r3, [fp, #-16]
   14084:	ldr	r2, [fp, #-16]
   14088:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1408c:	cmp	r2, r3
   14090:	bcs	140cc <ftello64@plt+0x29f4>
   14094:	ldr	r3, [fp, #-16]
   14098:	ldrb	r3, [r3]
   1409c:	mov	r0, r3
   140a0:	bl	1180c <ftello64@plt+0x134>
   140a4:	mov	r3, r0
   140a8:	mov	r2, r3
   140ac:	ldr	r3, [pc, #1588]	; 146e8 <ftello64@plt+0x3010>
   140b0:	ldrb	r3, [r3, r2]
   140b4:	cmp	r3, #0
   140b8:	bne	14078 <ftello64@plt+0x29a0>
   140bc:	b	140cc <ftello64@plt+0x29f4>
   140c0:	ldr	r3, [fp, #-16]
   140c4:	add	r3, r3, #1
   140c8:	str	r3, [fp, #-16]
   140cc:	ldr	r2, [fp, #-16]
   140d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   140d4:	cmp	r2, r3
   140d8:	bcs	140f8 <ftello64@plt+0x2a20>
   140dc:	ldr	r3, [pc, #1580]	; 14710 <ftello64@plt+0x3038>
   140e0:	ldr	r2, [r3]
   140e4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   140e8:	add	r2, r2, r3
   140ec:	ldr	r3, [fp, #-16]
   140f0:	cmp	r2, r3
   140f4:	bhi	13fd0 <ftello64@plt+0x28f8>
   140f8:	ldr	r3, [pc, #1552]	; 14710 <ftello64@plt+0x3038>
   140fc:	ldr	r2, [r3]
   14100:	ldr	r3, [fp, #-68]	; 0xffffffbc
   14104:	add	r2, r2, r3
   14108:	ldr	r3, [fp, #-16]
   1410c:	cmp	r2, r3
   14110:	bls	14120 <ftello64@plt+0x2a48>
   14114:	ldr	r2, [pc, #1524]	; 14710 <ftello64@plt+0x3038>
   14118:	ldr	r3, [fp, #-16]
   1411c:	str	r3, [r2, #4]
   14120:	ldr	r3, [pc, #1512]	; 14710 <ftello64@plt+0x3038>
   14124:	ldr	r2, [r3, #4]
   14128:	ldr	r3, [pc, #1504]	; 14710 <ftello64@plt+0x3038>
   1412c:	ldr	r3, [r3]
   14130:	cmp	r2, r3
   14134:	bls	14188 <ftello64@plt+0x2ab0>
   14138:	ldr	r3, [pc, #1460]	; 146f4 <ftello64@plt+0x301c>
   1413c:	mov	r2, #0
   14140:	strb	r2, [r3]
   14144:	ldr	r3, [pc, #1444]	; 146f0 <ftello64@plt+0x3018>
   14148:	ldr	r3, [r3]
   1414c:	cmp	r3, #0
   14150:	beq	14170 <ftello64@plt+0x2a98>
   14154:	ldr	r3, [pc, #1460]	; 14710 <ftello64@plt+0x3038>
   14158:	ldr	r2, [r3, #4]
   1415c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14160:	cmp	r2, r3
   14164:	bcs	14170 <ftello64@plt+0x2a98>
   14168:	mov	r3, #1
   1416c:	b	14174 <ftello64@plt+0x2a9c>
   14170:	mov	r3, #0
   14174:	and	r3, r3, #1
   14178:	uxtb	r2, r3
   1417c:	ldr	r3, [pc, #1424]	; 14714 <ftello64@plt+0x303c>
   14180:	strb	r2, [r3]
   14184:	b	141ac <ftello64@plt+0x2ad4>
   14188:	ldr	r3, [pc, #1412]	; 14714 <ftello64@plt+0x303c>
   1418c:	mov	r2, #0
   14190:	strb	r2, [r3]
   14194:	b	141ac <ftello64@plt+0x2ad4>
   14198:	ldr	r3, [pc, #1392]	; 14710 <ftello64@plt+0x3038>
   1419c:	ldr	r3, [r3, #4]
   141a0:	sub	r3, r3, #1
   141a4:	ldr	r2, [pc, #1380]	; 14710 <ftello64@plt+0x3038>
   141a8:	str	r3, [r2, #4]
   141ac:	ldr	r3, [pc, #1372]	; 14710 <ftello64@plt+0x3038>
   141b0:	ldr	r2, [r3, #4]
   141b4:	ldr	r3, [pc, #1364]	; 14710 <ftello64@plt+0x3038>
   141b8:	ldr	r3, [r3]
   141bc:	cmp	r2, r3
   141c0:	bls	1422c <ftello64@plt+0x2b54>
   141c4:	bl	11528 <__ctype_b_loc@plt>
   141c8:	mov	r3, r0
   141cc:	ldr	r4, [r3]
   141d0:	ldr	r3, [pc, #1336]	; 14710 <ftello64@plt+0x3038>
   141d4:	ldr	r3, [r3, #4]
   141d8:	sub	r3, r3, #1
   141dc:	ldrb	r3, [r3]
   141e0:	mov	r0, r3
   141e4:	bl	1180c <ftello64@plt+0x134>
   141e8:	mov	r3, r0
   141ec:	lsl	r3, r3, #1
   141f0:	add	r3, r4, r3
   141f4:	ldrh	r3, [r3]
   141f8:	and	r3, r3, #8192	; 0x2000
   141fc:	cmp	r3, #0
   14200:	bne	14198 <ftello64@plt+0x2ac0>
   14204:	b	1422c <ftello64@plt+0x2b54>
   14208:	ldr	r3, [pc, #1280]	; 14710 <ftello64@plt+0x3038>
   1420c:	mov	r2, #0
   14210:	str	r2, [r3]
   14214:	ldr	r3, [pc, #1268]	; 14710 <ftello64@plt+0x3038>
   14218:	mov	r2, #0
   1421c:	str	r2, [r3, #4]
   14220:	ldr	r3, [pc, #1260]	; 14714 <ftello64@plt+0x303c>
   14224:	mov	r2, #0
   14228:	strb	r2, [r3]
   1422c:	ldr	r3, [pc, #1208]	; 146ec <ftello64@plt+0x3014>
   14230:	ldr	r2, [r3]
   14234:	ldr	r3, [pc, #1180]	; 146d8 <ftello64@plt+0x3000>
   14238:	ldr	r3, [r3, #4]
   1423c:	mov	r1, r3
   14240:	ldr	r3, [pc, #1168]	; 146d8 <ftello64@plt+0x3000>
   14244:	ldr	r3, [r3]
   14248:	sub	r3, r1, r3
   1424c:	sub	r2, r2, r3
   14250:	ldr	r3, [pc, #1204]	; 1470c <ftello64@plt+0x3034>
   14254:	ldr	r3, [r3]
   14258:	sub	r3, r2, r3
   1425c:	str	r3, [fp, #-76]	; 0xffffffb4
   14260:	ldr	r3, [fp, #-76]	; 0xffffffb4
   14264:	cmp	r3, #0
   14268:	ble	14524 <ftello64@plt+0x2e4c>
   1426c:	ldr	r3, [pc, #1164]	; 14700 <ftello64@plt+0x3028>
   14270:	ldr	r3, [r3]
   14274:	ldr	r2, [pc, #1180]	; 14718 <ftello64@plt+0x3040>
   14278:	str	r3, [r2, #4]
   1427c:	b	14294 <ftello64@plt+0x2bbc>
   14280:	ldr	r3, [pc, #1168]	; 14718 <ftello64@plt+0x3040>
   14284:	ldr	r3, [r3, #4]
   14288:	sub	r3, r3, #1
   1428c:	ldr	r2, [pc, #1156]	; 14718 <ftello64@plt+0x3040>
   14290:	str	r3, [r2, #4]
   14294:	ldr	r3, [pc, #1148]	; 14718 <ftello64@plt+0x3040>
   14298:	ldr	r2, [r3, #4]
   1429c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   142a0:	cmp	r2, r3
   142a4:	bls	142e8 <ftello64@plt+0x2c10>
   142a8:	bl	11528 <__ctype_b_loc@plt>
   142ac:	mov	r3, r0
   142b0:	ldr	r4, [r3]
   142b4:	ldr	r3, [pc, #1116]	; 14718 <ftello64@plt+0x3040>
   142b8:	ldr	r3, [r3, #4]
   142bc:	sub	r3, r3, #1
   142c0:	ldrb	r3, [r3]
   142c4:	mov	r0, r3
   142c8:	bl	1180c <ftello64@plt+0x134>
   142cc:	mov	r3, r0
   142d0:	lsl	r3, r3, #1
   142d4:	add	r3, r4, r3
   142d8:	ldrh	r3, [r3]
   142dc:	and	r3, r3, #8192	; 0x2000
   142e0:	cmp	r3, #0
   142e4:	bne	14280 <ftello64@plt+0x2ba8>
   142e8:	ldr	r2, [pc, #1064]	; 14718 <ftello64@plt+0x3040>
   142ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   142f0:	str	r3, [r2]
   142f4:	b	14420 <ftello64@plt+0x2d48>
   142f8:	ldr	r3, [pc, #992]	; 146e0 <ftello64@plt+0x3008>
   142fc:	ldr	r3, [r3]
   14300:	cmp	r3, #0
   14304:	beq	14380 <ftello64@plt+0x2ca8>
   14308:	ldr	r3, [pc, #1032]	; 14718 <ftello64@plt+0x3040>
   1430c:	ldr	r1, [r3]
   14310:	ldr	r3, [pc, #1024]	; 14718 <ftello64@plt+0x3040>
   14314:	ldr	r3, [r3, #4]
   14318:	mov	r2, r3
   1431c:	ldr	r3, [pc, #1012]	; 14718 <ftello64@plt+0x3040>
   14320:	ldr	r3, [r3]
   14324:	sub	r2, r2, r3
   14328:	mov	r3, #0
   1432c:	str	r3, [sp]
   14330:	mov	r3, #0
   14334:	ldr	r0, [pc, #936]	; 146e4 <ftello64@plt+0x300c>
   14338:	bl	28514 <ftello64@plt+0x16e3c>
   1433c:	str	r0, [fp, #-80]	; 0xffffffb0
   14340:	ldr	r3, [fp, #-80]	; 0xffffffb0
   14344:	cmn	r3, #2
   14348:	bne	14350 <ftello64@plt+0x2c78>
   1434c:	bl	11a44 <ftello64@plt+0x36c>
   14350:	ldr	r3, [pc, #960]	; 14718 <ftello64@plt+0x3040>
   14354:	ldr	r2, [r3]
   14358:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1435c:	cmn	r3, #1
   14360:	beq	1436c <ftello64@plt+0x2c94>
   14364:	ldr	r3, [fp, #-80]	; 0xffffffb0
   14368:	b	14370 <ftello64@plt+0x2c98>
   1436c:	mov	r3, #1
   14370:	add	r3, r2, r3
   14374:	ldr	r2, [pc, #924]	; 14718 <ftello64@plt+0x3040>
   14378:	str	r3, [r2]
   1437c:	b	14420 <ftello64@plt+0x2d48>
   14380:	ldr	r3, [pc, #912]	; 14718 <ftello64@plt+0x3040>
   14384:	ldr	r3, [r3]
   14388:	ldrb	r3, [r3]
   1438c:	mov	r0, r3
   14390:	bl	1180c <ftello64@plt+0x134>
   14394:	mov	r3, r0
   14398:	mov	r2, r3
   1439c:	ldr	r3, [pc, #836]	; 146e8 <ftello64@plt+0x3010>
   143a0:	ldrb	r3, [r3, r2]
   143a4:	cmp	r3, #0
   143a8:	beq	1440c <ftello64@plt+0x2d34>
   143ac:	b	143c4 <ftello64@plt+0x2cec>
   143b0:	ldr	r3, [pc, #864]	; 14718 <ftello64@plt+0x3040>
   143b4:	ldr	r3, [r3]
   143b8:	add	r3, r3, #1
   143bc:	ldr	r2, [pc, #852]	; 14718 <ftello64@plt+0x3040>
   143c0:	str	r3, [r2]
   143c4:	ldr	r3, [pc, #844]	; 14718 <ftello64@plt+0x3040>
   143c8:	ldr	r2, [r3]
   143cc:	ldr	r3, [pc, #836]	; 14718 <ftello64@plt+0x3040>
   143d0:	ldr	r3, [r3, #4]
   143d4:	cmp	r2, r3
   143d8:	bcs	14420 <ftello64@plt+0x2d48>
   143dc:	ldr	r3, [pc, #820]	; 14718 <ftello64@plt+0x3040>
   143e0:	ldr	r3, [r3]
   143e4:	ldrb	r3, [r3]
   143e8:	mov	r0, r3
   143ec:	bl	1180c <ftello64@plt+0x134>
   143f0:	mov	r3, r0
   143f4:	mov	r2, r3
   143f8:	ldr	r3, [pc, #744]	; 146e8 <ftello64@plt+0x3010>
   143fc:	ldrb	r3, [r3, r2]
   14400:	cmp	r3, #0
   14404:	bne	143b0 <ftello64@plt+0x2cd8>
   14408:	b	14420 <ftello64@plt+0x2d48>
   1440c:	ldr	r3, [pc, #772]	; 14718 <ftello64@plt+0x3040>
   14410:	ldr	r3, [r3]
   14414:	add	r3, r3, #1
   14418:	ldr	r2, [pc, #760]	; 14718 <ftello64@plt+0x3040>
   1441c:	str	r3, [r2]
   14420:	ldr	r3, [pc, #752]	; 14718 <ftello64@plt+0x3040>
   14424:	ldr	r2, [r3]
   14428:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1442c:	add	r2, r2, r3
   14430:	ldr	r3, [pc, #736]	; 14718 <ftello64@plt+0x3040>
   14434:	ldr	r3, [r3, #4]
   14438:	cmp	r2, r3
   1443c:	bcc	142f8 <ftello64@plt+0x2c20>
   14440:	ldr	r3, [pc, #720]	; 14718 <ftello64@plt+0x3040>
   14444:	ldr	r2, [r3, #4]
   14448:	ldr	r3, [pc, #712]	; 14718 <ftello64@plt+0x3040>
   1444c:	ldr	r3, [r3]
   14450:	cmp	r2, r3
   14454:	bls	144a8 <ftello64@plt+0x2dd0>
   14458:	ldr	r3, [pc, #680]	; 14708 <ftello64@plt+0x3030>
   1445c:	mov	r2, #0
   14460:	strb	r2, [r3]
   14464:	ldr	r3, [pc, #644]	; 146f0 <ftello64@plt+0x3018>
   14468:	ldr	r3, [r3]
   1446c:	cmp	r3, #0
   14470:	beq	14490 <ftello64@plt+0x2db8>
   14474:	ldr	r3, [pc, #668]	; 14718 <ftello64@plt+0x3040>
   14478:	ldr	r2, [r3]
   1447c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   14480:	cmp	r2, r3
   14484:	bls	14490 <ftello64@plt+0x2db8>
   14488:	mov	r3, #1
   1448c:	b	14494 <ftello64@plt+0x2dbc>
   14490:	mov	r3, #0
   14494:	and	r3, r3, #1
   14498:	uxtb	r2, r3
   1449c:	ldr	r3, [pc, #632]	; 1471c <ftello64@plt+0x3044>
   144a0:	strb	r2, [r3]
   144a4:	b	144cc <ftello64@plt+0x2df4>
   144a8:	ldr	r3, [pc, #620]	; 1471c <ftello64@plt+0x3044>
   144ac:	mov	r2, #0
   144b0:	strb	r2, [r3]
   144b4:	b	144cc <ftello64@plt+0x2df4>
   144b8:	ldr	r3, [pc, #600]	; 14718 <ftello64@plt+0x3040>
   144bc:	ldr	r3, [r3]
   144c0:	add	r3, r3, #1
   144c4:	ldr	r2, [pc, #588]	; 14718 <ftello64@plt+0x3040>
   144c8:	str	r3, [r2]
   144cc:	ldr	r3, [pc, #580]	; 14718 <ftello64@plt+0x3040>
   144d0:	ldr	r2, [r3]
   144d4:	ldr	r3, [pc, #572]	; 14718 <ftello64@plt+0x3040>
   144d8:	ldr	r3, [r3, #4]
   144dc:	cmp	r2, r3
   144e0:	bcs	14548 <ftello64@plt+0x2e70>
   144e4:	bl	11528 <__ctype_b_loc@plt>
   144e8:	mov	r3, r0
   144ec:	ldr	r4, [r3]
   144f0:	ldr	r3, [pc, #544]	; 14718 <ftello64@plt+0x3040>
   144f4:	ldr	r3, [r3]
   144f8:	ldrb	r3, [r3]
   144fc:	mov	r0, r3
   14500:	bl	1180c <ftello64@plt+0x134>
   14504:	mov	r3, r0
   14508:	lsl	r3, r3, #1
   1450c:	add	r3, r4, r3
   14510:	ldrh	r3, [r3]
   14514:	and	r3, r3, #8192	; 0x2000
   14518:	cmp	r3, #0
   1451c:	bne	144b8 <ftello64@plt+0x2de0>
   14520:	b	14548 <ftello64@plt+0x2e70>
   14524:	ldr	r3, [pc, #492]	; 14718 <ftello64@plt+0x3040>
   14528:	mov	r2, #0
   1452c:	str	r2, [r3]
   14530:	ldr	r3, [pc, #480]	; 14718 <ftello64@plt+0x3040>
   14534:	mov	r2, #0
   14538:	str	r2, [r3, #4]
   1453c:	ldr	r3, [pc, #472]	; 1471c <ftello64@plt+0x3044>
   14540:	mov	r2, #0
   14544:	strb	r2, [r3]
   14548:	ldr	r3, [pc, #464]	; 14720 <ftello64@plt+0x3048>
   1454c:	ldrb	r3, [r3]
   14550:	cmp	r3, #0
   14554:	beq	14624 <ftello64@plt+0x2f4c>
   14558:	ldr	r3, [pc, #452]	; 14724 <ftello64@plt+0x304c>
   1455c:	ldr	r2, [r3]
   14560:	ldr	r3, [fp, #-88]	; 0xffffffa8
   14564:	ldr	r3, [r3, #24]
   14568:	lsl	r3, r3, #2
   1456c:	add	r3, r2, r3
   14570:	ldr	r3, [r3]
   14574:	str	r3, [fp, #-24]	; 0xffffffe8
   14578:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1457c:	cmp	r3, #0
   14580:	bne	1458c <ftello64@plt+0x2eb4>
   14584:	ldr	r3, [pc, #412]	; 14728 <ftello64@plt+0x3050>
   14588:	str	r3, [fp, #-24]	; 0xffffffe8
   1458c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   14590:	ldrd	r2, [r3, #16]
   14594:	adds	r2, r2, #1
   14598:	adc	r3, r3, #0
   1459c:	strd	r2, [fp, #-36]	; 0xffffffdc
   145a0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   145a4:	ldr	r3, [r3, #24]
   145a8:	cmp	r3, #0
   145ac:	ble	145e0 <ftello64@plt+0x2f08>
   145b0:	ldr	r3, [pc, #372]	; 1472c <ftello64@plt+0x3054>
   145b4:	ldr	r2, [r3]
   145b8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   145bc:	ldr	r3, [r3, #24]
   145c0:	sub	r3, r3, #-536870911	; 0xe0000001
   145c4:	lsl	r3, r3, #3
   145c8:	add	r3, r2, r3
   145cc:	ldrd	r2, [r3]
   145d0:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   145d4:	subs	r2, r0, r2
   145d8:	sbc	r3, r1, r3
   145dc:	strd	r2, [fp, #-36]	; 0xffffffdc
   145e0:	ldr	r3, [pc, #328]	; 14730 <ftello64@plt+0x3058>
   145e4:	ldr	r3, [r3]
   145e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   145ec:	mov	r0, r3
   145f0:	bl	113fc <stpcpy@plt>
   145f4:	str	r0, [fp, #-84]	; 0xffffffac
   145f8:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   145fc:	ldr	r1, [pc, #304]	; 14734 <ftello64@plt+0x305c>
   14600:	ldr	r0, [fp, #-84]	; 0xffffffac
   14604:	bl	1163c <sprintf@plt>
   14608:	mov	r3, r0
   1460c:	mov	r2, r3
   14610:	ldr	r3, [fp, #-84]	; 0xffffffac
   14614:	add	r3, r3, r2
   14618:	ldr	r2, [pc, #272]	; 14730 <ftello64@plt+0x3058>
   1461c:	str	r3, [r2, #4]
   14620:	b	146cc <ftello64@plt+0x2ff4>
   14624:	ldr	r3, [pc, #268]	; 14738 <ftello64@plt+0x3060>
   14628:	ldrb	r3, [r3]
   1462c:	cmp	r3, #0
   14630:	beq	146cc <ftello64@plt+0x2ff4>
   14634:	ldr	r3, [pc, #156]	; 146d8 <ftello64@plt+0x3000>
   14638:	ldr	r1, [r3]
   1463c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   14640:	ldrd	r2, [r3, #16]
   14644:	mov	r3, r2
   14648:	add	r3, r1, r3
   1464c:	ldr	r2, [pc, #220]	; 14730 <ftello64@plt+0x3058>
   14650:	str	r3, [r2]
   14654:	ldr	r3, [pc, #212]	; 14730 <ftello64@plt+0x3058>
   14658:	ldr	r3, [r3]
   1465c:	ldr	r2, [pc, #204]	; 14730 <ftello64@plt+0x3058>
   14660:	str	r3, [r2, #4]
   14664:	b	1467c <ftello64@plt+0x2fa4>
   14668:	ldr	r3, [pc, #192]	; 14730 <ftello64@plt+0x3058>
   1466c:	ldr	r3, [r3, #4]
   14670:	add	r3, r3, #1
   14674:	ldr	r2, [pc, #180]	; 14730 <ftello64@plt+0x3058>
   14678:	str	r3, [r2, #4]
   1467c:	ldr	r3, [pc, #172]	; 14730 <ftello64@plt+0x3058>
   14680:	ldr	r2, [r3, #4]
   14684:	ldr	r3, [fp, #-44]	; 0xffffffd4
   14688:	cmp	r2, r3
   1468c:	bcs	146cc <ftello64@plt+0x2ff4>
   14690:	bl	11528 <__ctype_b_loc@plt>
   14694:	mov	r3, r0
   14698:	ldr	r4, [r3]
   1469c:	ldr	r3, [pc, #140]	; 14730 <ftello64@plt+0x3058>
   146a0:	ldr	r3, [r3, #4]
   146a4:	ldrb	r3, [r3]
   146a8:	mov	r0, r3
   146ac:	bl	1180c <ftello64@plt+0x134>
   146b0:	mov	r3, r0
   146b4:	lsl	r3, r3, #1
   146b8:	add	r3, r4, r3
   146bc:	ldrh	r3, [r3]
   146c0:	and	r3, r3, #8192	; 0x2000
   146c4:	cmp	r3, #0
   146c8:	beq	14668 <ftello64@plt+0x2f90>
   146cc:	nop			; (mov r0, r0)
   146d0:	sub	sp, fp, #8
   146d4:	pop	{r4, fp, pc}
   146d8:	andeq	fp, r4, r8, ror #15
   146dc:			; <UNDEFINED> instruction: 0x0004b6b0
   146e0:	andeq	fp, r4, ip, lsr r3
   146e4:	andeq	fp, r4, r0, asr #6
   146e8:	andeq	fp, r4, r8, ror r5
   146ec:	andeq	fp, r4, r8, asr #15
   146f0:	andeq	fp, r4, r4, lsl #3
   146f4:	strdeq	fp, [r4], -r0
   146f8:	andeq	fp, r4, r0, asr #15
   146fc:	andeq	fp, r4, r8, ror r6
   14700:	ldrdeq	fp, [r4], -ip
   14704:	andeq	fp, r4, r4, asr #15
   14708:	andeq	fp, r4, r4, ror #15
   1470c:	andeq	fp, r4, r0, lsl #3
   14710:	ldrdeq	fp, [r4], -r0
   14714:	ldrdeq	fp, [r4], -r8
   14718:	strdeq	fp, [r4], -r4
   1471c:	strdeq	fp, [r4], -ip
   14720:	andeq	fp, r4, r0, lsl #4
   14724:	andeq	fp, r4, r8, lsr #13
   14728:	andeq	r9, r3, r4, ror #9
   1472c:	andeq	fp, r4, ip, lsr #13
   14730:	andeq	fp, r4, r0, lsl #16
   14734:	andeq	r9, r3, ip, ror #12
   14738:	andeq	fp, r4, r1, lsl #4
   1473c:	push	{fp, lr}
   14740:	add	fp, sp, #4
   14744:	ldr	r3, [pc, #432]	; 148fc <ftello64@plt+0x3224>
   14748:	ldr	r3, [r3]
   1474c:	mov	r1, r3
   14750:	ldr	r0, [pc, #424]	; 14900 <ftello64@plt+0x3228>
   14754:	bl	1133c <printf@plt>
   14758:	ldr	r3, [pc, #420]	; 14904 <ftello64@plt+0x322c>
   1475c:	ldm	r3, {r0, r1}
   14760:	bl	13228 <ftello64@plt+0x1b50>
   14764:	ldr	r3, [pc, #412]	; 14908 <ftello64@plt+0x3230>
   14768:	ldrb	r3, [r3]
   1476c:	cmp	r3, #0
   14770:	beq	14790 <ftello64@plt+0x30b8>
   14774:	ldr	r3, [pc, #400]	; 1490c <ftello64@plt+0x3234>
   14778:	ldr	r2, [r3]
   1477c:	ldr	r3, [pc, #396]	; 14910 <ftello64@plt+0x3238>
   14780:	ldr	r3, [r3]
   14784:	mov	r1, r3
   14788:	mov	r0, r2
   1478c:	bl	112dc <fputs_unlocked@plt>
   14790:	mov	r0, #34	; 0x22
   14794:	bl	116b4 <putchar_unlocked@plt>
   14798:	ldr	r3, [pc, #368]	; 14910 <ftello64@plt+0x3238>
   1479c:	ldr	r3, [r3]
   147a0:	mov	r2, #2
   147a4:	mov	r1, #1
   147a8:	ldr	r0, [pc, #356]	; 14914 <ftello64@plt+0x323c>
   147ac:	bl	113e4 <fwrite_unlocked@plt>
   147b0:	ldr	r3, [pc, #352]	; 14918 <ftello64@plt+0x3240>
   147b4:	ldrb	r3, [r3]
   147b8:	cmp	r3, #0
   147bc:	beq	147dc <ftello64@plt+0x3104>
   147c0:	ldr	r3, [pc, #324]	; 1490c <ftello64@plt+0x3234>
   147c4:	ldr	r2, [r3]
   147c8:	ldr	r3, [pc, #320]	; 14910 <ftello64@plt+0x3238>
   147cc:	ldr	r3, [r3]
   147d0:	mov	r1, r3
   147d4:	mov	r0, r2
   147d8:	bl	112dc <fputs_unlocked@plt>
   147dc:	ldr	r3, [pc, #312]	; 1491c <ftello64@plt+0x3244>
   147e0:	ldm	r3, {r0, r1}
   147e4:	bl	13228 <ftello64@plt+0x1b50>
   147e8:	mov	r0, #34	; 0x22
   147ec:	bl	116b4 <putchar_unlocked@plt>
   147f0:	ldr	r3, [pc, #280]	; 14910 <ftello64@plt+0x3238>
   147f4:	ldr	r3, [r3]
   147f8:	mov	r2, #2
   147fc:	mov	r1, #1
   14800:	ldr	r0, [pc, #268]	; 14914 <ftello64@plt+0x323c>
   14804:	bl	113e4 <fwrite_unlocked@plt>
   14808:	ldr	r3, [pc, #272]	; 14920 <ftello64@plt+0x3248>
   1480c:	ldm	r3, {r0, r1}
   14810:	bl	13228 <ftello64@plt+0x1b50>
   14814:	ldr	r3, [pc, #264]	; 14924 <ftello64@plt+0x324c>
   14818:	ldrb	r3, [r3]
   1481c:	cmp	r3, #0
   14820:	beq	14840 <ftello64@plt+0x3168>
   14824:	ldr	r3, [pc, #224]	; 1490c <ftello64@plt+0x3234>
   14828:	ldr	r2, [r3]
   1482c:	ldr	r3, [pc, #220]	; 14910 <ftello64@plt+0x3238>
   14830:	ldr	r3, [r3]
   14834:	mov	r1, r3
   14838:	mov	r0, r2
   1483c:	bl	112dc <fputs_unlocked@plt>
   14840:	mov	r0, #34	; 0x22
   14844:	bl	116b4 <putchar_unlocked@plt>
   14848:	ldr	r3, [pc, #192]	; 14910 <ftello64@plt+0x3238>
   1484c:	ldr	r3, [r3]
   14850:	mov	r2, #2
   14854:	mov	r1, #1
   14858:	ldr	r0, [pc, #180]	; 14914 <ftello64@plt+0x323c>
   1485c:	bl	113e4 <fwrite_unlocked@plt>
   14860:	ldr	r3, [pc, #192]	; 14928 <ftello64@plt+0x3250>
   14864:	ldrb	r3, [r3]
   14868:	cmp	r3, #0
   1486c:	beq	1488c <ftello64@plt+0x31b4>
   14870:	ldr	r3, [pc, #148]	; 1490c <ftello64@plt+0x3234>
   14874:	ldr	r2, [r3]
   14878:	ldr	r3, [pc, #144]	; 14910 <ftello64@plt+0x3238>
   1487c:	ldr	r3, [r3]
   14880:	mov	r1, r3
   14884:	mov	r0, r2
   14888:	bl	112dc <fputs_unlocked@plt>
   1488c:	ldr	r3, [pc, #152]	; 1492c <ftello64@plt+0x3254>
   14890:	ldm	r3, {r0, r1}
   14894:	bl	13228 <ftello64@plt+0x1b50>
   14898:	mov	r0, #34	; 0x22
   1489c:	bl	116b4 <putchar_unlocked@plt>
   148a0:	ldr	r3, [pc, #136]	; 14930 <ftello64@plt+0x3258>
   148a4:	ldrb	r3, [r3]
   148a8:	cmp	r3, #0
   148ac:	bne	148c0 <ftello64@plt+0x31e8>
   148b0:	ldr	r3, [pc, #124]	; 14934 <ftello64@plt+0x325c>
   148b4:	ldrb	r3, [r3]
   148b8:	cmp	r3, #0
   148bc:	beq	148ec <ftello64@plt+0x3214>
   148c0:	ldr	r3, [pc, #72]	; 14910 <ftello64@plt+0x3238>
   148c4:	ldr	r3, [r3]
   148c8:	mov	r2, #2
   148cc:	mov	r1, #1
   148d0:	ldr	r0, [pc, #60]	; 14914 <ftello64@plt+0x323c>
   148d4:	bl	113e4 <fwrite_unlocked@plt>
   148d8:	ldr	r3, [pc, #88]	; 14938 <ftello64@plt+0x3260>
   148dc:	ldm	r3, {r0, r1}
   148e0:	bl	13228 <ftello64@plt+0x1b50>
   148e4:	mov	r0, #34	; 0x22
   148e8:	bl	116b4 <putchar_unlocked@plt>
   148ec:	mov	r0, #10
   148f0:	bl	116b4 <putchar_unlocked@plt>
   148f4:	nop			; (mov r0, r0)
   148f8:	pop	{fp, pc}
   148fc:	andeq	fp, r4, r8, lsl #3
   14900:	andeq	r9, r3, r4, ror r6
   14904:	ldrdeq	fp, [r4], -r0
   14908:	ldrdeq	fp, [r4], -r8
   1490c:	andeq	fp, r4, r4, lsl #3
   14910:	strdeq	fp, [r4], -r4
   14914:	andeq	r9, r3, ip, ror r6
   14918:	andeq	fp, r4, r4, ror #15
   1491c:	ldrdeq	fp, [r4], -ip
   14920:	andeq	fp, r4, r8, ror #15
   14924:	strdeq	fp, [r4], -r0
   14928:	strdeq	fp, [r4], -ip
   1492c:	strdeq	fp, [r4], -r4
   14930:	andeq	fp, r4, r0, lsl #4
   14934:	andeq	fp, r4, r1, lsl #4
   14938:	andeq	fp, r4, r0, lsl #16
   1493c:	push	{fp, lr}
   14940:	add	fp, sp, #4
   14944:	sub	sp, sp, #32
   14948:	ldr	r3, [pc, #568]	; 14b88 <ftello64@plt+0x34b0>
   1494c:	ldr	r3, [r3]
   14950:	mov	r1, r3
   14954:	ldr	r0, [pc, #560]	; 14b8c <ftello64@plt+0x34b4>
   14958:	bl	1133c <printf@plt>
   1495c:	mov	r0, #123	; 0x7b
   14960:	bl	116b4 <putchar_unlocked@plt>
   14964:	ldr	r3, [pc, #548]	; 14b90 <ftello64@plt+0x34b8>
   14968:	ldm	r3, {r0, r1}
   1496c:	bl	13228 <ftello64@plt+0x1b50>
   14970:	ldr	r3, [pc, #540]	; 14b94 <ftello64@plt+0x34bc>
   14974:	ldr	r3, [r3]
   14978:	mov	r2, #2
   1497c:	mov	r1, #1
   14980:	ldr	r0, [pc, #528]	; 14b98 <ftello64@plt+0x34c0>
   14984:	bl	113e4 <fwrite_unlocked@plt>
   14988:	ldr	r3, [pc, #524]	; 14b9c <ftello64@plt+0x34c4>
   1498c:	ldm	r3, {r0, r1}
   14990:	bl	13228 <ftello64@plt+0x1b50>
   14994:	ldr	r3, [pc, #504]	; 14b94 <ftello64@plt+0x34bc>
   14998:	ldr	r3, [r3]
   1499c:	mov	r2, #2
   149a0:	mov	r1, #1
   149a4:	ldr	r0, [pc, #492]	; 14b98 <ftello64@plt+0x34c0>
   149a8:	bl	113e4 <fwrite_unlocked@plt>
   149ac:	ldr	r3, [pc, #492]	; 14ba0 <ftello64@plt+0x34c8>
   149b0:	ldr	r3, [r3]
   149b4:	str	r3, [fp, #-20]	; 0xffffffec
   149b8:	ldr	r3, [pc, #480]	; 14ba0 <ftello64@plt+0x34c8>
   149bc:	ldr	r3, [r3, #4]
   149c0:	str	r3, [fp, #-24]	; 0xffffffe8
   149c4:	ldr	r3, [pc, #468]	; 14ba0 <ftello64@plt+0x34c8>
   149c8:	ldr	r3, [r3]
   149cc:	str	r3, [fp, #-8]
   149d0:	ldr	r3, [pc, #460]	; 14ba4 <ftello64@plt+0x34cc>
   149d4:	ldr	r3, [r3]
   149d8:	cmp	r3, #0
   149dc:	beq	14a48 <ftello64@plt+0x3370>
   149e0:	ldr	r3, [pc, #440]	; 14ba0 <ftello64@plt+0x34c8>
   149e4:	ldr	r3, [r3, #4]
   149e8:	mov	r2, r3
   149ec:	ldr	r3, [fp, #-8]
   149f0:	sub	r2, r2, r3
   149f4:	mov	r3, #0
   149f8:	str	r3, [sp]
   149fc:	mov	r3, #0
   14a00:	ldr	r1, [fp, #-8]
   14a04:	ldr	r0, [pc, #412]	; 14ba8 <ftello64@plt+0x34d0>
   14a08:	bl	28514 <ftello64@plt+0x16e3c>
   14a0c:	str	r0, [fp, #-12]
   14a10:	ldr	r3, [fp, #-12]
   14a14:	cmn	r3, #2
   14a18:	bne	14a20 <ftello64@plt+0x3348>
   14a1c:	bl	11a44 <ftello64@plt+0x36c>
   14a20:	ldr	r3, [fp, #-12]
   14a24:	cmn	r3, #1
   14a28:	beq	14a34 <ftello64@plt+0x335c>
   14a2c:	ldr	r3, [fp, #-12]
   14a30:	b	14a38 <ftello64@plt+0x3360>
   14a34:	mov	r3, #1
   14a38:	ldr	r2, [fp, #-8]
   14a3c:	add	r3, r2, r3
   14a40:	str	r3, [fp, #-8]
   14a44:	b	14acc <ftello64@plt+0x33f4>
   14a48:	ldr	r3, [fp, #-8]
   14a4c:	ldrb	r3, [r3]
   14a50:	mov	r0, r3
   14a54:	bl	1180c <ftello64@plt+0x134>
   14a58:	mov	r3, r0
   14a5c:	mov	r2, r3
   14a60:	ldr	r3, [pc, #324]	; 14bac <ftello64@plt+0x34d4>
   14a64:	ldrb	r3, [r3, r2]
   14a68:	cmp	r3, #0
   14a6c:	beq	14ac0 <ftello64@plt+0x33e8>
   14a70:	b	14a80 <ftello64@plt+0x33a8>
   14a74:	ldr	r3, [fp, #-8]
   14a78:	add	r3, r3, #1
   14a7c:	str	r3, [fp, #-8]
   14a80:	ldr	r3, [pc, #280]	; 14ba0 <ftello64@plt+0x34c8>
   14a84:	ldr	r2, [r3, #4]
   14a88:	ldr	r3, [fp, #-8]
   14a8c:	cmp	r2, r3
   14a90:	bls	14acc <ftello64@plt+0x33f4>
   14a94:	ldr	r3, [fp, #-8]
   14a98:	ldrb	r3, [r3]
   14a9c:	mov	r0, r3
   14aa0:	bl	1180c <ftello64@plt+0x134>
   14aa4:	mov	r3, r0
   14aa8:	mov	r2, r3
   14aac:	ldr	r3, [pc, #248]	; 14bac <ftello64@plt+0x34d4>
   14ab0:	ldrb	r3, [r3, r2]
   14ab4:	cmp	r3, #0
   14ab8:	bne	14a74 <ftello64@plt+0x339c>
   14abc:	b	14acc <ftello64@plt+0x33f4>
   14ac0:	ldr	r3, [fp, #-8]
   14ac4:	add	r3, r3, #1
   14ac8:	str	r3, [fp, #-8]
   14acc:	ldr	r3, [fp, #-8]
   14ad0:	str	r3, [fp, #-16]
   14ad4:	ldr	r3, [fp, #-8]
   14ad8:	str	r3, [fp, #-28]	; 0xffffffe4
   14adc:	sub	r3, fp, #20
   14ae0:	ldm	r3, {r0, r1}
   14ae4:	bl	13228 <ftello64@plt+0x1b50>
   14ae8:	ldr	r3, [pc, #164]	; 14b94 <ftello64@plt+0x34bc>
   14aec:	ldr	r3, [r3]
   14af0:	mov	r2, #2
   14af4:	mov	r1, #1
   14af8:	ldr	r0, [pc, #152]	; 14b98 <ftello64@plt+0x34c0>
   14afc:	bl	113e4 <fwrite_unlocked@plt>
   14b00:	sub	r3, fp, #28
   14b04:	ldm	r3, {r0, r1}
   14b08:	bl	13228 <ftello64@plt+0x1b50>
   14b0c:	ldr	r3, [pc, #128]	; 14b94 <ftello64@plt+0x34bc>
   14b10:	ldr	r3, [r3]
   14b14:	mov	r2, #2
   14b18:	mov	r1, #1
   14b1c:	ldr	r0, [pc, #116]	; 14b98 <ftello64@plt+0x34c0>
   14b20:	bl	113e4 <fwrite_unlocked@plt>
   14b24:	ldr	r3, [pc, #132]	; 14bb0 <ftello64@plt+0x34d8>
   14b28:	ldm	r3, {r0, r1}
   14b2c:	bl	13228 <ftello64@plt+0x1b50>
   14b30:	mov	r0, #125	; 0x7d
   14b34:	bl	116b4 <putchar_unlocked@plt>
   14b38:	ldr	r3, [pc, #116]	; 14bb4 <ftello64@plt+0x34dc>
   14b3c:	ldrb	r3, [r3]
   14b40:	cmp	r3, #0
   14b44:	bne	14b58 <ftello64@plt+0x3480>
   14b48:	ldr	r3, [pc, #104]	; 14bb8 <ftello64@plt+0x34e0>
   14b4c:	ldrb	r3, [r3]
   14b50:	cmp	r3, #0
   14b54:	beq	14b74 <ftello64@plt+0x349c>
   14b58:	mov	r0, #123	; 0x7b
   14b5c:	bl	116b4 <putchar_unlocked@plt>
   14b60:	ldr	r3, [pc, #84]	; 14bbc <ftello64@plt+0x34e4>
   14b64:	ldm	r3, {r0, r1}
   14b68:	bl	13228 <ftello64@plt+0x1b50>
   14b6c:	mov	r0, #125	; 0x7d
   14b70:	bl	116b4 <putchar_unlocked@plt>
   14b74:	mov	r0, #10
   14b78:	bl	116b4 <putchar_unlocked@plt>
   14b7c:	nop			; (mov r0, r0)
   14b80:	sub	sp, fp, #4
   14b84:	pop	{fp, pc}
   14b88:	andeq	fp, r4, r8, lsl #3
   14b8c:	andeq	r9, r3, r0, lsl #13
   14b90:	ldrdeq	fp, [r4], -r0
   14b94:	strdeq	fp, [r4], -r4
   14b98:	andeq	r9, r3, r8, lsl #13
   14b9c:	ldrdeq	fp, [r4], -ip
   14ba0:	andeq	fp, r4, r8, ror #15
   14ba4:	andeq	fp, r4, ip, lsr r3
   14ba8:	andeq	fp, r4, r0, asr #6
   14bac:	andeq	fp, r4, r8, ror r5
   14bb0:	strdeq	fp, [r4], -r4
   14bb4:	andeq	fp, r4, r0, lsl #4
   14bb8:	andeq	fp, r4, r1, lsl #4
   14bbc:	andeq	fp, r4, r0, lsl #16
   14bc0:	push	{fp, lr}
   14bc4:	add	fp, sp, #4
   14bc8:	ldr	r3, [pc, #1092]	; 15014 <ftello64@plt+0x393c>
   14bcc:	ldrb	r3, [r3]
   14bd0:	eor	r3, r3, #1
   14bd4:	uxtb	r3, r3
   14bd8:	cmp	r3, #0
   14bdc:	beq	14c88 <ftello64@plt+0x35b0>
   14be0:	ldr	r3, [pc, #1072]	; 15018 <ftello64@plt+0x3940>
   14be4:	ldrb	r3, [r3]
   14be8:	cmp	r3, #0
   14bec:	beq	14c44 <ftello64@plt+0x356c>
   14bf0:	ldr	r3, [pc, #1060]	; 1501c <ftello64@plt+0x3944>
   14bf4:	ldm	r3, {r0, r1}
   14bf8:	bl	13228 <ftello64@plt+0x1b50>
   14bfc:	mov	r0, #58	; 0x3a
   14c00:	bl	116b4 <putchar_unlocked@plt>
   14c04:	ldr	r3, [pc, #1044]	; 15020 <ftello64@plt+0x3948>
   14c08:	ldr	r2, [r3]
   14c0c:	ldr	r3, [pc, #1040]	; 15024 <ftello64@plt+0x394c>
   14c10:	ldr	r3, [r3]
   14c14:	add	r2, r2, r3
   14c18:	ldr	r3, [pc, #1020]	; 1501c <ftello64@plt+0x3944>
   14c1c:	ldr	r3, [r3, #4]
   14c20:	mov	r1, r3
   14c24:	ldr	r3, [pc, #1008]	; 1501c <ftello64@plt+0x3944>
   14c28:	ldr	r3, [r3]
   14c2c:	sub	r3, r1, r3
   14c30:	sub	r3, r2, r3
   14c34:	sub	r3, r3, #1
   14c38:	mov	r0, r3
   14c3c:	bl	131e0 <ftello64@plt+0x1b08>
   14c40:	b	14c88 <ftello64@plt+0x35b0>
   14c44:	ldr	r3, [pc, #976]	; 1501c <ftello64@plt+0x3944>
   14c48:	ldm	r3, {r0, r1}
   14c4c:	bl	13228 <ftello64@plt+0x1b50>
   14c50:	ldr	r3, [pc, #968]	; 15020 <ftello64@plt+0x3948>
   14c54:	ldr	r2, [r3]
   14c58:	ldr	r3, [pc, #964]	; 15024 <ftello64@plt+0x394c>
   14c5c:	ldr	r3, [r3]
   14c60:	add	r2, r2, r3
   14c64:	ldr	r3, [pc, #944]	; 1501c <ftello64@plt+0x3944>
   14c68:	ldr	r3, [r3, #4]
   14c6c:	mov	r1, r3
   14c70:	ldr	r3, [pc, #932]	; 1501c <ftello64@plt+0x3944>
   14c74:	ldr	r3, [r3]
   14c78:	sub	r3, r1, r3
   14c7c:	sub	r3, r2, r3
   14c80:	mov	r0, r3
   14c84:	bl	131e0 <ftello64@plt+0x1b08>
   14c88:	ldr	r3, [pc, #920]	; 15028 <ftello64@plt+0x3950>
   14c8c:	ldr	r2, [r3]
   14c90:	ldr	r3, [pc, #912]	; 15028 <ftello64@plt+0x3950>
   14c94:	ldr	r3, [r3, #4]
   14c98:	cmp	r2, r3
   14c9c:	bcs	14d78 <ftello64@plt+0x36a0>
   14ca0:	ldr	r3, [pc, #896]	; 15028 <ftello64@plt+0x3950>
   14ca4:	ldm	r3, {r0, r1}
   14ca8:	bl	13228 <ftello64@plt+0x1b50>
   14cac:	ldr	r3, [pc, #888]	; 1502c <ftello64@plt+0x3954>
   14cb0:	ldrb	r3, [r3]
   14cb4:	cmp	r3, #0
   14cb8:	beq	14cd8 <ftello64@plt+0x3600>
   14cbc:	ldr	r3, [pc, #876]	; 15030 <ftello64@plt+0x3958>
   14cc0:	ldr	r2, [r3]
   14cc4:	ldr	r3, [pc, #872]	; 15034 <ftello64@plt+0x395c>
   14cc8:	ldr	r3, [r3]
   14ccc:	mov	r1, r3
   14cd0:	mov	r0, r2
   14cd4:	bl	112dc <fputs_unlocked@plt>
   14cd8:	ldr	r3, [pc, #856]	; 15038 <ftello64@plt+0x3960>
   14cdc:	ldr	r2, [r3]
   14ce0:	ldr	r3, [pc, #828]	; 15024 <ftello64@plt+0x394c>
   14ce4:	ldr	r3, [r3]
   14ce8:	sub	r2, r2, r3
   14cec:	ldr	r3, [pc, #840]	; 1503c <ftello64@plt+0x3964>
   14cf0:	ldr	r3, [r3, #4]
   14cf4:	mov	r1, r3
   14cf8:	ldr	r3, [pc, #828]	; 1503c <ftello64@plt+0x3964>
   14cfc:	ldr	r3, [r3]
   14d00:	sub	r3, r1, r3
   14d04:	sub	r2, r2, r3
   14d08:	ldr	r3, [pc, #816]	; 15040 <ftello64@plt+0x3968>
   14d0c:	ldrb	r3, [r3]
   14d10:	cmp	r3, #0
   14d14:	beq	14d24 <ftello64@plt+0x364c>
   14d18:	ldr	r3, [pc, #804]	; 15044 <ftello64@plt+0x396c>
   14d1c:	ldr	r3, [r3]
   14d20:	b	14d28 <ftello64@plt+0x3650>
   14d24:	mov	r3, #0
   14d28:	sub	r2, r2, r3
   14d2c:	ldr	r3, [pc, #756]	; 15028 <ftello64@plt+0x3950>
   14d30:	ldr	r3, [r3, #4]
   14d34:	mov	r1, r3
   14d38:	ldr	r3, [pc, #744]	; 15028 <ftello64@plt+0x3950>
   14d3c:	ldr	r3, [r3]
   14d40:	sub	r3, r1, r3
   14d44:	sub	r2, r2, r3
   14d48:	ldr	r3, [pc, #732]	; 1502c <ftello64@plt+0x3954>
   14d4c:	ldrb	r3, [r3]
   14d50:	cmp	r3, #0
   14d54:	beq	14d64 <ftello64@plt+0x368c>
   14d58:	ldr	r3, [pc, #740]	; 15044 <ftello64@plt+0x396c>
   14d5c:	ldr	r3, [r3]
   14d60:	b	14d68 <ftello64@plt+0x3690>
   14d64:	mov	r3, #0
   14d68:	sub	r3, r2, r3
   14d6c:	mov	r0, r3
   14d70:	bl	131e0 <ftello64@plt+0x1b08>
   14d74:	b	14dd4 <ftello64@plt+0x36fc>
   14d78:	ldr	r3, [pc, #696]	; 15038 <ftello64@plt+0x3960>
   14d7c:	ldr	r2, [r3]
   14d80:	ldr	r3, [pc, #668]	; 15024 <ftello64@plt+0x394c>
   14d84:	ldr	r3, [r3]
   14d88:	sub	r2, r2, r3
   14d8c:	ldr	r3, [pc, #680]	; 1503c <ftello64@plt+0x3964>
   14d90:	ldr	r3, [r3, #4]
   14d94:	mov	r1, r3
   14d98:	ldr	r3, [pc, #668]	; 1503c <ftello64@plt+0x3964>
   14d9c:	ldr	r3, [r3]
   14da0:	sub	r3, r1, r3
   14da4:	sub	r2, r2, r3
   14da8:	ldr	r3, [pc, #656]	; 15040 <ftello64@plt+0x3968>
   14dac:	ldrb	r3, [r3]
   14db0:	cmp	r3, #0
   14db4:	beq	14dc4 <ftello64@plt+0x36ec>
   14db8:	ldr	r3, [pc, #644]	; 15044 <ftello64@plt+0x396c>
   14dbc:	ldr	r3, [r3]
   14dc0:	b	14dc8 <ftello64@plt+0x36f0>
   14dc4:	mov	r3, #0
   14dc8:	sub	r3, r2, r3
   14dcc:	mov	r0, r3
   14dd0:	bl	131e0 <ftello64@plt+0x1b08>
   14dd4:	ldr	r3, [pc, #612]	; 15040 <ftello64@plt+0x3968>
   14dd8:	ldrb	r3, [r3]
   14ddc:	cmp	r3, #0
   14de0:	beq	14e00 <ftello64@plt+0x3728>
   14de4:	ldr	r3, [pc, #580]	; 15030 <ftello64@plt+0x3958>
   14de8:	ldr	r2, [r3]
   14dec:	ldr	r3, [pc, #576]	; 15034 <ftello64@plt+0x395c>
   14df0:	ldr	r3, [r3]
   14df4:	mov	r1, r3
   14df8:	mov	r0, r2
   14dfc:	bl	112dc <fputs_unlocked@plt>
   14e00:	ldr	r3, [pc, #564]	; 1503c <ftello64@plt+0x3964>
   14e04:	ldm	r3, {r0, r1}
   14e08:	bl	13228 <ftello64@plt+0x1b50>
   14e0c:	ldr	r3, [pc, #528]	; 15024 <ftello64@plt+0x394c>
   14e10:	ldr	r3, [r3]
   14e14:	mov	r0, r3
   14e18:	bl	131e0 <ftello64@plt+0x1b08>
   14e1c:	ldr	r3, [pc, #548]	; 15048 <ftello64@plt+0x3970>
   14e20:	ldm	r3, {r0, r1}
   14e24:	bl	13228 <ftello64@plt+0x1b50>
   14e28:	ldr	r3, [pc, #540]	; 1504c <ftello64@plt+0x3974>
   14e2c:	ldrb	r3, [r3]
   14e30:	cmp	r3, #0
   14e34:	beq	14e54 <ftello64@plt+0x377c>
   14e38:	ldr	r3, [pc, #496]	; 15030 <ftello64@plt+0x3958>
   14e3c:	ldr	r2, [r3]
   14e40:	ldr	r3, [pc, #492]	; 15034 <ftello64@plt+0x395c>
   14e44:	ldr	r3, [r3]
   14e48:	mov	r1, r3
   14e4c:	mov	r0, r2
   14e50:	bl	112dc <fputs_unlocked@plt>
   14e54:	ldr	r3, [pc, #500]	; 15050 <ftello64@plt+0x3978>
   14e58:	ldr	r2, [r3]
   14e5c:	ldr	r3, [pc, #492]	; 15050 <ftello64@plt+0x3978>
   14e60:	ldr	r3, [r3, #4]
   14e64:	cmp	r2, r3
   14e68:	bcs	14f38 <ftello64@plt+0x3860>
   14e6c:	ldr	r3, [pc, #452]	; 15038 <ftello64@plt+0x3960>
   14e70:	ldr	r2, [r3]
   14e74:	ldr	r3, [pc, #460]	; 15048 <ftello64@plt+0x3970>
   14e78:	ldr	r3, [r3, #4]
   14e7c:	mov	r1, r3
   14e80:	ldr	r3, [pc, #448]	; 15048 <ftello64@plt+0x3970>
   14e84:	ldr	r3, [r3]
   14e88:	sub	r3, r1, r3
   14e8c:	sub	r2, r2, r3
   14e90:	ldr	r3, [pc, #436]	; 1504c <ftello64@plt+0x3974>
   14e94:	ldrb	r3, [r3]
   14e98:	cmp	r3, #0
   14e9c:	beq	14eac <ftello64@plt+0x37d4>
   14ea0:	ldr	r3, [pc, #412]	; 15044 <ftello64@plt+0x396c>
   14ea4:	ldr	r3, [r3]
   14ea8:	b	14eb0 <ftello64@plt+0x37d8>
   14eac:	mov	r3, #0
   14eb0:	sub	r2, r2, r3
   14eb4:	ldr	r3, [pc, #404]	; 15050 <ftello64@plt+0x3978>
   14eb8:	ldr	r3, [r3, #4]
   14ebc:	mov	r1, r3
   14ec0:	ldr	r3, [pc, #392]	; 15050 <ftello64@plt+0x3978>
   14ec4:	ldr	r3, [r3]
   14ec8:	sub	r3, r1, r3
   14ecc:	sub	r2, r2, r3
   14ed0:	ldr	r3, [pc, #380]	; 15054 <ftello64@plt+0x397c>
   14ed4:	ldrb	r3, [r3]
   14ed8:	cmp	r3, #0
   14edc:	beq	14eec <ftello64@plt+0x3814>
   14ee0:	ldr	r3, [pc, #348]	; 15044 <ftello64@plt+0x396c>
   14ee4:	ldr	r3, [r3]
   14ee8:	b	14ef0 <ftello64@plt+0x3818>
   14eec:	mov	r3, #0
   14ef0:	sub	r3, r2, r3
   14ef4:	mov	r0, r3
   14ef8:	bl	131e0 <ftello64@plt+0x1b08>
   14efc:	ldr	r3, [pc, #336]	; 15054 <ftello64@plt+0x397c>
   14f00:	ldrb	r3, [r3]
   14f04:	cmp	r3, #0
   14f08:	beq	14f28 <ftello64@plt+0x3850>
   14f0c:	ldr	r3, [pc, #284]	; 15030 <ftello64@plt+0x3958>
   14f10:	ldr	r2, [r3]
   14f14:	ldr	r3, [pc, #280]	; 15034 <ftello64@plt+0x395c>
   14f18:	ldr	r3, [r3]
   14f1c:	mov	r1, r3
   14f20:	mov	r0, r2
   14f24:	bl	112dc <fputs_unlocked@plt>
   14f28:	ldr	r3, [pc, #288]	; 15050 <ftello64@plt+0x3978>
   14f2c:	ldm	r3, {r0, r1}
   14f30:	bl	13228 <ftello64@plt+0x1b50>
   14f34:	b	14fb8 <ftello64@plt+0x38e0>
   14f38:	ldr	r3, [pc, #216]	; 15018 <ftello64@plt+0x3940>
   14f3c:	ldrb	r3, [r3]
   14f40:	cmp	r3, #0
   14f44:	bne	14f58 <ftello64@plt+0x3880>
   14f48:	ldr	r3, [pc, #264]	; 15058 <ftello64@plt+0x3980>
   14f4c:	ldrb	r3, [r3]
   14f50:	cmp	r3, #0
   14f54:	beq	14fb8 <ftello64@plt+0x38e0>
   14f58:	ldr	r3, [pc, #180]	; 15014 <ftello64@plt+0x393c>
   14f5c:	ldrb	r3, [r3]
   14f60:	cmp	r3, #0
   14f64:	beq	14fb8 <ftello64@plt+0x38e0>
   14f68:	ldr	r3, [pc, #200]	; 15038 <ftello64@plt+0x3960>
   14f6c:	ldr	r2, [r3]
   14f70:	ldr	r3, [pc, #208]	; 15048 <ftello64@plt+0x3970>
   14f74:	ldr	r3, [r3, #4]
   14f78:	mov	r1, r3
   14f7c:	ldr	r3, [pc, #196]	; 15048 <ftello64@plt+0x3970>
   14f80:	ldr	r3, [r3]
   14f84:	sub	r3, r1, r3
   14f88:	sub	r2, r2, r3
   14f8c:	ldr	r3, [pc, #184]	; 1504c <ftello64@plt+0x3974>
   14f90:	ldrb	r3, [r3]
   14f94:	cmp	r3, #0
   14f98:	beq	14fa8 <ftello64@plt+0x38d0>
   14f9c:	ldr	r3, [pc, #160]	; 15044 <ftello64@plt+0x396c>
   14fa0:	ldr	r3, [r3]
   14fa4:	b	14fac <ftello64@plt+0x38d4>
   14fa8:	mov	r3, #0
   14fac:	sub	r3, r2, r3
   14fb0:	mov	r0, r3
   14fb4:	bl	131e0 <ftello64@plt+0x1b08>
   14fb8:	ldr	r3, [pc, #88]	; 15018 <ftello64@plt+0x3940>
   14fbc:	ldrb	r3, [r3]
   14fc0:	cmp	r3, #0
   14fc4:	bne	14fd8 <ftello64@plt+0x3900>
   14fc8:	ldr	r3, [pc, #136]	; 15058 <ftello64@plt+0x3980>
   14fcc:	ldrb	r3, [r3]
   14fd0:	cmp	r3, #0
   14fd4:	beq	15004 <ftello64@plt+0x392c>
   14fd8:	ldr	r3, [pc, #52]	; 15014 <ftello64@plt+0x393c>
   14fdc:	ldrb	r3, [r3]
   14fe0:	cmp	r3, #0
   14fe4:	beq	15004 <ftello64@plt+0x392c>
   14fe8:	ldr	r3, [pc, #52]	; 15024 <ftello64@plt+0x394c>
   14fec:	ldr	r3, [r3]
   14ff0:	mov	r0, r3
   14ff4:	bl	131e0 <ftello64@plt+0x1b08>
   14ff8:	ldr	r3, [pc, #28]	; 1501c <ftello64@plt+0x3944>
   14ffc:	ldm	r3, {r0, r1}
   15000:	bl	13228 <ftello64@plt+0x1b50>
   15004:	mov	r0, #10
   15008:	bl	116b4 <putchar_unlocked@plt>
   1500c:	nop			; (mov r0, r0)
   15010:	pop	{fp, pc}
   15014:	andeq	fp, r4, r2, lsl #4
   15018:	andeq	fp, r4, r0, lsl #4
   1501c:	andeq	fp, r4, r0, lsl #16
   15020:	andeq	fp, r4, ip, ror r6
   15024:	andeq	fp, r4, r0, lsl #3
   15028:	ldrdeq	fp, [r4], -r0
   1502c:	ldrdeq	fp, [r4], -r8
   15030:	andeq	fp, r4, r4, lsl #3
   15034:	strdeq	fp, [r4], -r4
   15038:	andeq	fp, r4, r0, asr #15
   1503c:	ldrdeq	fp, [r4], -ip
   15040:	andeq	fp, r4, r4, ror #15
   15044:	andeq	fp, r4, ip, asr #15
   15048:	andeq	fp, r4, r8, ror #15
   1504c:	strdeq	fp, [r4], -r0
   15050:	strdeq	fp, [r4], -r4
   15054:	strdeq	fp, [r4], -ip
   15058:	andeq	fp, r4, r1, lsl #4
   1505c:	push	{fp, lr}
   15060:	add	fp, sp, #4
   15064:	sub	sp, sp, #8
   15068:	ldr	r3, [pc, #212]	; 15144 <ftello64@plt+0x3a6c>
   1506c:	mov	r2, #0
   15070:	str	r2, [r3]
   15074:	ldr	r3, [pc, #200]	; 15144 <ftello64@plt+0x3a6c>
   15078:	mov	r2, #0
   1507c:	str	r2, [r3, #4]
   15080:	ldr	r3, [pc, #192]	; 15148 <ftello64@plt+0x3a70>
   15084:	mov	r2, #0
   15088:	strb	r2, [r3]
   1508c:	ldr	r3, [pc, #184]	; 1514c <ftello64@plt+0x3a74>
   15090:	mov	r2, #0
   15094:	str	r2, [r3]
   15098:	ldr	r3, [pc, #172]	; 1514c <ftello64@plt+0x3a74>
   1509c:	mov	r2, #0
   150a0:	str	r2, [r3, #4]
   150a4:	ldr	r3, [pc, #164]	; 15150 <ftello64@plt+0x3a78>
   150a8:	mov	r2, #0
   150ac:	strb	r2, [r3]
   150b0:	ldr	r3, [pc, #156]	; 15154 <ftello64@plt+0x3a7c>
   150b4:	ldr	r3, [r3]
   150b8:	str	r3, [fp, #-12]
   150bc:	mov	r3, #0
   150c0:	str	r3, [fp, #-8]
   150c4:	b	15124 <ftello64@plt+0x3a4c>
   150c8:	ldr	r0, [fp, #-12]
   150cc:	bl	137e0 <ftello64@plt+0x2108>
   150d0:	ldr	r3, [pc, #128]	; 15158 <ftello64@plt+0x3a80>
   150d4:	ldr	r3, [r3]
   150d8:	cmp	r3, #3
   150dc:	ldrls	pc, [pc, r3, lsl #2]
   150e0:	b	1510c <ftello64@plt+0x3a34>
   150e4:	strdeq	r5, [r1], -r4
   150e8:	strdeq	r5, [r1], -r4
   150ec:	strdeq	r5, [r1], -ip
   150f0:	andeq	r5, r1, r4, lsl #2
   150f4:	bl	14bc0 <ftello64@plt+0x34e8>
   150f8:	b	1510c <ftello64@plt+0x3a34>
   150fc:	bl	1473c <ftello64@plt+0x3064>
   15100:	b	1510c <ftello64@plt+0x3a34>
   15104:	bl	1493c <ftello64@plt+0x3264>
   15108:	nop			; (mov r0, r0)
   1510c:	ldr	r3, [fp, #-12]
   15110:	add	r3, r3, #32
   15114:	str	r3, [fp, #-12]
   15118:	ldr	r3, [fp, #-8]
   1511c:	add	r3, r3, #1
   15120:	str	r3, [fp, #-8]
   15124:	ldr	r3, [pc, #48]	; 1515c <ftello64@plt+0x3a84>
   15128:	ldr	r2, [r3]
   1512c:	ldr	r3, [fp, #-8]
   15130:	cmp	r2, r3
   15134:	bgt	150c8 <ftello64@plt+0x39f0>
   15138:	nop			; (mov r0, r0)
   1513c:	sub	sp, fp, #4
   15140:	pop	{fp, pc}
   15144:	ldrdeq	fp, [r4], -r0
   15148:	ldrdeq	fp, [r4], -r8
   1514c:	strdeq	fp, [r4], -r4
   15150:	strdeq	fp, [r4], -ip
   15154:			; <UNDEFINED> instruction: 0x0004b6b4
   15158:	andeq	fp, r4, r4, lsl #4
   1515c:			; <UNDEFINED> instruction: 0x0004b6bc
   15160:	push	{r4, fp, lr}
   15164:	add	fp, sp, #8
   15168:	sub	sp, sp, #12
   1516c:	str	r0, [fp, #-16]
   15170:	ldr	r3, [fp, #-16]
   15174:	cmp	r3, #0
   15178:	beq	151a8 <ftello64@plt+0x3ad0>
   1517c:	ldr	r3, [pc, #348]	; 152e0 <ftello64@plt+0x3c08>
   15180:	ldr	r4, [r3]
   15184:	ldr	r0, [pc, #344]	; 152e4 <ftello64@plt+0x3c0c>
   15188:	bl	1154c <gettext@plt>
   1518c:	mov	r1, r0
   15190:	ldr	r3, [pc, #336]	; 152e8 <ftello64@plt+0x3c10>
   15194:	ldr	r3, [r3]
   15198:	mov	r2, r3
   1519c:	mov	r0, r4
   151a0:	bl	11570 <fprintf@plt>
   151a4:	b	152d8 <ftello64@plt+0x3c00>
   151a8:	ldr	r0, [pc, #316]	; 152ec <ftello64@plt+0x3c14>
   151ac:	bl	1154c <gettext@plt>
   151b0:	ldr	r3, [pc, #304]	; 152e8 <ftello64@plt+0x3c10>
   151b4:	ldr	r1, [r3]
   151b8:	ldr	r3, [pc, #296]	; 152e8 <ftello64@plt+0x3c10>
   151bc:	ldr	r3, [r3]
   151c0:	mov	r2, r3
   151c4:	bl	1133c <printf@plt>
   151c8:	ldr	r0, [pc, #288]	; 152f0 <ftello64@plt+0x3c18>
   151cc:	bl	1154c <gettext@plt>
   151d0:	mov	r2, r0
   151d4:	ldr	r3, [pc, #280]	; 152f4 <ftello64@plt+0x3c1c>
   151d8:	ldr	r3, [r3]
   151dc:	mov	r1, r3
   151e0:	mov	r0, r2
   151e4:	bl	112dc <fputs_unlocked@plt>
   151e8:	bl	11834 <ftello64@plt+0x15c>
   151ec:	bl	1186c <ftello64@plt+0x194>
   151f0:	ldr	r0, [pc, #256]	; 152f8 <ftello64@plt+0x3c20>
   151f4:	bl	1154c <gettext@plt>
   151f8:	mov	r2, r0
   151fc:	ldr	r3, [pc, #240]	; 152f4 <ftello64@plt+0x3c1c>
   15200:	ldr	r3, [r3]
   15204:	mov	r1, r3
   15208:	mov	r0, r2
   1520c:	bl	112dc <fputs_unlocked@plt>
   15210:	ldr	r0, [pc, #228]	; 152fc <ftello64@plt+0x3c24>
   15214:	bl	1154c <gettext@plt>
   15218:	mov	r2, r0
   1521c:	ldr	r3, [pc, #208]	; 152f4 <ftello64@plt+0x3c1c>
   15220:	ldr	r3, [r3]
   15224:	mov	r1, r3
   15228:	mov	r0, r2
   1522c:	bl	112dc <fputs_unlocked@plt>
   15230:	ldr	r0, [pc, #200]	; 15300 <ftello64@plt+0x3c28>
   15234:	bl	1154c <gettext@plt>
   15238:	mov	r2, r0
   1523c:	ldr	r3, [pc, #176]	; 152f4 <ftello64@plt+0x3c1c>
   15240:	ldr	r3, [r3]
   15244:	mov	r1, r3
   15248:	mov	r0, r2
   1524c:	bl	112dc <fputs_unlocked@plt>
   15250:	ldr	r0, [pc, #172]	; 15304 <ftello64@plt+0x3c2c>
   15254:	bl	1154c <gettext@plt>
   15258:	mov	r2, r0
   1525c:	ldr	r3, [pc, #144]	; 152f4 <ftello64@plt+0x3c1c>
   15260:	ldr	r3, [r3]
   15264:	mov	r1, r3
   15268:	mov	r0, r2
   1526c:	bl	112dc <fputs_unlocked@plt>
   15270:	ldr	r0, [pc, #144]	; 15308 <ftello64@plt+0x3c30>
   15274:	bl	1154c <gettext@plt>
   15278:	mov	r2, r0
   1527c:	ldr	r3, [pc, #112]	; 152f4 <ftello64@plt+0x3c1c>
   15280:	ldr	r3, [r3]
   15284:	mov	r1, r3
   15288:	mov	r0, r2
   1528c:	bl	112dc <fputs_unlocked@plt>
   15290:	ldr	r0, [pc, #116]	; 1530c <ftello64@plt+0x3c34>
   15294:	bl	1154c <gettext@plt>
   15298:	mov	r2, r0
   1529c:	ldr	r3, [pc, #80]	; 152f4 <ftello64@plt+0x3c1c>
   152a0:	ldr	r3, [r3]
   152a4:	mov	r1, r3
   152a8:	mov	r0, r2
   152ac:	bl	112dc <fputs_unlocked@plt>
   152b0:	ldr	r0, [pc, #88]	; 15310 <ftello64@plt+0x3c38>
   152b4:	bl	1154c <gettext@plt>
   152b8:	mov	r2, r0
   152bc:	ldr	r3, [pc, #48]	; 152f4 <ftello64@plt+0x3c1c>
   152c0:	ldr	r3, [r3]
   152c4:	mov	r1, r3
   152c8:	mov	r0, r2
   152cc:	bl	112dc <fputs_unlocked@plt>
   152d0:	ldr	r0, [pc, #60]	; 15314 <ftello64@plt+0x3c3c>
   152d4:	bl	118a4 <ftello64@plt+0x1cc>
   152d8:	ldr	r0, [fp, #-16]
   152dc:	bl	11534 <exit@plt>
   152e0:	andeq	fp, r4, r8, ror #3
   152e4:	andeq	r9, r3, ip, lsl #13
   152e8:	andeq	fp, r4, r0, lsl r8
   152ec:			; <UNDEFINED> instruction: 0x000396b4
   152f0:	andeq	r9, r3, r0, lsl r7
   152f4:	strdeq	fp, [r4], -r4
   152f8:	andeq	r9, r3, r0, ror #14
   152fc:	strdeq	r9, [r3], -r0
   15300:	andeq	r9, r3, r0, ror r8
   15304:	ldrdeq	r9, [r3], -r0
   15308:	andeq	r9, r3, r4, ror fp
   1530c:	andeq	r9, r3, r4, asr #24
   15310:	andeq	r9, r3, r4, ror ip
   15314:	andeq	r9, r3, ip, lsr #25
   15318:	push	{r4, r5, fp, lr}
   1531c:	add	fp, sp, #12
   15320:	sub	sp, sp, #56	; 0x38
   15324:	str	r0, [fp, #-48]	; 0xffffffd0
   15328:	str	r1, [fp, #-52]	; 0xffffffcc
   1532c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   15330:	ldr	r3, [r3]
   15334:	mov	r0, r3
   15338:	bl	16900 <ftello64@plt+0x5228>
   1533c:	ldr	r1, [pc, #2872]	; 15e7c <ftello64@plt+0x47a4>
   15340:	mov	r0, #6
   15344:	bl	1160c <setlocale@plt>
   15348:	ldr	r1, [pc, #2864]	; 15e80 <ftello64@plt+0x47a8>
   1534c:	ldr	r0, [pc, #2864]	; 15e84 <ftello64@plt+0x47ac>
   15350:	bl	11678 <bindtextdomain@plt>
   15354:	ldr	r0, [pc, #2856]	; 15e84 <ftello64@plt+0x47ac>
   15358:	bl	11438 <textdomain@plt>
   1535c:	ldr	r0, [pc, #2852]	; 15e88 <ftello64@plt+0x47b0>
   15360:	bl	39334 <ftello64@plt+0x27c5c>
   15364:	b	15890 <ftello64@plt+0x41b8>
   15368:	ldr	r3, [fp, #-20]	; 0xffffffec
   1536c:	add	r3, r3, #3
   15370:	cmp	r3, #122	; 0x7a
   15374:	ldrls	pc, [pc, r3, lsl #2]
   15378:	b	15568 <ftello64@plt+0x3e90>
   1537c:	andeq	r5, r1, r8, asr #16
   15380:	andeq	r5, r1, r0, asr #16
   15384:	andeq	r5, r1, r8, ror #10
   15388:	andeq	r5, r1, r8, ror #10
   1538c:	andeq	r5, r1, r8, ror #10
   15390:	andeq	r5, r1, r8, ror #10
   15394:	andeq	r5, r1, r8, ror #10
   15398:	andeq	r5, r1, r8, ror #10
   1539c:	andeq	r5, r1, r8, ror #10
   153a0:	andeq	r5, r1, r8, ror #10
   153a4:	andeq	r5, r1, r8, ror #10
   153a8:	andeq	r5, r1, r8, ror #10
   153ac:	andeq	r5, r1, r8, ror #10
   153b0:	strdeq	r5, [r1], -r4
   153b4:	andeq	r5, r1, r8, ror #10
   153b8:	andeq	r5, r1, r8, ror #10
   153bc:	andeq	r5, r1, r8, ror #10
   153c0:	andeq	r5, r1, r8, ror #10
   153c4:	andeq	r5, r1, r8, ror #10
   153c8:	andeq	r5, r1, r8, ror #10
   153cc:	andeq	r5, r1, r8, ror #10
   153d0:	andeq	r5, r1, r8, ror #10
   153d4:	andeq	r5, r1, r8, ror #10
   153d8:	andeq	r5, r1, r8, ror #10
   153dc:	andeq	r5, r1, r8, ror #10
   153e0:	andeq	r5, r1, r8, ror #10
   153e4:	andeq	r5, r1, r8, ror #10
   153e8:	andeq	r5, r1, r8, ror #10
   153ec:	andeq	r5, r1, r8, ror #10
   153f0:	andeq	r5, r1, r8, ror #10
   153f4:	andeq	r5, r1, r8, ror #10
   153f8:	andeq	r5, r1, r8, ror #10
   153fc:	andeq	r5, r1, r8, ror #10
   15400:	andeq	r5, r1, r8, ror #10
   15404:	andeq	r5, r1, r8, ror #10
   15408:	andeq	r5, r1, r8, ror #10
   1540c:	andeq	r5, r1, r8, ror #10
   15410:	andeq	r5, r1, r8, ror #10
   15414:	andeq	r5, r1, r8, ror #10
   15418:	andeq	r5, r1, r8, ror #10
   1541c:	andeq	r5, r1, r8, ror #10
   15420:	andeq	r5, r1, r8, ror #10
   15424:	andeq	r5, r1, r8, ror #10
   15428:	andeq	r5, r1, r8, ror #10
   1542c:	andeq	r5, r1, r8, ror #10
   15430:	andeq	r5, r1, r8, ror #10
   15434:	andeq	r5, r1, r8, ror #10
   15438:	andeq	r5, r1, r8, ror #10
   1543c:	andeq	r5, r1, r8, ror #10
   15440:	andeq	r5, r1, r8, ror #10
   15444:	andeq	r5, r1, r8, ror #10
   15448:	andeq	r5, r1, r8, ror #10
   1544c:	andeq	r5, r1, r8, ror #10
   15450:	andeq	r5, r1, r8, ror #10
   15454:	andeq	r5, r1, r8, ror #10
   15458:	andeq	r5, r1, r8, ror #10
   1545c:	andeq	r5, r1, r8, ror #10
   15460:	andeq	r5, r1, r8, ror #10
   15464:	andeq	r5, r1, r8, ror #10
   15468:	andeq	r5, r1, r8, ror #10
   1546c:	andeq	r5, r1, r8, ror #10
   15470:	andeq	r5, r1, r8, ror #10
   15474:	andeq	r5, r1, r8, ror #10
   15478:	andeq	r5, r1, r8, ror #10
   1547c:	andeq	r5, r1, r8, ror #10
   15480:	andeq	r5, r1, r8, ror #10
   15484:	andeq	r5, r1, r8, ror #10
   15488:	andeq	r5, r1, r8, ror #10
   1548c:	andeq	r5, r1, r4, lsl r7
   15490:	andeq	r5, r1, r8, ror #10
   15494:	andeq	r5, r1, r8, ror #10
   15498:	andeq	r5, r1, r8, ror #10
   1549c:	andeq	r5, r1, r8, ror #10
   154a0:	andeq	r5, r1, r4, lsr #14
   154a4:	andeq	r5, r1, r0, ror r5
   154a8:	andeq	r5, r1, r8, ror #10
   154ac:	andeq	r5, r1, r8, ror #10
   154b0:	andeq	r5, r1, r8, ror #10
   154b4:	andeq	r5, r1, r8, ror #10
   154b8:	andeq	r5, r1, r8, ror #10
   154bc:	andeq	r5, r1, r8, asr #14
   154c0:	andeq	r5, r1, r8, ror #10
   154c4:	andeq	r5, r1, ip, asr r7
   154c8:	andeq	r5, r1, r8, ror #10
   154cc:	andeq	r5, r1, r8, ror #10
   154d0:	andeq	r5, r1, ip, ror #14
   154d4:	andeq	r5, r1, ip, ror r7
   154d8:	andeq	r5, r1, r0, lsr #15
   154dc:	andeq	r5, r1, r8, ror #10
   154e0:	andeq	r5, r1, r8, ror #10
   154e4:			; <UNDEFINED> instruction: 0x000157b0
   154e8:	andeq	r5, r1, r8, ror #10
   154ec:	andeq	r5, r1, r8, ror #10
   154f0:	andeq	r5, r1, r8, ror #10
   154f4:	andeq	r5, r1, r8, ror #10
   154f8:	andeq	r5, r1, r8, ror #10
   154fc:	andeq	r5, r1, r8, ror #10
   15500:	andeq	r5, r1, r8, ror #10
   15504:	andeq	r5, r1, r8, ror #10
   15508:	andeq	r5, r1, r8, ror #10
   1550c:	andeq	r5, r1, r8, ror #10
   15510:	andeq	r5, r1, r0, lsl #11
   15514:	andeq	r5, r1, r8, ror #10
   15518:	andeq	r5, r1, r8, ror #10
   1551c:	andeq	r5, r1, r8, ror #10
   15520:	muleq	r1, r4, r5
   15524:	andeq	r5, r1, r4, lsr #11
   15528:	andeq	r5, r1, r8, ror #10
   1552c:	andeq	r5, r1, r0, asr #12
   15530:	andeq	r5, r1, r8, ror #10
   15534:	andeq	r5, r1, r8, ror #10
   15538:	andeq	r5, r1, r8, ror #10
   1553c:	andeq	r5, r1, r8, ror #10
   15540:	andeq	r5, r1, r8, ror #10
   15544:	andeq	r5, r1, r4, asr r6
   15548:	andeq	r5, r1, r8, ror #10
   1554c:	andeq	r5, r1, r8, ror #10
   15550:	andeq	r5, r1, r8, ror #12
   15554:	andeq	r5, r1, r8, ror #10
   15558:	muleq	r1, r0, r8
   1555c:	andeq	r5, r1, r8, ror #10
   15560:	andeq	r5, r1, r8, ror #10
   15564:	andeq	r5, r1, r8, ror r6
   15568:	mov	r0, #1
   1556c:	bl	15160 <ftello64@plt+0x3a88>
   15570:	ldr	r3, [pc, #2324]	; 15e8c <ftello64@plt+0x47b4>
   15574:	mov	r2, #0
   15578:	strb	r2, [r3]
   1557c:	b	15890 <ftello64@plt+0x41b8>
   15580:	ldr	r3, [pc, #2312]	; 15e90 <ftello64@plt+0x47b8>
   15584:	ldr	r3, [r3]
   15588:	ldr	r2, [pc, #2308]	; 15e94 <ftello64@plt+0x47bc>
   1558c:	str	r3, [r2]
   15590:	b	15890 <ftello64@plt+0x41b8>
   15594:	ldr	r3, [pc, #2300]	; 15e98 <ftello64@plt+0x47c0>
   15598:	mov	r2, #1
   1559c:	strb	r2, [r3]
   155a0:	b	15890 <ftello64@plt+0x41b8>
   155a4:	ldr	r3, [pc, #2276]	; 15e90 <ftello64@plt+0x47b8>
   155a8:	ldr	r0, [r3]
   155ac:	sub	r2, fp, #36	; 0x24
   155b0:	ldr	r3, [pc, #2244]	; 15e7c <ftello64@plt+0x47a4>
   155b4:	str	r3, [sp]
   155b8:	mov	r3, r2
   155bc:	mov	r2, #0
   155c0:	mov	r1, #0
   155c4:	bl	34c28 <ftello64@plt+0x23550>
   155c8:	mov	r3, r0
   155cc:	cmp	r3, #0
   155d0:	bne	155fc <ftello64@plt+0x3f24>
   155d4:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   155d8:	cmp	r2, #1
   155dc:	sbcs	r3, r3, #0
   155e0:	blt	155fc <ftello64@plt+0x3f24>
   155e4:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   155e8:	mvn	r0, #-2147483648	; 0x80000000
   155ec:	mov	r1, #0
   155f0:	cmp	r0, r2
   155f4:	sbcs	r3, r1, r3
   155f8:	bge	1562c <ftello64@plt+0x3f54>
   155fc:	ldr	r0, [pc, #2200]	; 15e9c <ftello64@plt+0x47c4>
   15600:	bl	1154c <gettext@plt>
   15604:	mov	r4, r0
   15608:	ldr	r3, [pc, #2176]	; 15e90 <ftello64@plt+0x47b8>
   1560c:	ldr	r3, [r3]
   15610:	mov	r0, r3
   15614:	bl	198b8 <ftello64@plt+0x81e0>
   15618:	mov	r3, r0
   1561c:	mov	r2, r4
   15620:	mov	r1, #0
   15624:	mov	r0, #1
   15628:	bl	114bc <error@plt>
   1562c:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   15630:	ldr	r3, [pc, #2152]	; 15ea0 <ftello64@plt+0x47c8>
   15634:	str	r2, [r3]
   15638:	nop			; (mov r0, r0)
   1563c:	b	15890 <ftello64@plt+0x41b8>
   15640:	ldr	r3, [pc, #2120]	; 15e90 <ftello64@plt+0x47b8>
   15644:	ldr	r3, [r3]
   15648:	ldr	r2, [pc, #2132]	; 15ea4 <ftello64@plt+0x47cc>
   1564c:	str	r3, [r2]
   15650:	b	15890 <ftello64@plt+0x41b8>
   15654:	ldr	r3, [pc, #2100]	; 15e90 <ftello64@plt+0x47b8>
   15658:	ldr	r3, [r3]
   1565c:	ldr	r2, [pc, #2116]	; 15ea8 <ftello64@plt+0x47d0>
   15660:	str	r3, [r2]
   15664:	b	15890 <ftello64@plt+0x41b8>
   15668:	ldr	r3, [pc, #2108]	; 15eac <ftello64@plt+0x47d4>
   1566c:	mov	r2, #1
   15670:	strb	r2, [r3]
   15674:	b	15890 <ftello64@plt+0x41b8>
   15678:	ldr	r3, [pc, #2064]	; 15e90 <ftello64@plt+0x47b8>
   1567c:	ldr	r0, [r3]
   15680:	sub	r2, fp, #44	; 0x2c
   15684:	ldr	r3, [pc, #2032]	; 15e7c <ftello64@plt+0x47a4>
   15688:	str	r3, [sp]
   1568c:	mov	r3, r2
   15690:	mov	r2, #0
   15694:	mov	r1, #0
   15698:	bl	34c28 <ftello64@plt+0x23550>
   1569c:	mov	r3, r0
   156a0:	cmp	r3, #0
   156a4:	bne	156d0 <ftello64@plt+0x3ff8>
   156a8:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   156ac:	cmp	r2, #1
   156b0:	sbcs	r3, r3, #0
   156b4:	blt	156d0 <ftello64@plt+0x3ff8>
   156b8:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   156bc:	mvn	r0, #-2147483648	; 0x80000000
   156c0:	mov	r1, #0
   156c4:	cmp	r0, r2
   156c8:	sbcs	r3, r1, r3
   156cc:	bge	15700 <ftello64@plt+0x4028>
   156d0:	ldr	r0, [pc, #2008]	; 15eb0 <ftello64@plt+0x47d8>
   156d4:	bl	1154c <gettext@plt>
   156d8:	mov	r4, r0
   156dc:	ldr	r3, [pc, #1964]	; 15e90 <ftello64@plt+0x47b8>
   156e0:	ldr	r3, [r3]
   156e4:	mov	r0, r3
   156e8:	bl	198b8 <ftello64@plt+0x81e0>
   156ec:	mov	r3, r0
   156f0:	mov	r2, r4
   156f4:	mov	r1, #0
   156f8:	mov	r0, #1
   156fc:	bl	114bc <error@plt>
   15700:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   15704:	ldr	r3, [pc, #1960]	; 15eb4 <ftello64@plt+0x47dc>
   15708:	str	r2, [r3]
   1570c:	nop			; (mov r0, r0)
   15710:	b	15890 <ftello64@plt+0x41b8>
   15714:	ldr	r3, [pc, #1948]	; 15eb8 <ftello64@plt+0x47e0>
   15718:	mov	r2, #1
   1571c:	strb	r2, [r3]
   15720:	b	15890 <ftello64@plt+0x41b8>
   15724:	ldr	r3, [pc, #1892]	; 15e90 <ftello64@plt+0x47b8>
   15728:	ldr	r3, [r3]
   1572c:	ldr	r2, [pc, #1928]	; 15ebc <ftello64@plt+0x47e4>
   15730:	str	r3, [r2]
   15734:	ldr	r3, [pc, #1876]	; 15e90 <ftello64@plt+0x47b8>
   15738:	ldr	r3, [r3]
   1573c:	mov	r0, r3
   15740:	bl	11a78 <ftello64@plt+0x3a0>
   15744:	b	15890 <ftello64@plt+0x41b8>
   15748:	ldr	r3, [pc, #1856]	; 15e90 <ftello64@plt+0x47b8>
   1574c:	ldr	r3, [r3]
   15750:	ldr	r2, [pc, #1896]	; 15ec0 <ftello64@plt+0x47e8>
   15754:	str	r3, [r2]
   15758:	b	15890 <ftello64@plt+0x41b8>
   1575c:	ldr	r3, [pc, #1888]	; 15ec4 <ftello64@plt+0x47ec>
   15760:	mov	r2, #2
   15764:	str	r2, [r3]
   15768:	b	15890 <ftello64@plt+0x41b8>
   1576c:	ldr	r3, [pc, #1876]	; 15ec8 <ftello64@plt+0x47f0>
   15770:	mov	r2, #1
   15774:	strb	r2, [r3]
   15778:	b	15890 <ftello64@plt+0x41b8>
   1577c:	ldr	r3, [pc, #1804]	; 15e90 <ftello64@plt+0x47b8>
   15780:	ldr	r3, [r3]
   15784:	ldr	r2, [pc, #1856]	; 15ecc <ftello64@plt+0x47f4>
   15788:	str	r3, [r2]
   1578c:	ldr	r3, [pc, #1788]	; 15e90 <ftello64@plt+0x47b8>
   15790:	ldr	r3, [r3]
   15794:	mov	r0, r3
   15798:	bl	11a78 <ftello64@plt+0x3a0>
   1579c:	b	15890 <ftello64@plt+0x41b8>
   157a0:	ldr	r3, [pc, #1820]	; 15ec4 <ftello64@plt+0x47ec>
   157a4:	mov	r2, #3
   157a8:	str	r2, [r3]
   157ac:	b	15890 <ftello64@plt+0x41b8>
   157b0:	ldr	r3, [pc, #1752]	; 15e90 <ftello64@plt+0x47b8>
   157b4:	ldr	r3, [r3]
   157b8:	ldr	r2, [pc, #1808]	; 15ed0 <ftello64@plt+0x47f8>
   157bc:	str	r3, [r2]
   157c0:	ldr	r3, [pc, #1736]	; 15e90 <ftello64@plt+0x47b8>
   157c4:	ldr	r3, [r3]
   157c8:	mov	r0, r3
   157cc:	bl	11a78 <ftello64@plt+0x3a0>
   157d0:	ldr	r3, [pc, #1784]	; 15ed0 <ftello64@plt+0x47f8>
   157d4:	ldr	r3, [r3]
   157d8:	ldrb	r3, [r3]
   157dc:	cmp	r3, #0
   157e0:	bne	15890 <ftello64@plt+0x41b8>
   157e4:	ldr	r3, [pc, #1764]	; 15ed0 <ftello64@plt+0x47f8>
   157e8:	mov	r2, #0
   157ec:	str	r2, [r3]
   157f0:	b	15890 <ftello64@plt+0x41b8>
   157f4:	ldr	r3, [pc, #1684]	; 15e90 <ftello64@plt+0x47b8>
   157f8:	ldr	r1, [r3]
   157fc:	ldr	r3, [pc, #1744]	; 15ed4 <ftello64@plt+0x47fc>
   15800:	ldr	r3, [r3]
   15804:	mov	r2, #1
   15808:	str	r2, [sp, #8]
   1580c:	str	r3, [sp, #4]
   15810:	mov	r3, #4
   15814:	str	r3, [sp]
   15818:	ldr	r3, [pc, #1720]	; 15ed8 <ftello64@plt+0x4800>
   1581c:	ldr	r2, [pc, #1720]	; 15edc <ftello64@plt+0x4804>
   15820:	ldr	r0, [pc, #1720]	; 15ee0 <ftello64@plt+0x4808>
   15824:	bl	16344 <ftello64@plt+0x4c6c>
   15828:	mov	r2, r0
   1582c:	ldr	r3, [pc, #1700]	; 15ed8 <ftello64@plt+0x4800>
   15830:	ldr	r3, [r3, r2, lsl #2]
   15834:	ldr	r2, [pc, #1672]	; 15ec4 <ftello64@plt+0x47ec>
   15838:	str	r3, [r2]
   1583c:	b	15890 <ftello64@plt+0x41b8>
   15840:	mov	r0, #0
   15844:	bl	15160 <ftello64@plt+0x3a88>
   15848:	ldr	r3, [pc, #1684]	; 15ee4 <ftello64@plt+0x480c>
   1584c:	ldr	r4, [r3]
   15850:	ldr	r3, [pc, #1680]	; 15ee8 <ftello64@plt+0x4810>
   15854:	ldr	r5, [r3]
   15858:	ldr	r1, [pc, #1676]	; 15eec <ftello64@plt+0x4814>
   1585c:	ldr	r0, [pc, #1676]	; 15ef0 <ftello64@plt+0x4818>
   15860:	bl	16fb0 <ftello64@plt+0x58d8>
   15864:	mov	r2, r0
   15868:	mov	r3, #0
   1586c:	str	r3, [sp, #4]
   15870:	str	r2, [sp]
   15874:	mov	r3, r5
   15878:	ldr	r2, [pc, #1652]	; 15ef4 <ftello64@plt+0x481c>
   1587c:	ldr	r1, [pc, #1652]	; 15ef8 <ftello64@plt+0x4820>
   15880:	mov	r0, r4
   15884:	bl	33b24 <ftello64@plt+0x2244c>
   15888:	mov	r0, #0
   1588c:	bl	11534 <exit@plt>
   15890:	mov	r3, #0
   15894:	str	r3, [sp]
   15898:	ldr	r3, [pc, #1628]	; 15efc <ftello64@plt+0x4824>
   1589c:	ldr	r2, [pc, #1628]	; 15f00 <ftello64@plt+0x4828>
   158a0:	ldr	r1, [fp, #-52]	; 0xffffffcc
   158a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   158a8:	bl	1151c <getopt_long@plt>
   158ac:	str	r0, [fp, #-20]	; 0xffffffec
   158b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   158b4:	cmn	r3, #1
   158b8:	bne	15368 <ftello64@plt+0x3c90>
   158bc:	ldr	r3, [pc, #1600]	; 15f04 <ftello64@plt+0x482c>
   158c0:	ldr	r2, [r3]
   158c4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   158c8:	cmp	r2, r3
   158cc:	bne	15938 <ftello64@plt+0x4260>
   158d0:	mov	r0, #4
   158d4:	bl	33c70 <ftello64@plt+0x22598>
   158d8:	mov	r3, r0
   158dc:	mov	r2, r3
   158e0:	ldr	r3, [pc, #1568]	; 15f08 <ftello64@plt+0x4830>
   158e4:	str	r2, [r3]
   158e8:	mov	r0, #8
   158ec:	bl	33c70 <ftello64@plt+0x22598>
   158f0:	mov	r3, r0
   158f4:	mov	r2, r3
   158f8:	ldr	r3, [pc, #1548]	; 15f0c <ftello64@plt+0x4834>
   158fc:	str	r2, [r3]
   15900:	mov	r0, #8
   15904:	bl	33c70 <ftello64@plt+0x22598>
   15908:	mov	r3, r0
   1590c:	mov	r2, r3
   15910:	ldr	r3, [pc, #1528]	; 15f10 <ftello64@plt+0x4838>
   15914:	str	r2, [r3]
   15918:	ldr	r3, [pc, #1524]	; 15f14 <ftello64@plt+0x483c>
   1591c:	mov	r2, #1
   15920:	str	r2, [r3]
   15924:	ldr	r3, [pc, #1500]	; 15f08 <ftello64@plt+0x4830>
   15928:	ldr	r3, [r3]
   1592c:	mov	r2, #0
   15930:	str	r2, [r3]
   15934:	b	15cac <ftello64@plt+0x45d4>
   15938:	ldr	r3, [pc, #1356]	; 15e8c <ftello64@plt+0x47b4>
   1593c:	ldrb	r3, [r3]
   15940:	cmp	r3, #0
   15944:	beq	15ab4 <ftello64@plt+0x43dc>
   15948:	ldr	r3, [pc, #1460]	; 15f04 <ftello64@plt+0x482c>
   1594c:	ldr	r3, [r3]
   15950:	ldr	r2, [fp, #-48]	; 0xffffffd0
   15954:	sub	r3, r2, r3
   15958:	ldr	r2, [pc, #1460]	; 15f14 <ftello64@plt+0x483c>
   1595c:	str	r3, [r2]
   15960:	ldr	r3, [pc, #1452]	; 15f14 <ftello64@plt+0x483c>
   15964:	ldr	r3, [r3]
   15968:	mov	r1, #4
   1596c:	mov	r0, r3
   15970:	bl	33e4c <ftello64@plt+0x22774>
   15974:	mov	r3, r0
   15978:	mov	r2, r3
   1597c:	ldr	r3, [pc, #1412]	; 15f08 <ftello64@plt+0x4830>
   15980:	str	r2, [r3]
   15984:	ldr	r3, [pc, #1416]	; 15f14 <ftello64@plt+0x483c>
   15988:	ldr	r3, [r3]
   1598c:	mov	r1, #8
   15990:	mov	r0, r3
   15994:	bl	33e4c <ftello64@plt+0x22774>
   15998:	mov	r3, r0
   1599c:	mov	r2, r3
   159a0:	ldr	r3, [pc, #1380]	; 15f0c <ftello64@plt+0x4834>
   159a4:	str	r2, [r3]
   159a8:	ldr	r3, [pc, #1380]	; 15f14 <ftello64@plt+0x483c>
   159ac:	ldr	r3, [r3]
   159b0:	mov	r1, #8
   159b4:	mov	r0, r3
   159b8:	bl	33e4c <ftello64@plt+0x22774>
   159bc:	mov	r3, r0
   159c0:	mov	r2, r3
   159c4:	ldr	r3, [pc, #1348]	; 15f10 <ftello64@plt+0x4838>
   159c8:	str	r2, [r3]
   159cc:	mov	r3, #0
   159d0:	str	r3, [fp, #-16]
   159d4:	b	15a9c <ftello64@plt+0x43c4>
   159d8:	ldr	r3, [pc, #1316]	; 15f04 <ftello64@plt+0x482c>
   159dc:	ldr	r3, [r3]
   159e0:	lsl	r3, r3, #2
   159e4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   159e8:	add	r3, r2, r3
   159ec:	ldr	r3, [r3]
   159f0:	ldrb	r3, [r3]
   159f4:	cmp	r3, #0
   159f8:	beq	15a2c <ftello64@plt+0x4354>
   159fc:	ldr	r3, [pc, #1280]	; 15f04 <ftello64@plt+0x482c>
   15a00:	ldr	r3, [r3]
   15a04:	lsl	r3, r3, #2
   15a08:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15a0c:	add	r3, r2, r3
   15a10:	ldr	r3, [r3]
   15a14:	ldr	r1, [pc, #1276]	; 15f18 <ftello64@plt+0x4840>
   15a18:	mov	r0, r3
   15a1c:	bl	11330 <strcmp@plt>
   15a20:	mov	r3, r0
   15a24:	cmp	r3, #0
   15a28:	bne	15a4c <ftello64@plt+0x4374>
   15a2c:	ldr	r3, [pc, #1236]	; 15f08 <ftello64@plt+0x4830>
   15a30:	ldr	r2, [r3]
   15a34:	ldr	r3, [fp, #-16]
   15a38:	lsl	r3, r3, #2
   15a3c:	add	r3, r2, r3
   15a40:	mov	r2, #0
   15a44:	str	r2, [r3]
   15a48:	b	15a7c <ftello64@plt+0x43a4>
   15a4c:	ldr	r3, [pc, #1204]	; 15f08 <ftello64@plt+0x4830>
   15a50:	ldr	r2, [r3]
   15a54:	ldr	r3, [fp, #-16]
   15a58:	lsl	r3, r3, #2
   15a5c:	add	r3, r2, r3
   15a60:	ldr	r2, [pc, #1180]	; 15f04 <ftello64@plt+0x482c>
   15a64:	ldr	r2, [r2]
   15a68:	lsl	r2, r2, #2
   15a6c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   15a70:	add	r2, r1, r2
   15a74:	ldr	r2, [r2]
   15a78:	str	r2, [r3]
   15a7c:	ldr	r3, [pc, #1152]	; 15f04 <ftello64@plt+0x482c>
   15a80:	ldr	r3, [r3]
   15a84:	add	r3, r3, #1
   15a88:	ldr	r2, [pc, #1140]	; 15f04 <ftello64@plt+0x482c>
   15a8c:	str	r3, [r2]
   15a90:	ldr	r3, [fp, #-16]
   15a94:	add	r3, r3, #1
   15a98:	str	r3, [fp, #-16]
   15a9c:	ldr	r3, [pc, #1136]	; 15f14 <ftello64@plt+0x483c>
   15aa0:	ldr	r3, [r3]
   15aa4:	ldr	r2, [fp, #-16]
   15aa8:	cmp	r2, r3
   15aac:	blt	159d8 <ftello64@plt+0x4300>
   15ab0:	b	15cac <ftello64@plt+0x45d4>
   15ab4:	ldr	r3, [pc, #1112]	; 15f14 <ftello64@plt+0x483c>
   15ab8:	mov	r2, #1
   15abc:	str	r2, [r3]
   15ac0:	mov	r0, #4
   15ac4:	bl	33c70 <ftello64@plt+0x22598>
   15ac8:	mov	r3, r0
   15acc:	mov	r2, r3
   15ad0:	ldr	r3, [pc, #1072]	; 15f08 <ftello64@plt+0x4830>
   15ad4:	str	r2, [r3]
   15ad8:	mov	r0, #8
   15adc:	bl	33c70 <ftello64@plt+0x22598>
   15ae0:	mov	r3, r0
   15ae4:	mov	r2, r3
   15ae8:	ldr	r3, [pc, #1052]	; 15f0c <ftello64@plt+0x4834>
   15aec:	str	r2, [r3]
   15af0:	mov	r0, #8
   15af4:	bl	33c70 <ftello64@plt+0x22598>
   15af8:	mov	r3, r0
   15afc:	mov	r2, r3
   15b00:	ldr	r3, [pc, #1032]	; 15f10 <ftello64@plt+0x4838>
   15b04:	str	r2, [r3]
   15b08:	ldr	r3, [pc, #1012]	; 15f04 <ftello64@plt+0x482c>
   15b0c:	ldr	r3, [r3]
   15b10:	lsl	r3, r3, #2
   15b14:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15b18:	add	r3, r2, r3
   15b1c:	ldr	r3, [r3]
   15b20:	ldrb	r3, [r3]
   15b24:	cmp	r3, #0
   15b28:	beq	15b5c <ftello64@plt+0x4484>
   15b2c:	ldr	r3, [pc, #976]	; 15f04 <ftello64@plt+0x482c>
   15b30:	ldr	r3, [r3]
   15b34:	lsl	r3, r3, #2
   15b38:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15b3c:	add	r3, r2, r3
   15b40:	ldr	r3, [r3]
   15b44:	ldr	r1, [pc, #972]	; 15f18 <ftello64@plt+0x4840>
   15b48:	mov	r0, r3
   15b4c:	bl	11330 <strcmp@plt>
   15b50:	mov	r3, r0
   15b54:	cmp	r3, #0
   15b58:	bne	15b70 <ftello64@plt+0x4498>
   15b5c:	ldr	r3, [pc, #932]	; 15f08 <ftello64@plt+0x4830>
   15b60:	ldr	r3, [r3]
   15b64:	mov	r2, #0
   15b68:	str	r2, [r3]
   15b6c:	b	15b94 <ftello64@plt+0x44bc>
   15b70:	ldr	r3, [pc, #912]	; 15f08 <ftello64@plt+0x4830>
   15b74:	ldr	r3, [r3]
   15b78:	ldr	r2, [pc, #900]	; 15f04 <ftello64@plt+0x482c>
   15b7c:	ldr	r2, [r2]
   15b80:	lsl	r2, r2, #2
   15b84:	ldr	r1, [fp, #-52]	; 0xffffffcc
   15b88:	add	r2, r1, r2
   15b8c:	ldr	r2, [r2]
   15b90:	str	r2, [r3]
   15b94:	ldr	r3, [pc, #872]	; 15f04 <ftello64@plt+0x482c>
   15b98:	ldr	r3, [r3]
   15b9c:	add	r3, r3, #1
   15ba0:	ldr	r2, [pc, #860]	; 15f04 <ftello64@plt+0x482c>
   15ba4:	str	r3, [r2]
   15ba8:	ldr	r3, [pc, #852]	; 15f04 <ftello64@plt+0x482c>
   15bac:	ldr	r2, [r3]
   15bb0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15bb4:	cmp	r2, r3
   15bb8:	bge	15c50 <ftello64@plt+0x4578>
   15bbc:	ldr	r3, [pc, #832]	; 15f04 <ftello64@plt+0x482c>
   15bc0:	ldr	r3, [r3]
   15bc4:	lsl	r3, r3, #2
   15bc8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15bcc:	add	r3, r2, r3
   15bd0:	ldr	r0, [r3]
   15bd4:	ldr	r3, [pc, #776]	; 15ee4 <ftello64@plt+0x480c>
   15bd8:	ldr	r3, [r3]
   15bdc:	mov	r2, r3
   15be0:	ldr	r1, [pc, #820]	; 15f1c <ftello64@plt+0x4844>
   15be4:	bl	16720 <ftello64@plt+0x5048>
   15be8:	mov	r3, r0
   15bec:	cmp	r3, #0
   15bf0:	bne	15c3c <ftello64@plt+0x4564>
   15bf4:	bl	1157c <__errno_location@plt>
   15bf8:	mov	r3, r0
   15bfc:	ldr	r4, [r3]
   15c00:	ldr	r3, [pc, #764]	; 15f04 <ftello64@plt+0x482c>
   15c04:	ldr	r3, [r3]
   15c08:	lsl	r3, r3, #2
   15c0c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15c10:	add	r3, r2, r3
   15c14:	ldr	r3, [r3]
   15c18:	mov	r2, r3
   15c1c:	mov	r1, #3
   15c20:	mov	r0, #0
   15c24:	bl	19648 <ftello64@plt+0x7f70>
   15c28:	mov	r3, r0
   15c2c:	ldr	r2, [pc, #748]	; 15f20 <ftello64@plt+0x4848>
   15c30:	mov	r1, r4
   15c34:	mov	r0, #1
   15c38:	bl	114bc <error@plt>
   15c3c:	ldr	r3, [pc, #704]	; 15f04 <ftello64@plt+0x482c>
   15c40:	ldr	r3, [r3]
   15c44:	add	r3, r3, #1
   15c48:	ldr	r2, [pc, #692]	; 15f04 <ftello64@plt+0x482c>
   15c4c:	str	r3, [r2]
   15c50:	ldr	r3, [pc, #684]	; 15f04 <ftello64@plt+0x482c>
   15c54:	ldr	r2, [r3]
   15c58:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15c5c:	cmp	r2, r3
   15c60:	bge	15cac <ftello64@plt+0x45d4>
   15c64:	ldr	r0, [pc, #696]	; 15f24 <ftello64@plt+0x484c>
   15c68:	bl	1154c <gettext@plt>
   15c6c:	mov	r4, r0
   15c70:	ldr	r3, [pc, #652]	; 15f04 <ftello64@plt+0x482c>
   15c74:	ldr	r3, [r3]
   15c78:	lsl	r3, r3, #2
   15c7c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   15c80:	add	r3, r2, r3
   15c84:	ldr	r3, [r3]
   15c88:	mov	r0, r3
   15c8c:	bl	198b8 <ftello64@plt+0x81e0>
   15c90:	mov	r3, r0
   15c94:	mov	r2, r4
   15c98:	mov	r1, #0
   15c9c:	mov	r0, #0
   15ca0:	bl	114bc <error@plt>
   15ca4:	mov	r0, #1
   15ca8:	bl	15160 <ftello64@plt+0x3a88>
   15cac:	ldr	r3, [pc, #528]	; 15ec4 <ftello64@plt+0x47ec>
   15cb0:	ldr	r3, [r3]
   15cb4:	cmp	r3, #0
   15cb8:	bne	15ce0 <ftello64@plt+0x4608>
   15cbc:	ldr	r3, [pc, #456]	; 15e8c <ftello64@plt+0x47b4>
   15cc0:	ldrb	r3, [r3]
   15cc4:	cmp	r3, #0
   15cc8:	beq	15cd4 <ftello64@plt+0x45fc>
   15ccc:	mov	r3, #1
   15cd0:	b	15cd8 <ftello64@plt+0x4600>
   15cd4:	mov	r3, #2
   15cd8:	ldr	r2, [pc, #484]	; 15ec4 <ftello64@plt+0x47ec>
   15cdc:	str	r3, [r2]
   15ce0:	bl	11fb0 <ftello64@plt+0x8d8>
   15ce4:	ldr	r3, [pc, #424]	; 15e94 <ftello64@plt+0x47bc>
   15ce8:	ldr	r3, [r3]
   15cec:	cmp	r3, #0
   15cf0:	beq	15d04 <ftello64@plt+0x462c>
   15cf4:	ldr	r3, [pc, #408]	; 15e94 <ftello64@plt+0x47bc>
   15cf8:	ldr	r3, [r3]
   15cfc:	mov	r0, r3
   15d00:	bl	12688 <ftello64@plt+0xfb0>
   15d04:	ldr	r3, [pc, #408]	; 15ea4 <ftello64@plt+0x47cc>
   15d08:	ldr	r3, [r3]
   15d0c:	cmp	r3, #0
   15d10:	beq	15d44 <ftello64@plt+0x466c>
   15d14:	ldr	r3, [pc, #392]	; 15ea4 <ftello64@plt+0x47cc>
   15d18:	ldr	r3, [r3]
   15d1c:	ldr	r1, [pc, #516]	; 15f28 <ftello64@plt+0x4850>
   15d20:	mov	r0, r3
   15d24:	bl	12760 <ftello64@plt+0x1088>
   15d28:	ldr	r3, [pc, #504]	; 15f28 <ftello64@plt+0x4850>
   15d2c:	ldr	r3, [r3, #8]
   15d30:	cmp	r3, #0
   15d34:	bne	15d44 <ftello64@plt+0x466c>
   15d38:	ldr	r3, [pc, #356]	; 15ea4 <ftello64@plt+0x47cc>
   15d3c:	mov	r2, #0
   15d40:	str	r2, [r3]
   15d44:	ldr	r3, [pc, #348]	; 15ea8 <ftello64@plt+0x47d0>
   15d48:	ldr	r3, [r3]
   15d4c:	cmp	r3, #0
   15d50:	beq	15d84 <ftello64@plt+0x46ac>
   15d54:	ldr	r3, [pc, #332]	; 15ea8 <ftello64@plt+0x47d0>
   15d58:	ldr	r3, [r3]
   15d5c:	ldr	r1, [pc, #456]	; 15f2c <ftello64@plt+0x4854>
   15d60:	mov	r0, r3
   15d64:	bl	12760 <ftello64@plt+0x1088>
   15d68:	ldr	r3, [pc, #444]	; 15f2c <ftello64@plt+0x4854>
   15d6c:	ldr	r3, [r3, #8]
   15d70:	cmp	r3, #0
   15d74:	bne	15d84 <ftello64@plt+0x46ac>
   15d78:	ldr	r3, [pc, #296]	; 15ea8 <ftello64@plt+0x47d0>
   15d7c:	mov	r2, #0
   15d80:	str	r2, [r3]
   15d84:	ldr	r3, [pc, #420]	; 15f30 <ftello64@plt+0x4858>
   15d88:	mov	r2, #0
   15d8c:	str	r2, [r3]
   15d90:	ldr	r1, [pc, #412]	; 15f34 <ftello64@plt+0x485c>
   15d94:	mov	r2, #0
   15d98:	mov	r3, #0
   15d9c:	strd	r2, [r1]
   15da0:	ldr	r3, [pc, #400]	; 15f38 <ftello64@plt+0x4860>
   15da4:	mov	r2, #0
   15da8:	str	r2, [r3]
   15dac:	ldr	r3, [pc, #392]	; 15f3c <ftello64@plt+0x4864>
   15db0:	mov	r2, #0
   15db4:	str	r2, [r3]
   15db8:	mov	r3, #0
   15dbc:	str	r3, [fp, #-16]
   15dc0:	b	15e4c <ftello64@plt+0x4774>
   15dc4:	ldr	r3, [pc, #324]	; 15f10 <ftello64@plt+0x4838>
   15dc8:	ldr	r2, [r3]
   15dcc:	ldr	r3, [fp, #-16]
   15dd0:	lsl	r3, r3, #3
   15dd4:	add	r3, r2, r3
   15dd8:	str	r3, [fp, #-24]	; 0xffffffe8
   15ddc:	ldr	r3, [pc, #292]	; 15f08 <ftello64@plt+0x4830>
   15de0:	ldr	r2, [r3]
   15de4:	ldr	r3, [fp, #-16]
   15de8:	lsl	r3, r3, #2
   15dec:	add	r3, r2, r3
   15df0:	ldr	r3, [r3]
   15df4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15df8:	mov	r0, r3
   15dfc:	bl	121b8 <ftello64@plt+0xae0>
   15e00:	ldr	r0, [fp, #-16]
   15e04:	bl	128f8 <ftello64@plt+0x1220>
   15e08:	ldr	r3, [pc, #292]	; 15f34 <ftello64@plt+0x485c>
   15e0c:	ldrd	r2, [r3]
   15e10:	adds	r2, r2, #1
   15e14:	adc	r3, r3, #0
   15e18:	ldr	r1, [pc, #276]	; 15f34 <ftello64@plt+0x485c>
   15e1c:	strd	r2, [r1]
   15e20:	ldr	r3, [pc, #228]	; 15f0c <ftello64@plt+0x4834>
   15e24:	ldr	r2, [r3]
   15e28:	ldr	r3, [fp, #-16]
   15e2c:	lsl	r3, r3, #3
   15e30:	add	r1, r2, r3
   15e34:	ldr	r3, [pc, #248]	; 15f34 <ftello64@plt+0x485c>
   15e38:	ldrd	r2, [r3]
   15e3c:	strd	r2, [r1]
   15e40:	ldr	r3, [fp, #-16]
   15e44:	add	r3, r3, #1
   15e48:	str	r3, [fp, #-16]
   15e4c:	ldr	r3, [pc, #192]	; 15f14 <ftello64@plt+0x483c>
   15e50:	ldr	r3, [r3]
   15e54:	ldr	r2, [fp, #-16]
   15e58:	cmp	r2, r3
   15e5c:	blt	15dc4 <ftello64@plt+0x46ec>
   15e60:	bl	1263c <ftello64@plt+0xf64>
   15e64:	bl	13364 <ftello64@plt+0x1c8c>
   15e68:	bl	1505c <ftello64@plt+0x3984>
   15e6c:	mov	r3, #0
   15e70:	mov	r0, r3
   15e74:	sub	sp, fp, #12
   15e78:	pop	{r4, r5, fp, pc}
   15e7c:	andeq	r9, r3, r4, ror #9
   15e80:	ldrdeq	r9, [r3], -ip
   15e84:	strdeq	r9, [r3], -ip
   15e88:	strdeq	r6, [r1], -r0
   15e8c:	andeq	fp, r4, r8, ror r1
   15e90:	strdeq	fp, [r4], -r8
   15e94:	andeq	fp, r4, ip, lsl #4
   15e98:	andeq	fp, r4, r8, lsl #4
   15e9c:	strdeq	r9, [r3], -r4
   15ea0:	andeq	fp, r4, r0, lsl #3
   15ea4:	andeq	fp, r4, r4, lsl r2
   15ea8:	andeq	fp, r4, r0, lsl r2
   15eac:	andeq	fp, r4, r1, lsl #4
   15eb0:	andeq	r9, r3, ip, lsl #30
   15eb4:	andeq	fp, r4, ip, ror r1
   15eb8:	andeq	fp, r4, r0, lsl #4
   15ebc:	andeq	fp, r4, r4, lsl #3
   15ec0:	andeq	fp, r4, r8, lsl #3
   15ec4:	andeq	fp, r4, r4, lsl #4
   15ec8:	andeq	fp, r4, r2, lsl #4
   15ecc:	andeq	fp, r4, r8, lsl r2
   15ed0:	andeq	fp, r4, ip, lsr r3
   15ed4:	muleq	r4, r0, r1
   15ed8:	ldrdeq	r9, [r3], -r4
   15edc:	andeq	r9, r3, r8, asr #29
   15ee0:	andeq	r9, r3, r4, lsr #30
   15ee4:	strdeq	fp, [r4], -r4
   15ee8:	andeq	fp, r4, ip, lsl #3
   15eec:	andeq	r9, r3, r0, lsr pc
   15ef0:	andeq	r9, r3, r4, asr #30
   15ef4:	andeq	r9, r3, ip, lsr #8
   15ef8:	andeq	r9, r3, ip, lsr #25
   15efc:	andeq	r9, r3, ip, lsl #27
   15f00:	andeq	r9, r3, r0, asr pc
   15f04:	andeq	fp, r4, r0, ror #3
   15f08:	andeq	fp, r4, r8, lsr #13
   15f0c:	andeq	fp, r4, ip, lsr #13
   15f10:			; <UNDEFINED> instruction: 0x0004b6b0
   15f14:	muleq	r4, r8, r6
   15f18:	strdeq	r9, [r3], -ip
   15f1c:	andeq	r9, r3, ip, ror #30
   15f20:	andeq	r9, r3, r0, lsl #12
   15f24:	andeq	r9, r3, r0, ror pc
   15f28:	andeq	fp, r4, r0, lsl #13
   15f2c:	andeq	fp, r4, ip, lsl #13
   15f30:			; <UNDEFINED> instruction: 0x0004b6bc
   15f34:	andeq	fp, r4, r0, lsr #13
   15f38:	andeq	fp, r4, r8, ror r6
   15f3c:	andeq	fp, r4, ip, ror r6
   15f40:	push	{fp, lr}
   15f44:	add	fp, sp, #4
   15f48:	mov	r0, #1
   15f4c:	bl	15160 <ftello64@plt+0x3a88>
   15f50:	nop			; (mov r0, r0)
   15f54:	pop	{fp, pc}
   15f58:	push	{fp, lr}
   15f5c:	add	fp, sp, #4
   15f60:	sub	sp, sp, #32
   15f64:	str	r0, [fp, #-24]	; 0xffffffe8
   15f68:	str	r1, [fp, #-28]	; 0xffffffe4
   15f6c:	str	r2, [fp, #-32]	; 0xffffffe0
   15f70:	str	r3, [fp, #-36]	; 0xffffffdc
   15f74:	mvn	r3, #0
   15f78:	str	r3, [fp, #-12]
   15f7c:	mov	r3, #0
   15f80:	strb	r3, [fp, #-13]
   15f84:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15f88:	bl	11558 <strlen@plt>
   15f8c:	str	r0, [fp, #-20]	; 0xffffffec
   15f90:	mov	r3, #0
   15f94:	str	r3, [fp, #-8]
   15f98:	b	16078 <ftello64@plt+0x49a0>
   15f9c:	ldr	r3, [fp, #-8]
   15fa0:	lsl	r3, r3, #2
   15fa4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   15fa8:	add	r3, r2, r3
   15fac:	ldr	r3, [r3]
   15fb0:	ldr	r2, [fp, #-20]	; 0xffffffec
   15fb4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15fb8:	mov	r0, r3
   15fbc:	bl	11690 <strncmp@plt>
   15fc0:	mov	r3, r0
   15fc4:	cmp	r3, #0
   15fc8:	bne	1606c <ftello64@plt+0x4994>
   15fcc:	ldr	r3, [fp, #-8]
   15fd0:	lsl	r3, r3, #2
   15fd4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   15fd8:	add	r3, r2, r3
   15fdc:	ldr	r3, [r3]
   15fe0:	mov	r0, r3
   15fe4:	bl	11558 <strlen@plt>
   15fe8:	mov	r2, r0
   15fec:	ldr	r3, [fp, #-20]	; 0xffffffec
   15ff0:	cmp	r2, r3
   15ff4:	bne	16000 <ftello64@plt+0x4928>
   15ff8:	ldr	r3, [fp, #-8]
   15ffc:	b	160ac <ftello64@plt+0x49d4>
   16000:	ldr	r3, [fp, #-12]
   16004:	cmn	r3, #1
   16008:	bne	16018 <ftello64@plt+0x4940>
   1600c:	ldr	r3, [fp, #-8]
   16010:	str	r3, [fp, #-12]
   16014:	b	1606c <ftello64@plt+0x4994>
   16018:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1601c:	cmp	r3, #0
   16020:	beq	16064 <ftello64@plt+0x498c>
   16024:	ldr	r3, [fp, #-12]
   16028:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1602c:	mul	r3, r2, r3
   16030:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16034:	add	r0, r2, r3
   16038:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1603c:	ldr	r2, [fp, #-8]
   16040:	mul	r3, r2, r3
   16044:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16048:	add	r3, r2, r3
   1604c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16050:	mov	r1, r3
   16054:	bl	113f0 <memcmp@plt>
   16058:	mov	r3, r0
   1605c:	cmp	r3, #0
   16060:	beq	1606c <ftello64@plt+0x4994>
   16064:	mov	r3, #1
   16068:	strb	r3, [fp, #-13]
   1606c:	ldr	r3, [fp, #-8]
   16070:	add	r3, r3, #1
   16074:	str	r3, [fp, #-8]
   16078:	ldr	r3, [fp, #-8]
   1607c:	lsl	r3, r3, #2
   16080:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16084:	add	r3, r2, r3
   16088:	ldr	r3, [r3]
   1608c:	cmp	r3, #0
   16090:	bne	15f9c <ftello64@plt+0x48c4>
   16094:	ldrb	r3, [fp, #-13]
   16098:	cmp	r3, #0
   1609c:	beq	160a8 <ftello64@plt+0x49d0>
   160a0:	mvn	r3, #1
   160a4:	b	160ac <ftello64@plt+0x49d4>
   160a8:	ldr	r3, [fp, #-12]
   160ac:	mov	r0, r3
   160b0:	sub	sp, fp, #4
   160b4:	pop	{fp, pc}
   160b8:	push	{fp, lr}
   160bc:	add	fp, sp, #4
   160c0:	sub	sp, sp, #16
   160c4:	str	r0, [fp, #-16]
   160c8:	str	r1, [fp, #-20]	; 0xffffffec
   160cc:	mov	r3, #0
   160d0:	str	r3, [fp, #-8]
   160d4:	b	16118 <ftello64@plt+0x4a40>
   160d8:	ldr	r3, [fp, #-8]
   160dc:	lsl	r3, r3, #2
   160e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   160e4:	add	r3, r2, r3
   160e8:	ldr	r3, [r3]
   160ec:	ldr	r1, [fp, #-16]
   160f0:	mov	r0, r3
   160f4:	bl	11330 <strcmp@plt>
   160f8:	mov	r3, r0
   160fc:	cmp	r3, #0
   16100:	bne	1610c <ftello64@plt+0x4a34>
   16104:	ldr	r3, [fp, #-8]
   16108:	b	16138 <ftello64@plt+0x4a60>
   1610c:	ldr	r3, [fp, #-8]
   16110:	add	r3, r3, #1
   16114:	str	r3, [fp, #-8]
   16118:	ldr	r3, [fp, #-8]
   1611c:	lsl	r3, r3, #2
   16120:	ldr	r2, [fp, #-20]	; 0xffffffec
   16124:	add	r3, r2, r3
   16128:	ldr	r3, [r3]
   1612c:	cmp	r3, #0
   16130:	bne	160d8 <ftello64@plt+0x4a00>
   16134:	mvn	r3, #0
   16138:	mov	r0, r3
   1613c:	sub	sp, fp, #4
   16140:	pop	{fp, pc}
   16144:	push	{r4, fp, lr}
   16148:	add	fp, sp, #8
   1614c:	sub	sp, sp, #36	; 0x24
   16150:	str	r0, [fp, #-24]	; 0xffffffe8
   16154:	str	r1, [fp, #-28]	; 0xffffffe4
   16158:	str	r2, [fp, #-32]	; 0xffffffe0
   1615c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16160:	cmn	r3, #1
   16164:	bne	16178 <ftello64@plt+0x4aa0>
   16168:	ldr	r0, [pc, #96]	; 161d0 <ftello64@plt+0x4af8>
   1616c:	bl	1154c <gettext@plt>
   16170:	mov	r3, r0
   16174:	b	16184 <ftello64@plt+0x4aac>
   16178:	ldr	r0, [pc, #84]	; 161d4 <ftello64@plt+0x4afc>
   1617c:	bl	1154c <gettext@plt>
   16180:	mov	r3, r0
   16184:	str	r3, [fp, #-16]
   16188:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1618c:	mov	r1, #8
   16190:	mov	r0, #0
   16194:	bl	19424 <ftello64@plt+0x7d4c>
   16198:	mov	r4, r0
   1619c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   161a0:	mov	r0, #1
   161a4:	bl	19884 <ftello64@plt+0x81ac>
   161a8:	mov	r3, r0
   161ac:	str	r3, [sp]
   161b0:	mov	r3, r4
   161b4:	ldr	r2, [fp, #-16]
   161b8:	mov	r1, #0
   161bc:	mov	r0, #0
   161c0:	bl	114bc <error@plt>
   161c4:	nop			; (mov r0, r0)
   161c8:	sub	sp, fp, #8
   161cc:	pop	{r4, fp, pc}
   161d0:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   161d4:			; <UNDEFINED> instruction: 0x00039fb0
   161d8:	push	{r4, fp, lr}
   161dc:	add	fp, sp, #8
   161e0:	sub	sp, sp, #28
   161e4:	str	r0, [fp, #-24]	; 0xffffffe8
   161e8:	str	r1, [fp, #-28]	; 0xffffffe4
   161ec:	str	r2, [fp, #-32]	; 0xffffffe0
   161f0:	mov	r3, #0
   161f4:	str	r3, [fp, #-20]	; 0xffffffec
   161f8:	ldr	r0, [pc, #308]	; 16334 <ftello64@plt+0x4c5c>
   161fc:	bl	1154c <gettext@plt>
   16200:	mov	r2, r0
   16204:	ldr	r3, [pc, #300]	; 16338 <ftello64@plt+0x4c60>
   16208:	ldr	r3, [r3]
   1620c:	mov	r1, r3
   16210:	mov	r0, r2
   16214:	bl	112dc <fputs_unlocked@plt>
   16218:	mov	r3, #0
   1621c:	str	r3, [fp, #-16]
   16220:	b	162f8 <ftello64@plt+0x4c20>
   16224:	ldr	r3, [fp, #-16]
   16228:	cmp	r3, #0
   1622c:	beq	16260 <ftello64@plt+0x4b88>
   16230:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16234:	ldr	r2, [fp, #-16]
   16238:	mul	r3, r2, r3
   1623c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16240:	add	r3, r2, r3
   16244:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16248:	mov	r1, r3
   1624c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16250:	bl	113f0 <memcmp@plt>
   16254:	mov	r3, r0
   16258:	cmp	r3, #0
   1625c:	beq	162b4 <ftello64@plt+0x4bdc>
   16260:	ldr	r3, [pc, #208]	; 16338 <ftello64@plt+0x4c60>
   16264:	ldr	r4, [r3]
   16268:	ldr	r3, [fp, #-16]
   1626c:	lsl	r3, r3, #2
   16270:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16274:	add	r3, r2, r3
   16278:	ldr	r3, [r3]
   1627c:	mov	r0, r3
   16280:	bl	198b8 <ftello64@plt+0x81e0>
   16284:	mov	r3, r0
   16288:	mov	r2, r3
   1628c:	ldr	r1, [pc, #168]	; 1633c <ftello64@plt+0x4c64>
   16290:	mov	r0, r4
   16294:	bl	11570 <fprintf@plt>
   16298:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1629c:	ldr	r2, [fp, #-16]
   162a0:	mul	r3, r2, r3
   162a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   162a8:	add	r3, r2, r3
   162ac:	str	r3, [fp, #-20]	; 0xffffffec
   162b0:	b	162ec <ftello64@plt+0x4c14>
   162b4:	ldr	r3, [pc, #124]	; 16338 <ftello64@plt+0x4c60>
   162b8:	ldr	r4, [r3]
   162bc:	ldr	r3, [fp, #-16]
   162c0:	lsl	r3, r3, #2
   162c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   162c8:	add	r3, r2, r3
   162cc:	ldr	r3, [r3]
   162d0:	mov	r0, r3
   162d4:	bl	198b8 <ftello64@plt+0x81e0>
   162d8:	mov	r3, r0
   162dc:	mov	r2, r3
   162e0:	ldr	r1, [pc, #88]	; 16340 <ftello64@plt+0x4c68>
   162e4:	mov	r0, r4
   162e8:	bl	11570 <fprintf@plt>
   162ec:	ldr	r3, [fp, #-16]
   162f0:	add	r3, r3, #1
   162f4:	str	r3, [fp, #-16]
   162f8:	ldr	r3, [fp, #-16]
   162fc:	lsl	r3, r3, #2
   16300:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16304:	add	r3, r2, r3
   16308:	ldr	r3, [r3]
   1630c:	cmp	r3, #0
   16310:	bne	16224 <ftello64@plt+0x4b4c>
   16314:	ldr	r3, [pc, #28]	; 16338 <ftello64@plt+0x4c60>
   16318:	ldr	r3, [r3]
   1631c:	mov	r1, r3
   16320:	mov	r0, #10
   16324:	bl	116cc <putc_unlocked@plt>
   16328:	nop			; (mov r0, r0)
   1632c:	sub	sp, fp, #8
   16330:	pop	{r4, fp, pc}
   16334:	ldrdeq	r9, [r3], -r0
   16338:	andeq	fp, r4, r8, ror #3
   1633c:	andeq	r9, r3, r8, ror #31
   16340:	strdeq	r9, [r3], -r0
   16344:	push	{fp, lr}
   16348:	add	fp, sp, #4
   1634c:	sub	sp, sp, #24
   16350:	str	r0, [fp, #-16]
   16354:	str	r1, [fp, #-20]	; 0xffffffec
   16358:	str	r2, [fp, #-24]	; 0xffffffe8
   1635c:	str	r3, [fp, #-28]	; 0xffffffe4
   16360:	ldrb	r3, [fp, #12]
   16364:	cmp	r3, #0
   16368:	beq	16388 <ftello64@plt+0x4cb0>
   1636c:	ldr	r3, [fp, #4]
   16370:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16374:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16378:	ldr	r0, [fp, #-20]	; 0xffffffec
   1637c:	bl	15f58 <ftello64@plt+0x4880>
   16380:	str	r0, [fp, #-8]
   16384:	b	16398 <ftello64@plt+0x4cc0>
   16388:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1638c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16390:	bl	160b8 <ftello64@plt+0x49e0>
   16394:	str	r0, [fp, #-8]
   16398:	ldr	r3, [fp, #-8]
   1639c:	cmp	r3, #0
   163a0:	blt	163ac <ftello64@plt+0x4cd4>
   163a4:	ldr	r3, [fp, #-8]
   163a8:	b	163d8 <ftello64@plt+0x4d00>
   163ac:	ldr	r2, [fp, #-8]
   163b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   163b4:	ldr	r0, [fp, #-16]
   163b8:	bl	16144 <ftello64@plt+0x4a6c>
   163bc:	ldr	r2, [fp, #4]
   163c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   163c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   163c8:	bl	161d8 <ftello64@plt+0x4b00>
   163cc:	ldr	r3, [fp, #8]
   163d0:	blx	r3
   163d4:	mvn	r3, #0
   163d8:	mov	r0, r3
   163dc:	sub	sp, fp, #4
   163e0:	pop	{fp, pc}
   163e4:	push	{fp, lr}
   163e8:	add	fp, sp, #4
   163ec:	sub	sp, sp, #24
   163f0:	str	r0, [fp, #-16]
   163f4:	str	r1, [fp, #-20]	; 0xffffffec
   163f8:	str	r2, [fp, #-24]	; 0xffffffe8
   163fc:	str	r3, [fp, #-28]	; 0xffffffe4
   16400:	mov	r3, #0
   16404:	str	r3, [fp, #-8]
   16408:	b	16460 <ftello64@plt+0x4d88>
   1640c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16410:	ldr	r2, [fp, #-8]
   16414:	mul	r3, r2, r3
   16418:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1641c:	add	r3, r2, r3
   16420:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16424:	mov	r1, r3
   16428:	ldr	r0, [fp, #-16]
   1642c:	bl	113f0 <memcmp@plt>
   16430:	mov	r3, r0
   16434:	cmp	r3, #0
   16438:	bne	16454 <ftello64@plt+0x4d7c>
   1643c:	ldr	r3, [fp, #-8]
   16440:	lsl	r3, r3, #2
   16444:	ldr	r2, [fp, #-20]	; 0xffffffec
   16448:	add	r3, r2, r3
   1644c:	ldr	r3, [r3]
   16450:	b	16480 <ftello64@plt+0x4da8>
   16454:	ldr	r3, [fp, #-8]
   16458:	add	r3, r3, #1
   1645c:	str	r3, [fp, #-8]
   16460:	ldr	r3, [fp, #-8]
   16464:	lsl	r3, r3, #2
   16468:	ldr	r2, [fp, #-20]	; 0xffffffec
   1646c:	add	r3, r2, r3
   16470:	ldr	r3, [r3]
   16474:	cmp	r3, #0
   16478:	bne	1640c <ftello64@plt+0x4d34>
   1647c:	mov	r3, #0
   16480:	mov	r0, r3
   16484:	sub	sp, fp, #4
   16488:	pop	{fp, pc}
   1648c:	push	{fp}		; (str fp, [sp, #-4]!)
   16490:	add	fp, sp, #0
   16494:	sub	sp, sp, #12
   16498:	str	r0, [fp, #-8]
   1649c:	ldr	r2, [pc, #20]	; 164b8 <ftello64@plt+0x4de0>
   164a0:	ldr	r3, [fp, #-8]
   164a4:	str	r3, [r2]
   164a8:	nop			; (mov r0, r0)
   164ac:	add	sp, fp, #0
   164b0:	pop	{fp}		; (ldr fp, [sp], #4)
   164b4:	bx	lr
   164b8:	andeq	fp, r4, r8, lsl #16
   164bc:	push	{fp}		; (str fp, [sp, #-4]!)
   164c0:	add	fp, sp, #0
   164c4:	sub	sp, sp, #12
   164c8:	mov	r3, r0
   164cc:	strb	r3, [fp, #-5]
   164d0:	ldr	r2, [pc, #20]	; 164ec <ftello64@plt+0x4e14>
   164d4:	ldrb	r3, [fp, #-5]
   164d8:	strb	r3, [r2]
   164dc:	nop			; (mov r0, r0)
   164e0:	add	sp, fp, #0
   164e4:	pop	{fp}		; (ldr fp, [sp], #4)
   164e8:	bx	lr
   164ec:	andeq	fp, r4, ip, lsl #16
   164f0:	push	{r4, fp, lr}
   164f4:	add	fp, sp, #8
   164f8:	sub	sp, sp, #20
   164fc:	ldr	r3, [pc, #256]	; 16604 <ftello64@plt+0x4f2c>
   16500:	ldr	r3, [r3]
   16504:	mov	r0, r3
   16508:	bl	354d0 <ftello64@plt+0x23df8>
   1650c:	mov	r3, r0
   16510:	cmp	r3, #0
   16514:	beq	165cc <ftello64@plt+0x4ef4>
   16518:	ldr	r3, [pc, #232]	; 16608 <ftello64@plt+0x4f30>
   1651c:	ldrb	r3, [r3]
   16520:	eor	r3, r3, #1
   16524:	uxtb	r3, r3
   16528:	cmp	r3, #0
   1652c:	bne	16544 <ftello64@plt+0x4e6c>
   16530:	bl	1157c <__errno_location@plt>
   16534:	mov	r3, r0
   16538:	ldr	r3, [r3]
   1653c:	cmp	r3, #32
   16540:	beq	165cc <ftello64@plt+0x4ef4>
   16544:	ldr	r0, [pc, #192]	; 1660c <ftello64@plt+0x4f34>
   16548:	bl	1154c <gettext@plt>
   1654c:	str	r0, [fp, #-16]
   16550:	ldr	r3, [pc, #184]	; 16610 <ftello64@plt+0x4f38>
   16554:	ldr	r3, [r3]
   16558:	cmp	r3, #0
   1655c:	beq	165a0 <ftello64@plt+0x4ec8>
   16560:	bl	1157c <__errno_location@plt>
   16564:	mov	r3, r0
   16568:	ldr	r4, [r3]
   1656c:	ldr	r3, [pc, #156]	; 16610 <ftello64@plt+0x4f38>
   16570:	ldr	r3, [r3]
   16574:	mov	r0, r3
   16578:	bl	195e8 <ftello64@plt+0x7f10>
   1657c:	mov	r2, r0
   16580:	ldr	r3, [fp, #-16]
   16584:	str	r3, [sp]
   16588:	mov	r3, r2
   1658c:	ldr	r2, [pc, #128]	; 16614 <ftello64@plt+0x4f3c>
   16590:	mov	r1, r4
   16594:	mov	r0, #0
   16598:	bl	114bc <error@plt>
   1659c:	b	165bc <ftello64@plt+0x4ee4>
   165a0:	bl	1157c <__errno_location@plt>
   165a4:	mov	r3, r0
   165a8:	ldr	r1, [r3]
   165ac:	ldr	r3, [fp, #-16]
   165b0:	ldr	r2, [pc, #96]	; 16618 <ftello64@plt+0x4f40>
   165b4:	mov	r0, #0
   165b8:	bl	114bc <error@plt>
   165bc:	ldr	r3, [pc, #88]	; 1661c <ftello64@plt+0x4f44>
   165c0:	ldr	r3, [r3]
   165c4:	mov	r0, r3
   165c8:	bl	1139c <_exit@plt>
   165cc:	ldr	r3, [pc, #76]	; 16620 <ftello64@plt+0x4f48>
   165d0:	ldr	r3, [r3]
   165d4:	mov	r0, r3
   165d8:	bl	354d0 <ftello64@plt+0x23df8>
   165dc:	mov	r3, r0
   165e0:	cmp	r3, #0
   165e4:	beq	165f8 <ftello64@plt+0x4f20>
   165e8:	ldr	r3, [pc, #44]	; 1661c <ftello64@plt+0x4f44>
   165ec:	ldr	r3, [r3]
   165f0:	mov	r0, r3
   165f4:	bl	1139c <_exit@plt>
   165f8:	nop			; (mov r0, r0)
   165fc:	sub	sp, fp, #8
   16600:	pop	{r4, fp, pc}
   16604:	strdeq	fp, [r4], -r4
   16608:	andeq	fp, r4, ip, lsl #16
   1660c:	strdeq	r9, [r3], -r8
   16610:	andeq	fp, r4, r8, lsl #16
   16614:	andeq	sl, r3, r4
   16618:	andeq	sl, r3, ip
   1661c:	muleq	r4, r4, r1
   16620:	andeq	fp, r4, r8, ror #3
   16624:	push	{r4, fp, lr}
   16628:	add	fp, sp, #8
   1662c:	sub	sp, sp, #20
   16630:	str	r0, [fp, #-24]	; 0xffffffe8
   16634:	bl	1157c <__errno_location@plt>
   16638:	mov	r3, r0
   1663c:	ldr	r3, [r3]
   16640:	str	r3, [fp, #-20]	; 0xffffffec
   16644:	bl	1157c <__errno_location@plt>
   16648:	mov	r3, r0
   1664c:	ldr	r3, [r3]
   16650:	str	r3, [fp, #-16]
   16654:	bl	1157c <__errno_location@plt>
   16658:	mov	r2, r0
   1665c:	mov	r3, #0
   16660:	str	r3, [r2]
   16664:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16668:	bl	11378 <free@plt>
   1666c:	bl	1157c <__errno_location@plt>
   16670:	mov	r4, r0
   16674:	bl	1157c <__errno_location@plt>
   16678:	mov	r3, r0
   1667c:	ldr	r3, [r3]
   16680:	cmp	r3, #0
   16684:	moveq	r3, #1
   16688:	movne	r3, #0
   1668c:	uxtb	r3, r3
   16690:	lsl	r3, r3, #2
   16694:	sub	r2, fp, #12
   16698:	add	r3, r2, r3
   1669c:	ldr	r3, [r3, #-8]
   166a0:	str	r3, [r4]
   166a4:	nop			; (mov r0, r0)
   166a8:	sub	sp, fp, #8
   166ac:	pop	{r4, fp, pc}
   166b0:	push	{fp, lr}
   166b4:	add	fp, sp, #4
   166b8:	sub	sp, sp, #16
   166bc:	str	r0, [fp, #-16]
   166c0:	mov	r1, #0
   166c4:	ldr	r0, [pc, #80]	; 1671c <ftello64@plt+0x5044>
   166c8:	bl	114c8 <open64@plt>
   166cc:	str	r0, [fp, #-8]
   166d0:	ldr	r2, [fp, #-8]
   166d4:	ldr	r3, [fp, #-16]
   166d8:	cmp	r2, r3
   166dc:	beq	1670c <ftello64@plt+0x5034>
   166e0:	ldr	r3, [fp, #-8]
   166e4:	cmp	r3, #0
   166e8:	blt	16704 <ftello64@plt+0x502c>
   166ec:	ldr	r0, [fp, #-8]
   166f0:	bl	116a8 <close@plt>
   166f4:	bl	1157c <__errno_location@plt>
   166f8:	mov	r2, r0
   166fc:	mov	r3, #9
   16700:	str	r3, [r2]
   16704:	mov	r3, #0
   16708:	b	16710 <ftello64@plt+0x5038>
   1670c:	mov	r3, #1
   16710:	mov	r0, r3
   16714:	sub	sp, fp, #4
   16718:	pop	{fp, pc}
   1671c:	andeq	sl, r3, r0, lsl r0
   16720:	push	{fp, lr}
   16724:	add	fp, sp, #4
   16728:	sub	sp, sp, #24
   1672c:	str	r0, [fp, #-16]
   16730:	str	r1, [fp, #-20]	; 0xffffffec
   16734:	str	r2, [fp, #-24]	; 0xffffffe8
   16738:	mov	r3, #0
   1673c:	strb	r3, [fp, #-5]
   16740:	mov	r3, #0
   16744:	strb	r3, [fp, #-6]
   16748:	mov	r3, #0
   1674c:	strb	r3, [fp, #-7]
   16750:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16754:	bl	115c4 <fileno@plt>
   16758:	mov	r3, r0
   1675c:	cmp	r3, #1
   16760:	beq	167b4 <ftello64@plt+0x50dc>
   16764:	cmp	r3, #2
   16768:	beq	16794 <ftello64@plt+0x50bc>
   1676c:	cmp	r3, #0
   16770:	beq	167d4 <ftello64@plt+0x50fc>
   16774:	mov	r1, #2
   16778:	mov	r0, #2
   1677c:	bl	11420 <dup2@plt>
   16780:	mov	r3, r0
   16784:	cmp	r3, #2
   16788:	beq	16794 <ftello64@plt+0x50bc>
   1678c:	mov	r3, #1
   16790:	strb	r3, [fp, #-7]
   16794:	mov	r1, #1
   16798:	mov	r0, #1
   1679c:	bl	11420 <dup2@plt>
   167a0:	mov	r3, r0
   167a4:	cmp	r3, #1
   167a8:	beq	167b4 <ftello64@plt+0x50dc>
   167ac:	mov	r3, #1
   167b0:	strb	r3, [fp, #-6]
   167b4:	mov	r1, #0
   167b8:	mov	r0, #0
   167bc:	bl	11420 <dup2@plt>
   167c0:	mov	r3, r0
   167c4:	cmp	r3, #0
   167c8:	beq	167d4 <ftello64@plt+0x50fc>
   167cc:	mov	r3, #1
   167d0:	strb	r3, [fp, #-5]
   167d4:	nop			; (mov r0, r0)
   167d8:	ldrb	r3, [fp, #-5]
   167dc:	cmp	r3, #0
   167e0:	beq	1680c <ftello64@plt+0x5134>
   167e4:	mov	r0, #0
   167e8:	bl	166b0 <ftello64@plt+0x4fd8>
   167ec:	mov	r3, r0
   167f0:	eor	r3, r3, #1
   167f4:	uxtb	r3, r3
   167f8:	cmp	r3, #0
   167fc:	beq	1680c <ftello64@plt+0x5134>
   16800:	mov	r3, #0
   16804:	str	r3, [fp, #-24]	; 0xffffffe8
   16808:	b	16888 <ftello64@plt+0x51b0>
   1680c:	ldrb	r3, [fp, #-6]
   16810:	cmp	r3, #0
   16814:	beq	16840 <ftello64@plt+0x5168>
   16818:	mov	r0, #1
   1681c:	bl	166b0 <ftello64@plt+0x4fd8>
   16820:	mov	r3, r0
   16824:	eor	r3, r3, #1
   16828:	uxtb	r3, r3
   1682c:	cmp	r3, #0
   16830:	beq	16840 <ftello64@plt+0x5168>
   16834:	mov	r3, #0
   16838:	str	r3, [fp, #-24]	; 0xffffffe8
   1683c:	b	16888 <ftello64@plt+0x51b0>
   16840:	ldrb	r3, [fp, #-7]
   16844:	cmp	r3, #0
   16848:	beq	16874 <ftello64@plt+0x519c>
   1684c:	mov	r0, #2
   16850:	bl	166b0 <ftello64@plt+0x4fd8>
   16854:	mov	r3, r0
   16858:	eor	r3, r3, #1
   1685c:	uxtb	r3, r3
   16860:	cmp	r3, #0
   16864:	beq	16874 <ftello64@plt+0x519c>
   16868:	mov	r3, #0
   1686c:	str	r3, [fp, #-24]	; 0xffffffe8
   16870:	b	16888 <ftello64@plt+0x51b0>
   16874:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16878:	ldr	r1, [fp, #-20]	; 0xffffffec
   1687c:	ldr	r0, [fp, #-16]
   16880:	bl	11510 <freopen64@plt>
   16884:	str	r0, [fp, #-24]	; 0xffffffe8
   16888:	bl	1157c <__errno_location@plt>
   1688c:	mov	r3, r0
   16890:	ldr	r3, [r3]
   16894:	str	r3, [fp, #-12]
   16898:	ldrb	r3, [fp, #-7]
   1689c:	cmp	r3, #0
   168a0:	beq	168ac <ftello64@plt+0x51d4>
   168a4:	mov	r0, #2
   168a8:	bl	116a8 <close@plt>
   168ac:	ldrb	r3, [fp, #-6]
   168b0:	cmp	r3, #0
   168b4:	beq	168c0 <ftello64@plt+0x51e8>
   168b8:	mov	r0, #1
   168bc:	bl	116a8 <close@plt>
   168c0:	ldrb	r3, [fp, #-5]
   168c4:	cmp	r3, #0
   168c8:	beq	168d4 <ftello64@plt+0x51fc>
   168cc:	mov	r0, #0
   168d0:	bl	116a8 <close@plt>
   168d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   168d8:	cmp	r3, #0
   168dc:	bne	168f0 <ftello64@plt+0x5218>
   168e0:	bl	1157c <__errno_location@plt>
   168e4:	mov	r2, r0
   168e8:	ldr	r3, [fp, #-12]
   168ec:	str	r3, [r2]
   168f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   168f4:	mov	r0, r3
   168f8:	sub	sp, fp, #4
   168fc:	pop	{fp, pc}
   16900:	push	{fp, lr}
   16904:	add	fp, sp, #4
   16908:	sub	sp, sp, #16
   1690c:	str	r0, [fp, #-16]
   16910:	ldr	r3, [fp, #-16]
   16914:	cmp	r3, #0
   16918:	bne	16938 <ftello64@plt+0x5260>
   1691c:	ldr	r3, [pc, #220]	; 16a00 <ftello64@plt+0x5328>
   16920:	ldr	r3, [r3]
   16924:	mov	r2, #55	; 0x37
   16928:	mov	r1, #1
   1692c:	ldr	r0, [pc, #208]	; 16a04 <ftello64@plt+0x532c>
   16930:	bl	11468 <fwrite@plt>
   16934:	bl	1169c <abort@plt>
   16938:	mov	r1, #47	; 0x2f
   1693c:	ldr	r0, [fp, #-16]
   16940:	bl	11624 <strrchr@plt>
   16944:	str	r0, [fp, #-8]
   16948:	ldr	r3, [fp, #-8]
   1694c:	cmp	r3, #0
   16950:	beq	16960 <ftello64@plt+0x5288>
   16954:	ldr	r3, [fp, #-8]
   16958:	add	r3, r3, #1
   1695c:	b	16964 <ftello64@plt+0x528c>
   16960:	ldr	r3, [fp, #-16]
   16964:	str	r3, [fp, #-12]
   16968:	ldr	r2, [fp, #-12]
   1696c:	ldr	r3, [fp, #-16]
   16970:	sub	r3, r2, r3
   16974:	cmp	r3, #6
   16978:	ble	169dc <ftello64@plt+0x5304>
   1697c:	ldr	r3, [fp, #-12]
   16980:	sub	r3, r3, #7
   16984:	mov	r2, #7
   16988:	ldr	r1, [pc, #120]	; 16a08 <ftello64@plt+0x5330>
   1698c:	mov	r0, r3
   16990:	bl	11690 <strncmp@plt>
   16994:	mov	r3, r0
   16998:	cmp	r3, #0
   1699c:	bne	169dc <ftello64@plt+0x5304>
   169a0:	ldr	r3, [fp, #-12]
   169a4:	str	r3, [fp, #-16]
   169a8:	mov	r2, #3
   169ac:	ldr	r1, [pc, #88]	; 16a0c <ftello64@plt+0x5334>
   169b0:	ldr	r0, [fp, #-12]
   169b4:	bl	11690 <strncmp@plt>
   169b8:	mov	r3, r0
   169bc:	cmp	r3, #0
   169c0:	bne	169dc <ftello64@plt+0x5304>
   169c4:	ldr	r3, [fp, #-12]
   169c8:	add	r3, r3, #3
   169cc:	str	r3, [fp, #-16]
   169d0:	ldr	r2, [pc, #56]	; 16a10 <ftello64@plt+0x5338>
   169d4:	ldr	r3, [fp, #-16]
   169d8:	str	r3, [r2]
   169dc:	ldr	r2, [pc, #48]	; 16a14 <ftello64@plt+0x533c>
   169e0:	ldr	r3, [fp, #-16]
   169e4:	str	r3, [r2]
   169e8:	ldr	r2, [pc, #40]	; 16a18 <ftello64@plt+0x5340>
   169ec:	ldr	r3, [fp, #-16]
   169f0:	str	r3, [r2]
   169f4:	nop			; (mov r0, r0)
   169f8:	sub	sp, fp, #4
   169fc:	pop	{fp, pc}
   16a00:	andeq	fp, r4, r8, ror #3
   16a04:	andeq	sl, r3, ip, lsl r0
   16a08:	andeq	sl, r3, r4, asr r0
   16a0c:	andeq	sl, r3, ip, asr r0
   16a10:	ldrdeq	fp, [r4], -r8
   16a14:	andeq	fp, r4, r0, lsl r8
   16a18:	ldrdeq	fp, [r4], -ip
   16a1c:	push	{fp, lr}
   16a20:	add	fp, sp, #4
   16a24:	sub	sp, sp, #144	; 0x90
   16a28:	str	r0, [fp, #-144]	; 0xffffff70
   16a2c:	str	r1, [fp, #-148]	; 0xffffff6c
   16a30:	mov	r1, #2
   16a34:	ldr	r0, [fp, #-148]	; 0xffffff6c
   16a38:	bl	33064 <ftello64@plt+0x2198c>
   16a3c:	mov	r3, r0
   16a40:	str	r3, [fp, #-16]
   16a44:	mov	r3, #0
   16a48:	strb	r3, [fp, #-5]
   16a4c:	b	16ec4 <ftello64@plt+0x57ec>
   16a50:	ldr	r1, [fp, #-16]
   16a54:	ldr	r0, [fp, #-144]	; 0xffffff70
   16a58:	bl	36d0c <ftello64@plt+0x25634>
   16a5c:	str	r0, [fp, #-20]	; 0xffffffec
   16a60:	ldr	r3, [fp, #-20]	; 0xffffffec
   16a64:	cmp	r3, #0
   16a68:	beq	16ed8 <ftello64@plt+0x5800>
   16a6c:	bl	11480 <__ctype_get_mb_cur_max@plt>
   16a70:	mov	r3, r0
   16a74:	cmp	r3, #1
   16a78:	bls	16dd0 <ftello64@plt+0x56f8>
   16a7c:	ldr	r3, [fp, #-144]	; 0xffffff70
   16a80:	str	r3, [fp, #-120]	; 0xffffff88
   16a84:	mov	r3, #0
   16a88:	strb	r3, [fp, #-136]	; 0xffffff78
   16a8c:	sub	r3, fp, #136	; 0x88
   16a90:	add	r3, r3, #4
   16a94:	mov	r2, #8
   16a98:	mov	r1, #0
   16a9c:	mov	r0, r3
   16aa0:	bl	115ac <memset@plt>
   16aa4:	mov	r3, #0
   16aa8:	strb	r3, [fp, #-124]	; 0xffffff84
   16aac:	mov	r3, #1
   16ab0:	strb	r3, [fp, #-6]
   16ab4:	ldr	r2, [fp, #-120]	; 0xffffff88
   16ab8:	ldr	r3, [fp, #-20]	; 0xffffffec
   16abc:	cmp	r2, r3
   16ac0:	bcs	16b7c <ftello64@plt+0x54a4>
   16ac4:	sub	r3, fp, #136	; 0x88
   16ac8:	mov	r0, r3
   16acc:	bl	37498 <ftello64@plt+0x25dc0>
   16ad0:	ldrb	r3, [fp, #-112]	; 0xffffff90
   16ad4:	eor	r3, r3, #1
   16ad8:	uxtb	r3, r3
   16adc:	cmp	r3, #0
   16ae0:	bne	16af0 <ftello64@plt+0x5418>
   16ae4:	ldr	r3, [fp, #-108]	; 0xffffff94
   16ae8:	cmp	r3, #0
   16aec:	beq	16af8 <ftello64@plt+0x5420>
   16af0:	mov	r3, #1
   16af4:	b	16afc <ftello64@plt+0x5424>
   16af8:	mov	r3, #0
   16afc:	cmp	r3, #0
   16b00:	bne	16b08 <ftello64@plt+0x5430>
   16b04:	bl	1169c <abort@plt>
   16b08:	sub	ip, fp, #80	; 0x50
   16b0c:	sub	lr, fp, #120	; 0x78
   16b10:	ldm	lr!, {r0, r1, r2, r3}
   16b14:	stmia	ip!, {r0, r1, r2, r3}
   16b18:	ldm	lr!, {r0, r1, r2, r3}
   16b1c:	stmia	ip!, {r0, r1, r2, r3}
   16b20:	ldm	lr, {r0, r1}
   16b24:	stm	ip, {r0, r1}
   16b28:	ldr	r2, [fp, #-120]	; 0xffffff88
   16b2c:	ldr	r3, [fp, #-116]	; 0xffffff8c
   16b30:	add	r3, r2, r3
   16b34:	str	r3, [fp, #-120]	; 0xffffff88
   16b38:	mov	r3, #0
   16b3c:	strb	r3, [fp, #-124]	; 0xffffff84
   16b40:	ldr	r2, [fp, #-120]	; 0xffffff88
   16b44:	ldr	r3, [fp, #-20]	; 0xffffffec
   16b48:	cmp	r2, r3
   16b4c:	bcc	16ac4 <ftello64@plt+0x53ec>
   16b50:	ldrb	r3, [fp, #-72]	; 0xffffffb8
   16b54:	cmp	r3, #0
   16b58:	beq	16b7c <ftello64@plt+0x54a4>
   16b5c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16b60:	mov	r0, r3
   16b64:	bl	11588 <iswalnum@plt>
   16b68:	mov	r3, r0
   16b6c:	cmp	r3, #0
   16b70:	beq	16b7c <ftello64@plt+0x54a4>
   16b74:	mov	r3, #0
   16b78:	strb	r3, [fp, #-6]
   16b7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   16b80:	str	r3, [fp, #-120]	; 0xffffff88
   16b84:	mov	r3, #0
   16b88:	strb	r3, [fp, #-136]	; 0xffffff78
   16b8c:	sub	r3, fp, #136	; 0x88
   16b90:	add	r3, r3, #4
   16b94:	mov	r2, #8
   16b98:	mov	r1, #0
   16b9c:	mov	r0, r3
   16ba0:	bl	115ac <memset@plt>
   16ba4:	mov	r3, #0
   16ba8:	strb	r3, [fp, #-124]	; 0xffffff84
   16bac:	ldr	r3, [fp, #-16]
   16bb0:	str	r3, [fp, #-64]	; 0xffffffc0
   16bb4:	mov	r3, #0
   16bb8:	strb	r3, [fp, #-80]	; 0xffffffb0
   16bbc:	sub	r3, fp, #80	; 0x50
   16bc0:	add	r3, r3, #4
   16bc4:	mov	r2, #8
   16bc8:	mov	r1, #0
   16bcc:	mov	r0, r3
   16bd0:	bl	115ac <memset@plt>
   16bd4:	mov	r3, #0
   16bd8:	strb	r3, [fp, #-68]	; 0xffffffbc
   16bdc:	b	16c54 <ftello64@plt+0x557c>
   16be0:	sub	r3, fp, #136	; 0x88
   16be4:	mov	r0, r3
   16be8:	bl	37498 <ftello64@plt+0x25dc0>
   16bec:	ldrb	r3, [fp, #-112]	; 0xffffff90
   16bf0:	eor	r3, r3, #1
   16bf4:	uxtb	r3, r3
   16bf8:	cmp	r3, #0
   16bfc:	bne	16c0c <ftello64@plt+0x5534>
   16c00:	ldr	r3, [fp, #-108]	; 0xffffff94
   16c04:	cmp	r3, #0
   16c08:	beq	16c14 <ftello64@plt+0x553c>
   16c0c:	mov	r3, #1
   16c10:	b	16c18 <ftello64@plt+0x5540>
   16c14:	mov	r3, #0
   16c18:	cmp	r3, #0
   16c1c:	bne	16c24 <ftello64@plt+0x554c>
   16c20:	bl	1169c <abort@plt>
   16c24:	ldr	r2, [fp, #-120]	; 0xffffff88
   16c28:	ldr	r3, [fp, #-116]	; 0xffffff8c
   16c2c:	add	r3, r2, r3
   16c30:	str	r3, [fp, #-120]	; 0xffffff88
   16c34:	mov	r3, #0
   16c38:	strb	r3, [fp, #-124]	; 0xffffff84
   16c3c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   16c40:	ldr	r3, [fp, #-60]	; 0xffffffc4
   16c44:	add	r3, r2, r3
   16c48:	str	r3, [fp, #-64]	; 0xffffffc0
   16c4c:	mov	r3, #0
   16c50:	strb	r3, [fp, #-68]	; 0xffffffbc
   16c54:	sub	r3, fp, #80	; 0x50
   16c58:	mov	r0, r3
   16c5c:	bl	37498 <ftello64@plt+0x25dc0>
   16c60:	ldrb	r3, [fp, #-56]	; 0xffffffc8
   16c64:	eor	r3, r3, #1
   16c68:	uxtb	r3, r3
   16c6c:	cmp	r3, #0
   16c70:	bne	16c80 <ftello64@plt+0x55a8>
   16c74:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16c78:	cmp	r3, #0
   16c7c:	beq	16c88 <ftello64@plt+0x55b0>
   16c80:	mov	r3, #1
   16c84:	b	16c8c <ftello64@plt+0x55b4>
   16c88:	mov	r3, #0
   16c8c:	cmp	r3, #0
   16c90:	bne	16be0 <ftello64@plt+0x5508>
   16c94:	mov	r3, #1
   16c98:	strb	r3, [fp, #-7]
   16c9c:	sub	r3, fp, #136	; 0x88
   16ca0:	mov	r0, r3
   16ca4:	bl	37498 <ftello64@plt+0x25dc0>
   16ca8:	ldrb	r3, [fp, #-112]	; 0xffffff90
   16cac:	eor	r3, r3, #1
   16cb0:	uxtb	r3, r3
   16cb4:	cmp	r3, #0
   16cb8:	bne	16cc8 <ftello64@plt+0x55f0>
   16cbc:	ldr	r3, [fp, #-108]	; 0xffffff94
   16cc0:	cmp	r3, #0
   16cc4:	beq	16cd0 <ftello64@plt+0x55f8>
   16cc8:	mov	r3, #1
   16ccc:	b	16cd4 <ftello64@plt+0x55fc>
   16cd0:	mov	r3, #0
   16cd4:	cmp	r3, #0
   16cd8:	beq	16d28 <ftello64@plt+0x5650>
   16cdc:	sub	ip, fp, #80	; 0x50
   16ce0:	sub	lr, fp, #120	; 0x78
   16ce4:	ldm	lr!, {r0, r1, r2, r3}
   16ce8:	stmia	ip!, {r0, r1, r2, r3}
   16cec:	ldm	lr!, {r0, r1, r2, r3}
   16cf0:	stmia	ip!, {r0, r1, r2, r3}
   16cf4:	ldm	lr, {r0, r1}
   16cf8:	stm	ip, {r0, r1}
   16cfc:	ldrb	r3, [fp, #-72]	; 0xffffffb8
   16d00:	cmp	r3, #0
   16d04:	beq	16d28 <ftello64@plt+0x5650>
   16d08:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16d0c:	mov	r0, r3
   16d10:	bl	11588 <iswalnum@plt>
   16d14:	mov	r3, r0
   16d18:	cmp	r3, #0
   16d1c:	beq	16d28 <ftello64@plt+0x5650>
   16d20:	mov	r3, #0
   16d24:	strb	r3, [fp, #-7]
   16d28:	ldrb	r3, [fp, #-6]
   16d2c:	cmp	r3, #0
   16d30:	beq	16d4c <ftello64@plt+0x5674>
   16d34:	ldrb	r3, [fp, #-7]
   16d38:	cmp	r3, #0
   16d3c:	beq	16d4c <ftello64@plt+0x5674>
   16d40:	mov	r3, #1
   16d44:	strb	r3, [fp, #-5]
   16d48:	b	16eec <ftello64@plt+0x5814>
   16d4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   16d50:	str	r3, [fp, #-120]	; 0xffffff88
   16d54:	mov	r3, #0
   16d58:	strb	r3, [fp, #-136]	; 0xffffff78
   16d5c:	sub	r3, fp, #136	; 0x88
   16d60:	add	r3, r3, #4
   16d64:	mov	r2, #8
   16d68:	mov	r1, #0
   16d6c:	mov	r0, r3
   16d70:	bl	115ac <memset@plt>
   16d74:	mov	r3, #0
   16d78:	strb	r3, [fp, #-124]	; 0xffffff84
   16d7c:	sub	r3, fp, #136	; 0x88
   16d80:	mov	r0, r3
   16d84:	bl	37498 <ftello64@plt+0x25dc0>
   16d88:	ldrb	r3, [fp, #-112]	; 0xffffff90
   16d8c:	eor	r3, r3, #1
   16d90:	uxtb	r3, r3
   16d94:	cmp	r3, #0
   16d98:	bne	16da8 <ftello64@plt+0x56d0>
   16d9c:	ldr	r3, [fp, #-108]	; 0xffffff94
   16da0:	cmp	r3, #0
   16da4:	beq	16db0 <ftello64@plt+0x56d8>
   16da8:	mov	r3, #1
   16dac:	b	16db4 <ftello64@plt+0x56dc>
   16db0:	mov	r3, #0
   16db4:	cmp	r3, #0
   16db8:	beq	16ee0 <ftello64@plt+0x5808>
   16dbc:	ldr	r3, [fp, #-116]	; 0xffffff8c
   16dc0:	ldr	r2, [fp, #-20]	; 0xffffffec
   16dc4:	add	r3, r2, r3
   16dc8:	str	r3, [fp, #-144]	; 0xffffff70
   16dcc:	b	16ec4 <ftello64@plt+0x57ec>
   16dd0:	mov	r3, #1
   16dd4:	strb	r3, [fp, #-8]
   16dd8:	ldr	r2, [fp, #-144]	; 0xffffff70
   16ddc:	ldr	r3, [fp, #-20]	; 0xffffffec
   16de0:	cmp	r2, r3
   16de4:	bcs	16e20 <ftello64@plt+0x5748>
   16de8:	bl	11528 <__ctype_b_loc@plt>
   16dec:	mov	r3, r0
   16df0:	ldr	r2, [r3]
   16df4:	ldr	r3, [fp, #-20]	; 0xffffffec
   16df8:	sub	r3, r3, #1
   16dfc:	ldrb	r3, [r3]
   16e00:	lsl	r3, r3, #1
   16e04:	add	r3, r2, r3
   16e08:	ldrh	r3, [r3]
   16e0c:	and	r3, r3, #8
   16e10:	cmp	r3, #0
   16e14:	beq	16e20 <ftello64@plt+0x5748>
   16e18:	mov	r3, #0
   16e1c:	strb	r3, [fp, #-8]
   16e20:	ldr	r0, [fp, #-16]
   16e24:	bl	11558 <strlen@plt>
   16e28:	mov	r2, r0
   16e2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   16e30:	add	r3, r3, r2
   16e34:	str	r3, [fp, #-24]	; 0xffffffe8
   16e38:	mov	r3, #1
   16e3c:	strb	r3, [fp, #-9]
   16e40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16e44:	ldrb	r3, [r3]
   16e48:	cmp	r3, #0
   16e4c:	beq	16e84 <ftello64@plt+0x57ac>
   16e50:	bl	11528 <__ctype_b_loc@plt>
   16e54:	mov	r3, r0
   16e58:	ldr	r2, [r3]
   16e5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16e60:	ldrb	r3, [r3]
   16e64:	lsl	r3, r3, #1
   16e68:	add	r3, r2, r3
   16e6c:	ldrh	r3, [r3]
   16e70:	and	r3, r3, #8
   16e74:	cmp	r3, #0
   16e78:	beq	16e84 <ftello64@plt+0x57ac>
   16e7c:	mov	r3, #0
   16e80:	strb	r3, [fp, #-9]
   16e84:	ldrb	r3, [fp, #-8]
   16e88:	cmp	r3, #0
   16e8c:	beq	16ea8 <ftello64@plt+0x57d0>
   16e90:	ldrb	r3, [fp, #-9]
   16e94:	cmp	r3, #0
   16e98:	beq	16ea8 <ftello64@plt+0x57d0>
   16e9c:	mov	r3, #1
   16ea0:	strb	r3, [fp, #-5]
   16ea4:	b	16eec <ftello64@plt+0x5814>
   16ea8:	ldr	r3, [fp, #-20]	; 0xffffffec
   16eac:	ldrb	r3, [r3]
   16eb0:	cmp	r3, #0
   16eb4:	beq	16ee8 <ftello64@plt+0x5810>
   16eb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   16ebc:	add	r3, r3, #1
   16ec0:	str	r3, [fp, #-144]	; 0xffffff70
   16ec4:	ldr	r3, [fp, #-144]	; 0xffffff70
   16ec8:	ldrb	r3, [r3]
   16ecc:	cmp	r3, #0
   16ed0:	bne	16a50 <ftello64@plt+0x5378>
   16ed4:	b	16eec <ftello64@plt+0x5814>
   16ed8:	nop			; (mov r0, r0)
   16edc:	b	16eec <ftello64@plt+0x5814>
   16ee0:	nop			; (mov r0, r0)
   16ee4:	b	16eec <ftello64@plt+0x5814>
   16ee8:	nop			; (mov r0, r0)
   16eec:	ldr	r0, [fp, #-16]
   16ef0:	bl	16624 <ftello64@plt+0x4f4c>
   16ef4:	ldrb	r3, [fp, #-5]
   16ef8:	mov	r0, r3
   16efc:	sub	sp, fp, #4
   16f00:	pop	{fp, pc}
   16f04:	push	{r4, fp, lr}
   16f08:	add	fp, sp, #8
   16f0c:	sub	sp, sp, #20
   16f10:	str	r0, [fp, #-24]	; 0xffffffe8
   16f14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f18:	bl	1154c <gettext@plt>
   16f1c:	str	r0, [fp, #-16]
   16f20:	ldr	r2, [fp, #-16]
   16f24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16f28:	cmp	r2, r3
   16f2c:	beq	16f9c <ftello64@plt+0x58c4>
   16f30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16f34:	ldr	r0, [fp, #-16]
   16f38:	bl	16a1c <ftello64@plt+0x5344>
   16f3c:	mov	r3, r0
   16f40:	cmp	r3, #0
   16f44:	beq	16f50 <ftello64@plt+0x5878>
   16f48:	ldr	r3, [fp, #-16]
   16f4c:	b	16fa0 <ftello64@plt+0x58c8>
   16f50:	ldr	r0, [fp, #-16]
   16f54:	bl	11558 <strlen@plt>
   16f58:	mov	r4, r0
   16f5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16f60:	bl	11558 <strlen@plt>
   16f64:	mov	r3, r0
   16f68:	add	r3, r4, r3
   16f6c:	add	r3, r3, #4
   16f70:	mov	r0, r3
   16f74:	bl	33c70 <ftello64@plt+0x22598>
   16f78:	mov	r3, r0
   16f7c:	str	r3, [fp, #-20]	; 0xffffffec
   16f80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16f84:	ldr	r2, [fp, #-16]
   16f88:	ldr	r1, [pc, #28]	; 16fac <ftello64@plt+0x58d4>
   16f8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   16f90:	bl	1163c <sprintf@plt>
   16f94:	ldr	r3, [fp, #-20]	; 0xffffffec
   16f98:	b	16fa0 <ftello64@plt+0x58c8>
   16f9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16fa0:	mov	r0, r3
   16fa4:	sub	sp, fp, #8
   16fa8:	pop	{r4, fp, pc}
   16fac:	andeq	sl, r3, r0, rrx
   16fb0:	push	{r4, fp, lr}
   16fb4:	add	fp, sp, #8
   16fb8:	sub	sp, sp, #60	; 0x3c
   16fbc:	str	r0, [fp, #-64]	; 0xffffffc0
   16fc0:	str	r1, [fp, #-68]	; 0xffffffbc
   16fc4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   16fc8:	bl	1154c <gettext@plt>
   16fcc:	str	r0, [fp, #-32]	; 0xffffffe0
   16fd0:	bl	35e64 <ftello64@plt+0x2478c>
   16fd4:	str	r0, [fp, #-36]	; 0xffffffdc
   16fd8:	mov	r3, #0
   16fdc:	str	r3, [fp, #-16]
   16fe0:	mov	r3, #0
   16fe4:	str	r3, [fp, #-20]	; 0xffffffec
   16fe8:	mov	r3, #0
   16fec:	str	r3, [fp, #-24]	; 0xffffffe8
   16ff0:	mov	r3, #0
   16ff4:	str	r3, [fp, #-28]	; 0xffffffe4
   16ff8:	ldr	r1, [pc, #664]	; 17298 <ftello64@plt+0x5bc0>
   16ffc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17000:	bl	35438 <ftello64@plt+0x23d60>
   17004:	mov	r3, r0
   17008:	cmp	r3, #0
   1700c:	beq	170e4 <ftello64@plt+0x5a0c>
   17010:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17014:	ldr	r1, [pc, #636]	; 17298 <ftello64@plt+0x5bc0>
   17018:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1701c:	bl	34894 <ftello64@plt+0x231bc>
   17020:	mov	r3, r0
   17024:	str	r3, [fp, #-16]
   17028:	ldr	r3, [fp, #-16]
   1702c:	str	r3, [fp, #-24]	; 0xffffffe8
   17030:	ldr	r0, [fp, #-36]	; 0xffffffdc
   17034:	bl	11558 <strlen@plt>
   17038:	str	r0, [fp, #-40]	; 0xffffffd8
   1703c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17040:	add	r3, r3, #11
   17044:	mov	r0, r3
   17048:	bl	33c70 <ftello64@plt+0x22598>
   1704c:	mov	r3, r0
   17050:	str	r3, [fp, #-44]	; 0xffffffd4
   17054:	ldr	r2, [fp, #-40]	; 0xffffffd8
   17058:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1705c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   17060:	bl	113a8 <memcpy@plt>
   17064:	ldr	r2, [fp, #-44]	; 0xffffffd4
   17068:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1706c:	add	r3, r2, r3
   17070:	mov	r2, #11
   17074:	ldr	r1, [pc, #544]	; 1729c <ftello64@plt+0x5bc4>
   17078:	mov	r0, r3
   1707c:	bl	113a8 <memcpy@plt>
   17080:	ldr	r2, [fp, #-44]	; 0xffffffd4
   17084:	ldr	r1, [pc, #524]	; 17298 <ftello64@plt+0x5bc0>
   17088:	ldr	r0, [fp, #-68]	; 0xffffffbc
   1708c:	bl	34894 <ftello64@plt+0x231bc>
   17090:	mov	r3, r0
   17094:	str	r3, [fp, #-48]	; 0xffffffd0
   17098:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1709c:	bl	16624 <ftello64@plt+0x4f4c>
   170a0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   170a4:	cmp	r3, #0
   170a8:	beq	170f4 <ftello64@plt+0x5a1c>
   170ac:	mov	r1, #63	; 0x3f
   170b0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   170b4:	bl	11564 <strchr@plt>
   170b8:	mov	r3, r0
   170bc:	cmp	r3, #0
   170c0:	beq	170d0 <ftello64@plt+0x59f8>
   170c4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   170c8:	bl	16624 <ftello64@plt+0x4f4c>
   170cc:	b	170f4 <ftello64@plt+0x5a1c>
   170d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   170d4:	str	r3, [fp, #-20]	; 0xffffffec
   170d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   170dc:	str	r3, [fp, #-28]	; 0xffffffe4
   170e0:	b	170f4 <ftello64@plt+0x5a1c>
   170e4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   170e8:	str	r3, [fp, #-24]	; 0xffffffe8
   170ec:	ldr	r3, [fp, #-68]	; 0xffffffbc
   170f0:	str	r3, [fp, #-28]	; 0xffffffe4
   170f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   170f8:	cmp	r3, #0
   170fc:	bne	1711c <ftello64@plt+0x5a44>
   17100:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17104:	cmp	r3, #0
   17108:	beq	17114 <ftello64@plt+0x5a3c>
   1710c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17110:	b	17120 <ftello64@plt+0x5a48>
   17114:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17118:	b	17120 <ftello64@plt+0x5a48>
   1711c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17120:	str	r3, [fp, #-52]	; 0xffffffcc
   17124:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17128:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1712c:	bl	11330 <strcmp@plt>
   17130:	mov	r3, r0
   17134:	cmp	r3, #0
   17138:	beq	17240 <ftello64@plt+0x5b68>
   1713c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17140:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17144:	bl	16a1c <ftello64@plt+0x5344>
   17148:	mov	r3, r0
   1714c:	cmp	r3, #0
   17150:	bne	1719c <ftello64@plt+0x5ac4>
   17154:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17158:	cmp	r3, #0
   1715c:	beq	17178 <ftello64@plt+0x5aa0>
   17160:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17164:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17168:	bl	16a1c <ftello64@plt+0x5344>
   1716c:	mov	r3, r0
   17170:	cmp	r3, #0
   17174:	bne	1719c <ftello64@plt+0x5ac4>
   17178:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1717c:	cmp	r3, #0
   17180:	beq	171cc <ftello64@plt+0x5af4>
   17184:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17188:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1718c:	bl	16a1c <ftello64@plt+0x5344>
   17190:	mov	r3, r0
   17194:	cmp	r3, #0
   17198:	beq	171cc <ftello64@plt+0x5af4>
   1719c:	ldr	r3, [fp, #-16]
   171a0:	cmp	r3, #0
   171a4:	beq	171b0 <ftello64@plt+0x5ad8>
   171a8:	ldr	r0, [fp, #-16]
   171ac:	bl	16624 <ftello64@plt+0x4f4c>
   171b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   171b4:	cmp	r3, #0
   171b8:	beq	171c4 <ftello64@plt+0x5aec>
   171bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   171c0:	bl	16624 <ftello64@plt+0x4f4c>
   171c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   171c8:	b	1728c <ftello64@plt+0x5bb4>
   171cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   171d0:	bl	11558 <strlen@plt>
   171d4:	mov	r4, r0
   171d8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   171dc:	bl	11558 <strlen@plt>
   171e0:	mov	r3, r0
   171e4:	add	r3, r4, r3
   171e8:	add	r3, r3, #4
   171ec:	mov	r0, r3
   171f0:	bl	33c70 <ftello64@plt+0x22598>
   171f4:	mov	r3, r0
   171f8:	str	r3, [fp, #-56]	; 0xffffffc8
   171fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17200:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17204:	ldr	r1, [pc, #148]	; 172a0 <ftello64@plt+0x5bc8>
   17208:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1720c:	bl	1163c <sprintf@plt>
   17210:	ldr	r3, [fp, #-16]
   17214:	cmp	r3, #0
   17218:	beq	17224 <ftello64@plt+0x5b4c>
   1721c:	ldr	r0, [fp, #-16]
   17220:	bl	16624 <ftello64@plt+0x4f4c>
   17224:	ldr	r3, [fp, #-20]	; 0xffffffec
   17228:	cmp	r3, #0
   1722c:	beq	17238 <ftello64@plt+0x5b60>
   17230:	ldr	r0, [fp, #-20]	; 0xffffffec
   17234:	bl	16624 <ftello64@plt+0x4f4c>
   17238:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1723c:	b	1728c <ftello64@plt+0x5bb4>
   17240:	ldr	r3, [fp, #-16]
   17244:	cmp	r3, #0
   17248:	beq	17264 <ftello64@plt+0x5b8c>
   1724c:	ldr	r2, [fp, #-16]
   17250:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17254:	cmp	r2, r3
   17258:	beq	17264 <ftello64@plt+0x5b8c>
   1725c:	ldr	r0, [fp, #-16]
   17260:	bl	16624 <ftello64@plt+0x4f4c>
   17264:	ldr	r3, [fp, #-20]	; 0xffffffec
   17268:	cmp	r3, #0
   1726c:	beq	17288 <ftello64@plt+0x5bb0>
   17270:	ldr	r2, [fp, #-20]	; 0xffffffec
   17274:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17278:	cmp	r2, r3
   1727c:	beq	17288 <ftello64@plt+0x5bb0>
   17280:	ldr	r0, [fp, #-20]	; 0xffffffec
   17284:	bl	16624 <ftello64@plt+0x4f4c>
   17288:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1728c:	mov	r0, r3
   17290:	sub	sp, fp, #8
   17294:	pop	{r4, fp, pc}
   17298:	andeq	sl, r3, r8, rrx
   1729c:	andeq	sl, r3, r0, ror r0
   172a0:	andeq	sl, r3, r0, rrx
   172a4:	push	{fp, lr}
   172a8:	add	fp, sp, #4
   172ac:	sub	sp, sp, #16
   172b0:	str	r0, [fp, #-16]
   172b4:	bl	1157c <__errno_location@plt>
   172b8:	mov	r3, r0
   172bc:	ldr	r3, [r3]
   172c0:	str	r3, [fp, #-8]
   172c4:	ldr	r3, [fp, #-16]
   172c8:	cmp	r3, #0
   172cc:	beq	172d8 <ftello64@plt+0x5c00>
   172d0:	ldr	r3, [fp, #-16]
   172d4:	b	172dc <ftello64@plt+0x5c04>
   172d8:	ldr	r3, [pc, #48]	; 17310 <ftello64@plt+0x5c38>
   172dc:	mov	r1, #48	; 0x30
   172e0:	mov	r0, r3
   172e4:	bl	34668 <ftello64@plt+0x22f90>
   172e8:	mov	r3, r0
   172ec:	str	r3, [fp, #-12]
   172f0:	bl	1157c <__errno_location@plt>
   172f4:	mov	r2, r0
   172f8:	ldr	r3, [fp, #-8]
   172fc:	str	r3, [r2]
   17300:	ldr	r3, [fp, #-12]
   17304:	mov	r0, r3
   17308:	sub	sp, fp, #4
   1730c:	pop	{fp, pc}
   17310:	andeq	fp, r4, r4, lsl r8
   17314:	push	{fp}		; (str fp, [sp, #-4]!)
   17318:	add	fp, sp, #0
   1731c:	sub	sp, sp, #12
   17320:	str	r0, [fp, #-8]
   17324:	ldr	r3, [fp, #-8]
   17328:	cmp	r3, #0
   1732c:	beq	17338 <ftello64@plt+0x5c60>
   17330:	ldr	r3, [fp, #-8]
   17334:	b	1733c <ftello64@plt+0x5c64>
   17338:	ldr	r3, [pc, #16]	; 17350 <ftello64@plt+0x5c78>
   1733c:	ldr	r3, [r3]
   17340:	mov	r0, r3
   17344:	add	sp, fp, #0
   17348:	pop	{fp}		; (ldr fp, [sp], #4)
   1734c:	bx	lr
   17350:	andeq	fp, r4, r4, lsl r8
   17354:	push	{fp}		; (str fp, [sp, #-4]!)
   17358:	add	fp, sp, #0
   1735c:	sub	sp, sp, #12
   17360:	str	r0, [fp, #-8]
   17364:	str	r1, [fp, #-12]
   17368:	ldr	r3, [fp, #-8]
   1736c:	cmp	r3, #0
   17370:	beq	1737c <ftello64@plt+0x5ca4>
   17374:	ldr	r3, [fp, #-8]
   17378:	b	17380 <ftello64@plt+0x5ca8>
   1737c:	ldr	r3, [pc, #20]	; 17398 <ftello64@plt+0x5cc0>
   17380:	ldr	r2, [fp, #-12]
   17384:	str	r2, [r3]
   17388:	nop			; (mov r0, r0)
   1738c:	add	sp, fp, #0
   17390:	pop	{fp}		; (ldr fp, [sp], #4)
   17394:	bx	lr
   17398:	andeq	fp, r4, r4, lsl r8
   1739c:	push	{fp}		; (str fp, [sp, #-4]!)
   173a0:	add	fp, sp, #0
   173a4:	sub	sp, sp, #36	; 0x24
   173a8:	str	r0, [fp, #-24]	; 0xffffffe8
   173ac:	mov	r3, r1
   173b0:	str	r2, [fp, #-32]	; 0xffffffe0
   173b4:	strb	r3, [fp, #-25]	; 0xffffffe7
   173b8:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   173bc:	strb	r3, [fp, #-5]
   173c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   173c4:	cmp	r3, #0
   173c8:	beq	173d4 <ftello64@plt+0x5cfc>
   173cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   173d0:	b	173d8 <ftello64@plt+0x5d00>
   173d4:	ldr	r3, [pc, #124]	; 17458 <ftello64@plt+0x5d80>
   173d8:	add	r2, r3, #8
   173dc:	ldrb	r3, [fp, #-5]
   173e0:	lsr	r3, r3, #5
   173e4:	uxtb	r3, r3
   173e8:	lsl	r3, r3, #2
   173ec:	add	r3, r2, r3
   173f0:	str	r3, [fp, #-12]
   173f4:	ldrb	r3, [fp, #-5]
   173f8:	and	r3, r3, #31
   173fc:	str	r3, [fp, #-16]
   17400:	ldr	r3, [fp, #-12]
   17404:	ldr	r2, [r3]
   17408:	ldr	r3, [fp, #-16]
   1740c:	lsr	r3, r2, r3
   17410:	and	r3, r3, #1
   17414:	str	r3, [fp, #-20]	; 0xffffffec
   17418:	ldr	r3, [fp, #-12]
   1741c:	ldr	r3, [r3]
   17420:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17424:	and	r1, r2, #1
   17428:	ldr	r2, [fp, #-20]	; 0xffffffec
   1742c:	eor	r1, r1, r2
   17430:	ldr	r2, [fp, #-16]
   17434:	lsl	r2, r1, r2
   17438:	eor	r2, r2, r3
   1743c:	ldr	r3, [fp, #-12]
   17440:	str	r2, [r3]
   17444:	ldr	r3, [fp, #-20]	; 0xffffffec
   17448:	mov	r0, r3
   1744c:	add	sp, fp, #0
   17450:	pop	{fp}		; (ldr fp, [sp], #4)
   17454:	bx	lr
   17458:	andeq	fp, r4, r4, lsl r8
   1745c:	push	{fp}		; (str fp, [sp, #-4]!)
   17460:	add	fp, sp, #0
   17464:	sub	sp, sp, #20
   17468:	str	r0, [fp, #-16]
   1746c:	str	r1, [fp, #-20]	; 0xffffffec
   17470:	ldr	r3, [fp, #-16]
   17474:	cmp	r3, #0
   17478:	bne	17484 <ftello64@plt+0x5dac>
   1747c:	ldr	r3, [pc, #44]	; 174b0 <ftello64@plt+0x5dd8>
   17480:	str	r3, [fp, #-16]
   17484:	ldr	r3, [fp, #-16]
   17488:	ldr	r3, [r3, #4]
   1748c:	str	r3, [fp, #-8]
   17490:	ldr	r3, [fp, #-16]
   17494:	ldr	r2, [fp, #-20]	; 0xffffffec
   17498:	str	r2, [r3, #4]
   1749c:	ldr	r3, [fp, #-8]
   174a0:	mov	r0, r3
   174a4:	add	sp, fp, #0
   174a8:	pop	{fp}		; (ldr fp, [sp], #4)
   174ac:	bx	lr
   174b0:	andeq	fp, r4, r4, lsl r8
   174b4:	push	{fp, lr}
   174b8:	add	fp, sp, #4
   174bc:	sub	sp, sp, #16
   174c0:	str	r0, [fp, #-8]
   174c4:	str	r1, [fp, #-12]
   174c8:	str	r2, [fp, #-16]
   174cc:	ldr	r3, [fp, #-8]
   174d0:	cmp	r3, #0
   174d4:	bne	174e0 <ftello64@plt+0x5e08>
   174d8:	ldr	r3, [pc, #76]	; 1752c <ftello64@plt+0x5e54>
   174dc:	str	r3, [fp, #-8]
   174e0:	ldr	r3, [fp, #-8]
   174e4:	mov	r2, #10
   174e8:	str	r2, [r3]
   174ec:	ldr	r3, [fp, #-12]
   174f0:	cmp	r3, #0
   174f4:	beq	17504 <ftello64@plt+0x5e2c>
   174f8:	ldr	r3, [fp, #-16]
   174fc:	cmp	r3, #0
   17500:	bne	17508 <ftello64@plt+0x5e30>
   17504:	bl	1169c <abort@plt>
   17508:	ldr	r3, [fp, #-8]
   1750c:	ldr	r2, [fp, #-12]
   17510:	str	r2, [r3, #40]	; 0x28
   17514:	ldr	r3, [fp, #-8]
   17518:	ldr	r2, [fp, #-16]
   1751c:	str	r2, [r3, #44]	; 0x2c
   17520:	nop			; (mov r0, r0)
   17524:	sub	sp, fp, #4
   17528:	pop	{fp, pc}
   1752c:	andeq	fp, r4, r4, lsl r8
   17530:	push	{fp, lr}
   17534:	add	fp, sp, #4
   17538:	sub	sp, sp, #56	; 0x38
   1753c:	str	r0, [fp, #-56]	; 0xffffffc8
   17540:	str	r1, [fp, #-60]	; 0xffffffc4
   17544:	sub	r3, fp, #52	; 0x34
   17548:	mov	r2, #48	; 0x30
   1754c:	mov	r1, #0
   17550:	mov	r0, r3
   17554:	bl	115ac <memset@plt>
   17558:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1755c:	cmp	r3, #10
   17560:	bne	17568 <ftello64@plt+0x5e90>
   17564:	bl	1169c <abort@plt>
   17568:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1756c:	str	r3, [fp, #-52]	; 0xffffffcc
   17570:	ldr	r3, [fp, #-56]	; 0xffffffc8
   17574:	mov	lr, r3
   17578:	sub	ip, fp, #52	; 0x34
   1757c:	ldm	ip!, {r0, r1, r2, r3}
   17580:	stmia	lr!, {r0, r1, r2, r3}
   17584:	ldm	ip!, {r0, r1, r2, r3}
   17588:	stmia	lr!, {r0, r1, r2, r3}
   1758c:	ldm	ip, {r0, r1, r2, r3}
   17590:	stm	lr, {r0, r1, r2, r3}
   17594:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17598:	sub	sp, fp, #4
   1759c:	pop	{fp, pc}
   175a0:	push	{fp, lr}
   175a4:	add	fp, sp, #4
   175a8:	sub	sp, sp, #16
   175ac:	str	r0, [fp, #-16]
   175b0:	str	r1, [fp, #-20]	; 0xffffffec
   175b4:	ldr	r0, [fp, #-16]
   175b8:	bl	1154c <gettext@plt>
   175bc:	str	r0, [fp, #-8]
   175c0:	ldr	r2, [fp, #-8]
   175c4:	ldr	r3, [fp, #-16]
   175c8:	cmp	r2, r3
   175cc:	beq	175d8 <ftello64@plt+0x5f00>
   175d0:	ldr	r3, [fp, #-8]
   175d4:	b	17668 <ftello64@plt+0x5f90>
   175d8:	bl	35e64 <ftello64@plt+0x2478c>
   175dc:	str	r0, [fp, #-12]
   175e0:	ldr	r1, [pc, #140]	; 17674 <ftello64@plt+0x5f9c>
   175e4:	ldr	r0, [fp, #-12]
   175e8:	bl	35438 <ftello64@plt+0x23d60>
   175ec:	mov	r3, r0
   175f0:	cmp	r3, #0
   175f4:	bne	17618 <ftello64@plt+0x5f40>
   175f8:	ldr	r3, [fp, #-16]
   175fc:	ldrb	r3, [r3]
   17600:	cmp	r3, #96	; 0x60
   17604:	bne	17610 <ftello64@plt+0x5f38>
   17608:	ldr	r3, [pc, #104]	; 17678 <ftello64@plt+0x5fa0>
   1760c:	b	17668 <ftello64@plt+0x5f90>
   17610:	ldr	r3, [pc, #100]	; 1767c <ftello64@plt+0x5fa4>
   17614:	b	17668 <ftello64@plt+0x5f90>
   17618:	ldr	r1, [pc, #96]	; 17680 <ftello64@plt+0x5fa8>
   1761c:	ldr	r0, [fp, #-12]
   17620:	bl	35438 <ftello64@plt+0x23d60>
   17624:	mov	r3, r0
   17628:	cmp	r3, #0
   1762c:	bne	17650 <ftello64@plt+0x5f78>
   17630:	ldr	r3, [fp, #-16]
   17634:	ldrb	r3, [r3]
   17638:	cmp	r3, #96	; 0x60
   1763c:	bne	17648 <ftello64@plt+0x5f70>
   17640:	ldr	r3, [pc, #60]	; 17684 <ftello64@plt+0x5fac>
   17644:	b	17668 <ftello64@plt+0x5f90>
   17648:	ldr	r3, [pc, #56]	; 17688 <ftello64@plt+0x5fb0>
   1764c:	b	17668 <ftello64@plt+0x5f90>
   17650:	ldr	r3, [fp, #-20]	; 0xffffffec
   17654:	cmp	r3, #9
   17658:	bne	17664 <ftello64@plt+0x5f8c>
   1765c:	ldr	r3, [pc, #40]	; 1768c <ftello64@plt+0x5fb4>
   17660:	b	17668 <ftello64@plt+0x5f90>
   17664:	ldr	r3, [pc, #36]	; 17690 <ftello64@plt+0x5fb8>
   17668:	mov	r0, r3
   1766c:	sub	sp, fp, #4
   17670:	pop	{fp, pc}
   17674:	andeq	sl, r3, r8, lsr r1
   17678:	andeq	sl, r3, r0, asr #2
   1767c:	andeq	sl, r3, r4, asr #2
   17680:	andeq	sl, r3, r8, asr #2
   17684:	andeq	sl, r3, r0, asr r1
   17688:	andeq	sl, r3, r4, asr r1
   1768c:	andeq	sl, r3, r8, asr r1
   17690:	andeq	sl, r3, ip, asr r1
   17694:	push	{r4, fp, lr}
   17698:	add	fp, sp, #8
   1769c:	sub	sp, sp, #116	; 0x74
   176a0:	str	r0, [fp, #-88]	; 0xffffffa8
   176a4:	str	r1, [fp, #-92]	; 0xffffffa4
   176a8:	str	r2, [fp, #-96]	; 0xffffffa0
   176ac:	str	r3, [fp, #-100]	; 0xffffff9c
   176b0:	mov	r3, #0
   176b4:	str	r3, [fp, #-20]	; 0xffffffec
   176b8:	mov	r3, #0
   176bc:	str	r3, [fp, #-24]	; 0xffffffe8
   176c0:	mov	r3, #0
   176c4:	str	r3, [fp, #-28]	; 0xffffffe4
   176c8:	mov	r3, #0
   176cc:	str	r3, [fp, #-32]	; 0xffffffe0
   176d0:	mov	r3, #0
   176d4:	strb	r3, [fp, #-33]	; 0xffffffdf
   176d8:	bl	11480 <__ctype_get_mb_cur_max@plt>
   176dc:	mov	r3, r0
   176e0:	cmp	r3, #1
   176e4:	moveq	r3, #1
   176e8:	movne	r3, #0
   176ec:	strb	r3, [fp, #-57]	; 0xffffffc7
   176f0:	ldr	r3, [fp, #8]
   176f4:	and	r3, r3, #2
   176f8:	cmp	r3, #0
   176fc:	movne	r3, #1
   17700:	moveq	r3, #0
   17704:	strb	r3, [fp, #-34]	; 0xffffffde
   17708:	mov	r3, #0
   1770c:	strb	r3, [fp, #-35]	; 0xffffffdd
   17710:	mov	r3, #0
   17714:	strb	r3, [fp, #-36]	; 0xffffffdc
   17718:	mov	r3, #1
   1771c:	strb	r3, [fp, #-37]	; 0xffffffdb
   17720:	ldr	r3, [fp, #4]
   17724:	cmp	r3, #10
   17728:	ldrls	pc, [pc, r3, lsl #2]
   1772c:	b	17934 <ftello64@plt+0x625c>
   17730:	andeq	r7, r1, r8, lsr #18
   17734:	andeq	r7, r1, r4, lsr #17
   17738:	andeq	r7, r1, r8, asr #17
   1773c:	muleq	r1, ip, r8
   17740:	andeq	r7, r1, ip, lsr #17
   17744:	andeq	r7, r1, ip, ror #14
   17748:	andeq	r7, r1, ip, asr r7
   1774c:	andeq	r7, r1, ip, asr #15
   17750:	andeq	r7, r1, r0, ror #15
   17754:	andeq	r7, r1, r0, ror #15
   17758:	andeq	r7, r1, r0, ror #15
   1775c:	mov	r3, #5
   17760:	str	r3, [fp, #4]
   17764:	mov	r3, #1
   17768:	strb	r3, [fp, #-34]	; 0xffffffde
   1776c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   17770:	eor	r3, r3, #1
   17774:	uxtb	r3, r3
   17778:	cmp	r3, #0
   1777c:	beq	177b0 <ftello64@plt+0x60d8>
   17780:	ldr	r2, [fp, #-20]	; 0xffffffec
   17784:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17788:	cmp	r2, r3
   1778c:	bcs	177a4 <ftello64@plt+0x60cc>
   17790:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17794:	ldr	r3, [fp, #-20]	; 0xffffffec
   17798:	add	r3, r2, r3
   1779c:	mov	r2, #34	; 0x22
   177a0:	strb	r2, [r3]
   177a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   177a8:	add	r3, r3, #1
   177ac:	str	r3, [fp, #-20]	; 0xffffffec
   177b0:	mov	r3, #1
   177b4:	strb	r3, [fp, #-33]	; 0xffffffdf
   177b8:	ldr	r3, [pc, #3872]	; 186e0 <ftello64@plt+0x7008>
   177bc:	str	r3, [fp, #-28]	; 0xffffffe4
   177c0:	mov	r3, #1
   177c4:	str	r3, [fp, #-32]	; 0xffffffe0
   177c8:	b	17938 <ftello64@plt+0x6260>
   177cc:	mov	r3, #1
   177d0:	strb	r3, [fp, #-33]	; 0xffffffdf
   177d4:	mov	r3, #0
   177d8:	strb	r3, [fp, #-34]	; 0xffffffde
   177dc:	b	17938 <ftello64@plt+0x6260>
   177e0:	ldr	r3, [fp, #4]
   177e4:	cmp	r3, #10
   177e8:	beq	1780c <ftello64@plt+0x6134>
   177ec:	ldr	r1, [fp, #4]
   177f0:	ldr	r0, [pc, #3820]	; 186e4 <ftello64@plt+0x700c>
   177f4:	bl	175a0 <ftello64@plt+0x5ec8>
   177f8:	str	r0, [fp, #16]
   177fc:	ldr	r1, [fp, #4]
   17800:	ldr	r0, [pc, #3808]	; 186e8 <ftello64@plt+0x7010>
   17804:	bl	175a0 <ftello64@plt+0x5ec8>
   17808:	str	r0, [fp, #20]
   1780c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   17810:	eor	r3, r3, #1
   17814:	uxtb	r3, r3
   17818:	cmp	r3, #0
   1781c:	beq	1787c <ftello64@plt+0x61a4>
   17820:	ldr	r3, [fp, #16]
   17824:	str	r3, [fp, #-28]	; 0xffffffe4
   17828:	b	1786c <ftello64@plt+0x6194>
   1782c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17830:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17834:	cmp	r2, r3
   17838:	bcs	17854 <ftello64@plt+0x617c>
   1783c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17840:	ldr	r3, [fp, #-20]	; 0xffffffec
   17844:	add	r3, r2, r3
   17848:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1784c:	ldrb	r2, [r2]
   17850:	strb	r2, [r3]
   17854:	ldr	r3, [fp, #-20]	; 0xffffffec
   17858:	add	r3, r3, #1
   1785c:	str	r3, [fp, #-20]	; 0xffffffec
   17860:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17864:	add	r3, r3, #1
   17868:	str	r3, [fp, #-28]	; 0xffffffe4
   1786c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17870:	ldrb	r3, [r3]
   17874:	cmp	r3, #0
   17878:	bne	1782c <ftello64@plt+0x6154>
   1787c:	mov	r3, #1
   17880:	strb	r3, [fp, #-33]	; 0xffffffdf
   17884:	ldr	r3, [fp, #20]
   17888:	str	r3, [fp, #-28]	; 0xffffffe4
   1788c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   17890:	bl	11558 <strlen@plt>
   17894:	str	r0, [fp, #-32]	; 0xffffffe0
   17898:	b	17938 <ftello64@plt+0x6260>
   1789c:	mov	r3, #1
   178a0:	strb	r3, [fp, #-33]	; 0xffffffdf
   178a4:	mov	r3, #1
   178a8:	strb	r3, [fp, #-34]	; 0xffffffde
   178ac:	ldrb	r3, [fp, #-34]	; 0xffffffde
   178b0:	eor	r3, r3, #1
   178b4:	uxtb	r3, r3
   178b8:	cmp	r3, #0
   178bc:	beq	178c8 <ftello64@plt+0x61f0>
   178c0:	mov	r3, #1
   178c4:	strb	r3, [fp, #-33]	; 0xffffffdf
   178c8:	mov	r3, #2
   178cc:	str	r3, [fp, #4]
   178d0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   178d4:	eor	r3, r3, #1
   178d8:	uxtb	r3, r3
   178dc:	cmp	r3, #0
   178e0:	beq	17914 <ftello64@plt+0x623c>
   178e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   178e8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   178ec:	cmp	r2, r3
   178f0:	bcs	17908 <ftello64@plt+0x6230>
   178f4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   178f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   178fc:	add	r3, r2, r3
   17900:	mov	r2, #39	; 0x27
   17904:	strb	r2, [r3]
   17908:	ldr	r3, [fp, #-20]	; 0xffffffec
   1790c:	add	r3, r3, #1
   17910:	str	r3, [fp, #-20]	; 0xffffffec
   17914:	ldr	r3, [pc, #3532]	; 186e8 <ftello64@plt+0x7010>
   17918:	str	r3, [fp, #-28]	; 0xffffffe4
   1791c:	mov	r3, #1
   17920:	str	r3, [fp, #-32]	; 0xffffffe0
   17924:	b	17938 <ftello64@plt+0x6260>
   17928:	mov	r3, #0
   1792c:	strb	r3, [fp, #-34]	; 0xffffffde
   17930:	b	17938 <ftello64@plt+0x6260>
   17934:	bl	1169c <abort@plt>
   17938:	mov	r3, #0
   1793c:	str	r3, [fp, #-16]
   17940:	b	18ad0 <ftello64@plt+0x73f8>
   17944:	mov	r3, #0
   17948:	strb	r3, [fp, #-40]	; 0xffffffd8
   1794c:	mov	r3, #0
   17950:	strb	r3, [fp, #-41]	; 0xffffffd7
   17954:	mov	r3, #0
   17958:	strb	r3, [fp, #-42]	; 0xffffffd6
   1795c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   17960:	cmp	r3, #0
   17964:	beq	17a00 <ftello64@plt+0x6328>
   17968:	ldr	r3, [fp, #4]
   1796c:	cmp	r3, #2
   17970:	beq	17a00 <ftello64@plt+0x6328>
   17974:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17978:	cmp	r3, #0
   1797c:	beq	17a00 <ftello64@plt+0x6328>
   17980:	ldr	r2, [fp, #-16]
   17984:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17988:	add	r4, r2, r3
   1798c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   17990:	cmn	r3, #1
   17994:	bne	179b8 <ftello64@plt+0x62e0>
   17998:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1799c:	cmp	r3, #1
   179a0:	bls	179b8 <ftello64@plt+0x62e0>
   179a4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   179a8:	bl	11558 <strlen@plt>
   179ac:	str	r0, [fp, #-100]	; 0xffffff9c
   179b0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   179b4:	b	179bc <ftello64@plt+0x62e4>
   179b8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   179bc:	cmp	r4, r3
   179c0:	bhi	17a00 <ftello64@plt+0x6328>
   179c4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   179c8:	ldr	r3, [fp, #-16]
   179cc:	add	r3, r2, r3
   179d0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   179d4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   179d8:	mov	r0, r3
   179dc:	bl	113f0 <memcmp@plt>
   179e0:	mov	r3, r0
   179e4:	cmp	r3, #0
   179e8:	bne	17a00 <ftello64@plt+0x6328>
   179ec:	ldrb	r3, [fp, #-34]	; 0xffffffde
   179f0:	cmp	r3, #0
   179f4:	bne	18c8c <ftello64@plt+0x75b4>
   179f8:	mov	r3, #1
   179fc:	strb	r3, [fp, #-40]	; 0xffffffd8
   17a00:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17a04:	ldr	r3, [fp, #-16]
   17a08:	add	r3, r2, r3
   17a0c:	ldrb	r3, [r3]
   17a10:	strb	r3, [fp, #-38]	; 0xffffffda
   17a14:	ldrb	r3, [fp, #-38]	; 0xffffffda
   17a18:	cmp	r3, #126	; 0x7e
   17a1c:	ldrls	pc, [pc, r3, lsl #2]
   17a20:	b	1824c <ftello64@plt+0x6b74>
   17a24:	andeq	r7, r1, r0, lsr #24
   17a28:	andeq	r8, r1, ip, asr #4
   17a2c:	andeq	r8, r1, ip, asr #4
   17a30:	andeq	r8, r1, ip, asr #4
   17a34:	andeq	r8, r1, ip, asr #4
   17a38:	andeq	r8, r1, ip, asr #4
   17a3c:	andeq	r8, r1, ip, asr #4
   17a40:	andeq	r8, r1, r0, lsl r0
   17a44:	andeq	r8, r1, ip, lsl r0
   17a48:	andeq	r8, r1, ip, asr #32
   17a4c:	andeq	r8, r1, r4, lsr r0
   17a50:	andeq	r8, r1, r8, asr r0
   17a54:	andeq	r8, r1, r8, lsr #32
   17a58:	andeq	r8, r1, r0, asr #32
   17a5c:	andeq	r8, r1, ip, asr #4
   17a60:	andeq	r8, r1, ip, asr #4
   17a64:	andeq	r8, r1, ip, asr #4
   17a68:	andeq	r8, r1, ip, asr #4
   17a6c:	andeq	r8, r1, ip, asr #4
   17a70:	andeq	r8, r1, ip, asr #4
   17a74:	andeq	r8, r1, ip, asr #4
   17a78:	andeq	r8, r1, ip, asr #4
   17a7c:	andeq	r8, r1, ip, asr #4
   17a80:	andeq	r8, r1, ip, asr #4
   17a84:	andeq	r8, r1, ip, asr #4
   17a88:	andeq	r8, r1, ip, asr #4
   17a8c:	andeq	r8, r1, ip, asr #4
   17a90:	andeq	r8, r1, ip, asr #4
   17a94:	andeq	r8, r1, ip, asr #4
   17a98:	andeq	r8, r1, ip, asr #4
   17a9c:	andeq	r8, r1, ip, asr #4
   17aa0:	andeq	r8, r1, ip, asr #4
   17aa4:	andeq	r8, r1, r0, lsr r1
   17aa8:	andeq	r8, r1, r8, lsr r1
   17aac:	andeq	r8, r1, r8, lsr r1
   17ab0:	andeq	r8, r1, r4, lsr #2
   17ab4:	andeq	r8, r1, r8, lsr r1
   17ab8:	andeq	r8, r1, r0, asr #4
   17abc:	andeq	r8, r1, r8, lsr r1
   17ac0:	andeq	r8, r1, r4, asr r1
   17ac4:	andeq	r8, r1, r8, lsr r1
   17ac8:	andeq	r8, r1, r8, lsr r1
   17acc:	andeq	r8, r1, r8, lsr r1
   17ad0:	andeq	r8, r1, r0, asr #4
   17ad4:	andeq	r8, r1, r0, asr #4
   17ad8:	andeq	r8, r1, r0, asr #4
   17adc:	andeq	r8, r1, r0, asr #4
   17ae0:	andeq	r8, r1, r0, asr #4
   17ae4:	andeq	r8, r1, r0, asr #4
   17ae8:	andeq	r8, r1, r0, asr #4
   17aec:	andeq	r8, r1, r0, asr #4
   17af0:	andeq	r8, r1, r0, asr #4
   17af4:	andeq	r8, r1, r0, asr #4
   17af8:	andeq	r8, r1, r0, asr #4
   17afc:	andeq	r8, r1, r0, asr #4
   17b00:	andeq	r8, r1, r0, asr #4
   17b04:	andeq	r8, r1, r0, asr #4
   17b08:	andeq	r8, r1, r0, asr #4
   17b0c:	andeq	r8, r1, r0, asr #4
   17b10:	andeq	r8, r1, r8, lsr r1
   17b14:	andeq	r8, r1, r8, lsr r1
   17b18:	andeq	r8, r1, r8, lsr r1
   17b1c:	andeq	r8, r1, r8, lsr r1
   17b20:	andeq	r7, r1, r0, lsl #28
   17b24:	andeq	r8, r1, ip, asr #4
   17b28:	andeq	r8, r1, r0, asr #4
   17b2c:	andeq	r8, r1, r0, asr #4
   17b30:	andeq	r8, r1, r0, asr #4
   17b34:	andeq	r8, r1, r0, asr #4
   17b38:	andeq	r8, r1, r0, asr #4
   17b3c:	andeq	r8, r1, r0, asr #4
   17b40:	andeq	r8, r1, r0, asr #4
   17b44:	andeq	r8, r1, r0, asr #4
   17b48:	andeq	r8, r1, r0, asr #4
   17b4c:	andeq	r8, r1, r0, asr #4
   17b50:	andeq	r8, r1, r0, asr #4
   17b54:	andeq	r8, r1, r0, asr #4
   17b58:	andeq	r8, r1, r0, asr #4
   17b5c:	andeq	r8, r1, r0, asr #4
   17b60:	andeq	r8, r1, r0, asr #4
   17b64:	andeq	r8, r1, r0, asr #4
   17b68:	andeq	r8, r1, r0, asr #4
   17b6c:	andeq	r8, r1, r0, asr #4
   17b70:	andeq	r8, r1, r0, asr #4
   17b74:	andeq	r8, r1, r0, asr #4
   17b78:	andeq	r8, r1, r0, asr #4
   17b7c:	andeq	r8, r1, r0, asr #4
   17b80:	andeq	r8, r1, r0, asr #4
   17b84:	andeq	r8, r1, r0, asr #4
   17b88:	andeq	r8, r1, r0, asr #4
   17b8c:	andeq	r8, r1, r0, asr #4
   17b90:	andeq	r8, r1, r8, lsr r1
   17b94:	andeq	r8, r1, r4, rrx
   17b98:	andeq	r8, r1, r0, asr #4
   17b9c:	andeq	r8, r1, r8, lsr r1
   17ba0:	andeq	r8, r1, r0, asr #4
   17ba4:	andeq	r8, r1, r8, lsr r1
   17ba8:	andeq	r8, r1, r0, asr #4
   17bac:	andeq	r8, r1, r0, asr #4
   17bb0:	andeq	r8, r1, r0, asr #4
   17bb4:	andeq	r8, r1, r0, asr #4
   17bb8:	andeq	r8, r1, r0, asr #4
   17bbc:	andeq	r8, r1, r0, asr #4
   17bc0:	andeq	r8, r1, r0, asr #4
   17bc4:	andeq	r8, r1, r0, asr #4
   17bc8:	andeq	r8, r1, r0, asr #4
   17bcc:	andeq	r8, r1, r0, asr #4
   17bd0:	andeq	r8, r1, r0, asr #4
   17bd4:	andeq	r8, r1, r0, asr #4
   17bd8:	andeq	r8, r1, r0, asr #4
   17bdc:	andeq	r8, r1, r0, asr #4
   17be0:	andeq	r8, r1, r0, asr #4
   17be4:	andeq	r8, r1, r0, asr #4
   17be8:	andeq	r8, r1, r0, asr #4
   17bec:	andeq	r8, r1, r0, asr #4
   17bf0:	andeq	r8, r1, r0, asr #4
   17bf4:	andeq	r8, r1, r0, asr #4
   17bf8:	andeq	r8, r1, r0, asr #4
   17bfc:	andeq	r8, r1, r0, asr #4
   17c00:	andeq	r8, r1, r0, asr #4
   17c04:	andeq	r8, r1, r0, asr #4
   17c08:	andeq	r8, r1, r0, asr #4
   17c0c:	andeq	r8, r1, r0, asr #4
   17c10:	ldrdeq	r8, [r1], -ip
   17c14:	andeq	r8, r1, r8, lsr r1
   17c18:	ldrdeq	r8, [r1], -ip
   17c1c:	andeq	r8, r1, r4, lsr #2
   17c20:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   17c24:	cmp	r3, #0
   17c28:	beq	17dec <ftello64@plt+0x6714>
   17c2c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   17c30:	cmp	r3, #0
   17c34:	bne	18c94 <ftello64@plt+0x75bc>
   17c38:	mov	r3, #1
   17c3c:	strb	r3, [fp, #-41]	; 0xffffffd7
   17c40:	ldr	r3, [fp, #4]
   17c44:	cmp	r3, #2
   17c48:	bne	17cf8 <ftello64@plt+0x6620>
   17c4c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   17c50:	eor	r3, r3, #1
   17c54:	uxtb	r3, r3
   17c58:	cmp	r3, #0
   17c5c:	beq	17cf8 <ftello64@plt+0x6620>
   17c60:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c64:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17c68:	cmp	r2, r3
   17c6c:	bcs	17c84 <ftello64@plt+0x65ac>
   17c70:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17c74:	ldr	r3, [fp, #-20]	; 0xffffffec
   17c78:	add	r3, r2, r3
   17c7c:	mov	r2, #39	; 0x27
   17c80:	strb	r2, [r3]
   17c84:	ldr	r3, [fp, #-20]	; 0xffffffec
   17c88:	add	r3, r3, #1
   17c8c:	str	r3, [fp, #-20]	; 0xffffffec
   17c90:	ldr	r2, [fp, #-20]	; 0xffffffec
   17c94:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17c98:	cmp	r2, r3
   17c9c:	bcs	17cb4 <ftello64@plt+0x65dc>
   17ca0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17ca4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17ca8:	add	r3, r2, r3
   17cac:	mov	r2, #36	; 0x24
   17cb0:	strb	r2, [r3]
   17cb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17cb8:	add	r3, r3, #1
   17cbc:	str	r3, [fp, #-20]	; 0xffffffec
   17cc0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17cc4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17cc8:	cmp	r2, r3
   17ccc:	bcs	17ce4 <ftello64@plt+0x660c>
   17cd0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17cd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17cd8:	add	r3, r2, r3
   17cdc:	mov	r2, #39	; 0x27
   17ce0:	strb	r2, [r3]
   17ce4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17ce8:	add	r3, r3, #1
   17cec:	str	r3, [fp, #-20]	; 0xffffffec
   17cf0:	mov	r3, #1
   17cf4:	strb	r3, [fp, #-35]	; 0xffffffdd
   17cf8:	ldr	r2, [fp, #-20]	; 0xffffffec
   17cfc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17d00:	cmp	r2, r3
   17d04:	bcs	17d1c <ftello64@plt+0x6644>
   17d08:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17d0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17d10:	add	r3, r2, r3
   17d14:	mov	r2, #92	; 0x5c
   17d18:	strb	r2, [r3]
   17d1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17d20:	add	r3, r3, #1
   17d24:	str	r3, [fp, #-20]	; 0xffffffec
   17d28:	ldr	r3, [fp, #4]
   17d2c:	cmp	r3, #2
   17d30:	beq	17de0 <ftello64@plt+0x6708>
   17d34:	ldr	r3, [fp, #-16]
   17d38:	add	r2, r3, #1
   17d3c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   17d40:	cmp	r2, r3
   17d44:	bcs	17de0 <ftello64@plt+0x6708>
   17d48:	ldr	r3, [fp, #-16]
   17d4c:	add	r3, r3, #1
   17d50:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17d54:	add	r3, r2, r3
   17d58:	ldrb	r3, [r3]
   17d5c:	cmp	r3, #47	; 0x2f
   17d60:	bls	17de0 <ftello64@plt+0x6708>
   17d64:	ldr	r3, [fp, #-16]
   17d68:	add	r3, r3, #1
   17d6c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17d70:	add	r3, r2, r3
   17d74:	ldrb	r3, [r3]
   17d78:	cmp	r3, #57	; 0x39
   17d7c:	bhi	17de0 <ftello64@plt+0x6708>
   17d80:	ldr	r2, [fp, #-20]	; 0xffffffec
   17d84:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17d88:	cmp	r2, r3
   17d8c:	bcs	17da4 <ftello64@plt+0x66cc>
   17d90:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17d94:	ldr	r3, [fp, #-20]	; 0xffffffec
   17d98:	add	r3, r2, r3
   17d9c:	mov	r2, #48	; 0x30
   17da0:	strb	r2, [r3]
   17da4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17da8:	add	r3, r3, #1
   17dac:	str	r3, [fp, #-20]	; 0xffffffec
   17db0:	ldr	r2, [fp, #-20]	; 0xffffffec
   17db4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17db8:	cmp	r2, r3
   17dbc:	bcs	17dd4 <ftello64@plt+0x66fc>
   17dc0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17dc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17dc8:	add	r3, r2, r3
   17dcc:	mov	r2, #48	; 0x30
   17dd0:	strb	r2, [r3]
   17dd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   17dd8:	add	r3, r3, #1
   17ddc:	str	r3, [fp, #-20]	; 0xffffffec
   17de0:	mov	r3, #48	; 0x30
   17de4:	strb	r3, [fp, #-38]	; 0xffffffda
   17de8:	b	18828 <ftello64@plt+0x7150>
   17dec:	ldr	r3, [fp, #8]
   17df0:	and	r3, r3, #1
   17df4:	cmp	r3, #0
   17df8:	beq	18828 <ftello64@plt+0x7150>
   17dfc:	b	18ac4 <ftello64@plt+0x73ec>
   17e00:	ldr	r3, [fp, #4]
   17e04:	cmp	r3, #2
   17e08:	beq	17e18 <ftello64@plt+0x6740>
   17e0c:	cmp	r3, #5
   17e10:	beq	17e28 <ftello64@plt+0x6750>
   17e14:	b	1800c <ftello64@plt+0x6934>
   17e18:	ldrb	r3, [fp, #-34]	; 0xffffffde
   17e1c:	cmp	r3, #0
   17e20:	beq	18000 <ftello64@plt+0x6928>
   17e24:	b	18cd0 <ftello64@plt+0x75f8>
   17e28:	ldr	r3, [fp, #8]
   17e2c:	and	r3, r3, #4
   17e30:	cmp	r3, #0
   17e34:	beq	18008 <ftello64@plt+0x6930>
   17e38:	ldr	r3, [fp, #-16]
   17e3c:	add	r2, r3, #2
   17e40:	ldr	r3, [fp, #-100]	; 0xffffff9c
   17e44:	cmp	r2, r3
   17e48:	bcs	18008 <ftello64@plt+0x6930>
   17e4c:	ldr	r3, [fp, #-16]
   17e50:	add	r3, r3, #1
   17e54:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17e58:	add	r3, r2, r3
   17e5c:	ldrb	r3, [r3]
   17e60:	cmp	r3, #63	; 0x3f
   17e64:	bne	18008 <ftello64@plt+0x6930>
   17e68:	ldr	r3, [fp, #-16]
   17e6c:	add	r3, r3, #2
   17e70:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17e74:	add	r3, r2, r3
   17e78:	ldrb	r3, [r3]
   17e7c:	sub	r3, r3, #33	; 0x21
   17e80:	cmp	r3, #29
   17e84:	ldrls	pc, [pc, r3, lsl #2]
   17e88:	b	17ff8 <ftello64@plt+0x6920>
   17e8c:	andeq	r7, r1, r4, lsl #30
   17e90:	strdeq	r7, [r1], -r8
   17e94:	strdeq	r7, [r1], -r8
   17e98:	strdeq	r7, [r1], -r8
   17e9c:	strdeq	r7, [r1], -r8
   17ea0:	strdeq	r7, [r1], -r8
   17ea4:	andeq	r7, r1, r4, lsl #30
   17ea8:	andeq	r7, r1, r4, lsl #30
   17eac:	andeq	r7, r1, r4, lsl #30
   17eb0:	strdeq	r7, [r1], -r8
   17eb4:	strdeq	r7, [r1], -r8
   17eb8:	strdeq	r7, [r1], -r8
   17ebc:	andeq	r7, r1, r4, lsl #30
   17ec0:	strdeq	r7, [r1], -r8
   17ec4:	andeq	r7, r1, r4, lsl #30
   17ec8:	strdeq	r7, [r1], -r8
   17ecc:	strdeq	r7, [r1], -r8
   17ed0:	strdeq	r7, [r1], -r8
   17ed4:	strdeq	r7, [r1], -r8
   17ed8:	strdeq	r7, [r1], -r8
   17edc:	strdeq	r7, [r1], -r8
   17ee0:	strdeq	r7, [r1], -r8
   17ee4:	strdeq	r7, [r1], -r8
   17ee8:	strdeq	r7, [r1], -r8
   17eec:	strdeq	r7, [r1], -r8
   17ef0:	strdeq	r7, [r1], -r8
   17ef4:	strdeq	r7, [r1], -r8
   17ef8:	andeq	r7, r1, r4, lsl #30
   17efc:	andeq	r7, r1, r4, lsl #30
   17f00:	andeq	r7, r1, r4, lsl #30
   17f04:	ldrb	r3, [fp, #-34]	; 0xffffffde
   17f08:	cmp	r3, #0
   17f0c:	bne	18c9c <ftello64@plt+0x75c4>
   17f10:	ldr	r3, [fp, #-16]
   17f14:	add	r3, r3, #2
   17f18:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17f1c:	add	r3, r2, r3
   17f20:	ldrb	r3, [r3]
   17f24:	strb	r3, [fp, #-38]	; 0xffffffda
   17f28:	ldr	r3, [fp, #-16]
   17f2c:	add	r3, r3, #2
   17f30:	str	r3, [fp, #-16]
   17f34:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f38:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17f3c:	cmp	r2, r3
   17f40:	bcs	17f58 <ftello64@plt+0x6880>
   17f44:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17f48:	ldr	r3, [fp, #-20]	; 0xffffffec
   17f4c:	add	r3, r2, r3
   17f50:	mov	r2, #63	; 0x3f
   17f54:	strb	r2, [r3]
   17f58:	ldr	r3, [fp, #-20]	; 0xffffffec
   17f5c:	add	r3, r3, #1
   17f60:	str	r3, [fp, #-20]	; 0xffffffec
   17f64:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f68:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17f6c:	cmp	r2, r3
   17f70:	bcs	17f88 <ftello64@plt+0x68b0>
   17f74:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17f78:	ldr	r3, [fp, #-20]	; 0xffffffec
   17f7c:	add	r3, r2, r3
   17f80:	mov	r2, #34	; 0x22
   17f84:	strb	r2, [r3]
   17f88:	ldr	r3, [fp, #-20]	; 0xffffffec
   17f8c:	add	r3, r3, #1
   17f90:	str	r3, [fp, #-20]	; 0xffffffec
   17f94:	ldr	r2, [fp, #-20]	; 0xffffffec
   17f98:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17f9c:	cmp	r2, r3
   17fa0:	bcs	17fb8 <ftello64@plt+0x68e0>
   17fa4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17fa8:	ldr	r3, [fp, #-20]	; 0xffffffec
   17fac:	add	r3, r2, r3
   17fb0:	mov	r2, #34	; 0x22
   17fb4:	strb	r2, [r3]
   17fb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   17fbc:	add	r3, r3, #1
   17fc0:	str	r3, [fp, #-20]	; 0xffffffec
   17fc4:	ldr	r2, [fp, #-20]	; 0xffffffec
   17fc8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17fcc:	cmp	r2, r3
   17fd0:	bcs	17fe8 <ftello64@plt+0x6910>
   17fd4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   17fd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   17fdc:	add	r3, r2, r3
   17fe0:	mov	r2, #63	; 0x3f
   17fe4:	strb	r2, [r3]
   17fe8:	ldr	r3, [fp, #-20]	; 0xffffffec
   17fec:	add	r3, r3, #1
   17ff0:	str	r3, [fp, #-20]	; 0xffffffec
   17ff4:	b	17ffc <ftello64@plt+0x6924>
   17ff8:	nop			; (mov r0, r0)
   17ffc:	b	18008 <ftello64@plt+0x6930>
   18000:	nop			; (mov r0, r0)
   18004:	b	18854 <ftello64@plt+0x717c>
   18008:	nop			; (mov r0, r0)
   1800c:	b	18854 <ftello64@plt+0x717c>
   18010:	mov	r3, #97	; 0x61
   18014:	strb	r3, [fp, #-39]	; 0xffffffd9
   18018:	b	180c4 <ftello64@plt+0x69ec>
   1801c:	mov	r3, #98	; 0x62
   18020:	strb	r3, [fp, #-39]	; 0xffffffd9
   18024:	b	180c4 <ftello64@plt+0x69ec>
   18028:	mov	r3, #102	; 0x66
   1802c:	strb	r3, [fp, #-39]	; 0xffffffd9
   18030:	b	180c4 <ftello64@plt+0x69ec>
   18034:	mov	r3, #110	; 0x6e
   18038:	strb	r3, [fp, #-39]	; 0xffffffd9
   1803c:	b	180ac <ftello64@plt+0x69d4>
   18040:	mov	r3, #114	; 0x72
   18044:	strb	r3, [fp, #-39]	; 0xffffffd9
   18048:	b	180ac <ftello64@plt+0x69d4>
   1804c:	mov	r3, #116	; 0x74
   18050:	strb	r3, [fp, #-39]	; 0xffffffd9
   18054:	b	180ac <ftello64@plt+0x69d4>
   18058:	mov	r3, #118	; 0x76
   1805c:	strb	r3, [fp, #-39]	; 0xffffffd9
   18060:	b	180c4 <ftello64@plt+0x69ec>
   18064:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18068:	strb	r3, [fp, #-39]	; 0xffffffd9
   1806c:	ldr	r3, [fp, #4]
   18070:	cmp	r3, #2
   18074:	bne	18088 <ftello64@plt+0x69b0>
   18078:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1807c:	cmp	r3, #0
   18080:	beq	189dc <ftello64@plt+0x7304>
   18084:	b	18cd0 <ftello64@plt+0x75f8>
   18088:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   1808c:	cmp	r3, #0
   18090:	beq	180ac <ftello64@plt+0x69d4>
   18094:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18098:	cmp	r3, #0
   1809c:	beq	180ac <ftello64@plt+0x69d4>
   180a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   180a4:	cmp	r3, #0
   180a8:	bne	189e4 <ftello64@plt+0x730c>
   180ac:	ldr	r3, [fp, #4]
   180b0:	cmp	r3, #2
   180b4:	bne	180c4 <ftello64@plt+0x69ec>
   180b8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   180bc:	cmp	r3, #0
   180c0:	bne	18ca4 <ftello64@plt+0x75cc>
   180c4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   180c8:	cmp	r3, #0
   180cc:	beq	18830 <ftello64@plt+0x7158>
   180d0:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   180d4:	strb	r3, [fp, #-38]	; 0xffffffda
   180d8:	b	188dc <ftello64@plt+0x7204>
   180dc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   180e0:	cmn	r3, #1
   180e4:	bne	18108 <ftello64@plt+0x6a30>
   180e8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   180ec:	add	r3, r3, #1
   180f0:	ldrb	r3, [r3]
   180f4:	cmp	r3, #0
   180f8:	movne	r3, #1
   180fc:	moveq	r3, #0
   18100:	uxtb	r3, r3
   18104:	b	1811c <ftello64@plt+0x6a44>
   18108:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1810c:	cmp	r3, #1
   18110:	movne	r3, #1
   18114:	moveq	r3, #0
   18118:	uxtb	r3, r3
   1811c:	cmp	r3, #0
   18120:	bne	18838 <ftello64@plt+0x7160>
   18124:	ldr	r3, [fp, #-16]
   18128:	cmp	r3, #0
   1812c:	bne	18840 <ftello64@plt+0x7168>
   18130:	mov	r3, #1
   18134:	strb	r3, [fp, #-42]	; 0xffffffd6
   18138:	ldr	r3, [fp, #4]
   1813c:	cmp	r3, #2
   18140:	bne	18848 <ftello64@plt+0x7170>
   18144:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18148:	cmp	r3, #0
   1814c:	beq	18848 <ftello64@plt+0x7170>
   18150:	b	18cd0 <ftello64@plt+0x75f8>
   18154:	mov	r3, #1
   18158:	strb	r3, [fp, #-36]	; 0xffffffdc
   1815c:	mov	r3, #1
   18160:	strb	r3, [fp, #-42]	; 0xffffffd6
   18164:	ldr	r3, [fp, #4]
   18168:	cmp	r3, #2
   1816c:	bne	18850 <ftello64@plt+0x7178>
   18170:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18174:	cmp	r3, #0
   18178:	bne	18cac <ftello64@plt+0x75d4>
   1817c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18180:	cmp	r3, #0
   18184:	beq	181a4 <ftello64@plt+0x6acc>
   18188:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1818c:	cmp	r3, #0
   18190:	bne	181a4 <ftello64@plt+0x6acc>
   18194:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18198:	str	r3, [fp, #-24]	; 0xffffffe8
   1819c:	mov	r3, #0
   181a0:	str	r3, [fp, #-92]	; 0xffffffa4
   181a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   181a8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   181ac:	cmp	r2, r3
   181b0:	bcs	181c8 <ftello64@plt+0x6af0>
   181b4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   181b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   181bc:	add	r3, r2, r3
   181c0:	mov	r2, #39	; 0x27
   181c4:	strb	r2, [r3]
   181c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   181cc:	add	r3, r3, #1
   181d0:	str	r3, [fp, #-20]	; 0xffffffec
   181d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   181d8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   181dc:	cmp	r2, r3
   181e0:	bcs	181f8 <ftello64@plt+0x6b20>
   181e4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   181e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   181ec:	add	r3, r2, r3
   181f0:	mov	r2, #92	; 0x5c
   181f4:	strb	r2, [r3]
   181f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   181fc:	add	r3, r3, #1
   18200:	str	r3, [fp, #-20]	; 0xffffffec
   18204:	ldr	r2, [fp, #-20]	; 0xffffffec
   18208:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1820c:	cmp	r2, r3
   18210:	bcs	18228 <ftello64@plt+0x6b50>
   18214:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18218:	ldr	r3, [fp, #-20]	; 0xffffffec
   1821c:	add	r3, r2, r3
   18220:	mov	r2, #39	; 0x27
   18224:	strb	r2, [r3]
   18228:	ldr	r3, [fp, #-20]	; 0xffffffec
   1822c:	add	r3, r3, #1
   18230:	str	r3, [fp, #-20]	; 0xffffffec
   18234:	mov	r3, #0
   18238:	strb	r3, [fp, #-35]	; 0xffffffdd
   1823c:	b	18850 <ftello64@plt+0x7178>
   18240:	mov	r3, #1
   18244:	strb	r3, [fp, #-42]	; 0xffffffd6
   18248:	b	18854 <ftello64@plt+0x717c>
   1824c:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   18250:	cmp	r3, #0
   18254:	beq	18294 <ftello64@plt+0x6bbc>
   18258:	mov	r3, #1
   1825c:	str	r3, [fp, #-48]	; 0xffffffd0
   18260:	bl	11528 <__ctype_b_loc@plt>
   18264:	mov	r3, r0
   18268:	ldr	r2, [r3]
   1826c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18270:	lsl	r3, r3, #1
   18274:	add	r3, r2, r3
   18278:	ldrh	r3, [r3]
   1827c:	and	r3, r3, #16384	; 0x4000
   18280:	cmp	r3, #0
   18284:	movne	r3, #1
   18288:	moveq	r3, #0
   1828c:	strb	r3, [fp, #-49]	; 0xffffffcf
   18290:	b	184e0 <ftello64@plt+0x6e08>
   18294:	sub	r3, fp, #76	; 0x4c
   18298:	mov	r2, #8
   1829c:	mov	r1, #0
   182a0:	mov	r0, r3
   182a4:	bl	115ac <memset@plt>
   182a8:	mov	r3, #0
   182ac:	str	r3, [fp, #-48]	; 0xffffffd0
   182b0:	mov	r3, #1
   182b4:	strb	r3, [fp, #-49]	; 0xffffffcf
   182b8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   182bc:	cmn	r3, #1
   182c0:	bne	182d0 <ftello64@plt+0x6bf8>
   182c4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   182c8:	bl	11558 <strlen@plt>
   182cc:	str	r0, [fp, #-100]	; 0xffffff9c
   182d0:	ldr	r2, [fp, #-16]
   182d4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   182d8:	add	r3, r2, r3
   182dc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   182e0:	add	r1, r2, r3
   182e4:	ldr	r2, [fp, #-16]
   182e8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   182ec:	add	r3, r2, r3
   182f0:	ldr	r2, [fp, #-100]	; 0xffffff9c
   182f4:	sub	r2, r2, r3
   182f8:	sub	r3, fp, #76	; 0x4c
   182fc:	sub	r0, fp, #80	; 0x50
   18300:	bl	36210 <ftello64@plt+0x24b38>
   18304:	str	r0, [fp, #-64]	; 0xffffffc0
   18308:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1830c:	cmp	r3, #0
   18310:	beq	184d4 <ftello64@plt+0x6dfc>
   18314:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18318:	cmn	r3, #1
   1831c:	bne	1832c <ftello64@plt+0x6c54>
   18320:	mov	r3, #0
   18324:	strb	r3, [fp, #-49]	; 0xffffffcf
   18328:	b	184e0 <ftello64@plt+0x6e08>
   1832c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18330:	cmn	r3, #2
   18334:	bne	1838c <ftello64@plt+0x6cb4>
   18338:	mov	r3, #0
   1833c:	strb	r3, [fp, #-49]	; 0xffffffcf
   18340:	b	18350 <ftello64@plt+0x6c78>
   18344:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18348:	add	r3, r3, #1
   1834c:	str	r3, [fp, #-48]	; 0xffffffd0
   18350:	ldr	r2, [fp, #-16]
   18354:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18358:	add	r2, r2, r3
   1835c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18360:	cmp	r2, r3
   18364:	bcs	184dc <ftello64@plt+0x6e04>
   18368:	ldr	r2, [fp, #-16]
   1836c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18370:	add	r3, r2, r3
   18374:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18378:	add	r3, r2, r3
   1837c:	ldrb	r3, [r3]
   18380:	cmp	r3, #0
   18384:	bne	18344 <ftello64@plt+0x6c6c>
   18388:	b	184dc <ftello64@plt+0x6e04>
   1838c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18390:	cmp	r3, #0
   18394:	beq	18488 <ftello64@plt+0x6db0>
   18398:	ldr	r3, [fp, #4]
   1839c:	cmp	r3, #2
   183a0:	bne	18488 <ftello64@plt+0x6db0>
   183a4:	mov	r3, #1
   183a8:	str	r3, [fp, #-56]	; 0xffffffc8
   183ac:	b	18478 <ftello64@plt+0x6da0>
   183b0:	ldr	r2, [fp, #-16]
   183b4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   183b8:	add	r2, r2, r3
   183bc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   183c0:	add	r3, r2, r3
   183c4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   183c8:	add	r3, r2, r3
   183cc:	ldrb	r3, [r3]
   183d0:	sub	r3, r3, #91	; 0x5b
   183d4:	cmp	r3, #33	; 0x21
   183d8:	ldrls	pc, [pc, r3, lsl #2]
   183dc:	b	18468 <ftello64@plt+0x6d90>
   183e0:			; <UNDEFINED> instruction: 0x00018cb4
   183e4:			; <UNDEFINED> instruction: 0x00018cb4
   183e8:	andeq	r8, r1, r8, ror #8
   183ec:			; <UNDEFINED> instruction: 0x00018cb4
   183f0:	andeq	r8, r1, r8, ror #8
   183f4:			; <UNDEFINED> instruction: 0x00018cb4
   183f8:	andeq	r8, r1, r8, ror #8
   183fc:	andeq	r8, r1, r8, ror #8
   18400:	andeq	r8, r1, r8, ror #8
   18404:	andeq	r8, r1, r8, ror #8
   18408:	andeq	r8, r1, r8, ror #8
   1840c:	andeq	r8, r1, r8, ror #8
   18410:	andeq	r8, r1, r8, ror #8
   18414:	andeq	r8, r1, r8, ror #8
   18418:	andeq	r8, r1, r8, ror #8
   1841c:	andeq	r8, r1, r8, ror #8
   18420:	andeq	r8, r1, r8, ror #8
   18424:	andeq	r8, r1, r8, ror #8
   18428:	andeq	r8, r1, r8, ror #8
   1842c:	andeq	r8, r1, r8, ror #8
   18430:	andeq	r8, r1, r8, ror #8
   18434:	andeq	r8, r1, r8, ror #8
   18438:	andeq	r8, r1, r8, ror #8
   1843c:	andeq	r8, r1, r8, ror #8
   18440:	andeq	r8, r1, r8, ror #8
   18444:	andeq	r8, r1, r8, ror #8
   18448:	andeq	r8, r1, r8, ror #8
   1844c:	andeq	r8, r1, r8, ror #8
   18450:	andeq	r8, r1, r8, ror #8
   18454:	andeq	r8, r1, r8, ror #8
   18458:	andeq	r8, r1, r8, ror #8
   1845c:	andeq	r8, r1, r8, ror #8
   18460:	andeq	r8, r1, r8, ror #8
   18464:			; <UNDEFINED> instruction: 0x00018cb4
   18468:	nop			; (mov r0, r0)
   1846c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   18470:	add	r3, r3, #1
   18474:	str	r3, [fp, #-56]	; 0xffffffc8
   18478:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1847c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   18480:	cmp	r2, r3
   18484:	bcc	183b0 <ftello64@plt+0x6cd8>
   18488:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1848c:	mov	r0, r3
   18490:	bl	11450 <iswprint@plt>
   18494:	mov	r3, r0
   18498:	cmp	r3, #0
   1849c:	bne	184a8 <ftello64@plt+0x6dd0>
   184a0:	mov	r3, #0
   184a4:	strb	r3, [fp, #-49]	; 0xffffffcf
   184a8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   184ac:	ldr	r3, [fp, #-64]	; 0xffffffc0
   184b0:	add	r3, r2, r3
   184b4:	str	r3, [fp, #-48]	; 0xffffffd0
   184b8:	sub	r3, fp, #76	; 0x4c
   184bc:	mov	r0, r3
   184c0:	bl	113d8 <mbsinit@plt>
   184c4:	mov	r3, r0
   184c8:	cmp	r3, #0
   184cc:	beq	182d0 <ftello64@plt+0x6bf8>
   184d0:	b	184e0 <ftello64@plt+0x6e08>
   184d4:	nop			; (mov r0, r0)
   184d8:	b	184e0 <ftello64@plt+0x6e08>
   184dc:	nop			; (mov r0, r0)
   184e0:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   184e4:	strb	r3, [fp, #-42]	; 0xffffffd6
   184e8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   184ec:	cmp	r3, #1
   184f0:	bhi	18514 <ftello64@plt+0x6e3c>
   184f4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   184f8:	cmp	r3, #0
   184fc:	beq	18854 <ftello64@plt+0x717c>
   18500:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   18504:	eor	r3, r3, #1
   18508:	uxtb	r3, r3
   1850c:	cmp	r3, #0
   18510:	beq	18854 <ftello64@plt+0x717c>
   18514:	ldr	r2, [fp, #-16]
   18518:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1851c:	add	r3, r2, r3
   18520:	str	r3, [fp, #-68]	; 0xffffffbc
   18524:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   18528:	cmp	r3, #0
   1852c:	beq	186ec <ftello64@plt+0x7014>
   18530:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   18534:	eor	r3, r3, #1
   18538:	uxtb	r3, r3
   1853c:	cmp	r3, #0
   18540:	beq	186ec <ftello64@plt+0x7014>
   18544:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18548:	cmp	r3, #0
   1854c:	bne	18cbc <ftello64@plt+0x75e4>
   18550:	mov	r3, #1
   18554:	strb	r3, [fp, #-41]	; 0xffffffd7
   18558:	ldr	r3, [fp, #4]
   1855c:	cmp	r3, #2
   18560:	bne	18610 <ftello64@plt+0x6f38>
   18564:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   18568:	eor	r3, r3, #1
   1856c:	uxtb	r3, r3
   18570:	cmp	r3, #0
   18574:	beq	18610 <ftello64@plt+0x6f38>
   18578:	ldr	r2, [fp, #-20]	; 0xffffffec
   1857c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18580:	cmp	r2, r3
   18584:	bcs	1859c <ftello64@plt+0x6ec4>
   18588:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1858c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18590:	add	r3, r2, r3
   18594:	mov	r2, #39	; 0x27
   18598:	strb	r2, [r3]
   1859c:	ldr	r3, [fp, #-20]	; 0xffffffec
   185a0:	add	r3, r3, #1
   185a4:	str	r3, [fp, #-20]	; 0xffffffec
   185a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   185ac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   185b0:	cmp	r2, r3
   185b4:	bcs	185cc <ftello64@plt+0x6ef4>
   185b8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   185bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   185c0:	add	r3, r2, r3
   185c4:	mov	r2, #36	; 0x24
   185c8:	strb	r2, [r3]
   185cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   185d0:	add	r3, r3, #1
   185d4:	str	r3, [fp, #-20]	; 0xffffffec
   185d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   185dc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   185e0:	cmp	r2, r3
   185e4:	bcs	185fc <ftello64@plt+0x6f24>
   185e8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   185ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   185f0:	add	r3, r2, r3
   185f4:	mov	r2, #39	; 0x27
   185f8:	strb	r2, [r3]
   185fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   18600:	add	r3, r3, #1
   18604:	str	r3, [fp, #-20]	; 0xffffffec
   18608:	mov	r3, #1
   1860c:	strb	r3, [fp, #-35]	; 0xffffffdd
   18610:	ldr	r2, [fp, #-20]	; 0xffffffec
   18614:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18618:	cmp	r2, r3
   1861c:	bcs	18634 <ftello64@plt+0x6f5c>
   18620:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18624:	ldr	r3, [fp, #-20]	; 0xffffffec
   18628:	add	r3, r2, r3
   1862c:	mov	r2, #92	; 0x5c
   18630:	strb	r2, [r3]
   18634:	ldr	r3, [fp, #-20]	; 0xffffffec
   18638:	add	r3, r3, #1
   1863c:	str	r3, [fp, #-20]	; 0xffffffec
   18640:	ldr	r2, [fp, #-20]	; 0xffffffec
   18644:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18648:	cmp	r2, r3
   1864c:	bcs	18674 <ftello64@plt+0x6f9c>
   18650:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18654:	ldr	r3, [fp, #-20]	; 0xffffffec
   18658:	add	r3, r2, r3
   1865c:	ldrb	r2, [fp, #-38]	; 0xffffffda
   18660:	lsr	r2, r2, #6
   18664:	uxtb	r2, r2
   18668:	add	r2, r2, #48	; 0x30
   1866c:	uxtb	r2, r2
   18670:	strb	r2, [r3]
   18674:	ldr	r3, [fp, #-20]	; 0xffffffec
   18678:	add	r3, r3, #1
   1867c:	str	r3, [fp, #-20]	; 0xffffffec
   18680:	ldr	r2, [fp, #-20]	; 0xffffffec
   18684:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18688:	cmp	r2, r3
   1868c:	bcs	186bc <ftello64@plt+0x6fe4>
   18690:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18694:	ldr	r3, [fp, #-20]	; 0xffffffec
   18698:	add	r3, r2, r3
   1869c:	ldrb	r2, [fp, #-38]	; 0xffffffda
   186a0:	lsr	r2, r2, #3
   186a4:	uxtb	r2, r2
   186a8:	and	r2, r2, #7
   186ac:	uxtb	r2, r2
   186b0:	add	r2, r2, #48	; 0x30
   186b4:	uxtb	r2, r2
   186b8:	strb	r2, [r3]
   186bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   186c0:	add	r3, r3, #1
   186c4:	str	r3, [fp, #-20]	; 0xffffffec
   186c8:	ldrb	r3, [fp, #-38]	; 0xffffffda
   186cc:	and	r3, r3, #7
   186d0:	uxtb	r3, r3
   186d4:	add	r3, r3, #48	; 0x30
   186d8:	strb	r3, [fp, #-38]	; 0xffffffda
   186dc:	b	18730 <ftello64@plt+0x7058>
   186e0:	andeq	sl, r3, r8, asr r1
   186e4:	andeq	sl, r3, r0, ror #2
   186e8:	andeq	sl, r3, ip, asr r1
   186ec:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   186f0:	cmp	r3, #0
   186f4:	beq	18730 <ftello64@plt+0x7058>
   186f8:	ldr	r2, [fp, #-20]	; 0xffffffec
   186fc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18700:	cmp	r2, r3
   18704:	bcs	1871c <ftello64@plt+0x7044>
   18708:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1870c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18710:	add	r3, r2, r3
   18714:	mov	r2, #92	; 0x5c
   18718:	strb	r2, [r3]
   1871c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18720:	add	r3, r3, #1
   18724:	str	r3, [fp, #-20]	; 0xffffffec
   18728:	mov	r3, #0
   1872c:	strb	r3, [fp, #-40]	; 0xffffffd8
   18730:	ldr	r3, [fp, #-16]
   18734:	add	r2, r3, #1
   18738:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1873c:	cmp	r2, r3
   18740:	bcs	18820 <ftello64@plt+0x7148>
   18744:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   18748:	cmp	r3, #0
   1874c:	beq	187cc <ftello64@plt+0x70f4>
   18750:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   18754:	eor	r3, r3, #1
   18758:	uxtb	r3, r3
   1875c:	cmp	r3, #0
   18760:	beq	187cc <ftello64@plt+0x70f4>
   18764:	ldr	r2, [fp, #-20]	; 0xffffffec
   18768:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1876c:	cmp	r2, r3
   18770:	bcs	18788 <ftello64@plt+0x70b0>
   18774:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18778:	ldr	r3, [fp, #-20]	; 0xffffffec
   1877c:	add	r3, r2, r3
   18780:	mov	r2, #39	; 0x27
   18784:	strb	r2, [r3]
   18788:	ldr	r3, [fp, #-20]	; 0xffffffec
   1878c:	add	r3, r3, #1
   18790:	str	r3, [fp, #-20]	; 0xffffffec
   18794:	ldr	r2, [fp, #-20]	; 0xffffffec
   18798:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1879c:	cmp	r2, r3
   187a0:	bcs	187b8 <ftello64@plt+0x70e0>
   187a4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   187a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   187ac:	add	r3, r2, r3
   187b0:	mov	r2, #39	; 0x27
   187b4:	strb	r2, [r3]
   187b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   187bc:	add	r3, r3, #1
   187c0:	str	r3, [fp, #-20]	; 0xffffffec
   187c4:	mov	r3, #0
   187c8:	strb	r3, [fp, #-35]	; 0xffffffdd
   187cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   187d0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   187d4:	cmp	r2, r3
   187d8:	bcs	187f0 <ftello64@plt+0x7118>
   187dc:	ldr	r2, [fp, #-88]	; 0xffffffa8
   187e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   187e4:	add	r3, r2, r3
   187e8:	ldrb	r2, [fp, #-38]	; 0xffffffda
   187ec:	strb	r2, [r3]
   187f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   187f4:	add	r3, r3, #1
   187f8:	str	r3, [fp, #-20]	; 0xffffffec
   187fc:	ldr	r3, [fp, #-16]
   18800:	add	r3, r3, #1
   18804:	str	r3, [fp, #-16]
   18808:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1880c:	ldr	r3, [fp, #-16]
   18810:	add	r3, r2, r3
   18814:	ldrb	r3, [r3]
   18818:	strb	r3, [fp, #-38]	; 0xffffffda
   1881c:	b	18524 <ftello64@plt+0x6e4c>
   18820:	nop			; (mov r0, r0)
   18824:	b	189f0 <ftello64@plt+0x7318>
   18828:	nop			; (mov r0, r0)
   1882c:	b	18854 <ftello64@plt+0x717c>
   18830:	nop			; (mov r0, r0)
   18834:	b	18854 <ftello64@plt+0x717c>
   18838:	nop			; (mov r0, r0)
   1883c:	b	18854 <ftello64@plt+0x717c>
   18840:	nop			; (mov r0, r0)
   18844:	b	18854 <ftello64@plt+0x717c>
   18848:	nop			; (mov r0, r0)
   1884c:	b	18854 <ftello64@plt+0x717c>
   18850:	nop			; (mov r0, r0)
   18854:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   18858:	eor	r3, r3, #1
   1885c:	uxtb	r3, r3
   18860:	cmp	r3, #0
   18864:	bne	18874 <ftello64@plt+0x719c>
   18868:	ldr	r3, [fp, #4]
   1886c:	cmp	r3, #2
   18870:	bne	18888 <ftello64@plt+0x71b0>
   18874:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18878:	eor	r3, r3, #1
   1887c:	uxtb	r3, r3
   18880:	cmp	r3, #0
   18884:	bne	188c8 <ftello64@plt+0x71f0>
   18888:	ldr	r3, [fp, #12]
   1888c:	cmp	r3, #0
   18890:	beq	188c8 <ftello64@plt+0x71f0>
   18894:	ldrb	r3, [fp, #-38]	; 0xffffffda
   18898:	lsr	r3, r3, #5
   1889c:	uxtb	r3, r3
   188a0:	lsl	r3, r3, #2
   188a4:	ldr	r2, [fp, #12]
   188a8:	add	r3, r2, r3
   188ac:	ldr	r2, [r3]
   188b0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   188b4:	and	r3, r3, #31
   188b8:	lsr	r3, r2, r3
   188bc:	and	r3, r3, #1
   188c0:	cmp	r3, #0
   188c4:	bne	188dc <ftello64@plt+0x7204>
   188c8:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   188cc:	eor	r3, r3, #1
   188d0:	uxtb	r3, r3
   188d4:	cmp	r3, #0
   188d8:	bne	189ec <ftello64@plt+0x7314>
   188dc:	ldrb	r3, [fp, #-34]	; 0xffffffde
   188e0:	cmp	r3, #0
   188e4:	bne	18cc4 <ftello64@plt+0x75ec>
   188e8:	mov	r3, #1
   188ec:	strb	r3, [fp, #-41]	; 0xffffffd7
   188f0:	ldr	r3, [fp, #4]
   188f4:	cmp	r3, #2
   188f8:	bne	189a8 <ftello64@plt+0x72d0>
   188fc:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   18900:	eor	r3, r3, #1
   18904:	uxtb	r3, r3
   18908:	cmp	r3, #0
   1890c:	beq	189a8 <ftello64@plt+0x72d0>
   18910:	ldr	r2, [fp, #-20]	; 0xffffffec
   18914:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18918:	cmp	r2, r3
   1891c:	bcs	18934 <ftello64@plt+0x725c>
   18920:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18924:	ldr	r3, [fp, #-20]	; 0xffffffec
   18928:	add	r3, r2, r3
   1892c:	mov	r2, #39	; 0x27
   18930:	strb	r2, [r3]
   18934:	ldr	r3, [fp, #-20]	; 0xffffffec
   18938:	add	r3, r3, #1
   1893c:	str	r3, [fp, #-20]	; 0xffffffec
   18940:	ldr	r2, [fp, #-20]	; 0xffffffec
   18944:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18948:	cmp	r2, r3
   1894c:	bcs	18964 <ftello64@plt+0x728c>
   18950:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18954:	ldr	r3, [fp, #-20]	; 0xffffffec
   18958:	add	r3, r2, r3
   1895c:	mov	r2, #36	; 0x24
   18960:	strb	r2, [r3]
   18964:	ldr	r3, [fp, #-20]	; 0xffffffec
   18968:	add	r3, r3, #1
   1896c:	str	r3, [fp, #-20]	; 0xffffffec
   18970:	ldr	r2, [fp, #-20]	; 0xffffffec
   18974:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18978:	cmp	r2, r3
   1897c:	bcs	18994 <ftello64@plt+0x72bc>
   18980:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18984:	ldr	r3, [fp, #-20]	; 0xffffffec
   18988:	add	r3, r2, r3
   1898c:	mov	r2, #39	; 0x27
   18990:	strb	r2, [r3]
   18994:	ldr	r3, [fp, #-20]	; 0xffffffec
   18998:	add	r3, r3, #1
   1899c:	str	r3, [fp, #-20]	; 0xffffffec
   189a0:	mov	r3, #1
   189a4:	strb	r3, [fp, #-35]	; 0xffffffdd
   189a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   189ac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   189b0:	cmp	r2, r3
   189b4:	bcs	189cc <ftello64@plt+0x72f4>
   189b8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   189bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   189c0:	add	r3, r2, r3
   189c4:	mov	r2, #92	; 0x5c
   189c8:	strb	r2, [r3]
   189cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   189d0:	add	r3, r3, #1
   189d4:	str	r3, [fp, #-20]	; 0xffffffec
   189d8:	b	189f0 <ftello64@plt+0x7318>
   189dc:	nop			; (mov r0, r0)
   189e0:	b	189f0 <ftello64@plt+0x7318>
   189e4:	nop			; (mov r0, r0)
   189e8:	b	189f0 <ftello64@plt+0x7318>
   189ec:	nop			; (mov r0, r0)
   189f0:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   189f4:	cmp	r3, #0
   189f8:	beq	18a78 <ftello64@plt+0x73a0>
   189fc:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   18a00:	eor	r3, r3, #1
   18a04:	uxtb	r3, r3
   18a08:	cmp	r3, #0
   18a0c:	beq	18a78 <ftello64@plt+0x73a0>
   18a10:	ldr	r2, [fp, #-20]	; 0xffffffec
   18a14:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a18:	cmp	r2, r3
   18a1c:	bcs	18a34 <ftello64@plt+0x735c>
   18a20:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18a24:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a28:	add	r3, r2, r3
   18a2c:	mov	r2, #39	; 0x27
   18a30:	strb	r2, [r3]
   18a34:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a38:	add	r3, r3, #1
   18a3c:	str	r3, [fp, #-20]	; 0xffffffec
   18a40:	ldr	r2, [fp, #-20]	; 0xffffffec
   18a44:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a48:	cmp	r2, r3
   18a4c:	bcs	18a64 <ftello64@plt+0x738c>
   18a50:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18a54:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a58:	add	r3, r2, r3
   18a5c:	mov	r2, #39	; 0x27
   18a60:	strb	r2, [r3]
   18a64:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a68:	add	r3, r3, #1
   18a6c:	str	r3, [fp, #-20]	; 0xffffffec
   18a70:	mov	r3, #0
   18a74:	strb	r3, [fp, #-35]	; 0xffffffdd
   18a78:	ldr	r2, [fp, #-20]	; 0xffffffec
   18a7c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18a80:	cmp	r2, r3
   18a84:	bcs	18a9c <ftello64@plt+0x73c4>
   18a88:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18a8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a90:	add	r3, r2, r3
   18a94:	ldrb	r2, [fp, #-38]	; 0xffffffda
   18a98:	strb	r2, [r3]
   18a9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18aa0:	add	r3, r3, #1
   18aa4:	str	r3, [fp, #-20]	; 0xffffffec
   18aa8:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   18aac:	eor	r3, r3, #1
   18ab0:	uxtb	r3, r3
   18ab4:	cmp	r3, #0
   18ab8:	beq	18ac4 <ftello64@plt+0x73ec>
   18abc:	mov	r3, #0
   18ac0:	strb	r3, [fp, #-37]	; 0xffffffdb
   18ac4:	ldr	r3, [fp, #-16]
   18ac8:	add	r3, r3, #1
   18acc:	str	r3, [fp, #-16]
   18ad0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18ad4:	cmn	r3, #1
   18ad8:	bne	18b00 <ftello64@plt+0x7428>
   18adc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18ae0:	ldr	r3, [fp, #-16]
   18ae4:	add	r3, r2, r3
   18ae8:	ldrb	r3, [r3]
   18aec:	cmp	r3, #0
   18af0:	movne	r3, #1
   18af4:	moveq	r3, #0
   18af8:	uxtb	r3, r3
   18afc:	b	18b18 <ftello64@plt+0x7440>
   18b00:	ldr	r2, [fp, #-16]
   18b04:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18b08:	cmp	r2, r3
   18b0c:	movne	r3, #1
   18b10:	moveq	r3, #0
   18b14:	uxtb	r3, r3
   18b18:	cmp	r3, #0
   18b1c:	bne	17944 <ftello64@plt+0x626c>
   18b20:	ldr	r3, [fp, #-20]	; 0xffffffec
   18b24:	cmp	r3, #0
   18b28:	bne	18b44 <ftello64@plt+0x746c>
   18b2c:	ldr	r3, [fp, #4]
   18b30:	cmp	r3, #2
   18b34:	bne	18b44 <ftello64@plt+0x746c>
   18b38:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18b3c:	cmp	r3, #0
   18b40:	bne	18ccc <ftello64@plt+0x75f4>
   18b44:	ldr	r3, [fp, #4]
   18b48:	cmp	r3, #2
   18b4c:	bne	18bec <ftello64@plt+0x7514>
   18b50:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18b54:	eor	r3, r3, #1
   18b58:	uxtb	r3, r3
   18b5c:	cmp	r3, #0
   18b60:	beq	18bec <ftello64@plt+0x7514>
   18b64:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   18b68:	cmp	r3, #0
   18b6c:	beq	18bec <ftello64@plt+0x7514>
   18b70:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   18b74:	cmp	r3, #0
   18b78:	beq	18bc0 <ftello64@plt+0x74e8>
   18b7c:	ldr	r3, [fp, #20]
   18b80:	str	r3, [sp, #16]
   18b84:	ldr	r3, [fp, #16]
   18b88:	str	r3, [sp, #12]
   18b8c:	ldr	r3, [fp, #12]
   18b90:	str	r3, [sp, #8]
   18b94:	ldr	r3, [fp, #8]
   18b98:	str	r3, [sp, #4]
   18b9c:	mov	r3, #5
   18ba0:	str	r3, [sp]
   18ba4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18ba8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18bac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18bb0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   18bb4:	bl	17694 <ftello64@plt+0x5fbc>
   18bb8:	mov	r3, r0
   18bbc:	b	18d34 <ftello64@plt+0x765c>
   18bc0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18bc4:	cmp	r3, #0
   18bc8:	bne	18bec <ftello64@plt+0x7514>
   18bcc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18bd0:	cmp	r3, #0
   18bd4:	beq	18bec <ftello64@plt+0x7514>
   18bd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18bdc:	str	r3, [fp, #-92]	; 0xffffffa4
   18be0:	mov	r3, #0
   18be4:	str	r3, [fp, #-20]	; 0xffffffec
   18be8:	b	17720 <ftello64@plt+0x6048>
   18bec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18bf0:	cmp	r3, #0
   18bf4:	beq	18c60 <ftello64@plt+0x7588>
   18bf8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   18bfc:	eor	r3, r3, #1
   18c00:	uxtb	r3, r3
   18c04:	cmp	r3, #0
   18c08:	beq	18c60 <ftello64@plt+0x7588>
   18c0c:	b	18c50 <ftello64@plt+0x7578>
   18c10:	ldr	r2, [fp, #-20]	; 0xffffffec
   18c14:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18c18:	cmp	r2, r3
   18c1c:	bcs	18c38 <ftello64@plt+0x7560>
   18c20:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18c24:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c28:	add	r3, r2, r3
   18c2c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18c30:	ldrb	r2, [r2]
   18c34:	strb	r2, [r3]
   18c38:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c3c:	add	r3, r3, #1
   18c40:	str	r3, [fp, #-20]	; 0xffffffec
   18c44:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18c48:	add	r3, r3, #1
   18c4c:	str	r3, [fp, #-28]	; 0xffffffe4
   18c50:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18c54:	ldrb	r3, [r3]
   18c58:	cmp	r3, #0
   18c5c:	bne	18c10 <ftello64@plt+0x7538>
   18c60:	ldr	r2, [fp, #-20]	; 0xffffffec
   18c64:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18c68:	cmp	r2, r3
   18c6c:	bcs	18c84 <ftello64@plt+0x75ac>
   18c70:	ldr	r2, [fp, #-88]	; 0xffffffa8
   18c74:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c78:	add	r3, r2, r3
   18c7c:	mov	r2, #0
   18c80:	strb	r2, [r3]
   18c84:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c88:	b	18d34 <ftello64@plt+0x765c>
   18c8c:	nop			; (mov r0, r0)
   18c90:	b	18cd0 <ftello64@plt+0x75f8>
   18c94:	nop			; (mov r0, r0)
   18c98:	b	18cd0 <ftello64@plt+0x75f8>
   18c9c:	nop			; (mov r0, r0)
   18ca0:	b	18cd0 <ftello64@plt+0x75f8>
   18ca4:	nop			; (mov r0, r0)
   18ca8:	b	18cd0 <ftello64@plt+0x75f8>
   18cac:	nop			; (mov r0, r0)
   18cb0:	b	18cd0 <ftello64@plt+0x75f8>
   18cb4:	nop			; (mov r0, r0)
   18cb8:	b	18cd0 <ftello64@plt+0x75f8>
   18cbc:	nop			; (mov r0, r0)
   18cc0:	b	18cd0 <ftello64@plt+0x75f8>
   18cc4:	nop			; (mov r0, r0)
   18cc8:	b	18cd0 <ftello64@plt+0x75f8>
   18ccc:	nop			; (mov r0, r0)
   18cd0:	ldr	r3, [fp, #4]
   18cd4:	cmp	r3, #2
   18cd8:	bne	18cf0 <ftello64@plt+0x7618>
   18cdc:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   18ce0:	cmp	r3, #0
   18ce4:	beq	18cf0 <ftello64@plt+0x7618>
   18ce8:	mov	r3, #4
   18cec:	str	r3, [fp, #4]
   18cf0:	ldr	r3, [fp, #8]
   18cf4:	bic	r3, r3, #2
   18cf8:	ldr	r2, [fp, #20]
   18cfc:	str	r2, [sp, #16]
   18d00:	ldr	r2, [fp, #16]
   18d04:	str	r2, [sp, #12]
   18d08:	mov	r2, #0
   18d0c:	str	r2, [sp, #8]
   18d10:	str	r3, [sp, #4]
   18d14:	ldr	r3, [fp, #4]
   18d18:	str	r3, [sp]
   18d1c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   18d20:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18d24:	ldr	r1, [fp, #-92]	; 0xffffffa4
   18d28:	ldr	r0, [fp, #-88]	; 0xffffffa8
   18d2c:	bl	17694 <ftello64@plt+0x5fbc>
   18d30:	mov	r3, r0
   18d34:	mov	r0, r3
   18d38:	sub	sp, fp, #8
   18d3c:	pop	{r4, fp, pc}
   18d40:	push	{fp, lr}
   18d44:	add	fp, sp, #4
   18d48:	sub	sp, sp, #56	; 0x38
   18d4c:	str	r0, [fp, #-24]	; 0xffffffe8
   18d50:	str	r1, [fp, #-28]	; 0xffffffe4
   18d54:	str	r2, [fp, #-32]	; 0xffffffe0
   18d58:	str	r3, [fp, #-36]	; 0xffffffdc
   18d5c:	ldr	r3, [fp, #4]
   18d60:	cmp	r3, #0
   18d64:	beq	18d70 <ftello64@plt+0x7698>
   18d68:	ldr	r3, [fp, #4]
   18d6c:	b	18d74 <ftello64@plt+0x769c>
   18d70:	ldr	r3, [pc, #132]	; 18dfc <ftello64@plt+0x7724>
   18d74:	str	r3, [fp, #-8]
   18d78:	bl	1157c <__errno_location@plt>
   18d7c:	mov	r3, r0
   18d80:	ldr	r3, [r3]
   18d84:	str	r3, [fp, #-12]
   18d88:	ldr	r3, [fp, #-8]
   18d8c:	ldr	r3, [r3]
   18d90:	ldr	r2, [fp, #-8]
   18d94:	ldr	r2, [r2, #4]
   18d98:	ldr	r1, [fp, #-8]
   18d9c:	add	r1, r1, #8
   18da0:	ldr	r0, [fp, #-8]
   18da4:	ldr	r0, [r0, #40]	; 0x28
   18da8:	ldr	ip, [fp, #-8]
   18dac:	ldr	ip, [ip, #44]	; 0x2c
   18db0:	str	ip, [sp, #16]
   18db4:	str	r0, [sp, #12]
   18db8:	str	r1, [sp, #8]
   18dbc:	str	r2, [sp, #4]
   18dc0:	str	r3, [sp]
   18dc4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18dc8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18dcc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18dd4:	bl	17694 <ftello64@plt+0x5fbc>
   18dd8:	str	r0, [fp, #-16]
   18ddc:	bl	1157c <__errno_location@plt>
   18de0:	mov	r2, r0
   18de4:	ldr	r3, [fp, #-12]
   18de8:	str	r3, [r2]
   18dec:	ldr	r3, [fp, #-16]
   18df0:	mov	r0, r3
   18df4:	sub	sp, fp, #4
   18df8:	pop	{fp, pc}
   18dfc:	andeq	fp, r4, r4, lsl r8
   18e00:	push	{fp, lr}
   18e04:	add	fp, sp, #4
   18e08:	sub	sp, sp, #16
   18e0c:	str	r0, [fp, #-8]
   18e10:	str	r1, [fp, #-12]
   18e14:	str	r2, [fp, #-16]
   18e18:	ldr	r3, [fp, #-16]
   18e1c:	mov	r2, #0
   18e20:	ldr	r1, [fp, #-12]
   18e24:	ldr	r0, [fp, #-8]
   18e28:	bl	18e3c <ftello64@plt+0x7764>
   18e2c:	mov	r3, r0
   18e30:	mov	r0, r3
   18e34:	sub	sp, fp, #4
   18e38:	pop	{fp, pc}
   18e3c:	push	{fp, lr}
   18e40:	add	fp, sp, #4
   18e44:	sub	sp, sp, #64	; 0x40
   18e48:	str	r0, [fp, #-32]	; 0xffffffe0
   18e4c:	str	r1, [fp, #-36]	; 0xffffffdc
   18e50:	str	r2, [fp, #-40]	; 0xffffffd8
   18e54:	str	r3, [fp, #-44]	; 0xffffffd4
   18e58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18e5c:	cmp	r3, #0
   18e60:	beq	18e6c <ftello64@plt+0x7794>
   18e64:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18e68:	b	18e70 <ftello64@plt+0x7798>
   18e6c:	ldr	r3, [pc, #292]	; 18f98 <ftello64@plt+0x78c0>
   18e70:	str	r3, [fp, #-8]
   18e74:	bl	1157c <__errno_location@plt>
   18e78:	mov	r3, r0
   18e7c:	ldr	r3, [r3]
   18e80:	str	r3, [fp, #-12]
   18e84:	ldr	r3, [fp, #-8]
   18e88:	ldr	r3, [r3, #4]
   18e8c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   18e90:	cmp	r2, #0
   18e94:	moveq	r2, #1
   18e98:	movne	r2, #0
   18e9c:	uxtb	r2, r2
   18ea0:	orr	r3, r3, r2
   18ea4:	str	r3, [fp, #-16]
   18ea8:	ldr	r3, [fp, #-8]
   18eac:	ldr	r3, [r3]
   18eb0:	ldr	r2, [fp, #-8]
   18eb4:	add	r2, r2, #8
   18eb8:	ldr	r1, [fp, #-8]
   18ebc:	ldr	r1, [r1, #40]	; 0x28
   18ec0:	ldr	r0, [fp, #-8]
   18ec4:	ldr	r0, [r0, #44]	; 0x2c
   18ec8:	str	r0, [sp, #16]
   18ecc:	str	r1, [sp, #12]
   18ed0:	str	r2, [sp, #8]
   18ed4:	ldr	r2, [fp, #-16]
   18ed8:	str	r2, [sp, #4]
   18edc:	str	r3, [sp]
   18ee0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18ee4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18ee8:	mov	r1, #0
   18eec:	mov	r0, #0
   18ef0:	bl	17694 <ftello64@plt+0x5fbc>
   18ef4:	mov	r3, r0
   18ef8:	add	r3, r3, #1
   18efc:	str	r3, [fp, #-20]	; 0xffffffec
   18f00:	ldr	r0, [fp, #-20]	; 0xffffffec
   18f04:	bl	33cd8 <ftello64@plt+0x22600>
   18f08:	mov	r3, r0
   18f0c:	str	r3, [fp, #-24]	; 0xffffffe8
   18f10:	ldr	r3, [fp, #-8]
   18f14:	ldr	r3, [r3]
   18f18:	ldr	r2, [fp, #-8]
   18f1c:	add	r2, r2, #8
   18f20:	ldr	r1, [fp, #-8]
   18f24:	ldr	r1, [r1, #40]	; 0x28
   18f28:	ldr	r0, [fp, #-8]
   18f2c:	ldr	r0, [r0, #44]	; 0x2c
   18f30:	str	r0, [sp, #16]
   18f34:	str	r1, [sp, #12]
   18f38:	str	r2, [sp, #8]
   18f3c:	ldr	r2, [fp, #-16]
   18f40:	str	r2, [sp, #4]
   18f44:	str	r3, [sp]
   18f48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18f4c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18f50:	ldr	r1, [fp, #-20]	; 0xffffffec
   18f54:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f58:	bl	17694 <ftello64@plt+0x5fbc>
   18f5c:	bl	1157c <__errno_location@plt>
   18f60:	mov	r2, r0
   18f64:	ldr	r3, [fp, #-12]
   18f68:	str	r3, [r2]
   18f6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18f70:	cmp	r3, #0
   18f74:	beq	18f88 <ftello64@plt+0x78b0>
   18f78:	ldr	r3, [fp, #-20]	; 0xffffffec
   18f7c:	sub	r2, r3, #1
   18f80:	ldr	r3, [fp, #-40]	; 0xffffffd8
   18f84:	str	r2, [r3]
   18f88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18f8c:	mov	r0, r3
   18f90:	sub	sp, fp, #4
   18f94:	pop	{fp, pc}
   18f98:	andeq	fp, r4, r4, lsl r8
   18f9c:	push	{fp, lr}
   18fa0:	add	fp, sp, #4
   18fa4:	sub	sp, sp, #8
   18fa8:	ldr	r3, [pc, #196]	; 19074 <ftello64@plt+0x799c>
   18fac:	ldr	r3, [r3]
   18fb0:	str	r3, [fp, #-12]
   18fb4:	mov	r3, #1
   18fb8:	str	r3, [fp, #-8]
   18fbc:	b	18fe8 <ftello64@plt+0x7910>
   18fc0:	ldr	r3, [fp, #-8]
   18fc4:	lsl	r3, r3, #3
   18fc8:	ldr	r2, [fp, #-12]
   18fcc:	add	r3, r2, r3
   18fd0:	ldr	r3, [r3, #4]
   18fd4:	mov	r0, r3
   18fd8:	bl	16624 <ftello64@plt+0x4f4c>
   18fdc:	ldr	r3, [fp, #-8]
   18fe0:	add	r3, r3, #1
   18fe4:	str	r3, [fp, #-8]
   18fe8:	ldr	r3, [pc, #136]	; 19078 <ftello64@plt+0x79a0>
   18fec:	ldr	r3, [r3]
   18ff0:	ldr	r2, [fp, #-8]
   18ff4:	cmp	r2, r3
   18ff8:	blt	18fc0 <ftello64@plt+0x78e8>
   18ffc:	ldr	r3, [fp, #-12]
   19000:	ldr	r3, [r3, #4]
   19004:	ldr	r2, [pc, #112]	; 1907c <ftello64@plt+0x79a4>
   19008:	cmp	r3, r2
   1900c:	beq	19038 <ftello64@plt+0x7960>
   19010:	ldr	r3, [fp, #-12]
   19014:	ldr	r3, [r3, #4]
   19018:	mov	r0, r3
   1901c:	bl	16624 <ftello64@plt+0x4f4c>
   19020:	ldr	r3, [pc, #88]	; 19080 <ftello64@plt+0x79a8>
   19024:	mov	r2, #256	; 0x100
   19028:	str	r2, [r3]
   1902c:	ldr	r3, [pc, #76]	; 19080 <ftello64@plt+0x79a8>
   19030:	ldr	r2, [pc, #68]	; 1907c <ftello64@plt+0x79a4>
   19034:	str	r2, [r3, #4]
   19038:	ldr	r3, [fp, #-12]
   1903c:	ldr	r2, [pc, #60]	; 19080 <ftello64@plt+0x79a8>
   19040:	cmp	r3, r2
   19044:	beq	1905c <ftello64@plt+0x7984>
   19048:	ldr	r0, [fp, #-12]
   1904c:	bl	16624 <ftello64@plt+0x4f4c>
   19050:	ldr	r3, [pc, #28]	; 19074 <ftello64@plt+0x799c>
   19054:	ldr	r2, [pc, #36]	; 19080 <ftello64@plt+0x79a8>
   19058:	str	r2, [r3]
   1905c:	ldr	r3, [pc, #20]	; 19078 <ftello64@plt+0x79a0>
   19060:	mov	r2, #1
   19064:	str	r2, [r3]
   19068:	nop			; (mov r0, r0)
   1906c:	sub	sp, fp, #4
   19070:	pop	{fp, pc}
   19074:	andeq	fp, r4, r4, lsr #3
   19078:	muleq	r4, r8, r1
   1907c:	andeq	fp, r4, r4, asr #16
   19080:	muleq	r4, ip, r1
   19084:	push	{r4, fp, lr}
   19088:	add	fp, sp, #8
   1908c:	sub	sp, sp, #84	; 0x54
   19090:	str	r0, [fp, #-56]	; 0xffffffc8
   19094:	str	r1, [fp, #-60]	; 0xffffffc4
   19098:	str	r2, [fp, #-64]	; 0xffffffc0
   1909c:	str	r3, [fp, #-68]	; 0xffffffbc
   190a0:	bl	1157c <__errno_location@plt>
   190a4:	mov	r3, r0
   190a8:	ldr	r3, [r3]
   190ac:	str	r3, [fp, #-24]	; 0xffffffe8
   190b0:	ldr	r3, [pc, #640]	; 19338 <ftello64@plt+0x7c60>
   190b4:	ldr	r3, [r3]
   190b8:	str	r3, [fp, #-16]
   190bc:	mvn	r3, #-2147483648	; 0x80000000
   190c0:	str	r3, [fp, #-28]	; 0xffffffe4
   190c4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   190c8:	cmp	r3, #0
   190cc:	blt	190e0 <ftello64@plt+0x7a08>
   190d0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   190d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   190d8:	cmp	r2, r3
   190dc:	blt	190e4 <ftello64@plt+0x7a0c>
   190e0:	bl	1169c <abort@plt>
   190e4:	ldr	r3, [pc, #592]	; 1933c <ftello64@plt+0x7c64>
   190e8:	ldr	r2, [r3]
   190ec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   190f0:	cmp	r2, r3
   190f4:	bgt	191c8 <ftello64@plt+0x7af0>
   190f8:	ldr	r3, [fp, #-16]
   190fc:	ldr	r2, [pc, #572]	; 19340 <ftello64@plt+0x7c68>
   19100:	cmp	r3, r2
   19104:	moveq	r3, #1
   19108:	movne	r3, #0
   1910c:	strb	r3, [fp, #-29]	; 0xffffffe3
   19110:	ldr	r3, [pc, #548]	; 1933c <ftello64@plt+0x7c64>
   19114:	ldr	r3, [r3]
   19118:	str	r3, [fp, #-48]	; 0xffffffd0
   1911c:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   19120:	cmp	r3, #0
   19124:	beq	19130 <ftello64@plt+0x7a58>
   19128:	mov	r0, #0
   1912c:	b	19134 <ftello64@plt+0x7a5c>
   19130:	ldr	r0, [fp, #-16]
   19134:	ldr	r3, [pc, #512]	; 1933c <ftello64@plt+0x7c64>
   19138:	ldr	r3, [r3]
   1913c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   19140:	sub	r3, r2, r3
   19144:	add	r2, r3, #1
   19148:	sub	r1, fp, #48	; 0x30
   1914c:	mov	r3, #8
   19150:	str	r3, [sp]
   19154:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19158:	bl	33ff8 <ftello64@plt+0x22920>
   1915c:	str	r0, [fp, #-16]
   19160:	ldr	r2, [pc, #464]	; 19338 <ftello64@plt+0x7c60>
   19164:	ldr	r3, [fp, #-16]
   19168:	str	r3, [r2]
   1916c:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   19170:	cmp	r3, #0
   19174:	beq	19188 <ftello64@plt+0x7ab0>
   19178:	ldr	r3, [fp, #-16]
   1917c:	ldr	r2, [pc, #444]	; 19340 <ftello64@plt+0x7c68>
   19180:	ldm	r2, {r0, r1}
   19184:	stm	r3, {r0, r1}
   19188:	ldr	r3, [pc, #428]	; 1933c <ftello64@plt+0x7c64>
   1918c:	ldr	r3, [r3]
   19190:	lsl	r3, r3, #3
   19194:	ldr	r2, [fp, #-16]
   19198:	add	r0, r2, r3
   1919c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   191a0:	ldr	r3, [pc, #404]	; 1933c <ftello64@plt+0x7c64>
   191a4:	ldr	r3, [r3]
   191a8:	sub	r3, r2, r3
   191ac:	lsl	r3, r3, #3
   191b0:	mov	r2, r3
   191b4:	mov	r1, #0
   191b8:	bl	115ac <memset@plt>
   191bc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   191c0:	ldr	r2, [pc, #372]	; 1933c <ftello64@plt+0x7c64>
   191c4:	str	r3, [r2]
   191c8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   191cc:	lsl	r3, r3, #3
   191d0:	ldr	r2, [fp, #-16]
   191d4:	add	r3, r2, r3
   191d8:	ldr	r3, [r3]
   191dc:	str	r3, [fp, #-36]	; 0xffffffdc
   191e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   191e4:	lsl	r3, r3, #3
   191e8:	ldr	r2, [fp, #-16]
   191ec:	add	r3, r2, r3
   191f0:	ldr	r3, [r3, #4]
   191f4:	str	r3, [fp, #-20]	; 0xffffffec
   191f8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   191fc:	ldr	r3, [r3, #4]
   19200:	orr	r3, r3, #1
   19204:	str	r3, [fp, #-40]	; 0xffffffd8
   19208:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1920c:	ldr	r3, [r3]
   19210:	ldr	r2, [fp, #-68]	; 0xffffffbc
   19214:	add	r2, r2, #8
   19218:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1921c:	ldr	r1, [r1, #40]	; 0x28
   19220:	ldr	r0, [fp, #-68]	; 0xffffffbc
   19224:	ldr	r0, [r0, #44]	; 0x2c
   19228:	str	r0, [sp, #16]
   1922c:	str	r1, [sp, #12]
   19230:	str	r2, [sp, #8]
   19234:	ldr	r2, [fp, #-40]	; 0xffffffd8
   19238:	str	r2, [sp, #4]
   1923c:	str	r3, [sp]
   19240:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19244:	ldr	r2, [fp, #-60]	; 0xffffffc4
   19248:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1924c:	ldr	r0, [fp, #-20]	; 0xffffffec
   19250:	bl	17694 <ftello64@plt+0x5fbc>
   19254:	str	r0, [fp, #-44]	; 0xffffffd4
   19258:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1925c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19260:	cmp	r2, r3
   19264:	bhi	19318 <ftello64@plt+0x7c40>
   19268:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1926c:	lsl	r3, r3, #3
   19270:	ldr	r2, [fp, #-16]
   19274:	add	r3, r2, r3
   19278:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1927c:	add	r2, r2, #1
   19280:	str	r2, [fp, #-36]	; 0xffffffdc
   19284:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19288:	str	r2, [r3]
   1928c:	ldr	r3, [fp, #-20]	; 0xffffffec
   19290:	ldr	r2, [pc, #172]	; 19344 <ftello64@plt+0x7c6c>
   19294:	cmp	r3, r2
   19298:	beq	192a4 <ftello64@plt+0x7bcc>
   1929c:	ldr	r0, [fp, #-20]	; 0xffffffec
   192a0:	bl	16624 <ftello64@plt+0x4f4c>
   192a4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   192a8:	lsl	r3, r3, #3
   192ac:	ldr	r2, [fp, #-16]
   192b0:	add	r4, r2, r3
   192b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   192b8:	bl	33cd8 <ftello64@plt+0x22600>
   192bc:	mov	r3, r0
   192c0:	str	r3, [fp, #-20]	; 0xffffffec
   192c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   192c8:	str	r3, [r4, #4]
   192cc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   192d0:	ldr	r3, [r3]
   192d4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   192d8:	add	r2, r2, #8
   192dc:	ldr	r1, [fp, #-68]	; 0xffffffbc
   192e0:	ldr	r1, [r1, #40]	; 0x28
   192e4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   192e8:	ldr	r0, [r0, #44]	; 0x2c
   192ec:	str	r0, [sp, #16]
   192f0:	str	r1, [sp, #12]
   192f4:	str	r2, [sp, #8]
   192f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   192fc:	str	r2, [sp, #4]
   19300:	str	r3, [sp]
   19304:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19308:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1930c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   19310:	ldr	r0, [fp, #-20]	; 0xffffffec
   19314:	bl	17694 <ftello64@plt+0x5fbc>
   19318:	bl	1157c <__errno_location@plt>
   1931c:	mov	r2, r0
   19320:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19324:	str	r3, [r2]
   19328:	ldr	r3, [fp, #-20]	; 0xffffffec
   1932c:	mov	r0, r3
   19330:	sub	sp, fp, #8
   19334:	pop	{r4, fp, pc}
   19338:	andeq	fp, r4, r4, lsr #3
   1933c:	muleq	r4, r8, r1
   19340:	muleq	r4, ip, r1
   19344:	andeq	fp, r4, r4, asr #16
   19348:	push	{fp, lr}
   1934c:	add	fp, sp, #4
   19350:	sub	sp, sp, #8
   19354:	str	r0, [fp, #-8]
   19358:	str	r1, [fp, #-12]
   1935c:	ldr	r3, [pc, #28]	; 19380 <ftello64@plt+0x7ca8>
   19360:	mvn	r2, #0
   19364:	ldr	r1, [fp, #-12]
   19368:	ldr	r0, [fp, #-8]
   1936c:	bl	19084 <ftello64@plt+0x79ac>
   19370:	mov	r3, r0
   19374:	mov	r0, r3
   19378:	sub	sp, fp, #4
   1937c:	pop	{fp, pc}
   19380:	andeq	fp, r4, r4, lsl r8
   19384:	push	{fp, lr}
   19388:	add	fp, sp, #4
   1938c:	sub	sp, sp, #16
   19390:	str	r0, [fp, #-8]
   19394:	str	r1, [fp, #-12]
   19398:	str	r2, [fp, #-16]
   1939c:	ldr	r3, [pc, #28]	; 193c0 <ftello64@plt+0x7ce8>
   193a0:	ldr	r2, [fp, #-16]
   193a4:	ldr	r1, [fp, #-12]
   193a8:	ldr	r0, [fp, #-8]
   193ac:	bl	19084 <ftello64@plt+0x79ac>
   193b0:	mov	r3, r0
   193b4:	mov	r0, r3
   193b8:	sub	sp, fp, #4
   193bc:	pop	{fp, pc}
   193c0:	andeq	fp, r4, r4, lsl r8
   193c4:	push	{fp, lr}
   193c8:	add	fp, sp, #4
   193cc:	sub	sp, sp, #8
   193d0:	str	r0, [fp, #-8]
   193d4:	ldr	r1, [fp, #-8]
   193d8:	mov	r0, #0
   193dc:	bl	19348 <ftello64@plt+0x7c70>
   193e0:	mov	r3, r0
   193e4:	mov	r0, r3
   193e8:	sub	sp, fp, #4
   193ec:	pop	{fp, pc}
   193f0:	push	{fp, lr}
   193f4:	add	fp, sp, #4
   193f8:	sub	sp, sp, #8
   193fc:	str	r0, [fp, #-8]
   19400:	str	r1, [fp, #-12]
   19404:	ldr	r2, [fp, #-12]
   19408:	ldr	r1, [fp, #-8]
   1940c:	mov	r0, #0
   19410:	bl	19384 <ftello64@plt+0x7cac>
   19414:	mov	r3, r0
   19418:	mov	r0, r3
   1941c:	sub	sp, fp, #4
   19420:	pop	{fp, pc}
   19424:	push	{fp, lr}
   19428:	add	fp, sp, #4
   1942c:	sub	sp, sp, #64	; 0x40
   19430:	str	r0, [fp, #-56]	; 0xffffffc8
   19434:	str	r1, [fp, #-60]	; 0xffffffc4
   19438:	str	r2, [fp, #-64]	; 0xffffffc0
   1943c:	sub	r3, fp, #52	; 0x34
   19440:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19444:	mov	r0, r3
   19448:	bl	17530 <ftello64@plt+0x5e58>
   1944c:	sub	r3, fp, #52	; 0x34
   19450:	mvn	r2, #0
   19454:	ldr	r1, [fp, #-64]	; 0xffffffc0
   19458:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1945c:	bl	19084 <ftello64@plt+0x79ac>
   19460:	mov	r3, r0
   19464:	mov	r0, r3
   19468:	sub	sp, fp, #4
   1946c:	pop	{fp, pc}
   19470:	push	{fp, lr}
   19474:	add	fp, sp, #4
   19478:	sub	sp, sp, #64	; 0x40
   1947c:	str	r0, [fp, #-56]	; 0xffffffc8
   19480:	str	r1, [fp, #-60]	; 0xffffffc4
   19484:	str	r2, [fp, #-64]	; 0xffffffc0
   19488:	str	r3, [fp, #-68]	; 0xffffffbc
   1948c:	sub	r3, fp, #52	; 0x34
   19490:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19494:	mov	r0, r3
   19498:	bl	17530 <ftello64@plt+0x5e58>
   1949c:	sub	r3, fp, #52	; 0x34
   194a0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   194a4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   194a8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   194ac:	bl	19084 <ftello64@plt+0x79ac>
   194b0:	mov	r3, r0
   194b4:	mov	r0, r3
   194b8:	sub	sp, fp, #4
   194bc:	pop	{fp, pc}
   194c0:	push	{fp, lr}
   194c4:	add	fp, sp, #4
   194c8:	sub	sp, sp, #8
   194cc:	str	r0, [fp, #-8]
   194d0:	str	r1, [fp, #-12]
   194d4:	ldr	r2, [fp, #-12]
   194d8:	ldr	r1, [fp, #-8]
   194dc:	mov	r0, #0
   194e0:	bl	19424 <ftello64@plt+0x7d4c>
   194e4:	mov	r3, r0
   194e8:	mov	r0, r3
   194ec:	sub	sp, fp, #4
   194f0:	pop	{fp, pc}
   194f4:	push	{fp, lr}
   194f8:	add	fp, sp, #4
   194fc:	sub	sp, sp, #16
   19500:	str	r0, [fp, #-8]
   19504:	str	r1, [fp, #-12]
   19508:	str	r2, [fp, #-16]
   1950c:	ldr	r3, [fp, #-16]
   19510:	ldr	r2, [fp, #-12]
   19514:	ldr	r1, [fp, #-8]
   19518:	mov	r0, #0
   1951c:	bl	19470 <ftello64@plt+0x7d98>
   19520:	mov	r3, r0
   19524:	mov	r0, r3
   19528:	sub	sp, fp, #4
   1952c:	pop	{fp, pc}
   19530:	push	{fp, lr}
   19534:	add	fp, sp, #4
   19538:	sub	sp, sp, #64	; 0x40
   1953c:	str	r0, [fp, #-56]	; 0xffffffc8
   19540:	str	r1, [fp, #-60]	; 0xffffffc4
   19544:	mov	r3, r2
   19548:	strb	r3, [fp, #-61]	; 0xffffffc3
   1954c:	ldr	r3, [pc, #84]	; 195a8 <ftello64@plt+0x7ed0>
   19550:	sub	ip, fp, #52	; 0x34
   19554:	mov	lr, r3
   19558:	ldm	lr!, {r0, r1, r2, r3}
   1955c:	stmia	ip!, {r0, r1, r2, r3}
   19560:	ldm	lr!, {r0, r1, r2, r3}
   19564:	stmia	ip!, {r0, r1, r2, r3}
   19568:	ldm	lr, {r0, r1, r2, r3}
   1956c:	stm	ip, {r0, r1, r2, r3}
   19570:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   19574:	sub	r3, fp, #52	; 0x34
   19578:	mov	r2, #1
   1957c:	mov	r0, r3
   19580:	bl	1739c <ftello64@plt+0x5cc4>
   19584:	sub	r3, fp, #52	; 0x34
   19588:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1958c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   19590:	mov	r0, #0
   19594:	bl	19084 <ftello64@plt+0x79ac>
   19598:	mov	r3, r0
   1959c:	mov	r0, r3
   195a0:	sub	sp, fp, #4
   195a4:	pop	{fp, pc}
   195a8:	andeq	fp, r4, r4, lsl r8
   195ac:	push	{fp, lr}
   195b0:	add	fp, sp, #4
   195b4:	sub	sp, sp, #8
   195b8:	str	r0, [fp, #-8]
   195bc:	mov	r3, r1
   195c0:	strb	r3, [fp, #-9]
   195c4:	ldrb	r3, [fp, #-9]
   195c8:	mov	r2, r3
   195cc:	mvn	r1, #0
   195d0:	ldr	r0, [fp, #-8]
   195d4:	bl	19530 <ftello64@plt+0x7e58>
   195d8:	mov	r3, r0
   195dc:	mov	r0, r3
   195e0:	sub	sp, fp, #4
   195e4:	pop	{fp, pc}
   195e8:	push	{fp, lr}
   195ec:	add	fp, sp, #4
   195f0:	sub	sp, sp, #8
   195f4:	str	r0, [fp, #-8]
   195f8:	mov	r1, #58	; 0x3a
   195fc:	ldr	r0, [fp, #-8]
   19600:	bl	195ac <ftello64@plt+0x7ed4>
   19604:	mov	r3, r0
   19608:	mov	r0, r3
   1960c:	sub	sp, fp, #4
   19610:	pop	{fp, pc}
   19614:	push	{fp, lr}
   19618:	add	fp, sp, #4
   1961c:	sub	sp, sp, #8
   19620:	str	r0, [fp, #-8]
   19624:	str	r1, [fp, #-12]
   19628:	mov	r2, #58	; 0x3a
   1962c:	ldr	r1, [fp, #-12]
   19630:	ldr	r0, [fp, #-8]
   19634:	bl	19530 <ftello64@plt+0x7e58>
   19638:	mov	r3, r0
   1963c:	mov	r0, r3
   19640:	sub	sp, fp, #4
   19644:	pop	{fp, pc}
   19648:	push	{fp, lr}
   1964c:	add	fp, sp, #4
   19650:	sub	sp, sp, #112	; 0x70
   19654:	str	r0, [fp, #-56]	; 0xffffffc8
   19658:	str	r1, [fp, #-60]	; 0xffffffc4
   1965c:	str	r2, [fp, #-64]	; 0xffffffc0
   19660:	sub	r3, fp, #116	; 0x74
   19664:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19668:	mov	r0, r3
   1966c:	bl	17530 <ftello64@plt+0x5e58>
   19670:	sub	ip, fp, #52	; 0x34
   19674:	sub	lr, fp, #116	; 0x74
   19678:	ldm	lr!, {r0, r1, r2, r3}
   1967c:	stmia	ip!, {r0, r1, r2, r3}
   19680:	ldm	lr!, {r0, r1, r2, r3}
   19684:	stmia	ip!, {r0, r1, r2, r3}
   19688:	ldm	lr, {r0, r1, r2, r3}
   1968c:	stm	ip, {r0, r1, r2, r3}
   19690:	sub	r3, fp, #52	; 0x34
   19694:	mov	r2, #1
   19698:	mov	r1, #58	; 0x3a
   1969c:	mov	r0, r3
   196a0:	bl	1739c <ftello64@plt+0x5cc4>
   196a4:	sub	r3, fp, #52	; 0x34
   196a8:	mvn	r2, #0
   196ac:	ldr	r1, [fp, #-64]	; 0xffffffc0
   196b0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   196b4:	bl	19084 <ftello64@plt+0x79ac>
   196b8:	mov	r3, r0
   196bc:	mov	r0, r3
   196c0:	sub	sp, fp, #4
   196c4:	pop	{fp, pc}
   196c8:	push	{fp, lr}
   196cc:	add	fp, sp, #4
   196d0:	sub	sp, sp, #24
   196d4:	str	r0, [fp, #-8]
   196d8:	str	r1, [fp, #-12]
   196dc:	str	r2, [fp, #-16]
   196e0:	str	r3, [fp, #-20]	; 0xffffffec
   196e4:	mvn	r3, #0
   196e8:	str	r3, [sp]
   196ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   196f0:	ldr	r2, [fp, #-16]
   196f4:	ldr	r1, [fp, #-12]
   196f8:	ldr	r0, [fp, #-8]
   196fc:	bl	19710 <ftello64@plt+0x8038>
   19700:	mov	r3, r0
   19704:	mov	r0, r3
   19708:	sub	sp, fp, #4
   1970c:	pop	{fp, pc}
   19710:	push	{fp, lr}
   19714:	add	fp, sp, #4
   19718:	sub	sp, sp, #64	; 0x40
   1971c:	str	r0, [fp, #-56]	; 0xffffffc8
   19720:	str	r1, [fp, #-60]	; 0xffffffc4
   19724:	str	r2, [fp, #-64]	; 0xffffffc0
   19728:	str	r3, [fp, #-68]	; 0xffffffbc
   1972c:	ldr	r3, [pc, #84]	; 19788 <ftello64@plt+0x80b0>
   19730:	sub	ip, fp, #52	; 0x34
   19734:	mov	lr, r3
   19738:	ldm	lr!, {r0, r1, r2, r3}
   1973c:	stmia	ip!, {r0, r1, r2, r3}
   19740:	ldm	lr!, {r0, r1, r2, r3}
   19744:	stmia	ip!, {r0, r1, r2, r3}
   19748:	ldm	lr, {r0, r1, r2, r3}
   1974c:	stm	ip, {r0, r1, r2, r3}
   19750:	sub	r3, fp, #52	; 0x34
   19754:	ldr	r2, [fp, #-64]	; 0xffffffc0
   19758:	ldr	r1, [fp, #-60]	; 0xffffffc4
   1975c:	mov	r0, r3
   19760:	bl	174b4 <ftello64@plt+0x5ddc>
   19764:	sub	r3, fp, #52	; 0x34
   19768:	ldr	r2, [fp, #4]
   1976c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   19770:	ldr	r0, [fp, #-56]	; 0xffffffc8
   19774:	bl	19084 <ftello64@plt+0x79ac>
   19778:	mov	r3, r0
   1977c:	mov	r0, r3
   19780:	sub	sp, fp, #4
   19784:	pop	{fp, pc}
   19788:	andeq	fp, r4, r4, lsl r8
   1978c:	push	{fp, lr}
   19790:	add	fp, sp, #4
   19794:	sub	sp, sp, #16
   19798:	str	r0, [fp, #-8]
   1979c:	str	r1, [fp, #-12]
   197a0:	str	r2, [fp, #-16]
   197a4:	ldr	r3, [fp, #-16]
   197a8:	ldr	r2, [fp, #-12]
   197ac:	ldr	r1, [fp, #-8]
   197b0:	mov	r0, #0
   197b4:	bl	196c8 <ftello64@plt+0x7ff0>
   197b8:	mov	r3, r0
   197bc:	mov	r0, r3
   197c0:	sub	sp, fp, #4
   197c4:	pop	{fp, pc}
   197c8:	push	{fp, lr}
   197cc:	add	fp, sp, #4
   197d0:	sub	sp, sp, #24
   197d4:	str	r0, [fp, #-8]
   197d8:	str	r1, [fp, #-12]
   197dc:	str	r2, [fp, #-16]
   197e0:	str	r3, [fp, #-20]	; 0xffffffec
   197e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   197e8:	str	r3, [sp]
   197ec:	ldr	r3, [fp, #-16]
   197f0:	ldr	r2, [fp, #-12]
   197f4:	ldr	r1, [fp, #-8]
   197f8:	mov	r0, #0
   197fc:	bl	19710 <ftello64@plt+0x8038>
   19800:	mov	r3, r0
   19804:	mov	r0, r3
   19808:	sub	sp, fp, #4
   1980c:	pop	{fp, pc}
   19810:	push	{fp, lr}
   19814:	add	fp, sp, #4
   19818:	sub	sp, sp, #16
   1981c:	str	r0, [fp, #-8]
   19820:	str	r1, [fp, #-12]
   19824:	str	r2, [fp, #-16]
   19828:	ldr	r3, [pc, #28]	; 1984c <ftello64@plt+0x8174>
   1982c:	ldr	r2, [fp, #-16]
   19830:	ldr	r1, [fp, #-12]
   19834:	ldr	r0, [fp, #-8]
   19838:	bl	19084 <ftello64@plt+0x79ac>
   1983c:	mov	r3, r0
   19840:	mov	r0, r3
   19844:	sub	sp, fp, #4
   19848:	pop	{fp, pc}
   1984c:	andeq	fp, r4, r8, lsr #3
   19850:	push	{fp, lr}
   19854:	add	fp, sp, #4
   19858:	sub	sp, sp, #8
   1985c:	str	r0, [fp, #-8]
   19860:	str	r1, [fp, #-12]
   19864:	ldr	r2, [fp, #-12]
   19868:	ldr	r1, [fp, #-8]
   1986c:	mov	r0, #0
   19870:	bl	19810 <ftello64@plt+0x8138>
   19874:	mov	r3, r0
   19878:	mov	r0, r3
   1987c:	sub	sp, fp, #4
   19880:	pop	{fp, pc}
   19884:	push	{fp, lr}
   19888:	add	fp, sp, #4
   1988c:	sub	sp, sp, #8
   19890:	str	r0, [fp, #-8]
   19894:	str	r1, [fp, #-12]
   19898:	mvn	r2, #0
   1989c:	ldr	r1, [fp, #-12]
   198a0:	ldr	r0, [fp, #-8]
   198a4:	bl	19810 <ftello64@plt+0x8138>
   198a8:	mov	r3, r0
   198ac:	mov	r0, r3
   198b0:	sub	sp, fp, #4
   198b4:	pop	{fp, pc}
   198b8:	push	{fp, lr}
   198bc:	add	fp, sp, #4
   198c0:	sub	sp, sp, #8
   198c4:	str	r0, [fp, #-8]
   198c8:	ldr	r1, [fp, #-8]
   198cc:	mov	r0, #0
   198d0:	bl	19884 <ftello64@plt+0x81ac>
   198d4:	mov	r3, r0
   198d8:	mov	r0, r3
   198dc:	sub	sp, fp, #4
   198e0:	pop	{fp, pc}
   198e4:	push	{fp, lr}
   198e8:	add	fp, sp, #4
   198ec:	sub	sp, sp, #184	; 0xb8
   198f0:	str	r0, [fp, #-176]	; 0xffffff50
   198f4:	str	r1, [fp, #-180]	; 0xffffff4c
   198f8:	str	r2, [fp, #-184]	; 0xffffff48
   198fc:	mov	r3, #0
   19900:	str	r3, [fp, #-8]
   19904:	mov	r3, #8192	; 0x2000
   19908:	str	r3, [fp, #-12]
   1990c:	ldr	r0, [fp, #-176]	; 0xffffff50
   19910:	bl	115c4 <fileno@plt>
   19914:	mov	r2, r0
   19918:	sub	r3, fp, #172	; 0xac
   1991c:	mov	r1, r3
   19920:	mov	r0, r2
   19924:	bl	3934c <ftello64@plt+0x27c74>
   19928:	mov	r3, r0
   1992c:	cmp	r3, #0
   19930:	blt	199c4 <ftello64@plt+0x82ec>
   19934:	ldr	r3, [fp, #-156]	; 0xffffff64
   19938:	and	r3, r3, #61440	; 0xf000
   1993c:	cmp	r3, #32768	; 0x8000
   19940:	bne	199c4 <ftello64@plt+0x82ec>
   19944:	ldr	r0, [fp, #-176]	; 0xffffff50
   19948:	bl	116d8 <ftello64@plt>
   1994c:	strd	r0, [fp, #-36]	; 0xffffffdc
   19950:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   19954:	cmp	r2, #0
   19958:	sbcs	r3, r3, #0
   1995c:	blt	199c4 <ftello64@plt+0x82ec>
   19960:	ldrd	r2, [fp, #-124]	; 0xffffff84
   19964:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   19968:	cmp	r0, r2
   1996c:	sbcs	r3, r1, r3
   19970:	bge	199c4 <ftello64@plt+0x82ec>
   19974:	ldrd	r0, [fp, #-124]	; 0xffffff84
   19978:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1997c:	subs	r2, r0, r2
   19980:	sbc	r3, r1, r3
   19984:	strd	r2, [fp, #-44]	; 0xffffffd4
   19988:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   1998c:	mvn	r0, #-2147483647	; 0x80000001
   19990:	mov	r1, #0
   19994:	cmp	r0, r2
   19998:	sbcs	r3, r1, r3
   1999c:	bge	199b8 <ftello64@plt+0x82e0>
   199a0:	bl	1157c <__errno_location@plt>
   199a4:	mov	r2, r0
   199a8:	mov	r3, #12
   199ac:	str	r3, [r2]
   199b0:	mov	r3, #0
   199b4:	b	19c90 <ftello64@plt+0x85b8>
   199b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   199bc:	add	r3, r3, #1
   199c0:	str	r3, [fp, #-12]
   199c4:	ldr	r0, [fp, #-12]
   199c8:	bl	352c0 <ftello64@plt+0x23be8>
   199cc:	mov	r3, r0
   199d0:	str	r3, [fp, #-8]
   199d4:	ldr	r3, [fp, #-8]
   199d8:	cmp	r3, #0
   199dc:	bne	199e8 <ftello64@plt+0x8310>
   199e0:	mov	r3, #0
   199e4:	b	19c90 <ftello64@plt+0x85b8>
   199e8:	mov	r3, #0
   199ec:	str	r3, [fp, #-16]
   199f0:	ldr	r2, [fp, #-12]
   199f4:	ldr	r3, [fp, #-16]
   199f8:	sub	r3, r2, r3
   199fc:	str	r3, [fp, #-48]	; 0xffffffd0
   19a00:	ldr	r2, [fp, #-8]
   19a04:	ldr	r3, [fp, #-16]
   19a08:	add	r0, r2, r3
   19a0c:	ldr	r3, [fp, #-176]	; 0xffffff50
   19a10:	ldr	r2, [fp, #-48]	; 0xffffffd0
   19a14:	mov	r1, #1
   19a18:	bl	1148c <fread@plt>
   19a1c:	str	r0, [fp, #-52]	; 0xffffffcc
   19a20:	ldr	r2, [fp, #-16]
   19a24:	ldr	r3, [fp, #-52]	; 0xffffffcc
   19a28:	add	r3, r2, r3
   19a2c:	str	r3, [fp, #-16]
   19a30:	ldr	r2, [fp, #-52]	; 0xffffffcc
   19a34:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19a38:	cmp	r2, r3
   19a3c:	beq	19b54 <ftello64@plt+0x847c>
   19a40:	bl	1157c <__errno_location@plt>
   19a44:	mov	r3, r0
   19a48:	ldr	r3, [r3]
   19a4c:	str	r3, [fp, #-20]	; 0xffffffec
   19a50:	ldr	r0, [fp, #-176]	; 0xffffff50
   19a54:	bl	11390 <ferror@plt>
   19a58:	mov	r3, r0
   19a5c:	cmp	r3, #0
   19a60:	bne	19c54 <ftello64@plt+0x857c>
   19a64:	ldr	r3, [fp, #-12]
   19a68:	sub	r2, r3, #1
   19a6c:	ldr	r3, [fp, #-16]
   19a70:	cmp	r2, r3
   19a74:	bls	19b2c <ftello64@plt+0x8454>
   19a78:	ldr	r3, [fp, #-180]	; 0xffffff4c
   19a7c:	and	r3, r3, #2
   19a80:	cmp	r3, #0
   19a84:	beq	19b00 <ftello64@plt+0x8428>
   19a88:	ldr	r3, [fp, #-16]
   19a8c:	add	r3, r3, #1
   19a90:	mov	r0, r3
   19a94:	bl	352c0 <ftello64@plt+0x23be8>
   19a98:	mov	r3, r0
   19a9c:	str	r3, [fp, #-60]	; 0xffffffc4
   19aa0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19aa4:	cmp	r3, #0
   19aa8:	bne	19ad0 <ftello64@plt+0x83f8>
   19aac:	ldr	r2, [fp, #-8]
   19ab0:	ldr	r3, [fp, #-16]
   19ab4:	add	r0, r2, r3
   19ab8:	ldr	r2, [fp, #-12]
   19abc:	ldr	r3, [fp, #-16]
   19ac0:	sub	r3, r2, r3
   19ac4:	mov	r1, r3
   19ac8:	bl	1166c <explicit_bzero@plt>
   19acc:	b	19b2c <ftello64@plt+0x8454>
   19ad0:	ldr	r2, [fp, #-16]
   19ad4:	ldr	r1, [fp, #-8]
   19ad8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   19adc:	bl	113a8 <memcpy@plt>
   19ae0:	ldr	r1, [fp, #-12]
   19ae4:	ldr	r0, [fp, #-8]
   19ae8:	bl	1166c <explicit_bzero@plt>
   19aec:	ldr	r0, [fp, #-8]
   19af0:	bl	16624 <ftello64@plt+0x4f4c>
   19af4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   19af8:	str	r3, [fp, #-8]
   19afc:	b	19b2c <ftello64@plt+0x8454>
   19b00:	ldr	r3, [fp, #-16]
   19b04:	add	r3, r3, #1
   19b08:	mov	r1, r3
   19b0c:	ldr	r0, [fp, #-8]
   19b10:	bl	35368 <ftello64@plt+0x23c90>
   19b14:	str	r0, [fp, #-64]	; 0xffffffc0
   19b18:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19b1c:	cmp	r3, #0
   19b20:	beq	19b2c <ftello64@plt+0x8454>
   19b24:	ldr	r3, [fp, #-64]	; 0xffffffc0
   19b28:	str	r3, [fp, #-8]
   19b2c:	ldr	r2, [fp, #-8]
   19b30:	ldr	r3, [fp, #-16]
   19b34:	add	r3, r2, r3
   19b38:	mov	r2, #0
   19b3c:	strb	r2, [r3]
   19b40:	ldr	r3, [fp, #-184]	; 0xffffff48
   19b44:	ldr	r2, [fp, #-16]
   19b48:	str	r2, [r3]
   19b4c:	ldr	r3, [fp, #-8]
   19b50:	b	19c90 <ftello64@plt+0x85b8>
   19b54:	ldr	r3, [fp, #-12]
   19b58:	str	r3, [fp, #-56]	; 0xffffffc8
   19b5c:	ldr	r3, [fp, #-12]
   19b60:	cmn	r3, #-2147483647	; 0x80000001
   19b64:	bne	19b74 <ftello64@plt+0x849c>
   19b68:	mov	r3, #12
   19b6c:	str	r3, [fp, #-20]	; 0xffffffec
   19b70:	b	19c58 <ftello64@plt+0x8580>
   19b74:	ldr	r3, [fp, #-12]
   19b78:	lsr	r2, r3, #1
   19b7c:	mvn	r3, #-2147483648	; 0x80000000
   19b80:	sub	r3, r3, r2
   19b84:	ldr	r2, [fp, #-12]
   19b88:	cmp	r3, r2
   19b8c:	bls	19ba8 <ftello64@plt+0x84d0>
   19b90:	ldr	r3, [fp, #-12]
   19b94:	lsr	r3, r3, #1
   19b98:	ldr	r2, [fp, #-12]
   19b9c:	add	r3, r2, r3
   19ba0:	str	r3, [fp, #-12]
   19ba4:	b	19bb0 <ftello64@plt+0x84d8>
   19ba8:	mvn	r3, #-2147483648	; 0x80000000
   19bac:	str	r3, [fp, #-12]
   19bb0:	ldr	r3, [fp, #-180]	; 0xffffff4c
   19bb4:	and	r3, r3, #2
   19bb8:	cmp	r3, #0
   19bbc:	beq	19c18 <ftello64@plt+0x8540>
   19bc0:	ldr	r0, [fp, #-12]
   19bc4:	bl	352c0 <ftello64@plt+0x23be8>
   19bc8:	mov	r3, r0
   19bcc:	str	r3, [fp, #-24]	; 0xffffffe8
   19bd0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19bd4:	cmp	r3, #0
   19bd8:	bne	19bf0 <ftello64@plt+0x8518>
   19bdc:	bl	1157c <__errno_location@plt>
   19be0:	mov	r3, r0
   19be4:	ldr	r3, [r3]
   19be8:	str	r3, [fp, #-20]	; 0xffffffec
   19bec:	b	19c58 <ftello64@plt+0x8580>
   19bf0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   19bf4:	ldr	r1, [fp, #-8]
   19bf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19bfc:	bl	113a8 <memcpy@plt>
   19c00:	ldr	r1, [fp, #-56]	; 0xffffffc8
   19c04:	ldr	r0, [fp, #-8]
   19c08:	bl	1166c <explicit_bzero@plt>
   19c0c:	ldr	r0, [fp, #-8]
   19c10:	bl	16624 <ftello64@plt+0x4f4c>
   19c14:	b	19c48 <ftello64@plt+0x8570>
   19c18:	ldr	r1, [fp, #-12]
   19c1c:	ldr	r0, [fp, #-8]
   19c20:	bl	35368 <ftello64@plt+0x23c90>
   19c24:	str	r0, [fp, #-24]	; 0xffffffe8
   19c28:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19c2c:	cmp	r3, #0
   19c30:	bne	19c48 <ftello64@plt+0x8570>
   19c34:	bl	1157c <__errno_location@plt>
   19c38:	mov	r3, r0
   19c3c:	ldr	r3, [r3]
   19c40:	str	r3, [fp, #-20]	; 0xffffffec
   19c44:	b	19c58 <ftello64@plt+0x8580>
   19c48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19c4c:	str	r3, [fp, #-8]
   19c50:	b	199f0 <ftello64@plt+0x8318>
   19c54:	nop			; (mov r0, r0)
   19c58:	ldr	r3, [fp, #-180]	; 0xffffff4c
   19c5c:	and	r3, r3, #2
   19c60:	cmp	r3, #0
   19c64:	beq	19c74 <ftello64@plt+0x859c>
   19c68:	ldr	r1, [fp, #-12]
   19c6c:	ldr	r0, [fp, #-8]
   19c70:	bl	1166c <explicit_bzero@plt>
   19c74:	ldr	r0, [fp, #-8]
   19c78:	bl	16624 <ftello64@plt+0x4f4c>
   19c7c:	bl	1157c <__errno_location@plt>
   19c80:	mov	r2, r0
   19c84:	ldr	r3, [fp, #-20]	; 0xffffffec
   19c88:	str	r3, [r2]
   19c8c:	mov	r3, #0
   19c90:	mov	r0, r3
   19c94:	sub	sp, fp, #4
   19c98:	pop	{fp, pc}
   19c9c:	push	{fp, lr}
   19ca0:	add	fp, sp, #4
   19ca4:	sub	sp, sp, #32
   19ca8:	str	r0, [fp, #-24]	; 0xffffffe8
   19cac:	str	r1, [fp, #-28]	; 0xffffffe4
   19cb0:	str	r2, [fp, #-32]	; 0xffffffe0
   19cb4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19cb8:	and	r3, r3, #1
   19cbc:	cmp	r3, #0
   19cc0:	beq	19ccc <ftello64@plt+0x85f4>
   19cc4:	ldr	r3, [pc, #204]	; 19d98 <ftello64@plt+0x86c0>
   19cc8:	b	19cd0 <ftello64@plt+0x85f8>
   19ccc:	ldr	r3, [pc, #200]	; 19d9c <ftello64@plt+0x86c4>
   19cd0:	str	r3, [fp, #-8]
   19cd4:	ldr	r1, [fp, #-8]
   19cd8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19cdc:	bl	11654 <fopen64@plt>
   19ce0:	str	r0, [fp, #-12]
   19ce4:	ldr	r3, [fp, #-12]
   19ce8:	cmp	r3, #0
   19cec:	bne	19cf8 <ftello64@plt+0x8620>
   19cf0:	mov	r3, #0
   19cf4:	b	19d8c <ftello64@plt+0x86b4>
   19cf8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19cfc:	and	r3, r3, #2
   19d00:	cmp	r3, #0
   19d04:	beq	19d1c <ftello64@plt+0x8644>
   19d08:	mov	r3, #0
   19d0c:	mov	r2, #2
   19d10:	mov	r1, #0
   19d14:	ldr	r0, [fp, #-12]
   19d18:	bl	115a0 <setvbuf@plt>
   19d1c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19d20:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19d24:	ldr	r0, [fp, #-12]
   19d28:	bl	198e4 <ftello64@plt+0x820c>
   19d2c:	mov	r3, r0
   19d30:	str	r3, [fp, #-16]
   19d34:	ldr	r0, [fp, #-12]
   19d38:	bl	35aa4 <ftello64@plt+0x243cc>
   19d3c:	mov	r3, r0
   19d40:	cmp	r3, #0
   19d44:	beq	19d88 <ftello64@plt+0x86b0>
   19d48:	ldr	r3, [fp, #-16]
   19d4c:	cmp	r3, #0
   19d50:	beq	19d80 <ftello64@plt+0x86a8>
   19d54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19d58:	and	r3, r3, #2
   19d5c:	cmp	r3, #0
   19d60:	beq	19d78 <ftello64@plt+0x86a0>
   19d64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19d68:	ldr	r3, [r3]
   19d6c:	mov	r1, r3
   19d70:	ldr	r0, [fp, #-16]
   19d74:	bl	1166c <explicit_bzero@plt>
   19d78:	ldr	r0, [fp, #-16]
   19d7c:	bl	16624 <ftello64@plt+0x4f4c>
   19d80:	mov	r3, #0
   19d84:	b	19d8c <ftello64@plt+0x86b4>
   19d88:	ldr	r3, [fp, #-16]
   19d8c:	mov	r0, r3
   19d90:	sub	sp, fp, #4
   19d94:	pop	{fp, pc}
   19d98:	andeq	sl, r3, r4, ror #2
   19d9c:	andeq	sl, r3, r8, ror #2
   19da0:	push	{fp}		; (str fp, [sp, #-4]!)
   19da4:	add	fp, sp, #0
   19da8:	mvn	r3, #0
   19dac:	mov	r0, r3
   19db0:	add	sp, fp, #0
   19db4:	pop	{fp}		; (ldr fp, [sp], #4)
   19db8:	bx	lr
   19dbc:	push	{fp}		; (str fp, [sp, #-4]!)
   19dc0:	add	fp, sp, #0
   19dc4:	sub	sp, sp, #12
   19dc8:	str	r0, [fp, #-8]
   19dcc:	str	r1, [fp, #-12]
   19dd0:	ldr	r3, [fp, #-12]
   19dd4:	add	r2, r3, #31
   19dd8:	cmp	r3, #0
   19ddc:	movlt	r3, r2
   19de0:	movge	r3, r3
   19de4:	asr	r3, r3, #5
   19de8:	mov	r0, r3
   19dec:	mov	r3, r0
   19df0:	lsl	r3, r3, #2
   19df4:	ldr	r2, [fp, #-8]
   19df8:	add	r1, r2, r3
   19dfc:	mov	r3, r0
   19e00:	lsl	r3, r3, #2
   19e04:	ldr	r2, [fp, #-8]
   19e08:	add	r3, r2, r3
   19e0c:	ldr	r0, [r3]
   19e10:	ldr	r2, [fp, #-12]
   19e14:	asr	r3, r2, #31
   19e18:	lsr	r3, r3, #27
   19e1c:	add	r2, r2, r3
   19e20:	and	r2, r2, #31
   19e24:	sub	r3, r2, r3
   19e28:	mov	r2, r3
   19e2c:	mov	r3, #1
   19e30:	lsl	r3, r3, r2
   19e34:	orr	r3, r0, r3
   19e38:	str	r3, [r1]
   19e3c:	nop			; (mov r0, r0)
   19e40:	add	sp, fp, #0
   19e44:	pop	{fp}		; (ldr fp, [sp], #4)
   19e48:	bx	lr
   19e4c:	push	{fp}		; (str fp, [sp, #-4]!)
   19e50:	add	fp, sp, #0
   19e54:	sub	sp, sp, #12
   19e58:	str	r0, [fp, #-8]
   19e5c:	str	r1, [fp, #-12]
   19e60:	ldr	r3, [fp, #-12]
   19e64:	add	r2, r3, #31
   19e68:	cmp	r3, #0
   19e6c:	movlt	r3, r2
   19e70:	movge	r3, r3
   19e74:	asr	r3, r3, #5
   19e78:	mov	r0, r3
   19e7c:	mov	r3, r0
   19e80:	lsl	r3, r3, #2
   19e84:	ldr	r2, [fp, #-8]
   19e88:	add	r1, r2, r3
   19e8c:	mov	r3, r0
   19e90:	lsl	r3, r3, #2
   19e94:	ldr	r2, [fp, #-8]
   19e98:	add	r3, r2, r3
   19e9c:	ldr	r0, [r3]
   19ea0:	ldr	r2, [fp, #-12]
   19ea4:	asr	r3, r2, #31
   19ea8:	lsr	r3, r3, #27
   19eac:	add	r2, r2, r3
   19eb0:	and	r2, r2, #31
   19eb4:	sub	r3, r2, r3
   19eb8:	mov	r2, r3
   19ebc:	mov	r3, #1
   19ec0:	lsl	r3, r3, r2
   19ec4:	mvn	r3, r3
   19ec8:	and	r3, r3, r0
   19ecc:	str	r3, [r1]
   19ed0:	nop			; (mov r0, r0)
   19ed4:	add	sp, fp, #0
   19ed8:	pop	{fp}		; (ldr fp, [sp], #4)
   19edc:	bx	lr
   19ee0:	push	{fp}		; (str fp, [sp, #-4]!)
   19ee4:	add	fp, sp, #0
   19ee8:	sub	sp, sp, #12
   19eec:	str	r0, [fp, #-8]
   19ef0:	str	r1, [fp, #-12]
   19ef4:	ldr	r3, [fp, #-12]
   19ef8:	add	r2, r3, #31
   19efc:	cmp	r3, #0
   19f00:	movlt	r3, r2
   19f04:	movge	r3, r3
   19f08:	asr	r3, r3, #5
   19f0c:	lsl	r3, r3, #2
   19f10:	ldr	r2, [fp, #-8]
   19f14:	add	r3, r2, r3
   19f18:	ldr	r1, [r3]
   19f1c:	ldr	r2, [fp, #-12]
   19f20:	asr	r3, r2, #31
   19f24:	lsr	r3, r3, #27
   19f28:	add	r2, r2, r3
   19f2c:	and	r2, r2, #31
   19f30:	sub	r3, r2, r3
   19f34:	lsr	r3, r1, r3
   19f38:	and	r3, r3, #1
   19f3c:	cmp	r3, #0
   19f40:	movne	r3, #1
   19f44:	moveq	r3, #0
   19f48:	uxtb	r3, r3
   19f4c:	mov	r0, r3
   19f50:	add	sp, fp, #0
   19f54:	pop	{fp}		; (ldr fp, [sp], #4)
   19f58:	bx	lr
   19f5c:	push	{fp, lr}
   19f60:	add	fp, sp, #4
   19f64:	sub	sp, sp, #8
   19f68:	str	r0, [fp, #-8]
   19f6c:	mov	r2, #32
   19f70:	mov	r1, #0
   19f74:	ldr	r0, [fp, #-8]
   19f78:	bl	115ac <memset@plt>
   19f7c:	nop			; (mov r0, r0)
   19f80:	sub	sp, fp, #4
   19f84:	pop	{fp, pc}
   19f88:	push	{fp, lr}
   19f8c:	add	fp, sp, #4
   19f90:	sub	sp, sp, #8
   19f94:	str	r0, [fp, #-8]
   19f98:	mov	r2, #32
   19f9c:	mvn	r1, #0
   19fa0:	ldr	r0, [fp, #-8]
   19fa4:	bl	115ac <memset@plt>
   19fa8:	nop			; (mov r0, r0)
   19fac:	sub	sp, fp, #4
   19fb0:	pop	{fp, pc}
   19fb4:	push	{fp, lr}
   19fb8:	add	fp, sp, #4
   19fbc:	sub	sp, sp, #8
   19fc0:	str	r0, [fp, #-8]
   19fc4:	str	r1, [fp, #-12]
   19fc8:	mov	r2, #32
   19fcc:	ldr	r1, [fp, #-12]
   19fd0:	ldr	r0, [fp, #-8]
   19fd4:	bl	113a8 <memcpy@plt>
   19fd8:	nop			; (mov r0, r0)
   19fdc:	sub	sp, fp, #4
   19fe0:	pop	{fp, pc}
   19fe4:	push	{fp}		; (str fp, [sp, #-4]!)
   19fe8:	add	fp, sp, #0
   19fec:	sub	sp, sp, #20
   19ff0:	str	r0, [fp, #-16]
   19ff4:	mov	r3, #0
   19ff8:	str	r3, [fp, #-8]
   19ffc:	b	1a038 <ftello64@plt+0x8960>
   1a000:	ldr	r3, [fp, #-8]
   1a004:	lsl	r3, r3, #2
   1a008:	ldr	r2, [fp, #-16]
   1a00c:	add	r3, r2, r3
   1a010:	ldr	r2, [fp, #-8]
   1a014:	lsl	r2, r2, #2
   1a018:	ldr	r1, [fp, #-16]
   1a01c:	add	r2, r1, r2
   1a020:	ldr	r2, [r2]
   1a024:	mvn	r2, r2
   1a028:	str	r2, [r3]
   1a02c:	ldr	r3, [fp, #-8]
   1a030:	add	r3, r3, #1
   1a034:	str	r3, [fp, #-8]
   1a038:	ldr	r3, [fp, #-8]
   1a03c:	cmp	r3, #7
   1a040:	ble	1a000 <ftello64@plt+0x8928>
   1a044:	nop			; (mov r0, r0)
   1a048:	add	sp, fp, #0
   1a04c:	pop	{fp}		; (ldr fp, [sp], #4)
   1a050:	bx	lr
   1a054:	push	{fp}		; (str fp, [sp, #-4]!)
   1a058:	add	fp, sp, #0
   1a05c:	sub	sp, sp, #20
   1a060:	str	r0, [fp, #-16]
   1a064:	str	r1, [fp, #-20]	; 0xffffffec
   1a068:	mov	r3, #0
   1a06c:	str	r3, [fp, #-8]
   1a070:	b	1a0c0 <ftello64@plt+0x89e8>
   1a074:	ldr	r3, [fp, #-8]
   1a078:	lsl	r3, r3, #2
   1a07c:	ldr	r2, [fp, #-16]
   1a080:	add	r3, r2, r3
   1a084:	ldr	r2, [fp, #-8]
   1a088:	lsl	r2, r2, #2
   1a08c:	ldr	r1, [fp, #-16]
   1a090:	add	r2, r1, r2
   1a094:	ldr	r1, [r2]
   1a098:	ldr	r2, [fp, #-8]
   1a09c:	lsl	r2, r2, #2
   1a0a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a0a4:	add	r2, r0, r2
   1a0a8:	ldr	r2, [r2]
   1a0ac:	orr	r2, r1, r2
   1a0b0:	str	r2, [r3]
   1a0b4:	ldr	r3, [fp, #-8]
   1a0b8:	add	r3, r3, #1
   1a0bc:	str	r3, [fp, #-8]
   1a0c0:	ldr	r3, [fp, #-8]
   1a0c4:	cmp	r3, #7
   1a0c8:	ble	1a074 <ftello64@plt+0x899c>
   1a0cc:	nop			; (mov r0, r0)
   1a0d0:	add	sp, fp, #0
   1a0d4:	pop	{fp}		; (ldr fp, [sp], #4)
   1a0d8:	bx	lr
   1a0dc:	push	{fp}		; (str fp, [sp, #-4]!)
   1a0e0:	add	fp, sp, #0
   1a0e4:	sub	sp, sp, #20
   1a0e8:	str	r0, [fp, #-16]
   1a0ec:	str	r1, [fp, #-20]	; 0xffffffec
   1a0f0:	mov	r3, #0
   1a0f4:	str	r3, [fp, #-8]
   1a0f8:	b	1a148 <ftello64@plt+0x8a70>
   1a0fc:	ldr	r3, [fp, #-8]
   1a100:	lsl	r3, r3, #2
   1a104:	ldr	r2, [fp, #-16]
   1a108:	add	r3, r2, r3
   1a10c:	ldr	r2, [fp, #-8]
   1a110:	lsl	r2, r2, #2
   1a114:	ldr	r1, [fp, #-16]
   1a118:	add	r2, r1, r2
   1a11c:	ldr	r1, [r2]
   1a120:	ldr	r2, [fp, #-8]
   1a124:	lsl	r2, r2, #2
   1a128:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a12c:	add	r2, r0, r2
   1a130:	ldr	r2, [r2]
   1a134:	and	r2, r2, r1
   1a138:	str	r2, [r3]
   1a13c:	ldr	r3, [fp, #-8]
   1a140:	add	r3, r3, #1
   1a144:	str	r3, [fp, #-8]
   1a148:	ldr	r3, [fp, #-8]
   1a14c:	cmp	r3, #7
   1a150:	ble	1a0fc <ftello64@plt+0x8a24>
   1a154:	nop			; (mov r0, r0)
   1a158:	add	sp, fp, #0
   1a15c:	pop	{fp}		; (ldr fp, [sp], #4)
   1a160:	bx	lr
   1a164:	push	{fp}		; (str fp, [sp, #-4]!)
   1a168:	add	fp, sp, #0
   1a16c:	sub	sp, sp, #20
   1a170:	str	r0, [fp, #-16]
   1a174:	str	r1, [fp, #-20]	; 0xffffffec
   1a178:	ldr	r3, [fp, #-16]
   1a17c:	ldr	r3, [r3, #80]	; 0x50
   1a180:	cmp	r3, #1
   1a184:	bne	1a190 <ftello64@plt+0x8ab8>
   1a188:	mov	r3, #1
   1a18c:	b	1a1f8 <ftello64@plt+0x8b20>
   1a190:	mov	r3, #1
   1a194:	str	r3, [fp, #-8]
   1a198:	b	1a1d0 <ftello64@plt+0x8af8>
   1a19c:	ldr	r3, [fp, #-16]
   1a1a0:	ldr	r2, [r3, #8]
   1a1a4:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a1a8:	ldr	r3, [fp, #-8]
   1a1ac:	add	r3, r1, r3
   1a1b0:	lsl	r3, r3, #2
   1a1b4:	add	r3, r2, r3
   1a1b8:	ldr	r3, [r3]
   1a1bc:	cmn	r3, #1
   1a1c0:	bne	1a1f0 <ftello64@plt+0x8b18>
   1a1c4:	ldr	r3, [fp, #-8]
   1a1c8:	add	r3, r3, #1
   1a1cc:	str	r3, [fp, #-8]
   1a1d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a1d4:	ldr	r3, [fp, #-8]
   1a1d8:	add	r2, r2, r3
   1a1dc:	ldr	r3, [fp, #-16]
   1a1e0:	ldr	r3, [r3, #28]
   1a1e4:	cmp	r2, r3
   1a1e8:	blt	1a19c <ftello64@plt+0x8ac4>
   1a1ec:	b	1a1f4 <ftello64@plt+0x8b1c>
   1a1f0:	nop			; (mov r0, r0)
   1a1f4:	ldr	r3, [fp, #-8]
   1a1f8:	mov	r0, r3
   1a1fc:	add	sp, fp, #0
   1a200:	pop	{fp}		; (ldr fp, [sp], #4)
   1a204:	bx	lr
   1a208:	push	{fp}		; (str fp, [sp, #-4]!)
   1a20c:	add	fp, sp, #0
   1a210:	sub	sp, sp, #12
   1a214:	str	r0, [fp, #-8]
   1a218:	str	r1, [fp, #-12]
   1a21c:	ldr	r3, [fp, #-8]
   1a220:	ldr	r3, [r3, #80]	; 0x50
   1a224:	cmp	r3, #1
   1a228:	bne	1a244 <ftello64@plt+0x8b6c>
   1a22c:	ldr	r3, [fp, #-8]
   1a230:	ldr	r2, [r3, #4]
   1a234:	ldr	r3, [fp, #-12]
   1a238:	add	r3, r2, r3
   1a23c:	ldrb	r3, [r3]
   1a240:	b	1a25c <ftello64@plt+0x8b84>
   1a244:	ldr	r3, [fp, #-8]
   1a248:	ldr	r2, [r3, #8]
   1a24c:	ldr	r3, [fp, #-12]
   1a250:	lsl	r3, r3, #2
   1a254:	add	r3, r2, r3
   1a258:	ldr	r3, [r3]
   1a25c:	mov	r0, r3
   1a260:	add	sp, fp, #0
   1a264:	pop	{fp}		; (ldr fp, [sp], #4)
   1a268:	bx	lr
   1a26c:	push	{fp}		; (str fp, [sp, #-4]!)
   1a270:	add	fp, sp, #0
   1a274:	sub	sp, sp, #12
   1a278:	str	r0, [fp, #-8]
   1a27c:	str	r1, [fp, #-12]
   1a280:	mov	r3, #1
   1a284:	mov	r0, r3
   1a288:	add	sp, fp, #0
   1a28c:	pop	{fp}		; (ldr fp, [sp], #4)
   1a290:	bx	lr
   1a294:	push	{fp, lr}
   1a298:	add	fp, sp, #4
   1a29c:	sub	sp, sp, #32
   1a2a0:	str	r0, [fp, #-16]
   1a2a4:	str	r1, [fp, #-20]	; 0xffffffec
   1a2a8:	str	r2, [fp, #-24]	; 0xffffffe8
   1a2ac:	str	r3, [fp, #-28]	; 0xffffffe4
   1a2b0:	ldr	r3, [fp, #12]
   1a2b4:	ldr	r2, [r3, #92]	; 0x5c
   1a2b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a2bc:	cmp	r2, r3
   1a2c0:	ble	1a2d0 <ftello64@plt+0x8bf8>
   1a2c4:	ldr	r3, [fp, #12]
   1a2c8:	ldr	r3, [r3, #92]	; 0x5c
   1a2cc:	str	r3, [fp, #-28]	; 0xffffffe4
   1a2d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a2d4:	add	r2, r3, #1
   1a2d8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a2dc:	cmp	r2, r3
   1a2e0:	movlt	r3, r2
   1a2e4:	movge	r3, r3
   1a2e8:	str	r3, [fp, #-8]
   1a2ec:	ldr	r3, [fp, #12]
   1a2f0:	str	r3, [sp, #4]
   1a2f4:	ldrb	r3, [fp, #8]
   1a2f8:	str	r3, [sp]
   1a2fc:	ldr	r3, [fp, #4]
   1a300:	ldr	r2, [fp, #-16]
   1a304:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a308:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a30c:	bl	1a7a0 <ftello64@plt+0x90c8>
   1a310:	ldr	r1, [fp, #-8]
   1a314:	ldr	r0, [fp, #-16]
   1a318:	bl	1a5f4 <ftello64@plt+0x8f1c>
   1a31c:	str	r0, [fp, #-12]
   1a320:	ldr	r3, [fp, #-12]
   1a324:	cmp	r3, #0
   1a328:	movne	r3, #1
   1a32c:	moveq	r3, #0
   1a330:	uxtb	r3, r3
   1a334:	cmp	r3, #0
   1a338:	beq	1a344 <ftello64@plt+0x8c6c>
   1a33c:	ldr	r3, [fp, #-12]
   1a340:	b	1a3e4 <ftello64@plt+0x8d0c>
   1a344:	ldr	r3, [fp, #12]
   1a348:	add	r2, r3, #96	; 0x60
   1a34c:	ldr	r3, [fp, #-16]
   1a350:	str	r2, [r3, #68]	; 0x44
   1a354:	ldr	r3, [fp, #12]
   1a358:	ldrb	r3, [r3, #88]	; 0x58
   1a35c:	lsr	r3, r3, #4
   1a360:	and	r3, r3, #1
   1a364:	uxtb	r3, r3
   1a368:	mov	r2, r3
   1a36c:	ldr	r3, [fp, #-16]
   1a370:	strb	r2, [r3, #78]	; 0x4e
   1a374:	ldr	r3, [fp, #-16]
   1a378:	ldrb	r3, [r3, #75]	; 0x4b
   1a37c:	cmp	r3, #0
   1a380:	beq	1a390 <ftello64@plt+0x8cb8>
   1a384:	ldr	r3, [fp, #-16]
   1a388:	ldr	r3, [r3, #4]
   1a38c:	b	1a394 <ftello64@plt+0x8cbc>
   1a390:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a394:	ldr	r2, [fp, #-16]
   1a398:	str	r3, [r2, #4]
   1a39c:	ldr	r3, [fp, #-16]
   1a3a0:	ldrb	r3, [r3, #75]	; 0x4b
   1a3a4:	cmp	r3, #0
   1a3a8:	bne	1a3c4 <ftello64@plt+0x8cec>
   1a3ac:	ldr	r3, [fp, #12]
   1a3b0:	ldr	r3, [r3, #92]	; 0x5c
   1a3b4:	cmp	r3, #1
   1a3b8:	bgt	1a3c4 <ftello64@plt+0x8cec>
   1a3bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a3c0:	b	1a3c8 <ftello64@plt+0x8cf0>
   1a3c4:	mov	r3, #0
   1a3c8:	ldr	r2, [fp, #-16]
   1a3cc:	str	r3, [r2, #28]
   1a3d0:	ldr	r3, [fp, #-16]
   1a3d4:	ldr	r2, [r3, #28]
   1a3d8:	ldr	r3, [fp, #-16]
   1a3dc:	str	r2, [r3, #32]
   1a3e0:	mov	r3, #0
   1a3e4:	mov	r0, r3
   1a3e8:	sub	sp, fp, #4
   1a3ec:	pop	{fp, pc}
   1a3f0:	push	{fp, lr}
   1a3f4:	add	fp, sp, #4
   1a3f8:	sub	sp, sp, #32
   1a3fc:	str	r0, [fp, #-16]
   1a400:	str	r1, [fp, #-20]	; 0xffffffec
   1a404:	str	r2, [fp, #-24]	; 0xffffffe8
   1a408:	str	r3, [fp, #-28]	; 0xffffffe4
   1a40c:	mov	r2, #84	; 0x54
   1a410:	mov	r1, #0
   1a414:	ldr	r0, [fp, #-16]
   1a418:	bl	115ac <memset@plt>
   1a41c:	ldr	r3, [fp, #8]
   1a420:	str	r3, [sp, #4]
   1a424:	ldrb	r3, [fp, #4]
   1a428:	str	r3, [sp]
   1a42c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a430:	ldr	r2, [fp, #-16]
   1a434:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1a438:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a43c:	bl	1a7a0 <ftello64@plt+0x90c8>
   1a440:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a444:	cmp	r3, #0
   1a448:	ble	1a488 <ftello64@plt+0x8db0>
   1a44c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a450:	add	r3, r3, #1
   1a454:	mov	r1, r3
   1a458:	ldr	r0, [fp, #-16]
   1a45c:	bl	1a5f4 <ftello64@plt+0x8f1c>
   1a460:	str	r0, [fp, #-8]
   1a464:	ldr	r3, [fp, #-8]
   1a468:	cmp	r3, #0
   1a46c:	movne	r3, #1
   1a470:	moveq	r3, #0
   1a474:	uxtb	r3, r3
   1a478:	cmp	r3, #0
   1a47c:	beq	1a488 <ftello64@plt+0x8db0>
   1a480:	ldr	r3, [fp, #-8]
   1a484:	b	1a5e8 <ftello64@plt+0x8f10>
   1a488:	ldr	r3, [fp, #-16]
   1a48c:	ldrb	r3, [r3, #75]	; 0x4b
   1a490:	cmp	r3, #0
   1a494:	beq	1a4a4 <ftello64@plt+0x8dcc>
   1a498:	ldr	r3, [fp, #-16]
   1a49c:	ldr	r3, [r3, #4]
   1a4a0:	b	1a4a8 <ftello64@plt+0x8dd0>
   1a4a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a4a8:	ldr	r2, [fp, #-16]
   1a4ac:	str	r3, [r2, #4]
   1a4b0:	ldrb	r3, [fp, #4]
   1a4b4:	cmp	r3, #0
   1a4b8:	beq	1a580 <ftello64@plt+0x8ea8>
   1a4bc:	ldr	r3, [fp, #8]
   1a4c0:	ldr	r3, [r3, #92]	; 0x5c
   1a4c4:	cmp	r3, #1
   1a4c8:	ble	1a574 <ftello64@plt+0x8e9c>
   1a4cc:	ldr	r0, [fp, #-16]
   1a4d0:	bl	1ac20 <ftello64@plt+0x9548>
   1a4d4:	str	r0, [fp, #-8]
   1a4d8:	ldr	r3, [fp, #-8]
   1a4dc:	cmp	r3, #0
   1a4e0:	movne	r3, #1
   1a4e4:	moveq	r3, #0
   1a4e8:	uxtb	r3, r3
   1a4ec:	cmp	r3, #0
   1a4f0:	beq	1a4fc <ftello64@plt+0x8e24>
   1a4f4:	ldr	r3, [fp, #-8]
   1a4f8:	b	1a5e8 <ftello64@plt+0x8f10>
   1a4fc:	ldr	r3, [fp, #-16]
   1a500:	ldr	r2, [r3, #32]
   1a504:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a508:	cmp	r2, r3
   1a50c:	bge	1a5d8 <ftello64@plt+0x8f00>
   1a510:	ldr	r3, [fp, #-16]
   1a514:	ldr	r2, [r3, #36]	; 0x24
   1a518:	ldr	r3, [fp, #-16]
   1a51c:	ldr	r1, [r3, #28]
   1a520:	ldr	r3, [fp, #8]
   1a524:	ldr	r3, [r3, #92]	; 0x5c
   1a528:	add	r3, r1, r3
   1a52c:	cmp	r2, r3
   1a530:	bgt	1a5e0 <ftello64@plt+0x8f08>
   1a534:	ldr	r3, [fp, #-16]
   1a538:	ldr	r3, [r3, #36]	; 0x24
   1a53c:	lsl	r3, r3, #1
   1a540:	mov	r1, r3
   1a544:	ldr	r0, [fp, #-16]
   1a548:	bl	1a5f4 <ftello64@plt+0x8f1c>
   1a54c:	str	r0, [fp, #-8]
   1a550:	ldr	r3, [fp, #-8]
   1a554:	cmp	r3, #0
   1a558:	movne	r3, #1
   1a55c:	moveq	r3, #0
   1a560:	uxtb	r3, r3
   1a564:	cmp	r3, #0
   1a568:	beq	1a4cc <ftello64@plt+0x8df4>
   1a56c:	ldr	r3, [fp, #-8]
   1a570:	b	1a5e8 <ftello64@plt+0x8f10>
   1a574:	ldr	r0, [fp, #-16]
   1a578:	bl	1b8ec <ftello64@plt+0xa214>
   1a57c:	b	1a5e4 <ftello64@plt+0x8f0c>
   1a580:	ldr	r3, [fp, #8]
   1a584:	ldr	r3, [r3, #92]	; 0x5c
   1a588:	cmp	r3, #1
   1a58c:	ble	1a59c <ftello64@plt+0x8ec4>
   1a590:	ldr	r0, [fp, #-16]
   1a594:	bl	1a8a8 <ftello64@plt+0x91d0>
   1a598:	b	1a5e4 <ftello64@plt+0x8f0c>
   1a59c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a5a0:	cmp	r3, #0
   1a5a4:	beq	1a5b4 <ftello64@plt+0x8edc>
   1a5a8:	ldr	r0, [fp, #-16]
   1a5ac:	bl	1b9ec <ftello64@plt+0xa314>
   1a5b0:	b	1a5e4 <ftello64@plt+0x8f0c>
   1a5b4:	ldr	r3, [fp, #-16]
   1a5b8:	ldr	r2, [r3, #36]	; 0x24
   1a5bc:	ldr	r3, [fp, #-16]
   1a5c0:	str	r2, [r3, #28]
   1a5c4:	ldr	r3, [fp, #-16]
   1a5c8:	ldr	r2, [r3, #36]	; 0x24
   1a5cc:	ldr	r3, [fp, #-16]
   1a5d0:	str	r2, [r3, #32]
   1a5d4:	b	1a5e4 <ftello64@plt+0x8f0c>
   1a5d8:	nop			; (mov r0, r0)
   1a5dc:	b	1a5e4 <ftello64@plt+0x8f0c>
   1a5e0:	nop			; (mov r0, r0)
   1a5e4:	mov	r3, #0
   1a5e8:	mov	r0, r3
   1a5ec:	sub	sp, fp, #4
   1a5f0:	pop	{fp, pc}
   1a5f4:	push	{fp, lr}
   1a5f8:	add	fp, sp, #4
   1a5fc:	sub	sp, sp, #24
   1a600:	str	r0, [fp, #-24]	; 0xffffffe8
   1a604:	str	r1, [fp, #-28]	; 0xffffffe4
   1a608:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a60c:	ldr	r3, [r3, #80]	; 0x50
   1a610:	cmp	r3, #1
   1a614:	ble	1a728 <ftello64@plt+0x9050>
   1a618:	mov	r3, #4
   1a61c:	str	r3, [fp, #-8]
   1a620:	ldr	r1, [fp, #-8]
   1a624:	mvn	r0, #0
   1a628:	bl	38c78 <ftello64@plt+0x275a0>
   1a62c:	mov	r3, r0
   1a630:	cmp	r3, #0
   1a634:	blt	1a650 <ftello64@plt+0x8f78>
   1a638:	ldr	r1, [fp, #-8]
   1a63c:	mvn	r0, #0
   1a640:	bl	38c78 <ftello64@plt+0x275a0>
   1a644:	mov	r3, r0
   1a648:	mov	r2, r3
   1a64c:	b	1a654 <ftello64@plt+0x8f7c>
   1a650:	mvn	r2, #-2147483648	; 0x80000000
   1a654:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a658:	cmp	r2, r3
   1a65c:	movcc	r3, #1
   1a660:	movcs	r3, #0
   1a664:	uxtb	r3, r3
   1a668:	cmp	r3, #0
   1a66c:	beq	1a678 <ftello64@plt+0x8fa0>
   1a670:	mov	r3, #12
   1a674:	b	1a794 <ftello64@plt+0x90bc>
   1a678:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a67c:	ldr	r2, [r3, #8]
   1a680:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a684:	lsl	r3, r3, #2
   1a688:	mov	r1, r3
   1a68c:	mov	r0, r2
   1a690:	bl	35368 <ftello64@plt+0x23c90>
   1a694:	str	r0, [fp, #-12]
   1a698:	ldr	r3, [fp, #-12]
   1a69c:	cmp	r3, #0
   1a6a0:	moveq	r3, #1
   1a6a4:	movne	r3, #0
   1a6a8:	uxtb	r3, r3
   1a6ac:	cmp	r3, #0
   1a6b0:	beq	1a6bc <ftello64@plt+0x8fe4>
   1a6b4:	mov	r3, #12
   1a6b8:	b	1a794 <ftello64@plt+0x90bc>
   1a6bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a6c0:	ldr	r2, [fp, #-12]
   1a6c4:	str	r2, [r3, #8]
   1a6c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a6cc:	ldr	r3, [r3, #12]
   1a6d0:	cmp	r3, #0
   1a6d4:	beq	1a728 <ftello64@plt+0x9050>
   1a6d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a6dc:	ldr	r2, [r3, #12]
   1a6e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a6e4:	lsl	r3, r3, #2
   1a6e8:	mov	r1, r3
   1a6ec:	mov	r0, r2
   1a6f0:	bl	35368 <ftello64@plt+0x23c90>
   1a6f4:	str	r0, [fp, #-16]
   1a6f8:	ldr	r3, [fp, #-16]
   1a6fc:	cmp	r3, #0
   1a700:	moveq	r3, #1
   1a704:	movne	r3, #0
   1a708:	uxtb	r3, r3
   1a70c:	cmp	r3, #0
   1a710:	beq	1a71c <ftello64@plt+0x9044>
   1a714:	mov	r3, #12
   1a718:	b	1a794 <ftello64@plt+0x90bc>
   1a71c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a720:	ldr	r2, [fp, #-16]
   1a724:	str	r2, [r3, #12]
   1a728:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a72c:	ldrb	r3, [r3, #75]	; 0x4b
   1a730:	cmp	r3, #0
   1a734:	beq	1a784 <ftello64@plt+0x90ac>
   1a738:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a73c:	ldr	r3, [r3, #4]
   1a740:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1a744:	mov	r1, r2
   1a748:	mov	r0, r3
   1a74c:	bl	35368 <ftello64@plt+0x23c90>
   1a750:	str	r0, [fp, #-20]	; 0xffffffec
   1a754:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a758:	cmp	r3, #0
   1a75c:	moveq	r3, #1
   1a760:	movne	r3, #0
   1a764:	uxtb	r3, r3
   1a768:	cmp	r3, #0
   1a76c:	beq	1a778 <ftello64@plt+0x90a0>
   1a770:	mov	r3, #12
   1a774:	b	1a794 <ftello64@plt+0x90bc>
   1a778:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a77c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a780:	str	r2, [r3, #4]
   1a784:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a788:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1a78c:	str	r2, [r3, #36]	; 0x24
   1a790:	mov	r3, #0
   1a794:	mov	r0, r3
   1a798:	sub	sp, fp, #4
   1a79c:	pop	{fp, pc}
   1a7a0:	push	{fp}		; (str fp, [sp, #-4]!)
   1a7a4:	add	fp, sp, #0
   1a7a8:	sub	sp, sp, #20
   1a7ac:	str	r0, [fp, #-8]
   1a7b0:	str	r1, [fp, #-12]
   1a7b4:	str	r2, [fp, #-16]
   1a7b8:	str	r3, [fp, #-20]	; 0xffffffec
   1a7bc:	ldr	r3, [fp, #-16]
   1a7c0:	ldr	r2, [fp, #-8]
   1a7c4:	str	r2, [r3]
   1a7c8:	ldr	r3, [fp, #-16]
   1a7cc:	ldr	r2, [fp, #-12]
   1a7d0:	str	r2, [r3, #48]	; 0x30
   1a7d4:	ldr	r3, [fp, #-16]
   1a7d8:	ldr	r2, [fp, #-12]
   1a7dc:	str	r2, [r3, #44]	; 0x2c
   1a7e0:	ldr	r3, [fp, #-16]
   1a7e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a7e8:	str	r2, [r3, #64]	; 0x40
   1a7ec:	ldrb	r2, [fp, #4]
   1a7f0:	ldr	r3, [fp, #-16]
   1a7f4:	strb	r2, [r3, #72]	; 0x48
   1a7f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a7fc:	cmp	r3, #0
   1a800:	bne	1a810 <ftello64@plt+0x9138>
   1a804:	ldrb	r3, [fp, #4]
   1a808:	cmp	r3, #0
   1a80c:	beq	1a818 <ftello64@plt+0x9140>
   1a810:	mov	r3, #1
   1a814:	b	1a81c <ftello64@plt+0x9144>
   1a818:	mov	r3, #0
   1a81c:	uxtb	r2, r3
   1a820:	ldr	r3, [fp, #-16]
   1a824:	strb	r2, [r3, #75]	; 0x4b
   1a828:	ldr	r3, [fp, #8]
   1a82c:	ldr	r2, [r3, #92]	; 0x5c
   1a830:	ldr	r3, [fp, #-16]
   1a834:	str	r2, [r3, #80]	; 0x50
   1a838:	ldr	r3, [fp, #8]
   1a83c:	ldrb	r3, [r3, #88]	; 0x58
   1a840:	lsr	r3, r3, #2
   1a844:	and	r3, r3, #1
   1a848:	uxtb	r3, r3
   1a84c:	mov	r2, r3
   1a850:	ldr	r3, [fp, #-16]
   1a854:	strb	r2, [r3, #73]	; 0x49
   1a858:	ldr	r3, [fp, #8]
   1a85c:	ldrb	r3, [r3, #88]	; 0x58
   1a860:	lsr	r3, r3, #3
   1a864:	and	r3, r3, #1
   1a868:	uxtb	r3, r3
   1a86c:	mov	r2, r3
   1a870:	ldr	r3, [fp, #-16]
   1a874:	strb	r2, [r3, #74]	; 0x4a
   1a878:	ldr	r3, [fp, #-16]
   1a87c:	ldr	r2, [r3, #48]	; 0x30
   1a880:	ldr	r3, [fp, #-16]
   1a884:	str	r2, [r3, #56]	; 0x38
   1a888:	ldr	r3, [fp, #-16]
   1a88c:	ldr	r2, [r3, #56]	; 0x38
   1a890:	ldr	r3, [fp, #-16]
   1a894:	str	r2, [r3, #52]	; 0x34
   1a898:	nop			; (mov r0, r0)
   1a89c:	add	sp, fp, #0
   1a8a0:	pop	{fp}		; (ldr fp, [sp], #4)
   1a8a4:	bx	lr
   1a8a8:	push	{fp, lr}
   1a8ac:	add	fp, sp, #4
   1a8b0:	sub	sp, sp, #112	; 0x70
   1a8b4:	str	r0, [fp, #-112]	; 0xffffff90
   1a8b8:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a8bc:	ldr	r2, [r3, #36]	; 0x24
   1a8c0:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a8c4:	ldr	r3, [r3, #48]	; 0x30
   1a8c8:	cmp	r2, r3
   1a8cc:	movlt	r3, r2
   1a8d0:	movge	r3, r3
   1a8d4:	str	r3, [fp, #-24]	; 0xffffffe8
   1a8d8:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a8dc:	ldr	r3, [r3, #28]
   1a8e0:	str	r3, [fp, #-8]
   1a8e4:	b	1abec <ftello64@plt+0x9514>
   1a8e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a8ec:	ldr	r3, [fp, #-8]
   1a8f0:	sub	r3, r2, r3
   1a8f4:	str	r3, [fp, #-28]	; 0xffffffe4
   1a8f8:	ldr	r2, [fp, #-112]	; 0xffffff90
   1a8fc:	sub	r3, fp, #104	; 0x68
   1a900:	add	r2, r2, #16
   1a904:	ldm	r2, {r0, r1}
   1a908:	stm	r3, {r0, r1}
   1a90c:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a910:	ldr	r3, [r3, #64]	; 0x40
   1a914:	cmp	r3, #0
   1a918:	movne	r3, #1
   1a91c:	moveq	r3, #0
   1a920:	uxtb	r3, r3
   1a924:	cmp	r3, #0
   1a928:	beq	1a9e8 <ftello64@plt+0x9310>
   1a92c:	mov	r3, #0
   1a930:	str	r3, [fp, #-20]	; 0xffffffec
   1a934:	b	1a9b8 <ftello64@plt+0x92e0>
   1a938:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a93c:	ldr	r3, [r3]
   1a940:	ldr	r2, [fp, #-112]	; 0xffffff90
   1a944:	ldr	r1, [r2, #24]
   1a948:	ldr	r2, [fp, #-8]
   1a94c:	add	r1, r1, r2
   1a950:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a954:	add	r2, r1, r2
   1a958:	add	r3, r3, r2
   1a95c:	ldrb	r3, [r3]
   1a960:	str	r3, [fp, #-32]	; 0xffffffe0
   1a964:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a968:	ldr	r3, [r3, #4]
   1a96c:	ldr	r1, [fp, #-8]
   1a970:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a974:	add	r2, r1, r2
   1a978:	add	r3, r3, r2
   1a97c:	ldr	r2, [fp, #-112]	; 0xffffff90
   1a980:	ldr	r1, [r2, #64]	; 0x40
   1a984:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1a988:	add	r2, r1, r2
   1a98c:	ldrb	r2, [r2]
   1a990:	strb	r2, [r3]
   1a994:	ldrb	r1, [r3]
   1a998:	sub	r2, fp, #96	; 0x60
   1a99c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9a0:	add	r3, r2, r3
   1a9a4:	mov	r2, r1
   1a9a8:	strb	r2, [r3]
   1a9ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9b0:	add	r3, r3, #1
   1a9b4:	str	r3, [fp, #-20]	; 0xffffffec
   1a9b8:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a9bc:	ldr	r2, [r3, #80]	; 0x50
   1a9c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a9c4:	cmp	r2, r3
   1a9c8:	ble	1a9dc <ftello64@plt+0x9304>
   1a9cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a9d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a9d4:	cmp	r2, r3
   1a9d8:	blt	1a938 <ftello64@plt+0x9260>
   1a9dc:	sub	r3, fp, #96	; 0x60
   1a9e0:	str	r3, [fp, #-16]
   1a9e4:	b	1aa0c <ftello64@plt+0x9334>
   1a9e8:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a9ec:	ldr	r2, [r3]
   1a9f0:	ldr	r3, [fp, #-112]	; 0xffffff90
   1a9f4:	ldr	r3, [r3, #24]
   1a9f8:	mov	r1, r3
   1a9fc:	ldr	r3, [fp, #-8]
   1aa00:	add	r3, r1, r3
   1aa04:	add	r3, r2, r3
   1aa08:	str	r3, [fp, #-16]
   1aa0c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1aa10:	ldr	r3, [fp, #-112]	; 0xffffff90
   1aa14:	add	r3, r3, #16
   1aa18:	sub	r0, fp, #108	; 0x6c
   1aa1c:	ldr	r1, [fp, #-16]
   1aa20:	bl	36210 <ftello64@plt+0x24b38>
   1aa24:	str	r0, [fp, #-12]
   1aa28:	ldr	r3, [fp, #-12]
   1aa2c:	cmn	r3, #1
   1aa30:	moveq	r3, #1
   1aa34:	movne	r3, #0
   1aa38:	uxtb	r3, r3
   1aa3c:	cmp	r3, #0
   1aa40:	bne	1aa60 <ftello64@plt+0x9388>
   1aa44:	ldr	r3, [fp, #-12]
   1aa48:	cmp	r3, #0
   1aa4c:	moveq	r3, #1
   1aa50:	movne	r3, #0
   1aa54:	uxtb	r3, r3
   1aa58:	cmp	r3, #0
   1aa5c:	beq	1aa68 <ftello64@plt+0x9390>
   1aa60:	mov	r3, #1
   1aa64:	b	1aa6c <ftello64@plt+0x9394>
   1aa68:	mov	r3, #0
   1aa6c:	cmp	r3, #0
   1aa70:	bne	1aacc <ftello64@plt+0x93f4>
   1aa74:	ldr	r3, [fp, #-12]
   1aa78:	cmn	r3, #2
   1aa7c:	moveq	r3, #1
   1aa80:	movne	r3, #0
   1aa84:	uxtb	r3, r3
   1aa88:	cmp	r3, #0
   1aa8c:	beq	1aac0 <ftello64@plt+0x93e8>
   1aa90:	ldr	r3, [fp, #-112]	; 0xffffff90
   1aa94:	ldr	r2, [r3, #36]	; 0x24
   1aa98:	ldr	r3, [fp, #-112]	; 0xffffff90
   1aa9c:	ldr	r3, [r3, #48]	; 0x30
   1aaa0:	cmp	r2, r3
   1aaa4:	movge	r3, #1
   1aaa8:	movlt	r3, #0
   1aaac:	uxtb	r3, r3
   1aab0:	cmp	r3, #0
   1aab4:	beq	1aac0 <ftello64@plt+0x93e8>
   1aab8:	mov	r3, #1
   1aabc:	b	1aac4 <ftello64@plt+0x93ec>
   1aac0:	mov	r3, #0
   1aac4:	cmp	r3, #0
   1aac8:	beq	1ab48 <ftello64@plt+0x9470>
   1aacc:	mov	r3, #1
   1aad0:	str	r3, [fp, #-12]
   1aad4:	ldr	r3, [fp, #-112]	; 0xffffff90
   1aad8:	ldr	r3, [r3]
   1aadc:	ldr	r2, [fp, #-112]	; 0xffffff90
   1aae0:	ldr	r1, [r2, #24]
   1aae4:	ldr	r2, [fp, #-8]
   1aae8:	add	r2, r1, r2
   1aaec:	add	r3, r3, r2
   1aaf0:	ldrb	r3, [r3]
   1aaf4:	str	r3, [fp, #-108]	; 0xffffff94
   1aaf8:	ldr	r3, [fp, #-112]	; 0xffffff90
   1aafc:	ldr	r3, [r3, #64]	; 0x40
   1ab00:	cmp	r3, #0
   1ab04:	movne	r3, #1
   1ab08:	moveq	r3, #0
   1ab0c:	uxtb	r3, r3
   1ab10:	cmp	r3, #0
   1ab14:	beq	1ab30 <ftello64@plt+0x9458>
   1ab18:	ldr	r3, [fp, #-112]	; 0xffffff90
   1ab1c:	ldr	r2, [r3, #64]	; 0x40
   1ab20:	ldr	r3, [fp, #-108]	; 0xffffff94
   1ab24:	add	r3, r2, r3
   1ab28:	ldrb	r3, [r3]
   1ab2c:	str	r3, [fp, #-108]	; 0xffffff94
   1ab30:	ldr	r3, [fp, #-112]	; 0xffffff90
   1ab34:	add	r3, r3, #16
   1ab38:	sub	r2, fp, #104	; 0x68
   1ab3c:	ldm	r2, {r0, r1}
   1ab40:	stm	r3, {r0, r1}
   1ab44:	b	1ab7c <ftello64@plt+0x94a4>
   1ab48:	ldr	r3, [fp, #-12]
   1ab4c:	cmn	r3, #2
   1ab50:	moveq	r3, #1
   1ab54:	movne	r3, #0
   1ab58:	uxtb	r3, r3
   1ab5c:	cmp	r3, #0
   1ab60:	beq	1ab7c <ftello64@plt+0x94a4>
   1ab64:	ldr	r3, [fp, #-112]	; 0xffffff90
   1ab68:	add	r3, r3, #16
   1ab6c:	sub	r2, fp, #104	; 0x68
   1ab70:	ldm	r2, {r0, r1}
   1ab74:	stm	r3, {r0, r1}
   1ab78:	b	1abfc <ftello64@plt+0x9524>
   1ab7c:	ldr	r3, [fp, #-112]	; 0xffffff90
   1ab80:	ldr	r2, [r3, #8]
   1ab84:	ldr	r3, [fp, #-8]
   1ab88:	add	r1, r3, #1
   1ab8c:	str	r1, [fp, #-8]
   1ab90:	lsl	r3, r3, #2
   1ab94:	add	r3, r2, r3
   1ab98:	ldr	r2, [fp, #-108]	; 0xffffff94
   1ab9c:	str	r2, [r3]
   1aba0:	ldr	r2, [fp, #-8]
   1aba4:	ldr	r3, [fp, #-12]
   1aba8:	add	r3, r2, r3
   1abac:	sub	r3, r3, #1
   1abb0:	str	r3, [fp, #-28]	; 0xffffffe4
   1abb4:	b	1abdc <ftello64@plt+0x9504>
   1abb8:	ldr	r3, [fp, #-112]	; 0xffffff90
   1abbc:	ldr	r2, [r3, #8]
   1abc0:	ldr	r3, [fp, #-8]
   1abc4:	add	r1, r3, #1
   1abc8:	str	r1, [fp, #-8]
   1abcc:	lsl	r3, r3, #2
   1abd0:	add	r3, r2, r3
   1abd4:	mvn	r2, #0
   1abd8:	str	r2, [r3]
   1abdc:	ldr	r2, [fp, #-8]
   1abe0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1abe4:	cmp	r2, r3
   1abe8:	blt	1abb8 <ftello64@plt+0x94e0>
   1abec:	ldr	r2, [fp, #-8]
   1abf0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1abf4:	cmp	r2, r3
   1abf8:	blt	1a8e8 <ftello64@plt+0x9210>
   1abfc:	ldr	r3, [fp, #-112]	; 0xffffff90
   1ac00:	ldr	r2, [fp, #-8]
   1ac04:	str	r2, [r3, #28]
   1ac08:	ldr	r3, [fp, #-112]	; 0xffffff90
   1ac0c:	ldr	r2, [fp, #-8]
   1ac10:	str	r2, [r3, #32]
   1ac14:	nop			; (mov r0, r0)
   1ac18:	sub	sp, fp, #4
   1ac1c:	pop	{fp, pc}
   1ac20:	push	{fp, lr}
   1ac24:	add	fp, sp, #4
   1ac28:	sub	sp, sp, #160	; 0xa0
   1ac2c:	str	r0, [fp, #-160]	; 0xffffff60
   1ac30:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ac34:	ldr	r3, [r3, #28]
   1ac38:	str	r3, [fp, #-12]
   1ac3c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ac40:	ldr	r2, [r3, #36]	; 0x24
   1ac44:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ac48:	ldr	r3, [r3, #48]	; 0x30
   1ac4c:	cmp	r2, r3
   1ac50:	movlt	r3, r2
   1ac54:	movge	r3, r3
   1ac58:	str	r3, [fp, #-16]
   1ac5c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ac60:	ldrb	r3, [r3, #74]	; 0x4a
   1ac64:	cmp	r3, #0
   1ac68:	bne	1b00c <ftello64@plt+0x9934>
   1ac6c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ac70:	ldr	r3, [r3, #64]	; 0x40
   1ac74:	cmp	r3, #0
   1ac78:	bne	1b00c <ftello64@plt+0x9934>
   1ac7c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ac80:	ldrb	r3, [r3, #76]	; 0x4c
   1ac84:	cmp	r3, #0
   1ac88:	bne	1b00c <ftello64@plt+0x9934>
   1ac8c:	b	1afdc <ftello64@plt+0x9904>
   1ac90:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ac94:	ldr	r3, [r3]
   1ac98:	ldr	r2, [fp, #-160]	; 0xffffff60
   1ac9c:	ldr	r1, [r2, #24]
   1aca0:	ldr	r2, [fp, #-12]
   1aca4:	add	r2, r1, r2
   1aca8:	add	r3, r3, r2
   1acac:	ldrb	r3, [r3]
   1acb0:	strb	r3, [fp, #-37]	; 0xffffffdb
   1acb4:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1acb8:	bic	r3, r3, #127	; 0x7f
   1acbc:	cmp	r3, #0
   1acc0:	bne	1ad48 <ftello64@plt+0x9670>
   1acc4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1acc8:	add	r3, r3, #16
   1accc:	mov	r0, r3
   1acd0:	bl	113d8 <mbsinit@plt>
   1acd4:	mov	r3, r0
   1acd8:	cmp	r3, #0
   1acdc:	beq	1ad48 <ftello64@plt+0x9670>
   1ace0:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1ace4:	mov	r0, r3
   1ace8:	bl	11684 <towupper@plt>
   1acec:	str	r0, [fp, #-44]	; 0xffffffd4
   1acf0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1acf4:	bic	r3, r3, #127	; 0x7f
   1acf8:	cmp	r3, #0
   1acfc:	bne	1ad48 <ftello64@plt+0x9670>
   1ad00:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ad04:	ldr	r2, [r3, #4]
   1ad08:	ldr	r3, [fp, #-12]
   1ad0c:	add	r3, r2, r3
   1ad10:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1ad14:	uxtb	r2, r2
   1ad18:	strb	r2, [r3]
   1ad1c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ad20:	ldr	r2, [r3, #8]
   1ad24:	ldr	r3, [fp, #-12]
   1ad28:	lsl	r3, r3, #2
   1ad2c:	add	r3, r2, r3
   1ad30:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1ad34:	str	r2, [r3]
   1ad38:	ldr	r3, [fp, #-12]
   1ad3c:	add	r3, r3, #1
   1ad40:	str	r3, [fp, #-12]
   1ad44:	b	1afdc <ftello64@plt+0x9904>
   1ad48:	ldr	r2, [fp, #-16]
   1ad4c:	ldr	r3, [fp, #-12]
   1ad50:	sub	r3, r2, r3
   1ad54:	str	r3, [fp, #-48]	; 0xffffffd0
   1ad58:	ldr	r2, [fp, #-160]	; 0xffffff60
   1ad5c:	sub	r3, fp, #80	; 0x50
   1ad60:	add	r2, r2, #16
   1ad64:	ldm	r2, {r0, r1}
   1ad68:	stm	r3, {r0, r1}
   1ad6c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ad70:	ldr	r2, [r3]
   1ad74:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ad78:	ldr	r3, [r3, #24]
   1ad7c:	mov	r1, r3
   1ad80:	ldr	r3, [fp, #-12]
   1ad84:	add	r3, r1, r3
   1ad88:	add	r1, r2, r3
   1ad8c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1ad90:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ad94:	add	r3, r3, #16
   1ad98:	sub	r0, fp, #148	; 0x94
   1ad9c:	bl	36210 <ftello64@plt+0x24b38>
   1ada0:	str	r0, [fp, #-52]	; 0xffffffcc
   1ada4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1ada8:	cmp	r3, #0
   1adac:	movne	r3, #1
   1adb0:	moveq	r3, #0
   1adb4:	uxtb	r3, r3
   1adb8:	cmp	r3, #0
   1adbc:	beq	1af18 <ftello64@plt+0x9840>
   1adc0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1adc4:	cmn	r3, #3
   1adc8:	movls	r3, #1
   1adcc:	movhi	r3, #0
   1add0:	uxtb	r3, r3
   1add4:	cmp	r3, #0
   1add8:	beq	1af18 <ftello64@plt+0x9840>
   1addc:	ldr	r3, [fp, #-148]	; 0xffffff6c
   1ade0:	mov	r0, r3
   1ade4:	bl	11684 <towupper@plt>
   1ade8:	str	r0, [fp, #-56]	; 0xffffffc8
   1adec:	ldr	r3, [fp, #-148]	; 0xffffff6c
   1adf0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1adf4:	cmp	r2, r3
   1adf8:	beq	1ae68 <ftello64@plt+0x9790>
   1adfc:	sub	r2, fp, #80	; 0x50
   1ae00:	sub	r3, fp, #144	; 0x90
   1ae04:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1ae08:	mov	r0, r3
   1ae0c:	bl	11300 <wcrtomb@plt>
   1ae10:	str	r0, [fp, #-60]	; 0xffffffc4
   1ae14:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1ae18:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1ae1c:	cmp	r2, r3
   1ae20:	moveq	r3, #1
   1ae24:	movne	r3, #0
   1ae28:	uxtb	r3, r3
   1ae2c:	cmp	r3, #0
   1ae30:	beq	1ae58 <ftello64@plt+0x9780>
   1ae34:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ae38:	ldr	r2, [r3, #4]
   1ae3c:	ldr	r3, [fp, #-12]
   1ae40:	add	r3, r2, r3
   1ae44:	sub	r1, fp, #144	; 0x90
   1ae48:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1ae4c:	mov	r0, r3
   1ae50:	bl	113a8 <memcpy@plt>
   1ae54:	b	1aea4 <ftello64@plt+0x97cc>
   1ae58:	ldr	r3, [fp, #-12]
   1ae5c:	str	r3, [fp, #-8]
   1ae60:	nop			; (mov r0, r0)
   1ae64:	b	1b01c <ftello64@plt+0x9944>
   1ae68:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ae6c:	ldr	r2, [r3, #4]
   1ae70:	ldr	r3, [fp, #-12]
   1ae74:	add	r0, r2, r3
   1ae78:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ae7c:	ldr	r2, [r3]
   1ae80:	ldr	r3, [fp, #-160]	; 0xffffff60
   1ae84:	ldr	r3, [r3, #24]
   1ae88:	mov	r1, r3
   1ae8c:	ldr	r3, [fp, #-12]
   1ae90:	add	r3, r1, r3
   1ae94:	add	r3, r2, r3
   1ae98:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1ae9c:	mov	r1, r3
   1aea0:	bl	113a8 <memcpy@plt>
   1aea4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1aea8:	ldr	r2, [r3, #8]
   1aeac:	ldr	r3, [fp, #-12]
   1aeb0:	add	r1, r3, #1
   1aeb4:	str	r1, [fp, #-12]
   1aeb8:	lsl	r3, r3, #2
   1aebc:	add	r3, r2, r3
   1aec0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1aec4:	str	r2, [r3]
   1aec8:	ldr	r2, [fp, #-12]
   1aecc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1aed0:	add	r3, r2, r3
   1aed4:	sub	r3, r3, #1
   1aed8:	str	r3, [fp, #-48]	; 0xffffffd0
   1aedc:	b	1af04 <ftello64@plt+0x982c>
   1aee0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1aee4:	ldr	r2, [r3, #8]
   1aee8:	ldr	r3, [fp, #-12]
   1aeec:	add	r1, r3, #1
   1aef0:	str	r1, [fp, #-12]
   1aef4:	lsl	r3, r3, #2
   1aef8:	add	r3, r2, r3
   1aefc:	mvn	r2, #0
   1af00:	str	r2, [r3]
   1af04:	ldr	r2, [fp, #-12]
   1af08:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1af0c:	cmp	r2, r3
   1af10:	blt	1aee0 <ftello64@plt+0x9808>
   1af14:	b	1afdc <ftello64@plt+0x9904>
   1af18:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1af1c:	cmn	r3, #1
   1af20:	beq	1af54 <ftello64@plt+0x987c>
   1af24:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1af28:	cmp	r3, #0
   1af2c:	beq	1af54 <ftello64@plt+0x987c>
   1af30:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1af34:	cmn	r3, #2
   1af38:	bne	1afc4 <ftello64@plt+0x98ec>
   1af3c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1af40:	ldr	r2, [r3, #36]	; 0x24
   1af44:	ldr	r3, [fp, #-160]	; 0xffffff60
   1af48:	ldr	r3, [r3, #48]	; 0x30
   1af4c:	cmp	r2, r3
   1af50:	blt	1afc4 <ftello64@plt+0x98ec>
   1af54:	ldr	r3, [fp, #-160]	; 0xffffff60
   1af58:	ldr	r2, [r3, #4]
   1af5c:	ldr	r3, [fp, #-12]
   1af60:	add	r3, r2, r3
   1af64:	ldrb	r2, [fp, #-37]	; 0xffffffdb
   1af68:	strb	r2, [r3]
   1af6c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1af70:	ldr	r2, [r3, #8]
   1af74:	ldr	r3, [fp, #-12]
   1af78:	add	r1, r3, #1
   1af7c:	str	r1, [fp, #-12]
   1af80:	lsl	r3, r3, #2
   1af84:	add	r3, r2, r3
   1af88:	ldrb	r2, [fp, #-37]	; 0xffffffdb
   1af8c:	str	r2, [r3]
   1af90:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1af94:	cmn	r3, #1
   1af98:	moveq	r3, #1
   1af9c:	movne	r3, #0
   1afa0:	uxtb	r3, r3
   1afa4:	cmp	r3, #0
   1afa8:	beq	1afdc <ftello64@plt+0x9904>
   1afac:	ldr	r3, [fp, #-160]	; 0xffffff60
   1afb0:	add	r3, r3, #16
   1afb4:	sub	r2, fp, #80	; 0x50
   1afb8:	ldm	r2, {r0, r1}
   1afbc:	stm	r3, {r0, r1}
   1afc0:	b	1afdc <ftello64@plt+0x9904>
   1afc4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1afc8:	add	r3, r3, #16
   1afcc:	sub	r2, fp, #80	; 0x50
   1afd0:	ldm	r2, {r0, r1}
   1afd4:	stm	r3, {r0, r1}
   1afd8:	b	1afec <ftello64@plt+0x9914>
   1afdc:	ldr	r2, [fp, #-12]
   1afe0:	ldr	r3, [fp, #-16]
   1afe4:	cmp	r2, r3
   1afe8:	blt	1ac90 <ftello64@plt+0x95b8>
   1afec:	ldr	r3, [fp, #-160]	; 0xffffff60
   1aff0:	ldr	r2, [fp, #-12]
   1aff4:	str	r2, [r3, #28]
   1aff8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1affc:	ldr	r2, [fp, #-12]
   1b000:	str	r2, [r3, #32]
   1b004:	mov	r3, #0
   1b008:	b	1b74c <ftello64@plt+0xa074>
   1b00c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b010:	ldr	r3, [r3, #32]
   1b014:	str	r3, [fp, #-8]
   1b018:	b	1b720 <ftello64@plt+0xa048>
   1b01c:	ldr	r2, [fp, #-16]
   1b020:	ldr	r3, [fp, #-12]
   1b024:	sub	r3, r2, r3
   1b028:	str	r3, [fp, #-48]	; 0xffffffd0
   1b02c:	ldr	r2, [fp, #-160]	; 0xffffff60
   1b030:	sub	r3, fp, #80	; 0x50
   1b034:	add	r2, r2, #16
   1b038:	ldm	r2, {r0, r1}
   1b03c:	stm	r3, {r0, r1}
   1b040:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b044:	ldr	r3, [r3, #64]	; 0x40
   1b048:	cmp	r3, #0
   1b04c:	movne	r3, #1
   1b050:	moveq	r3, #0
   1b054:	uxtb	r3, r3
   1b058:	cmp	r3, #0
   1b05c:	beq	1b0fc <ftello64@plt+0x9a24>
   1b060:	mov	r3, #0
   1b064:	str	r3, [fp, #-24]	; 0xffffffe8
   1b068:	b	1b0cc <ftello64@plt+0x99f4>
   1b06c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b070:	ldr	r3, [r3]
   1b074:	ldr	r2, [fp, #-160]	; 0xffffff60
   1b078:	ldr	r1, [r2, #24]
   1b07c:	ldr	r2, [fp, #-8]
   1b080:	add	r1, r1, r2
   1b084:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b088:	add	r2, r1, r2
   1b08c:	add	r3, r3, r2
   1b090:	ldrb	r3, [r3]
   1b094:	str	r3, [fp, #-64]	; 0xffffffc0
   1b098:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b09c:	ldr	r2, [r3, #64]	; 0x40
   1b0a0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1b0a4:	add	r3, r2, r3
   1b0a8:	ldrb	r1, [r3]
   1b0ac:	sub	r2, fp, #144	; 0x90
   1b0b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b0b4:	add	r3, r2, r3
   1b0b8:	mov	r2, r1
   1b0bc:	strb	r2, [r3]
   1b0c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b0c4:	add	r3, r3, #1
   1b0c8:	str	r3, [fp, #-24]	; 0xffffffe8
   1b0cc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b0d0:	ldr	r2, [r3, #80]	; 0x50
   1b0d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b0d8:	cmp	r2, r3
   1b0dc:	ble	1b0f0 <ftello64@plt+0x9a18>
   1b0e0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b0e4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b0e8:	cmp	r2, r3
   1b0ec:	blt	1b06c <ftello64@plt+0x9994>
   1b0f0:	sub	r3, fp, #144	; 0x90
   1b0f4:	str	r3, [fp, #-20]	; 0xffffffec
   1b0f8:	b	1b120 <ftello64@plt+0x9a48>
   1b0fc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b100:	ldr	r2, [r3]
   1b104:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b108:	ldr	r3, [r3, #24]
   1b10c:	mov	r1, r3
   1b110:	ldr	r3, [fp, #-8]
   1b114:	add	r3, r1, r3
   1b118:	add	r3, r2, r3
   1b11c:	str	r3, [fp, #-20]	; 0xffffffec
   1b120:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1b124:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b128:	add	r3, r3, #16
   1b12c:	sub	r0, fp, #152	; 0x98
   1b130:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b134:	bl	36210 <ftello64@plt+0x24b38>
   1b138:	str	r0, [fp, #-52]	; 0xffffffcc
   1b13c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b140:	cmp	r3, #0
   1b144:	movne	r3, #1
   1b148:	moveq	r3, #0
   1b14c:	uxtb	r3, r3
   1b150:	cmp	r3, #0
   1b154:	beq	1b5ac <ftello64@plt+0x9ed4>
   1b158:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b15c:	cmn	r3, #3
   1b160:	movls	r3, #1
   1b164:	movhi	r3, #0
   1b168:	uxtb	r3, r3
   1b16c:	cmp	r3, #0
   1b170:	beq	1b5ac <ftello64@plt+0x9ed4>
   1b174:	ldr	r3, [fp, #-152]	; 0xffffff68
   1b178:	mov	r0, r3
   1b17c:	bl	11684 <towupper@plt>
   1b180:	str	r0, [fp, #-68]	; 0xffffffbc
   1b184:	ldr	r3, [fp, #-152]	; 0xffffff68
   1b188:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1b18c:	cmp	r2, r3
   1b190:	beq	1b494 <ftello64@plt+0x9dbc>
   1b194:	sub	r2, fp, #80	; 0x50
   1b198:	sub	r3, fp, #144	; 0x90
   1b19c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1b1a0:	mov	r0, r3
   1b1a4:	bl	11300 <wcrtomb@plt>
   1b1a8:	str	r0, [fp, #-72]	; 0xffffffb8
   1b1ac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1b1b0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1b1b4:	cmp	r2, r3
   1b1b8:	moveq	r3, #1
   1b1bc:	movne	r3, #0
   1b1c0:	uxtb	r3, r3
   1b1c4:	cmp	r3, #0
   1b1c8:	beq	1b1f0 <ftello64@plt+0x9b18>
   1b1cc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b1d0:	ldr	r2, [r3, #4]
   1b1d4:	ldr	r3, [fp, #-12]
   1b1d8:	add	r3, r2, r3
   1b1dc:	sub	r1, fp, #144	; 0x90
   1b1e0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1b1e4:	mov	r0, r3
   1b1e8:	bl	113a8 <memcpy@plt>
   1b1ec:	b	1b4b4 <ftello64@plt+0x9ddc>
   1b1f0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1b1f4:	cmn	r3, #1
   1b1f8:	beq	1b470 <ftello64@plt+0x9d98>
   1b1fc:	ldr	r2, [fp, #-12]
   1b200:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1b204:	add	r3, r2, r3
   1b208:	ldr	r2, [fp, #-160]	; 0xffffff60
   1b20c:	ldr	r2, [r2, #36]	; 0x24
   1b210:	cmp	r3, r2
   1b214:	bls	1b230 <ftello64@plt+0x9b58>
   1b218:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b21c:	add	r3, r3, #16
   1b220:	sub	r2, fp, #80	; 0x50
   1b224:	ldm	r2, {r0, r1}
   1b228:	stm	r3, {r0, r1}
   1b22c:	b	1b730 <ftello64@plt+0xa058>
   1b230:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b234:	ldr	r3, [r3, #12]
   1b238:	cmp	r3, #0
   1b23c:	bne	1b27c <ftello64@plt+0x9ba4>
   1b240:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b244:	ldr	r3, [r3, #36]	; 0x24
   1b248:	lsl	r3, r3, #2
   1b24c:	mov	r0, r3
   1b250:	bl	352c0 <ftello64@plt+0x23be8>
   1b254:	mov	r3, r0
   1b258:	mov	r2, r3
   1b25c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b260:	str	r2, [r3, #12]
   1b264:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b268:	ldr	r3, [r3, #12]
   1b26c:	cmp	r3, #0
   1b270:	bne	1b27c <ftello64@plt+0x9ba4>
   1b274:	mov	r3, #12
   1b278:	b	1b74c <ftello64@plt+0xa074>
   1b27c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b280:	ldrb	r3, [r3, #76]	; 0x4c
   1b284:	cmp	r3, #0
   1b288:	bne	1b2dc <ftello64@plt+0x9c04>
   1b28c:	mov	r3, #0
   1b290:	str	r3, [fp, #-28]	; 0xffffffe4
   1b294:	b	1b2c0 <ftello64@plt+0x9be8>
   1b298:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b29c:	ldr	r2, [r3, #12]
   1b2a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b2a4:	lsl	r3, r3, #2
   1b2a8:	add	r3, r2, r3
   1b2ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b2b0:	str	r2, [r3]
   1b2b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b2b8:	add	r3, r3, #1
   1b2bc:	str	r3, [fp, #-28]	; 0xffffffe4
   1b2c0:	ldr	r3, [fp, #-12]
   1b2c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b2c8:	cmp	r2, r3
   1b2cc:	bcc	1b298 <ftello64@plt+0x9bc0>
   1b2d0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b2d4:	mov	r2, #1
   1b2d8:	strb	r2, [r3, #76]	; 0x4c
   1b2dc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b2e0:	ldr	r2, [r3, #4]
   1b2e4:	ldr	r3, [fp, #-12]
   1b2e8:	add	r3, r2, r3
   1b2ec:	sub	r1, fp, #144	; 0x90
   1b2f0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1b2f4:	mov	r0, r3
   1b2f8:	bl	113a8 <memcpy@plt>
   1b2fc:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b300:	ldr	r2, [r3, #8]
   1b304:	ldr	r3, [fp, #-12]
   1b308:	lsl	r3, r3, #2
   1b30c:	add	r3, r2, r3
   1b310:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1b314:	str	r2, [r3]
   1b318:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b31c:	ldr	r2, [r3, #12]
   1b320:	ldr	r3, [fp, #-12]
   1b324:	lsl	r3, r3, #2
   1b328:	add	r3, r2, r3
   1b32c:	ldr	r2, [fp, #-8]
   1b330:	str	r2, [r3]
   1b334:	mov	r3, #1
   1b338:	str	r3, [fp, #-28]	; 0xffffffe4
   1b33c:	b	1b3b8 <ftello64@plt+0x9ce0>
   1b340:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b344:	ldr	r2, [r3, #12]
   1b348:	ldr	r1, [fp, #-12]
   1b34c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b350:	add	r3, r1, r3
   1b354:	lsl	r3, r3, #2
   1b358:	add	r2, r2, r3
   1b35c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b360:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b364:	cmp	r1, r3
   1b368:	bcc	1b378 <ftello64@plt+0x9ca0>
   1b36c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b370:	sub	r3, r3, #1
   1b374:	b	1b37c <ftello64@plt+0x9ca4>
   1b378:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b37c:	ldr	r1, [fp, #-8]
   1b380:	add	r3, r3, r1
   1b384:	str	r3, [r2]
   1b388:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b38c:	ldr	r2, [r3, #8]
   1b390:	ldr	r1, [fp, #-12]
   1b394:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b398:	add	r3, r1, r3
   1b39c:	lsl	r3, r3, #2
   1b3a0:	add	r3, r2, r3
   1b3a4:	mvn	r2, #0
   1b3a8:	str	r2, [r3]
   1b3ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b3b0:	add	r3, r3, #1
   1b3b4:	str	r3, [fp, #-28]	; 0xffffffe4
   1b3b8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b3bc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1b3c0:	cmp	r2, r3
   1b3c4:	bcc	1b340 <ftello64@plt+0x9c68>
   1b3c8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b3cc:	ldr	r3, [r3, #48]	; 0x30
   1b3d0:	mov	r1, r3
   1b3d4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1b3d8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b3dc:	sub	r3, r2, r3
   1b3e0:	add	r3, r1, r3
   1b3e4:	mov	r2, r3
   1b3e8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b3ec:	str	r2, [r3, #48]	; 0x30
   1b3f0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b3f4:	ldr	r2, [r3, #52]	; 0x34
   1b3f8:	ldr	r3, [fp, #-8]
   1b3fc:	cmp	r2, r3
   1b400:	ble	1b42c <ftello64@plt+0x9d54>
   1b404:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b408:	ldr	r3, [r3, #56]	; 0x38
   1b40c:	mov	r1, r3
   1b410:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1b414:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b418:	sub	r3, r2, r3
   1b41c:	add	r3, r1, r3
   1b420:	mov	r2, r3
   1b424:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b428:	str	r2, [r3, #56]	; 0x38
   1b42c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b430:	ldr	r2, [r3, #36]	; 0x24
   1b434:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b438:	ldr	r3, [r3, #48]	; 0x30
   1b43c:	cmp	r2, r3
   1b440:	movlt	r3, r2
   1b444:	movge	r3, r3
   1b448:	str	r3, [fp, #-16]
   1b44c:	ldr	r2, [fp, #-12]
   1b450:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1b454:	add	r3, r2, r3
   1b458:	str	r3, [fp, #-12]
   1b45c:	ldr	r2, [fp, #-8]
   1b460:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b464:	add	r3, r2, r3
   1b468:	str	r3, [fp, #-8]
   1b46c:	b	1b720 <ftello64@plt+0xa048>
   1b470:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b474:	ldr	r2, [r3, #4]
   1b478:	ldr	r3, [fp, #-12]
   1b47c:	add	r3, r2, r3
   1b480:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1b484:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b488:	mov	r0, r3
   1b48c:	bl	113a8 <memcpy@plt>
   1b490:	b	1b4b4 <ftello64@plt+0x9ddc>
   1b494:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b498:	ldr	r2, [r3, #4]
   1b49c:	ldr	r3, [fp, #-12]
   1b4a0:	add	r3, r2, r3
   1b4a4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1b4a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b4ac:	mov	r0, r3
   1b4b0:	bl	113a8 <memcpy@plt>
   1b4b4:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b4b8:	ldrb	r3, [r3, #76]	; 0x4c
   1b4bc:	cmp	r3, #0
   1b4c0:	movne	r3, #1
   1b4c4:	moveq	r3, #0
   1b4c8:	uxtb	r3, r3
   1b4cc:	cmp	r3, #0
   1b4d0:	beq	1b528 <ftello64@plt+0x9e50>
   1b4d4:	mov	r3, #0
   1b4d8:	str	r3, [fp, #-32]	; 0xffffffe0
   1b4dc:	b	1b518 <ftello64@plt+0x9e40>
   1b4e0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b4e4:	ldr	r2, [r3, #12]
   1b4e8:	ldr	r1, [fp, #-12]
   1b4ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b4f0:	add	r3, r1, r3
   1b4f4:	lsl	r3, r3, #2
   1b4f8:	add	r3, r2, r3
   1b4fc:	ldr	r1, [fp, #-8]
   1b500:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1b504:	add	r2, r1, r2
   1b508:	str	r2, [r3]
   1b50c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b510:	add	r3, r3, #1
   1b514:	str	r3, [fp, #-32]	; 0xffffffe0
   1b518:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1b51c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b520:	cmp	r2, r3
   1b524:	bcc	1b4e0 <ftello64@plt+0x9e08>
   1b528:	ldr	r2, [fp, #-8]
   1b52c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b530:	add	r3, r2, r3
   1b534:	str	r3, [fp, #-8]
   1b538:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b53c:	ldr	r2, [r3, #8]
   1b540:	ldr	r3, [fp, #-12]
   1b544:	add	r1, r3, #1
   1b548:	str	r1, [fp, #-12]
   1b54c:	lsl	r3, r3, #2
   1b550:	add	r3, r2, r3
   1b554:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1b558:	str	r2, [r3]
   1b55c:	ldr	r2, [fp, #-12]
   1b560:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b564:	add	r3, r2, r3
   1b568:	sub	r3, r3, #1
   1b56c:	str	r3, [fp, #-48]	; 0xffffffd0
   1b570:	b	1b598 <ftello64@plt+0x9ec0>
   1b574:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b578:	ldr	r2, [r3, #8]
   1b57c:	ldr	r3, [fp, #-12]
   1b580:	add	r1, r3, #1
   1b584:	str	r1, [fp, #-12]
   1b588:	lsl	r3, r3, #2
   1b58c:	add	r3, r2, r3
   1b590:	mvn	r2, #0
   1b594:	str	r2, [r3]
   1b598:	ldr	r2, [fp, #-12]
   1b59c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b5a0:	cmp	r2, r3
   1b5a4:	blt	1b574 <ftello64@plt+0x9e9c>
   1b5a8:	b	1b720 <ftello64@plt+0xa048>
   1b5ac:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b5b0:	cmn	r3, #1
   1b5b4:	beq	1b5e8 <ftello64@plt+0x9f10>
   1b5b8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b5bc:	cmp	r3, #0
   1b5c0:	beq	1b5e8 <ftello64@plt+0x9f10>
   1b5c4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b5c8:	cmn	r3, #2
   1b5cc:	bne	1b700 <ftello64@plt+0xa028>
   1b5d0:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b5d4:	ldr	r2, [r3, #36]	; 0x24
   1b5d8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b5dc:	ldr	r3, [r3, #48]	; 0x30
   1b5e0:	cmp	r2, r3
   1b5e4:	blt	1b700 <ftello64@plt+0xa028>
   1b5e8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b5ec:	ldr	r3, [r3]
   1b5f0:	ldr	r2, [fp, #-160]	; 0xffffff60
   1b5f4:	ldr	r1, [r2, #24]
   1b5f8:	ldr	r2, [fp, #-8]
   1b5fc:	add	r2, r1, r2
   1b600:	add	r3, r3, r2
   1b604:	ldrb	r3, [r3]
   1b608:	str	r3, [fp, #-36]	; 0xffffffdc
   1b60c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b610:	ldr	r3, [r3, #64]	; 0x40
   1b614:	cmp	r3, #0
   1b618:	movne	r3, #1
   1b61c:	moveq	r3, #0
   1b620:	uxtb	r3, r3
   1b624:	cmp	r3, #0
   1b628:	beq	1b644 <ftello64@plt+0x9f6c>
   1b62c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b630:	ldr	r2, [r3, #64]	; 0x40
   1b634:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b638:	add	r3, r2, r3
   1b63c:	ldrb	r3, [r3]
   1b640:	str	r3, [fp, #-36]	; 0xffffffdc
   1b644:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b648:	ldr	r2, [r3, #4]
   1b64c:	ldr	r3, [fp, #-12]
   1b650:	add	r3, r2, r3
   1b654:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1b658:	uxtb	r2, r2
   1b65c:	strb	r2, [r3]
   1b660:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b664:	ldrb	r3, [r3, #76]	; 0x4c
   1b668:	cmp	r3, #0
   1b66c:	movne	r3, #1
   1b670:	moveq	r3, #0
   1b674:	uxtb	r3, r3
   1b678:	cmp	r3, #0
   1b67c:	beq	1b69c <ftello64@plt+0x9fc4>
   1b680:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b684:	ldr	r2, [r3, #12]
   1b688:	ldr	r3, [fp, #-12]
   1b68c:	lsl	r3, r3, #2
   1b690:	add	r3, r2, r3
   1b694:	ldr	r2, [fp, #-8]
   1b698:	str	r2, [r3]
   1b69c:	ldr	r3, [fp, #-8]
   1b6a0:	add	r3, r3, #1
   1b6a4:	str	r3, [fp, #-8]
   1b6a8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6ac:	ldr	r2, [r3, #8]
   1b6b0:	ldr	r3, [fp, #-12]
   1b6b4:	add	r1, r3, #1
   1b6b8:	str	r1, [fp, #-12]
   1b6bc:	lsl	r3, r3, #2
   1b6c0:	add	r3, r2, r3
   1b6c4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1b6c8:	str	r2, [r3]
   1b6cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b6d0:	cmn	r3, #1
   1b6d4:	moveq	r3, #1
   1b6d8:	movne	r3, #0
   1b6dc:	uxtb	r3, r3
   1b6e0:	cmp	r3, #0
   1b6e4:	beq	1b71c <ftello64@plt+0xa044>
   1b6e8:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b6ec:	add	r3, r3, #16
   1b6f0:	sub	r2, fp, #80	; 0x50
   1b6f4:	ldm	r2, {r0, r1}
   1b6f8:	stm	r3, {r0, r1}
   1b6fc:	b	1b71c <ftello64@plt+0xa044>
   1b700:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b704:	add	r3, r3, #16
   1b708:	sub	r2, fp, #80	; 0x50
   1b70c:	ldm	r2, {r0, r1}
   1b710:	stm	r3, {r0, r1}
   1b714:	nop			; (mov r0, r0)
   1b718:	b	1b730 <ftello64@plt+0xa058>
   1b71c:	nop			; (mov r0, r0)
   1b720:	ldr	r2, [fp, #-12]
   1b724:	ldr	r3, [fp, #-16]
   1b728:	cmp	r2, r3
   1b72c:	blt	1b01c <ftello64@plt+0x9944>
   1b730:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b734:	ldr	r2, [fp, #-12]
   1b738:	str	r2, [r3, #28]
   1b73c:	ldr	r3, [fp, #-160]	; 0xffffff60
   1b740:	ldr	r2, [fp, #-8]
   1b744:	str	r2, [r3, #32]
   1b748:	mov	r3, #0
   1b74c:	mov	r0, r3
   1b750:	sub	sp, fp, #4
   1b754:	pop	{fp, pc}
   1b758:	push	{fp, lr}
   1b75c:	add	fp, sp, #4
   1b760:	sub	sp, sp, #48	; 0x30
   1b764:	str	r0, [fp, #-40]	; 0xffffffd8
   1b768:	str	r1, [fp, #-44]	; 0xffffffd4
   1b76c:	str	r2, [fp, #-48]	; 0xffffffd0
   1b770:	mvn	r3, #0
   1b774:	str	r3, [fp, #-16]
   1b778:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b77c:	ldr	r2, [r3, #24]
   1b780:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b784:	ldr	r3, [r3, #32]
   1b788:	add	r3, r2, r3
   1b78c:	str	r3, [fp, #-8]
   1b790:	b	1b8c0 <ftello64@plt+0xa1e8>
   1b794:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b798:	ldr	r2, [r3, #44]	; 0x2c
   1b79c:	ldr	r3, [fp, #-8]
   1b7a0:	sub	r3, r2, r3
   1b7a4:	str	r3, [fp, #-20]	; 0xffffffec
   1b7a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1b7ac:	sub	r3, fp, #28
   1b7b0:	add	r2, r2, #16
   1b7b4:	ldm	r2, {r0, r1}
   1b7b8:	stm	r3, {r0, r1}
   1b7bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b7c0:	ldr	r2, [r3]
   1b7c4:	ldr	r3, [fp, #-8]
   1b7c8:	add	r1, r2, r3
   1b7cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b7d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b7d4:	add	r3, r3, #16
   1b7d8:	sub	r0, fp, #32
   1b7dc:	bl	36210 <ftello64@plt+0x24b38>
   1b7e0:	str	r0, [fp, #-12]
   1b7e4:	ldr	r3, [fp, #-12]
   1b7e8:	cmn	r3, #2
   1b7ec:	moveq	r3, #1
   1b7f0:	movne	r3, #0
   1b7f4:	uxtb	r3, r3
   1b7f8:	cmp	r3, #0
   1b7fc:	bne	1b81c <ftello64@plt+0xa144>
   1b800:	ldr	r3, [fp, #-12]
   1b804:	cmn	r3, #1
   1b808:	moveq	r3, #1
   1b80c:	movne	r3, #0
   1b810:	uxtb	r3, r3
   1b814:	cmp	r3, #0
   1b818:	beq	1b824 <ftello64@plt+0xa14c>
   1b81c:	mov	r3, #1
   1b820:	b	1b828 <ftello64@plt+0xa150>
   1b824:	mov	r3, #0
   1b828:	cmp	r3, #0
   1b82c:	bne	1b84c <ftello64@plt+0xa174>
   1b830:	ldr	r3, [fp, #-12]
   1b834:	cmp	r3, #0
   1b838:	moveq	r3, #1
   1b83c:	movne	r3, #0
   1b840:	uxtb	r3, r3
   1b844:	cmp	r3, #0
   1b848:	beq	1b8a8 <ftello64@plt+0xa1d0>
   1b84c:	ldr	r3, [fp, #-12]
   1b850:	cmp	r3, #0
   1b854:	beq	1b864 <ftello64@plt+0xa18c>
   1b858:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b85c:	cmp	r3, #0
   1b860:	bne	1b870 <ftello64@plt+0xa198>
   1b864:	mov	r3, #0
   1b868:	str	r3, [fp, #-16]
   1b86c:	b	1b888 <ftello64@plt+0xa1b0>
   1b870:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b874:	ldr	r2, [r3]
   1b878:	ldr	r3, [fp, #-8]
   1b87c:	add	r3, r2, r3
   1b880:	ldrb	r3, [r3]
   1b884:	str	r3, [fp, #-16]
   1b888:	mov	r3, #1
   1b88c:	str	r3, [fp, #-12]
   1b890:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b894:	add	r3, r3, #16
   1b898:	sub	r2, fp, #28
   1b89c:	ldm	r2, {r0, r1}
   1b8a0:	stm	r3, {r0, r1}
   1b8a4:	b	1b8b0 <ftello64@plt+0xa1d8>
   1b8a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b8ac:	str	r3, [fp, #-16]
   1b8b0:	ldr	r2, [fp, #-8]
   1b8b4:	ldr	r3, [fp, #-12]
   1b8b8:	add	r3, r2, r3
   1b8bc:	str	r3, [fp, #-8]
   1b8c0:	ldr	r2, [fp, #-8]
   1b8c4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1b8c8:	cmp	r2, r3
   1b8cc:	blt	1b794 <ftello64@plt+0xa0bc>
   1b8d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b8d4:	ldr	r2, [fp, #-16]
   1b8d8:	str	r2, [r3]
   1b8dc:	ldr	r3, [fp, #-8]
   1b8e0:	mov	r0, r3
   1b8e4:	sub	sp, fp, #4
   1b8e8:	pop	{fp, pc}
   1b8ec:	push	{r4, fp, lr}
   1b8f0:	add	fp, sp, #8
   1b8f4:	sub	sp, sp, #28
   1b8f8:	str	r0, [fp, #-32]	; 0xffffffe0
   1b8fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b900:	ldr	r2, [r3, #36]	; 0x24
   1b904:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b908:	ldr	r3, [r3, #48]	; 0x30
   1b90c:	cmp	r2, r3
   1b910:	movlt	r3, r2
   1b914:	movge	r3, r3
   1b918:	str	r3, [fp, #-24]	; 0xffffffe8
   1b91c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b920:	ldr	r3, [r3, #28]
   1b924:	str	r3, [fp, #-16]
   1b928:	b	1b9b8 <ftello64@plt+0xa2e0>
   1b92c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b930:	ldr	r3, [r3]
   1b934:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1b938:	ldr	r1, [r2, #24]
   1b93c:	ldr	r2, [fp, #-16]
   1b940:	add	r2, r1, r2
   1b944:	add	r3, r3, r2
   1b948:	ldrb	r3, [r3]
   1b94c:	str	r3, [fp, #-20]	; 0xffffffec
   1b950:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b954:	ldr	r3, [r3, #64]	; 0x40
   1b958:	cmp	r3, #0
   1b95c:	movne	r3, #1
   1b960:	moveq	r3, #0
   1b964:	uxtb	r3, r3
   1b968:	cmp	r3, #0
   1b96c:	beq	1b988 <ftello64@plt+0xa2b0>
   1b970:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b974:	ldr	r2, [r3, #64]	; 0x40
   1b978:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b97c:	add	r3, r2, r3
   1b980:	ldrb	r3, [r3]
   1b984:	str	r3, [fp, #-20]	; 0xffffffec
   1b988:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b98c:	ldr	r2, [r3, #4]
   1b990:	ldr	r3, [fp, #-16]
   1b994:	add	r4, r2, r3
   1b998:	ldr	r0, [fp, #-20]	; 0xffffffec
   1b99c:	bl	11618 <toupper@plt>
   1b9a0:	mov	r3, r0
   1b9a4:	uxtb	r3, r3
   1b9a8:	strb	r3, [r4]
   1b9ac:	ldr	r3, [fp, #-16]
   1b9b0:	add	r3, r3, #1
   1b9b4:	str	r3, [fp, #-16]
   1b9b8:	ldr	r2, [fp, #-16]
   1b9bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b9c0:	cmp	r2, r3
   1b9c4:	blt	1b92c <ftello64@plt+0xa254>
   1b9c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b9cc:	ldr	r2, [fp, #-16]
   1b9d0:	str	r2, [r3, #28]
   1b9d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b9d8:	ldr	r2, [fp, #-16]
   1b9dc:	str	r2, [r3, #32]
   1b9e0:	nop			; (mov r0, r0)
   1b9e4:	sub	sp, fp, #8
   1b9e8:	pop	{r4, fp, pc}
   1b9ec:	push	{fp}		; (str fp, [sp, #-4]!)
   1b9f0:	add	fp, sp, #0
   1b9f4:	sub	sp, sp, #28
   1b9f8:	str	r0, [fp, #-24]	; 0xffffffe8
   1b9fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba00:	ldr	r2, [r3, #36]	; 0x24
   1ba04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba08:	ldr	r3, [r3, #48]	; 0x30
   1ba0c:	cmp	r2, r3
   1ba10:	movlt	r3, r2
   1ba14:	movge	r3, r3
   1ba18:	str	r3, [fp, #-12]
   1ba1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba20:	ldr	r3, [r3, #28]
   1ba24:	str	r3, [fp, #-8]
   1ba28:	b	1ba84 <ftello64@plt+0xa3ac>
   1ba2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba30:	ldr	r3, [r3]
   1ba34:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ba38:	ldr	r1, [r2, #24]
   1ba3c:	ldr	r2, [fp, #-8]
   1ba40:	add	r2, r1, r2
   1ba44:	add	r3, r3, r2
   1ba48:	ldrb	r3, [r3]
   1ba4c:	str	r3, [fp, #-16]
   1ba50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba54:	ldr	r2, [r3, #4]
   1ba58:	ldr	r3, [fp, #-8]
   1ba5c:	add	r3, r2, r3
   1ba60:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ba64:	ldr	r1, [r2, #64]	; 0x40
   1ba68:	ldr	r2, [fp, #-16]
   1ba6c:	add	r2, r1, r2
   1ba70:	ldrb	r2, [r2]
   1ba74:	strb	r2, [r3]
   1ba78:	ldr	r3, [fp, #-8]
   1ba7c:	add	r3, r3, #1
   1ba80:	str	r3, [fp, #-8]
   1ba84:	ldr	r2, [fp, #-8]
   1ba88:	ldr	r3, [fp, #-12]
   1ba8c:	cmp	r2, r3
   1ba90:	blt	1ba2c <ftello64@plt+0xa354>
   1ba94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba98:	ldr	r2, [fp, #-8]
   1ba9c:	str	r2, [r3, #28]
   1baa0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1baa4:	ldr	r2, [fp, #-8]
   1baa8:	str	r2, [r3, #32]
   1baac:	nop			; (mov r0, r0)
   1bab0:	add	sp, fp, #0
   1bab4:	pop	{fp}		; (ldr fp, [sp], #4)
   1bab8:	bx	lr
   1babc:	push	{fp, lr}
   1bac0:	add	fp, sp, #4
   1bac4:	sub	sp, sp, #104	; 0x68
   1bac8:	str	r0, [fp, #-96]	; 0xffffffa0
   1bacc:	str	r1, [fp, #-100]	; 0xffffff9c
   1bad0:	str	r2, [fp, #-104]	; 0xffffff98
   1bad4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bad8:	ldr	r2, [r3, #24]
   1badc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1bae0:	cmp	r2, r3
   1bae4:	movle	r3, #1
   1bae8:	movgt	r3, #0
   1baec:	uxtb	r3, r3
   1baf0:	cmp	r3, #0
   1baf4:	beq	1bb10 <ftello64@plt+0xa438>
   1baf8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bafc:	ldr	r3, [r3, #24]
   1bb00:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1bb04:	sub	r3, r2, r3
   1bb08:	str	r3, [fp, #-8]
   1bb0c:	b	1bbd4 <ftello64@plt+0xa4fc>
   1bb10:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb14:	ldr	r3, [r3, #80]	; 0x50
   1bb18:	cmp	r3, #1
   1bb1c:	ble	1bb38 <ftello64@plt+0xa460>
   1bb20:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb24:	add	r3, r3, #16
   1bb28:	mov	r2, #8
   1bb2c:	mov	r1, #0
   1bb30:	mov	r0, r3
   1bb34:	bl	115ac <memset@plt>
   1bb38:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb3c:	ldr	r2, [r3, #44]	; 0x2c
   1bb40:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb44:	str	r2, [r3, #48]	; 0x30
   1bb48:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb4c:	ldr	r2, [r3, #52]	; 0x34
   1bb50:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb54:	str	r2, [r3, #56]	; 0x38
   1bb58:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb5c:	mov	r2, #0
   1bb60:	str	r2, [r3, #28]
   1bb64:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb68:	mov	r2, #0
   1bb6c:	str	r2, [r3, #24]
   1bb70:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb74:	mov	r2, #0
   1bb78:	str	r2, [r3, #32]
   1bb7c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bb80:	mov	r2, #0
   1bb84:	strb	r2, [r3, #76]	; 0x4c
   1bb88:	ldr	r3, [fp, #-104]	; 0xffffff98
   1bb8c:	and	r3, r3, #1
   1bb90:	cmp	r3, #0
   1bb94:	beq	1bba0 <ftello64@plt+0xa4c8>
   1bb98:	mov	r2, #4
   1bb9c:	b	1bba4 <ftello64@plt+0xa4cc>
   1bba0:	mov	r2, #6
   1bba4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bba8:	str	r2, [r3, #60]	; 0x3c
   1bbac:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bbb0:	ldrb	r3, [r3, #75]	; 0x4b
   1bbb4:	cmp	r3, #0
   1bbb8:	bne	1bbcc <ftello64@plt+0xa4f4>
   1bbbc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bbc0:	ldr	r2, [r3]
   1bbc4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bbc8:	str	r2, [r3, #4]
   1bbcc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1bbd0:	str	r3, [fp, #-8]
   1bbd4:	ldr	r3, [fp, #-8]
   1bbd8:	cmp	r3, #0
   1bbdc:	movne	r3, #1
   1bbe0:	moveq	r3, #0
   1bbe4:	uxtb	r3, r3
   1bbe8:	cmp	r3, #0
   1bbec:	beq	1c618 <ftello64@plt+0xaf40>
   1bbf0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bbf4:	ldr	r2, [r3, #32]
   1bbf8:	ldr	r3, [fp, #-8]
   1bbfc:	cmp	r2, r3
   1bc00:	movgt	r3, #1
   1bc04:	movle	r3, #0
   1bc08:	uxtb	r3, r3
   1bc0c:	cmp	r3, #0
   1bc10:	beq	1c10c <ftello64@plt+0xaa34>
   1bc14:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bc18:	ldrb	r3, [r3, #76]	; 0x4c
   1bc1c:	cmp	r3, #0
   1bc20:	beq	1c020 <ftello64@plt+0xa948>
   1bc24:	mov	r3, #0
   1bc28:	str	r3, [fp, #-12]
   1bc2c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bc30:	ldr	r3, [r3, #28]
   1bc34:	str	r3, [fp, #-16]
   1bc38:	ldr	r2, [fp, #-16]
   1bc3c:	ldr	r3, [fp, #-12]
   1bc40:	add	r3, r2, r3
   1bc44:	lsr	r2, r3, #31
   1bc48:	add	r3, r2, r3
   1bc4c:	asr	r3, r3, #1
   1bc50:	str	r3, [fp, #-20]	; 0xffffffec
   1bc54:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bc58:	ldr	r2, [r3, #12]
   1bc5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bc60:	lsl	r3, r3, #2
   1bc64:	add	r3, r2, r3
   1bc68:	ldr	r2, [r3]
   1bc6c:	ldr	r3, [fp, #-8]
   1bc70:	cmp	r2, r3
   1bc74:	ble	1bc84 <ftello64@plt+0xa5ac>
   1bc78:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bc7c:	str	r3, [fp, #-16]
   1bc80:	b	1bcb4 <ftello64@plt+0xa5dc>
   1bc84:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bc88:	ldr	r2, [r3, #12]
   1bc8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bc90:	lsl	r3, r3, #2
   1bc94:	add	r3, r2, r3
   1bc98:	ldr	r2, [r3]
   1bc9c:	ldr	r3, [fp, #-8]
   1bca0:	cmp	r2, r3
   1bca4:	bge	1bcc8 <ftello64@plt+0xa5f0>
   1bca8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcac:	add	r3, r3, #1
   1bcb0:	str	r3, [fp, #-12]
   1bcb4:	ldr	r2, [fp, #-12]
   1bcb8:	ldr	r3, [fp, #-16]
   1bcbc:	cmp	r2, r3
   1bcc0:	blt	1bc38 <ftello64@plt+0xa560>
   1bcc4:	b	1bccc <ftello64@plt+0xa5f4>
   1bcc8:	nop			; (mov r0, r0)
   1bccc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bcd0:	ldr	r2, [r3, #12]
   1bcd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcd8:	lsl	r3, r3, #2
   1bcdc:	add	r3, r2, r3
   1bce0:	ldr	r2, [r3]
   1bce4:	ldr	r3, [fp, #-8]
   1bce8:	cmp	r2, r3
   1bcec:	bge	1bcfc <ftello64@plt+0xa624>
   1bcf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcf4:	add	r3, r3, #1
   1bcf8:	str	r3, [fp, #-20]	; 0xffffffec
   1bcfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd00:	sub	r3, r3, #1
   1bd04:	ldr	r2, [fp, #-104]	; 0xffffff98
   1bd08:	mov	r1, r3
   1bd0c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1bd10:	bl	1cb08 <ftello64@plt+0xb430>
   1bd14:	mov	r2, r0
   1bd18:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bd1c:	str	r2, [r3, #60]	; 0x3c
   1bd20:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bd24:	ldr	r2, [r3, #28]
   1bd28:	ldr	r3, [fp, #-8]
   1bd2c:	cmp	r2, r3
   1bd30:	ble	1be70 <ftello64@plt+0xa798>
   1bd34:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bd38:	ldr	r3, [fp, #-8]
   1bd3c:	cmp	r2, r3
   1bd40:	bne	1be70 <ftello64@plt+0xa798>
   1bd44:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bd48:	ldr	r2, [r3, #12]
   1bd4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd50:	lsl	r3, r3, #2
   1bd54:	add	r3, r2, r3
   1bd58:	ldr	r2, [r3]
   1bd5c:	ldr	r3, [fp, #-8]
   1bd60:	cmp	r2, r3
   1bd64:	bne	1be70 <ftello64@plt+0xa798>
   1bd68:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bd6c:	ldr	r0, [r3, #8]
   1bd70:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bd74:	ldr	r2, [r3, #8]
   1bd78:	ldr	r3, [fp, #-8]
   1bd7c:	lsl	r3, r3, #2
   1bd80:	add	r1, r2, r3
   1bd84:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bd88:	ldr	r2, [r3, #28]
   1bd8c:	ldr	r3, [fp, #-8]
   1bd90:	sub	r3, r2, r3
   1bd94:	lsl	r3, r3, #2
   1bd98:	mov	r2, r3
   1bd9c:	bl	1136c <memmove@plt>
   1bda0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bda4:	ldr	r0, [r3, #4]
   1bda8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bdac:	ldr	r2, [r3, #4]
   1bdb0:	ldr	r3, [fp, #-8]
   1bdb4:	add	r1, r2, r3
   1bdb8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bdbc:	ldr	r2, [r3, #28]
   1bdc0:	ldr	r3, [fp, #-8]
   1bdc4:	sub	r3, r2, r3
   1bdc8:	mov	r2, r3
   1bdcc:	bl	1136c <memmove@plt>
   1bdd0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bdd4:	ldr	r2, [r3, #28]
   1bdd8:	ldr	r3, [fp, #-8]
   1bddc:	sub	r2, r2, r3
   1bde0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bde4:	str	r2, [r3, #28]
   1bde8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bdec:	ldr	r2, [r3, #32]
   1bdf0:	ldr	r3, [fp, #-8]
   1bdf4:	sub	r2, r2, r3
   1bdf8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bdfc:	str	r2, [r3, #32]
   1be00:	mov	r3, #0
   1be04:	str	r3, [fp, #-12]
   1be08:	b	1be58 <ftello64@plt+0xa780>
   1be0c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1be10:	ldr	r2, [r3, #12]
   1be14:	ldr	r3, [fp, #-12]
   1be18:	lsl	r3, r3, #2
   1be1c:	add	r3, r2, r3
   1be20:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1be24:	ldr	r1, [r2, #12]
   1be28:	ldr	r0, [fp, #-12]
   1be2c:	ldr	r2, [fp, #-8]
   1be30:	add	r2, r0, r2
   1be34:	lsl	r2, r2, #2
   1be38:	add	r2, r1, r2
   1be3c:	ldr	r1, [r2]
   1be40:	ldr	r2, [fp, #-8]
   1be44:	sub	r2, r1, r2
   1be48:	str	r2, [r3]
   1be4c:	ldr	r3, [fp, #-12]
   1be50:	add	r3, r3, #1
   1be54:	str	r3, [fp, #-12]
   1be58:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1be5c:	ldr	r2, [r3, #28]
   1be60:	ldr	r3, [fp, #-12]
   1be64:	cmp	r2, r3
   1be68:	bgt	1be0c <ftello64@plt+0xa734>
   1be6c:	b	1c5f0 <ftello64@plt+0xaf18>
   1be70:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1be74:	ldr	r2, [r3, #44]	; 0x2c
   1be78:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1be7c:	sub	r2, r2, r3
   1be80:	ldr	r3, [fp, #-8]
   1be84:	add	r2, r2, r3
   1be88:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1be8c:	str	r2, [r3, #48]	; 0x30
   1be90:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1be94:	ldr	r2, [r3, #52]	; 0x34
   1be98:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1be9c:	sub	r2, r2, r3
   1bea0:	ldr	r3, [fp, #-8]
   1bea4:	add	r2, r2, r3
   1bea8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1beac:	str	r2, [r3, #56]	; 0x38
   1beb0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1beb4:	mov	r2, #0
   1beb8:	strb	r2, [r3, #76]	; 0x4c
   1bebc:	b	1becc <ftello64@plt+0xa7f4>
   1bec0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bec4:	sub	r3, r3, #1
   1bec8:	str	r3, [fp, #-20]	; 0xffffffec
   1becc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bed0:	cmp	r3, #0
   1bed4:	ble	1bf30 <ftello64@plt+0xa858>
   1bed8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bedc:	ldr	r2, [r3, #12]
   1bee0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bee4:	sub	r3, r3, #-1073741823	; 0xc0000001
   1bee8:	lsl	r3, r3, #2
   1beec:	add	r3, r2, r3
   1bef0:	ldr	r2, [r3]
   1bef4:	ldr	r3, [fp, #-8]
   1bef8:	cmp	r2, r3
   1befc:	beq	1bec0 <ftello64@plt+0xa7e8>
   1bf00:	b	1bf30 <ftello64@plt+0xa858>
   1bf04:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bf08:	ldr	r2, [r3, #8]
   1bf0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf10:	lsl	r3, r3, #2
   1bf14:	add	r3, r2, r3
   1bf18:	ldr	r3, [r3]
   1bf1c:	cmn	r3, #1
   1bf20:	bne	1bf48 <ftello64@plt+0xa870>
   1bf24:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf28:	add	r3, r3, #1
   1bf2c:	str	r3, [fp, #-20]	; 0xffffffec
   1bf30:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bf34:	ldr	r2, [r3, #28]
   1bf38:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf3c:	cmp	r2, r3
   1bf40:	bgt	1bf04 <ftello64@plt+0xa82c>
   1bf44:	b	1bf4c <ftello64@plt+0xa874>
   1bf48:	nop			; (mov r0, r0)
   1bf4c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bf50:	ldr	r2, [r3, #28]
   1bf54:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf58:	cmp	r2, r3
   1bf5c:	bne	1bf70 <ftello64@plt+0xa898>
   1bf60:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bf64:	mov	r2, #0
   1bf68:	str	r2, [r3, #28]
   1bf6c:	b	1c00c <ftello64@plt+0xa934>
   1bf70:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bf74:	ldr	r2, [r3, #12]
   1bf78:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bf7c:	lsl	r3, r3, #2
   1bf80:	add	r3, r2, r3
   1bf84:	ldr	r2, [r3]
   1bf88:	ldr	r3, [fp, #-8]
   1bf8c:	sub	r2, r2, r3
   1bf90:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bf94:	str	r2, [r3, #28]
   1bf98:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bf9c:	ldr	r3, [r3, #28]
   1bfa0:	cmp	r3, #0
   1bfa4:	beq	1c00c <ftello64@plt+0xa934>
   1bfa8:	mov	r3, #0
   1bfac:	str	r3, [fp, #-12]
   1bfb0:	b	1bfdc <ftello64@plt+0xa904>
   1bfb4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bfb8:	ldr	r2, [r3, #8]
   1bfbc:	ldr	r3, [fp, #-12]
   1bfc0:	lsl	r3, r3, #2
   1bfc4:	add	r3, r2, r3
   1bfc8:	mvn	r2, #0
   1bfcc:	str	r2, [r3]
   1bfd0:	ldr	r3, [fp, #-12]
   1bfd4:	add	r3, r3, #1
   1bfd8:	str	r3, [fp, #-12]
   1bfdc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bfe0:	ldr	r2, [r3, #28]
   1bfe4:	ldr	r3, [fp, #-12]
   1bfe8:	cmp	r2, r3
   1bfec:	bgt	1bfb4 <ftello64@plt+0xa8dc>
   1bff0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bff4:	ldr	r0, [r3, #4]
   1bff8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1bffc:	ldr	r3, [r3, #28]
   1c000:	mov	r2, r3
   1c004:	mov	r1, #255	; 0xff
   1c008:	bl	115ac <memset@plt>
   1c00c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c010:	ldr	r2, [r3, #28]
   1c014:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c018:	str	r2, [r3, #32]
   1c01c:	b	1c5f0 <ftello64@plt+0xaf18>
   1c020:	ldr	r3, [fp, #-8]
   1c024:	sub	r3, r3, #1
   1c028:	ldr	r2, [fp, #-104]	; 0xffffff98
   1c02c:	mov	r1, r3
   1c030:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c034:	bl	1cb08 <ftello64@plt+0xb430>
   1c038:	mov	r2, r0
   1c03c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c040:	str	r2, [r3, #60]	; 0x3c
   1c044:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c048:	ldr	r3, [r3, #80]	; 0x50
   1c04c:	cmp	r3, #1
   1c050:	ble	1c08c <ftello64@plt+0xa9b4>
   1c054:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c058:	ldr	r0, [r3, #8]
   1c05c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c060:	ldr	r2, [r3, #8]
   1c064:	ldr	r3, [fp, #-8]
   1c068:	lsl	r3, r3, #2
   1c06c:	add	r1, r2, r3
   1c070:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c074:	ldr	r2, [r3, #28]
   1c078:	ldr	r3, [fp, #-8]
   1c07c:	sub	r3, r2, r3
   1c080:	lsl	r3, r3, #2
   1c084:	mov	r2, r3
   1c088:	bl	1136c <memmove@plt>
   1c08c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c090:	ldrb	r3, [r3, #75]	; 0x4b
   1c094:	cmp	r3, #0
   1c098:	beq	1c0cc <ftello64@plt+0xa9f4>
   1c09c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c0a0:	ldr	r0, [r3, #4]
   1c0a4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c0a8:	ldr	r2, [r3, #4]
   1c0ac:	ldr	r3, [fp, #-8]
   1c0b0:	add	r1, r2, r3
   1c0b4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c0b8:	ldr	r2, [r3, #28]
   1c0bc:	ldr	r3, [fp, #-8]
   1c0c0:	sub	r3, r2, r3
   1c0c4:	mov	r2, r3
   1c0c8:	bl	1136c <memmove@plt>
   1c0cc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c0d0:	ldr	r2, [r3, #28]
   1c0d4:	ldr	r3, [fp, #-8]
   1c0d8:	sub	r2, r2, r3
   1c0dc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c0e0:	str	r2, [r3, #28]
   1c0e4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c0e8:	ldr	r2, [r3, #32]
   1c0ec:	ldr	r3, [fp, #-8]
   1c0f0:	sub	r2, r2, r3
   1c0f4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c0f8:	str	r2, [r3, #32]
   1c0fc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c100:	ldr	r3, [r3, #28]
   1c104:	cmp	r3, #0
   1c108:	b	1c5f0 <ftello64@plt+0xaf18>
   1c10c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c110:	ldr	r3, [r3, #28]
   1c114:	str	r3, [fp, #-48]	; 0xffffffd0
   1c118:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c11c:	ldrb	r3, [r3, #76]	; 0x4c
   1c120:	cmp	r3, #0
   1c124:	beq	1c174 <ftello64@plt+0xaa9c>
   1c128:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c12c:	ldr	r2, [r3, #44]	; 0x2c
   1c130:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c134:	sub	r2, r2, r3
   1c138:	ldr	r3, [fp, #-8]
   1c13c:	add	r2, r2, r3
   1c140:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c144:	str	r2, [r3, #48]	; 0x30
   1c148:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c14c:	ldr	r2, [r3, #52]	; 0x34
   1c150:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c154:	sub	r2, r2, r3
   1c158:	ldr	r3, [fp, #-8]
   1c15c:	add	r2, r2, r3
   1c160:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c164:	str	r2, [r3, #56]	; 0x38
   1c168:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c16c:	mov	r2, #0
   1c170:	strb	r2, [r3, #76]	; 0x4c
   1c174:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c178:	mov	r2, #0
   1c17c:	str	r2, [r3, #28]
   1c180:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c184:	ldr	r3, [r3, #80]	; 0x50
   1c188:	cmp	r3, #1
   1c18c:	ble	1c53c <ftello64@plt+0xae64>
   1c190:	mvn	r3, #0
   1c194:	str	r3, [fp, #-68]	; 0xffffffbc
   1c198:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c19c:	ldrb	r3, [r3, #73]	; 0x49
   1c1a0:	cmp	r3, #0
   1c1a4:	beq	1c3c0 <ftello64@plt+0xace8>
   1c1a8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c1ac:	ldr	r3, [r3]
   1c1b0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1c1b4:	ldr	r2, [r2, #24]
   1c1b8:	add	r3, r3, r2
   1c1bc:	str	r3, [fp, #-52]	; 0xffffffcc
   1c1c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c1c4:	ldr	r3, [r3, #80]	; 0x50
   1c1c8:	ldr	r2, [fp, #-8]
   1c1cc:	sub	r3, r2, r3
   1c1d0:	mov	r2, r3
   1c1d4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1c1d8:	add	r3, r3, r2
   1c1dc:	str	r3, [fp, #-32]	; 0xffffffe0
   1c1e0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c1e4:	ldr	r2, [r3]
   1c1e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c1ec:	cmp	r2, r3
   1c1f0:	bls	1c200 <ftello64@plt+0xab28>
   1c1f4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c1f8:	ldr	r3, [r3]
   1c1fc:	str	r3, [fp, #-32]	; 0xffffffe0
   1c200:	ldr	r3, [fp, #-8]
   1c204:	sub	r3, r3, #1
   1c208:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1c20c:	add	r3, r2, r3
   1c210:	str	r3, [fp, #-28]	; 0xffffffe4
   1c214:	b	1c3a8 <ftello64@plt+0xacd0>
   1c218:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c21c:	ldrb	r3, [r3]
   1c220:	and	r3, r3, #192	; 0xc0
   1c224:	cmp	r3, #128	; 0x80
   1c228:	beq	1c39c <ftello64@plt+0xacc4>
   1c22c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c230:	ldr	r3, [r3, #48]	; 0x30
   1c234:	mov	r2, r3
   1c238:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1c23c:	add	r3, r3, r2
   1c240:	mov	r2, r3
   1c244:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c248:	sub	r3, r2, r3
   1c24c:	str	r3, [fp, #-56]	; 0xffffffc8
   1c250:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c254:	str	r3, [fp, #-36]	; 0xffffffdc
   1c258:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c25c:	ldr	r3, [r3, #64]	; 0x40
   1c260:	cmp	r3, #0
   1c264:	movne	r3, #1
   1c268:	moveq	r3, #0
   1c26c:	uxtb	r3, r3
   1c270:	cmp	r3, #0
   1c274:	beq	1c2e4 <ftello64@plt+0xac0c>
   1c278:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1c27c:	cmp	r3, #6
   1c280:	movlt	r3, r3
   1c284:	movge	r3, #6
   1c288:	str	r3, [fp, #-40]	; 0xffffffd8
   1c28c:	b	1c2c4 <ftello64@plt+0xabec>
   1c290:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c294:	ldr	r3, [r3, #64]	; 0x40
   1c298:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c29c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c2a0:	add	r2, r1, r2
   1c2a4:	ldrb	r2, [r2]
   1c2a8:	add	r3, r3, r2
   1c2ac:	ldrb	r1, [r3]
   1c2b0:	sub	r2, fp, #88	; 0x58
   1c2b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c2b8:	add	r3, r2, r3
   1c2bc:	mov	r2, r1
   1c2c0:	strb	r2, [r3]
   1c2c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c2c8:	sub	r3, r3, #1
   1c2cc:	str	r3, [fp, #-40]	; 0xffffffd8
   1c2d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1c2d4:	cmp	r3, #0
   1c2d8:	bge	1c290 <ftello64@plt+0xabb8>
   1c2dc:	sub	r3, fp, #88	; 0x58
   1c2e0:	str	r3, [fp, #-36]	; 0xffffffdc
   1c2e4:	sub	r3, fp, #76	; 0x4c
   1c2e8:	mov	r2, #8
   1c2ec:	mov	r1, #0
   1c2f0:	mov	r0, r3
   1c2f4:	bl	115ac <memset@plt>
   1c2f8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1c2fc:	sub	r3, fp, #76	; 0x4c
   1c300:	sub	r0, fp, #80	; 0x50
   1c304:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1c308:	bl	36210 <ftello64@plt+0x24b38>
   1c30c:	str	r0, [fp, #-60]	; 0xffffffc4
   1c310:	ldr	r3, [fp, #-8]
   1c314:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1c318:	add	r3, r2, r3
   1c31c:	mov	r2, r3
   1c320:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c324:	sub	r3, r2, r3
   1c328:	mov	r2, r3
   1c32c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c330:	cmp	r2, r3
   1c334:	bhi	1c3bc <ftello64@plt+0xace4>
   1c338:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c33c:	cmn	r3, #3
   1c340:	bhi	1c3bc <ftello64@plt+0xace4>
   1c344:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c348:	add	r3, r3, #16
   1c34c:	mov	r2, #8
   1c350:	mov	r1, #0
   1c354:	mov	r0, r3
   1c358:	bl	115ac <memset@plt>
   1c35c:	ldr	r3, [fp, #-8]
   1c360:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1c364:	add	r3, r2, r3
   1c368:	mov	r2, r3
   1c36c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c370:	sub	r3, r2, r3
   1c374:	mov	r2, r3
   1c378:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c37c:	sub	r3, r3, r2
   1c380:	mov	r2, r3
   1c384:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c388:	str	r2, [r3, #28]
   1c38c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1c390:	str	r3, [fp, #-68]	; 0xffffffbc
   1c394:	nop			; (mov r0, r0)
   1c398:	b	1c3bc <ftello64@plt+0xace4>
   1c39c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c3a0:	sub	r3, r3, #1
   1c3a4:	str	r3, [fp, #-28]	; 0xffffffe4
   1c3a8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c3ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c3b0:	cmp	r2, r3
   1c3b4:	bcs	1c218 <ftello64@plt+0xab40>
   1c3b8:	b	1c3c0 <ftello64@plt+0xace8>
   1c3bc:	nop			; (mov r0, r0)
   1c3c0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c3c4:	cmn	r3, #1
   1c3c8:	bne	1c3f4 <ftello64@plt+0xad1c>
   1c3cc:	sub	r3, fp, #68	; 0x44
   1c3d0:	mov	r2, r3
   1c3d4:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1c3d8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c3dc:	bl	1b758 <ftello64@plt+0xa080>
   1c3e0:	mov	r2, r0
   1c3e4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c3e8:	sub	r2, r2, r3
   1c3ec:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c3f0:	str	r2, [r3, #28]
   1c3f4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c3f8:	cmn	r3, #1
   1c3fc:	bne	1c428 <ftello64@plt+0xad50>
   1c400:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c404:	sub	r3, r3, #1
   1c408:	ldr	r2, [fp, #-104]	; 0xffffff98
   1c40c:	mov	r1, r3
   1c410:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c414:	bl	1cb08 <ftello64@plt+0xb430>
   1c418:	mov	r2, r0
   1c41c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c420:	str	r2, [r3, #60]	; 0x3c
   1c424:	b	1c4a4 <ftello64@plt+0xadcc>
   1c428:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c42c:	ldrb	r3, [r3, #78]	; 0x4e
   1c430:	cmp	r3, #0
   1c434:	movne	r3, #1
   1c438:	moveq	r3, #0
   1c43c:	uxtb	r3, r3
   1c440:	cmp	r3, #0
   1c444:	beq	1c46c <ftello64@plt+0xad94>
   1c448:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c44c:	mov	r0, r3
   1c450:	bl	11588 <iswalnum@plt>
   1c454:	mov	r3, r0
   1c458:	cmp	r3, #0
   1c45c:	bne	1c498 <ftello64@plt+0xadc0>
   1c460:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c464:	cmp	r3, #95	; 0x5f
   1c468:	beq	1c498 <ftello64@plt+0xadc0>
   1c46c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c470:	cmp	r3, #10
   1c474:	bne	1c490 <ftello64@plt+0xadb8>
   1c478:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c47c:	ldrb	r3, [r3, #77]	; 0x4d
   1c480:	cmp	r3, #0
   1c484:	beq	1c490 <ftello64@plt+0xadb8>
   1c488:	mov	r3, #2
   1c48c:	b	1c49c <ftello64@plt+0xadc4>
   1c490:	mov	r3, #0
   1c494:	b	1c49c <ftello64@plt+0xadc4>
   1c498:	mov	r3, #1
   1c49c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1c4a0:	str	r3, [r2, #60]	; 0x3c
   1c4a4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c4a8:	ldr	r3, [r3, #28]
   1c4ac:	cmp	r3, #0
   1c4b0:	beq	1c528 <ftello64@plt+0xae50>
   1c4b4:	mov	r3, #0
   1c4b8:	str	r3, [fp, #-24]	; 0xffffffe8
   1c4bc:	b	1c4e8 <ftello64@plt+0xae10>
   1c4c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c4c4:	ldr	r2, [r3, #8]
   1c4c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4cc:	lsl	r3, r3, #2
   1c4d0:	add	r3, r2, r3
   1c4d4:	mvn	r2, #0
   1c4d8:	str	r2, [r3]
   1c4dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4e0:	add	r3, r3, #1
   1c4e4:	str	r3, [fp, #-24]	; 0xffffffe8
   1c4e8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c4ec:	ldr	r2, [r3, #28]
   1c4f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c4f4:	cmp	r2, r3
   1c4f8:	bgt	1c4c0 <ftello64@plt+0xade8>
   1c4fc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c500:	ldrb	r3, [r3, #75]	; 0x4b
   1c504:	cmp	r3, #0
   1c508:	beq	1c528 <ftello64@plt+0xae50>
   1c50c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c510:	ldr	r0, [r3, #4]
   1c514:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c518:	ldr	r3, [r3, #28]
   1c51c:	mov	r2, r3
   1c520:	mov	r1, #255	; 0xff
   1c524:	bl	115ac <memset@plt>
   1c528:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c52c:	ldr	r2, [r3, #28]
   1c530:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c534:	str	r2, [r3, #32]
   1c538:	b	1c5f0 <ftello64@plt+0xaf18>
   1c53c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c540:	ldr	r2, [r3]
   1c544:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c548:	ldr	r1, [r3, #24]
   1c54c:	ldr	r3, [fp, #-8]
   1c550:	add	r3, r1, r3
   1c554:	sub	r3, r3, #1
   1c558:	add	r3, r2, r3
   1c55c:	ldrb	r3, [r3]
   1c560:	str	r3, [fp, #-44]	; 0xffffffd4
   1c564:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c568:	mov	r2, #0
   1c56c:	str	r2, [r3, #32]
   1c570:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c574:	ldr	r3, [r3, #64]	; 0x40
   1c578:	cmp	r3, #0
   1c57c:	beq	1c598 <ftello64@plt+0xaec0>
   1c580:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c584:	ldr	r2, [r3, #64]	; 0x40
   1c588:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c58c:	add	r3, r2, r3
   1c590:	ldrb	r3, [r3]
   1c594:	str	r3, [fp, #-44]	; 0xffffffd4
   1c598:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c59c:	ldr	r3, [r3, #68]	; 0x44
   1c5a0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1c5a4:	mov	r0, r3
   1c5a8:	bl	19ee0 <ftello64@plt+0x8808>
   1c5ac:	mov	r3, r0
   1c5b0:	cmp	r3, #0
   1c5b4:	bne	1c5e4 <ftello64@plt+0xaf0c>
   1c5b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c5bc:	cmp	r3, #10
   1c5c0:	bne	1c5dc <ftello64@plt+0xaf04>
   1c5c4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5c8:	ldrb	r3, [r3, #77]	; 0x4d
   1c5cc:	cmp	r3, #0
   1c5d0:	beq	1c5dc <ftello64@plt+0xaf04>
   1c5d4:	mov	r3, #2
   1c5d8:	b	1c5e8 <ftello64@plt+0xaf10>
   1c5dc:	mov	r3, #0
   1c5e0:	b	1c5e8 <ftello64@plt+0xaf10>
   1c5e4:	mov	r3, #1
   1c5e8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1c5ec:	str	r3, [r2, #60]	; 0x3c
   1c5f0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c5f4:	ldrb	r3, [r3, #75]	; 0x4b
   1c5f8:	cmp	r3, #0
   1c5fc:	bne	1c618 <ftello64@plt+0xaf40>
   1c600:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c604:	ldr	r2, [r3, #4]
   1c608:	ldr	r3, [fp, #-8]
   1c60c:	add	r2, r2, r3
   1c610:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c614:	str	r2, [r3, #4]
   1c618:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c61c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1c620:	str	r2, [r3, #24]
   1c624:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c628:	ldr	r2, [r3, #48]	; 0x30
   1c62c:	ldr	r3, [fp, #-8]
   1c630:	sub	r2, r2, r3
   1c634:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c638:	str	r2, [r3, #48]	; 0x30
   1c63c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c640:	ldr	r2, [r3, #56]	; 0x38
   1c644:	ldr	r3, [fp, #-8]
   1c648:	sub	r2, r2, r3
   1c64c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c650:	str	r2, [r3, #56]	; 0x38
   1c654:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c658:	ldr	r3, [r3, #80]	; 0x50
   1c65c:	cmp	r3, #1
   1c660:	ble	1c6b0 <ftello64@plt+0xafd8>
   1c664:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c668:	ldrb	r3, [r3, #72]	; 0x48
   1c66c:	cmp	r3, #0
   1c670:	beq	1c6a4 <ftello64@plt+0xafcc>
   1c674:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c678:	bl	1ac20 <ftello64@plt+0x9548>
   1c67c:	str	r0, [fp, #-64]	; 0xffffffc0
   1c680:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1c684:	cmp	r3, #0
   1c688:	movne	r3, #1
   1c68c:	moveq	r3, #0
   1c690:	uxtb	r3, r3
   1c694:	cmp	r3, #0
   1c698:	beq	1c708 <ftello64@plt+0xb030>
   1c69c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1c6a0:	b	1c718 <ftello64@plt+0xb040>
   1c6a4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c6a8:	bl	1a8a8 <ftello64@plt+0x91d0>
   1c6ac:	b	1c708 <ftello64@plt+0xb030>
   1c6b0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c6b4:	ldrb	r3, [r3, #75]	; 0x4b
   1c6b8:	cmp	r3, #0
   1c6bc:	beq	1c6f8 <ftello64@plt+0xb020>
   1c6c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c6c4:	ldrb	r3, [r3, #72]	; 0x48
   1c6c8:	cmp	r3, #0
   1c6cc:	beq	1c6dc <ftello64@plt+0xb004>
   1c6d0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c6d4:	bl	1b8ec <ftello64@plt+0xa214>
   1c6d8:	b	1c708 <ftello64@plt+0xb030>
   1c6dc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c6e0:	ldr	r3, [r3, #64]	; 0x40
   1c6e4:	cmp	r3, #0
   1c6e8:	beq	1c708 <ftello64@plt+0xb030>
   1c6ec:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1c6f0:	bl	1b9ec <ftello64@plt+0xa314>
   1c6f4:	b	1c708 <ftello64@plt+0xb030>
   1c6f8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c6fc:	ldr	r2, [r3, #48]	; 0x30
   1c700:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c704:	str	r2, [r3, #28]
   1c708:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1c70c:	mov	r2, #0
   1c710:	str	r2, [r3, #40]	; 0x28
   1c714:	mov	r3, #0
   1c718:	mov	r0, r3
   1c71c:	sub	sp, fp, #4
   1c720:	pop	{fp, pc}
   1c724:	push	{fp}		; (str fp, [sp, #-4]!)
   1c728:	add	fp, sp, #0
   1c72c:	sub	sp, sp, #20
   1c730:	str	r0, [fp, #-16]
   1c734:	str	r1, [fp, #-20]	; 0xffffffec
   1c738:	ldr	r3, [fp, #-16]
   1c73c:	ldrb	r3, [r3, #75]	; 0x4b
   1c740:	cmp	r3, #0
   1c744:	moveq	r3, #1
   1c748:	movne	r3, #0
   1c74c:	uxtb	r3, r3
   1c750:	cmp	r3, #0
   1c754:	beq	1c77c <ftello64@plt+0xb0a4>
   1c758:	ldr	r3, [fp, #-16]
   1c75c:	ldr	r3, [r3, #4]
   1c760:	ldr	r2, [fp, #-16]
   1c764:	ldr	r1, [r2, #40]	; 0x28
   1c768:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c76c:	add	r2, r1, r2
   1c770:	add	r3, r3, r2
   1c774:	ldrb	r3, [r3]
   1c778:	b	1c8e0 <ftello64@plt+0xb208>
   1c77c:	ldr	r3, [fp, #-16]
   1c780:	ldr	r3, [r3, #80]	; 0x50
   1c784:	cmp	r3, #1
   1c788:	ble	1c830 <ftello64@plt+0xb158>
   1c78c:	ldr	r3, [fp, #-16]
   1c790:	ldr	r2, [r3, #8]
   1c794:	ldr	r3, [fp, #-16]
   1c798:	ldr	r1, [r3, #40]	; 0x28
   1c79c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c7a0:	add	r3, r1, r3
   1c7a4:	lsl	r3, r3, #2
   1c7a8:	add	r3, r2, r3
   1c7ac:	ldr	r3, [r3]
   1c7b0:	cmn	r3, #1
   1c7b4:	beq	1c80c <ftello64@plt+0xb134>
   1c7b8:	ldr	r3, [fp, #-16]
   1c7bc:	ldr	r2, [r3, #28]
   1c7c0:	ldr	r3, [fp, #-16]
   1c7c4:	ldr	r1, [r3, #40]	; 0x28
   1c7c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c7cc:	add	r3, r1, r3
   1c7d0:	add	r3, r3, #1
   1c7d4:	cmp	r2, r3
   1c7d8:	beq	1c830 <ftello64@plt+0xb158>
   1c7dc:	ldr	r3, [fp, #-16]
   1c7e0:	ldr	r2, [r3, #8]
   1c7e4:	ldr	r3, [fp, #-16]
   1c7e8:	ldr	r1, [r3, #40]	; 0x28
   1c7ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c7f0:	add	r3, r1, r3
   1c7f4:	add	r3, r3, #1
   1c7f8:	lsl	r3, r3, #2
   1c7fc:	add	r3, r2, r3
   1c800:	ldr	r3, [r3]
   1c804:	cmn	r3, #1
   1c808:	bne	1c830 <ftello64@plt+0xb158>
   1c80c:	ldr	r3, [fp, #-16]
   1c810:	ldr	r3, [r3, #4]
   1c814:	ldr	r2, [fp, #-16]
   1c818:	ldr	r1, [r2, #40]	; 0x28
   1c81c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c820:	add	r2, r1, r2
   1c824:	add	r3, r3, r2
   1c828:	ldrb	r3, [r3]
   1c82c:	b	1c8e0 <ftello64@plt+0xb208>
   1c830:	ldr	r3, [fp, #-16]
   1c834:	ldr	r2, [r3, #40]	; 0x28
   1c838:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c83c:	add	r3, r2, r3
   1c840:	str	r3, [fp, #-8]
   1c844:	ldr	r3, [fp, #-16]
   1c848:	ldrb	r3, [r3, #76]	; 0x4c
   1c84c:	cmp	r3, #0
   1c850:	beq	1c870 <ftello64@plt+0xb198>
   1c854:	ldr	r3, [fp, #-16]
   1c858:	ldr	r2, [r3, #12]
   1c85c:	ldr	r3, [fp, #-8]
   1c860:	lsl	r3, r3, #2
   1c864:	add	r3, r2, r3
   1c868:	ldr	r3, [r3]
   1c86c:	str	r3, [fp, #-8]
   1c870:	ldr	r3, [fp, #-16]
   1c874:	ldr	r3, [r3]
   1c878:	ldr	r2, [fp, #-16]
   1c87c:	ldr	r1, [r2, #24]
   1c880:	ldr	r2, [fp, #-8]
   1c884:	add	r2, r1, r2
   1c888:	add	r3, r3, r2
   1c88c:	ldrb	r3, [r3]
   1c890:	str	r3, [fp, #-12]
   1c894:	ldr	r3, [fp, #-16]
   1c898:	ldrb	r3, [r3, #76]	; 0x4c
   1c89c:	cmp	r3, #0
   1c8a0:	beq	1c8d8 <ftello64@plt+0xb200>
   1c8a4:	ldr	r3, [fp, #-12]
   1c8a8:	bic	r3, r3, #127	; 0x7f
   1c8ac:	cmp	r3, #0
   1c8b0:	beq	1c8d8 <ftello64@plt+0xb200>
   1c8b4:	ldr	r3, [fp, #-16]
   1c8b8:	ldr	r3, [r3, #4]
   1c8bc:	ldr	r2, [fp, #-16]
   1c8c0:	ldr	r1, [r2, #40]	; 0x28
   1c8c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1c8c8:	add	r2, r1, r2
   1c8cc:	add	r3, r3, r2
   1c8d0:	ldrb	r3, [r3]
   1c8d4:	b	1c8e0 <ftello64@plt+0xb208>
   1c8d8:	ldr	r3, [fp, #-12]
   1c8dc:	uxtb	r3, r3
   1c8e0:	mov	r0, r3
   1c8e4:	add	sp, fp, #0
   1c8e8:	pop	{fp}		; (ldr fp, [sp], #4)
   1c8ec:	bx	lr
   1c8f0:	push	{r4, fp, lr}
   1c8f4:	add	fp, sp, #8
   1c8f8:	sub	sp, sp, #20
   1c8fc:	str	r0, [fp, #-24]	; 0xffffffe8
   1c900:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c904:	ldrb	r3, [r3, #75]	; 0x4b
   1c908:	cmp	r3, #0
   1c90c:	moveq	r3, #1
   1c910:	movne	r3, #0
   1c914:	uxtb	r3, r3
   1c918:	cmp	r3, #0
   1c91c:	beq	1c948 <ftello64@plt+0xb270>
   1c920:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c924:	ldr	r2, [r3, #4]
   1c928:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c92c:	ldr	r3, [r3, #40]	; 0x28
   1c930:	add	r0, r3, #1
   1c934:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c938:	str	r0, [r1, #40]	; 0x28
   1c93c:	add	r3, r2, r3
   1c940:	ldrb	r3, [r3]
   1c944:	b	1caa0 <ftello64@plt+0xb3c8>
   1c948:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c94c:	ldrb	r3, [r3, #76]	; 0x4c
   1c950:	cmp	r3, #0
   1c954:	beq	1ca70 <ftello64@plt+0xb398>
   1c958:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c95c:	ldr	r2, [r3, #40]	; 0x28
   1c960:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c964:	ldr	r3, [r3, #28]
   1c968:	cmp	r2, r3
   1c96c:	beq	1c9bc <ftello64@plt+0xb2e4>
   1c970:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c974:	ldr	r2, [r3, #8]
   1c978:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c97c:	ldr	r3, [r3, #40]	; 0x28
   1c980:	lsl	r3, r3, #2
   1c984:	add	r3, r2, r3
   1c988:	ldr	r3, [r3]
   1c98c:	cmn	r3, #1
   1c990:	bne	1c9bc <ftello64@plt+0xb2e4>
   1c994:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c998:	ldr	r2, [r3, #4]
   1c99c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c9a0:	ldr	r3, [r3, #40]	; 0x28
   1c9a4:	add	r0, r3, #1
   1c9a8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c9ac:	str	r0, [r1, #40]	; 0x28
   1c9b0:	add	r3, r2, r3
   1c9b4:	ldrb	r3, [r3]
   1c9b8:	b	1caa0 <ftello64@plt+0xb3c8>
   1c9bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c9c0:	ldr	r2, [r3, #12]
   1c9c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c9c8:	ldr	r3, [r3, #40]	; 0x28
   1c9cc:	lsl	r3, r3, #2
   1c9d0:	add	r3, r2, r3
   1c9d4:	ldr	r3, [r3]
   1c9d8:	str	r3, [fp, #-16]
   1c9dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c9e0:	ldr	r3, [r3]
   1c9e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c9e8:	ldr	r1, [r2, #24]
   1c9ec:	ldr	r2, [fp, #-16]
   1c9f0:	add	r2, r1, r2
   1c9f4:	add	r3, r3, r2
   1c9f8:	ldrb	r3, [r3]
   1c9fc:	str	r3, [fp, #-20]	; 0xffffffec
   1ca00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ca04:	bic	r3, r3, #127	; 0x7f
   1ca08:	cmp	r3, #0
   1ca0c:	beq	1ca38 <ftello64@plt+0xb360>
   1ca10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca14:	ldr	r2, [r3, #4]
   1ca18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca1c:	ldr	r3, [r3, #40]	; 0x28
   1ca20:	add	r0, r3, #1
   1ca24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1ca28:	str	r0, [r1, #40]	; 0x28
   1ca2c:	add	r3, r2, r3
   1ca30:	ldrb	r3, [r3]
   1ca34:	b	1caa0 <ftello64@plt+0xb3c8>
   1ca38:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca3c:	ldr	r4, [r3, #40]	; 0x28
   1ca40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca44:	ldr	r3, [r3, #40]	; 0x28
   1ca48:	mov	r1, r3
   1ca4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ca50:	bl	1a164 <ftello64@plt+0x8a8c>
   1ca54:	mov	r3, r0
   1ca58:	add	r2, r4, r3
   1ca5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca60:	str	r2, [r3, #40]	; 0x28
   1ca64:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ca68:	uxtb	r3, r3
   1ca6c:	b	1caa0 <ftello64@plt+0xb3c8>
   1ca70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca74:	ldr	r2, [r3]
   1ca78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca7c:	ldr	r1, [r3, #24]
   1ca80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ca84:	ldr	r3, [r3, #40]	; 0x28
   1ca88:	add	ip, r3, #1
   1ca8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ca90:	str	ip, [r0, #40]	; 0x28
   1ca94:	add	r3, r1, r3
   1ca98:	add	r3, r2, r3
   1ca9c:	ldrb	r3, [r3]
   1caa0:	mov	r0, r3
   1caa4:	sub	sp, fp, #8
   1caa8:	pop	{r4, fp, pc}
   1caac:	push	{fp, lr}
   1cab0:	add	fp, sp, #4
   1cab4:	sub	sp, sp, #8
   1cab8:	str	r0, [fp, #-8]
   1cabc:	ldr	r3, [fp, #-8]
   1cac0:	ldr	r3, [r3, #8]
   1cac4:	mov	r0, r3
   1cac8:	bl	16624 <ftello64@plt+0x4f4c>
   1cacc:	ldr	r3, [fp, #-8]
   1cad0:	ldr	r3, [r3, #12]
   1cad4:	mov	r0, r3
   1cad8:	bl	16624 <ftello64@plt+0x4f4c>
   1cadc:	ldr	r3, [fp, #-8]
   1cae0:	ldrb	r3, [r3, #75]	; 0x4b
   1cae4:	cmp	r3, #0
   1cae8:	beq	1cafc <ftello64@plt+0xb424>
   1caec:	ldr	r3, [fp, #-8]
   1caf0:	ldr	r3, [r3, #4]
   1caf4:	mov	r0, r3
   1caf8:	bl	16624 <ftello64@plt+0x4f4c>
   1cafc:	nop			; (mov r0, r0)
   1cb00:	sub	sp, fp, #4
   1cb04:	pop	{fp, pc}
   1cb08:	push	{fp, lr}
   1cb0c:	add	fp, sp, #4
   1cb10:	sub	sp, sp, #32
   1cb14:	str	r0, [fp, #-24]	; 0xffffffe8
   1cb18:	str	r1, [fp, #-28]	; 0xffffffe4
   1cb1c:	str	r2, [fp, #-32]	; 0xffffffe0
   1cb20:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cb24:	lsr	r3, r3, #31
   1cb28:	uxtb	r3, r3
   1cb2c:	cmp	r3, #0
   1cb30:	beq	1cb40 <ftello64@plt+0xb468>
   1cb34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cb38:	ldr	r3, [r3, #60]	; 0x3c
   1cb3c:	b	1cce4 <ftello64@plt+0xb60c>
   1cb40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cb44:	ldr	r2, [r3, #48]	; 0x30
   1cb48:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cb4c:	cmp	r2, r3
   1cb50:	moveq	r3, #1
   1cb54:	movne	r3, #0
   1cb58:	uxtb	r3, r3
   1cb5c:	cmp	r3, #0
   1cb60:	beq	1cb84 <ftello64@plt+0xb4ac>
   1cb64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cb68:	and	r3, r3, #2
   1cb6c:	cmp	r3, #0
   1cb70:	beq	1cb7c <ftello64@plt+0xb4a4>
   1cb74:	mov	r3, #8
   1cb78:	b	1cce4 <ftello64@plt+0xb60c>
   1cb7c:	mov	r3, #10
   1cb80:	b	1cce4 <ftello64@plt+0xb60c>
   1cb84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cb88:	ldr	r3, [r3, #80]	; 0x50
   1cb8c:	cmp	r3, #1
   1cb90:	ble	1cc7c <ftello64@plt+0xb5a4>
   1cb94:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cb98:	str	r3, [fp, #-8]
   1cb9c:	b	1cbcc <ftello64@plt+0xb4f4>
   1cba0:	ldr	r3, [fp, #-8]
   1cba4:	cmp	r3, #0
   1cba8:	ldr	r3, [fp, #-8]
   1cbac:	sub	r3, r3, #1
   1cbb0:	str	r3, [fp, #-8]
   1cbb4:	ldr	r3, [fp, #-8]
   1cbb8:	cmp	r3, #0
   1cbbc:	bge	1cbcc <ftello64@plt+0xb4f4>
   1cbc0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cbc4:	ldr	r3, [r3, #60]	; 0x3c
   1cbc8:	b	1cce4 <ftello64@plt+0xb60c>
   1cbcc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cbd0:	ldr	r2, [r3, #8]
   1cbd4:	ldr	r3, [fp, #-8]
   1cbd8:	lsl	r3, r3, #2
   1cbdc:	add	r3, r2, r3
   1cbe0:	ldr	r3, [r3]
   1cbe4:	cmn	r3, #1
   1cbe8:	beq	1cba0 <ftello64@plt+0xb4c8>
   1cbec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cbf0:	ldr	r2, [r3, #8]
   1cbf4:	ldr	r3, [fp, #-8]
   1cbf8:	lsl	r3, r3, #2
   1cbfc:	add	r3, r2, r3
   1cc00:	ldr	r3, [r3]
   1cc04:	str	r3, [fp, #-12]
   1cc08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cc0c:	ldrb	r3, [r3, #78]	; 0x4e
   1cc10:	cmp	r3, #0
   1cc14:	movne	r3, #1
   1cc18:	moveq	r3, #0
   1cc1c:	uxtb	r3, r3
   1cc20:	cmp	r3, #0
   1cc24:	beq	1cc50 <ftello64@plt+0xb578>
   1cc28:	ldr	r0, [fp, #-12]
   1cc2c:	bl	11588 <iswalnum@plt>
   1cc30:	mov	r3, r0
   1cc34:	cmp	r3, #0
   1cc38:	bne	1cc48 <ftello64@plt+0xb570>
   1cc3c:	ldr	r3, [fp, #-12]
   1cc40:	cmp	r3, #95	; 0x5f
   1cc44:	bne	1cc50 <ftello64@plt+0xb578>
   1cc48:	mov	r3, #1
   1cc4c:	b	1cce4 <ftello64@plt+0xb60c>
   1cc50:	ldr	r3, [fp, #-12]
   1cc54:	cmp	r3, #10
   1cc58:	bne	1cc74 <ftello64@plt+0xb59c>
   1cc5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cc60:	ldrb	r3, [r3, #77]	; 0x4d
   1cc64:	cmp	r3, #0
   1cc68:	beq	1cc74 <ftello64@plt+0xb59c>
   1cc6c:	mov	r3, #2
   1cc70:	b	1cce4 <ftello64@plt+0xb60c>
   1cc74:	mov	r3, #0
   1cc78:	b	1cce4 <ftello64@plt+0xb60c>
   1cc7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cc80:	ldr	r2, [r3, #4]
   1cc84:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cc88:	add	r3, r2, r3
   1cc8c:	ldrb	r3, [r3]
   1cc90:	str	r3, [fp, #-16]
   1cc94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cc98:	ldr	r3, [r3, #68]	; 0x44
   1cc9c:	ldr	r1, [fp, #-16]
   1cca0:	mov	r0, r3
   1cca4:	bl	19ee0 <ftello64@plt+0x8808>
   1cca8:	mov	r3, r0
   1ccac:	cmp	r3, #0
   1ccb0:	beq	1ccbc <ftello64@plt+0xb5e4>
   1ccb4:	mov	r3, #1
   1ccb8:	b	1cce4 <ftello64@plt+0xb60c>
   1ccbc:	ldr	r3, [fp, #-16]
   1ccc0:	cmp	r3, #10
   1ccc4:	bne	1cce0 <ftello64@plt+0xb608>
   1ccc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cccc:	ldrb	r3, [r3, #77]	; 0x4d
   1ccd0:	cmp	r3, #0
   1ccd4:	beq	1cce0 <ftello64@plt+0xb608>
   1ccd8:	mov	r3, #2
   1ccdc:	b	1cce4 <ftello64@plt+0xb60c>
   1cce0:	mov	r3, #0
   1cce4:	mov	r0, r3
   1cce8:	sub	sp, fp, #4
   1ccec:	pop	{fp, pc}
   1ccf0:	push	{fp, lr}
   1ccf4:	add	fp, sp, #4
   1ccf8:	sub	sp, sp, #8
   1ccfc:	str	r0, [fp, #-8]
   1cd00:	str	r1, [fp, #-12]
   1cd04:	ldr	r3, [fp, #-8]
   1cd08:	ldr	r2, [fp, #-12]
   1cd0c:	str	r2, [r3]
   1cd10:	ldr	r3, [fp, #-8]
   1cd14:	mov	r2, #0
   1cd18:	str	r2, [r3, #4]
   1cd1c:	ldr	r3, [fp, #-12]
   1cd20:	lsl	r3, r3, #2
   1cd24:	mov	r0, r3
   1cd28:	bl	352c0 <ftello64@plt+0x23be8>
   1cd2c:	mov	r3, r0
   1cd30:	mov	r2, r3
   1cd34:	ldr	r3, [fp, #-8]
   1cd38:	str	r2, [r3, #8]
   1cd3c:	ldr	r3, [fp, #-8]
   1cd40:	ldr	r3, [r3, #8]
   1cd44:	cmp	r3, #0
   1cd48:	moveq	r3, #1
   1cd4c:	movne	r3, #0
   1cd50:	uxtb	r3, r3
   1cd54:	cmp	r3, #0
   1cd58:	beq	1cd64 <ftello64@plt+0xb68c>
   1cd5c:	mov	r3, #12
   1cd60:	b	1cd68 <ftello64@plt+0xb690>
   1cd64:	mov	r3, #0
   1cd68:	mov	r0, r3
   1cd6c:	sub	sp, fp, #4
   1cd70:	pop	{fp, pc}
   1cd74:	push	{fp, lr}
   1cd78:	add	fp, sp, #4
   1cd7c:	sub	sp, sp, #8
   1cd80:	str	r0, [fp, #-8]
   1cd84:	str	r1, [fp, #-12]
   1cd88:	ldr	r3, [fp, #-8]
   1cd8c:	mov	r2, #1
   1cd90:	str	r2, [r3]
   1cd94:	ldr	r3, [fp, #-8]
   1cd98:	mov	r2, #1
   1cd9c:	str	r2, [r3, #4]
   1cda0:	mov	r0, #4
   1cda4:	bl	352c0 <ftello64@plt+0x23be8>
   1cda8:	mov	r3, r0
   1cdac:	mov	r2, r3
   1cdb0:	ldr	r3, [fp, #-8]
   1cdb4:	str	r2, [r3, #8]
   1cdb8:	ldr	r3, [fp, #-8]
   1cdbc:	ldr	r3, [r3, #8]
   1cdc0:	cmp	r3, #0
   1cdc4:	moveq	r3, #1
   1cdc8:	movne	r3, #0
   1cdcc:	uxtb	r3, r3
   1cdd0:	cmp	r3, #0
   1cdd4:	beq	1cdfc <ftello64@plt+0xb724>
   1cdd8:	ldr	r3, [fp, #-8]
   1cddc:	mov	r2, #0
   1cde0:	str	r2, [r3, #4]
   1cde4:	ldr	r3, [fp, #-8]
   1cde8:	ldr	r2, [r3, #4]
   1cdec:	ldr	r3, [fp, #-8]
   1cdf0:	str	r2, [r3]
   1cdf4:	mov	r3, #12
   1cdf8:	b	1ce10 <ftello64@plt+0xb738>
   1cdfc:	ldr	r3, [fp, #-8]
   1ce00:	ldr	r3, [r3, #8]
   1ce04:	ldr	r2, [fp, #-12]
   1ce08:	str	r2, [r3]
   1ce0c:	mov	r3, #0
   1ce10:	mov	r0, r3
   1ce14:	sub	sp, fp, #4
   1ce18:	pop	{fp, pc}
   1ce1c:	push	{fp, lr}
   1ce20:	add	fp, sp, #4
   1ce24:	sub	sp, sp, #16
   1ce28:	str	r0, [fp, #-8]
   1ce2c:	str	r1, [fp, #-12]
   1ce30:	str	r2, [fp, #-16]
   1ce34:	ldr	r3, [fp, #-8]
   1ce38:	mov	r2, #2
   1ce3c:	str	r2, [r3]
   1ce40:	mov	r0, #8
   1ce44:	bl	352c0 <ftello64@plt+0x23be8>
   1ce48:	mov	r3, r0
   1ce4c:	mov	r2, r3
   1ce50:	ldr	r3, [fp, #-8]
   1ce54:	str	r2, [r3, #8]
   1ce58:	ldr	r3, [fp, #-8]
   1ce5c:	ldr	r3, [r3, #8]
   1ce60:	cmp	r3, #0
   1ce64:	moveq	r3, #1
   1ce68:	movne	r3, #0
   1ce6c:	uxtb	r3, r3
   1ce70:	cmp	r3, #0
   1ce74:	beq	1ce80 <ftello64@plt+0xb7a8>
   1ce78:	mov	r3, #12
   1ce7c:	b	1cf1c <ftello64@plt+0xb844>
   1ce80:	ldr	r2, [fp, #-12]
   1ce84:	ldr	r3, [fp, #-16]
   1ce88:	cmp	r2, r3
   1ce8c:	bne	1ceb0 <ftello64@plt+0xb7d8>
   1ce90:	ldr	r3, [fp, #-8]
   1ce94:	mov	r2, #1
   1ce98:	str	r2, [r3, #4]
   1ce9c:	ldr	r3, [fp, #-8]
   1cea0:	ldr	r3, [r3, #8]
   1cea4:	ldr	r2, [fp, #-12]
   1cea8:	str	r2, [r3]
   1ceac:	b	1cf18 <ftello64@plt+0xb840>
   1ceb0:	ldr	r3, [fp, #-8]
   1ceb4:	mov	r2, #2
   1ceb8:	str	r2, [r3, #4]
   1cebc:	ldr	r2, [fp, #-12]
   1cec0:	ldr	r3, [fp, #-16]
   1cec4:	cmp	r2, r3
   1cec8:	bge	1cef4 <ftello64@plt+0xb81c>
   1cecc:	ldr	r3, [fp, #-8]
   1ced0:	ldr	r3, [r3, #8]
   1ced4:	ldr	r2, [fp, #-12]
   1ced8:	str	r2, [r3]
   1cedc:	ldr	r3, [fp, #-8]
   1cee0:	ldr	r3, [r3, #8]
   1cee4:	add	r3, r3, #4
   1cee8:	ldr	r2, [fp, #-16]
   1ceec:	str	r2, [r3]
   1cef0:	b	1cf18 <ftello64@plt+0xb840>
   1cef4:	ldr	r3, [fp, #-8]
   1cef8:	ldr	r3, [r3, #8]
   1cefc:	ldr	r2, [fp, #-16]
   1cf00:	str	r2, [r3]
   1cf04:	ldr	r3, [fp, #-8]
   1cf08:	ldr	r3, [r3, #8]
   1cf0c:	add	r3, r3, #4
   1cf10:	ldr	r2, [fp, #-12]
   1cf14:	str	r2, [r3]
   1cf18:	mov	r3, #0
   1cf1c:	mov	r0, r3
   1cf20:	sub	sp, fp, #4
   1cf24:	pop	{fp, pc}
   1cf28:	push	{fp, lr}
   1cf2c:	add	fp, sp, #4
   1cf30:	sub	sp, sp, #8
   1cf34:	str	r0, [fp, #-8]
   1cf38:	str	r1, [fp, #-12]
   1cf3c:	ldr	r3, [fp, #-12]
   1cf40:	ldr	r2, [r3, #4]
   1cf44:	ldr	r3, [fp, #-8]
   1cf48:	str	r2, [r3, #4]
   1cf4c:	ldr	r3, [fp, #-12]
   1cf50:	ldr	r3, [r3, #4]
   1cf54:	cmp	r3, #0
   1cf58:	ble	1cffc <ftello64@plt+0xb924>
   1cf5c:	ldr	r3, [fp, #-8]
   1cf60:	ldr	r2, [r3, #4]
   1cf64:	ldr	r3, [fp, #-8]
   1cf68:	str	r2, [r3]
   1cf6c:	ldr	r3, [fp, #-8]
   1cf70:	ldr	r3, [r3]
   1cf74:	lsl	r3, r3, #2
   1cf78:	mov	r0, r3
   1cf7c:	bl	352c0 <ftello64@plt+0x23be8>
   1cf80:	mov	r3, r0
   1cf84:	mov	r2, r3
   1cf88:	ldr	r3, [fp, #-8]
   1cf8c:	str	r2, [r3, #8]
   1cf90:	ldr	r3, [fp, #-8]
   1cf94:	ldr	r3, [r3, #8]
   1cf98:	cmp	r3, #0
   1cf9c:	moveq	r3, #1
   1cfa0:	movne	r3, #0
   1cfa4:	uxtb	r3, r3
   1cfa8:	cmp	r3, #0
   1cfac:	beq	1cfd4 <ftello64@plt+0xb8fc>
   1cfb0:	ldr	r3, [fp, #-8]
   1cfb4:	mov	r2, #0
   1cfb8:	str	r2, [r3, #4]
   1cfbc:	ldr	r3, [fp, #-8]
   1cfc0:	ldr	r2, [r3, #4]
   1cfc4:	ldr	r3, [fp, #-8]
   1cfc8:	str	r2, [r3]
   1cfcc:	mov	r3, #12
   1cfd0:	b	1d010 <ftello64@plt+0xb938>
   1cfd4:	ldr	r3, [fp, #-8]
   1cfd8:	ldr	r0, [r3, #8]
   1cfdc:	ldr	r3, [fp, #-12]
   1cfe0:	ldr	r1, [r3, #8]
   1cfe4:	ldr	r3, [fp, #-12]
   1cfe8:	ldr	r3, [r3, #4]
   1cfec:	lsl	r3, r3, #2
   1cff0:	mov	r2, r3
   1cff4:	bl	113a8 <memcpy@plt>
   1cff8:	b	1d00c <ftello64@plt+0xb934>
   1cffc:	mov	r2, #12
   1d000:	mov	r1, #0
   1d004:	ldr	r0, [fp, #-8]
   1d008:	bl	115ac <memset@plt>
   1d00c:	mov	r3, #0
   1d010:	mov	r0, r3
   1d014:	sub	sp, fp, #4
   1d018:	pop	{fp, pc}
   1d01c:	push	{fp, lr}
   1d020:	add	fp, sp, #4
   1d024:	sub	sp, sp, #48	; 0x30
   1d028:	str	r0, [fp, #-40]	; 0xffffffd8
   1d02c:	str	r1, [fp, #-44]	; 0xffffffd4
   1d030:	str	r2, [fp, #-48]	; 0xffffffd0
   1d034:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d038:	ldr	r3, [r3, #4]
   1d03c:	cmp	r3, #0
   1d040:	beq	1d054 <ftello64@plt+0xb97c>
   1d044:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d048:	ldr	r3, [r3, #4]
   1d04c:	cmp	r3, #0
   1d050:	bne	1d05c <ftello64@plt+0xb984>
   1d054:	mov	r3, #0
   1d058:	b	1d4a8 <ftello64@plt+0xbdd0>
   1d05c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d060:	ldr	r2, [r3, #4]
   1d064:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d068:	ldr	r3, [r3, #4]
   1d06c:	add	r2, r2, r3
   1d070:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d074:	ldr	r3, [r3, #4]
   1d078:	add	r2, r2, r3
   1d07c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d080:	ldr	r3, [r3]
   1d084:	cmp	r2, r3
   1d088:	ble	1d10c <ftello64@plt+0xba34>
   1d08c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d090:	ldr	r2, [r3, #4]
   1d094:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d098:	ldr	r3, [r3, #4]
   1d09c:	add	r2, r2, r3
   1d0a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d0a4:	ldr	r3, [r3]
   1d0a8:	add	r3, r2, r3
   1d0ac:	str	r3, [fp, #-32]	; 0xffffffe0
   1d0b0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d0b4:	ldr	r2, [r3, #8]
   1d0b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d0bc:	lsl	r3, r3, #2
   1d0c0:	mov	r1, r3
   1d0c4:	mov	r0, r2
   1d0c8:	bl	35368 <ftello64@plt+0x23c90>
   1d0cc:	str	r0, [fp, #-36]	; 0xffffffdc
   1d0d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d0d4:	cmp	r3, #0
   1d0d8:	moveq	r3, #1
   1d0dc:	movne	r3, #0
   1d0e0:	uxtb	r3, r3
   1d0e4:	cmp	r3, #0
   1d0e8:	beq	1d0f4 <ftello64@plt+0xba1c>
   1d0ec:	mov	r3, #12
   1d0f0:	b	1d4a8 <ftello64@plt+0xbdd0>
   1d0f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d0f8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1d0fc:	str	r2, [r3, #8]
   1d100:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d104:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d108:	str	r2, [r3]
   1d10c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d110:	ldr	r2, [r3, #4]
   1d114:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d118:	ldr	r3, [r3, #4]
   1d11c:	add	r2, r2, r3
   1d120:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d124:	ldr	r3, [r3, #4]
   1d128:	add	r3, r2, r3
   1d12c:	str	r3, [fp, #-28]	; 0xffffffe4
   1d130:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d134:	ldr	r3, [r3, #4]
   1d138:	sub	r3, r3, #1
   1d13c:	str	r3, [fp, #-8]
   1d140:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d144:	ldr	r3, [r3, #4]
   1d148:	sub	r3, r3, #1
   1d14c:	str	r3, [fp, #-12]
   1d150:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d154:	ldr	r3, [r3, #4]
   1d158:	sub	r3, r3, #1
   1d15c:	str	r3, [fp, #-20]	; 0xffffffec
   1d160:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d164:	ldr	r2, [r3, #8]
   1d168:	ldr	r3, [fp, #-8]
   1d16c:	lsl	r3, r3, #2
   1d170:	add	r3, r2, r3
   1d174:	ldr	r2, [r3]
   1d178:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d17c:	ldr	r1, [r3, #8]
   1d180:	ldr	r3, [fp, #-12]
   1d184:	lsl	r3, r3, #2
   1d188:	add	r3, r1, r3
   1d18c:	ldr	r3, [r3]
   1d190:	cmp	r2, r3
   1d194:	bne	1d2a0 <ftello64@plt+0xbbc8>
   1d198:	b	1d1a8 <ftello64@plt+0xbad0>
   1d19c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d1a0:	sub	r3, r3, #1
   1d1a4:	str	r3, [fp, #-20]	; 0xffffffec
   1d1a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d1ac:	cmp	r3, #0
   1d1b0:	blt	1d1ec <ftello64@plt+0xbb14>
   1d1b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d1b8:	ldr	r2, [r3, #8]
   1d1bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d1c0:	lsl	r3, r3, #2
   1d1c4:	add	r3, r2, r3
   1d1c8:	ldr	r2, [r3]
   1d1cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d1d0:	ldr	r1, [r3, #8]
   1d1d4:	ldr	r3, [fp, #-8]
   1d1d8:	lsl	r3, r3, #2
   1d1dc:	add	r3, r1, r3
   1d1e0:	ldr	r3, [r3]
   1d1e4:	cmp	r2, r3
   1d1e8:	bgt	1d19c <ftello64@plt+0xbac4>
   1d1ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d1f0:	cmp	r3, #0
   1d1f4:	blt	1d230 <ftello64@plt+0xbb58>
   1d1f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d1fc:	ldr	r2, [r3, #8]
   1d200:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d204:	lsl	r3, r3, #2
   1d208:	add	r3, r2, r3
   1d20c:	ldr	r2, [r3]
   1d210:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d214:	ldr	r1, [r3, #8]
   1d218:	ldr	r3, [fp, #-8]
   1d21c:	lsl	r3, r3, #2
   1d220:	add	r3, r1, r3
   1d224:	ldr	r3, [r3]
   1d228:	cmp	r2, r3
   1d22c:	beq	1d26c <ftello64@plt+0xbb94>
   1d230:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d234:	ldr	r2, [r3, #8]
   1d238:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d23c:	sub	r3, r3, #1
   1d240:	str	r3, [fp, #-28]	; 0xffffffe4
   1d244:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d248:	lsl	r3, r3, #2
   1d24c:	add	r3, r2, r3
   1d250:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1d254:	ldr	r1, [r2, #8]
   1d258:	ldr	r2, [fp, #-8]
   1d25c:	lsl	r2, r2, #2
   1d260:	add	r2, r1, r2
   1d264:	ldr	r2, [r2]
   1d268:	str	r2, [r3]
   1d26c:	ldr	r3, [fp, #-8]
   1d270:	sub	r3, r3, #1
   1d274:	str	r3, [fp, #-8]
   1d278:	ldr	r3, [fp, #-8]
   1d27c:	cmp	r3, #0
   1d280:	blt	1d314 <ftello64@plt+0xbc3c>
   1d284:	ldr	r3, [fp, #-12]
   1d288:	sub	r3, r3, #1
   1d28c:	str	r3, [fp, #-12]
   1d290:	ldr	r3, [fp, #-12]
   1d294:	cmp	r3, #0
   1d298:	blt	1d314 <ftello64@plt+0xbc3c>
   1d29c:	b	1d160 <ftello64@plt+0xba88>
   1d2a0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d2a4:	ldr	r2, [r3, #8]
   1d2a8:	ldr	r3, [fp, #-8]
   1d2ac:	lsl	r3, r3, #2
   1d2b0:	add	r3, r2, r3
   1d2b4:	ldr	r2, [r3]
   1d2b8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d2bc:	ldr	r1, [r3, #8]
   1d2c0:	ldr	r3, [fp, #-12]
   1d2c4:	lsl	r3, r3, #2
   1d2c8:	add	r3, r1, r3
   1d2cc:	ldr	r3, [r3]
   1d2d0:	cmp	r2, r3
   1d2d4:	bge	1d2f4 <ftello64@plt+0xbc1c>
   1d2d8:	ldr	r3, [fp, #-12]
   1d2dc:	sub	r3, r3, #1
   1d2e0:	str	r3, [fp, #-12]
   1d2e4:	ldr	r3, [fp, #-12]
   1d2e8:	cmp	r3, #0
   1d2ec:	bge	1d160 <ftello64@plt+0xba88>
   1d2f0:	b	1d314 <ftello64@plt+0xbc3c>
   1d2f4:	ldr	r3, [fp, #-8]
   1d2f8:	sub	r3, r3, #1
   1d2fc:	str	r3, [fp, #-8]
   1d300:	ldr	r3, [fp, #-8]
   1d304:	cmp	r3, #0
   1d308:	blt	1d310 <ftello64@plt+0xbc38>
   1d30c:	b	1d160 <ftello64@plt+0xba88>
   1d310:	nop			; (mov r0, r0)
   1d314:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d318:	ldr	r3, [r3, #4]
   1d31c:	sub	r3, r3, #1
   1d320:	str	r3, [fp, #-20]	; 0xffffffec
   1d324:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d328:	ldr	r2, [r3, #4]
   1d32c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d330:	ldr	r3, [r3, #4]
   1d334:	add	r2, r2, r3
   1d338:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d33c:	ldr	r3, [r3, #4]
   1d340:	add	r3, r2, r3
   1d344:	sub	r3, r3, #1
   1d348:	str	r3, [fp, #-16]
   1d34c:	ldr	r2, [fp, #-16]
   1d350:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d354:	sub	r3, r2, r3
   1d358:	add	r3, r3, #1
   1d35c:	str	r3, [fp, #-24]	; 0xffffffe8
   1d360:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d364:	ldr	r2, [r3, #4]
   1d368:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d36c:	add	r2, r2, r3
   1d370:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d374:	str	r2, [r3, #4]
   1d378:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d37c:	cmp	r3, #0
   1d380:	ble	1d478 <ftello64@plt+0xbda0>
   1d384:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d388:	cmp	r3, #0
   1d38c:	blt	1d478 <ftello64@plt+0xbda0>
   1d390:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d394:	ldr	r2, [r3, #8]
   1d398:	ldr	r3, [fp, #-16]
   1d39c:	lsl	r3, r3, #2
   1d3a0:	add	r3, r2, r3
   1d3a4:	ldr	r2, [r3]
   1d3a8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d3ac:	ldr	r1, [r3, #8]
   1d3b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d3b4:	lsl	r3, r3, #2
   1d3b8:	add	r3, r1, r3
   1d3bc:	ldr	r3, [r3]
   1d3c0:	cmp	r2, r3
   1d3c4:	ble	1d420 <ftello64@plt+0xbd48>
   1d3c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d3cc:	ldr	r2, [r3, #8]
   1d3d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d3d4:	sub	r1, r3, #1
   1d3d8:	str	r1, [fp, #-24]	; 0xffffffe8
   1d3dc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d3e0:	add	r3, r3, r1
   1d3e4:	lsl	r3, r3, #2
   1d3e8:	add	r2, r2, r3
   1d3ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d3f0:	ldr	r1, [r3, #8]
   1d3f4:	ldr	r3, [fp, #-16]
   1d3f8:	sub	r0, r3, #1
   1d3fc:	str	r0, [fp, #-16]
   1d400:	lsl	r3, r3, #2
   1d404:	add	r3, r1, r3
   1d408:	ldr	r3, [r3]
   1d40c:	str	r3, [r2]
   1d410:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d414:	cmp	r3, #0
   1d418:	bne	1d390 <ftello64@plt+0xbcb8>
   1d41c:	b	1d478 <ftello64@plt+0xbda0>
   1d420:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d424:	ldr	r2, [r3, #8]
   1d428:	ldr	r1, [fp, #-20]	; 0xffffffec
   1d42c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d430:	add	r3, r1, r3
   1d434:	lsl	r3, r3, #2
   1d438:	add	r3, r2, r3
   1d43c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1d440:	ldr	r1, [r2, #8]
   1d444:	ldr	r2, [fp, #-20]	; 0xffffffec
   1d448:	lsl	r2, r2, #2
   1d44c:	add	r2, r1, r2
   1d450:	ldr	r2, [r2]
   1d454:	str	r2, [r3]
   1d458:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d45c:	sub	r3, r3, #1
   1d460:	str	r3, [fp, #-20]	; 0xffffffec
   1d464:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d468:	cmp	r3, #0
   1d46c:	blt	1d474 <ftello64@plt+0xbd9c>
   1d470:	b	1d390 <ftello64@plt+0xbcb8>
   1d474:	nop			; (mov r0, r0)
   1d478:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d47c:	ldr	r0, [r3, #8]
   1d480:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d484:	ldr	r2, [r3, #8]
   1d488:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d48c:	lsl	r3, r3, #2
   1d490:	add	r1, r2, r3
   1d494:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d498:	lsl	r3, r3, #2
   1d49c:	mov	r2, r3
   1d4a0:	bl	113a8 <memcpy@plt>
   1d4a4:	mov	r3, #0
   1d4a8:	mov	r0, r3
   1d4ac:	sub	sp, fp, #4
   1d4b0:	pop	{fp, pc}
   1d4b4:	push	{fp, lr}
   1d4b8:	add	fp, sp, #4
   1d4bc:	sub	sp, sp, #32
   1d4c0:	str	r0, [fp, #-24]	; 0xffffffe8
   1d4c4:	str	r1, [fp, #-28]	; 0xffffffe4
   1d4c8:	str	r2, [fp, #-32]	; 0xffffffe0
   1d4cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d4d0:	cmp	r3, #0
   1d4d4:	beq	1d56c <ftello64@plt+0xbe94>
   1d4d8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d4dc:	ldr	r3, [r3, #4]
   1d4e0:	cmp	r3, #0
   1d4e4:	ble	1d56c <ftello64@plt+0xbe94>
   1d4e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d4ec:	cmp	r3, #0
   1d4f0:	beq	1d56c <ftello64@plt+0xbe94>
   1d4f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d4f8:	ldr	r3, [r3, #4]
   1d4fc:	cmp	r3, #0
   1d500:	ble	1d56c <ftello64@plt+0xbe94>
   1d504:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d508:	ldr	r2, [r3, #4]
   1d50c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d510:	ldr	r3, [r3, #4]
   1d514:	add	r2, r2, r3
   1d518:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d51c:	str	r2, [r3]
   1d520:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d524:	ldr	r3, [r3]
   1d528:	lsl	r3, r3, #2
   1d52c:	mov	r0, r3
   1d530:	bl	352c0 <ftello64@plt+0x23be8>
   1d534:	mov	r3, r0
   1d538:	mov	r2, r3
   1d53c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d540:	str	r2, [r3, #8]
   1d544:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d548:	ldr	r3, [r3, #8]
   1d54c:	cmp	r3, #0
   1d550:	moveq	r3, #1
   1d554:	movne	r3, #0
   1d558:	uxtb	r3, r3
   1d55c:	cmp	r3, #0
   1d560:	beq	1d5e4 <ftello64@plt+0xbf0c>
   1d564:	mov	r3, #12
   1d568:	b	1d824 <ftello64@plt+0xc14c>
   1d56c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d570:	cmp	r3, #0
   1d574:	beq	1d59c <ftello64@plt+0xbec4>
   1d578:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d57c:	ldr	r3, [r3, #4]
   1d580:	cmp	r3, #0
   1d584:	ble	1d59c <ftello64@plt+0xbec4>
   1d588:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1d58c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d590:	bl	1cf28 <ftello64@plt+0xb850>
   1d594:	mov	r3, r0
   1d598:	b	1d824 <ftello64@plt+0xc14c>
   1d59c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d5a0:	cmp	r3, #0
   1d5a4:	beq	1d5cc <ftello64@plt+0xbef4>
   1d5a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d5ac:	ldr	r3, [r3, #4]
   1d5b0:	cmp	r3, #0
   1d5b4:	ble	1d5cc <ftello64@plt+0xbef4>
   1d5b8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1d5bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d5c0:	bl	1cf28 <ftello64@plt+0xb850>
   1d5c4:	mov	r3, r0
   1d5c8:	b	1d824 <ftello64@plt+0xc14c>
   1d5cc:	mov	r2, #12
   1d5d0:	mov	r1, #0
   1d5d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1d5d8:	bl	115ac <memset@plt>
   1d5dc:	mov	r3, #0
   1d5e0:	b	1d824 <ftello64@plt+0xc14c>
   1d5e4:	mov	r3, #0
   1d5e8:	str	r3, [fp, #-16]
   1d5ec:	ldr	r3, [fp, #-16]
   1d5f0:	str	r3, [fp, #-12]
   1d5f4:	ldr	r3, [fp, #-12]
   1d5f8:	str	r3, [fp, #-8]
   1d5fc:	b	1d700 <ftello64@plt+0xc028>
   1d600:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d604:	ldr	r2, [r3, #8]
   1d608:	ldr	r3, [fp, #-8]
   1d60c:	lsl	r3, r3, #2
   1d610:	add	r3, r2, r3
   1d614:	ldr	r2, [r3]
   1d618:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d61c:	ldr	r1, [r3, #8]
   1d620:	ldr	r3, [fp, #-12]
   1d624:	lsl	r3, r3, #2
   1d628:	add	r3, r1, r3
   1d62c:	ldr	r3, [r3]
   1d630:	cmp	r2, r3
   1d634:	ble	1d67c <ftello64@plt+0xbfa4>
   1d638:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d63c:	ldr	r2, [r3, #8]
   1d640:	ldr	r3, [fp, #-16]
   1d644:	add	r1, r3, #1
   1d648:	str	r1, [fp, #-16]
   1d64c:	lsl	r3, r3, #2
   1d650:	add	r2, r2, r3
   1d654:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d658:	ldr	r1, [r3, #8]
   1d65c:	ldr	r3, [fp, #-12]
   1d660:	add	r0, r3, #1
   1d664:	str	r0, [fp, #-12]
   1d668:	lsl	r3, r3, #2
   1d66c:	add	r3, r1, r3
   1d670:	ldr	r3, [r3]
   1d674:	str	r3, [r2]
   1d678:	b	1d700 <ftello64@plt+0xc028>
   1d67c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d680:	ldr	r2, [r3, #8]
   1d684:	ldr	r3, [fp, #-8]
   1d688:	lsl	r3, r3, #2
   1d68c:	add	r3, r2, r3
   1d690:	ldr	r2, [r3]
   1d694:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d698:	ldr	r1, [r3, #8]
   1d69c:	ldr	r3, [fp, #-12]
   1d6a0:	lsl	r3, r3, #2
   1d6a4:	add	r3, r1, r3
   1d6a8:	ldr	r3, [r3]
   1d6ac:	cmp	r2, r3
   1d6b0:	bne	1d6c0 <ftello64@plt+0xbfe8>
   1d6b4:	ldr	r3, [fp, #-12]
   1d6b8:	add	r3, r3, #1
   1d6bc:	str	r3, [fp, #-12]
   1d6c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d6c4:	ldr	r2, [r3, #8]
   1d6c8:	ldr	r3, [fp, #-16]
   1d6cc:	add	r1, r3, #1
   1d6d0:	str	r1, [fp, #-16]
   1d6d4:	lsl	r3, r3, #2
   1d6d8:	add	r2, r2, r3
   1d6dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d6e0:	ldr	r1, [r3, #8]
   1d6e4:	ldr	r3, [fp, #-8]
   1d6e8:	add	r0, r3, #1
   1d6ec:	str	r0, [fp, #-8]
   1d6f0:	lsl	r3, r3, #2
   1d6f4:	add	r3, r1, r3
   1d6f8:	ldr	r3, [r3]
   1d6fc:	str	r3, [r2]
   1d700:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d704:	ldr	r2, [r3, #4]
   1d708:	ldr	r3, [fp, #-8]
   1d70c:	cmp	r2, r3
   1d710:	ble	1d728 <ftello64@plt+0xc050>
   1d714:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d718:	ldr	r2, [r3, #4]
   1d71c:	ldr	r3, [fp, #-12]
   1d720:	cmp	r2, r3
   1d724:	bgt	1d600 <ftello64@plt+0xbf28>
   1d728:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d72c:	ldr	r2, [r3, #4]
   1d730:	ldr	r3, [fp, #-8]
   1d734:	cmp	r2, r3
   1d738:	ble	1d7a0 <ftello64@plt+0xc0c8>
   1d73c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d740:	ldr	r2, [r3, #8]
   1d744:	ldr	r3, [fp, #-16]
   1d748:	lsl	r3, r3, #2
   1d74c:	add	r0, r2, r3
   1d750:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d754:	ldr	r2, [r3, #8]
   1d758:	ldr	r3, [fp, #-8]
   1d75c:	lsl	r3, r3, #2
   1d760:	add	r1, r2, r3
   1d764:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d768:	ldr	r2, [r3, #4]
   1d76c:	ldr	r3, [fp, #-8]
   1d770:	sub	r3, r2, r3
   1d774:	lsl	r3, r3, #2
   1d778:	mov	r2, r3
   1d77c:	bl	113a8 <memcpy@plt>
   1d780:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d784:	ldr	r2, [r3, #4]
   1d788:	ldr	r3, [fp, #-8]
   1d78c:	sub	r3, r2, r3
   1d790:	ldr	r2, [fp, #-16]
   1d794:	add	r3, r2, r3
   1d798:	str	r3, [fp, #-16]
   1d79c:	b	1d814 <ftello64@plt+0xc13c>
   1d7a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d7a4:	ldr	r2, [r3, #4]
   1d7a8:	ldr	r3, [fp, #-12]
   1d7ac:	cmp	r2, r3
   1d7b0:	ble	1d814 <ftello64@plt+0xc13c>
   1d7b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d7b8:	ldr	r2, [r3, #8]
   1d7bc:	ldr	r3, [fp, #-16]
   1d7c0:	lsl	r3, r3, #2
   1d7c4:	add	r0, r2, r3
   1d7c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d7cc:	ldr	r2, [r3, #8]
   1d7d0:	ldr	r3, [fp, #-12]
   1d7d4:	lsl	r3, r3, #2
   1d7d8:	add	r1, r2, r3
   1d7dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d7e0:	ldr	r2, [r3, #4]
   1d7e4:	ldr	r3, [fp, #-12]
   1d7e8:	sub	r3, r2, r3
   1d7ec:	lsl	r3, r3, #2
   1d7f0:	mov	r2, r3
   1d7f4:	bl	113a8 <memcpy@plt>
   1d7f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d7fc:	ldr	r2, [r3, #4]
   1d800:	ldr	r3, [fp, #-12]
   1d804:	sub	r3, r2, r3
   1d808:	ldr	r2, [fp, #-16]
   1d80c:	add	r3, r2, r3
   1d810:	str	r3, [fp, #-16]
   1d814:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d818:	ldr	r2, [fp, #-16]
   1d81c:	str	r2, [r3, #4]
   1d820:	mov	r3, #0
   1d824:	mov	r0, r3
   1d828:	sub	sp, fp, #4
   1d82c:	pop	{fp, pc}
   1d830:	push	{fp, lr}
   1d834:	add	fp, sp, #4
   1d838:	sub	sp, sp, #32
   1d83c:	str	r0, [fp, #-32]	; 0xffffffe0
   1d840:	str	r1, [fp, #-36]	; 0xffffffdc
   1d844:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d848:	cmp	r3, #0
   1d84c:	beq	1d860 <ftello64@plt+0xc188>
   1d850:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d854:	ldr	r3, [r3, #4]
   1d858:	cmp	r3, #0
   1d85c:	bne	1d868 <ftello64@plt+0xc190>
   1d860:	mov	r3, #0
   1d864:	b	1dc78 <ftello64@plt+0xc5a0>
   1d868:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d86c:	ldr	r2, [r3]
   1d870:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d874:	ldr	r3, [r3, #4]
   1d878:	lsl	r1, r3, #1
   1d87c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d880:	ldr	r3, [r3, #4]
   1d884:	add	r3, r1, r3
   1d888:	cmp	r2, r3
   1d88c:	bge	1d908 <ftello64@plt+0xc230>
   1d890:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d894:	ldr	r2, [r3, #4]
   1d898:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d89c:	ldr	r3, [r3]
   1d8a0:	add	r3, r2, r3
   1d8a4:	lsl	r3, r3, #1
   1d8a8:	str	r3, [fp, #-24]	; 0xffffffe8
   1d8ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d8b0:	ldr	r2, [r3, #8]
   1d8b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d8b8:	lsl	r3, r3, #2
   1d8bc:	mov	r1, r3
   1d8c0:	mov	r0, r2
   1d8c4:	bl	35368 <ftello64@plt+0x23c90>
   1d8c8:	str	r0, [fp, #-28]	; 0xffffffe4
   1d8cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d8d0:	cmp	r3, #0
   1d8d4:	moveq	r3, #1
   1d8d8:	movne	r3, #0
   1d8dc:	uxtb	r3, r3
   1d8e0:	cmp	r3, #0
   1d8e4:	beq	1d8f0 <ftello64@plt+0xc218>
   1d8e8:	mov	r3, #12
   1d8ec:	b	1dc78 <ftello64@plt+0xc5a0>
   1d8f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d8f4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d8f8:	str	r2, [r3, #8]
   1d8fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d900:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d904:	str	r2, [r3]
   1d908:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d90c:	ldr	r3, [r3, #4]
   1d910:	cmp	r3, #0
   1d914:	moveq	r3, #1
   1d918:	movne	r3, #0
   1d91c:	uxtb	r3, r3
   1d920:	cmp	r3, #0
   1d924:	beq	1d970 <ftello64@plt+0xc298>
   1d928:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d92c:	ldr	r3, [r3, #8]
   1d930:	cmp	r3, #0
   1d934:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d938:	ldr	r2, [r3, #4]
   1d93c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d940:	str	r2, [r3, #4]
   1d944:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d948:	ldr	r0, [r3, #8]
   1d94c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d950:	ldr	r1, [r3, #8]
   1d954:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d958:	ldr	r3, [r3, #4]
   1d95c:	lsl	r3, r3, #2
   1d960:	mov	r2, r3
   1d964:	bl	113a8 <memcpy@plt>
   1d968:	mov	r3, #0
   1d96c:	b	1dc78 <ftello64@plt+0xc5a0>
   1d970:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d974:	ldr	r2, [r3, #4]
   1d978:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d97c:	ldr	r3, [r3, #4]
   1d980:	lsl	r3, r3, #1
   1d984:	add	r3, r2, r3
   1d988:	str	r3, [fp, #-16]
   1d98c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d990:	ldr	r3, [r3, #4]
   1d994:	sub	r3, r3, #1
   1d998:	str	r3, [fp, #-8]
   1d99c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d9a0:	ldr	r3, [r3, #4]
   1d9a4:	sub	r3, r3, #1
   1d9a8:	str	r3, [fp, #-12]
   1d9ac:	b	1da90 <ftello64@plt+0xc3b8>
   1d9b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d9b4:	ldr	r2, [r3, #8]
   1d9b8:	ldr	r3, [fp, #-12]
   1d9bc:	lsl	r3, r3, #2
   1d9c0:	add	r3, r2, r3
   1d9c4:	ldr	r2, [r3]
   1d9c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d9cc:	ldr	r1, [r3, #8]
   1d9d0:	ldr	r3, [fp, #-8]
   1d9d4:	lsl	r3, r3, #2
   1d9d8:	add	r3, r1, r3
   1d9dc:	ldr	r3, [r3]
   1d9e0:	cmp	r2, r3
   1d9e4:	bne	1da04 <ftello64@plt+0xc32c>
   1d9e8:	ldr	r3, [fp, #-8]
   1d9ec:	sub	r3, r3, #1
   1d9f0:	str	r3, [fp, #-8]
   1d9f4:	ldr	r3, [fp, #-12]
   1d9f8:	sub	r3, r3, #1
   1d9fc:	str	r3, [fp, #-12]
   1da00:	b	1da90 <ftello64@plt+0xc3b8>
   1da04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1da08:	ldr	r2, [r3, #8]
   1da0c:	ldr	r3, [fp, #-12]
   1da10:	lsl	r3, r3, #2
   1da14:	add	r3, r2, r3
   1da18:	ldr	r2, [r3]
   1da1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1da20:	ldr	r1, [r3, #8]
   1da24:	ldr	r3, [fp, #-8]
   1da28:	lsl	r3, r3, #2
   1da2c:	add	r3, r1, r3
   1da30:	ldr	r3, [r3]
   1da34:	cmp	r2, r3
   1da38:	bge	1da84 <ftello64@plt+0xc3ac>
   1da3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1da40:	ldr	r2, [r3, #8]
   1da44:	ldr	r3, [fp, #-16]
   1da48:	sub	r3, r3, #1
   1da4c:	str	r3, [fp, #-16]
   1da50:	ldr	r3, [fp, #-16]
   1da54:	lsl	r3, r3, #2
   1da58:	add	r2, r2, r3
   1da5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1da60:	ldr	r1, [r3, #8]
   1da64:	ldr	r3, [fp, #-8]
   1da68:	sub	r0, r3, #1
   1da6c:	str	r0, [fp, #-8]
   1da70:	lsl	r3, r3, #2
   1da74:	add	r3, r1, r3
   1da78:	ldr	r3, [r3]
   1da7c:	str	r3, [r2]
   1da80:	b	1da90 <ftello64@plt+0xc3b8>
   1da84:	ldr	r3, [fp, #-12]
   1da88:	sub	r3, r3, #1
   1da8c:	str	r3, [fp, #-12]
   1da90:	ldr	r3, [fp, #-8]
   1da94:	cmp	r3, #0
   1da98:	blt	1daa8 <ftello64@plt+0xc3d0>
   1da9c:	ldr	r3, [fp, #-12]
   1daa0:	cmp	r3, #0
   1daa4:	bge	1d9b0 <ftello64@plt+0xc2d8>
   1daa8:	ldr	r3, [fp, #-8]
   1daac:	cmp	r3, #0
   1dab0:	blt	1daf8 <ftello64@plt+0xc420>
   1dab4:	ldr	r3, [fp, #-8]
   1dab8:	add	r3, r3, #1
   1dabc:	ldr	r2, [fp, #-16]
   1dac0:	sub	r3, r2, r3
   1dac4:	str	r3, [fp, #-16]
   1dac8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dacc:	ldr	r2, [r3, #8]
   1dad0:	ldr	r3, [fp, #-16]
   1dad4:	lsl	r3, r3, #2
   1dad8:	add	r0, r2, r3
   1dadc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1dae0:	ldr	r1, [r3, #8]
   1dae4:	ldr	r3, [fp, #-8]
   1dae8:	add	r3, r3, #1
   1daec:	lsl	r3, r3, #2
   1daf0:	mov	r2, r3
   1daf4:	bl	113a8 <memcpy@plt>
   1daf8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dafc:	ldr	r3, [r3, #4]
   1db00:	sub	r3, r3, #1
   1db04:	str	r3, [fp, #-12]
   1db08:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db0c:	ldr	r2, [r3, #4]
   1db10:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1db14:	ldr	r3, [r3, #4]
   1db18:	lsl	r3, r3, #1
   1db1c:	add	r3, r2, r3
   1db20:	sub	r3, r3, #1
   1db24:	str	r3, [fp, #-8]
   1db28:	ldr	r2, [fp, #-8]
   1db2c:	ldr	r3, [fp, #-16]
   1db30:	sub	r3, r2, r3
   1db34:	add	r3, r3, #1
   1db38:	str	r3, [fp, #-20]	; 0xffffffec
   1db3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1db40:	cmp	r3, #0
   1db44:	bne	1db50 <ftello64@plt+0xc478>
   1db48:	mov	r3, #0
   1db4c:	b	1dc78 <ftello64@plt+0xc5a0>
   1db50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db54:	ldr	r2, [r3, #4]
   1db58:	ldr	r3, [fp, #-20]	; 0xffffffec
   1db5c:	add	r2, r2, r3
   1db60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db64:	str	r2, [r3, #4]
   1db68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db6c:	ldr	r2, [r3, #8]
   1db70:	ldr	r3, [fp, #-8]
   1db74:	lsl	r3, r3, #2
   1db78:	add	r3, r2, r3
   1db7c:	ldr	r2, [r3]
   1db80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1db84:	ldr	r1, [r3, #8]
   1db88:	ldr	r3, [fp, #-12]
   1db8c:	lsl	r3, r3, #2
   1db90:	add	r3, r1, r3
   1db94:	ldr	r3, [r3]
   1db98:	cmp	r2, r3
   1db9c:	ble	1dbf8 <ftello64@plt+0xc520>
   1dba0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dba4:	ldr	r2, [r3, #8]
   1dba8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dbac:	sub	r1, r3, #1
   1dbb0:	str	r1, [fp, #-20]	; 0xffffffec
   1dbb4:	ldr	r1, [fp, #-12]
   1dbb8:	add	r3, r3, r1
   1dbbc:	lsl	r3, r3, #2
   1dbc0:	add	r2, r2, r3
   1dbc4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dbc8:	ldr	r1, [r3, #8]
   1dbcc:	ldr	r3, [fp, #-8]
   1dbd0:	sub	r0, r3, #1
   1dbd4:	str	r0, [fp, #-8]
   1dbd8:	lsl	r3, r3, #2
   1dbdc:	add	r3, r1, r3
   1dbe0:	ldr	r3, [r3]
   1dbe4:	str	r3, [r2]
   1dbe8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dbec:	cmp	r3, #0
   1dbf0:	bne	1db68 <ftello64@plt+0xc490>
   1dbf4:	b	1dc74 <ftello64@plt+0xc59c>
   1dbf8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dbfc:	ldr	r2, [r3, #8]
   1dc00:	ldr	r1, [fp, #-12]
   1dc04:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dc08:	add	r3, r1, r3
   1dc0c:	lsl	r3, r3, #2
   1dc10:	add	r3, r2, r3
   1dc14:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1dc18:	ldr	r1, [r2, #8]
   1dc1c:	ldr	r2, [fp, #-12]
   1dc20:	lsl	r2, r2, #2
   1dc24:	add	r2, r1, r2
   1dc28:	ldr	r2, [r2]
   1dc2c:	str	r2, [r3]
   1dc30:	ldr	r3, [fp, #-12]
   1dc34:	sub	r3, r3, #1
   1dc38:	str	r3, [fp, #-12]
   1dc3c:	ldr	r3, [fp, #-12]
   1dc40:	cmp	r3, #0
   1dc44:	bge	1db68 <ftello64@plt+0xc490>
   1dc48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dc4c:	ldr	r0, [r3, #8]
   1dc50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1dc54:	ldr	r2, [r3, #8]
   1dc58:	ldr	r3, [fp, #-16]
   1dc5c:	lsl	r3, r3, #2
   1dc60:	add	r1, r2, r3
   1dc64:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dc68:	lsl	r3, r3, #2
   1dc6c:	mov	r2, r3
   1dc70:	bl	113a8 <memcpy@plt>
   1dc74:	mov	r3, #0
   1dc78:	mov	r0, r3
   1dc7c:	sub	sp, fp, #4
   1dc80:	pop	{fp, pc}
   1dc84:	push	{fp, lr}
   1dc88:	add	fp, sp, #4
   1dc8c:	sub	sp, sp, #16
   1dc90:	str	r0, [fp, #-16]
   1dc94:	str	r1, [fp, #-20]	; 0xffffffec
   1dc98:	ldr	r3, [fp, #-16]
   1dc9c:	ldr	r3, [r3]
   1dca0:	cmp	r3, #0
   1dca4:	bne	1dcdc <ftello64@plt+0xc604>
   1dca8:	ldr	r1, [fp, #-20]	; 0xffffffec
   1dcac:	ldr	r0, [fp, #-16]
   1dcb0:	bl	1cd74 <ftello64@plt+0xb69c>
   1dcb4:	mov	r3, r0
   1dcb8:	cmp	r3, #0
   1dcbc:	moveq	r3, #1
   1dcc0:	movne	r3, #0
   1dcc4:	uxtb	r3, r3
   1dcc8:	cmp	r3, #0
   1dccc:	movne	r3, #1
   1dcd0:	moveq	r3, #0
   1dcd4:	uxtb	r3, r3
   1dcd8:	b	1deec <ftello64@plt+0xc814>
   1dcdc:	ldr	r3, [fp, #-16]
   1dce0:	ldr	r3, [r3, #4]
   1dce4:	cmp	r3, #0
   1dce8:	bne	1dd24 <ftello64@plt+0xc64c>
   1dcec:	ldr	r3, [fp, #-16]
   1dcf0:	ldr	r3, [r3, #8]
   1dcf4:	cmp	r3, #0
   1dcf8:	ldr	r3, [fp, #-16]
   1dcfc:	ldr	r3, [r3, #8]
   1dd00:	ldr	r2, [fp, #-20]	; 0xffffffec
   1dd04:	str	r2, [r3]
   1dd08:	ldr	r3, [fp, #-16]
   1dd0c:	ldr	r3, [r3, #4]
   1dd10:	add	r2, r3, #1
   1dd14:	ldr	r3, [fp, #-16]
   1dd18:	str	r2, [r3, #4]
   1dd1c:	mov	r3, #1
   1dd20:	b	1deec <ftello64@plt+0xc814>
   1dd24:	ldr	r3, [fp, #-16]
   1dd28:	ldr	r2, [r3]
   1dd2c:	ldr	r3, [fp, #-16]
   1dd30:	ldr	r3, [r3, #4]
   1dd34:	cmp	r2, r3
   1dd38:	bne	1dda4 <ftello64@plt+0xc6cc>
   1dd3c:	ldr	r3, [fp, #-16]
   1dd40:	ldr	r3, [r3]
   1dd44:	lsl	r2, r3, #1
   1dd48:	ldr	r3, [fp, #-16]
   1dd4c:	str	r2, [r3]
   1dd50:	ldr	r3, [fp, #-16]
   1dd54:	ldr	r2, [r3, #8]
   1dd58:	ldr	r3, [fp, #-16]
   1dd5c:	ldr	r3, [r3]
   1dd60:	lsl	r3, r3, #2
   1dd64:	mov	r1, r3
   1dd68:	mov	r0, r2
   1dd6c:	bl	35368 <ftello64@plt+0x23c90>
   1dd70:	str	r0, [fp, #-12]
   1dd74:	ldr	r3, [fp, #-12]
   1dd78:	cmp	r3, #0
   1dd7c:	moveq	r3, #1
   1dd80:	movne	r3, #0
   1dd84:	uxtb	r3, r3
   1dd88:	cmp	r3, #0
   1dd8c:	beq	1dd98 <ftello64@plt+0xc6c0>
   1dd90:	mov	r3, #0
   1dd94:	b	1deec <ftello64@plt+0xc814>
   1dd98:	ldr	r3, [fp, #-16]
   1dd9c:	ldr	r2, [fp, #-12]
   1dda0:	str	r2, [r3, #8]
   1dda4:	ldr	r3, [fp, #-16]
   1dda8:	ldr	r3, [r3, #8]
   1ddac:	ldr	r2, [r3]
   1ddb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ddb4:	cmp	r2, r3
   1ddb8:	ble	1de1c <ftello64@plt+0xc744>
   1ddbc:	ldr	r3, [fp, #-16]
   1ddc0:	ldr	r3, [r3, #4]
   1ddc4:	str	r3, [fp, #-8]
   1ddc8:	b	1de0c <ftello64@plt+0xc734>
   1ddcc:	ldr	r3, [fp, #-16]
   1ddd0:	ldr	r2, [r3, #8]
   1ddd4:	ldr	r3, [fp, #-8]
   1ddd8:	lsl	r3, r3, #2
   1dddc:	add	r3, r2, r3
   1dde0:	ldr	r2, [fp, #-16]
   1dde4:	ldr	r1, [r2, #8]
   1dde8:	ldr	r2, [fp, #-8]
   1ddec:	sub	r2, r2, #-1073741823	; 0xc0000001
   1ddf0:	lsl	r2, r2, #2
   1ddf4:	add	r2, r1, r2
   1ddf8:	ldr	r2, [r2]
   1ddfc:	str	r2, [r3]
   1de00:	ldr	r3, [fp, #-8]
   1de04:	sub	r3, r3, #1
   1de08:	str	r3, [fp, #-8]
   1de0c:	ldr	r3, [fp, #-8]
   1de10:	cmp	r3, #0
   1de14:	bgt	1ddcc <ftello64@plt+0xc6f4>
   1de18:	b	1deb8 <ftello64@plt+0xc7e0>
   1de1c:	ldr	r3, [fp, #-16]
   1de20:	ldr	r3, [r3, #4]
   1de24:	str	r3, [fp, #-8]
   1de28:	b	1de6c <ftello64@plt+0xc794>
   1de2c:	ldr	r3, [fp, #-16]
   1de30:	ldr	r2, [r3, #8]
   1de34:	ldr	r3, [fp, #-8]
   1de38:	lsl	r3, r3, #2
   1de3c:	add	r3, r2, r3
   1de40:	ldr	r2, [fp, #-16]
   1de44:	ldr	r1, [r2, #8]
   1de48:	ldr	r2, [fp, #-8]
   1de4c:	sub	r2, r2, #-1073741823	; 0xc0000001
   1de50:	lsl	r2, r2, #2
   1de54:	add	r2, r1, r2
   1de58:	ldr	r2, [r2]
   1de5c:	str	r2, [r3]
   1de60:	ldr	r3, [fp, #-8]
   1de64:	sub	r3, r3, #1
   1de68:	str	r3, [fp, #-8]
   1de6c:	ldr	r3, [fp, #-16]
   1de70:	ldr	r2, [r3, #8]
   1de74:	ldr	r3, [fp, #-8]
   1de78:	sub	r3, r3, #-1073741823	; 0xc0000001
   1de7c:	lsl	r3, r3, #2
   1de80:	add	r3, r2, r3
   1de84:	ldr	r2, [r3]
   1de88:	ldr	r3, [fp, #-20]	; 0xffffffec
   1de8c:	cmp	r2, r3
   1de90:	bgt	1de2c <ftello64@plt+0xc754>
   1de94:	ldr	r3, [fp, #-16]
   1de98:	ldr	r2, [r3, #8]
   1de9c:	ldr	r3, [fp, #-8]
   1dea0:	sub	r3, r3, #-1073741823	; 0xc0000001
   1dea4:	lsl	r3, r3, #2
   1dea8:	add	r3, r2, r3
   1deac:	ldr	r2, [r3]
   1deb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1deb4:	cmp	r2, r3
   1deb8:	ldr	r3, [fp, #-16]
   1debc:	ldr	r2, [r3, #8]
   1dec0:	ldr	r3, [fp, #-8]
   1dec4:	lsl	r3, r3, #2
   1dec8:	add	r3, r2, r3
   1decc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ded0:	str	r2, [r3]
   1ded4:	ldr	r3, [fp, #-16]
   1ded8:	ldr	r3, [r3, #4]
   1dedc:	add	r2, r3, #1
   1dee0:	ldr	r3, [fp, #-16]
   1dee4:	str	r2, [r3, #4]
   1dee8:	mov	r3, #1
   1deec:	mov	r0, r3
   1def0:	sub	sp, fp, #4
   1def4:	pop	{fp, pc}
   1def8:	push	{fp, lr}
   1defc:	add	fp, sp, #4
   1df00:	sub	sp, sp, #16
   1df04:	str	r0, [fp, #-16]
   1df08:	str	r1, [fp, #-20]	; 0xffffffec
   1df0c:	ldr	r3, [fp, #-16]
   1df10:	ldr	r2, [r3]
   1df14:	ldr	r3, [fp, #-16]
   1df18:	ldr	r3, [r3, #4]
   1df1c:	cmp	r2, r3
   1df20:	bne	1df90 <ftello64@plt+0xc8b8>
   1df24:	ldr	r3, [fp, #-16]
   1df28:	ldr	r3, [r3]
   1df2c:	add	r3, r3, #1
   1df30:	lsl	r2, r3, #1
   1df34:	ldr	r3, [fp, #-16]
   1df38:	str	r2, [r3]
   1df3c:	ldr	r3, [fp, #-16]
   1df40:	ldr	r2, [r3, #8]
   1df44:	ldr	r3, [fp, #-16]
   1df48:	ldr	r3, [r3]
   1df4c:	lsl	r3, r3, #2
   1df50:	mov	r1, r3
   1df54:	mov	r0, r2
   1df58:	bl	35368 <ftello64@plt+0x23c90>
   1df5c:	str	r0, [fp, #-8]
   1df60:	ldr	r3, [fp, #-8]
   1df64:	cmp	r3, #0
   1df68:	moveq	r3, #1
   1df6c:	movne	r3, #0
   1df70:	uxtb	r3, r3
   1df74:	cmp	r3, #0
   1df78:	beq	1df84 <ftello64@plt+0xc8ac>
   1df7c:	mov	r3, #0
   1df80:	b	1dfc0 <ftello64@plt+0xc8e8>
   1df84:	ldr	r3, [fp, #-16]
   1df88:	ldr	r2, [fp, #-8]
   1df8c:	str	r2, [r3, #8]
   1df90:	ldr	r3, [fp, #-16]
   1df94:	ldr	r2, [r3, #8]
   1df98:	ldr	r3, [fp, #-16]
   1df9c:	ldr	r3, [r3, #4]
   1dfa0:	add	r0, r3, #1
   1dfa4:	ldr	r1, [fp, #-16]
   1dfa8:	str	r0, [r1, #4]
   1dfac:	lsl	r3, r3, #2
   1dfb0:	add	r3, r2, r3
   1dfb4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1dfb8:	str	r2, [r3]
   1dfbc:	mov	r3, #1
   1dfc0:	mov	r0, r3
   1dfc4:	sub	sp, fp, #4
   1dfc8:	pop	{fp, pc}
   1dfcc:	push	{fp}		; (str fp, [sp, #-4]!)
   1dfd0:	add	fp, sp, #0
   1dfd4:	sub	sp, sp, #20
   1dfd8:	str	r0, [fp, #-16]
   1dfdc:	str	r1, [fp, #-20]	; 0xffffffec
   1dfe0:	ldr	r3, [fp, #-16]
   1dfe4:	cmp	r3, #0
   1dfe8:	beq	1e010 <ftello64@plt+0xc938>
   1dfec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1dff0:	cmp	r3, #0
   1dff4:	beq	1e010 <ftello64@plt+0xc938>
   1dff8:	ldr	r3, [fp, #-16]
   1dffc:	ldr	r2, [r3, #4]
   1e000:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e004:	ldr	r3, [r3, #4]
   1e008:	cmp	r2, r3
   1e00c:	beq	1e018 <ftello64@plt+0xc940>
   1e010:	mov	r3, #0
   1e014:	b	1e084 <ftello64@plt+0xc9ac>
   1e018:	ldr	r3, [fp, #-16]
   1e01c:	ldr	r3, [r3, #4]
   1e020:	str	r3, [fp, #-8]
   1e024:	b	1e068 <ftello64@plt+0xc990>
   1e028:	ldr	r3, [fp, #-16]
   1e02c:	ldr	r2, [r3, #8]
   1e030:	ldr	r3, [fp, #-8]
   1e034:	lsl	r3, r3, #2
   1e038:	add	r3, r2, r3
   1e03c:	ldr	r2, [r3]
   1e040:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e044:	ldr	r1, [r3, #8]
   1e048:	ldr	r3, [fp, #-8]
   1e04c:	lsl	r3, r3, #2
   1e050:	add	r3, r1, r3
   1e054:	ldr	r3, [r3]
   1e058:	cmp	r2, r3
   1e05c:	beq	1e068 <ftello64@plt+0xc990>
   1e060:	mov	r3, #0
   1e064:	b	1e084 <ftello64@plt+0xc9ac>
   1e068:	ldr	r3, [fp, #-8]
   1e06c:	sub	r3, r3, #1
   1e070:	str	r3, [fp, #-8]
   1e074:	ldr	r3, [fp, #-8]
   1e078:	cmp	r3, #0
   1e07c:	bge	1e028 <ftello64@plt+0xc950>
   1e080:	mov	r3, #1
   1e084:	mov	r0, r3
   1e088:	add	sp, fp, #0
   1e08c:	pop	{fp}		; (ldr fp, [sp], #4)
   1e090:	bx	lr
   1e094:	push	{fp}		; (str fp, [sp, #-4]!)
   1e098:	add	fp, sp, #0
   1e09c:	sub	sp, sp, #28
   1e0a0:	str	r0, [fp, #-24]	; 0xffffffe8
   1e0a4:	str	r1, [fp, #-28]	; 0xffffffe4
   1e0a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e0ac:	ldr	r3, [r3, #4]
   1e0b0:	cmp	r3, #0
   1e0b4:	bgt	1e0c0 <ftello64@plt+0xc9e8>
   1e0b8:	mov	r3, #0
   1e0bc:	b	1e170 <ftello64@plt+0xca98>
   1e0c0:	mov	r3, #0
   1e0c4:	str	r3, [fp, #-8]
   1e0c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e0cc:	ldr	r3, [r3, #4]
   1e0d0:	sub	r3, r3, #1
   1e0d4:	str	r3, [fp, #-12]
   1e0d8:	b	1e12c <ftello64@plt+0xca54>
   1e0dc:	ldr	r2, [fp, #-8]
   1e0e0:	ldr	r3, [fp, #-12]
   1e0e4:	add	r3, r2, r3
   1e0e8:	lsr	r3, r3, #1
   1e0ec:	str	r3, [fp, #-16]
   1e0f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e0f4:	ldr	r2, [r3, #8]
   1e0f8:	ldr	r3, [fp, #-16]
   1e0fc:	lsl	r3, r3, #2
   1e100:	add	r3, r2, r3
   1e104:	ldr	r2, [r3]
   1e108:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e10c:	cmp	r2, r3
   1e110:	bge	1e124 <ftello64@plt+0xca4c>
   1e114:	ldr	r3, [fp, #-16]
   1e118:	add	r3, r3, #1
   1e11c:	str	r3, [fp, #-8]
   1e120:	b	1e12c <ftello64@plt+0xca54>
   1e124:	ldr	r3, [fp, #-16]
   1e128:	str	r3, [fp, #-12]
   1e12c:	ldr	r2, [fp, #-8]
   1e130:	ldr	r3, [fp, #-12]
   1e134:	cmp	r2, r3
   1e138:	bcc	1e0dc <ftello64@plt+0xca04>
   1e13c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e140:	ldr	r2, [r3, #8]
   1e144:	ldr	r3, [fp, #-8]
   1e148:	lsl	r3, r3, #2
   1e14c:	add	r3, r2, r3
   1e150:	ldr	r2, [r3]
   1e154:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e158:	cmp	r2, r3
   1e15c:	bne	1e16c <ftello64@plt+0xca94>
   1e160:	ldr	r3, [fp, #-8]
   1e164:	add	r3, r3, #1
   1e168:	b	1e170 <ftello64@plt+0xca98>
   1e16c:	mov	r3, #0
   1e170:	mov	r0, r3
   1e174:	add	sp, fp, #0
   1e178:	pop	{fp}		; (ldr fp, [sp], #4)
   1e17c:	bx	lr
   1e180:	push	{fp}		; (str fp, [sp, #-4]!)
   1e184:	add	fp, sp, #0
   1e188:	sub	sp, sp, #12
   1e18c:	str	r0, [fp, #-8]
   1e190:	str	r1, [fp, #-12]
   1e194:	ldr	r3, [fp, #-12]
   1e198:	cmp	r3, #0
   1e19c:	blt	1e224 <ftello64@plt+0xcb4c>
   1e1a0:	ldr	r3, [fp, #-8]
   1e1a4:	ldr	r2, [r3, #4]
   1e1a8:	ldr	r3, [fp, #-12]
   1e1ac:	cmp	r2, r3
   1e1b0:	ble	1e224 <ftello64@plt+0xcb4c>
   1e1b4:	ldr	r3, [fp, #-8]
   1e1b8:	ldr	r3, [r3, #4]
   1e1bc:	sub	r2, r3, #1
   1e1c0:	ldr	r3, [fp, #-8]
   1e1c4:	str	r2, [r3, #4]
   1e1c8:	b	1e20c <ftello64@plt+0xcb34>
   1e1cc:	ldr	r3, [fp, #-8]
   1e1d0:	ldr	r2, [r3, #8]
   1e1d4:	ldr	r3, [fp, #-12]
   1e1d8:	lsl	r3, r3, #2
   1e1dc:	add	r3, r2, r3
   1e1e0:	ldr	r2, [fp, #-8]
   1e1e4:	ldr	r1, [r2, #8]
   1e1e8:	ldr	r2, [fp, #-12]
   1e1ec:	add	r2, r2, #1
   1e1f0:	lsl	r2, r2, #2
   1e1f4:	add	r2, r1, r2
   1e1f8:	ldr	r2, [r2]
   1e1fc:	str	r2, [r3]
   1e200:	ldr	r3, [fp, #-12]
   1e204:	add	r3, r3, #1
   1e208:	str	r3, [fp, #-12]
   1e20c:	ldr	r3, [fp, #-8]
   1e210:	ldr	r2, [r3, #4]
   1e214:	ldr	r3, [fp, #-12]
   1e218:	cmp	r2, r3
   1e21c:	bgt	1e1cc <ftello64@plt+0xcaf4>
   1e220:	b	1e228 <ftello64@plt+0xcb50>
   1e224:	nop			; (mov r0, r0)
   1e228:	add	sp, fp, #0
   1e22c:	pop	{fp}		; (ldr fp, [sp], #4)
   1e230:	bx	lr
   1e234:	push	{fp, lr}
   1e238:	add	fp, sp, #4
   1e23c:	sub	sp, sp, #48	; 0x30
   1e240:	str	r0, [fp, #-40]	; 0xffffffd8
   1e244:	sub	r3, fp, #48	; 0x30
   1e248:	stm	r3, {r1, r2}
   1e24c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e250:	ldr	r2, [r3, #8]
   1e254:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e258:	ldr	r3, [r3, #4]
   1e25c:	cmp	r2, r3
   1e260:	movcs	r3, #1
   1e264:	movcc	r3, #0
   1e268:	uxtb	r3, r3
   1e26c:	cmp	r3, #0
   1e270:	beq	1e4c0 <ftello64@plt+0xcde8>
   1e274:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e278:	ldr	r3, [r3, #4]
   1e27c:	lsl	r3, r3, #1
   1e280:	str	r3, [fp, #-8]
   1e284:	mov	r3, #12
   1e288:	str	r3, [fp, #-12]
   1e28c:	ldr	r1, [fp, #-12]
   1e290:	mvn	r0, #0
   1e294:	bl	38c78 <ftello64@plt+0x275a0>
   1e298:	mov	r3, r0
   1e29c:	cmp	r3, #0
   1e2a0:	blt	1e2bc <ftello64@plt+0xcbe4>
   1e2a4:	ldr	r1, [fp, #-12]
   1e2a8:	mvn	r0, #0
   1e2ac:	bl	38c78 <ftello64@plt+0x275a0>
   1e2b0:	mov	r3, r0
   1e2b4:	mov	r2, r3
   1e2b8:	b	1e2c0 <ftello64@plt+0xcbe8>
   1e2bc:	mvn	r2, #-2147483648	; 0x80000000
   1e2c0:	ldr	r3, [fp, #-8]
   1e2c4:	cmp	r2, r3
   1e2c8:	movcc	r3, #1
   1e2cc:	movcs	r3, #0
   1e2d0:	uxtb	r3, r3
   1e2d4:	cmp	r3, #0
   1e2d8:	beq	1e2e4 <ftello64@plt+0xcc0c>
   1e2dc:	mvn	r3, #0
   1e2e0:	b	1e620 <ftello64@plt+0xcf48>
   1e2e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e2e8:	ldr	r2, [r3]
   1e2ec:	ldr	r3, [fp, #-8]
   1e2f0:	lsl	r3, r3, #3
   1e2f4:	mov	r1, r3
   1e2f8:	mov	r0, r2
   1e2fc:	bl	35368 <ftello64@plt+0x23c90>
   1e300:	str	r0, [fp, #-16]
   1e304:	ldr	r3, [fp, #-16]
   1e308:	cmp	r3, #0
   1e30c:	moveq	r3, #1
   1e310:	movne	r3, #0
   1e314:	uxtb	r3, r3
   1e318:	cmp	r3, #0
   1e31c:	beq	1e328 <ftello64@plt+0xcc50>
   1e320:	mvn	r3, #0
   1e324:	b	1e620 <ftello64@plt+0xcf48>
   1e328:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e32c:	ldr	r2, [fp, #-16]
   1e330:	str	r2, [r3]
   1e334:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e338:	ldr	r2, [r3, #12]
   1e33c:	ldr	r3, [fp, #-8]
   1e340:	lsl	r3, r3, #2
   1e344:	mov	r1, r3
   1e348:	mov	r0, r2
   1e34c:	bl	35368 <ftello64@plt+0x23c90>
   1e350:	str	r0, [fp, #-20]	; 0xffffffec
   1e354:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e358:	ldr	r2, [r3, #16]
   1e35c:	ldr	r3, [fp, #-8]
   1e360:	lsl	r3, r3, #2
   1e364:	mov	r1, r3
   1e368:	mov	r0, r2
   1e36c:	bl	35368 <ftello64@plt+0x23c90>
   1e370:	str	r0, [fp, #-24]	; 0xffffffe8
   1e374:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e378:	ldr	r0, [r3, #20]
   1e37c:	ldr	r2, [fp, #-8]
   1e380:	mov	r3, r2
   1e384:	lsl	r3, r3, #1
   1e388:	add	r3, r3, r2
   1e38c:	lsl	r3, r3, #2
   1e390:	mov	r1, r3
   1e394:	bl	35368 <ftello64@plt+0x23c90>
   1e398:	str	r0, [fp, #-28]	; 0xffffffe4
   1e39c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e3a0:	ldr	r0, [r3, #24]
   1e3a4:	ldr	r2, [fp, #-8]
   1e3a8:	mov	r3, r2
   1e3ac:	lsl	r3, r3, #1
   1e3b0:	add	r3, r3, r2
   1e3b4:	lsl	r3, r3, #2
   1e3b8:	mov	r1, r3
   1e3bc:	bl	35368 <ftello64@plt+0x23c90>
   1e3c0:	str	r0, [fp, #-32]	; 0xffffffe0
   1e3c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e3c8:	cmp	r3, #0
   1e3cc:	moveq	r3, #1
   1e3d0:	movne	r3, #0
   1e3d4:	uxtb	r3, r3
   1e3d8:	cmp	r3, #0
   1e3dc:	bne	1e3fc <ftello64@plt+0xcd24>
   1e3e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e3e4:	cmp	r3, #0
   1e3e8:	moveq	r3, #1
   1e3ec:	movne	r3, #0
   1e3f0:	uxtb	r3, r3
   1e3f4:	cmp	r3, #0
   1e3f8:	beq	1e404 <ftello64@plt+0xcd2c>
   1e3fc:	mov	r3, #1
   1e400:	b	1e408 <ftello64@plt+0xcd30>
   1e404:	mov	r3, #0
   1e408:	cmp	r3, #0
   1e40c:	bne	1e42c <ftello64@plt+0xcd54>
   1e410:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1e414:	cmp	r3, #0
   1e418:	moveq	r3, #1
   1e41c:	movne	r3, #0
   1e420:	uxtb	r3, r3
   1e424:	cmp	r3, #0
   1e428:	beq	1e434 <ftello64@plt+0xcd5c>
   1e42c:	mov	r3, #1
   1e430:	b	1e438 <ftello64@plt+0xcd60>
   1e434:	mov	r3, #0
   1e438:	cmp	r3, #0
   1e43c:	bne	1e45c <ftello64@plt+0xcd84>
   1e440:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e444:	cmp	r3, #0
   1e448:	moveq	r3, #1
   1e44c:	movne	r3, #0
   1e450:	uxtb	r3, r3
   1e454:	cmp	r3, #0
   1e458:	beq	1e484 <ftello64@plt+0xcdac>
   1e45c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1e460:	bl	16624 <ftello64@plt+0x4f4c>
   1e464:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1e468:	bl	16624 <ftello64@plt+0x4f4c>
   1e46c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1e470:	bl	16624 <ftello64@plt+0x4f4c>
   1e474:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1e478:	bl	16624 <ftello64@plt+0x4f4c>
   1e47c:	mvn	r3, #0
   1e480:	b	1e620 <ftello64@plt+0xcf48>
   1e484:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e488:	ldr	r2, [fp, #-20]	; 0xffffffec
   1e48c:	str	r2, [r3, #12]
   1e490:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e494:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1e498:	str	r2, [r3, #16]
   1e49c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e4a0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1e4a4:	str	r2, [r3, #20]
   1e4a8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e4ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1e4b0:	str	r2, [r3, #24]
   1e4b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e4b8:	ldr	r2, [fp, #-8]
   1e4bc:	str	r2, [r3, #4]
   1e4c0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e4c4:	ldr	r2, [r3]
   1e4c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e4cc:	ldr	r3, [r3, #8]
   1e4d0:	lsl	r3, r3, #3
   1e4d4:	add	r3, r2, r3
   1e4d8:	mov	r2, r3
   1e4dc:	sub	r3, fp, #48	; 0x30
   1e4e0:	ldm	r3, {r0, r1}
   1e4e4:	stm	r2, {r0, r1}
   1e4e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e4ec:	ldr	r2, [r3]
   1e4f0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e4f4:	ldr	r3, [r3, #8]
   1e4f8:	lsl	r3, r3, #3
   1e4fc:	add	r2, r2, r3
   1e500:	ldr	r3, [r2, #4]
   1e504:	bic	r3, r3, #261120	; 0x3fc00
   1e508:	bic	r3, r3, #768	; 0x300
   1e50c:	str	r3, [r2, #4]
   1e510:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e514:	ldr	r2, [r3]
   1e518:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e51c:	ldr	r3, [r3, #8]
   1e520:	lsl	r3, r3, #3
   1e524:	add	r1, r2, r3
   1e528:	ldrb	r3, [fp, #-44]	; 0xffffffd4
   1e52c:	cmp	r3, #5
   1e530:	bne	1e544 <ftello64@plt+0xce6c>
   1e534:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e538:	ldr	r3, [r3, #92]	; 0x5c
   1e53c:	cmp	r3, #1
   1e540:	bgt	1e550 <ftello64@plt+0xce78>
   1e544:	ldrb	r3, [fp, #-44]	; 0xffffffd4
   1e548:	cmp	r3, #6
   1e54c:	bne	1e558 <ftello64@plt+0xce80>
   1e550:	mov	r3, #1
   1e554:	b	1e55c <ftello64@plt+0xce84>
   1e558:	mov	r3, #0
   1e55c:	uxtb	r3, r3
   1e560:	and	r3, r3, #1
   1e564:	uxtb	r3, r3
   1e568:	ldrb	r2, [r1, #6]
   1e56c:	and	r3, r3, #1
   1e570:	bic	r2, r2, #16
   1e574:	lsl	r3, r3, #4
   1e578:	orr	r3, r3, r2
   1e57c:	mov	r2, r3
   1e580:	strb	r2, [r1, #6]
   1e584:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e588:	ldr	r2, [r3, #12]
   1e58c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e590:	ldr	r3, [r3, #8]
   1e594:	lsl	r3, r3, #2
   1e598:	add	r3, r2, r3
   1e59c:	mvn	r2, #0
   1e5a0:	str	r2, [r3]
   1e5a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e5a8:	ldr	r1, [r3, #20]
   1e5ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e5b0:	ldr	r2, [r3, #8]
   1e5b4:	mov	r3, r2
   1e5b8:	lsl	r3, r3, #1
   1e5bc:	add	r3, r3, r2
   1e5c0:	lsl	r3, r3, #2
   1e5c4:	add	r3, r1, r3
   1e5c8:	mov	r2, #12
   1e5cc:	mov	r1, #0
   1e5d0:	mov	r0, r3
   1e5d4:	bl	115ac <memset@plt>
   1e5d8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e5dc:	ldr	r1, [r3, #24]
   1e5e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e5e4:	ldr	r2, [r3, #8]
   1e5e8:	mov	r3, r2
   1e5ec:	lsl	r3, r3, #1
   1e5f0:	add	r3, r3, r2
   1e5f4:	lsl	r3, r3, #2
   1e5f8:	add	r3, r1, r3
   1e5fc:	mov	r2, #12
   1e600:	mov	r1, #0
   1e604:	mov	r0, r3
   1e608:	bl	115ac <memset@plt>
   1e60c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e610:	ldr	r3, [r3, #8]
   1e614:	add	r1, r3, #1
   1e618:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1e61c:	str	r1, [r2, #8]
   1e620:	mov	r0, r3
   1e624:	sub	sp, fp, #4
   1e628:	pop	{fp, pc}
   1e62c:	push	{fp}		; (str fp, [sp, #-4]!)
   1e630:	add	fp, sp, #0
   1e634:	sub	sp, sp, #20
   1e638:	str	r0, [fp, #-16]
   1e63c:	str	r1, [fp, #-20]	; 0xffffffec
   1e640:	ldr	r3, [fp, #-16]
   1e644:	ldr	r3, [r3, #4]
   1e648:	mov	r2, r3
   1e64c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e650:	add	r3, r2, r3
   1e654:	str	r3, [fp, #-8]
   1e658:	mov	r3, #0
   1e65c:	str	r3, [fp, #-12]
   1e660:	b	1e698 <ftello64@plt+0xcfc0>
   1e664:	ldr	r3, [fp, #-16]
   1e668:	ldr	r2, [r3, #8]
   1e66c:	ldr	r3, [fp, #-12]
   1e670:	lsl	r3, r3, #2
   1e674:	add	r3, r2, r3
   1e678:	ldr	r3, [r3]
   1e67c:	mov	r2, r3
   1e680:	ldr	r3, [fp, #-8]
   1e684:	add	r3, r3, r2
   1e688:	str	r3, [fp, #-8]
   1e68c:	ldr	r3, [fp, #-12]
   1e690:	add	r3, r3, #1
   1e694:	str	r3, [fp, #-12]
   1e698:	ldr	r3, [fp, #-16]
   1e69c:	ldr	r2, [r3, #4]
   1e6a0:	ldr	r3, [fp, #-12]
   1e6a4:	cmp	r2, r3
   1e6a8:	bgt	1e664 <ftello64@plt+0xcf8c>
   1e6ac:	ldr	r3, [fp, #-8]
   1e6b0:	mov	r0, r3
   1e6b4:	add	sp, fp, #0
   1e6b8:	pop	{fp}		; (ldr fp, [sp], #4)
   1e6bc:	bx	lr
   1e6c0:	push	{fp, lr}
   1e6c4:	add	fp, sp, #4
   1e6c8:	sub	sp, sp, #40	; 0x28
   1e6cc:	str	r0, [fp, #-32]	; 0xffffffe0
   1e6d0:	str	r1, [fp, #-36]	; 0xffffffdc
   1e6d4:	str	r2, [fp, #-40]	; 0xffffffd8
   1e6d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e6dc:	mov	r2, #0
   1e6e0:	str	r2, [r3]
   1e6e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e6e8:	ldr	r3, [r3, #4]
   1e6ec:	cmp	r3, #0
   1e6f0:	moveq	r3, #1
   1e6f4:	movne	r3, #0
   1e6f8:	uxtb	r3, r3
   1e6fc:	cmp	r3, #0
   1e700:	beq	1e718 <ftello64@plt+0xd040>
   1e704:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e708:	mov	r2, #0
   1e70c:	str	r2, [r3]
   1e710:	mov	r3, #0
   1e714:	b	1e820 <ftello64@plt+0xd148>
   1e718:	mov	r1, #0
   1e71c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e720:	bl	1e62c <ftello64@plt+0xcf54>
   1e724:	str	r0, [fp, #-12]
   1e728:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e72c:	ldr	r1, [r3, #32]
   1e730:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e734:	ldr	r2, [r3, #68]	; 0x44
   1e738:	ldr	r3, [fp, #-12]
   1e73c:	and	r2, r2, r3
   1e740:	mov	r3, r2
   1e744:	lsl	r3, r3, #1
   1e748:	add	r3, r3, r2
   1e74c:	lsl	r3, r3, #2
   1e750:	add	r3, r1, r3
   1e754:	str	r3, [fp, #-16]
   1e758:	mov	r3, #0
   1e75c:	str	r3, [fp, #-8]
   1e760:	b	1e7cc <ftello64@plt+0xd0f4>
   1e764:	ldr	r3, [fp, #-16]
   1e768:	ldr	r2, [r3, #8]
   1e76c:	ldr	r3, [fp, #-8]
   1e770:	lsl	r3, r3, #2
   1e774:	add	r3, r2, r3
   1e778:	ldr	r3, [r3]
   1e77c:	str	r3, [fp, #-20]	; 0xffffffec
   1e780:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e784:	ldr	r2, [r3]
   1e788:	ldr	r3, [fp, #-12]
   1e78c:	cmp	r2, r3
   1e790:	bne	1e7bc <ftello64@plt+0xd0e4>
   1e794:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e798:	add	r3, r3, #4
   1e79c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e7a0:	mov	r0, r3
   1e7a4:	bl	1dfcc <ftello64@plt+0xc8f4>
   1e7a8:	mov	r3, r0
   1e7ac:	cmp	r3, #0
   1e7b0:	beq	1e7c0 <ftello64@plt+0xd0e8>
   1e7b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e7b8:	b	1e820 <ftello64@plt+0xd148>
   1e7bc:	nop			; (mov r0, r0)
   1e7c0:	ldr	r3, [fp, #-8]
   1e7c4:	add	r3, r3, #1
   1e7c8:	str	r3, [fp, #-8]
   1e7cc:	ldr	r3, [fp, #-16]
   1e7d0:	ldr	r2, [r3]
   1e7d4:	ldr	r3, [fp, #-8]
   1e7d8:	cmp	r2, r3
   1e7dc:	bgt	1e764 <ftello64@plt+0xd08c>
   1e7e0:	ldr	r2, [fp, #-12]
   1e7e4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e7e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1e7ec:	bl	1ec64 <ftello64@plt+0xd58c>
   1e7f0:	str	r0, [fp, #-24]	; 0xffffffe8
   1e7f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e7f8:	cmp	r3, #0
   1e7fc:	moveq	r3, #1
   1e800:	movne	r3, #0
   1e804:	uxtb	r3, r3
   1e808:	cmp	r3, #0
   1e80c:	beq	1e81c <ftello64@plt+0xd144>
   1e810:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e814:	mov	r2, #12
   1e818:	str	r2, [r3]
   1e81c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e820:	mov	r0, r3
   1e824:	sub	sp, fp, #4
   1e828:	pop	{fp, pc}
   1e82c:	push	{fp, lr}
   1e830:	add	fp, sp, #4
   1e834:	sub	sp, sp, #40	; 0x28
   1e838:	str	r0, [fp, #-32]	; 0xffffffe0
   1e83c:	str	r1, [fp, #-36]	; 0xffffffdc
   1e840:	str	r2, [fp, #-40]	; 0xffffffd8
   1e844:	str	r3, [fp, #-44]	; 0xffffffd4
   1e848:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e84c:	mov	r2, #0
   1e850:	str	r2, [r3]
   1e854:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1e858:	ldr	r3, [r3, #4]
   1e85c:	cmp	r3, #0
   1e860:	bne	1e878 <ftello64@plt+0xd1a0>
   1e864:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e868:	mov	r2, #0
   1e86c:	str	r2, [r3]
   1e870:	mov	r3, #0
   1e874:	b	1e9a0 <ftello64@plt+0xd2c8>
   1e878:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1e87c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1e880:	bl	1e62c <ftello64@plt+0xcf54>
   1e884:	str	r0, [fp, #-12]
   1e888:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e88c:	ldr	r1, [r3, #32]
   1e890:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e894:	ldr	r2, [r3, #68]	; 0x44
   1e898:	ldr	r3, [fp, #-12]
   1e89c:	and	r2, r2, r3
   1e8a0:	mov	r3, r2
   1e8a4:	lsl	r3, r3, #1
   1e8a8:	add	r3, r3, r2
   1e8ac:	lsl	r3, r3, #2
   1e8b0:	add	r3, r1, r3
   1e8b4:	str	r3, [fp, #-16]
   1e8b8:	mov	r3, #0
   1e8bc:	str	r3, [fp, #-8]
   1e8c0:	b	1e948 <ftello64@plt+0xd270>
   1e8c4:	ldr	r3, [fp, #-16]
   1e8c8:	ldr	r2, [r3, #8]
   1e8cc:	ldr	r3, [fp, #-8]
   1e8d0:	lsl	r3, r3, #2
   1e8d4:	add	r3, r2, r3
   1e8d8:	ldr	r3, [r3]
   1e8dc:	str	r3, [fp, #-20]	; 0xffffffec
   1e8e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e8e4:	ldr	r2, [r3]
   1e8e8:	ldr	r3, [fp, #-12]
   1e8ec:	cmp	r2, r3
   1e8f0:	bne	1e93c <ftello64@plt+0xd264>
   1e8f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e8f8:	ldrb	r3, [r3, #52]	; 0x34
   1e8fc:	and	r3, r3, #15
   1e900:	uxtb	r3, r3
   1e904:	mov	r2, r3
   1e908:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1e90c:	cmp	r2, r3
   1e910:	bne	1e93c <ftello64@plt+0xd264>
   1e914:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e918:	ldr	r3, [r3, #40]	; 0x28
   1e91c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e920:	mov	r0, r3
   1e924:	bl	1dfcc <ftello64@plt+0xc8f4>
   1e928:	mov	r3, r0
   1e92c:	cmp	r3, #0
   1e930:	beq	1e93c <ftello64@plt+0xd264>
   1e934:	ldr	r3, [fp, #-20]	; 0xffffffec
   1e938:	b	1e9a0 <ftello64@plt+0xd2c8>
   1e93c:	ldr	r3, [fp, #-8]
   1e940:	add	r3, r3, #1
   1e944:	str	r3, [fp, #-8]
   1e948:	ldr	r3, [fp, #-16]
   1e94c:	ldr	r2, [r3]
   1e950:	ldr	r3, [fp, #-8]
   1e954:	cmp	r2, r3
   1e958:	bgt	1e8c4 <ftello64@plt+0xd1ec>
   1e95c:	ldr	r3, [fp, #-12]
   1e960:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1e964:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1e968:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1e96c:	bl	1eeb0 <ftello64@plt+0xd7d8>
   1e970:	str	r0, [fp, #-24]	; 0xffffffe8
   1e974:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e978:	cmp	r3, #0
   1e97c:	moveq	r3, #1
   1e980:	movne	r3, #0
   1e984:	uxtb	r3, r3
   1e988:	cmp	r3, #0
   1e98c:	beq	1e99c <ftello64@plt+0xd2c4>
   1e990:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1e994:	mov	r2, #12
   1e998:	str	r2, [r3]
   1e99c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1e9a0:	mov	r0, r3
   1e9a4:	sub	sp, fp, #4
   1e9a8:	pop	{fp, pc}
   1e9ac:	push	{fp, lr}
   1e9b0:	add	fp, sp, #4
   1e9b4:	sub	sp, sp, #40	; 0x28
   1e9b8:	str	r0, [fp, #-32]	; 0xffffffe0
   1e9bc:	str	r1, [fp, #-36]	; 0xffffffdc
   1e9c0:	str	r2, [fp, #-40]	; 0xffffffd8
   1e9c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e9c8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1e9cc:	str	r2, [r3]
   1e9d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e9d4:	add	r2, r3, #16
   1e9d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1e9dc:	ldr	r3, [r3, #8]
   1e9e0:	mov	r1, r3
   1e9e4:	mov	r0, r2
   1e9e8:	bl	1ccf0 <ftello64@plt+0xb618>
   1e9ec:	str	r0, [fp, #-12]
   1e9f0:	ldr	r3, [fp, #-12]
   1e9f4:	cmp	r3, #0
   1e9f8:	movne	r3, #1
   1e9fc:	moveq	r3, #0
   1ea00:	uxtb	r3, r3
   1ea04:	cmp	r3, #0
   1ea08:	beq	1ea14 <ftello64@plt+0xd33c>
   1ea0c:	mov	r3, #12
   1ea10:	b	1eba8 <ftello64@plt+0xd4d0>
   1ea14:	mov	r3, #0
   1ea18:	str	r3, [fp, #-8]
   1ea1c:	b	1ea9c <ftello64@plt+0xd3c4>
   1ea20:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1ea24:	ldr	r2, [r3, #12]
   1ea28:	ldr	r3, [fp, #-8]
   1ea2c:	lsl	r3, r3, #2
   1ea30:	add	r3, r2, r3
   1ea34:	ldr	r3, [r3]
   1ea38:	str	r3, [fp, #-16]
   1ea3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ea40:	ldr	r2, [r3]
   1ea44:	ldr	r3, [fp, #-16]
   1ea48:	lsl	r3, r3, #3
   1ea4c:	add	r3, r2, r3
   1ea50:	ldrb	r3, [r3, #4]
   1ea54:	and	r3, r3, #8
   1ea58:	cmp	r3, #0
   1ea5c:	bne	1ea90 <ftello64@plt+0xd3b8>
   1ea60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1ea64:	add	r3, r3, #16
   1ea68:	ldr	r1, [fp, #-16]
   1ea6c:	mov	r0, r3
   1ea70:	bl	1def8 <ftello64@plt+0xc820>
   1ea74:	mov	r3, r0
   1ea78:	eor	r3, r3, #1
   1ea7c:	uxtb	r3, r3
   1ea80:	cmp	r3, #0
   1ea84:	beq	1ea90 <ftello64@plt+0xd3b8>
   1ea88:	mov	r3, #12
   1ea8c:	b	1eba8 <ftello64@plt+0xd4d0>
   1ea90:	ldr	r3, [fp, #-8]
   1ea94:	add	r3, r3, #1
   1ea98:	str	r3, [fp, #-8]
   1ea9c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1eaa0:	ldr	r2, [r3, #8]
   1eaa4:	ldr	r3, [fp, #-8]
   1eaa8:	cmp	r2, r3
   1eaac:	bgt	1ea20 <ftello64@plt+0xd348>
   1eab0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eab4:	ldr	r1, [r3, #32]
   1eab8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eabc:	ldr	r2, [r3, #68]	; 0x44
   1eac0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1eac4:	and	r2, r2, r3
   1eac8:	mov	r3, r2
   1eacc:	lsl	r3, r3, #1
   1ead0:	add	r3, r3, r2
   1ead4:	lsl	r3, r3, #2
   1ead8:	add	r3, r1, r3
   1eadc:	str	r3, [fp, #-20]	; 0xffffffec
   1eae0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eae4:	ldr	r2, [r3, #4]
   1eae8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eaec:	ldr	r3, [r3]
   1eaf0:	cmp	r2, r3
   1eaf4:	movle	r3, #1
   1eaf8:	movgt	r3, #0
   1eafc:	uxtb	r3, r3
   1eb00:	cmp	r3, #0
   1eb04:	beq	1eb78 <ftello64@plt+0xd4a0>
   1eb08:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb0c:	ldr	r3, [r3]
   1eb10:	add	r3, r3, #1
   1eb14:	lsl	r3, r3, #1
   1eb18:	str	r3, [fp, #-24]	; 0xffffffe8
   1eb1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb20:	ldr	r2, [r3, #8]
   1eb24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1eb28:	lsl	r3, r3, #2
   1eb2c:	mov	r1, r3
   1eb30:	mov	r0, r2
   1eb34:	bl	35368 <ftello64@plt+0x23c90>
   1eb38:	str	r0, [fp, #-28]	; 0xffffffe4
   1eb3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1eb40:	cmp	r3, #0
   1eb44:	moveq	r3, #1
   1eb48:	movne	r3, #0
   1eb4c:	uxtb	r3, r3
   1eb50:	cmp	r3, #0
   1eb54:	beq	1eb60 <ftello64@plt+0xd488>
   1eb58:	mov	r3, #12
   1eb5c:	b	1eba8 <ftello64@plt+0xd4d0>
   1eb60:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb64:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1eb68:	str	r2, [r3, #8]
   1eb6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb70:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1eb74:	str	r2, [r3, #4]
   1eb78:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb7c:	ldr	r2, [r3, #8]
   1eb80:	ldr	r3, [fp, #-20]	; 0xffffffec
   1eb84:	ldr	r3, [r3]
   1eb88:	add	r0, r3, #1
   1eb8c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1eb90:	str	r0, [r1]
   1eb94:	lsl	r3, r3, #2
   1eb98:	add	r3, r2, r3
   1eb9c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1eba0:	str	r2, [r3]
   1eba4:	mov	r3, #0
   1eba8:	mov	r0, r3
   1ebac:	sub	sp, fp, #4
   1ebb0:	pop	{fp, pc}
   1ebb4:	push	{fp, lr}
   1ebb8:	add	fp, sp, #4
   1ebbc:	sub	sp, sp, #8
   1ebc0:	str	r0, [fp, #-8]
   1ebc4:	ldr	r3, [fp, #-8]
   1ebc8:	ldr	r3, [r3, #24]
   1ebcc:	mov	r0, r3
   1ebd0:	bl	16624 <ftello64@plt+0x4f4c>
   1ebd4:	ldr	r3, [fp, #-8]
   1ebd8:	ldr	r3, [r3, #36]	; 0x24
   1ebdc:	mov	r0, r3
   1ebe0:	bl	16624 <ftello64@plt+0x4f4c>
   1ebe4:	ldr	r3, [fp, #-8]
   1ebe8:	ldr	r2, [r3, #40]	; 0x28
   1ebec:	ldr	r3, [fp, #-8]
   1ebf0:	add	r3, r3, #4
   1ebf4:	cmp	r2, r3
   1ebf8:	beq	1ec20 <ftello64@plt+0xd548>
   1ebfc:	ldr	r3, [fp, #-8]
   1ec00:	ldr	r3, [r3, #40]	; 0x28
   1ec04:	ldr	r3, [r3, #8]
   1ec08:	mov	r0, r3
   1ec0c:	bl	16624 <ftello64@plt+0x4f4c>
   1ec10:	ldr	r3, [fp, #-8]
   1ec14:	ldr	r3, [r3, #40]	; 0x28
   1ec18:	mov	r0, r3
   1ec1c:	bl	16624 <ftello64@plt+0x4f4c>
   1ec20:	ldr	r3, [fp, #-8]
   1ec24:	ldr	r3, [r3, #12]
   1ec28:	mov	r0, r3
   1ec2c:	bl	16624 <ftello64@plt+0x4f4c>
   1ec30:	ldr	r3, [fp, #-8]
   1ec34:	ldr	r3, [r3, #48]	; 0x30
   1ec38:	mov	r0, r3
   1ec3c:	bl	16624 <ftello64@plt+0x4f4c>
   1ec40:	ldr	r3, [fp, #-8]
   1ec44:	ldr	r3, [r3, #44]	; 0x2c
   1ec48:	mov	r0, r3
   1ec4c:	bl	16624 <ftello64@plt+0x4f4c>
   1ec50:	ldr	r0, [fp, #-8]
   1ec54:	bl	16624 <ftello64@plt+0x4f4c>
   1ec58:	nop			; (mov r0, r0)
   1ec5c:	sub	sp, fp, #4
   1ec60:	pop	{fp, pc}
   1ec64:	push	{fp, lr}
   1ec68:	add	fp, sp, #4
   1ec6c:	sub	sp, sp, #40	; 0x28
   1ec70:	str	r0, [fp, #-32]	; 0xffffffe0
   1ec74:	str	r1, [fp, #-36]	; 0xffffffdc
   1ec78:	str	r2, [fp, #-40]	; 0xffffffd8
   1ec7c:	mov	r1, #1
   1ec80:	mov	r0, #56	; 0x38
   1ec84:	bl	351fc <ftello64@plt+0x23b24>
   1ec88:	mov	r3, r0
   1ec8c:	str	r3, [fp, #-12]
   1ec90:	ldr	r3, [fp, #-12]
   1ec94:	cmp	r3, #0
   1ec98:	moveq	r3, #1
   1ec9c:	movne	r3, #0
   1eca0:	uxtb	r3, r3
   1eca4:	cmp	r3, #0
   1eca8:	beq	1ecb4 <ftello64@plt+0xd5dc>
   1ecac:	mov	r3, #0
   1ecb0:	b	1eea0 <ftello64@plt+0xd7c8>
   1ecb4:	ldr	r3, [fp, #-12]
   1ecb8:	add	r3, r3, #4
   1ecbc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1ecc0:	mov	r0, r3
   1ecc4:	bl	1cf28 <ftello64@plt+0xb850>
   1ecc8:	str	r0, [fp, #-16]
   1eccc:	ldr	r3, [fp, #-16]
   1ecd0:	cmp	r3, #0
   1ecd4:	movne	r3, #1
   1ecd8:	moveq	r3, #0
   1ecdc:	uxtb	r3, r3
   1ece0:	cmp	r3, #0
   1ece4:	beq	1ecf8 <ftello64@plt+0xd620>
   1ece8:	ldr	r0, [fp, #-12]
   1ecec:	bl	16624 <ftello64@plt+0x4f4c>
   1ecf0:	mov	r3, #0
   1ecf4:	b	1eea0 <ftello64@plt+0xd7c8>
   1ecf8:	ldr	r3, [fp, #-12]
   1ecfc:	add	r2, r3, #4
   1ed00:	ldr	r3, [fp, #-12]
   1ed04:	str	r2, [r3, #40]	; 0x28
   1ed08:	mov	r3, #0
   1ed0c:	str	r3, [fp, #-8]
   1ed10:	b	1ee48 <ftello64@plt+0xd770>
   1ed14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ed18:	ldr	r2, [r3]
   1ed1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1ed20:	ldr	r1, [r3, #8]
   1ed24:	ldr	r3, [fp, #-8]
   1ed28:	lsl	r3, r3, #2
   1ed2c:	add	r3, r1, r3
   1ed30:	ldr	r3, [r3]
   1ed34:	lsl	r3, r3, #3
   1ed38:	add	r3, r2, r3
   1ed3c:	str	r3, [fp, #-20]	; 0xffffffec
   1ed40:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ed44:	ldrb	r3, [r3, #4]
   1ed48:	str	r3, [fp, #-24]	; 0xffffffe8
   1ed4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ed50:	cmp	r3, #1
   1ed54:	bne	1ed70 <ftello64@plt+0xd698>
   1ed58:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ed5c:	ldr	r2, [r3, #4]
   1ed60:	ldr	r3, [pc, #324]	; 1eeac <ftello64@plt+0xd7d4>
   1ed64:	and	r3, r3, r2
   1ed68:	cmp	r3, #0
   1ed6c:	beq	1ee38 <ftello64@plt+0xd760>
   1ed70:	ldr	r3, [fp, #-12]
   1ed74:	ldrb	r3, [r3, #52]	; 0x34
   1ed78:	lsr	r3, r3, #5
   1ed7c:	and	r3, r3, #1
   1ed80:	uxtb	r2, r3
   1ed84:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ed88:	ldrb	r3, [r3, #6]
   1ed8c:	lsr	r3, r3, #4
   1ed90:	and	r3, r3, #1
   1ed94:	uxtb	r3, r3
   1ed98:	orr	r3, r2, r3
   1ed9c:	uxtb	r3, r3
   1eda0:	ldr	r1, [fp, #-12]
   1eda4:	ldrb	r2, [r1, #52]	; 0x34
   1eda8:	and	r3, r3, #1
   1edac:	bic	r2, r2, #32
   1edb0:	lsl	r3, r3, #5
   1edb4:	orr	r3, r3, r2
   1edb8:	mov	r2, r3
   1edbc:	strb	r2, [r1, #52]	; 0x34
   1edc0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1edc4:	cmp	r3, #2
   1edc8:	bne	1ede0 <ftello64@plt+0xd708>
   1edcc:	ldr	r2, [fp, #-12]
   1edd0:	ldrb	r3, [r2, #52]	; 0x34
   1edd4:	orr	r3, r3, #16
   1edd8:	strb	r3, [r2, #52]	; 0x34
   1eddc:	b	1ee3c <ftello64@plt+0xd764>
   1ede0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ede4:	cmp	r3, #4
   1ede8:	bne	1ee00 <ftello64@plt+0xd728>
   1edec:	ldr	r2, [fp, #-12]
   1edf0:	ldrb	r3, [r2, #52]	; 0x34
   1edf4:	orr	r3, r3, #64	; 0x40
   1edf8:	strb	r3, [r2, #52]	; 0x34
   1edfc:	b	1ee3c <ftello64@plt+0xd764>
   1ee00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ee04:	cmp	r3, #12
   1ee08:	beq	1ee24 <ftello64@plt+0xd74c>
   1ee0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ee10:	ldr	r2, [r3, #4]
   1ee14:	ldr	r3, [pc, #144]	; 1eeac <ftello64@plt+0xd7d4>
   1ee18:	and	r3, r3, r2
   1ee1c:	cmp	r3, #0
   1ee20:	beq	1ee3c <ftello64@plt+0xd764>
   1ee24:	ldr	r2, [fp, #-12]
   1ee28:	ldrb	r3, [r2, #52]	; 0x34
   1ee2c:	orr	r3, r3, #128	; 0x80
   1ee30:	strb	r3, [r2, #52]	; 0x34
   1ee34:	b	1ee3c <ftello64@plt+0xd764>
   1ee38:	nop			; (mov r0, r0)
   1ee3c:	ldr	r3, [fp, #-8]
   1ee40:	add	r3, r3, #1
   1ee44:	str	r3, [fp, #-8]
   1ee48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1ee4c:	ldr	r2, [r3, #4]
   1ee50:	ldr	r3, [fp, #-8]
   1ee54:	cmp	r2, r3
   1ee58:	bgt	1ed14 <ftello64@plt+0xd63c>
   1ee5c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1ee60:	ldr	r1, [fp, #-12]
   1ee64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1ee68:	bl	1e9ac <ftello64@plt+0xd2d4>
   1ee6c:	str	r0, [fp, #-16]
   1ee70:	ldr	r3, [fp, #-16]
   1ee74:	cmp	r3, #0
   1ee78:	movne	r3, #1
   1ee7c:	moveq	r3, #0
   1ee80:	uxtb	r3, r3
   1ee84:	cmp	r3, #0
   1ee88:	beq	1ee9c <ftello64@plt+0xd7c4>
   1ee8c:	ldr	r0, [fp, #-12]
   1ee90:	bl	1ebb4 <ftello64@plt+0xd4dc>
   1ee94:	mov	r3, #0
   1ee98:	str	r3, [fp, #-12]
   1ee9c:	ldr	r3, [fp, #-12]
   1eea0:	mov	r0, r3
   1eea4:	sub	sp, fp, #4
   1eea8:	pop	{fp, pc}
   1eeac:	andeq	pc, r3, r0, lsl #30
   1eeb0:	push	{fp, lr}
   1eeb4:	add	fp, sp, #4
   1eeb8:	sub	sp, sp, #48	; 0x30
   1eebc:	str	r0, [fp, #-40]	; 0xffffffd8
   1eec0:	str	r1, [fp, #-44]	; 0xffffffd4
   1eec4:	str	r2, [fp, #-48]	; 0xffffffd0
   1eec8:	str	r3, [fp, #-52]	; 0xffffffcc
   1eecc:	mov	r3, #0
   1eed0:	str	r3, [fp, #-12]
   1eed4:	mov	r1, #1
   1eed8:	mov	r0, #56	; 0x38
   1eedc:	bl	351fc <ftello64@plt+0x23b24>
   1eee0:	mov	r3, r0
   1eee4:	str	r3, [fp, #-16]
   1eee8:	ldr	r3, [fp, #-16]
   1eeec:	cmp	r3, #0
   1eef0:	moveq	r3, #1
   1eef4:	movne	r3, #0
   1eef8:	uxtb	r3, r3
   1eefc:	cmp	r3, #0
   1ef00:	beq	1ef0c <ftello64@plt+0xd834>
   1ef04:	mov	r3, #0
   1ef08:	b	1f254 <ftello64@plt+0xdb7c>
   1ef0c:	ldr	r3, [fp, #-16]
   1ef10:	add	r3, r3, #4
   1ef14:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1ef18:	mov	r0, r3
   1ef1c:	bl	1cf28 <ftello64@plt+0xb850>
   1ef20:	str	r0, [fp, #-20]	; 0xffffffec
   1ef24:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ef28:	cmp	r3, #0
   1ef2c:	movne	r3, #1
   1ef30:	moveq	r3, #0
   1ef34:	uxtb	r3, r3
   1ef38:	cmp	r3, #0
   1ef3c:	beq	1ef50 <ftello64@plt+0xd878>
   1ef40:	ldr	r0, [fp, #-16]
   1ef44:	bl	16624 <ftello64@plt+0x4f4c>
   1ef48:	mov	r3, #0
   1ef4c:	b	1f254 <ftello64@plt+0xdb7c>
   1ef50:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1ef54:	uxtb	r3, r3
   1ef58:	and	r3, r3, #15
   1ef5c:	uxtb	r1, r3
   1ef60:	ldr	r2, [fp, #-16]
   1ef64:	ldrb	r3, [r2, #52]	; 0x34
   1ef68:	and	r1, r1, #15
   1ef6c:	bic	r3, r3, #15
   1ef70:	orr	r3, r1, r3
   1ef74:	strb	r3, [r2, #52]	; 0x34
   1ef78:	ldr	r3, [fp, #-16]
   1ef7c:	add	r2, r3, #4
   1ef80:	ldr	r3, [fp, #-16]
   1ef84:	str	r2, [r3, #40]	; 0x28
   1ef88:	mov	r3, #0
   1ef8c:	str	r3, [fp, #-8]
   1ef90:	b	1f1fc <ftello64@plt+0xdb24>
   1ef94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ef98:	ldr	r2, [r3]
   1ef9c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1efa0:	ldr	r1, [r3, #8]
   1efa4:	ldr	r3, [fp, #-8]
   1efa8:	lsl	r3, r3, #2
   1efac:	add	r3, r1, r3
   1efb0:	ldr	r3, [r3]
   1efb4:	lsl	r3, r3, #3
   1efb8:	add	r3, r2, r3
   1efbc:	str	r3, [fp, #-24]	; 0xffffffe8
   1efc0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1efc4:	ldrb	r3, [r3, #4]
   1efc8:	str	r3, [fp, #-28]	; 0xffffffe4
   1efcc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1efd0:	ldr	r3, [r3, #4]
   1efd4:	lsr	r3, r3, #8
   1efd8:	lsl	r3, r3, #22
   1efdc:	lsr	r3, r3, #22
   1efe0:	uxth	r3, r3
   1efe4:	str	r3, [fp, #-32]	; 0xffffffe0
   1efe8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1efec:	cmp	r3, #1
   1eff0:	bne	1f000 <ftello64@plt+0xd928>
   1eff4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1eff8:	cmp	r3, #0
   1effc:	beq	1f1ec <ftello64@plt+0xdb14>
   1f000:	ldr	r3, [fp, #-16]
   1f004:	ldrb	r3, [r3, #52]	; 0x34
   1f008:	lsr	r3, r3, #5
   1f00c:	and	r3, r3, #1
   1f010:	uxtb	r2, r3
   1f014:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f018:	ldrb	r3, [r3, #6]
   1f01c:	lsr	r3, r3, #4
   1f020:	and	r3, r3, #1
   1f024:	uxtb	r3, r3
   1f028:	orr	r3, r2, r3
   1f02c:	uxtb	r3, r3
   1f030:	ldr	r1, [fp, #-16]
   1f034:	ldrb	r2, [r1, #52]	; 0x34
   1f038:	and	r3, r3, #1
   1f03c:	bic	r2, r2, #32
   1f040:	lsl	r3, r3, #5
   1f044:	orr	r3, r3, r2
   1f048:	mov	r2, r3
   1f04c:	strb	r2, [r1, #52]	; 0x34
   1f050:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1f054:	cmp	r3, #2
   1f058:	bne	1f070 <ftello64@plt+0xd998>
   1f05c:	ldr	r2, [fp, #-16]
   1f060:	ldrb	r3, [r2, #52]	; 0x34
   1f064:	orr	r3, r3, #16
   1f068:	strb	r3, [r2, #52]	; 0x34
   1f06c:	b	1f08c <ftello64@plt+0xd9b4>
   1f070:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1f074:	cmp	r3, #4
   1f078:	bne	1f08c <ftello64@plt+0xd9b4>
   1f07c:	ldr	r2, [fp, #-16]
   1f080:	ldrb	r3, [r2, #52]	; 0x34
   1f084:	orr	r3, r3, #64	; 0x40
   1f088:	strb	r3, [r2, #52]	; 0x34
   1f08c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f090:	cmp	r3, #0
   1f094:	beq	1f1f0 <ftello64@plt+0xdb18>
   1f098:	ldr	r3, [fp, #-16]
   1f09c:	ldr	r2, [r3, #40]	; 0x28
   1f0a0:	ldr	r3, [fp, #-16]
   1f0a4:	add	r3, r3, #4
   1f0a8:	cmp	r2, r3
   1f0ac:	bne	1f140 <ftello64@plt+0xda68>
   1f0b0:	mov	r0, #12
   1f0b4:	bl	352c0 <ftello64@plt+0x23be8>
   1f0b8:	mov	r3, r0
   1f0bc:	str	r3, [fp, #-36]	; 0xffffffdc
   1f0c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f0c4:	cmp	r3, #0
   1f0c8:	moveq	r3, #1
   1f0cc:	movne	r3, #0
   1f0d0:	uxtb	r3, r3
   1f0d4:	cmp	r3, #0
   1f0d8:	beq	1f0ec <ftello64@plt+0xda14>
   1f0dc:	ldr	r0, [fp, #-16]
   1f0e0:	bl	1ebb4 <ftello64@plt+0xd4dc>
   1f0e4:	mov	r3, #0
   1f0e8:	b	1f254 <ftello64@plt+0xdb7c>
   1f0ec:	ldr	r3, [fp, #-16]
   1f0f0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f0f4:	str	r2, [r3, #40]	; 0x28
   1f0f8:	ldr	r3, [fp, #-16]
   1f0fc:	ldr	r3, [r3, #40]	; 0x28
   1f100:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1f104:	mov	r0, r3
   1f108:	bl	1cf28 <ftello64@plt+0xb850>
   1f10c:	mov	r3, r0
   1f110:	cmp	r3, #0
   1f114:	beq	1f128 <ftello64@plt+0xda50>
   1f118:	ldr	r0, [fp, #-16]
   1f11c:	bl	1ebb4 <ftello64@plt+0xd4dc>
   1f120:	mov	r3, #0
   1f124:	b	1f254 <ftello64@plt+0xdb7c>
   1f128:	mov	r3, #0
   1f12c:	str	r3, [fp, #-12]
   1f130:	ldr	r2, [fp, #-16]
   1f134:	ldrb	r3, [r2, #52]	; 0x34
   1f138:	orr	r3, r3, #128	; 0x80
   1f13c:	strb	r3, [r2, #52]	; 0x34
   1f140:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f144:	and	r3, r3, #1
   1f148:	cmp	r3, #0
   1f14c:	beq	1f160 <ftello64@plt+0xda88>
   1f150:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1f154:	and	r3, r3, #1
   1f158:	cmp	r3, #0
   1f15c:	beq	1f1c0 <ftello64@plt+0xdae8>
   1f160:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f164:	and	r3, r3, #2
   1f168:	cmp	r3, #0
   1f16c:	beq	1f180 <ftello64@plt+0xdaa8>
   1f170:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1f174:	and	r3, r3, #1
   1f178:	cmp	r3, #0
   1f17c:	bne	1f1c0 <ftello64@plt+0xdae8>
   1f180:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f184:	and	r3, r3, #16
   1f188:	cmp	r3, #0
   1f18c:	beq	1f1a0 <ftello64@plt+0xdac8>
   1f190:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1f194:	and	r3, r3, #2
   1f198:	cmp	r3, #0
   1f19c:	beq	1f1c0 <ftello64@plt+0xdae8>
   1f1a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f1a4:	and	r3, r3, #64	; 0x40
   1f1a8:	cmp	r3, #0
   1f1ac:	beq	1f1f0 <ftello64@plt+0xdb18>
   1f1b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1f1b4:	and	r3, r3, #4
   1f1b8:	cmp	r3, #0
   1f1bc:	bne	1f1f0 <ftello64@plt+0xdb18>
   1f1c0:	ldr	r3, [fp, #-16]
   1f1c4:	add	r0, r3, #4
   1f1c8:	ldr	r2, [fp, #-8]
   1f1cc:	ldr	r3, [fp, #-12]
   1f1d0:	sub	r3, r2, r3
   1f1d4:	mov	r1, r3
   1f1d8:	bl	1e180 <ftello64@plt+0xcaa8>
   1f1dc:	ldr	r3, [fp, #-12]
   1f1e0:	add	r3, r3, #1
   1f1e4:	str	r3, [fp, #-12]
   1f1e8:	b	1f1f0 <ftello64@plt+0xdb18>
   1f1ec:	nop			; (mov r0, r0)
   1f1f0:	ldr	r3, [fp, #-8]
   1f1f4:	add	r3, r3, #1
   1f1f8:	str	r3, [fp, #-8]
   1f1fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1f200:	ldr	r2, [r3, #4]
   1f204:	ldr	r3, [fp, #-8]
   1f208:	cmp	r2, r3
   1f20c:	bgt	1ef94 <ftello64@plt+0xd8bc>
   1f210:	ldr	r2, [fp, #-52]	; 0xffffffcc
   1f214:	ldr	r1, [fp, #-16]
   1f218:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1f21c:	bl	1e9ac <ftello64@plt+0xd2d4>
   1f220:	str	r0, [fp, #-20]	; 0xffffffec
   1f224:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f228:	cmp	r3, #0
   1f22c:	movne	r3, #1
   1f230:	moveq	r3, #0
   1f234:	uxtb	r3, r3
   1f238:	cmp	r3, #0
   1f23c:	beq	1f250 <ftello64@plt+0xdb78>
   1f240:	ldr	r0, [fp, #-16]
   1f244:	bl	1ebb4 <ftello64@plt+0xd4dc>
   1f248:	mov	r3, #0
   1f24c:	str	r3, [fp, #-16]
   1f250:	ldr	r3, [fp, #-16]
   1f254:	mov	r0, r3
   1f258:	sub	sp, fp, #4
   1f25c:	pop	{fp, pc}
   1f260:	push	{fp, lr}
   1f264:	add	fp, sp, #4
   1f268:	sub	sp, sp, #24
   1f26c:	str	r0, [fp, #-16]
   1f270:	str	r1, [fp, #-20]	; 0xffffffec
   1f274:	str	r2, [fp, #-24]	; 0xffffffe8
   1f278:	ldr	r3, [pc, #160]	; 1f320 <ftello64@plt+0xdc48>
   1f27c:	ldr	r3, [r3]
   1f280:	and	r3, r3, #33554432	; 0x2000000
   1f284:	cmp	r3, #0
   1f288:	movne	r3, #1
   1f28c:	moveq	r3, #0
   1f290:	uxtb	r3, r3
   1f294:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1f298:	ldrb	r2, [r1, #28]
   1f29c:	and	r3, r3, #1
   1f2a0:	bic	r2, r2, #16
   1f2a4:	lsl	r3, r3, #4
   1f2a8:	orr	r3, r3, r2
   1f2ac:	mov	r2, r3
   1f2b0:	strb	r2, [r1, #28]
   1f2b4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1f2b8:	ldrb	r3, [r2, #28]
   1f2bc:	orr	r3, r3, #128	; 0x80
   1f2c0:	strb	r3, [r2, #28]
   1f2c4:	ldr	r3, [pc, #84]	; 1f320 <ftello64@plt+0xdc48>
   1f2c8:	ldr	r3, [r3]
   1f2cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1f2d0:	ldr	r1, [fp, #-16]
   1f2d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1f2d8:	bl	20220 <ftello64@plt+0xeb48>
   1f2dc:	str	r0, [fp, #-8]
   1f2e0:	ldr	r3, [fp, #-8]
   1f2e4:	cmp	r3, #0
   1f2e8:	bne	1f2f4 <ftello64@plt+0xdc1c>
   1f2ec:	mov	r3, #0
   1f2f0:	b	1f314 <ftello64@plt+0xdc3c>
   1f2f4:	ldr	r2, [pc, #40]	; 1f324 <ftello64@plt+0xdc4c>
   1f2f8:	ldr	r3, [fp, #-8]
   1f2fc:	ldr	r3, [r2, r3, lsl #2]
   1f300:	ldr	r2, [pc, #32]	; 1f328 <ftello64@plt+0xdc50>
   1f304:	add	r3, r3, r2
   1f308:	mov	r0, r3
   1f30c:	bl	1154c <gettext@plt>
   1f310:	mov	r3, r0
   1f314:	mov	r0, r3
   1f318:	sub	sp, fp, #4
   1f31c:	pop	{fp, pc}
   1f320:	andeq	fp, r4, r4, asr #18
   1f324:	andeq	sl, r3, ip, ror #5
   1f328:	andeq	sl, r3, ip, ror #2
   1f32c:	push	{fp}		; (str fp, [sp, #-4]!)
   1f330:	add	fp, sp, #0
   1f334:	sub	sp, sp, #20
   1f338:	str	r0, [fp, #-16]
   1f33c:	ldr	r3, [pc, #36]	; 1f368 <ftello64@plt+0xdc90>
   1f340:	ldr	r3, [r3]
   1f344:	str	r3, [fp, #-8]
   1f348:	ldr	r2, [pc, #24]	; 1f368 <ftello64@plt+0xdc90>
   1f34c:	ldr	r3, [fp, #-16]
   1f350:	str	r3, [r2]
   1f354:	ldr	r3, [fp, #-8]
   1f358:	mov	r0, r3
   1f35c:	add	sp, fp, #0
   1f360:	pop	{fp}		; (ldr fp, [sp], #4)
   1f364:	bx	lr
   1f368:	andeq	fp, r4, r4, asr #18
   1f36c:	push	{fp, lr}
   1f370:	add	fp, sp, #4
   1f374:	sub	sp, sp, #16
   1f378:	str	r0, [fp, #-16]
   1f37c:	ldr	r3, [fp, #-16]
   1f380:	ldr	r3, [r3]
   1f384:	str	r3, [fp, #-8]
   1f388:	ldr	r3, [fp, #-16]
   1f38c:	ldr	r3, [r3, #16]
   1f390:	str	r3, [fp, #-12]
   1f394:	mov	r2, #256	; 0x100
   1f398:	mov	r1, #0
   1f39c:	ldr	r0, [fp, #-12]
   1f3a0:	bl	115ac <memset@plt>
   1f3a4:	ldr	r3, [fp, #-8]
   1f3a8:	ldr	r3, [r3, #36]	; 0x24
   1f3ac:	ldr	r2, [fp, #-12]
   1f3b0:	mov	r1, r3
   1f3b4:	ldr	r0, [fp, #-16]
   1f3b8:	bl	1f46c <ftello64@plt+0xdd94>
   1f3bc:	ldr	r3, [fp, #-8]
   1f3c0:	ldr	r2, [r3, #36]	; 0x24
   1f3c4:	ldr	r3, [fp, #-8]
   1f3c8:	ldr	r3, [r3, #40]	; 0x28
   1f3cc:	cmp	r2, r3
   1f3d0:	beq	1f3ec <ftello64@plt+0xdd14>
   1f3d4:	ldr	r3, [fp, #-8]
   1f3d8:	ldr	r3, [r3, #40]	; 0x28
   1f3dc:	ldr	r2, [fp, #-12]
   1f3e0:	mov	r1, r3
   1f3e4:	ldr	r0, [fp, #-16]
   1f3e8:	bl	1f46c <ftello64@plt+0xdd94>
   1f3ec:	ldr	r3, [fp, #-8]
   1f3f0:	ldr	r2, [r3, #36]	; 0x24
   1f3f4:	ldr	r3, [fp, #-8]
   1f3f8:	ldr	r3, [r3, #44]	; 0x2c
   1f3fc:	cmp	r2, r3
   1f400:	beq	1f41c <ftello64@plt+0xdd44>
   1f404:	ldr	r3, [fp, #-8]
   1f408:	ldr	r3, [r3, #44]	; 0x2c
   1f40c:	ldr	r2, [fp, #-12]
   1f410:	mov	r1, r3
   1f414:	ldr	r0, [fp, #-16]
   1f418:	bl	1f46c <ftello64@plt+0xdd94>
   1f41c:	ldr	r3, [fp, #-8]
   1f420:	ldr	r2, [r3, #36]	; 0x24
   1f424:	ldr	r3, [fp, #-8]
   1f428:	ldr	r3, [r3, #48]	; 0x30
   1f42c:	cmp	r2, r3
   1f430:	beq	1f44c <ftello64@plt+0xdd74>
   1f434:	ldr	r3, [fp, #-8]
   1f438:	ldr	r3, [r3, #48]	; 0x30
   1f43c:	ldr	r2, [fp, #-12]
   1f440:	mov	r1, r3
   1f444:	ldr	r0, [fp, #-16]
   1f448:	bl	1f46c <ftello64@plt+0xdd94>
   1f44c:	ldr	r2, [fp, #-16]
   1f450:	ldrb	r3, [r2, #28]
   1f454:	orr	r3, r3, #8
   1f458:	strb	r3, [r2, #28]
   1f45c:	mov	r3, #0
   1f460:	mov	r0, r3
   1f464:	sub	sp, fp, #4
   1f468:	pop	{fp, pc}
   1f46c:	push	{fp, lr}
   1f470:	add	fp, sp, #4
   1f474:	sub	sp, sp, #440	; 0x1b8
   1f478:	str	r0, [fp, #-432]	; 0xfffffe50
   1f47c:	str	r1, [fp, #-436]	; 0xfffffe4c
   1f480:	str	r2, [fp, #-440]	; 0xfffffe48
   1f484:	ldr	r3, [fp, #-432]	; 0xfffffe50
   1f488:	ldr	r3, [r3]
   1f48c:	str	r3, [fp, #-36]	; 0xffffffdc
   1f490:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f494:	ldr	r3, [r3, #92]	; 0x5c
   1f498:	cmp	r3, #1
   1f49c:	bne	1f4bc <ftello64@plt+0xdde4>
   1f4a0:	ldr	r3, [fp, #-432]	; 0xfffffe50
   1f4a4:	ldr	r3, [r3, #12]
   1f4a8:	and	r3, r3, #4194304	; 0x400000
   1f4ac:	cmp	r3, #0
   1f4b0:	beq	1f4bc <ftello64@plt+0xdde4>
   1f4b4:	mov	r3, #1
   1f4b8:	b	1f4c0 <ftello64@plt+0xdde8>
   1f4bc:	mov	r3, #0
   1f4c0:	strb	r3, [fp, #-37]	; 0xffffffdb
   1f4c4:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1f4c8:	and	r3, r3, #1
   1f4cc:	strb	r3, [fp, #-37]	; 0xffffffdb
   1f4d0:	mov	r3, #0
   1f4d4:	str	r3, [fp, #-8]
   1f4d8:	b	1fb7c <ftello64@plt+0xe4a4>
   1f4dc:	ldr	r3, [fp, #-436]	; 0xfffffe4c
   1f4e0:	ldr	r2, [r3, #12]
   1f4e4:	ldr	r3, [fp, #-8]
   1f4e8:	lsl	r3, r3, #2
   1f4ec:	add	r3, r2, r3
   1f4f0:	ldr	r3, [r3]
   1f4f4:	str	r3, [fp, #-12]
   1f4f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f4fc:	ldr	r2, [r3]
   1f500:	ldr	r3, [fp, #-12]
   1f504:	lsl	r3, r3, #3
   1f508:	add	r3, r2, r3
   1f50c:	ldrb	r3, [r3, #4]
   1f510:	str	r3, [fp, #-44]	; 0xffffffd4
   1f514:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1f518:	cmp	r3, #1
   1f51c:	bne	1f750 <ftello64@plt+0xe078>
   1f520:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f524:	ldr	r2, [r3]
   1f528:	ldr	r3, [fp, #-12]
   1f52c:	lsl	r3, r3, #3
   1f530:	add	r3, r2, r3
   1f534:	ldrb	r3, [r3]
   1f538:	mov	r2, r3
   1f53c:	ldr	r3, [fp, #-440]	; 0xfffffe48
   1f540:	str	r3, [fp, #-56]	; 0xffffffc8
   1f544:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1f548:	strb	r3, [fp, #-57]	; 0xffffffc7
   1f54c:	str	r2, [fp, #-64]	; 0xffffffc0
   1f550:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1f554:	ldr	r2, [fp, #-56]	; 0xffffffc8
   1f558:	add	r3, r2, r3
   1f55c:	mov	r2, #1
   1f560:	strb	r2, [r3]
   1f564:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   1f568:	cmp	r3, #0
   1f56c:	beq	1f590 <ftello64@plt+0xdeb8>
   1f570:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1f574:	bl	113b4 <tolower@plt>
   1f578:	mov	r3, r0
   1f57c:	mov	r2, r3
   1f580:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1f584:	add	r3, r3, r2
   1f588:	mov	r2, #1
   1f58c:	strb	r2, [r3]
   1f590:	ldr	r3, [fp, #-432]	; 0xfffffe50
   1f594:	ldr	r3, [r3, #12]
   1f598:	and	r3, r3, #4194304	; 0x400000
   1f59c:	cmp	r3, #0
   1f5a0:	beq	1fb70 <ftello64@plt+0xe498>
   1f5a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f5a8:	ldr	r3, [r3, #92]	; 0x5c
   1f5ac:	cmp	r3, #1
   1f5b0:	ble	1fb70 <ftello64@plt+0xe498>
   1f5b4:	sub	r3, fp, #140	; 0x8c
   1f5b8:	str	r3, [fp, #-16]
   1f5bc:	ldr	r3, [fp, #-16]
   1f5c0:	add	r2, r3, #1
   1f5c4:	str	r2, [fp, #-16]
   1f5c8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f5cc:	ldr	r1, [r2]
   1f5d0:	ldr	r2, [fp, #-12]
   1f5d4:	lsl	r2, r2, #3
   1f5d8:	add	r2, r1, r2
   1f5dc:	ldrb	r2, [r2]
   1f5e0:	strb	r2, [r3]
   1f5e4:	b	1f610 <ftello64@plt+0xdf38>
   1f5e8:	ldr	r3, [fp, #-16]
   1f5ec:	add	r2, r3, #1
   1f5f0:	str	r2, [fp, #-16]
   1f5f4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1f5f8:	ldr	r1, [r2]
   1f5fc:	ldr	r2, [fp, #-12]
   1f600:	lsl	r2, r2, #3
   1f604:	add	r2, r1, r2
   1f608:	ldrb	r2, [r2]
   1f60c:	strb	r2, [r3]
   1f610:	ldr	r3, [fp, #-12]
   1f614:	add	r3, r3, #1
   1f618:	str	r3, [fp, #-12]
   1f61c:	ldr	r2, [fp, #-12]
   1f620:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f624:	ldr	r3, [r3, #8]
   1f628:	cmp	r2, r3
   1f62c:	bcs	1f678 <ftello64@plt+0xdfa0>
   1f630:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f634:	ldr	r2, [r3]
   1f638:	ldr	r3, [fp, #-12]
   1f63c:	lsl	r3, r3, #3
   1f640:	add	r3, r2, r3
   1f644:	ldrb	r3, [r3, #4]
   1f648:	cmp	r3, #1
   1f64c:	bne	1f678 <ftello64@plt+0xdfa0>
   1f650:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f654:	ldr	r2, [r3]
   1f658:	ldr	r3, [fp, #-12]
   1f65c:	lsl	r3, r3, #3
   1f660:	add	r3, r2, r3
   1f664:	ldrb	r3, [r3, #6]
   1f668:	and	r3, r3, #32
   1f66c:	uxtb	r3, r3
   1f670:	cmp	r3, #0
   1f674:	bne	1f5e8 <ftello64@plt+0xdf10>
   1f678:	sub	r3, fp, #152	; 0x98
   1f67c:	mov	r2, #8
   1f680:	mov	r1, #0
   1f684:	mov	r0, r3
   1f688:	bl	115ac <memset@plt>
   1f68c:	ldr	r2, [fp, #-16]
   1f690:	sub	r3, fp, #140	; 0x8c
   1f694:	sub	r3, r2, r3
   1f698:	mov	r2, r3
   1f69c:	sub	r3, fp, #152	; 0x98
   1f6a0:	sub	r1, fp, #140	; 0x8c
   1f6a4:	sub	r0, fp, #144	; 0x90
   1f6a8:	bl	36210 <ftello64@plt+0x24b38>
   1f6ac:	mov	r1, r0
   1f6b0:	ldr	r2, [fp, #-16]
   1f6b4:	sub	r3, fp, #140	; 0x8c
   1f6b8:	sub	r3, r2, r3
   1f6bc:	cmp	r1, r3
   1f6c0:	bne	1fb70 <ftello64@plt+0xe498>
   1f6c4:	ldr	r3, [fp, #-144]	; 0xffffff70
   1f6c8:	mov	r0, r3
   1f6cc:	bl	113cc <towlower@plt>
   1f6d0:	mov	r1, r0
   1f6d4:	sub	r2, fp, #152	; 0x98
   1f6d8:	sub	r3, fp, #140	; 0x8c
   1f6dc:	mov	r0, r3
   1f6e0:	bl	11300 <wcrtomb@plt>
   1f6e4:	mov	r3, r0
   1f6e8:	cmn	r3, #1
   1f6ec:	beq	1fb70 <ftello64@plt+0xe498>
   1f6f0:	ldrb	r3, [fp, #-140]	; 0xffffff74
   1f6f4:	mov	r2, r3
   1f6f8:	ldr	r3, [fp, #-440]	; 0xfffffe48
   1f6fc:	str	r3, [fp, #-68]	; 0xffffffbc
   1f700:	mov	r3, #0
   1f704:	strb	r3, [fp, #-69]	; 0xffffffbb
   1f708:	str	r2, [fp, #-76]	; 0xffffffb4
   1f70c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1f710:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1f714:	add	r3, r2, r3
   1f718:	mov	r2, #1
   1f71c:	strb	r2, [r3]
   1f720:	ldrb	r3, [fp, #-69]	; 0xffffffbb
   1f724:	cmp	r3, #0
   1f728:	beq	1fb70 <ftello64@plt+0xe498>
   1f72c:	ldr	r0, [fp, #-76]	; 0xffffffb4
   1f730:	bl	113b4 <tolower@plt>
   1f734:	mov	r3, r0
   1f738:	mov	r2, r3
   1f73c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1f740:	add	r3, r3, r2
   1f744:	mov	r2, #1
   1f748:	strb	r2, [r3]
   1f74c:	b	1fb70 <ftello64@plt+0xe498>
   1f750:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1f754:	cmp	r3, #3
   1f758:	bne	1f858 <ftello64@plt+0xe180>
   1f75c:	mov	r3, #0
   1f760:	str	r3, [fp, #-20]	; 0xffffffec
   1f764:	mov	r3, #0
   1f768:	str	r3, [fp, #-24]	; 0xffffffe8
   1f76c:	b	1f848 <ftello64@plt+0xe170>
   1f770:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f774:	ldr	r2, [r3]
   1f778:	ldr	r3, [fp, #-12]
   1f77c:	lsl	r3, r3, #3
   1f780:	add	r3, r2, r3
   1f784:	ldr	r2, [r3]
   1f788:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f78c:	lsl	r3, r3, #2
   1f790:	add	r3, r2, r3
   1f794:	ldr	r3, [r3]
   1f798:	str	r3, [fp, #-48]	; 0xffffffd0
   1f79c:	mov	r3, #0
   1f7a0:	str	r3, [fp, #-28]	; 0xffffffe4
   1f7a4:	b	1f830 <ftello64@plt+0xe158>
   1f7a8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1f7ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1f7b0:	lsr	r3, r2, r3
   1f7b4:	and	r3, r3, #1
   1f7b8:	cmp	r3, #0
   1f7bc:	beq	1f818 <ftello64@plt+0xe140>
   1f7c0:	ldr	r3, [fp, #-440]	; 0xfffffe48
   1f7c4:	str	r3, [fp, #-80]	; 0xffffffb0
   1f7c8:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1f7cc:	strb	r3, [fp, #-81]	; 0xffffffaf
   1f7d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f7d4:	str	r3, [fp, #-88]	; 0xffffffa8
   1f7d8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1f7dc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1f7e0:	add	r3, r2, r3
   1f7e4:	mov	r2, #1
   1f7e8:	strb	r2, [r3]
   1f7ec:	ldrb	r3, [fp, #-81]	; 0xffffffaf
   1f7f0:	cmp	r3, #0
   1f7f4:	beq	1f818 <ftello64@plt+0xe140>
   1f7f8:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1f7fc:	bl	113b4 <tolower@plt>
   1f800:	mov	r3, r0
   1f804:	mov	r2, r3
   1f808:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1f80c:	add	r3, r3, r2
   1f810:	mov	r2, #1
   1f814:	strb	r2, [r3]
   1f818:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1f81c:	add	r3, r3, #1
   1f820:	str	r3, [fp, #-28]	; 0xffffffe4
   1f824:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1f828:	add	r3, r3, #1
   1f82c:	str	r3, [fp, #-24]	; 0xffffffe8
   1f830:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1f834:	cmp	r3, #31
   1f838:	ble	1f7a8 <ftello64@plt+0xe0d0>
   1f83c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f840:	add	r3, r3, #1
   1f844:	str	r3, [fp, #-20]	; 0xffffffec
   1f848:	ldr	r3, [fp, #-20]	; 0xffffffec
   1f84c:	cmp	r3, #7
   1f850:	ble	1f770 <ftello64@plt+0xe098>
   1f854:	b	1fb70 <ftello64@plt+0xe498>
   1f858:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1f85c:	cmp	r3, #6
   1f860:	bne	1fb1c <ftello64@plt+0xe444>
   1f864:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f868:	ldr	r2, [r3]
   1f86c:	ldr	r3, [fp, #-12]
   1f870:	lsl	r3, r3, #3
   1f874:	add	r3, r2, r3
   1f878:	ldr	r3, [r3]
   1f87c:	str	r3, [fp, #-52]	; 0xffffffcc
   1f880:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1f884:	ldr	r3, [r3, #92]	; 0x5c
   1f888:	cmp	r3, #1
   1f88c:	ble	1f980 <ftello64@plt+0xe2a8>
   1f890:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1f894:	ldr	r3, [r3, #36]	; 0x24
   1f898:	cmp	r3, #0
   1f89c:	bne	1f8c8 <ftello64@plt+0xe1f0>
   1f8a0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1f8a4:	ldrb	r3, [r3, #16]
   1f8a8:	and	r3, r3, #1
   1f8ac:	uxtb	r3, r3
   1f8b0:	cmp	r3, #0
   1f8b4:	bne	1f8c8 <ftello64@plt+0xe1f0>
   1f8b8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1f8bc:	ldr	r3, [r3, #32]
   1f8c0:	cmp	r3, #0
   1f8c4:	beq	1f980 <ftello64@plt+0xe2a8>
   1f8c8:	mov	r3, #0
   1f8cc:	strb	r3, [fp, #-153]	; 0xffffff67
   1f8d0:	sub	r3, fp, #164	; 0xa4
   1f8d4:	mov	r2, #8
   1f8d8:	mov	r1, #0
   1f8dc:	mov	r0, r3
   1f8e0:	bl	115ac <memset@plt>
   1f8e4:	sub	r3, fp, #164	; 0xa4
   1f8e8:	sub	r1, fp, #153	; 0x99
   1f8ec:	mov	r2, #1
   1f8f0:	mov	r0, #0
   1f8f4:	bl	36210 <ftello64@plt+0x24b38>
   1f8f8:	mov	r3, r0
   1f8fc:	cmn	r3, #2
   1f900:	bne	1f960 <ftello64@plt+0xe288>
   1f904:	ldrb	r3, [fp, #-153]	; 0xffffff67
   1f908:	mov	r2, r3
   1f90c:	ldr	r3, [fp, #-440]	; 0xfffffe48
   1f910:	str	r3, [fp, #-92]	; 0xffffffa4
   1f914:	mov	r3, #0
   1f918:	strb	r3, [fp, #-93]	; 0xffffffa3
   1f91c:	str	r2, [fp, #-100]	; 0xffffff9c
   1f920:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1f924:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1f928:	add	r3, r2, r3
   1f92c:	mov	r2, #1
   1f930:	strb	r2, [r3]
   1f934:	ldrb	r3, [fp, #-93]	; 0xffffffa3
   1f938:	cmp	r3, #0
   1f93c:	beq	1f960 <ftello64@plt+0xe288>
   1f940:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1f944:	bl	113b4 <tolower@plt>
   1f948:	mov	r3, r0
   1f94c:	mov	r2, r3
   1f950:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1f954:	add	r3, r3, r2
   1f958:	mov	r2, #1
   1f95c:	strb	r2, [r3]
   1f960:	ldrb	r3, [fp, #-153]	; 0xffffff67
   1f964:	add	r3, r3, #1
   1f968:	uxtb	r3, r3
   1f96c:	strb	r3, [fp, #-153]	; 0xffffff67
   1f970:	ldrb	r3, [fp, #-153]	; 0xffffff67
   1f974:	cmp	r3, #0
   1f978:	bne	1f8d0 <ftello64@plt+0xe1f8>
   1f97c:	b	1fb70 <ftello64@plt+0xe498>
   1f980:	mov	r3, #0
   1f984:	str	r3, [fp, #-32]	; 0xffffffe0
   1f988:	b	1fb04 <ftello64@plt+0xe42c>
   1f98c:	sub	r3, fp, #172	; 0xac
   1f990:	mov	r2, #8
   1f994:	mov	r1, #0
   1f998:	mov	r0, r3
   1f99c:	bl	115ac <memset@plt>
   1f9a0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1f9a4:	ldr	r2, [r3]
   1f9a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1f9ac:	lsl	r3, r3, #2
   1f9b0:	add	r3, r2, r3
   1f9b4:	ldr	r1, [r3]
   1f9b8:	sub	r2, fp, #172	; 0xac
   1f9bc:	sub	r3, fp, #428	; 0x1ac
   1f9c0:	mov	r0, r3
   1f9c4:	bl	11300 <wcrtomb@plt>
   1f9c8:	mov	r3, r0
   1f9cc:	cmn	r3, #1
   1f9d0:	beq	1fa34 <ftello64@plt+0xe35c>
   1f9d4:	sub	r3, fp, #428	; 0x1ac
   1f9d8:	ldrb	r3, [r3]
   1f9dc:	mov	r2, r3
   1f9e0:	ldr	r3, [fp, #-440]	; 0xfffffe48
   1f9e4:	str	r3, [fp, #-104]	; 0xffffff98
   1f9e8:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1f9ec:	strb	r3, [fp, #-105]	; 0xffffff97
   1f9f0:	str	r2, [fp, #-112]	; 0xffffff90
   1f9f4:	ldr	r3, [fp, #-112]	; 0xffffff90
   1f9f8:	ldr	r2, [fp, #-104]	; 0xffffff98
   1f9fc:	add	r3, r2, r3
   1fa00:	mov	r2, #1
   1fa04:	strb	r2, [r3]
   1fa08:	ldrb	r3, [fp, #-105]	; 0xffffff97
   1fa0c:	cmp	r3, #0
   1fa10:	beq	1fa34 <ftello64@plt+0xe35c>
   1fa14:	ldr	r0, [fp, #-112]	; 0xffffff90
   1fa18:	bl	113b4 <tolower@plt>
   1fa1c:	mov	r3, r0
   1fa20:	mov	r2, r3
   1fa24:	ldr	r3, [fp, #-104]	; 0xffffff98
   1fa28:	add	r3, r3, r2
   1fa2c:	mov	r2, #1
   1fa30:	strb	r2, [r3]
   1fa34:	ldr	r3, [fp, #-432]	; 0xfffffe50
   1fa38:	ldr	r3, [r3, #12]
   1fa3c:	and	r3, r3, #4194304	; 0x400000
   1fa40:	cmp	r3, #0
   1fa44:	beq	1faf8 <ftello64@plt+0xe420>
   1fa48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1fa4c:	ldr	r3, [r3, #92]	; 0x5c
   1fa50:	cmp	r3, #1
   1fa54:	ble	1faf8 <ftello64@plt+0xe420>
   1fa58:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1fa5c:	ldr	r2, [r3]
   1fa60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fa64:	lsl	r3, r3, #2
   1fa68:	add	r3, r2, r3
   1fa6c:	ldr	r3, [r3]
   1fa70:	mov	r0, r3
   1fa74:	bl	113cc <towlower@plt>
   1fa78:	mov	r1, r0
   1fa7c:	sub	r2, fp, #172	; 0xac
   1fa80:	sub	r3, fp, #428	; 0x1ac
   1fa84:	mov	r0, r3
   1fa88:	bl	11300 <wcrtomb@plt>
   1fa8c:	mov	r3, r0
   1fa90:	cmn	r3, #1
   1fa94:	beq	1faf8 <ftello64@plt+0xe420>
   1fa98:	sub	r3, fp, #428	; 0x1ac
   1fa9c:	ldrb	r3, [r3]
   1faa0:	mov	r2, r3
   1faa4:	ldr	r3, [fp, #-440]	; 0xfffffe48
   1faa8:	str	r3, [fp, #-116]	; 0xffffff8c
   1faac:	mov	r3, #0
   1fab0:	strb	r3, [fp, #-117]	; 0xffffff8b
   1fab4:	str	r2, [fp, #-124]	; 0xffffff84
   1fab8:	ldr	r3, [fp, #-124]	; 0xffffff84
   1fabc:	ldr	r2, [fp, #-116]	; 0xffffff8c
   1fac0:	add	r3, r2, r3
   1fac4:	mov	r2, #1
   1fac8:	strb	r2, [r3]
   1facc:	ldrb	r3, [fp, #-117]	; 0xffffff8b
   1fad0:	cmp	r3, #0
   1fad4:	beq	1faf8 <ftello64@plt+0xe420>
   1fad8:	ldr	r0, [fp, #-124]	; 0xffffff84
   1fadc:	bl	113b4 <tolower@plt>
   1fae0:	mov	r3, r0
   1fae4:	mov	r2, r3
   1fae8:	ldr	r3, [fp, #-116]	; 0xffffff8c
   1faec:	add	r3, r3, r2
   1faf0:	mov	r2, #1
   1faf4:	strb	r2, [r3]
   1faf8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fafc:	add	r3, r3, #1
   1fb00:	str	r3, [fp, #-32]	; 0xffffffe0
   1fb04:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1fb08:	ldr	r2, [r3, #20]
   1fb0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1fb10:	cmp	r2, r3
   1fb14:	bgt	1f98c <ftello64@plt+0xe2b4>
   1fb18:	b	1fb70 <ftello64@plt+0xe498>
   1fb1c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1fb20:	cmp	r3, #5
   1fb24:	beq	1fb40 <ftello64@plt+0xe468>
   1fb28:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1fb2c:	cmp	r3, #7
   1fb30:	beq	1fb40 <ftello64@plt+0xe468>
   1fb34:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1fb38:	cmp	r3, #2
   1fb3c:	bne	1fb70 <ftello64@plt+0xe498>
   1fb40:	mov	r2, #256	; 0x100
   1fb44:	mov	r1, #1
   1fb48:	ldr	r0, [fp, #-440]	; 0xfffffe48
   1fb4c:	bl	115ac <memset@plt>
   1fb50:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1fb54:	cmp	r3, #2
   1fb58:	bne	1fb94 <ftello64@plt+0xe4bc>
   1fb5c:	ldr	r2, [fp, #-432]	; 0xfffffe50
   1fb60:	ldrb	r3, [r2, #28]
   1fb64:	orr	r3, r3, #1
   1fb68:	strb	r3, [r2, #28]
   1fb6c:	b	1fb94 <ftello64@plt+0xe4bc>
   1fb70:	ldr	r3, [fp, #-8]
   1fb74:	add	r3, r3, #1
   1fb78:	str	r3, [fp, #-8]
   1fb7c:	ldr	r3, [fp, #-436]	; 0xfffffe4c
   1fb80:	ldr	r2, [r3, #8]
   1fb84:	ldr	r3, [fp, #-8]
   1fb88:	cmp	r2, r3
   1fb8c:	bgt	1f4dc <ftello64@plt+0xde04>
   1fb90:	b	1fb98 <ftello64@plt+0xe4c0>
   1fb94:	nop			; (mov r0, r0)
   1fb98:	sub	sp, fp, #4
   1fb9c:	pop	{fp, pc}
   1fba0:	push	{fp, lr}
   1fba4:	add	fp, sp, #4
   1fba8:	sub	sp, sp, #24
   1fbac:	str	r0, [fp, #-16]
   1fbb0:	str	r1, [fp, #-20]	; 0xffffffec
   1fbb4:	str	r2, [fp, #-24]	; 0xffffffe8
   1fbb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fbbc:	and	r3, r3, #1
   1fbc0:	cmp	r3, #0
   1fbc4:	beq	1fbd0 <ftello64@plt+0xe4f8>
   1fbc8:	ldr	r3, [pc, #428]	; 1fd7c <ftello64@plt+0xe6a4>
   1fbcc:	b	1fbd4 <ftello64@plt+0xe4fc>
   1fbd0:	ldr	r3, [pc, #424]	; 1fd80 <ftello64@plt+0xe6a8>
   1fbd4:	str	r3, [fp, #-12]
   1fbd8:	ldr	r3, [fp, #-16]
   1fbdc:	mov	r2, #0
   1fbe0:	str	r2, [r3]
   1fbe4:	ldr	r3, [fp, #-16]
   1fbe8:	mov	r2, #0
   1fbec:	str	r2, [r3, #4]
   1fbf0:	ldr	r3, [fp, #-16]
   1fbf4:	mov	r2, #0
   1fbf8:	str	r2, [r3, #8]
   1fbfc:	mov	r0, #256	; 0x100
   1fc00:	bl	352c0 <ftello64@plt+0x23be8>
   1fc04:	mov	r3, r0
   1fc08:	mov	r2, r3
   1fc0c:	ldr	r3, [fp, #-16]
   1fc10:	str	r2, [r3, #16]
   1fc14:	ldr	r3, [fp, #-16]
   1fc18:	ldr	r3, [r3, #16]
   1fc1c:	cmp	r3, #0
   1fc20:	moveq	r3, #1
   1fc24:	movne	r3, #0
   1fc28:	uxtb	r3, r3
   1fc2c:	cmp	r3, #0
   1fc30:	beq	1fc3c <ftello64@plt+0xe564>
   1fc34:	mov	r3, #12
   1fc38:	b	1fd70 <ftello64@plt+0xe698>
   1fc3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fc40:	and	r3, r3, #2
   1fc44:	cmp	r3, #0
   1fc48:	beq	1fc54 <ftello64@plt+0xe57c>
   1fc4c:	mov	r3, #4194304	; 0x400000
   1fc50:	b	1fc58 <ftello64@plt+0xe580>
   1fc54:	mov	r3, #0
   1fc58:	ldr	r2, [fp, #-12]
   1fc5c:	orr	r3, r2, r3
   1fc60:	str	r3, [fp, #-12]
   1fc64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fc68:	and	r3, r3, #4
   1fc6c:	cmp	r3, #0
   1fc70:	beq	1fca0 <ftello64@plt+0xe5c8>
   1fc74:	ldr	r3, [fp, #-12]
   1fc78:	bic	r3, r3, #64	; 0x40
   1fc7c:	str	r3, [fp, #-12]
   1fc80:	ldr	r3, [fp, #-12]
   1fc84:	orr	r3, r3, #256	; 0x100
   1fc88:	str	r3, [fp, #-12]
   1fc8c:	ldr	r2, [fp, #-16]
   1fc90:	ldrb	r3, [r2, #28]
   1fc94:	orr	r3, r3, #128	; 0x80
   1fc98:	strb	r3, [r2, #28]
   1fc9c:	b	1fcb0 <ftello64@plt+0xe5d8>
   1fca0:	ldr	r2, [fp, #-16]
   1fca4:	ldrb	r3, [r2, #28]
   1fca8:	bic	r3, r3, #128	; 0x80
   1fcac:	strb	r3, [r2, #28]
   1fcb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fcb4:	and	r3, r3, #8
   1fcb8:	cmp	r3, #0
   1fcbc:	movne	r3, #1
   1fcc0:	moveq	r3, #0
   1fcc4:	uxtb	r3, r3
   1fcc8:	ldr	r1, [fp, #-16]
   1fccc:	ldrb	r2, [r1, #28]
   1fcd0:	and	r3, r3, #1
   1fcd4:	bic	r2, r2, #16
   1fcd8:	lsl	r3, r3, #4
   1fcdc:	orr	r3, r3, r2
   1fce0:	mov	r2, r3
   1fce4:	strb	r2, [r1, #28]
   1fce8:	ldr	r3, [fp, #-16]
   1fcec:	mov	r2, #0
   1fcf0:	str	r2, [r3, #20]
   1fcf4:	ldr	r0, [fp, #-20]	; 0xffffffec
   1fcf8:	bl	11558 <strlen@plt>
   1fcfc:	mov	r2, r0
   1fd00:	ldr	r3, [fp, #-12]
   1fd04:	ldr	r1, [fp, #-20]	; 0xffffffec
   1fd08:	ldr	r0, [fp, #-16]
   1fd0c:	bl	20220 <ftello64@plt+0xeb48>
   1fd10:	str	r0, [fp, #-8]
   1fd14:	ldr	r3, [fp, #-8]
   1fd18:	cmp	r3, #16
   1fd1c:	bne	1fd28 <ftello64@plt+0xe650>
   1fd20:	mov	r3, #8
   1fd24:	str	r3, [fp, #-8]
   1fd28:	ldr	r3, [fp, #-8]
   1fd2c:	cmp	r3, #0
   1fd30:	moveq	r3, #1
   1fd34:	movne	r3, #0
   1fd38:	uxtb	r3, r3
   1fd3c:	cmp	r3, #0
   1fd40:	beq	1fd50 <ftello64@plt+0xe678>
   1fd44:	ldr	r0, [fp, #-16]
   1fd48:	bl	1f36c <ftello64@plt+0xdc94>
   1fd4c:	b	1fd6c <ftello64@plt+0xe694>
   1fd50:	ldr	r3, [fp, #-16]
   1fd54:	ldr	r3, [r3, #16]
   1fd58:	mov	r0, r3
   1fd5c:	bl	16624 <ftello64@plt+0x4f4c>
   1fd60:	ldr	r3, [fp, #-16]
   1fd64:	mov	r2, #0
   1fd68:	str	r2, [r3, #16]
   1fd6c:	ldr	r3, [fp, #-8]
   1fd70:	mov	r0, r3
   1fd74:	sub	sp, fp, #4
   1fd78:	pop	{fp, pc}
   1fd7c:	strdeq	fp, [r3], -ip
   1fd80:	smlabteq	r1, r6, r2, r0
   1fd84:	push	{fp, lr}
   1fd88:	add	fp, sp, #4
   1fd8c:	sub	sp, sp, #32
   1fd90:	str	r0, [fp, #-24]	; 0xffffffe8
   1fd94:	str	r1, [fp, #-28]	; 0xffffffe4
   1fd98:	str	r2, [fp, #-32]	; 0xffffffe0
   1fd9c:	str	r3, [fp, #-36]	; 0xffffffdc
   1fda0:	mov	r3, #17
   1fda4:	str	r3, [fp, #-12]
   1fda8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fdac:	lsr	r3, r3, #31
   1fdb0:	uxtb	r3, r3
   1fdb4:	cmp	r3, #0
   1fdb8:	bne	1fddc <ftello64@plt+0xe704>
   1fdbc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1fdc0:	ldr	r3, [fp, #-12]
   1fdc4:	cmp	r2, r3
   1fdc8:	movge	r3, #1
   1fdcc:	movlt	r3, #0
   1fdd0:	uxtb	r3, r3
   1fdd4:	cmp	r3, #0
   1fdd8:	beq	1fde0 <ftello64@plt+0xe708>
   1fddc:	bl	1169c <abort@plt>
   1fde0:	ldr	r2, [pc, #176]	; 1fe98 <ftello64@plt+0xe7c0>
   1fde4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fde8:	ldr	r3, [r2, r3, lsl #2]
   1fdec:	ldr	r2, [pc, #168]	; 1fe9c <ftello64@plt+0xe7c4>
   1fdf0:	add	r3, r3, r2
   1fdf4:	mov	r0, r3
   1fdf8:	bl	1154c <gettext@plt>
   1fdfc:	str	r0, [fp, #-16]
   1fe00:	ldr	r0, [fp, #-16]
   1fe04:	bl	11558 <strlen@plt>
   1fe08:	mov	r3, r0
   1fe0c:	add	r3, r3, #1
   1fe10:	str	r3, [fp, #-20]	; 0xffffffec
   1fe14:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1fe18:	cmp	r3, #0
   1fe1c:	movne	r3, #1
   1fe20:	moveq	r3, #0
   1fe24:	uxtb	r3, r3
   1fe28:	cmp	r3, #0
   1fe2c:	beq	1fe88 <ftello64@plt+0xe7b0>
   1fe30:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fe34:	str	r3, [fp, #-8]
   1fe38:	ldr	r2, [fp, #-20]	; 0xffffffec
   1fe3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1fe40:	cmp	r2, r3
   1fe44:	movhi	r3, #1
   1fe48:	movls	r3, #0
   1fe4c:	uxtb	r3, r3
   1fe50:	cmp	r3, #0
   1fe54:	beq	1fe78 <ftello64@plt+0xe7a0>
   1fe58:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1fe5c:	sub	r3, r3, #1
   1fe60:	str	r3, [fp, #-8]
   1fe64:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1fe68:	ldr	r3, [fp, #-8]
   1fe6c:	add	r3, r2, r3
   1fe70:	mov	r2, #0
   1fe74:	strb	r2, [r3]
   1fe78:	ldr	r2, [fp, #-8]
   1fe7c:	ldr	r1, [fp, #-16]
   1fe80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1fe84:	bl	113a8 <memcpy@plt>
   1fe88:	ldr	r3, [fp, #-20]	; 0xffffffec
   1fe8c:	mov	r0, r3
   1fe90:	sub	sp, fp, #4
   1fe94:	pop	{fp, pc}
   1fe98:	andeq	sl, r3, ip, ror #5
   1fe9c:	andeq	sl, r3, ip, ror #2
   1fea0:	push	{fp, lr}
   1fea4:	add	fp, sp, #4
   1fea8:	sub	sp, sp, #24
   1feac:	str	r0, [fp, #-24]	; 0xffffffe8
   1feb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1feb4:	ldr	r3, [r3]
   1feb8:	cmp	r3, #0
   1febc:	beq	1ff08 <ftello64@plt+0xe830>
   1fec0:	mov	r3, #0
   1fec4:	str	r3, [fp, #-8]
   1fec8:	b	1fef4 <ftello64@plt+0xe81c>
   1fecc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fed0:	ldr	r2, [r3]
   1fed4:	ldr	r3, [fp, #-8]
   1fed8:	lsl	r3, r3, #3
   1fedc:	add	r3, r2, r3
   1fee0:	mov	r0, r3
   1fee4:	bl	28164 <ftello64@plt+0x16a8c>
   1fee8:	ldr	r3, [fp, #-8]
   1feec:	add	r3, r3, #1
   1fef0:	str	r3, [fp, #-8]
   1fef4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fef8:	ldr	r2, [r3, #8]
   1fefc:	ldr	r3, [fp, #-8]
   1ff00:	cmp	r2, r3
   1ff04:	bhi	1fecc <ftello64@plt+0xe7f4>
   1ff08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ff0c:	ldr	r3, [r3, #12]
   1ff10:	mov	r0, r3
   1ff14:	bl	16624 <ftello64@plt+0x4f4c>
   1ff18:	mov	r3, #0
   1ff1c:	str	r3, [fp, #-8]
   1ff20:	b	1ffe4 <ftello64@plt+0xe90c>
   1ff24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ff28:	ldr	r3, [r3, #24]
   1ff2c:	cmp	r3, #0
   1ff30:	beq	1ff60 <ftello64@plt+0xe888>
   1ff34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ff38:	ldr	r1, [r3, #24]
   1ff3c:	ldr	r2, [fp, #-8]
   1ff40:	mov	r3, r2
   1ff44:	lsl	r3, r3, #1
   1ff48:	add	r3, r3, r2
   1ff4c:	lsl	r3, r3, #2
   1ff50:	add	r3, r1, r3
   1ff54:	ldr	r3, [r3, #8]
   1ff58:	mov	r0, r3
   1ff5c:	bl	16624 <ftello64@plt+0x4f4c>
   1ff60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ff64:	ldr	r3, [r3, #28]
   1ff68:	cmp	r3, #0
   1ff6c:	beq	1ff9c <ftello64@plt+0xe8c4>
   1ff70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ff74:	ldr	r1, [r3, #28]
   1ff78:	ldr	r2, [fp, #-8]
   1ff7c:	mov	r3, r2
   1ff80:	lsl	r3, r3, #1
   1ff84:	add	r3, r3, r2
   1ff88:	lsl	r3, r3, #2
   1ff8c:	add	r3, r1, r3
   1ff90:	ldr	r3, [r3, #8]
   1ff94:	mov	r0, r3
   1ff98:	bl	16624 <ftello64@plt+0x4f4c>
   1ff9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ffa0:	ldr	r3, [r3, #20]
   1ffa4:	cmp	r3, #0
   1ffa8:	beq	1ffd8 <ftello64@plt+0xe900>
   1ffac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ffb0:	ldr	r1, [r3, #20]
   1ffb4:	ldr	r2, [fp, #-8]
   1ffb8:	mov	r3, r2
   1ffbc:	lsl	r3, r3, #1
   1ffc0:	add	r3, r3, r2
   1ffc4:	lsl	r3, r3, #2
   1ffc8:	add	r3, r1, r3
   1ffcc:	ldr	r3, [r3, #8]
   1ffd0:	mov	r0, r3
   1ffd4:	bl	16624 <ftello64@plt+0x4f4c>
   1ffd8:	ldr	r3, [fp, #-8]
   1ffdc:	add	r3, r3, #1
   1ffe0:	str	r3, [fp, #-8]
   1ffe4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ffe8:	ldr	r2, [r3, #8]
   1ffec:	ldr	r3, [fp, #-8]
   1fff0:	cmp	r2, r3
   1fff4:	bhi	1ff24 <ftello64@plt+0xe84c>
   1fff8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1fffc:	ldr	r3, [r3, #20]
   20000:	mov	r0, r3
   20004:	bl	16624 <ftello64@plt+0x4f4c>
   20008:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2000c:	ldr	r3, [r3, #24]
   20010:	mov	r0, r3
   20014:	bl	16624 <ftello64@plt+0x4f4c>
   20018:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2001c:	ldr	r3, [r3, #28]
   20020:	mov	r0, r3
   20024:	bl	16624 <ftello64@plt+0x4f4c>
   20028:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2002c:	ldr	r3, [r3]
   20030:	mov	r0, r3
   20034:	bl	16624 <ftello64@plt+0x4f4c>
   20038:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2003c:	ldr	r3, [r3, #32]
   20040:	cmp	r3, #0
   20044:	beq	200f8 <ftello64@plt+0xea20>
   20048:	mov	r3, #0
   2004c:	str	r3, [fp, #-8]
   20050:	b	200e4 <ftello64@plt+0xea0c>
   20054:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20058:	ldr	r1, [r3, #32]
   2005c:	ldr	r2, [fp, #-8]
   20060:	mov	r3, r2
   20064:	lsl	r3, r3, #1
   20068:	add	r3, r3, r2
   2006c:	lsl	r3, r3, #2
   20070:	add	r3, r1, r3
   20074:	str	r3, [fp, #-16]
   20078:	mov	r3, #0
   2007c:	str	r3, [fp, #-12]
   20080:	b	200b4 <ftello64@plt+0xe9dc>
   20084:	ldr	r3, [fp, #-16]
   20088:	ldr	r2, [r3, #8]
   2008c:	ldr	r3, [fp, #-12]
   20090:	lsl	r3, r3, #2
   20094:	add	r3, r2, r3
   20098:	ldr	r3, [r3]
   2009c:	str	r3, [fp, #-20]	; 0xffffffec
   200a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   200a4:	bl	1ebb4 <ftello64@plt+0xd4dc>
   200a8:	ldr	r3, [fp, #-12]
   200ac:	add	r3, r3, #1
   200b0:	str	r3, [fp, #-12]
   200b4:	ldr	r3, [fp, #-16]
   200b8:	ldr	r2, [r3]
   200bc:	ldr	r3, [fp, #-12]
   200c0:	cmp	r2, r3
   200c4:	bgt	20084 <ftello64@plt+0xe9ac>
   200c8:	ldr	r3, [fp, #-16]
   200cc:	ldr	r3, [r3, #8]
   200d0:	mov	r0, r3
   200d4:	bl	16624 <ftello64@plt+0x4f4c>
   200d8:	ldr	r3, [fp, #-8]
   200dc:	add	r3, r3, #1
   200e0:	str	r3, [fp, #-8]
   200e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   200e8:	ldr	r2, [r3, #68]	; 0x44
   200ec:	ldr	r3, [fp, #-8]
   200f0:	cmp	r2, r3
   200f4:	bcs	20054 <ftello64@plt+0xe97c>
   200f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   200fc:	ldr	r3, [r3, #32]
   20100:	mov	r0, r3
   20104:	bl	16624 <ftello64@plt+0x4f4c>
   20108:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2010c:	ldr	r3, [r3, #60]	; 0x3c
   20110:	ldr	r2, [pc, #56]	; 20150 <ftello64@plt+0xea78>
   20114:	cmp	r3, r2
   20118:	beq	2012c <ftello64@plt+0xea54>
   2011c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20120:	ldr	r3, [r3, #60]	; 0x3c
   20124:	mov	r0, r3
   20128:	bl	16624 <ftello64@plt+0x4f4c>
   2012c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20130:	ldr	r3, [r3, #132]	; 0x84
   20134:	mov	r0, r3
   20138:	bl	16624 <ftello64@plt+0x4f4c>
   2013c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   20140:	bl	16624 <ftello64@plt+0x4f4c>
   20144:	nop			; (mov r0, r0)
   20148:	sub	sp, fp, #4
   2014c:	pop	{fp, pc}
   20150:	andeq	sl, r3, r0, lsr r3
   20154:	push	{fp, lr}
   20158:	add	fp, sp, #4
   2015c:	sub	sp, sp, #16
   20160:	str	r0, [fp, #-16]
   20164:	ldr	r3, [fp, #-16]
   20168:	ldr	r3, [r3]
   2016c:	str	r3, [fp, #-8]
   20170:	ldr	r3, [fp, #-8]
   20174:	cmp	r3, #0
   20178:	movne	r3, #1
   2017c:	moveq	r3, #0
   20180:	uxtb	r3, r3
   20184:	cmp	r3, #0
   20188:	beq	201bc <ftello64@plt+0xeae4>
   2018c:	ldr	r3, [pc, #132]	; 20218 <ftello64@plt+0xeb40>
   20190:	cmp	r3, #0
   20194:	bne	201a4 <ftello64@plt+0xeacc>
   20198:	ldr	r3, [pc, #124]	; 2021c <ftello64@plt+0xeb44>
   2019c:	cmp	r3, #0
   201a0:	beq	201b4 <ftello64@plt+0xeadc>
   201a4:	ldr	r3, [fp, #-8]
   201a8:	add	r3, r3, #136	; 0x88
   201ac:	mov	r0, r3
   201b0:	bl	11348 <pthread_mutex_destroy@plt>
   201b4:	ldr	r0, [fp, #-8]
   201b8:	bl	1fea0 <ftello64@plt+0xe7c8>
   201bc:	ldr	r3, [fp, #-16]
   201c0:	mov	r2, #0
   201c4:	str	r2, [r3]
   201c8:	ldr	r3, [fp, #-16]
   201cc:	mov	r2, #0
   201d0:	str	r2, [r3, #4]
   201d4:	ldr	r3, [fp, #-16]
   201d8:	ldr	r3, [r3, #16]
   201dc:	mov	r0, r3
   201e0:	bl	16624 <ftello64@plt+0x4f4c>
   201e4:	ldr	r3, [fp, #-16]
   201e8:	mov	r2, #0
   201ec:	str	r2, [r3, #16]
   201f0:	ldr	r3, [fp, #-16]
   201f4:	ldr	r3, [r3, #20]
   201f8:	mov	r0, r3
   201fc:	bl	16624 <ftello64@plt+0x4f4c>
   20200:	ldr	r3, [fp, #-16]
   20204:	mov	r2, #0
   20208:	str	r2, [r3, #20]
   2020c:	nop			; (mov r0, r0)
   20210:	sub	sp, fp, #4
   20214:	pop	{fp, pc}
	...
   20220:	push	{fp, lr}
   20224:	add	fp, sp, #4
   20228:	sub	sp, sp, #120	; 0x78
   2022c:	str	r0, [fp, #-104]	; 0xffffff98
   20230:	str	r1, [fp, #-108]	; 0xffffff94
   20234:	str	r2, [fp, #-112]	; 0xffffff90
   20238:	str	r3, [fp, #-116]	; 0xffffff8c
   2023c:	mov	r3, #0
   20240:	str	r3, [fp, #-12]
   20244:	ldr	r2, [fp, #-104]	; 0xffffff98
   20248:	ldrb	r3, [r2, #28]
   2024c:	bic	r3, r3, #8
   20250:	strb	r3, [r2, #28]
   20254:	ldr	r3, [fp, #-104]	; 0xffffff98
   20258:	ldr	r2, [fp, #-116]	; 0xffffff8c
   2025c:	str	r2, [r3, #12]
   20260:	ldr	r2, [fp, #-104]	; 0xffffff98
   20264:	ldrb	r3, [r2, #28]
   20268:	bic	r3, r3, #64	; 0x40
   2026c:	strb	r3, [r2, #28]
   20270:	ldr	r3, [fp, #-104]	; 0xffffff98
   20274:	ldrb	r3, [r3, #28]
   20278:	lsr	r3, r3, #6
   2027c:	and	r3, r3, #1
   20280:	uxtb	r3, r3
   20284:	ldr	r1, [fp, #-104]	; 0xffffff98
   20288:	ldrb	r2, [r1, #28]
   2028c:	and	r3, r3, #1
   20290:	bic	r2, r2, #32
   20294:	lsl	r3, r3, #5
   20298:	orr	r3, r3, r2
   2029c:	mov	r2, r3
   202a0:	strb	r2, [r1, #28]
   202a4:	ldr	r3, [fp, #-104]	; 0xffffff98
   202a8:	mov	r2, #0
   202ac:	str	r2, [r3, #8]
   202b0:	ldr	r3, [fp, #-104]	; 0xffffff98
   202b4:	mov	r2, #0
   202b8:	str	r2, [r3, #24]
   202bc:	ldr	r2, [fp, #-104]	; 0xffffff98
   202c0:	ldrb	r3, [r2, #28]
   202c4:	bic	r3, r3, #1
   202c8:	strb	r3, [r2, #28]
   202cc:	ldr	r2, [fp, #-104]	; 0xffffff98
   202d0:	ldrb	r3, [r2, #28]
   202d4:	bic	r3, r3, #6
   202d8:	strb	r3, [r2, #28]
   202dc:	ldr	r3, [fp, #-104]	; 0xffffff98
   202e0:	ldr	r3, [r3]
   202e4:	str	r3, [fp, #-8]
   202e8:	ldr	r3, [fp, #-104]	; 0xffffff98
   202ec:	ldr	r3, [r3, #4]
   202f0:	cmp	r3, #159	; 0x9f
   202f4:	movls	r3, #1
   202f8:	movhi	r3, #0
   202fc:	uxtb	r3, r3
   20300:	cmp	r3, #0
   20304:	beq	2034c <ftello64@plt+0xec74>
   20308:	ldr	r3, [fp, #-104]	; 0xffffff98
   2030c:	ldr	r3, [r3]
   20310:	mov	r1, #160	; 0xa0
   20314:	mov	r0, r3
   20318:	bl	35368 <ftello64@plt+0x23c90>
   2031c:	str	r0, [fp, #-8]
   20320:	ldr	r3, [fp, #-8]
   20324:	cmp	r3, #0
   20328:	bne	20334 <ftello64@plt+0xec5c>
   2032c:	mov	r3, #12
   20330:	b	20664 <ftello64@plt+0xef8c>
   20334:	ldr	r3, [fp, #-104]	; 0xffffff98
   20338:	mov	r2, #160	; 0xa0
   2033c:	str	r2, [r3, #4]
   20340:	ldr	r3, [fp, #-104]	; 0xffffff98
   20344:	ldr	r2, [fp, #-8]
   20348:	str	r2, [r3]
   2034c:	ldr	r3, [fp, #-104]	; 0xffffff98
   20350:	mov	r2, #160	; 0xa0
   20354:	str	r2, [r3, #8]
   20358:	ldr	r1, [fp, #-112]	; 0xffffff90
   2035c:	ldr	r0, [fp, #-8]
   20360:	bl	20678 <ftello64@plt+0xefa0>
   20364:	mov	r3, r0
   20368:	str	r3, [fp, #-12]
   2036c:	ldr	r3, [fp, #-12]
   20370:	cmp	r3, #0
   20374:	moveq	r3, #1
   20378:	movne	r3, #0
   2037c:	uxtb	r3, r3
   20380:	cmp	r3, #0
   20384:	beq	20400 <ftello64@plt+0xed28>
   20388:	ldr	r3, [pc, #736]	; 20670 <ftello64@plt+0xef98>
   2038c:	cmp	r3, #0
   20390:	bne	203a0 <ftello64@plt+0xecc8>
   20394:	ldr	r3, [pc, #728]	; 20674 <ftello64@plt+0xef9c>
   20398:	cmp	r3, #0
   2039c:	beq	203a8 <ftello64@plt+0xecd0>
   203a0:	mov	r3, #1
   203a4:	b	203ac <ftello64@plt+0xecd4>
   203a8:	mov	r3, #0
   203ac:	cmp	r3, #0
   203b0:	beq	203ec <ftello64@plt+0xed14>
   203b4:	ldr	r3, [fp, #-8]
   203b8:	add	r3, r3, #136	; 0x88
   203bc:	mov	r1, #0
   203c0:	mov	r0, r3
   203c4:	bl	113c0 <pthread_mutex_init@plt>
   203c8:	mov	r3, r0
   203cc:	cmp	r3, #0
   203d0:	movne	r3, #1
   203d4:	moveq	r3, #0
   203d8:	uxtb	r3, r3
   203dc:	cmp	r3, #0
   203e0:	beq	203ec <ftello64@plt+0xed14>
   203e4:	mov	r3, #1
   203e8:	b	203f0 <ftello64@plt+0xed18>
   203ec:	mov	r3, #0
   203f0:	cmp	r3, #0
   203f4:	beq	20400 <ftello64@plt+0xed28>
   203f8:	mov	r3, #12
   203fc:	str	r3, [fp, #-12]
   20400:	ldr	r3, [fp, #-12]
   20404:	cmp	r3, #0
   20408:	movne	r3, #1
   2040c:	moveq	r3, #0
   20410:	uxtb	r3, r3
   20414:	cmp	r3, #0
   20418:	beq	20444 <ftello64@plt+0xed6c>
   2041c:	ldr	r0, [fp, #-8]
   20420:	bl	1fea0 <ftello64@plt+0xe7c8>
   20424:	ldr	r3, [fp, #-104]	; 0xffffff98
   20428:	mov	r2, #0
   2042c:	str	r2, [r3]
   20430:	ldr	r3, [fp, #-104]	; 0xffffff98
   20434:	mov	r2, #0
   20438:	str	r2, [r3, #4]
   2043c:	ldr	r3, [fp, #-12]
   20440:	b	20664 <ftello64@plt+0xef8c>
   20444:	ldr	r1, [fp, #-112]	; 0xffffff90
   20448:	ldr	r3, [fp, #-104]	; 0xffffff98
   2044c:	ldr	ip, [r3, #20]
   20450:	ldr	r3, [fp, #-116]	; 0xffffff8c
   20454:	and	r3, r3, #4194304	; 0x400000
   20458:	cmp	r3, #0
   2045c:	movne	r3, #1
   20460:	moveq	r3, #0
   20464:	uxtb	r3, r3
   20468:	sub	r0, fp, #96	; 0x60
   2046c:	ldr	r2, [fp, #-8]
   20470:	str	r2, [sp, #4]
   20474:	str	r3, [sp]
   20478:	mov	r3, ip
   2047c:	mov	r2, r1
   20480:	ldr	r1, [fp, #-108]	; 0xffffff94
   20484:	bl	1a3f0 <ftello64@plt+0x8d18>
   20488:	mov	r3, r0
   2048c:	str	r3, [fp, #-12]
   20490:	ldr	r3, [fp, #-12]
   20494:	cmp	r3, #0
   20498:	movne	r3, #1
   2049c:	moveq	r3, #0
   204a0:	uxtb	r3, r3
   204a4:	cmp	r3, #0
   204a8:	beq	20520 <ftello64@plt+0xee48>
   204ac:	b	204bc <ftello64@plt+0xede4>
   204b0:	nop			; (mov r0, r0)
   204b4:	b	204bc <ftello64@plt+0xede4>
   204b8:	nop			; (mov r0, r0)
   204bc:	ldr	r0, [fp, #-104]	; 0xffffff98
   204c0:	bl	20c94 <ftello64@plt+0xf5bc>
   204c4:	sub	r3, fp, #96	; 0x60
   204c8:	mov	r0, r3
   204cc:	bl	1caac <ftello64@plt+0xb3d4>
   204d0:	ldr	r3, [pc, #408]	; 20670 <ftello64@plt+0xef98>
   204d4:	cmp	r3, #0
   204d8:	bne	204e8 <ftello64@plt+0xee10>
   204dc:	ldr	r3, [pc, #400]	; 20674 <ftello64@plt+0xef9c>
   204e0:	cmp	r3, #0
   204e4:	beq	204f8 <ftello64@plt+0xee20>
   204e8:	ldr	r3, [fp, #-8]
   204ec:	add	r3, r3, #136	; 0x88
   204f0:	mov	r0, r3
   204f4:	bl	11348 <pthread_mutex_destroy@plt>
   204f8:	ldr	r0, [fp, #-8]
   204fc:	bl	1fea0 <ftello64@plt+0xe7c8>
   20500:	ldr	r3, [fp, #-104]	; 0xffffff98
   20504:	mov	r2, #0
   20508:	str	r2, [r3]
   2050c:	ldr	r3, [fp, #-104]	; 0xffffff98
   20510:	mov	r2, #0
   20514:	str	r2, [r3, #4]
   20518:	ldr	r3, [fp, #-12]
   2051c:	b	20664 <ftello64@plt+0xef8c>
   20520:	ldr	r3, [fp, #-104]	; 0xffffff98
   20524:	mov	r2, #0
   20528:	str	r2, [r3, #24]
   2052c:	sub	r3, fp, #12
   20530:	sub	r0, fp, #96	; 0x60
   20534:	ldr	r2, [fp, #-116]	; 0xffffff8c
   20538:	ldr	r1, [fp, #-104]	; 0xffffff98
   2053c:	bl	2437c <ftello64@plt+0x12ca4>
   20540:	mov	r2, r0
   20544:	ldr	r3, [fp, #-8]
   20548:	str	r2, [r3, #52]	; 0x34
   2054c:	ldr	r3, [fp, #-8]
   20550:	ldr	r3, [r3, #52]	; 0x34
   20554:	cmp	r3, #0
   20558:	moveq	r3, #1
   2055c:	movne	r3, #0
   20560:	uxtb	r3, r3
   20564:	cmp	r3, #0
   20568:	bne	204b0 <ftello64@plt+0xedd8>
   2056c:	ldr	r0, [fp, #-104]	; 0xffffff98
   20570:	bl	21438 <ftello64@plt+0xfd60>
   20574:	mov	r3, r0
   20578:	str	r3, [fp, #-12]
   2057c:	ldr	r3, [fp, #-12]
   20580:	cmp	r3, #0
   20584:	movne	r3, #1
   20588:	moveq	r3, #0
   2058c:	uxtb	r3, r3
   20590:	cmp	r3, #0
   20594:	bne	204b8 <ftello64@plt+0xede0>
   20598:	ldr	r3, [fp, #-8]
   2059c:	ldrb	r3, [r3, #88]	; 0x58
   205a0:	and	r3, r3, #4
   205a4:	uxtb	r3, r3
   205a8:	cmp	r3, #0
   205ac:	beq	205d8 <ftello64@plt+0xef00>
   205b0:	ldr	r3, [fp, #-116]	; 0xffffff8c
   205b4:	and	r3, r3, #4194304	; 0x400000
   205b8:	cmp	r3, #0
   205bc:	bne	205d8 <ftello64@plt+0xef00>
   205c0:	ldr	r3, [fp, #-104]	; 0xffffff98
   205c4:	ldr	r3, [r3, #20]
   205c8:	cmp	r3, #0
   205cc:	bne	205d8 <ftello64@plt+0xef00>
   205d0:	ldr	r0, [fp, #-8]
   205d4:	bl	21118 <ftello64@plt+0xfa40>
   205d8:	ldr	r0, [fp, #-8]
   205dc:	bl	20d34 <ftello64@plt+0xf65c>
   205e0:	mov	r3, r0
   205e4:	str	r3, [fp, #-12]
   205e8:	ldr	r0, [fp, #-104]	; 0xffffff98
   205ec:	bl	20c94 <ftello64@plt+0xf5bc>
   205f0:	sub	r3, fp, #96	; 0x60
   205f4:	mov	r0, r3
   205f8:	bl	1caac <ftello64@plt+0xb3d4>
   205fc:	ldr	r3, [fp, #-12]
   20600:	cmp	r3, #0
   20604:	movne	r3, #1
   20608:	moveq	r3, #0
   2060c:	uxtb	r3, r3
   20610:	cmp	r3, #0
   20614:	beq	20660 <ftello64@plt+0xef88>
   20618:	ldr	r3, [pc, #80]	; 20670 <ftello64@plt+0xef98>
   2061c:	cmp	r3, #0
   20620:	bne	20630 <ftello64@plt+0xef58>
   20624:	ldr	r3, [pc, #72]	; 20674 <ftello64@plt+0xef9c>
   20628:	cmp	r3, #0
   2062c:	beq	20640 <ftello64@plt+0xef68>
   20630:	ldr	r3, [fp, #-8]
   20634:	add	r3, r3, #136	; 0x88
   20638:	mov	r0, r3
   2063c:	bl	11348 <pthread_mutex_destroy@plt>
   20640:	ldr	r0, [fp, #-8]
   20644:	bl	1fea0 <ftello64@plt+0xe7c8>
   20648:	ldr	r3, [fp, #-104]	; 0xffffff98
   2064c:	mov	r2, #0
   20650:	str	r2, [r3]
   20654:	ldr	r3, [fp, #-104]	; 0xffffff98
   20658:	mov	r2, #0
   2065c:	str	r2, [r3, #4]
   20660:	ldr	r3, [fp, #-12]
   20664:	mov	r0, r3
   20668:	sub	sp, fp, #4
   2066c:	pop	{fp, pc}
	...
   20678:	push	{fp, lr}
   2067c:	add	fp, sp, #4
   20680:	sub	sp, sp, #40	; 0x28
   20684:	str	r0, [fp, #-40]	; 0xffffffd8
   20688:	str	r1, [fp, #-44]	; 0xffffffd4
   2068c:	mov	r3, #4
   20690:	str	r3, [fp, #-24]	; 0xffffffe8
   20694:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20698:	cmp	r3, #12
   2069c:	bls	206ac <ftello64@plt+0xefd4>
   206a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   206a4:	cmp	r3, #8
   206a8:	bls	20710 <ftello64@plt+0xf038>
   206ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   206b0:	cmp	r3, #12
   206b4:	bls	20710 <ftello64@plt+0xf038>
   206b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   206bc:	cmp	r3, #12
   206c0:	bls	20710 <ftello64@plt+0xf038>
   206c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   206c8:	cmp	r3, #12
   206cc:	bls	206dc <ftello64@plt+0xf004>
   206d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   206d4:	cmp	r3, #8
   206d8:	bls	20704 <ftello64@plt+0xf02c>
   206dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   206e0:	cmp	r3, #12
   206e4:	bls	206fc <ftello64@plt+0xf024>
   206e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   206ec:	cmp	r3, #8
   206f0:	movcs	r3, r3
   206f4:	movcc	r3, #8
   206f8:	b	2070c <ftello64@plt+0xf034>
   206fc:	mov	r3, #12
   20700:	b	2070c <ftello64@plt+0xf034>
   20704:	mov	r3, #8
   20708:	b	20714 <ftello64@plt+0xf03c>
   2070c:	b	20714 <ftello64@plt+0xf03c>
   20710:	mov	r3, #12
   20714:	str	r3, [fp, #-28]	; 0xffffffe4
   20718:	mov	r2, #160	; 0xa0
   2071c:	mov	r1, #0
   20720:	ldr	r0, [fp, #-40]	; 0xffffffd8
   20724:	bl	115ac <memset@plt>
   20728:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2072c:	mov	r2, #31
   20730:	str	r2, [r3, #64]	; 0x40
   20734:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20738:	mvn	r0, #0
   2073c:	bl	38c78 <ftello64@plt+0x275a0>
   20740:	mov	r3, r0
   20744:	cmp	r3, #0
   20748:	blt	20764 <ftello64@plt+0xf08c>
   2074c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   20750:	mvn	r0, #0
   20754:	bl	38c78 <ftello64@plt+0x275a0>
   20758:	mov	r3, r0
   2075c:	lsr	r3, r3, #1
   20760:	b	20768 <ftello64@plt+0xf090>
   20764:	mvn	r3, #-1073741824	; 0xc0000000
   20768:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2076c:	cmp	r3, r2
   20770:	movls	r3, #1
   20774:	movhi	r3, #0
   20778:	uxtb	r3, r3
   2077c:	cmp	r3, #0
   20780:	beq	2078c <ftello64@plt+0xf0b4>
   20784:	mov	r3, #12
   20788:	b	20ab4 <ftello64@plt+0xf3dc>
   2078c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   20790:	add	r2, r3, #1
   20794:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20798:	str	r2, [r3, #4]
   2079c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   207a0:	ldr	r3, [r3, #4]
   207a4:	lsl	r3, r3, #3
   207a8:	mov	r0, r3
   207ac:	bl	352c0 <ftello64@plt+0x23be8>
   207b0:	mov	r3, r0
   207b4:	mov	r2, r3
   207b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   207bc:	str	r2, [r3]
   207c0:	mov	r3, #1
   207c4:	str	r3, [fp, #-8]
   207c8:	ldr	r2, [fp, #-8]
   207cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   207d0:	cmp	r2, r3
   207d4:	bhi	207e8 <ftello64@plt+0xf110>
   207d8:	ldr	r3, [fp, #-8]
   207dc:	lsl	r3, r3, #1
   207e0:	str	r3, [fp, #-8]
   207e4:	b	207c8 <ftello64@plt+0xf0f0>
   207e8:	nop			; (mov r0, r0)
   207ec:	ldr	r1, [fp, #-8]
   207f0:	mov	r0, #12
   207f4:	bl	351fc <ftello64@plt+0x23b24>
   207f8:	mov	r3, r0
   207fc:	mov	r2, r3
   20800:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20804:	str	r2, [r3, #32]
   20808:	ldr	r3, [fp, #-8]
   2080c:	sub	r2, r3, #1
   20810:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20814:	str	r2, [r3, #68]	; 0x44
   20818:	bl	11480 <__ctype_get_mb_cur_max@plt>
   2081c:	mov	r3, r0
   20820:	mov	r2, r3
   20824:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20828:	str	r2, [r3, #92]	; 0x5c
   2082c:	mov	r0, #14
   20830:	bl	11630 <nl_langinfo@plt>
   20834:	str	r0, [fp, #-32]	; 0xffffffe0
   20838:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2083c:	ldrb	r3, [r3]
   20840:	cmp	r3, #85	; 0x55
   20844:	beq	20858 <ftello64@plt+0xf180>
   20848:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2084c:	ldrb	r3, [r3]
   20850:	cmp	r3, #117	; 0x75
   20854:	bne	208f8 <ftello64@plt+0xf220>
   20858:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2085c:	add	r3, r3, #1
   20860:	ldrb	r3, [r3]
   20864:	cmp	r3, #84	; 0x54
   20868:	beq	20880 <ftello64@plt+0xf1a8>
   2086c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   20870:	add	r3, r3, #1
   20874:	ldrb	r3, [r3]
   20878:	cmp	r3, #116	; 0x74
   2087c:	bne	208f8 <ftello64@plt+0xf220>
   20880:	ldr	r3, [fp, #-32]	; 0xffffffe0
   20884:	add	r3, r3, #2
   20888:	ldrb	r3, [r3]
   2088c:	cmp	r3, #70	; 0x46
   20890:	beq	208a8 <ftello64@plt+0xf1d0>
   20894:	ldr	r3, [fp, #-32]	; 0xffffffe0
   20898:	add	r3, r3, #2
   2089c:	ldrb	r3, [r3]
   208a0:	cmp	r3, #102	; 0x66
   208a4:	bne	208f8 <ftello64@plt+0xf220>
   208a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   208ac:	add	r3, r3, #3
   208b0:	ldrb	r3, [r3]
   208b4:	cmp	r3, #45	; 0x2d
   208b8:	bne	208c4 <ftello64@plt+0xf1ec>
   208bc:	mov	r3, #4
   208c0:	b	208c8 <ftello64@plt+0xf1f0>
   208c4:	mov	r3, #3
   208c8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   208cc:	add	r3, r2, r3
   208d0:	ldr	r1, [pc, #488]	; 20ac0 <ftello64@plt+0xf3e8>
   208d4:	mov	r0, r3
   208d8:	bl	11330 <strcmp@plt>
   208dc:	mov	r3, r0
   208e0:	cmp	r3, #0
   208e4:	bne	208f8 <ftello64@plt+0xf220>
   208e8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   208ec:	ldrb	r3, [r2, #88]	; 0x58
   208f0:	orr	r3, r3, #4
   208f4:	strb	r3, [r2, #88]	; 0x58
   208f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   208fc:	ldrb	r3, [r2, #88]	; 0x58
   20900:	bic	r3, r3, #8
   20904:	strb	r3, [r2, #88]	; 0x58
   20908:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2090c:	ldr	r3, [r3, #92]	; 0x5c
   20910:	cmp	r3, #1
   20914:	ble	20a68 <ftello64@plt+0xf390>
   20918:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2091c:	ldrb	r3, [r3, #88]	; 0x58
   20920:	and	r3, r3, #4
   20924:	uxtb	r3, r3
   20928:	cmp	r3, #0
   2092c:	beq	20940 <ftello64@plt+0xf268>
   20930:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20934:	ldr	r2, [pc, #392]	; 20ac4 <ftello64@plt+0xf3ec>
   20938:	str	r2, [r3, #60]	; 0x3c
   2093c:	b	20a68 <ftello64@plt+0xf390>
   20940:	mov	r1, #1
   20944:	mov	r0, #32
   20948:	bl	351fc <ftello64@plt+0x23b24>
   2094c:	mov	r3, r0
   20950:	mov	r2, r3
   20954:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20958:	str	r2, [r3, #60]	; 0x3c
   2095c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20960:	ldr	r3, [r3, #60]	; 0x3c
   20964:	cmp	r3, #0
   20968:	moveq	r3, #1
   2096c:	movne	r3, #0
   20970:	uxtb	r3, r3
   20974:	cmp	r3, #0
   20978:	beq	20984 <ftello64@plt+0xf2ac>
   2097c:	mov	r3, #12
   20980:	b	20ab4 <ftello64@plt+0xf3dc>
   20984:	mov	r3, #0
   20988:	str	r3, [fp, #-12]
   2098c:	mov	r3, #0
   20990:	str	r3, [fp, #-20]	; 0xffffffec
   20994:	b	20a5c <ftello64@plt+0xf384>
   20998:	mov	r3, #0
   2099c:	str	r3, [fp, #-16]
   209a0:	b	20a44 <ftello64@plt+0xf36c>
   209a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   209a8:	bl	115b8 <btowc@plt>
   209ac:	str	r0, [fp, #-36]	; 0xffffffdc
   209b0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   209b4:	cmn	r3, #1
   209b8:	beq	209fc <ftello64@plt+0xf324>
   209bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   209c0:	ldr	r2, [r3, #60]	; 0x3c
   209c4:	ldr	r3, [fp, #-12]
   209c8:	lsl	r3, r3, #2
   209cc:	add	r3, r2, r3
   209d0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   209d4:	ldr	r1, [r2, #60]	; 0x3c
   209d8:	ldr	r2, [fp, #-12]
   209dc:	lsl	r2, r2, #2
   209e0:	add	r2, r1, r2
   209e4:	ldr	r1, [r2]
   209e8:	mov	r0, #1
   209ec:	ldr	r2, [fp, #-16]
   209f0:	lsl	r2, r0, r2
   209f4:	orr	r2, r1, r2
   209f8:	str	r2, [r3]
   209fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   20a00:	bic	r3, r3, #127	; 0x7f
   20a04:	cmp	r3, #0
   20a08:	bne	20a2c <ftello64@plt+0xf354>
   20a0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   20a10:	ldr	r2, [fp, #-36]	; 0xffffffdc
   20a14:	cmp	r2, r3
   20a18:	beq	20a2c <ftello64@plt+0xf354>
   20a1c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   20a20:	ldrb	r3, [r2, #88]	; 0x58
   20a24:	orr	r3, r3, #8
   20a28:	strb	r3, [r2, #88]	; 0x58
   20a2c:	ldr	r3, [fp, #-16]
   20a30:	add	r3, r3, #1
   20a34:	str	r3, [fp, #-16]
   20a38:	ldr	r3, [fp, #-20]	; 0xffffffec
   20a3c:	add	r3, r3, #1
   20a40:	str	r3, [fp, #-20]	; 0xffffffec
   20a44:	ldr	r3, [fp, #-16]
   20a48:	cmp	r3, #31
   20a4c:	ble	209a4 <ftello64@plt+0xf2cc>
   20a50:	ldr	r3, [fp, #-12]
   20a54:	add	r3, r3, #1
   20a58:	str	r3, [fp, #-12]
   20a5c:	ldr	r3, [fp, #-12]
   20a60:	cmp	r3, #7
   20a64:	ble	20998 <ftello64@plt+0xf2c0>
   20a68:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20a6c:	ldr	r3, [r3]
   20a70:	cmp	r3, #0
   20a74:	moveq	r3, #1
   20a78:	movne	r3, #0
   20a7c:	uxtb	r3, r3
   20a80:	cmp	r3, #0
   20a84:	bne	20aa8 <ftello64@plt+0xf3d0>
   20a88:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20a8c:	ldr	r3, [r3, #32]
   20a90:	cmp	r3, #0
   20a94:	moveq	r3, #1
   20a98:	movne	r3, #0
   20a9c:	uxtb	r3, r3
   20aa0:	cmp	r3, #0
   20aa4:	beq	20ab0 <ftello64@plt+0xf3d8>
   20aa8:	mov	r3, #12
   20aac:	b	20ab4 <ftello64@plt+0xf3dc>
   20ab0:	mov	r3, #0
   20ab4:	mov	r0, r3
   20ab8:	sub	sp, fp, #4
   20abc:	pop	{fp, pc}
   20ac0:	andeq	sl, r3, r0, asr r3
   20ac4:	andeq	sl, r3, r0, lsr r3
   20ac8:	push	{fp, lr}
   20acc:	add	fp, sp, #4
   20ad0:	sub	sp, sp, #40	; 0x28
   20ad4:	str	r0, [fp, #-40]	; 0xffffffd8
   20ad8:	mov	r3, #0
   20adc:	str	r3, [fp, #-8]
   20ae0:	mov	r3, #0
   20ae4:	str	r3, [fp, #-16]
   20ae8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   20aec:	ldrb	r3, [r2, #88]	; 0x58
   20af0:	orr	r3, r3, #16
   20af4:	strb	r3, [r2, #88]	; 0x58
   20af8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20afc:	ldrb	r3, [r3, #88]	; 0x58
   20b00:	and	r3, r3, #8
   20b04:	uxtb	r3, r3
   20b08:	cmp	r3, #0
   20b0c:	moveq	r3, #1
   20b10:	movne	r3, #0
   20b14:	uxtb	r3, r3
   20b18:	cmp	r3, #0
   20b1c:	beq	20c7c <ftello64@plt+0xf5a4>
   20b20:	mov	r3, #0
   20b24:	str	r3, [fp, #-20]	; 0xffffffec
   20b28:	ldr	r3, [pc, #352]	; 20c90 <ftello64@plt+0xf5b8>
   20b2c:	str	r3, [fp, #-24]	; 0xffffffe8
   20b30:	mvn	r3, #2013265921	; 0x78000001
   20b34:	str	r3, [fp, #-28]	; 0xffffffe4
   20b38:	mvn	r3, #-134217727	; 0xf8000001
   20b3c:	str	r3, [fp, #-32]	; 0xffffffe0
   20b40:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20b44:	ldr	r2, [fp, #-20]	; 0xffffffec
   20b48:	str	r2, [r3, #96]	; 0x60
   20b4c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20b50:	ldr	r2, [fp, #-24]	; 0xffffffe8
   20b54:	str	r2, [r3, #100]	; 0x64
   20b58:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20b5c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   20b60:	str	r2, [r3, #104]	; 0x68
   20b64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20b68:	ldr	r2, [fp, #-32]	; 0xffffffe0
   20b6c:	str	r2, [r3, #108]	; 0x6c
   20b70:	mov	r3, #4
   20b74:	str	r3, [fp, #-8]
   20b78:	mov	r3, #128	; 0x80
   20b7c:	str	r3, [fp, #-16]
   20b80:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20b84:	ldrb	r3, [r3, #88]	; 0x58
   20b88:	lsr	r3, r3, #2
   20b8c:	and	r3, r3, #1
   20b90:	uxtb	r3, r3
   20b94:	cmp	r3, #0
   20b98:	beq	20c7c <ftello64@plt+0xf5a4>
   20b9c:	ldr	r3, [fp, #-8]
   20ba0:	add	r3, r3, #24
   20ba4:	lsl	r3, r3, #2
   20ba8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   20bac:	add	r0, r2, r3
   20bb0:	ldr	r3, [fp, #-16]
   20bb4:	rsb	r3, r3, #256	; 0x100
   20bb8:	add	r2, r3, #7
   20bbc:	cmp	r3, #0
   20bc0:	movlt	r3, r2
   20bc4:	movge	r3, r3
   20bc8:	asr	r3, r3, #3
   20bcc:	mov	r2, r3
   20bd0:	mov	r1, #0
   20bd4:	bl	115ac <memset@plt>
   20bd8:	b	20c88 <ftello64@plt+0xf5b0>
   20bdc:	mov	r3, #0
   20be0:	str	r3, [fp, #-12]
   20be4:	b	20c64 <ftello64@plt+0xf58c>
   20be8:	bl	11528 <__ctype_b_loc@plt>
   20bec:	mov	r3, r0
   20bf0:	ldr	r2, [r3]
   20bf4:	ldr	r3, [fp, #-16]
   20bf8:	lsl	r3, r3, #1
   20bfc:	add	r3, r2, r3
   20c00:	ldrh	r3, [r3]
   20c04:	and	r3, r3, #8
   20c08:	cmp	r3, #0
   20c0c:	bne	20c1c <ftello64@plt+0xf544>
   20c10:	ldr	r3, [fp, #-16]
   20c14:	cmp	r3, #95	; 0x5f
   20c18:	bne	20c4c <ftello64@plt+0xf574>
   20c1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20c20:	ldr	r2, [fp, #-8]
   20c24:	add	r2, r2, #24
   20c28:	ldr	r2, [r3, r2, lsl #2]
   20c2c:	mov	r1, #1
   20c30:	ldr	r3, [fp, #-12]
   20c34:	lsl	r3, r1, r3
   20c38:	orr	r1, r2, r3
   20c3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20c40:	ldr	r2, [fp, #-8]
   20c44:	add	r2, r2, #24
   20c48:	str	r1, [r3, r2, lsl #2]
   20c4c:	ldr	r3, [fp, #-12]
   20c50:	add	r3, r3, #1
   20c54:	str	r3, [fp, #-12]
   20c58:	ldr	r3, [fp, #-16]
   20c5c:	add	r3, r3, #1
   20c60:	str	r3, [fp, #-16]
   20c64:	ldr	r3, [fp, #-12]
   20c68:	cmp	r3, #31
   20c6c:	ble	20be8 <ftello64@plt+0xf510>
   20c70:	ldr	r3, [fp, #-8]
   20c74:	add	r3, r3, #1
   20c78:	str	r3, [fp, #-8]
   20c7c:	ldr	r3, [fp, #-8]
   20c80:	cmp	r3, #7
   20c84:	ble	20bdc <ftello64@plt+0xf504>
   20c88:	sub	sp, fp, #4
   20c8c:	pop	{fp, pc}
   20c90:	mvnseq	r0, #0
   20c94:	push	{fp, lr}
   20c98:	add	fp, sp, #4
   20c9c:	sub	sp, sp, #24
   20ca0:	str	r0, [fp, #-24]	; 0xffffffe8
   20ca4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20ca8:	ldr	r3, [r3]
   20cac:	str	r3, [fp, #-12]
   20cb0:	ldr	r3, [fp, #-12]
   20cb4:	ldr	r3, [r3, #56]	; 0x38
   20cb8:	str	r3, [fp, #-8]
   20cbc:	b	20cdc <ftello64@plt+0xf604>
   20cc0:	ldr	r3, [fp, #-8]
   20cc4:	ldr	r3, [r3]
   20cc8:	str	r3, [fp, #-16]
   20ccc:	ldr	r0, [fp, #-8]
   20cd0:	bl	16624 <ftello64@plt+0x4f4c>
   20cd4:	ldr	r3, [fp, #-16]
   20cd8:	str	r3, [fp, #-8]
   20cdc:	ldr	r3, [fp, #-8]
   20ce0:	cmp	r3, #0
   20ce4:	bne	20cc0 <ftello64@plt+0xf5e8>
   20ce8:	ldr	r3, [fp, #-12]
   20cec:	mov	r2, #0
   20cf0:	str	r2, [r3, #56]	; 0x38
   20cf4:	ldr	r3, [fp, #-12]
   20cf8:	mov	r2, #31
   20cfc:	str	r2, [r3, #64]	; 0x40
   20d00:	ldr	r3, [fp, #-12]
   20d04:	mov	r2, #0
   20d08:	str	r2, [r3, #52]	; 0x34
   20d0c:	ldr	r3, [fp, #-12]
   20d10:	ldr	r3, [r3, #16]
   20d14:	mov	r0, r3
   20d18:	bl	16624 <ftello64@plt+0x4f4c>
   20d1c:	ldr	r3, [fp, #-12]
   20d20:	mov	r2, #0
   20d24:	str	r2, [r3, #16]
   20d28:	nop			; (mov r0, r0)
   20d2c:	sub	sp, fp, #4
   20d30:	pop	{fp, pc}
   20d34:	push	{fp, lr}
   20d38:	add	fp, sp, #4
   20d3c:	sub	sp, sp, #56	; 0x38
   20d40:	str	r0, [fp, #-56]	; 0xffffffc8
   20d44:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20d48:	ldr	r3, [r3, #52]	; 0x34
   20d4c:	ldr	r3, [r3, #12]
   20d50:	ldr	r3, [r3, #28]
   20d54:	str	r3, [fp, #-16]
   20d58:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20d5c:	ldr	r2, [fp, #-16]
   20d60:	str	r2, [r3, #72]	; 0x48
   20d64:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20d68:	ldr	r1, [r3, #24]
   20d6c:	ldr	r2, [fp, #-16]
   20d70:	mov	r3, r2
   20d74:	lsl	r3, r3, #1
   20d78:	add	r3, r3, r2
   20d7c:	lsl	r3, r3, #2
   20d80:	add	r2, r1, r3
   20d84:	sub	r3, fp, #52	; 0x34
   20d88:	mov	r1, r2
   20d8c:	mov	r0, r3
   20d90:	bl	1cf28 <ftello64@plt+0xb850>
   20d94:	mov	r3, r0
   20d98:	str	r3, [fp, #-40]	; 0xffffffd8
   20d9c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20da0:	cmp	r3, #0
   20da4:	movne	r3, #1
   20da8:	moveq	r3, #0
   20dac:	uxtb	r3, r3
   20db0:	cmp	r3, #0
   20db4:	beq	20dc0 <ftello64@plt+0xf6e8>
   20db8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20dbc:	b	2110c <ftello64@plt+0xfa34>
   20dc0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20dc4:	ldr	r3, [r3, #76]	; 0x4c
   20dc8:	cmp	r3, #0
   20dcc:	ble	20f8c <ftello64@plt+0xf8b4>
   20dd0:	mov	r3, #0
   20dd4:	str	r3, [fp, #-8]
   20dd8:	b	20f7c <ftello64@plt+0xf8a4>
   20ddc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   20de0:	ldr	r3, [fp, #-8]
   20de4:	lsl	r3, r3, #2
   20de8:	add	r3, r2, r3
   20dec:	ldr	r3, [r3]
   20df0:	str	r3, [fp, #-20]	; 0xffffffec
   20df4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20df8:	ldr	r2, [r3]
   20dfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   20e00:	lsl	r3, r3, #3
   20e04:	add	r3, r2, r3
   20e08:	ldrb	r3, [r3, #4]
   20e0c:	str	r3, [fp, #-24]	; 0xffffffe8
   20e10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20e14:	cmp	r3, #4
   20e18:	bne	20f64 <ftello64@plt+0xf88c>
   20e1c:	mov	r3, #0
   20e20:	str	r3, [fp, #-12]
   20e24:	b	20e94 <ftello64@plt+0xf7bc>
   20e28:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20e2c:	ldr	r2, [r3]
   20e30:	ldr	r1, [fp, #-44]	; 0xffffffd4
   20e34:	ldr	r3, [fp, #-12]
   20e38:	lsl	r3, r3, #2
   20e3c:	add	r3, r1, r3
   20e40:	ldr	r3, [r3]
   20e44:	lsl	r3, r3, #3
   20e48:	add	r3, r2, r3
   20e4c:	str	r3, [fp, #-28]	; 0xffffffe4
   20e50:	ldr	r3, [fp, #-28]	; 0xffffffe4
   20e54:	ldrb	r3, [r3, #4]
   20e58:	cmp	r3, #9
   20e5c:	bne	20e88 <ftello64@plt+0xf7b0>
   20e60:	ldr	r3, [fp, #-28]	; 0xffffffe4
   20e64:	ldr	r2, [r3]
   20e68:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20e6c:	ldr	r1, [r3]
   20e70:	ldr	r3, [fp, #-20]	; 0xffffffec
   20e74:	lsl	r3, r3, #3
   20e78:	add	r3, r1, r3
   20e7c:	ldr	r3, [r3]
   20e80:	cmp	r2, r3
   20e84:	beq	20ea8 <ftello64@plt+0xf7d0>
   20e88:	ldr	r3, [fp, #-12]
   20e8c:	add	r3, r3, #1
   20e90:	str	r3, [fp, #-12]
   20e94:	ldr	r2, [fp, #-48]	; 0xffffffd0
   20e98:	ldr	r3, [fp, #-12]
   20e9c:	cmp	r2, r3
   20ea0:	bgt	20e28 <ftello64@plt+0xf750>
   20ea4:	b	20eac <ftello64@plt+0xf7d4>
   20ea8:	nop			; (mov r0, r0)
   20eac:	ldr	r2, [fp, #-48]	; 0xffffffd0
   20eb0:	ldr	r3, [fp, #-12]
   20eb4:	cmp	r2, r3
   20eb8:	beq	20f6c <ftello64@plt+0xf894>
   20ebc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   20ec0:	cmp	r3, #4
   20ec4:	bne	20f70 <ftello64@plt+0xf898>
   20ec8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20ecc:	ldr	r1, [r3, #20]
   20ed0:	ldr	r2, [fp, #-20]	; 0xffffffec
   20ed4:	mov	r3, r2
   20ed8:	lsl	r3, r3, #1
   20edc:	add	r3, r3, r2
   20ee0:	lsl	r3, r3, #2
   20ee4:	add	r3, r1, r3
   20ee8:	ldr	r3, [r3, #8]
   20eec:	ldr	r3, [r3]
   20ef0:	str	r3, [fp, #-32]	; 0xffffffe0
   20ef4:	sub	r3, fp, #52	; 0x34
   20ef8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   20efc:	mov	r0, r3
   20f00:	bl	1e094 <ftello64@plt+0xc9bc>
   20f04:	mov	r3, r0
   20f08:	cmp	r3, #0
   20f0c:	bne	20f70 <ftello64@plt+0xf898>
   20f10:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20f14:	ldr	r1, [r3, #24]
   20f18:	ldr	r2, [fp, #-32]	; 0xffffffe0
   20f1c:	mov	r3, r2
   20f20:	lsl	r3, r3, #1
   20f24:	add	r3, r3, r2
   20f28:	lsl	r3, r3, #2
   20f2c:	add	r2, r1, r3
   20f30:	sub	r3, fp, #52	; 0x34
   20f34:	mov	r1, r2
   20f38:	mov	r0, r3
   20f3c:	bl	1d830 <ftello64@plt+0xc158>
   20f40:	str	r0, [fp, #-36]	; 0xffffffdc
   20f44:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20f48:	cmp	r3, #0
   20f4c:	beq	20f58 <ftello64@plt+0xf880>
   20f50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   20f54:	b	2110c <ftello64@plt+0xfa34>
   20f58:	mov	r3, #0
   20f5c:	str	r3, [fp, #-8]
   20f60:	b	20f70 <ftello64@plt+0xf898>
   20f64:	nop			; (mov r0, r0)
   20f68:	b	20f70 <ftello64@plt+0xf898>
   20f6c:	nop			; (mov r0, r0)
   20f70:	ldr	r3, [fp, #-8]
   20f74:	add	r3, r3, #1
   20f78:	str	r3, [fp, #-8]
   20f7c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   20f80:	ldr	r3, [fp, #-8]
   20f84:	cmp	r2, r3
   20f88:	bgt	20ddc <ftello64@plt+0xf704>
   20f8c:	sub	r2, fp, #52	; 0x34
   20f90:	sub	r0, fp, #40	; 0x28
   20f94:	mov	r3, #0
   20f98:	ldr	r1, [fp, #-56]	; 0xffffffc8
   20f9c:	bl	1e82c <ftello64@plt+0xd154>
   20fa0:	mov	r2, r0
   20fa4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20fa8:	str	r2, [r3, #36]	; 0x24
   20fac:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20fb0:	ldr	r3, [r3, #36]	; 0x24
   20fb4:	cmp	r3, #0
   20fb8:	moveq	r3, #1
   20fbc:	movne	r3, #0
   20fc0:	uxtb	r3, r3
   20fc4:	cmp	r3, #0
   20fc8:	beq	20fd4 <ftello64@plt+0xf8fc>
   20fcc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   20fd0:	b	2110c <ftello64@plt+0xfa34>
   20fd4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   20fd8:	ldr	r3, [r3, #36]	; 0x24
   20fdc:	ldrb	r3, [r3, #52]	; 0x34
   20fe0:	bic	r3, r3, #127	; 0x7f
   20fe4:	uxtb	r3, r3
   20fe8:	cmp	r3, #0
   20fec:	beq	210cc <ftello64@plt+0xf9f4>
   20ff0:	sub	r2, fp, #52	; 0x34
   20ff4:	sub	r0, fp, #40	; 0x28
   20ff8:	mov	r3, #1
   20ffc:	ldr	r1, [fp, #-56]	; 0xffffffc8
   21000:	bl	1e82c <ftello64@plt+0xd154>
   21004:	mov	r2, r0
   21008:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2100c:	str	r2, [r3, #40]	; 0x28
   21010:	sub	r2, fp, #52	; 0x34
   21014:	sub	r0, fp, #40	; 0x28
   21018:	mov	r3, #2
   2101c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   21020:	bl	1e82c <ftello64@plt+0xd154>
   21024:	mov	r2, r0
   21028:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2102c:	str	r2, [r3, #44]	; 0x2c
   21030:	sub	r2, fp, #52	; 0x34
   21034:	sub	r0, fp, #40	; 0x28
   21038:	mov	r3, #6
   2103c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   21040:	bl	1e82c <ftello64@plt+0xd154>
   21044:	mov	r2, r0
   21048:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2104c:	str	r2, [r3, #48]	; 0x30
   21050:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21054:	ldr	r3, [r3, #40]	; 0x28
   21058:	cmp	r3, #0
   2105c:	moveq	r3, #1
   21060:	movne	r3, #0
   21064:	uxtb	r3, r3
   21068:	cmp	r3, #0
   2106c:	bne	21090 <ftello64@plt+0xf9b8>
   21070:	ldr	r3, [fp, #-56]	; 0xffffffc8
   21074:	ldr	r3, [r3, #44]	; 0x2c
   21078:	cmp	r3, #0
   2107c:	moveq	r3, #1
   21080:	movne	r3, #0
   21084:	uxtb	r3, r3
   21088:	cmp	r3, #0
   2108c:	beq	21098 <ftello64@plt+0xf9c0>
   21090:	mov	r3, #1
   21094:	b	2109c <ftello64@plt+0xf9c4>
   21098:	mov	r3, #0
   2109c:	cmp	r3, #0
   210a0:	bne	210c4 <ftello64@plt+0xf9ec>
   210a4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   210a8:	ldr	r3, [r3, #48]	; 0x30
   210ac:	cmp	r3, #0
   210b0:	moveq	r3, #1
   210b4:	movne	r3, #0
   210b8:	uxtb	r3, r3
   210bc:	cmp	r3, #0
   210c0:	beq	210fc <ftello64@plt+0xfa24>
   210c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   210c8:	b	2110c <ftello64@plt+0xfa34>
   210cc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   210d0:	ldr	r2, [r3, #36]	; 0x24
   210d4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   210d8:	str	r2, [r3, #48]	; 0x30
   210dc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   210e0:	ldr	r2, [r3, #48]	; 0x30
   210e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   210e8:	str	r2, [r3, #44]	; 0x2c
   210ec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   210f0:	ldr	r2, [r3, #44]	; 0x2c
   210f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   210f8:	str	r2, [r3, #40]	; 0x28
   210fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   21100:	mov	r0, r3
   21104:	bl	16624 <ftello64@plt+0x4f4c>
   21108:	mov	r3, #0
   2110c:	mov	r0, r3
   21110:	sub	sp, fp, #4
   21114:	pop	{fp, pc}
   21118:	push	{fp, lr}
   2111c:	add	fp, sp, #4
   21120:	sub	sp, sp, #24
   21124:	str	r0, [fp, #-24]	; 0xffffffe8
   21128:	mov	r3, #0
   2112c:	strb	r3, [fp, #-13]
   21130:	mov	r3, #0
   21134:	strb	r3, [fp, #-14]
   21138:	mov	r3, #0
   2113c:	str	r3, [fp, #-8]
   21140:	b	212b4 <ftello64@plt+0xfbdc>
   21144:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21148:	ldr	r2, [r3]
   2114c:	ldr	r3, [fp, #-8]
   21150:	lsl	r3, r3, #3
   21154:	add	r3, r2, r3
   21158:	ldrb	r3, [r3, #4]
   2115c:	sub	r3, r3, #1
   21160:	cmp	r3, #11
   21164:	ldrls	pc, [pc, r3, lsl #2]
   21168:	b	21298 <ftello64@plt+0xfbc0>
   2116c:	muleq	r2, ip, r1
   21170:	muleq	r2, ip, r2
   21174:	andeq	r1, r2, r8, lsr #4
   21178:	muleq	r2, ip, r2
   2117c:	andeq	r1, r2, ip, lsl r2
   21180:	andeq	r1, r2, r4, lsr #8
   21184:	muleq	r2, r8, r2
   21188:	muleq	r2, ip, r2
   2118c:	muleq	r2, ip, r2
   21190:	muleq	r2, ip, r2
   21194:	muleq	r2, ip, r2
   21198:	andeq	r1, r2, ip, asr #3
   2119c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   211a0:	ldr	r2, [r3]
   211a4:	ldr	r3, [fp, #-8]
   211a8:	lsl	r3, r3, #3
   211ac:	add	r3, r2, r3
   211b0:	ldrb	r3, [r3]
   211b4:	sxtb	r3, r3
   211b8:	cmp	r3, #0
   211bc:	bge	212a4 <ftello64@plt+0xfbcc>
   211c0:	mov	r3, #1
   211c4:	strb	r3, [fp, #-13]
   211c8:	b	212a4 <ftello64@plt+0xfbcc>
   211cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   211d0:	ldr	r2, [r3]
   211d4:	ldr	r3, [fp, #-8]
   211d8:	lsl	r3, r3, #3
   211dc:	add	r3, r2, r3
   211e0:	ldr	r3, [r3]
   211e4:	cmp	r3, #32
   211e8:	beq	21214 <ftello64@plt+0xfb3c>
   211ec:	cmp	r3, #32
   211f0:	bhi	21200 <ftello64@plt+0xfb28>
   211f4:	cmp	r3, #16
   211f8:	beq	21214 <ftello64@plt+0xfb3c>
   211fc:	b	21430 <ftello64@plt+0xfd58>
   21200:	cmp	r3, #64	; 0x40
   21204:	beq	21214 <ftello64@plt+0xfb3c>
   21208:	cmp	r3, #128	; 0x80
   2120c:	beq	21214 <ftello64@plt+0xfb3c>
   21210:	b	21430 <ftello64@plt+0xfd58>
   21214:	nop			; (mov r0, r0)
   21218:	b	212a8 <ftello64@plt+0xfbd0>
   2121c:	mov	r3, #1
   21220:	strb	r3, [fp, #-14]
   21224:	b	212a8 <ftello64@plt+0xfbd0>
   21228:	mov	r3, #0
   2122c:	str	r3, [fp, #-20]	; 0xffffffec
   21230:	mov	r3, #4
   21234:	str	r3, [fp, #-12]
   21238:	b	21288 <ftello64@plt+0xfbb0>
   2123c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21240:	ldr	r2, [r3]
   21244:	ldr	r3, [fp, #-8]
   21248:	lsl	r3, r3, #3
   2124c:	add	r3, r2, r3
   21250:	ldr	r2, [r3]
   21254:	ldr	r3, [fp, #-12]
   21258:	lsl	r3, r3, #2
   2125c:	add	r3, r2, r3
   21260:	ldr	r2, [r3]
   21264:	ldr	r3, [fp, #-20]	; 0xffffffec
   21268:	lsr	r3, r2, r3
   2126c:	cmp	r3, #0
   21270:	bne	2142c <ftello64@plt+0xfd54>
   21274:	mov	r3, #0
   21278:	str	r3, [fp, #-20]	; 0xffffffec
   2127c:	ldr	r3, [fp, #-12]
   21280:	add	r3, r3, #1
   21284:	str	r3, [fp, #-12]
   21288:	ldr	r3, [fp, #-12]
   2128c:	cmp	r3, #7
   21290:	ble	2123c <ftello64@plt+0xfb64>
   21294:	b	212a8 <ftello64@plt+0xfbd0>
   21298:	bl	1169c <abort@plt>
   2129c:	nop			; (mov r0, r0)
   212a0:	b	212a8 <ftello64@plt+0xfbd0>
   212a4:	nop			; (mov r0, r0)
   212a8:	ldr	r3, [fp, #-8]
   212ac:	add	r3, r3, #1
   212b0:	str	r3, [fp, #-8]
   212b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   212b8:	ldr	r2, [r3, #8]
   212bc:	ldr	r3, [fp, #-8]
   212c0:	cmp	r2, r3
   212c4:	bhi	21144 <ftello64@plt+0xfa6c>
   212c8:	ldrb	r3, [fp, #-13]
   212cc:	cmp	r3, #0
   212d0:	bne	212e0 <ftello64@plt+0xfc08>
   212d4:	ldrb	r3, [fp, #-14]
   212d8:	cmp	r3, #0
   212dc:	beq	213b0 <ftello64@plt+0xfcd8>
   212e0:	mov	r3, #0
   212e4:	str	r3, [fp, #-8]
   212e8:	b	2139c <ftello64@plt+0xfcc4>
   212ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   212f0:	ldr	r2, [r3]
   212f4:	ldr	r3, [fp, #-8]
   212f8:	lsl	r3, r3, #3
   212fc:	add	r3, r2, r3
   21300:	ldrb	r3, [r3, #4]
   21304:	cmp	r3, #1
   21308:	bne	21354 <ftello64@plt+0xfc7c>
   2130c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21310:	ldr	r2, [r3]
   21314:	ldr	r3, [fp, #-8]
   21318:	lsl	r3, r3, #3
   2131c:	add	r3, r2, r3
   21320:	ldrb	r3, [r3]
   21324:	sxtb	r3, r3
   21328:	cmp	r3, #0
   2132c:	bge	21354 <ftello64@plt+0xfc7c>
   21330:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21334:	ldr	r2, [r3]
   21338:	ldr	r3, [fp, #-8]
   2133c:	lsl	r3, r3, #3
   21340:	add	r2, r2, r3
   21344:	ldrb	r3, [r2, #6]
   21348:	bic	r3, r3, #32
   2134c:	strb	r3, [r2, #6]
   21350:	b	21390 <ftello64@plt+0xfcb8>
   21354:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21358:	ldr	r2, [r3]
   2135c:	ldr	r3, [fp, #-8]
   21360:	lsl	r3, r3, #3
   21364:	add	r3, r2, r3
   21368:	ldrb	r3, [r3, #4]
   2136c:	cmp	r3, #5
   21370:	bne	21390 <ftello64@plt+0xfcb8>
   21374:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21378:	ldr	r2, [r3]
   2137c:	ldr	r3, [fp, #-8]
   21380:	lsl	r3, r3, #3
   21384:	add	r3, r2, r3
   21388:	mov	r2, #7
   2138c:	strb	r2, [r3, #4]
   21390:	ldr	r3, [fp, #-8]
   21394:	add	r3, r3, #1
   21398:	str	r3, [fp, #-8]
   2139c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   213a0:	ldr	r2, [r3, #8]
   213a4:	ldr	r3, [fp, #-8]
   213a8:	cmp	r2, r3
   213ac:	bhi	212ec <ftello64@plt+0xfc14>
   213b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   213b4:	mov	r2, #1
   213b8:	str	r2, [r3, #92]	; 0x5c
   213bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   213c0:	ldrb	r3, [r2, #88]	; 0x58
   213c4:	bic	r3, r3, #4
   213c8:	strb	r3, [r2, #88]	; 0x58
   213cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   213d0:	ldr	r3, [r3, #76]	; 0x4c
   213d4:	cmp	r3, #0
   213d8:	bgt	213e8 <ftello64@plt+0xfd10>
   213dc:	ldrb	r3, [fp, #-14]
   213e0:	cmp	r3, #0
   213e4:	beq	213f0 <ftello64@plt+0xfd18>
   213e8:	mov	r3, #1
   213ec:	b	213f4 <ftello64@plt+0xfd1c>
   213f0:	mov	r3, #0
   213f4:	uxtb	r3, r3
   213f8:	and	r3, r3, #1
   213fc:	uxtb	r3, r3
   21400:	ldr	r1, [fp, #-24]	; 0xffffffe8
   21404:	ldrb	r2, [r1, #88]	; 0x58
   21408:	and	r3, r3, #1
   2140c:	bic	r2, r2, #2
   21410:	lsl	r3, r3, #1
   21414:	orr	r3, r3, r2
   21418:	mov	r2, r3
   2141c:	strb	r2, [r1, #88]	; 0x58
   21420:	b	21430 <ftello64@plt+0xfd58>
   21424:	nop			; (mov r0, r0)
   21428:	b	21430 <ftello64@plt+0xfd58>
   2142c:	nop			; (mov r0, r0)
   21430:	sub	sp, fp, #4
   21434:	pop	{fp, pc}
   21438:	push	{fp, lr}
   2143c:	add	fp, sp, #4
   21440:	sub	sp, sp, #24
   21444:	str	r0, [fp, #-24]	; 0xffffffe8
   21448:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2144c:	ldr	r3, [r3]
   21450:	str	r3, [fp, #-16]
   21454:	ldr	r3, [fp, #-16]
   21458:	ldr	r3, [r3, #4]
   2145c:	lsl	r3, r3, #2
   21460:	mov	r0, r3
   21464:	bl	352c0 <ftello64@plt+0x23be8>
   21468:	mov	r3, r0
   2146c:	mov	r2, r3
   21470:	ldr	r3, [fp, #-16]
   21474:	str	r2, [r3, #12]
   21478:	ldr	r3, [fp, #-16]
   2147c:	ldr	r3, [r3, #4]
   21480:	lsl	r3, r3, #2
   21484:	mov	r0, r3
   21488:	bl	352c0 <ftello64@plt+0x23be8>
   2148c:	mov	r3, r0
   21490:	mov	r2, r3
   21494:	ldr	r3, [fp, #-16]
   21498:	str	r2, [r3, #16]
   2149c:	ldr	r3, [fp, #-16]
   214a0:	ldr	r2, [r3, #4]
   214a4:	mov	r3, r2
   214a8:	lsl	r3, r3, #1
   214ac:	add	r3, r3, r2
   214b0:	lsl	r3, r3, #2
   214b4:	mov	r0, r3
   214b8:	bl	352c0 <ftello64@plt+0x23be8>
   214bc:	mov	r3, r0
   214c0:	mov	r2, r3
   214c4:	ldr	r3, [fp, #-16]
   214c8:	str	r2, [r3, #20]
   214cc:	ldr	r3, [fp, #-16]
   214d0:	ldr	r2, [r3, #4]
   214d4:	mov	r3, r2
   214d8:	lsl	r3, r3, #1
   214dc:	add	r3, r3, r2
   214e0:	lsl	r3, r3, #2
   214e4:	mov	r0, r3
   214e8:	bl	352c0 <ftello64@plt+0x23be8>
   214ec:	mov	r3, r0
   214f0:	mov	r2, r3
   214f4:	ldr	r3, [fp, #-16]
   214f8:	str	r2, [r3, #24]
   214fc:	ldr	r3, [fp, #-16]
   21500:	ldr	r3, [r3, #12]
   21504:	cmp	r3, #0
   21508:	moveq	r3, #1
   2150c:	movne	r3, #0
   21510:	uxtb	r3, r3
   21514:	cmp	r3, #0
   21518:	bne	2153c <ftello64@plt+0xfe64>
   2151c:	ldr	r3, [fp, #-16]
   21520:	ldr	r3, [r3, #16]
   21524:	cmp	r3, #0
   21528:	moveq	r3, #1
   2152c:	movne	r3, #0
   21530:	uxtb	r3, r3
   21534:	cmp	r3, #0
   21538:	beq	21544 <ftello64@plt+0xfe6c>
   2153c:	mov	r3, #1
   21540:	b	21548 <ftello64@plt+0xfe70>
   21544:	mov	r3, #0
   21548:	cmp	r3, #0
   2154c:	bne	21570 <ftello64@plt+0xfe98>
   21550:	ldr	r3, [fp, #-16]
   21554:	ldr	r3, [r3, #20]
   21558:	cmp	r3, #0
   2155c:	moveq	r3, #1
   21560:	movne	r3, #0
   21564:	uxtb	r3, r3
   21568:	cmp	r3, #0
   2156c:	beq	21578 <ftello64@plt+0xfea0>
   21570:	mov	r3, #1
   21574:	b	2157c <ftello64@plt+0xfea4>
   21578:	mov	r3, #0
   2157c:	cmp	r3, #0
   21580:	bne	215a4 <ftello64@plt+0xfecc>
   21584:	ldr	r3, [fp, #-16]
   21588:	ldr	r3, [r3, #24]
   2158c:	cmp	r3, #0
   21590:	moveq	r3, #1
   21594:	movne	r3, #0
   21598:	uxtb	r3, r3
   2159c:	cmp	r3, #0
   215a0:	beq	215ac <ftello64@plt+0xfed4>
   215a4:	mov	r3, #12
   215a8:	b	21888 <ftello64@plt+0x101b0>
   215ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   215b0:	ldr	r3, [r3, #24]
   215b4:	lsl	r3, r3, #2
   215b8:	mov	r0, r3
   215bc:	bl	352c0 <ftello64@plt+0x23be8>
   215c0:	mov	r3, r0
   215c4:	mov	r2, r3
   215c8:	ldr	r3, [fp, #-16]
   215cc:	str	r2, [r3, #132]	; 0x84
   215d0:	ldr	r3, [fp, #-16]
   215d4:	ldr	r3, [r3, #132]	; 0x84
   215d8:	cmp	r3, #0
   215dc:	beq	216c8 <ftello64@plt+0xfff0>
   215e0:	mov	r3, #0
   215e4:	str	r3, [fp, #-12]
   215e8:	b	21614 <ftello64@plt+0xff3c>
   215ec:	ldr	r3, [fp, #-16]
   215f0:	ldr	r2, [r3, #132]	; 0x84
   215f4:	ldr	r3, [fp, #-12]
   215f8:	lsl	r3, r3, #2
   215fc:	add	r3, r2, r3
   21600:	ldr	r2, [fp, #-12]
   21604:	str	r2, [r3]
   21608:	ldr	r3, [fp, #-12]
   2160c:	add	r3, r3, #1
   21610:	str	r3, [fp, #-12]
   21614:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21618:	ldr	r2, [r3, #24]
   2161c:	ldr	r3, [fp, #-12]
   21620:	cmp	r2, r3
   21624:	bhi	215ec <ftello64@plt+0xff14>
   21628:	ldr	r3, [fp, #-16]
   2162c:	ldr	r3, [r3, #52]	; 0x34
   21630:	ldr	r2, [fp, #-16]
   21634:	ldr	r1, [pc, #600]	; 21894 <ftello64@plt+0x101bc>
   21638:	mov	r0, r3
   2163c:	bl	219bc <ftello64@plt+0x102e4>
   21640:	mov	r3, #0
   21644:	str	r3, [fp, #-12]
   21648:	b	2167c <ftello64@plt+0xffa4>
   2164c:	ldr	r3, [fp, #-16]
   21650:	ldr	r2, [r3, #132]	; 0x84
   21654:	ldr	r3, [fp, #-12]
   21658:	lsl	r3, r3, #2
   2165c:	add	r3, r2, r3
   21660:	ldr	r2, [r3]
   21664:	ldr	r3, [fp, #-12]
   21668:	cmp	r2, r3
   2166c:	bne	21694 <ftello64@plt+0xffbc>
   21670:	ldr	r3, [fp, #-12]
   21674:	add	r3, r3, #1
   21678:	str	r3, [fp, #-12]
   2167c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21680:	ldr	r2, [r3, #24]
   21684:	ldr	r3, [fp, #-12]
   21688:	cmp	r2, r3
   2168c:	bhi	2164c <ftello64@plt+0xff74>
   21690:	b	21698 <ftello64@plt+0xffc0>
   21694:	nop			; (mov r0, r0)
   21698:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2169c:	ldr	r2, [r3, #24]
   216a0:	ldr	r3, [fp, #-12]
   216a4:	cmp	r2, r3
   216a8:	bne	216c8 <ftello64@plt+0xfff0>
   216ac:	ldr	r3, [fp, #-16]
   216b0:	ldr	r3, [r3, #132]	; 0x84
   216b4:	mov	r0, r3
   216b8:	bl	16624 <ftello64@plt+0x4f4c>
   216bc:	ldr	r3, [fp, #-16]
   216c0:	mov	r2, #0
   216c4:	str	r2, [r3, #132]	; 0x84
   216c8:	ldr	r3, [fp, #-16]
   216cc:	ldr	r3, [r3, #52]	; 0x34
   216d0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   216d4:	ldr	r1, [pc, #444]	; 21898 <ftello64@plt+0x101c0>
   216d8:	mov	r0, r3
   216dc:	bl	218a8 <ftello64@plt+0x101d0>
   216e0:	str	r0, [fp, #-8]
   216e4:	ldr	r3, [fp, #-8]
   216e8:	cmp	r3, #0
   216ec:	movne	r3, #1
   216f0:	moveq	r3, #0
   216f4:	uxtb	r3, r3
   216f8:	cmp	r3, #0
   216fc:	beq	21708 <ftello64@plt+0x10030>
   21700:	ldr	r3, [fp, #-8]
   21704:	b	21888 <ftello64@plt+0x101b0>
   21708:	ldr	r3, [fp, #-16]
   2170c:	ldr	r3, [r3, #52]	; 0x34
   21710:	ldr	r2, [fp, #-16]
   21714:	ldr	r1, [pc, #384]	; 2189c <ftello64@plt+0x101c4>
   21718:	mov	r0, r3
   2171c:	bl	218a8 <ftello64@plt+0x101d0>
   21720:	str	r0, [fp, #-8]
   21724:	ldr	r3, [fp, #-8]
   21728:	cmp	r3, #0
   2172c:	movne	r3, #1
   21730:	moveq	r3, #0
   21734:	uxtb	r3, r3
   21738:	cmp	r3, #0
   2173c:	beq	21748 <ftello64@plt+0x10070>
   21740:	ldr	r3, [fp, #-8]
   21744:	b	21888 <ftello64@plt+0x101b0>
   21748:	ldr	r3, [fp, #-16]
   2174c:	ldr	r3, [r3, #52]	; 0x34
   21750:	ldr	r2, [fp, #-16]
   21754:	ldr	r1, [pc, #324]	; 218a0 <ftello64@plt+0x101c8>
   21758:	mov	r0, r3
   2175c:	bl	219bc <ftello64@plt+0x102e4>
   21760:	ldr	r3, [fp, #-16]
   21764:	ldr	r3, [r3, #52]	; 0x34
   21768:	ldr	r2, [fp, #-16]
   2176c:	ldr	r1, [pc, #304]	; 218a4 <ftello64@plt+0x101cc>
   21770:	mov	r0, r3
   21774:	bl	219bc <ftello64@plt+0x102e4>
   21778:	str	r0, [fp, #-8]
   2177c:	ldr	r3, [fp, #-8]
   21780:	cmp	r3, #0
   21784:	movne	r3, #1
   21788:	moveq	r3, #0
   2178c:	uxtb	r3, r3
   21790:	cmp	r3, #0
   21794:	beq	217a0 <ftello64@plt+0x100c8>
   21798:	ldr	r3, [fp, #-8]
   2179c:	b	21888 <ftello64@plt+0x101b0>
   217a0:	ldr	r0, [fp, #-16]
   217a4:	bl	22d84 <ftello64@plt+0x116ac>
   217a8:	str	r0, [fp, #-8]
   217ac:	ldr	r3, [fp, #-8]
   217b0:	cmp	r3, #0
   217b4:	movne	r3, #1
   217b8:	moveq	r3, #0
   217bc:	uxtb	r3, r3
   217c0:	cmp	r3, #0
   217c4:	beq	217d0 <ftello64@plt+0x100f8>
   217c8:	ldr	r3, [fp, #-8]
   217cc:	b	21888 <ftello64@plt+0x101b0>
   217d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   217d4:	ldrb	r3, [r3, #28]
   217d8:	and	r3, r3, #16
   217dc:	uxtb	r3, r3
   217e0:	cmp	r3, #0
   217e4:	bne	21810 <ftello64@plt+0x10138>
   217e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   217ec:	ldr	r3, [r3, #24]
   217f0:	cmp	r3, #0
   217f4:	beq	21810 <ftello64@plt+0x10138>
   217f8:	ldr	r3, [fp, #-16]
   217fc:	ldrb	r3, [r3, #88]	; 0x58
   21800:	and	r3, r3, #1
   21804:	uxtb	r3, r3
   21808:	cmp	r3, #0
   2180c:	bne	21820 <ftello64@plt+0x10148>
   21810:	ldr	r3, [fp, #-16]
   21814:	ldr	r3, [r3, #76]	; 0x4c
   21818:	cmp	r3, #0
   2181c:	beq	21884 <ftello64@plt+0x101ac>
   21820:	ldr	r3, [fp, #-16]
   21824:	ldr	r2, [r3, #8]
   21828:	mov	r3, r2
   2182c:	lsl	r3, r3, #1
   21830:	add	r3, r3, r2
   21834:	lsl	r3, r3, #2
   21838:	mov	r0, r3
   2183c:	bl	352c0 <ftello64@plt+0x23be8>
   21840:	mov	r3, r0
   21844:	mov	r2, r3
   21848:	ldr	r3, [fp, #-16]
   2184c:	str	r2, [r3, #28]
   21850:	ldr	r3, [fp, #-16]
   21854:	ldr	r3, [r3, #28]
   21858:	cmp	r3, #0
   2185c:	moveq	r3, #1
   21860:	movne	r3, #0
   21864:	uxtb	r3, r3
   21868:	cmp	r3, #0
   2186c:	beq	21878 <ftello64@plt+0x101a0>
   21870:	mov	r3, #12
   21874:	b	21888 <ftello64@plt+0x101b0>
   21878:	ldr	r0, [fp, #-16]
   2187c:	bl	22c08 <ftello64@plt+0x11530>
   21880:	str	r0, [fp, #-8]
   21884:	ldr	r3, [fp, #-8]
   21888:	mov	r0, r3
   2188c:	sub	sp, fp, #4
   21890:	pop	{fp, pc}
   21894:	andeq	r1, r2, r8, lsr #21
   21898:	andeq	r1, r2, r8, lsr #24
   2189c:	andeq	r1, r2, ip, ror pc
   218a0:	muleq	r2, ip, r0
   218a4:	andeq	r2, r2, r0, ror r1
   218a8:	push	{fp, lr}
   218ac:	add	fp, sp, #4
   218b0:	sub	sp, sp, #32
   218b4:	str	r0, [fp, #-24]	; 0xffffffe8
   218b8:	str	r1, [fp, #-28]	; 0xffffffe4
   218bc:	str	r2, [fp, #-32]	; 0xffffffe0
   218c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   218c4:	str	r3, [fp, #-8]
   218c8:	b	218f8 <ftello64@plt+0x10220>
   218cc:	ldr	r3, [fp, #-8]
   218d0:	ldr	r3, [r3, #4]
   218d4:	cmp	r3, #0
   218d8:	beq	218ec <ftello64@plt+0x10214>
   218dc:	ldr	r3, [fp, #-8]
   218e0:	ldr	r3, [r3, #4]
   218e4:	str	r3, [fp, #-8]
   218e8:	b	218f8 <ftello64@plt+0x10220>
   218ec:	ldr	r3, [fp, #-8]
   218f0:	ldr	r3, [r3, #8]
   218f4:	str	r3, [fp, #-8]
   218f8:	ldr	r3, [fp, #-8]
   218fc:	ldr	r3, [r3, #4]
   21900:	cmp	r3, #0
   21904:	bne	218cc <ftello64@plt+0x101f4>
   21908:	ldr	r3, [fp, #-8]
   2190c:	ldr	r3, [r3, #8]
   21910:	cmp	r3, #0
   21914:	bne	218cc <ftello64@plt+0x101f4>
   21918:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2191c:	ldr	r1, [fp, #-8]
   21920:	ldr	r0, [fp, #-32]	; 0xffffffe0
   21924:	blx	r3
   21928:	str	r0, [fp, #-12]
   2192c:	ldr	r3, [fp, #-12]
   21930:	cmp	r3, #0
   21934:	movne	r3, #1
   21938:	moveq	r3, #0
   2193c:	uxtb	r3, r3
   21940:	cmp	r3, #0
   21944:	beq	21950 <ftello64@plt+0x10278>
   21948:	ldr	r3, [fp, #-12]
   2194c:	b	219b0 <ftello64@plt+0x102d8>
   21950:	ldr	r3, [fp, #-8]
   21954:	ldr	r3, [r3]
   21958:	cmp	r3, #0
   2195c:	bne	21968 <ftello64@plt+0x10290>
   21960:	mov	r3, #0
   21964:	b	219b0 <ftello64@plt+0x102d8>
   21968:	ldr	r3, [fp, #-8]
   2196c:	str	r3, [fp, #-16]
   21970:	ldr	r3, [fp, #-8]
   21974:	ldr	r3, [r3]
   21978:	str	r3, [fp, #-8]
   2197c:	ldr	r3, [fp, #-8]
   21980:	ldr	r2, [r3, #8]
   21984:	ldr	r3, [fp, #-16]
   21988:	cmp	r2, r3
   2198c:	beq	21918 <ftello64@plt+0x10240>
   21990:	ldr	r3, [fp, #-8]
   21994:	ldr	r3, [r3, #8]
   21998:	cmp	r3, #0
   2199c:	beq	21918 <ftello64@plt+0x10240>
   219a0:	ldr	r3, [fp, #-8]
   219a4:	ldr	r3, [r3, #8]
   219a8:	str	r3, [fp, #-8]
   219ac:	b	218f8 <ftello64@plt+0x10220>
   219b0:	mov	r0, r3
   219b4:	sub	sp, fp, #4
   219b8:	pop	{fp, pc}
   219bc:	push	{fp, lr}
   219c0:	add	fp, sp, #4
   219c4:	sub	sp, sp, #32
   219c8:	str	r0, [fp, #-24]	; 0xffffffe8
   219cc:	str	r1, [fp, #-28]	; 0xffffffe4
   219d0:	str	r2, [fp, #-32]	; 0xffffffe0
   219d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   219d8:	str	r3, [fp, #-8]
   219dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   219e0:	ldr	r1, [fp, #-8]
   219e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   219e8:	blx	r3
   219ec:	str	r0, [fp, #-16]
   219f0:	ldr	r3, [fp, #-16]
   219f4:	cmp	r3, #0
   219f8:	movne	r3, #1
   219fc:	moveq	r3, #0
   21a00:	uxtb	r3, r3
   21a04:	cmp	r3, #0
   21a08:	beq	21a14 <ftello64@plt+0x1033c>
   21a0c:	ldr	r3, [fp, #-16]
   21a10:	b	21a9c <ftello64@plt+0x103c4>
   21a14:	ldr	r3, [fp, #-8]
   21a18:	ldr	r3, [r3, #4]
   21a1c:	cmp	r3, #0
   21a20:	beq	21a34 <ftello64@plt+0x1035c>
   21a24:	ldr	r3, [fp, #-8]
   21a28:	ldr	r3, [r3, #4]
   21a2c:	str	r3, [fp, #-8]
   21a30:	b	219dc <ftello64@plt+0x10304>
   21a34:	mov	r3, #0
   21a38:	str	r3, [fp, #-12]
   21a3c:	b	21a68 <ftello64@plt+0x10390>
   21a40:	ldr	r3, [fp, #-8]
   21a44:	str	r3, [fp, #-12]
   21a48:	ldr	r3, [fp, #-8]
   21a4c:	ldr	r3, [r3]
   21a50:	str	r3, [fp, #-8]
   21a54:	ldr	r3, [fp, #-8]
   21a58:	cmp	r3, #0
   21a5c:	bne	21a68 <ftello64@plt+0x10390>
   21a60:	mov	r3, #0
   21a64:	b	21a9c <ftello64@plt+0x103c4>
   21a68:	ldr	r3, [fp, #-8]
   21a6c:	ldr	r2, [r3, #8]
   21a70:	ldr	r3, [fp, #-12]
   21a74:	cmp	r2, r3
   21a78:	beq	21a40 <ftello64@plt+0x10368>
   21a7c:	ldr	r3, [fp, #-8]
   21a80:	ldr	r3, [r3, #8]
   21a84:	cmp	r3, #0
   21a88:	beq	21a40 <ftello64@plt+0x10368>
   21a8c:	ldr	r3, [fp, #-8]
   21a90:	ldr	r3, [r3, #8]
   21a94:	str	r3, [fp, #-8]
   21a98:	b	219dc <ftello64@plt+0x10304>
   21a9c:	mov	r0, r3
   21aa0:	sub	sp, fp, #4
   21aa4:	pop	{fp, pc}
   21aa8:	push	{fp}		; (str fp, [sp, #-4]!)
   21aac:	add	fp, sp, #0
   21ab0:	sub	sp, sp, #28
   21ab4:	str	r0, [fp, #-24]	; 0xffffffe8
   21ab8:	str	r1, [fp, #-28]	; 0xffffffe4
   21abc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21ac0:	str	r3, [fp, #-8]
   21ac4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21ac8:	ldrb	r3, [r3, #24]
   21acc:	cmp	r3, #4
   21ad0:	bne	21b38 <ftello64@plt+0x10460>
   21ad4:	ldr	r3, [fp, #-8]
   21ad8:	ldr	r3, [r3, #132]	; 0x84
   21adc:	cmp	r3, #0
   21ae0:	beq	21b38 <ftello64@plt+0x10460>
   21ae4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21ae8:	ldr	r3, [r3, #20]
   21aec:	str	r3, [fp, #-12]
   21af0:	ldr	r3, [fp, #-8]
   21af4:	ldr	r2, [r3, #132]	; 0x84
   21af8:	ldr	r3, [fp, #-12]
   21afc:	lsl	r3, r3, #2
   21b00:	add	r3, r2, r3
   21b04:	ldr	r2, [r3]
   21b08:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b0c:	str	r2, [r3, #20]
   21b10:	ldr	r3, [fp, #-8]
   21b14:	ldr	r3, [r3, #80]	; 0x50
   21b18:	ldr	r2, [fp, #-28]	; 0xffffffe4
   21b1c:	ldr	r2, [r2, #20]
   21b20:	mov	r1, #1
   21b24:	lsl	r2, r1, r2
   21b28:	orr	r2, r3, r2
   21b2c:	ldr	r3, [fp, #-8]
   21b30:	str	r2, [r3, #80]	; 0x50
   21b34:	b	21c14 <ftello64@plt+0x1053c>
   21b38:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b3c:	ldrb	r3, [r3, #24]
   21b40:	cmp	r3, #17
   21b44:	bne	21c14 <ftello64@plt+0x1053c>
   21b48:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b4c:	ldr	r3, [r3, #4]
   21b50:	cmp	r3, #0
   21b54:	beq	21c14 <ftello64@plt+0x1053c>
   21b58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b5c:	ldr	r3, [r3, #4]
   21b60:	ldrb	r3, [r3, #24]
   21b64:	cmp	r3, #17
   21b68:	bne	21c14 <ftello64@plt+0x1053c>
   21b6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b70:	ldr	r3, [r3, #4]
   21b74:	ldr	r3, [r3, #20]
   21b78:	str	r3, [fp, #-16]
   21b7c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b80:	ldr	r3, [r3, #4]
   21b84:	ldr	r2, [r3, #4]
   21b88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b8c:	str	r2, [r3, #4]
   21b90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21b94:	ldr	r3, [r3, #4]
   21b98:	cmp	r3, #0
   21b9c:	beq	21bb0 <ftello64@plt+0x104d8>
   21ba0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21ba4:	ldr	r3, [r3, #4]
   21ba8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   21bac:	str	r2, [r3]
   21bb0:	ldr	r3, [fp, #-8]
   21bb4:	ldr	r2, [r3, #132]	; 0x84
   21bb8:	ldr	r3, [fp, #-16]
   21bbc:	lsl	r3, r3, #2
   21bc0:	add	r3, r2, r3
   21bc4:	ldr	r2, [fp, #-8]
   21bc8:	ldr	r1, [r2, #132]	; 0x84
   21bcc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   21bd0:	ldr	r2, [r2, #20]
   21bd4:	lsl	r2, r2, #2
   21bd8:	add	r2, r1, r2
   21bdc:	ldr	r2, [r2]
   21be0:	str	r2, [r3]
   21be4:	ldr	r3, [fp, #-16]
   21be8:	cmp	r3, #31
   21bec:	bgt	21c14 <ftello64@plt+0x1053c>
   21bf0:	ldr	r3, [fp, #-8]
   21bf4:	ldr	r2, [r3, #80]	; 0x50
   21bf8:	mov	r1, #1
   21bfc:	ldr	r3, [fp, #-16]
   21c00:	lsl	r3, r1, r3
   21c04:	mvn	r3, r3
   21c08:	and	r2, r2, r3
   21c0c:	ldr	r3, [fp, #-8]
   21c10:	str	r2, [r3, #80]	; 0x50
   21c14:	mov	r3, #0
   21c18:	mov	r0, r3
   21c1c:	add	sp, fp, #0
   21c20:	pop	{fp}		; (ldr fp, [sp], #4)
   21c24:	bx	lr
   21c28:	push	{fp, lr}
   21c2c:	add	fp, sp, #4
   21c30:	sub	sp, sp, #16
   21c34:	str	r0, [fp, #-16]
   21c38:	str	r1, [fp, #-20]	; 0xffffffec
   21c3c:	ldr	r3, [fp, #-16]
   21c40:	str	r3, [fp, #-8]
   21c44:	mov	r3, #0
   21c48:	str	r3, [fp, #-12]
   21c4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   21c50:	ldr	r3, [r3, #4]
   21c54:	cmp	r3, #0
   21c58:	beq	21cb4 <ftello64@plt+0x105dc>
   21c5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   21c60:	ldr	r3, [r3, #4]
   21c64:	ldrb	r3, [r3, #24]
   21c68:	cmp	r3, #17
   21c6c:	bne	21cb4 <ftello64@plt+0x105dc>
   21c70:	ldr	r3, [fp, #-20]	; 0xffffffec
   21c74:	ldr	r2, [r3, #4]
   21c78:	sub	r3, fp, #12
   21c7c:	ldr	r1, [fp, #-8]
   21c80:	mov	r0, r3
   21c84:	bl	21d2c <ftello64@plt+0x10654>
   21c88:	mov	r2, r0
   21c8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   21c90:	str	r2, [r3, #4]
   21c94:	ldr	r3, [fp, #-20]	; 0xffffffec
   21c98:	ldr	r3, [r3, #4]
   21c9c:	cmp	r3, #0
   21ca0:	beq	21cb4 <ftello64@plt+0x105dc>
   21ca4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21ca8:	ldr	r3, [r3, #4]
   21cac:	ldr	r2, [fp, #-20]	; 0xffffffec
   21cb0:	str	r2, [r3]
   21cb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21cb8:	ldr	r3, [r3, #8]
   21cbc:	cmp	r3, #0
   21cc0:	beq	21d1c <ftello64@plt+0x10644>
   21cc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21cc8:	ldr	r3, [r3, #8]
   21ccc:	ldrb	r3, [r3, #24]
   21cd0:	cmp	r3, #17
   21cd4:	bne	21d1c <ftello64@plt+0x10644>
   21cd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   21cdc:	ldr	r2, [r3, #8]
   21ce0:	sub	r3, fp, #12
   21ce4:	ldr	r1, [fp, #-8]
   21ce8:	mov	r0, r3
   21cec:	bl	21d2c <ftello64@plt+0x10654>
   21cf0:	mov	r2, r0
   21cf4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21cf8:	str	r2, [r3, #8]
   21cfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   21d00:	ldr	r3, [r3, #8]
   21d04:	cmp	r3, #0
   21d08:	beq	21d1c <ftello64@plt+0x10644>
   21d0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   21d10:	ldr	r3, [r3, #8]
   21d14:	ldr	r2, [fp, #-20]	; 0xffffffec
   21d18:	str	r2, [r3]
   21d1c:	ldr	r3, [fp, #-12]
   21d20:	mov	r0, r3
   21d24:	sub	sp, fp, #4
   21d28:	pop	{fp, pc}
   21d2c:	push	{fp, lr}
   21d30:	add	fp, sp, #4
   21d34:	sub	sp, sp, #40	; 0x28
   21d38:	str	r0, [fp, #-32]	; 0xffffffe0
   21d3c:	str	r1, [fp, #-36]	; 0xffffffdc
   21d40:	str	r2, [fp, #-40]	; 0xffffffd8
   21d44:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21d48:	ldr	r3, [r3]
   21d4c:	str	r3, [fp, #-8]
   21d50:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21d54:	ldr	r3, [r3, #4]
   21d58:	str	r3, [fp, #-12]
   21d5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   21d60:	ldrb	r3, [r3, #28]
   21d64:	and	r3, r3, #16
   21d68:	uxtb	r3, r3
   21d6c:	cmp	r3, #0
   21d70:	beq	21dc0 <ftello64@plt+0x106e8>
   21d74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21d78:	ldr	r3, [r3, #4]
   21d7c:	cmp	r3, #0
   21d80:	beq	21dc0 <ftello64@plt+0x106e8>
   21d84:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21d88:	ldr	r3, [r3, #20]
   21d8c:	cmp	r3, #31
   21d90:	bgt	21db4 <ftello64@plt+0x106dc>
   21d94:	ldr	r3, [fp, #-8]
   21d98:	ldr	r2, [r3, #80]	; 0x50
   21d9c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21da0:	ldr	r3, [r3, #20]
   21da4:	lsr	r3, r2, r3
   21da8:	and	r3, r3, #1
   21dac:	cmp	r3, #0
   21db0:	bne	21dc0 <ftello64@plt+0x106e8>
   21db4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21db8:	ldr	r3, [r3, #4]
   21dbc:	b	21f70 <ftello64@plt+0x10898>
   21dc0:	mov	r3, #8
   21dc4:	mov	r2, #0
   21dc8:	mov	r1, #0
   21dcc:	ldr	r0, [fp, #-8]
   21dd0:	bl	27f34 <ftello64@plt+0x1685c>
   21dd4:	str	r0, [fp, #-16]
   21dd8:	mov	r3, #9
   21ddc:	mov	r2, #0
   21de0:	mov	r1, #0
   21de4:	ldr	r0, [fp, #-8]
   21de8:	bl	27f34 <ftello64@plt+0x1685c>
   21dec:	str	r0, [fp, #-20]	; 0xffffffec
   21df0:	ldr	r3, [fp, #-12]
   21df4:	cmp	r3, #0
   21df8:	beq	21e18 <ftello64@plt+0x10740>
   21dfc:	mov	r3, #16
   21e00:	ldr	r2, [fp, #-20]	; 0xffffffec
   21e04:	ldr	r1, [fp, #-12]
   21e08:	ldr	r0, [fp, #-8]
   21e0c:	bl	27f34 <ftello64@plt+0x1685c>
   21e10:	mov	r3, r0
   21e14:	b	21e1c <ftello64@plt+0x10744>
   21e18:	ldr	r3, [fp, #-20]	; 0xffffffec
   21e1c:	str	r3, [fp, #-24]	; 0xffffffe8
   21e20:	mov	r3, #16
   21e24:	ldr	r2, [fp, #-24]	; 0xffffffe8
   21e28:	ldr	r1, [fp, #-16]
   21e2c:	ldr	r0, [fp, #-8]
   21e30:	bl	27f34 <ftello64@plt+0x1685c>
   21e34:	str	r0, [fp, #-28]	; 0xffffffe4
   21e38:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21e3c:	cmp	r3, #0
   21e40:	moveq	r3, #1
   21e44:	movne	r3, #0
   21e48:	uxtb	r3, r3
   21e4c:	cmp	r3, #0
   21e50:	bne	21e70 <ftello64@plt+0x10798>
   21e54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   21e58:	cmp	r3, #0
   21e5c:	moveq	r3, #1
   21e60:	movne	r3, #0
   21e64:	uxtb	r3, r3
   21e68:	cmp	r3, #0
   21e6c:	beq	21e78 <ftello64@plt+0x107a0>
   21e70:	mov	r3, #1
   21e74:	b	21e7c <ftello64@plt+0x107a4>
   21e78:	mov	r3, #0
   21e7c:	cmp	r3, #0
   21e80:	bne	21ea0 <ftello64@plt+0x107c8>
   21e84:	ldr	r3, [fp, #-16]
   21e88:	cmp	r3, #0
   21e8c:	moveq	r3, #1
   21e90:	movne	r3, #0
   21e94:	uxtb	r3, r3
   21e98:	cmp	r3, #0
   21e9c:	beq	21ea8 <ftello64@plt+0x107d0>
   21ea0:	mov	r3, #1
   21ea4:	b	21eac <ftello64@plt+0x107d4>
   21ea8:	mov	r3, #0
   21eac:	cmp	r3, #0
   21eb0:	bne	21ed0 <ftello64@plt+0x107f8>
   21eb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21eb8:	cmp	r3, #0
   21ebc:	moveq	r3, #1
   21ec0:	movne	r3, #0
   21ec4:	uxtb	r3, r3
   21ec8:	cmp	r3, #0
   21ecc:	beq	21ee4 <ftello64@plt+0x1080c>
   21ed0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   21ed4:	mov	r2, #12
   21ed8:	str	r2, [r3]
   21edc:	mov	r3, #0
   21ee0:	b	21f70 <ftello64@plt+0x10898>
   21ee4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21ee8:	ldr	r2, [r3, #20]
   21eec:	ldr	r3, [fp, #-20]	; 0xffffffec
   21ef0:	str	r2, [r3, #20]
   21ef4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21ef8:	ldr	r2, [r3, #20]
   21efc:	ldr	r3, [fp, #-16]
   21f00:	str	r2, [r3, #20]
   21f04:	ldr	r3, [fp, #-40]	; 0xffffffd8
   21f08:	ldrb	r3, [r3, #26]
   21f0c:	lsr	r3, r3, #3
   21f10:	and	r3, r3, #1
   21f14:	uxtb	r3, r3
   21f18:	ldr	r1, [fp, #-20]	; 0xffffffec
   21f1c:	ldrb	r2, [r1, #26]
   21f20:	and	r3, r3, #1
   21f24:	bic	r2, r2, #8
   21f28:	lsl	r3, r3, #3
   21f2c:	orr	r3, r3, r2
   21f30:	mov	r2, r3
   21f34:	strb	r2, [r1, #26]
   21f38:	ldr	r3, [fp, #-20]	; 0xffffffec
   21f3c:	ldrb	r3, [r3, #26]
   21f40:	lsr	r3, r3, #3
   21f44:	and	r3, r3, #1
   21f48:	uxtb	r3, r3
   21f4c:	ldr	r1, [fp, #-16]
   21f50:	ldrb	r2, [r1, #26]
   21f54:	and	r3, r3, #1
   21f58:	bic	r2, r2, #8
   21f5c:	lsl	r3, r3, #3
   21f60:	orr	r3, r3, r2
   21f64:	mov	r2, r3
   21f68:	strb	r2, [r1, #26]
   21f6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   21f70:	mov	r0, r3
   21f74:	sub	sp, fp, #4
   21f78:	pop	{fp, pc}
   21f7c:	push	{fp, lr}
   21f80:	add	fp, sp, #4
   21f84:	sub	sp, sp, #16
   21f88:	str	r0, [fp, #-16]
   21f8c:	str	r1, [fp, #-20]	; 0xffffffec
   21f90:	ldr	r3, [fp, #-16]
   21f94:	str	r3, [fp, #-8]
   21f98:	ldr	r3, [fp, #-20]	; 0xffffffec
   21f9c:	ldrb	r3, [r3, #24]
   21fa0:	cmp	r3, #16
   21fa4:	bne	21fd4 <ftello64@plt+0x108fc>
   21fa8:	ldr	r3, [fp, #-20]	; 0xffffffec
   21fac:	ldr	r3, [r3, #4]
   21fb0:	ldr	r2, [r3, #12]
   21fb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21fb8:	str	r2, [r3, #12]
   21fbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   21fc0:	ldr	r3, [r3, #4]
   21fc4:	ldr	r2, [r3, #28]
   21fc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   21fcc:	str	r2, [r3, #28]
   21fd0:	b	22088 <ftello64@plt+0x109b0>
   21fd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   21fd8:	ldr	r2, [fp, #-20]	; 0xffffffec
   21fdc:	str	r2, [r3, #12]
   21fe0:	ldr	r3, [fp, #-20]	; 0xffffffec
   21fe4:	add	r3, r3, #20
   21fe8:	ldm	r3, {r1, r2}
   21fec:	ldr	r0, [fp, #-8]
   21ff0:	bl	1e234 <ftello64@plt+0xcb5c>
   21ff4:	mov	r2, r0
   21ff8:	ldr	r3, [fp, #-20]	; 0xffffffec
   21ffc:	str	r2, [r3, #28]
   22000:	ldr	r3, [fp, #-20]	; 0xffffffec
   22004:	ldr	r3, [r3, #28]
   22008:	cmn	r3, #1
   2200c:	moveq	r3, #1
   22010:	movne	r3, #0
   22014:	uxtb	r3, r3
   22018:	cmp	r3, #0
   2201c:	beq	22028 <ftello64@plt+0x10950>
   22020:	mov	r3, #12
   22024:	b	2208c <ftello64@plt+0x109b4>
   22028:	ldr	r3, [fp, #-20]	; 0xffffffec
   2202c:	ldrb	r3, [r3, #24]
   22030:	cmp	r3, #12
   22034:	bne	22088 <ftello64@plt+0x109b0>
   22038:	ldr	r3, [fp, #-8]
   2203c:	ldr	r2, [r3]
   22040:	ldr	r3, [fp, #-20]	; 0xffffffec
   22044:	ldr	r3, [r3, #28]
   22048:	lsl	r3, r3, #3
   2204c:	add	r0, r2, r3
   22050:	ldr	r3, [fp, #-20]	; 0xffffffec
   22054:	ldr	r3, [r3, #20]
   22058:	uxth	r3, r3
   2205c:	lsl	r3, r3, #22
   22060:	lsr	r3, r3, #22
   22064:	uxth	r1, r3
   22068:	ldr	r2, [r0, #4]
   2206c:	ldr	r3, [pc, #36]	; 22098 <ftello64@plt+0x109c0>
   22070:	and	r1, r1, r3
   22074:	lsl	r3, r3, #8
   22078:	bic	r3, r2, r3
   2207c:	lsl	r1, r1, #8
   22080:	orr	r2, r1, r3
   22084:	str	r2, [r0, #4]
   22088:	mov	r3, #0
   2208c:	mov	r0, r3
   22090:	sub	sp, fp, #4
   22094:	pop	{fp, pc}
   22098:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   2209c:	push	{fp}		; (str fp, [sp, #-4]!)
   220a0:	add	fp, sp, #0
   220a4:	sub	sp, sp, #12
   220a8:	str	r0, [fp, #-8]
   220ac:	str	r1, [fp, #-12]
   220b0:	ldr	r3, [fp, #-12]
   220b4:	ldrb	r3, [r3, #24]
   220b8:	cmp	r3, #11
   220bc:	beq	220cc <ftello64@plt+0x109f4>
   220c0:	cmp	r3, #16
   220c4:	beq	220e0 <ftello64@plt+0x10a08>
   220c8:	b	22110 <ftello64@plt+0x10a38>
   220cc:	ldr	r3, [fp, #-12]
   220d0:	ldr	r3, [r3, #4]
   220d4:	ldr	r2, [fp, #-12]
   220d8:	str	r2, [r3, #16]
   220dc:	b	2215c <ftello64@plt+0x10a84>
   220e0:	ldr	r3, [fp, #-12]
   220e4:	ldr	r3, [r3, #4]
   220e8:	ldr	r2, [fp, #-12]
   220ec:	ldr	r2, [r2, #8]
   220f0:	ldr	r2, [r2, #12]
   220f4:	str	r2, [r3, #16]
   220f8:	ldr	r3, [fp, #-12]
   220fc:	ldr	r3, [r3, #8]
   22100:	ldr	r2, [fp, #-12]
   22104:	ldr	r2, [r2, #16]
   22108:	str	r2, [r3, #16]
   2210c:	b	2215c <ftello64@plt+0x10a84>
   22110:	ldr	r3, [fp, #-12]
   22114:	ldr	r3, [r3, #4]
   22118:	cmp	r3, #0
   2211c:	beq	22134 <ftello64@plt+0x10a5c>
   22120:	ldr	r3, [fp, #-12]
   22124:	ldr	r3, [r3, #4]
   22128:	ldr	r2, [fp, #-12]
   2212c:	ldr	r2, [r2, #16]
   22130:	str	r2, [r3, #16]
   22134:	ldr	r3, [fp, #-12]
   22138:	ldr	r3, [r3, #8]
   2213c:	cmp	r3, #0
   22140:	beq	22158 <ftello64@plt+0x10a80>
   22144:	ldr	r3, [fp, #-12]
   22148:	ldr	r3, [r3, #8]
   2214c:	ldr	r2, [fp, #-12]
   22150:	ldr	r2, [r2, #16]
   22154:	str	r2, [r3, #16]
   22158:	nop			; (mov r0, r0)
   2215c:	mov	r3, #0
   22160:	mov	r0, r3
   22164:	add	sp, fp, #0
   22168:	pop	{fp}		; (ldr fp, [sp], #4)
   2216c:	bx	lr
   22170:	push	{fp, lr}
   22174:	add	fp, sp, #4
   22178:	sub	sp, sp, #32
   2217c:	str	r0, [fp, #-32]	; 0xffffffe0
   22180:	str	r1, [fp, #-36]	; 0xffffffdc
   22184:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22188:	str	r3, [fp, #-20]	; 0xffffffec
   2218c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22190:	ldr	r3, [r3, #28]
   22194:	str	r3, [fp, #-24]	; 0xffffffe8
   22198:	mov	r3, #0
   2219c:	str	r3, [fp, #-8]
   221a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   221a4:	ldrb	r3, [r3, #24]
   221a8:	sub	r3, r3, #2
   221ac:	cmp	r3, #14
   221b0:	ldrls	pc, [pc, r3, lsl #2]
   221b4:	b	22388 <ftello64@plt+0x10cb0>
   221b8:	strdeq	r2, [r2], -r4
   221bc:	andeq	r2, r2, r8, lsl #7
   221c0:	andeq	r2, r2, ip, lsl #6
   221c4:	andeq	r2, r2, r8, lsl #7
   221c8:	andeq	r2, r2, r8, lsl #7
   221cc:	andeq	r2, r2, r8, lsl #7
   221d0:	andeq	r2, r2, ip, asr #5
   221d4:	andeq	r2, r2, ip, asr #5
   221d8:	andeq	r2, r2, r4, lsl #4
   221dc:	andeq	r2, r2, r4, lsl #4
   221e0:	andeq	r2, r2, ip, asr #5
   221e4:	andeq	r2, r2, r8, lsl #7
   221e8:	andeq	r2, r2, r8, lsl #7
   221ec:	andeq	r2, r2, r8, lsl #7
   221f0:	andeq	r2, r2, r0, asr #7
   221f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   221f8:	ldr	r3, [r3, #16]
   221fc:	cmp	r3, #0
   22200:	b	223cc <ftello64@plt+0x10cf4>
   22204:	ldr	r2, [fp, #-20]	; 0xffffffec
   22208:	ldrb	r3, [r2, #88]	; 0x58
   2220c:	orr	r3, r3, #1
   22210:	strb	r3, [r2, #88]	; 0x58
   22214:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22218:	ldr	r3, [r3, #4]
   2221c:	cmp	r3, #0
   22220:	beq	2223c <ftello64@plt+0x10b64>
   22224:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22228:	ldr	r3, [r3, #4]
   2222c:	ldr	r3, [r3, #12]
   22230:	ldr	r3, [r3, #28]
   22234:	str	r3, [fp, #-12]
   22238:	b	2224c <ftello64@plt+0x10b74>
   2223c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22240:	ldr	r3, [r3, #16]
   22244:	ldr	r3, [r3, #28]
   22248:	str	r3, [fp, #-12]
   2224c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22250:	ldr	r3, [r3, #8]
   22254:	cmp	r3, #0
   22258:	beq	22274 <ftello64@plt+0x10b9c>
   2225c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22260:	ldr	r3, [r3, #8]
   22264:	ldr	r3, [r3, #12]
   22268:	ldr	r3, [r3, #28]
   2226c:	str	r3, [fp, #-16]
   22270:	b	22284 <ftello64@plt+0x10bac>
   22274:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22278:	ldr	r3, [r3, #16]
   2227c:	ldr	r3, [r3, #28]
   22280:	str	r3, [fp, #-16]
   22284:	ldr	r3, [fp, #-12]
   22288:	cmp	r3, #0
   2228c:	ldr	r3, [fp, #-16]
   22290:	cmp	r3, #0
   22294:	ldr	r3, [fp, #-20]	; 0xffffffec
   22298:	ldr	r1, [r3, #20]
   2229c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   222a0:	mov	r3, r2
   222a4:	lsl	r3, r3, #1
   222a8:	add	r3, r3, r2
   222ac:	lsl	r3, r3, #2
   222b0:	add	r3, r1, r3
   222b4:	ldr	r2, [fp, #-16]
   222b8:	ldr	r1, [fp, #-12]
   222bc:	mov	r0, r3
   222c0:	bl	1ce1c <ftello64@plt+0xb744>
   222c4:	str	r0, [fp, #-8]
   222c8:	b	223cc <ftello64@plt+0x10cf4>
   222cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   222d0:	ldr	r1, [r3, #20]
   222d4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   222d8:	mov	r3, r2
   222dc:	lsl	r3, r3, #1
   222e0:	add	r3, r3, r2
   222e4:	lsl	r3, r3, #2
   222e8:	add	r2, r1, r3
   222ec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   222f0:	ldr	r3, [r3, #16]
   222f4:	ldr	r3, [r3, #28]
   222f8:	mov	r1, r3
   222fc:	mov	r0, r2
   22300:	bl	1cd74 <ftello64@plt+0xb69c>
   22304:	str	r0, [fp, #-8]
   22308:	b	223cc <ftello64@plt+0x10cf4>
   2230c:	ldr	r3, [fp, #-20]	; 0xffffffec
   22310:	ldr	r2, [r3, #12]
   22314:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22318:	lsl	r3, r3, #2
   2231c:	add	r3, r2, r3
   22320:	ldr	r2, [fp, #-36]	; 0xffffffdc
   22324:	ldr	r2, [r2, #16]
   22328:	ldr	r2, [r2, #28]
   2232c:	str	r2, [r3]
   22330:	ldr	r3, [fp, #-36]	; 0xffffffdc
   22334:	ldrb	r3, [r3, #24]
   22338:	cmp	r3, #4
   2233c:	bne	223c8 <ftello64@plt+0x10cf0>
   22340:	ldr	r3, [fp, #-20]	; 0xffffffec
   22344:	ldr	r1, [r3, #20]
   22348:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2234c:	mov	r3, r2
   22350:	lsl	r3, r3, #1
   22354:	add	r3, r3, r2
   22358:	lsl	r3, r3, #2
   2235c:	add	r0, r1, r3
   22360:	ldr	r3, [fp, #-20]	; 0xffffffec
   22364:	ldr	r2, [r3, #12]
   22368:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2236c:	lsl	r3, r3, #2
   22370:	add	r3, r2, r3
   22374:	ldr	r3, [r3]
   22378:	mov	r1, r3
   2237c:	bl	1cd74 <ftello64@plt+0xb69c>
   22380:	str	r0, [fp, #-8]
   22384:	b	223c8 <ftello64@plt+0x10cf0>
   22388:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2238c:	ldrb	r3, [r3, #24]
   22390:	and	r3, r3, #8
   22394:	cmp	r3, #0
   22398:	ldr	r3, [fp, #-20]	; 0xffffffec
   2239c:	ldr	r2, [r3, #12]
   223a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   223a4:	lsl	r3, r3, #2
   223a8:	add	r3, r2, r3
   223ac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   223b0:	ldr	r2, [r2, #16]
   223b4:	ldr	r2, [r2, #28]
   223b8:	str	r2, [r3]
   223bc:	b	223cc <ftello64@plt+0x10cf4>
   223c0:	nop			; (mov r0, r0)
   223c4:	b	223cc <ftello64@plt+0x10cf4>
   223c8:	nop			; (mov r0, r0)
   223cc:	ldr	r3, [fp, #-8]
   223d0:	mov	r0, r3
   223d4:	sub	sp, fp, #4
   223d8:	pop	{fp, pc}
   223dc:	push	{fp, lr}
   223e0:	add	fp, sp, #4
   223e4:	sub	sp, sp, #56	; 0x38
   223e8:	str	r0, [fp, #-40]	; 0xffffffd8
   223ec:	str	r1, [fp, #-44]	; 0xffffffd4
   223f0:	str	r2, [fp, #-48]	; 0xffffffd0
   223f4:	str	r3, [fp, #-52]	; 0xffffffcc
   223f8:	ldr	r3, [fp, #4]
   223fc:	str	r3, [fp, #-16]
   22400:	ldr	r3, [fp, #-44]	; 0xffffffd4
   22404:	str	r3, [fp, #-8]
   22408:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2240c:	str	r3, [fp, #-12]
   22410:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22414:	ldr	r2, [r3]
   22418:	ldr	r3, [fp, #-8]
   2241c:	lsl	r3, r3, #3
   22420:	add	r3, r2, r3
   22424:	ldrb	r3, [r3, #4]
   22428:	cmp	r3, #4
   2242c:	bne	2252c <ftello64@plt+0x10e54>
   22430:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22434:	ldr	r2, [r3, #12]
   22438:	ldr	r3, [fp, #-8]
   2243c:	lsl	r3, r3, #2
   22440:	add	r3, r2, r3
   22444:	ldr	r3, [r3]
   22448:	str	r3, [fp, #-20]	; 0xffffffec
   2244c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22450:	ldr	r1, [r3, #20]
   22454:	ldr	r2, [fp, #-12]
   22458:	mov	r3, r2
   2245c:	lsl	r3, r3, #1
   22460:	add	r3, r3, r2
   22464:	lsl	r3, r3, #2
   22468:	add	r3, r1, r3
   2246c:	mov	r2, #0
   22470:	str	r2, [r3, #4]
   22474:	ldr	r2, [fp, #-16]
   22478:	ldr	r1, [fp, #-20]	; 0xffffffec
   2247c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22480:	bl	22a8c <ftello64@plt+0x113b4>
   22484:	str	r0, [fp, #-24]	; 0xffffffe8
   22488:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2248c:	cmn	r3, #1
   22490:	moveq	r3, #1
   22494:	movne	r3, #0
   22498:	uxtb	r3, r3
   2249c:	cmp	r3, #0
   224a0:	beq	224ac <ftello64@plt+0x10dd4>
   224a4:	mov	r3, #12
   224a8:	b	2299c <ftello64@plt+0x112c4>
   224ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   224b0:	ldr	r2, [r3, #12]
   224b4:	ldr	r3, [fp, #-12]
   224b8:	lsl	r3, r3, #2
   224bc:	add	r3, r2, r3
   224c0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   224c4:	ldr	r1, [r2, #12]
   224c8:	ldr	r2, [fp, #-8]
   224cc:	lsl	r2, r2, #2
   224d0:	add	r2, r1, r2
   224d4:	ldr	r2, [r2]
   224d8:	str	r2, [r3]
   224dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   224e0:	ldr	r1, [r3, #20]
   224e4:	ldr	r2, [fp, #-12]
   224e8:	mov	r3, r2
   224ec:	lsl	r3, r3, #1
   224f0:	add	r3, r3, r2
   224f4:	lsl	r3, r3, #2
   224f8:	add	r3, r1, r3
   224fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   22500:	mov	r0, r3
   22504:	bl	1dc84 <ftello64@plt+0xc5ac>
   22508:	mov	r3, r0
   2250c:	strb	r3, [fp, #-25]	; 0xffffffe7
   22510:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   22514:	eor	r3, r3, #1
   22518:	uxtb	r3, r3
   2251c:	cmp	r3, #0
   22520:	beq	22980 <ftello64@plt+0x112a8>
   22524:	mov	r3, #12
   22528:	b	2299c <ftello64@plt+0x112c4>
   2252c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22530:	ldr	r1, [r3, #20]
   22534:	ldr	r2, [fp, #-8]
   22538:	mov	r3, r2
   2253c:	lsl	r3, r3, #1
   22540:	add	r3, r3, r2
   22544:	lsl	r3, r3, #2
   22548:	add	r3, r1, r3
   2254c:	ldr	r3, [r3, #4]
   22550:	cmp	r3, #0
   22554:	bne	2258c <ftello64@plt+0x10eb4>
   22558:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2255c:	ldr	r2, [r3, #12]
   22560:	ldr	r3, [fp, #-12]
   22564:	lsl	r3, r3, #2
   22568:	add	r3, r2, r3
   2256c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   22570:	ldr	r1, [r2, #12]
   22574:	ldr	r2, [fp, #-8]
   22578:	lsl	r2, r2, #2
   2257c:	add	r2, r1, r2
   22580:	ldr	r2, [r2]
   22584:	str	r2, [r3]
   22588:	b	22998 <ftello64@plt+0x112c0>
   2258c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22590:	ldr	r1, [r3, #20]
   22594:	ldr	r2, [fp, #-8]
   22598:	mov	r3, r2
   2259c:	lsl	r3, r3, #1
   225a0:	add	r3, r3, r2
   225a4:	lsl	r3, r3, #2
   225a8:	add	r3, r1, r3
   225ac:	ldr	r3, [r3, #4]
   225b0:	cmp	r3, #1
   225b4:	bne	2273c <ftello64@plt+0x11064>
   225b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   225bc:	ldr	r1, [r3, #20]
   225c0:	ldr	r2, [fp, #-8]
   225c4:	mov	r3, r2
   225c8:	lsl	r3, r3, #1
   225cc:	add	r3, r3, r2
   225d0:	lsl	r3, r3, #2
   225d4:	add	r3, r1, r3
   225d8:	ldr	r3, [r3, #8]
   225dc:	ldr	r3, [r3]
   225e0:	str	r3, [fp, #-20]	; 0xffffffec
   225e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   225e8:	ldr	r1, [r3, #20]
   225ec:	ldr	r2, [fp, #-12]
   225f0:	mov	r3, r2
   225f4:	lsl	r3, r3, #1
   225f8:	add	r3, r3, r2
   225fc:	lsl	r3, r3, #2
   22600:	add	r3, r1, r3
   22604:	mov	r2, #0
   22608:	str	r2, [r3, #4]
   2260c:	ldr	r2, [fp, #-8]
   22610:	ldr	r3, [fp, #-52]	; 0xffffffcc
   22614:	cmp	r2, r3
   22618:	bne	2267c <ftello64@plt+0x10fa4>
   2261c:	ldr	r2, [fp, #-12]
   22620:	ldr	r3, [fp, #-8]
   22624:	cmp	r2, r3
   22628:	beq	2267c <ftello64@plt+0x10fa4>
   2262c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22630:	ldr	r1, [r3, #20]
   22634:	ldr	r2, [fp, #-12]
   22638:	mov	r3, r2
   2263c:	lsl	r3, r3, #1
   22640:	add	r3, r3, r2
   22644:	lsl	r3, r3, #2
   22648:	add	r3, r1, r3
   2264c:	ldr	r1, [fp, #-20]	; 0xffffffec
   22650:	mov	r0, r3
   22654:	bl	1dc84 <ftello64@plt+0xc5ac>
   22658:	mov	r3, r0
   2265c:	strb	r3, [fp, #-25]	; 0xffffffe7
   22660:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   22664:	eor	r3, r3, #1
   22668:	uxtb	r3, r3
   2266c:	cmp	r3, #0
   22670:	beq	22994 <ftello64@plt+0x112bc>
   22674:	mov	r3, #12
   22678:	b	2299c <ftello64@plt+0x112c4>
   2267c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22680:	ldr	r2, [r3]
   22684:	ldr	r3, [fp, #-8]
   22688:	lsl	r3, r3, #3
   2268c:	add	r3, r2, r3
   22690:	ldr	r3, [r3, #4]
   22694:	lsr	r3, r3, #8
   22698:	lsl	r3, r3, #22
   2269c:	lsr	r3, r3, #22
   226a0:	uxth	r3, r3
   226a4:	mov	r2, r3
   226a8:	ldr	r3, [fp, #-16]
   226ac:	orr	r3, r3, r2
   226b0:	str	r3, [fp, #-16]
   226b4:	ldr	r2, [fp, #-16]
   226b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   226bc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   226c0:	bl	22a8c <ftello64@plt+0x113b4>
   226c4:	str	r0, [fp, #-24]	; 0xffffffe8
   226c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   226cc:	cmn	r3, #1
   226d0:	moveq	r3, #1
   226d4:	movne	r3, #0
   226d8:	uxtb	r3, r3
   226dc:	cmp	r3, #0
   226e0:	beq	226ec <ftello64@plt+0x11014>
   226e4:	mov	r3, #12
   226e8:	b	2299c <ftello64@plt+0x112c4>
   226ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   226f0:	ldr	r1, [r3, #20]
   226f4:	ldr	r2, [fp, #-12]
   226f8:	mov	r3, r2
   226fc:	lsl	r3, r3, #1
   22700:	add	r3, r3, r2
   22704:	lsl	r3, r3, #2
   22708:	add	r3, r1, r3
   2270c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   22710:	mov	r0, r3
   22714:	bl	1dc84 <ftello64@plt+0xc5ac>
   22718:	mov	r3, r0
   2271c:	strb	r3, [fp, #-25]	; 0xffffffe7
   22720:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   22724:	eor	r3, r3, #1
   22728:	uxtb	r3, r3
   2272c:	cmp	r3, #0
   22730:	beq	22980 <ftello64@plt+0x112a8>
   22734:	mov	r3, #12
   22738:	b	2299c <ftello64@plt+0x112c4>
   2273c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22740:	ldr	r1, [r3, #20]
   22744:	ldr	r2, [fp, #-8]
   22748:	mov	r3, r2
   2274c:	lsl	r3, r3, #1
   22750:	add	r3, r3, r2
   22754:	lsl	r3, r3, #2
   22758:	add	r3, r1, r3
   2275c:	ldr	r3, [r3, #8]
   22760:	ldr	r3, [r3]
   22764:	str	r3, [fp, #-20]	; 0xffffffec
   22768:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2276c:	ldr	r1, [r3, #20]
   22770:	ldr	r2, [fp, #-12]
   22774:	mov	r3, r2
   22778:	lsl	r3, r3, #1
   2277c:	add	r3, r3, r2
   22780:	lsl	r3, r3, #2
   22784:	add	r3, r1, r3
   22788:	mov	r2, #0
   2278c:	str	r2, [r3, #4]
   22790:	ldr	r2, [fp, #-16]
   22794:	ldr	r1, [fp, #-20]	; 0xffffffec
   22798:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2279c:	bl	229a8 <ftello64@plt+0x112d0>
   227a0:	str	r0, [fp, #-24]	; 0xffffffe8
   227a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   227a8:	cmn	r3, #1
   227ac:	bne	2287c <ftello64@plt+0x111a4>
   227b0:	ldr	r2, [fp, #-16]
   227b4:	ldr	r1, [fp, #-20]	; 0xffffffec
   227b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   227bc:	bl	22a8c <ftello64@plt+0x113b4>
   227c0:	str	r0, [fp, #-24]	; 0xffffffe8
   227c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   227c8:	cmn	r3, #1
   227cc:	moveq	r3, #1
   227d0:	movne	r3, #0
   227d4:	uxtb	r3, r3
   227d8:	cmp	r3, #0
   227dc:	beq	227e8 <ftello64@plt+0x11110>
   227e0:	mov	r3, #12
   227e4:	b	2299c <ftello64@plt+0x112c4>
   227e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   227ec:	ldr	r1, [r3, #20]
   227f0:	ldr	r2, [fp, #-12]
   227f4:	mov	r3, r2
   227f8:	lsl	r3, r3, #1
   227fc:	add	r3, r3, r2
   22800:	lsl	r3, r3, #2
   22804:	add	r3, r1, r3
   22808:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2280c:	mov	r0, r3
   22810:	bl	1dc84 <ftello64@plt+0xc5ac>
   22814:	mov	r3, r0
   22818:	strb	r3, [fp, #-25]	; 0xffffffe7
   2281c:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   22820:	eor	r3, r3, #1
   22824:	uxtb	r3, r3
   22828:	cmp	r3, #0
   2282c:	beq	22838 <ftello64@plt+0x11160>
   22830:	mov	r3, #12
   22834:	b	2299c <ftello64@plt+0x112c4>
   22838:	ldr	r3, [fp, #-16]
   2283c:	str	r3, [sp]
   22840:	ldr	r3, [fp, #-52]	; 0xffffffcc
   22844:	ldr	r2, [fp, #-24]	; 0xffffffe8
   22848:	ldr	r1, [fp, #-20]	; 0xffffffec
   2284c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22850:	bl	223dc <ftello64@plt+0x10d04>
   22854:	str	r0, [fp, #-32]	; 0xffffffe0
   22858:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2285c:	cmp	r3, #0
   22860:	movne	r3, #1
   22864:	moveq	r3, #0
   22868:	uxtb	r3, r3
   2286c:	cmp	r3, #0
   22870:	beq	228cc <ftello64@plt+0x111f4>
   22874:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22878:	b	2299c <ftello64@plt+0x112c4>
   2287c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22880:	ldr	r1, [r3, #20]
   22884:	ldr	r2, [fp, #-12]
   22888:	mov	r3, r2
   2288c:	lsl	r3, r3, #1
   22890:	add	r3, r3, r2
   22894:	lsl	r3, r3, #2
   22898:	add	r3, r1, r3
   2289c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   228a0:	mov	r0, r3
   228a4:	bl	1dc84 <ftello64@plt+0xc5ac>
   228a8:	mov	r3, r0
   228ac:	strb	r3, [fp, #-25]	; 0xffffffe7
   228b0:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   228b4:	eor	r3, r3, #1
   228b8:	uxtb	r3, r3
   228bc:	cmp	r3, #0
   228c0:	beq	228cc <ftello64@plt+0x111f4>
   228c4:	mov	r3, #12
   228c8:	b	2299c <ftello64@plt+0x112c4>
   228cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   228d0:	ldr	r1, [r3, #20]
   228d4:	ldr	r2, [fp, #-8]
   228d8:	mov	r3, r2
   228dc:	lsl	r3, r3, #1
   228e0:	add	r3, r3, r2
   228e4:	lsl	r3, r3, #2
   228e8:	add	r3, r1, r3
   228ec:	ldr	r3, [r3, #8]
   228f0:	ldr	r3, [r3, #4]
   228f4:	str	r3, [fp, #-20]	; 0xffffffec
   228f8:	ldr	r2, [fp, #-16]
   228fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   22900:	ldr	r0, [fp, #-40]	; 0xffffffd8
   22904:	bl	22a8c <ftello64@plt+0x113b4>
   22908:	str	r0, [fp, #-24]	; 0xffffffe8
   2290c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22910:	cmn	r3, #1
   22914:	moveq	r3, #1
   22918:	movne	r3, #0
   2291c:	uxtb	r3, r3
   22920:	cmp	r3, #0
   22924:	beq	22930 <ftello64@plt+0x11258>
   22928:	mov	r3, #12
   2292c:	b	2299c <ftello64@plt+0x112c4>
   22930:	ldr	r3, [fp, #-40]	; 0xffffffd8
   22934:	ldr	r1, [r3, #20]
   22938:	ldr	r2, [fp, #-12]
   2293c:	mov	r3, r2
   22940:	lsl	r3, r3, #1
   22944:	add	r3, r3, r2
   22948:	lsl	r3, r3, #2
   2294c:	add	r3, r1, r3
   22950:	ldr	r1, [fp, #-24]	; 0xffffffe8
   22954:	mov	r0, r3
   22958:	bl	1dc84 <ftello64@plt+0xc5ac>
   2295c:	mov	r3, r0
   22960:	strb	r3, [fp, #-25]	; 0xffffffe7
   22964:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   22968:	eor	r3, r3, #1
   2296c:	uxtb	r3, r3
   22970:	cmp	r3, #0
   22974:	beq	22980 <ftello64@plt+0x112a8>
   22978:	mov	r3, #12
   2297c:	b	2299c <ftello64@plt+0x112c4>
   22980:	ldr	r3, [fp, #-20]	; 0xffffffec
   22984:	str	r3, [fp, #-8]
   22988:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2298c:	str	r3, [fp, #-12]
   22990:	b	22410 <ftello64@plt+0x10d38>
   22994:	nop			; (mov r0, r0)
   22998:	mov	r3, #0
   2299c:	mov	r0, r3
   229a0:	sub	sp, fp, #4
   229a4:	pop	{fp, pc}
   229a8:	push	{fp}		; (str fp, [sp, #-4]!)
   229ac:	add	fp, sp, #0
   229b0:	sub	sp, sp, #28
   229b4:	str	r0, [fp, #-16]
   229b8:	str	r1, [fp, #-20]	; 0xffffffec
   229bc:	str	r2, [fp, #-24]	; 0xffffffe8
   229c0:	ldr	r3, [fp, #-16]
   229c4:	ldr	r3, [r3, #8]
   229c8:	sub	r3, r3, #1
   229cc:	str	r3, [fp, #-8]
   229d0:	b	22a44 <ftello64@plt+0x1136c>
   229d4:	ldr	r3, [fp, #-16]
   229d8:	ldr	r2, [r3, #16]
   229dc:	ldr	r3, [fp, #-8]
   229e0:	lsl	r3, r3, #2
   229e4:	add	r3, r2, r3
   229e8:	ldr	r2, [r3]
   229ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   229f0:	cmp	r2, r3
   229f4:	bne	22a38 <ftello64@plt+0x11360>
   229f8:	ldr	r3, [fp, #-16]
   229fc:	ldr	r2, [r3]
   22a00:	ldr	r3, [fp, #-8]
   22a04:	lsl	r3, r3, #3
   22a08:	add	r3, r2, r3
   22a0c:	ldr	r3, [r3, #4]
   22a10:	lsr	r3, r3, #8
   22a14:	lsl	r3, r3, #22
   22a18:	lsr	r3, r3, #22
   22a1c:	uxth	r3, r3
   22a20:	mov	r2, r3
   22a24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22a28:	cmp	r2, r3
   22a2c:	bne	22a38 <ftello64@plt+0x11360>
   22a30:	ldr	r3, [fp, #-8]
   22a34:	b	22a7c <ftello64@plt+0x113a4>
   22a38:	ldr	r3, [fp, #-8]
   22a3c:	sub	r3, r3, #1
   22a40:	str	r3, [fp, #-8]
   22a44:	ldr	r3, [fp, #-16]
   22a48:	ldr	r2, [r3]
   22a4c:	ldr	r3, [fp, #-8]
   22a50:	lsl	r3, r3, #3
   22a54:	add	r3, r2, r3
   22a58:	ldrb	r3, [r3, #6]
   22a5c:	and	r3, r3, #4
   22a60:	uxtb	r3, r3
   22a64:	cmp	r3, #0
   22a68:	beq	22a78 <ftello64@plt+0x113a0>
   22a6c:	ldr	r3, [fp, #-8]
   22a70:	cmp	r3, #0
   22a74:	bgt	229d4 <ftello64@plt+0x112fc>
   22a78:	mvn	r3, #0
   22a7c:	mov	r0, r3
   22a80:	add	sp, fp, #0
   22a84:	pop	{fp}		; (ldr fp, [sp], #4)
   22a88:	bx	lr
   22a8c:	push	{fp, lr}
   22a90:	add	fp, sp, #4
   22a94:	sub	sp, sp, #24
   22a98:	str	r0, [fp, #-16]
   22a9c:	str	r1, [fp, #-20]	; 0xffffffec
   22aa0:	str	r2, [fp, #-24]	; 0xffffffe8
   22aa4:	ldr	r3, [fp, #-16]
   22aa8:	ldr	r2, [r3]
   22aac:	ldr	r3, [fp, #-20]	; 0xffffffec
   22ab0:	lsl	r3, r3, #3
   22ab4:	add	r3, r2, r3
   22ab8:	ldm	r3, {r1, r2}
   22abc:	ldr	r0, [fp, #-16]
   22ac0:	bl	1e234 <ftello64@plt+0xcb5c>
   22ac4:	str	r0, [fp, #-8]
   22ac8:	ldr	r3, [fp, #-8]
   22acc:	cmn	r3, #1
   22ad0:	movne	r3, #1
   22ad4:	moveq	r3, #0
   22ad8:	uxtb	r3, r3
   22adc:	cmp	r3, #0
   22ae0:	beq	22bf4 <ftello64@plt+0x1151c>
   22ae4:	ldr	r3, [fp, #-16]
   22ae8:	ldr	r2, [r3]
   22aec:	ldr	r3, [fp, #-8]
   22af0:	lsl	r3, r3, #3
   22af4:	add	r0, r2, r3
   22af8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22afc:	uxth	r3, r3
   22b00:	lsl	r3, r3, #22
   22b04:	lsr	r3, r3, #22
   22b08:	uxth	r1, r3
   22b0c:	ldr	r2, [r0, #4]
   22b10:	ldr	r3, [pc, #236]	; 22c04 <ftello64@plt+0x1152c>
   22b14:	and	r1, r1, r3
   22b18:	lsl	r3, r3, #8
   22b1c:	bic	r3, r2, r3
   22b20:	lsl	r1, r1, #8
   22b24:	orr	r2, r1, r3
   22b28:	str	r2, [r0, #4]
   22b2c:	ldr	r3, [fp, #-16]
   22b30:	ldr	r2, [r3]
   22b34:	ldr	r3, [fp, #-8]
   22b38:	lsl	r3, r3, #3
   22b3c:	add	r0, r2, r3
   22b40:	ldr	r3, [fp, #-16]
   22b44:	ldr	r2, [r3]
   22b48:	ldr	r3, [fp, #-8]
   22b4c:	lsl	r3, r3, #3
   22b50:	add	r3, r2, r3
   22b54:	ldr	r3, [r3, #4]
   22b58:	lsr	r3, r3, #8
   22b5c:	lsl	r3, r3, #22
   22b60:	lsr	r3, r3, #22
   22b64:	uxth	r2, r3
   22b68:	ldr	r3, [fp, #-16]
   22b6c:	ldr	r1, [r3]
   22b70:	ldr	r3, [fp, #-20]	; 0xffffffec
   22b74:	lsl	r3, r3, #3
   22b78:	add	r3, r1, r3
   22b7c:	ldr	r3, [r3, #4]
   22b80:	lsr	r3, r3, #8
   22b84:	lsl	r3, r3, #22
   22b88:	lsr	r3, r3, #22
   22b8c:	uxth	r3, r3
   22b90:	orr	r3, r2, r3
   22b94:	uxth	r1, r3
   22b98:	ldr	r2, [r0, #4]
   22b9c:	ldr	r3, [pc, #96]	; 22c04 <ftello64@plt+0x1152c>
   22ba0:	and	r1, r1, r3
   22ba4:	lsl	r3, r3, #8
   22ba8:	bic	r3, r2, r3
   22bac:	lsl	r1, r1, #8
   22bb0:	orr	r2, r1, r3
   22bb4:	str	r2, [r0, #4]
   22bb8:	ldr	r3, [fp, #-16]
   22bbc:	ldr	r2, [r3]
   22bc0:	ldr	r3, [fp, #-8]
   22bc4:	lsl	r3, r3, #3
   22bc8:	add	r2, r2, r3
   22bcc:	ldrb	r3, [r2, #6]
   22bd0:	orr	r3, r3, #4
   22bd4:	strb	r3, [r2, #6]
   22bd8:	ldr	r3, [fp, #-16]
   22bdc:	ldr	r2, [r3, #16]
   22be0:	ldr	r3, [fp, #-8]
   22be4:	lsl	r3, r3, #2
   22be8:	add	r3, r2, r3
   22bec:	ldr	r2, [fp, #-20]	; 0xffffffec
   22bf0:	str	r2, [r3]
   22bf4:	ldr	r3, [fp, #-8]
   22bf8:	mov	r0, r3
   22bfc:	sub	sp, fp, #4
   22c00:	pop	{fp, pc}
   22c04:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   22c08:	push	{fp, lr}
   22c0c:	add	fp, sp, #4
   22c10:	sub	sp, sp, #24
   22c14:	str	r0, [fp, #-24]	; 0xffffffe8
   22c18:	mov	r3, #0
   22c1c:	str	r3, [fp, #-12]
   22c20:	b	22c60 <ftello64@plt+0x11588>
   22c24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22c28:	ldr	r1, [r3, #28]
   22c2c:	ldr	r2, [fp, #-12]
   22c30:	mov	r3, r2
   22c34:	lsl	r3, r3, #1
   22c38:	add	r3, r3, r2
   22c3c:	lsl	r3, r3, #2
   22c40:	add	r3, r1, r3
   22c44:	mov	r2, #12
   22c48:	mov	r1, #0
   22c4c:	mov	r0, r3
   22c50:	bl	115ac <memset@plt>
   22c54:	ldr	r3, [fp, #-12]
   22c58:	add	r3, r3, #1
   22c5c:	str	r3, [fp, #-12]
   22c60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22c64:	ldr	r2, [r3, #8]
   22c68:	ldr	r3, [fp, #-12]
   22c6c:	cmp	r2, r3
   22c70:	bhi	22c24 <ftello64@plt+0x1154c>
   22c74:	mov	r3, #0
   22c78:	str	r3, [fp, #-8]
   22c7c:	b	22d60 <ftello64@plt+0x11688>
   22c80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22c84:	ldr	r1, [r3, #24]
   22c88:	ldr	r2, [fp, #-8]
   22c8c:	mov	r3, r2
   22c90:	lsl	r3, r3, #1
   22c94:	add	r3, r3, r2
   22c98:	lsl	r3, r3, #2
   22c9c:	add	r3, r1, r3
   22ca0:	ldr	r3, [r3, #8]
   22ca4:	str	r3, [fp, #-16]
   22ca8:	mov	r3, #0
   22cac:	str	r3, [fp, #-12]
   22cb0:	b	22d24 <ftello64@plt+0x1164c>
   22cb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22cb8:	ldr	r2, [r3, #28]
   22cbc:	ldr	r3, [fp, #-12]
   22cc0:	lsl	r3, r3, #2
   22cc4:	ldr	r1, [fp, #-16]
   22cc8:	add	r3, r1, r3
   22ccc:	ldr	r3, [r3]
   22cd0:	mov	r1, r3
   22cd4:	mov	r3, r1
   22cd8:	lsl	r3, r3, #1
   22cdc:	add	r3, r3, r1
   22ce0:	lsl	r3, r3, #2
   22ce4:	add	r3, r2, r3
   22ce8:	ldr	r1, [fp, #-8]
   22cec:	mov	r0, r3
   22cf0:	bl	1def8 <ftello64@plt+0xc820>
   22cf4:	mov	r3, r0
   22cf8:	strb	r3, [fp, #-17]	; 0xffffffef
   22cfc:	ldrb	r3, [fp, #-17]	; 0xffffffef
   22d00:	eor	r3, r3, #1
   22d04:	uxtb	r3, r3
   22d08:	cmp	r3, #0
   22d0c:	beq	22d18 <ftello64@plt+0x11640>
   22d10:	mov	r3, #12
   22d14:	b	22d78 <ftello64@plt+0x116a0>
   22d18:	ldr	r3, [fp, #-12]
   22d1c:	add	r3, r3, #1
   22d20:	str	r3, [fp, #-12]
   22d24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22d28:	ldr	r1, [r3, #24]
   22d2c:	ldr	r2, [fp, #-8]
   22d30:	mov	r3, r2
   22d34:	lsl	r3, r3, #1
   22d38:	add	r3, r3, r2
   22d3c:	lsl	r3, r3, #2
   22d40:	add	r3, r1, r3
   22d44:	ldr	r2, [r3, #4]
   22d48:	ldr	r3, [fp, #-12]
   22d4c:	cmp	r2, r3
   22d50:	bgt	22cb4 <ftello64@plt+0x115dc>
   22d54:	ldr	r3, [fp, #-8]
   22d58:	add	r3, r3, #1
   22d5c:	str	r3, [fp, #-8]
   22d60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   22d64:	ldr	r2, [r3, #8]
   22d68:	ldr	r3, [fp, #-8]
   22d6c:	cmp	r2, r3
   22d70:	bhi	22c80 <ftello64@plt+0x115a8>
   22d74:	mov	r3, #0
   22d78:	mov	r0, r3
   22d7c:	sub	sp, fp, #4
   22d80:	pop	{fp, pc}
   22d84:	push	{fp, lr}
   22d88:	add	fp, sp, #4
   22d8c:	sub	sp, sp, #32
   22d90:	str	r0, [fp, #-32]	; 0xffffffe0
   22d94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22d98:	ldr	r3, [r3, #8]
   22d9c:	cmp	r3, #0
   22da0:	mov	r3, #0
   22da4:	strb	r3, [fp, #-9]
   22da8:	mov	r3, #0
   22dac:	str	r3, [fp, #-8]
   22db0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22db4:	ldr	r2, [r3, #8]
   22db8:	ldr	r3, [fp, #-8]
   22dbc:	cmp	r2, r3
   22dc0:	bne	22df0 <ftello64@plt+0x11718>
   22dc4:	ldrb	r3, [fp, #-9]
   22dc8:	eor	r3, r3, #1
   22dcc:	uxtb	r3, r3
   22dd0:	cmp	r3, #0
   22dd4:	beq	22de0 <ftello64@plt+0x11708>
   22dd8:	mov	r3, #0
   22ddc:	b	22ed8 <ftello64@plt+0x11800>
   22de0:	mov	r3, #0
   22de4:	strb	r3, [fp, #-9]
   22de8:	mov	r3, #0
   22dec:	str	r3, [fp, #-8]
   22df0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22df4:	ldr	r1, [r3, #24]
   22df8:	ldr	r2, [fp, #-8]
   22dfc:	mov	r3, r2
   22e00:	lsl	r3, r3, #1
   22e04:	add	r3, r3, r2
   22e08:	lsl	r3, r3, #2
   22e0c:	add	r3, r1, r3
   22e10:	ldr	r3, [r3, #4]
   22e14:	cmn	r3, #1
   22e18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22e1c:	ldr	r1, [r3, #24]
   22e20:	ldr	r2, [fp, #-8]
   22e24:	mov	r3, r2
   22e28:	lsl	r3, r3, #1
   22e2c:	add	r3, r3, r2
   22e30:	lsl	r3, r3, #2
   22e34:	add	r3, r1, r3
   22e38:	ldr	r3, [r3, #4]
   22e3c:	cmp	r3, #0
   22e40:	bne	22ec4 <ftello64@plt+0x117ec>
   22e44:	sub	r0, fp, #28
   22e48:	mov	r3, #1
   22e4c:	ldr	r2, [fp, #-8]
   22e50:	ldr	r1, [fp, #-32]	; 0xffffffe0
   22e54:	bl	22ee4 <ftello64@plt+0x1180c>
   22e58:	str	r0, [fp, #-16]
   22e5c:	ldr	r3, [fp, #-16]
   22e60:	cmp	r3, #0
   22e64:	movne	r3, #1
   22e68:	moveq	r3, #0
   22e6c:	uxtb	r3, r3
   22e70:	cmp	r3, #0
   22e74:	beq	22e80 <ftello64@plt+0x117a8>
   22e78:	ldr	r3, [fp, #-16]
   22e7c:	b	22ed8 <ftello64@plt+0x11800>
   22e80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   22e84:	ldr	r1, [r3, #24]
   22e88:	ldr	r2, [fp, #-8]
   22e8c:	mov	r3, r2
   22e90:	lsl	r3, r3, #1
   22e94:	add	r3, r3, r2
   22e98:	lsl	r3, r3, #2
   22e9c:	add	r3, r1, r3
   22ea0:	ldr	r3, [r3, #4]
   22ea4:	cmp	r3, #0
   22ea8:	bne	22ec8 <ftello64@plt+0x117f0>
   22eac:	mov	r3, #1
   22eb0:	strb	r3, [fp, #-9]
   22eb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   22eb8:	mov	r0, r3
   22ebc:	bl	16624 <ftello64@plt+0x4f4c>
   22ec0:	b	22ec8 <ftello64@plt+0x117f0>
   22ec4:	nop			; (mov r0, r0)
   22ec8:	ldr	r3, [fp, #-8]
   22ecc:	add	r3, r3, #1
   22ed0:	str	r3, [fp, #-8]
   22ed4:	b	22db0 <ftello64@plt+0x116d8>
   22ed8:	mov	r0, r3
   22edc:	sub	sp, fp, #4
   22ee0:	pop	{fp, pc}
   22ee4:	push	{fp, lr}
   22ee8:	add	fp, sp, #4
   22eec:	sub	sp, sp, #64	; 0x40
   22ef0:	str	r0, [fp, #-48]	; 0xffffffd0
   22ef4:	str	r1, [fp, #-52]	; 0xffffffcc
   22ef8:	str	r2, [fp, #-56]	; 0xffffffc8
   22efc:	strb	r3, [fp, #-57]	; 0xffffffc7
   22f00:	mov	r3, #0
   22f04:	strb	r3, [fp, #-9]
   22f08:	ldr	r3, [fp, #-52]	; 0xffffffcc
   22f0c:	ldr	r1, [r3, #20]
   22f10:	ldr	r2, [fp, #-56]	; 0xffffffc8
   22f14:	mov	r3, r2
   22f18:	lsl	r3, r3, #1
   22f1c:	add	r3, r3, r2
   22f20:	lsl	r3, r3, #2
   22f24:	add	r3, r1, r3
   22f28:	ldr	r3, [r3, #4]
   22f2c:	add	r2, r3, #1
   22f30:	sub	r3, fp, #32
   22f34:	mov	r1, r2
   22f38:	mov	r0, r3
   22f3c:	bl	1ccf0 <ftello64@plt+0xb618>
   22f40:	str	r0, [fp, #-16]
   22f44:	ldr	r3, [fp, #-16]
   22f48:	cmp	r3, #0
   22f4c:	movne	r3, #1
   22f50:	moveq	r3, #0
   22f54:	uxtb	r3, r3
   22f58:	cmp	r3, #0
   22f5c:	beq	22f68 <ftello64@plt+0x11890>
   22f60:	ldr	r3, [fp, #-16]
   22f64:	b	23338 <ftello64@plt+0x11c60>
   22f68:	ldr	r2, [fp, #-24]	; 0xffffffe8
   22f6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   22f70:	add	r1, r3, #1
   22f74:	str	r1, [fp, #-28]	; 0xffffffe4
   22f78:	lsl	r3, r3, #2
   22f7c:	add	r3, r2, r3
   22f80:	ldr	r2, [fp, #-56]	; 0xffffffc8
   22f84:	str	r2, [r3]
   22f88:	ldr	r3, [fp, #-52]	; 0xffffffcc
   22f8c:	ldr	r1, [r3, #24]
   22f90:	ldr	r2, [fp, #-56]	; 0xffffffc8
   22f94:	mov	r3, r2
   22f98:	lsl	r3, r3, #1
   22f9c:	add	r3, r3, r2
   22fa0:	lsl	r3, r3, #2
   22fa4:	add	r3, r1, r3
   22fa8:	mvn	r2, #0
   22fac:	str	r2, [r3, #4]
   22fb0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   22fb4:	ldr	r2, [r3]
   22fb8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   22fbc:	lsl	r3, r3, #3
   22fc0:	add	r3, r2, r3
   22fc4:	ldr	r2, [r3, #4]
   22fc8:	ldr	r3, [pc, #884]	; 23344 <ftello64@plt+0x11c6c>
   22fcc:	and	r3, r3, r2
   22fd0:	cmp	r3, #0
   22fd4:	beq	230b8 <ftello64@plt+0x119e0>
   22fd8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   22fdc:	ldr	r1, [r3, #20]
   22fe0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   22fe4:	mov	r3, r2
   22fe8:	lsl	r3, r3, #1
   22fec:	add	r3, r3, r2
   22ff0:	lsl	r3, r3, #2
   22ff4:	add	r3, r1, r3
   22ff8:	ldr	r3, [r3, #4]
   22ffc:	cmp	r3, #0
   23000:	beq	230b8 <ftello64@plt+0x119e0>
   23004:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23008:	ldr	r1, [r3]
   2300c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23010:	ldr	r0, [r3, #20]
   23014:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23018:	mov	r3, r2
   2301c:	lsl	r3, r3, #1
   23020:	add	r3, r3, r2
   23024:	lsl	r3, r3, #2
   23028:	add	r3, r0, r3
   2302c:	ldr	r3, [r3, #8]
   23030:	ldr	r3, [r3]
   23034:	lsl	r3, r3, #3
   23038:	add	r3, r1, r3
   2303c:	ldrb	r3, [r3, #6]
   23040:	and	r3, r3, #4
   23044:	uxtb	r3, r3
   23048:	cmp	r3, #0
   2304c:	bne	230b8 <ftello64@plt+0x119e0>
   23050:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23054:	ldr	r2, [r3]
   23058:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2305c:	lsl	r3, r3, #3
   23060:	add	r3, r2, r3
   23064:	ldr	r3, [r3, #4]
   23068:	lsr	r3, r3, #8
   2306c:	lsl	r3, r3, #22
   23070:	lsr	r3, r3, #22
   23074:	uxth	r3, r3
   23078:	str	r3, [sp]
   2307c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   23080:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23084:	ldr	r1, [fp, #-56]	; 0xffffffc8
   23088:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2308c:	bl	223dc <ftello64@plt+0x10d04>
   23090:	str	r0, [fp, #-16]
   23094:	ldr	r3, [fp, #-16]
   23098:	cmp	r3, #0
   2309c:	movne	r3, #1
   230a0:	moveq	r3, #0
   230a4:	uxtb	r3, r3
   230a8:	cmp	r3, #0
   230ac:	beq	230b8 <ftello64@plt+0x119e0>
   230b0:	ldr	r3, [fp, #-16]
   230b4:	b	23338 <ftello64@plt+0x11c60>
   230b8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   230bc:	ldr	r2, [r3]
   230c0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   230c4:	lsl	r3, r3, #3
   230c8:	add	r3, r2, r3
   230cc:	ldrb	r3, [r3, #4]
   230d0:	and	r3, r3, #8
   230d4:	cmp	r3, #0
   230d8:	beq	232a4 <ftello64@plt+0x11bcc>
   230dc:	mov	r3, #0
   230e0:	str	r3, [fp, #-8]
   230e4:	b	23274 <ftello64@plt+0x11b9c>
   230e8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   230ec:	ldr	r1, [r3, #20]
   230f0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   230f4:	mov	r3, r2
   230f8:	lsl	r3, r3, #1
   230fc:	add	r3, r3, r2
   23100:	lsl	r3, r3, #2
   23104:	add	r3, r1, r3
   23108:	ldr	r2, [r3, #8]
   2310c:	ldr	r3, [fp, #-8]
   23110:	lsl	r3, r3, #2
   23114:	add	r3, r2, r3
   23118:	ldr	r3, [r3]
   2311c:	str	r3, [fp, #-20]	; 0xffffffec
   23120:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23124:	ldr	r1, [r3, #24]
   23128:	ldr	r2, [fp, #-20]	; 0xffffffec
   2312c:	mov	r3, r2
   23130:	lsl	r3, r3, #1
   23134:	add	r3, r3, r2
   23138:	lsl	r3, r3, #2
   2313c:	add	r3, r1, r3
   23140:	ldr	r3, [r3, #4]
   23144:	cmn	r3, #1
   23148:	bne	23158 <ftello64@plt+0x11a80>
   2314c:	mov	r3, #1
   23150:	strb	r3, [fp, #-9]
   23154:	b	23268 <ftello64@plt+0x11b90>
   23158:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2315c:	ldr	r1, [r3, #24]
   23160:	ldr	r2, [fp, #-20]	; 0xffffffec
   23164:	mov	r3, r2
   23168:	lsl	r3, r3, #1
   2316c:	add	r3, r3, r2
   23170:	lsl	r3, r3, #2
   23174:	add	r3, r1, r3
   23178:	ldr	r3, [r3, #4]
   2317c:	cmp	r3, #0
   23180:	bne	231c0 <ftello64@plt+0x11ae8>
   23184:	sub	r0, fp, #44	; 0x2c
   23188:	mov	r3, #0
   2318c:	ldr	r2, [fp, #-20]	; 0xffffffec
   23190:	ldr	r1, [fp, #-52]	; 0xffffffcc
   23194:	bl	22ee4 <ftello64@plt+0x1180c>
   23198:	str	r0, [fp, #-16]
   2319c:	ldr	r3, [fp, #-16]
   231a0:	cmp	r3, #0
   231a4:	movne	r3, #1
   231a8:	moveq	r3, #0
   231ac:	uxtb	r3, r3
   231b0:	cmp	r3, #0
   231b4:	beq	231ec <ftello64@plt+0x11b14>
   231b8:	ldr	r3, [fp, #-16]
   231bc:	b	23338 <ftello64@plt+0x11c60>
   231c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   231c4:	ldr	r1, [r3, #24]
   231c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   231cc:	mov	r3, r2
   231d0:	lsl	r3, r3, #1
   231d4:	add	r3, r3, r2
   231d8:	lsl	r3, r3, #2
   231dc:	add	r2, r1, r3
   231e0:	sub	r3, fp, #44	; 0x2c
   231e4:	ldm	r2, {r0, r1, r2}
   231e8:	stm	r3, {r0, r1, r2}
   231ec:	sub	r2, fp, #44	; 0x2c
   231f0:	sub	r3, fp, #32
   231f4:	mov	r1, r2
   231f8:	mov	r0, r3
   231fc:	bl	1d830 <ftello64@plt+0xc158>
   23200:	str	r0, [fp, #-16]
   23204:	ldr	r3, [fp, #-16]
   23208:	cmp	r3, #0
   2320c:	movne	r3, #1
   23210:	moveq	r3, #0
   23214:	uxtb	r3, r3
   23218:	cmp	r3, #0
   2321c:	beq	23228 <ftello64@plt+0x11b50>
   23220:	ldr	r3, [fp, #-16]
   23224:	b	23338 <ftello64@plt+0x11c60>
   23228:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2322c:	ldr	r1, [r3, #24]
   23230:	ldr	r2, [fp, #-20]	; 0xffffffec
   23234:	mov	r3, r2
   23238:	lsl	r3, r3, #1
   2323c:	add	r3, r3, r2
   23240:	lsl	r3, r3, #2
   23244:	add	r3, r1, r3
   23248:	ldr	r3, [r3, #4]
   2324c:	cmp	r3, #0
   23250:	bne	23268 <ftello64@plt+0x11b90>
   23254:	mov	r3, #1
   23258:	strb	r3, [fp, #-9]
   2325c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23260:	mov	r0, r3
   23264:	bl	16624 <ftello64@plt+0x4f4c>
   23268:	ldr	r3, [fp, #-8]
   2326c:	add	r3, r3, #1
   23270:	str	r3, [fp, #-8]
   23274:	ldr	r3, [fp, #-52]	; 0xffffffcc
   23278:	ldr	r1, [r3, #20]
   2327c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   23280:	mov	r3, r2
   23284:	lsl	r3, r3, #1
   23288:	add	r3, r3, r2
   2328c:	lsl	r3, r3, #2
   23290:	add	r3, r1, r3
   23294:	ldr	r2, [r3, #4]
   23298:	ldr	r3, [fp, #-8]
   2329c:	cmp	r2, r3
   232a0:	bgt	230e8 <ftello64@plt+0x11a10>
   232a4:	ldrb	r3, [fp, #-9]
   232a8:	cmp	r3, #0
   232ac:	beq	232f0 <ftello64@plt+0x11c18>
   232b0:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   232b4:	eor	r3, r3, #1
   232b8:	uxtb	r3, r3
   232bc:	cmp	r3, #0
   232c0:	beq	232f0 <ftello64@plt+0x11c18>
   232c4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   232c8:	ldr	r1, [r3, #24]
   232cc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   232d0:	mov	r3, r2
   232d4:	lsl	r3, r3, #1
   232d8:	add	r3, r3, r2
   232dc:	lsl	r3, r3, #2
   232e0:	add	r3, r1, r3
   232e4:	mov	r2, #0
   232e8:	str	r2, [r3, #4]
   232ec:	b	23320 <ftello64@plt+0x11c48>
   232f0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   232f4:	ldr	r1, [r3, #24]
   232f8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   232fc:	mov	r3, r2
   23300:	lsl	r3, r3, #1
   23304:	add	r3, r3, r2
   23308:	lsl	r3, r3, #2
   2330c:	add	r3, r1, r3
   23310:	mov	ip, r3
   23314:	sub	r3, fp, #32
   23318:	ldm	r3, {r0, r1, r2}
   2331c:	stm	ip, {r0, r1, r2}
   23320:	ldr	r3, [fp, #-48]	; 0xffffffd0
   23324:	mov	ip, r3
   23328:	sub	r3, fp, #32
   2332c:	ldm	r3, {r0, r1, r2}
   23330:	stm	ip, {r0, r1, r2}
   23334:	mov	r3, #0
   23338:	mov	r0, r3
   2333c:	sub	sp, fp, #4
   23340:	pop	{fp, pc}
   23344:	andeq	pc, r3, r0, lsl #30
   23348:	push	{fp, lr}
   2334c:	add	fp, sp, #4
   23350:	sub	sp, sp, #16
   23354:	str	r0, [fp, #-8]
   23358:	str	r1, [fp, #-12]
   2335c:	str	r2, [fp, #-16]
   23360:	ldr	r2, [fp, #-16]
   23364:	ldr	r1, [fp, #-12]
   23368:	ldr	r0, [fp, #-8]
   2336c:	bl	23394 <ftello64@plt+0x11cbc>
   23370:	mov	r2, r0
   23374:	ldr	r3, [fp, #-12]
   23378:	ldr	r3, [r3, #40]	; 0x28
   2337c:	add	r2, r3, r2
   23380:	ldr	r3, [fp, #-12]
   23384:	str	r2, [r3, #40]	; 0x28
   23388:	nop			; (mov r0, r0)
   2338c:	sub	sp, fp, #4
   23390:	pop	{fp, pc}
   23394:	push	{fp, lr}
   23398:	add	fp, sp, #4
   2339c:	sub	sp, sp, #40	; 0x28
   233a0:	str	r0, [fp, #-32]	; 0xffffffe0
   233a4:	str	r1, [fp, #-36]	; 0xffffffdc
   233a8:	str	r2, [fp, #-40]	; 0xffffffd8
   233ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   233b0:	ldr	r2, [r3, #56]	; 0x38
   233b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   233b8:	ldr	r3, [r3, #40]	; 0x28
   233bc:	cmp	r2, r3
   233c0:	bgt	233d8 <ftello64@plt+0x11d00>
   233c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   233c8:	mov	r2, #2
   233cc:	strb	r2, [r3, #4]
   233d0:	mov	r3, #0
   233d4:	b	240bc <ftello64@plt+0x129e4>
   233d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   233dc:	ldr	r3, [r3, #4]
   233e0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   233e4:	ldr	r2, [r2, #40]	; 0x28
   233e8:	add	r3, r3, r2
   233ec:	ldrb	r3, [r3]
   233f0:	strb	r3, [fp, #-5]
   233f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   233f8:	ldrb	r2, [fp, #-5]
   233fc:	strb	r2, [r3]
   23400:	ldr	r2, [fp, #-32]	; 0xffffffe0
   23404:	ldrb	r3, [r2, #6]
   23408:	bic	r3, r3, #64	; 0x40
   2340c:	strb	r3, [r2, #6]
   23410:	ldr	r2, [fp, #-32]	; 0xffffffe0
   23414:	ldrb	r3, [r2, #6]
   23418:	bic	r3, r3, #32
   2341c:	strb	r3, [r2, #6]
   23420:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23424:	ldr	r3, [r3, #80]	; 0x50
   23428:	cmp	r3, #1
   2342c:	ble	23490 <ftello64@plt+0x11db8>
   23430:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23434:	ldr	r2, [r3, #40]	; 0x28
   23438:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2343c:	ldr	r3, [r3, #28]
   23440:	cmp	r2, r3
   23444:	beq	23490 <ftello64@plt+0x11db8>
   23448:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2344c:	ldr	r2, [r3, #8]
   23450:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23454:	ldr	r3, [r3, #40]	; 0x28
   23458:	lsl	r3, r3, #2
   2345c:	add	r3, r2, r3
   23460:	ldr	r3, [r3]
   23464:	cmn	r3, #1
   23468:	bne	23490 <ftello64@plt+0x11db8>
   2346c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23470:	mov	r2, #1
   23474:	strb	r2, [r3, #4]
   23478:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2347c:	ldrb	r3, [r2, #6]
   23480:	orr	r3, r3, #32
   23484:	strb	r3, [r2, #6]
   23488:	mov	r3, #1
   2348c:	b	240bc <ftello64@plt+0x129e4>
   23490:	ldrb	r3, [fp, #-5]
   23494:	cmp	r3, #92	; 0x5c
   23498:	bne	23ae8 <ftello64@plt+0x12410>
   2349c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   234a0:	ldr	r3, [r3, #40]	; 0x28
   234a4:	add	r2, r3, #1
   234a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   234ac:	ldr	r3, [r3, #48]	; 0x30
   234b0:	cmp	r2, r3
   234b4:	blt	234cc <ftello64@plt+0x11df4>
   234b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   234bc:	mov	r2, #36	; 0x24
   234c0:	strb	r2, [r3, #4]
   234c4:	mov	r3, #1
   234c8:	b	240bc <ftello64@plt+0x129e4>
   234cc:	mov	r1, #1
   234d0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   234d4:	bl	1c724 <ftello64@plt+0xb04c>
   234d8:	mov	r3, r0
   234dc:	strb	r3, [fp, #-6]
   234e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   234e4:	ldrb	r2, [fp, #-6]
   234e8:	strb	r2, [r3]
   234ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   234f0:	mov	r2, #1
   234f4:	strb	r2, [r3, #4]
   234f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   234fc:	ldr	r3, [r3, #80]	; 0x50
   23500:	cmp	r3, #1
   23504:	ble	23584 <ftello64@plt+0x11eac>
   23508:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2350c:	ldr	r3, [r3, #40]	; 0x28
   23510:	add	r3, r3, #1
   23514:	mov	r1, r3
   23518:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2351c:	bl	1a208 <ftello64@plt+0x8b30>
   23520:	str	r0, [fp, #-12]
   23524:	ldr	r0, [fp, #-12]
   23528:	bl	11588 <iswalnum@plt>
   2352c:	mov	r3, r0
   23530:	cmp	r3, #0
   23534:	bne	23544 <ftello64@plt+0x11e6c>
   23538:	ldr	r3, [fp, #-12]
   2353c:	cmp	r3, #95	; 0x5f
   23540:	bne	2354c <ftello64@plt+0x11e74>
   23544:	mov	r3, #1
   23548:	b	23550 <ftello64@plt+0x11e78>
   2354c:	mov	r3, #0
   23550:	cmp	r3, #0
   23554:	movne	r3, #1
   23558:	moveq	r3, #0
   2355c:	uxtb	r3, r3
   23560:	ldr	r1, [fp, #-32]	; 0xffffffe0
   23564:	ldrb	r2, [r1, #6]
   23568:	and	r3, r3, #1
   2356c:	bic	r2, r2, #64	; 0x40
   23570:	lsl	r3, r3, #6
   23574:	orr	r3, r3, r2
   23578:	mov	r2, r3
   2357c:	strb	r2, [r1, #6]
   23580:	b	235f4 <ftello64@plt+0x11f1c>
   23584:	bl	11528 <__ctype_b_loc@plt>
   23588:	mov	r3, r0
   2358c:	ldr	r2, [r3]
   23590:	ldrb	r3, [fp, #-6]
   23594:	lsl	r3, r3, #1
   23598:	add	r3, r2, r3
   2359c:	ldrh	r3, [r3]
   235a0:	and	r3, r3, #8
   235a4:	cmp	r3, #0
   235a8:	bne	235b8 <ftello64@plt+0x11ee0>
   235ac:	ldrb	r3, [fp, #-6]
   235b0:	cmp	r3, #95	; 0x5f
   235b4:	bne	235c0 <ftello64@plt+0x11ee8>
   235b8:	mov	r3, #1
   235bc:	b	235c4 <ftello64@plt+0x11eec>
   235c0:	mov	r3, #0
   235c4:	cmp	r3, #0
   235c8:	movne	r3, #1
   235cc:	moveq	r3, #0
   235d0:	uxtb	r3, r3
   235d4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   235d8:	ldrb	r2, [r1, #6]
   235dc:	and	r3, r3, #1
   235e0:	bic	r2, r2, #64	; 0x40
   235e4:	lsl	r3, r3, #6
   235e8:	orr	r3, r3, r2
   235ec:	mov	r2, r3
   235f0:	strb	r2, [r1, #6]
   235f4:	ldrb	r3, [fp, #-6]
   235f8:	sub	r3, r3, #39	; 0x27
   235fc:	cmp	r3, #86	; 0x56
   23600:	ldrls	pc, [pc, r3, lsl #2]
   23604:	b	23a4c <ftello64@plt+0x12374>
   23608:	andeq	r3, r2, r0, lsr #18
   2360c:	andeq	r3, r2, ip, asr #18
   23610:	andeq	r3, r2, ip, ror #18
   23614:	andeq	r3, r2, ip, asr #20
   23618:	andeq	r3, r2, ip, lsl #19
   2361c:	andeq	r3, r2, ip, asr #20
   23620:	andeq	r3, r2, ip, asr #20
   23624:	andeq	r3, r2, ip, asr #20
   23628:	andeq	r3, r2, ip, asr #20
   2362c:	andeq	r3, r2, ip, asr #20
   23630:	muleq	r2, r4, r7
   23634:	muleq	r2, r4, r7
   23638:	muleq	r2, r4, r7
   2363c:	muleq	r2, r4, r7
   23640:	muleq	r2, r4, r7
   23644:	muleq	r2, r4, r7
   23648:	muleq	r2, r4, r7
   2364c:	muleq	r2, r4, r7
   23650:	muleq	r2, r4, r7
   23654:	andeq	r3, r2, ip, asr #20
   23658:	andeq	r3, r2, ip, asr #20
   2365c:	andeq	r3, r2, r4, asr #15
   23660:	andeq	r3, r2, ip, asr #20
   23664:	strdeq	r3, [r2], -r0
   23668:			; <UNDEFINED> instruction: 0x000239bc
   2366c:	andeq	r3, r2, ip, asr #20
   23670:	andeq	r3, r2, ip, asr #20
   23674:	andeq	r3, r2, r8, asr #16
   23678:	andeq	r3, r2, ip, asr #20
   2367c:	andeq	r3, r2, ip, asr #20
   23680:	andeq	r3, r2, ip, asr #20
   23684:	andeq	r3, r2, ip, asr #20
   23688:	andeq	r3, r2, ip, asr #20
   2368c:	andeq	r3, r2, ip, asr #20
   23690:	andeq	r3, r2, ip, asr #20
   23694:	andeq	r3, r2, ip, asr #20
   23698:	andeq	r3, r2, ip, asr #20
   2369c:	andeq	r3, r2, ip, asr #20
   236a0:	andeq	r3, r2, ip, asr #20
   236a4:	andeq	r3, r2, ip, asr #20
   236a8:	andeq	r3, r2, ip, asr #20
   236ac:	andeq	r3, r2, ip, asr #20
   236b0:	andeq	r3, r2, ip, asr #20
   236b4:	andeq	r3, r2, ip, asr #20
   236b8:	ldrdeq	r3, [r2], -r4
   236bc:	andeq	r3, r2, ip, asr #20
   236c0:	andeq	r3, r2, ip, asr #20
   236c4:	andeq	r3, r2, ip, asr #20
   236c8:	muleq	r2, r4, r8
   236cc:	andeq	r3, r2, ip, asr #20
   236d0:	andeq	r3, r2, ip, asr #20
   236d4:	andeq	r3, r2, ip, asr #20
   236d8:	andeq	r3, r2, ip, asr #20
   236dc:	andeq	r3, r2, ip, asr #20
   236e0:	andeq	r3, r2, ip, asr #20
   236e4:	andeq	r3, r2, ip, asr #20
   236e8:	andeq	r3, r2, ip, asr #20
   236ec:	strdeq	r3, [r2], -r4
   236f0:	andeq	r3, r2, ip, asr #20
   236f4:	andeq	r3, r2, ip, lsl r8
   236f8:	andeq	r3, r2, ip, asr #20
   236fc:	andeq	r3, r2, ip, asr #20
   23700:	andeq	r3, r2, ip, asr #20
   23704:	andeq	r3, r2, ip, asr #20
   23708:	andeq	r3, r2, ip, asr #20
   2370c:	andeq	r3, r2, ip, asr #20
   23710:	andeq	r3, r2, ip, asr #20
   23714:	andeq	r3, r2, ip, asr #20
   23718:	andeq	r3, r2, ip, asr #20
   2371c:	andeq	r3, r2, ip, asr #20
   23720:	andeq	r3, r2, ip, asr #20
   23724:	andeq	r3, r2, ip, asr #20
   23728:	andeq	r3, r2, ip, asr #20
   2372c:	andeq	r3, r2, ip, asr #20
   23730:	andeq	r3, r2, ip, asr #20
   23734:	andeq	r3, r2, ip, asr #20
   23738:			; <UNDEFINED> instruction: 0x000238b4
   2373c:	andeq	r3, r2, ip, asr #20
   23740:	andeq	r3, r2, ip, asr #20
   23744:	andeq	r3, r2, ip, asr #20
   23748:	andeq	r3, r2, r4, ror r8
   2374c:	andeq	r3, r2, ip, asr #20
   23750:	andeq	r3, r2, ip, asr #20
   23754:	andeq	r3, r2, ip, asr #20
   23758:	andeq	r3, r2, ip, ror #19
   2375c:	andeq	r3, r2, r4, ror #14
   23760:	andeq	r3, r2, ip, lsl sl
   23764:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23768:	and	r3, r3, #1024	; 0x400
   2376c:	cmp	r3, #0
   23770:	bne	23a54 <ftello64@plt+0x1237c>
   23774:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23778:	and	r3, r3, #32768	; 0x8000
   2377c:	cmp	r3, #0
   23780:	bne	23a54 <ftello64@plt+0x1237c>
   23784:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23788:	mov	r2, #10
   2378c:	strb	r2, [r3, #4]
   23790:	b	23a54 <ftello64@plt+0x1237c>
   23794:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23798:	and	r3, r3, #16384	; 0x4000
   2379c:	cmp	r3, #0
   237a0:	bne	23a5c <ftello64@plt+0x12384>
   237a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   237a8:	mov	r2, #4
   237ac:	strb	r2, [r3, #4]
   237b0:	ldrb	r3, [fp, #-6]
   237b4:	sub	r2, r3, #49	; 0x31
   237b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   237bc:	str	r2, [r3]
   237c0:	b	23a5c <ftello64@plt+0x12384>
   237c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   237c8:	and	r3, r3, #524288	; 0x80000
   237cc:	cmp	r3, #0
   237d0:	bne	23a64 <ftello64@plt+0x1238c>
   237d4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   237d8:	mov	r2, #12
   237dc:	strb	r2, [r3, #4]
   237e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   237e4:	mov	r2, #6
   237e8:	str	r2, [r3]
   237ec:	b	23a64 <ftello64@plt+0x1238c>
   237f0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   237f4:	and	r3, r3, #524288	; 0x80000
   237f8:	cmp	r3, #0
   237fc:	bne	23a6c <ftello64@plt+0x12394>
   23800:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23804:	mov	r2, #12
   23808:	strb	r2, [r3, #4]
   2380c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23810:	mov	r2, #9
   23814:	str	r2, [r3]
   23818:	b	23a6c <ftello64@plt+0x12394>
   2381c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23820:	and	r3, r3, #524288	; 0x80000
   23824:	cmp	r3, #0
   23828:	bne	23a74 <ftello64@plt+0x1239c>
   2382c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23830:	mov	r2, #12
   23834:	strb	r2, [r3, #4]
   23838:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2383c:	mov	r2, #256	; 0x100
   23840:	str	r2, [r3]
   23844:	b	23a74 <ftello64@plt+0x1239c>
   23848:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2384c:	and	r3, r3, #524288	; 0x80000
   23850:	cmp	r3, #0
   23854:	bne	23a7c <ftello64@plt+0x123a4>
   23858:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2385c:	mov	r2, #12
   23860:	strb	r2, [r3, #4]
   23864:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23868:	mov	r2, #512	; 0x200
   2386c:	str	r2, [r3]
   23870:	b	23a7c <ftello64@plt+0x123a4>
   23874:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23878:	and	r3, r3, #524288	; 0x80000
   2387c:	cmp	r3, #0
   23880:	bne	23a84 <ftello64@plt+0x123ac>
   23884:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23888:	mov	r2, #32
   2388c:	strb	r2, [r3, #4]
   23890:	b	23a84 <ftello64@plt+0x123ac>
   23894:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23898:	and	r3, r3, #524288	; 0x80000
   2389c:	cmp	r3, #0
   238a0:	bne	23a8c <ftello64@plt+0x123b4>
   238a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   238a8:	mov	r2, #33	; 0x21
   238ac:	strb	r2, [r3, #4]
   238b0:	b	23a8c <ftello64@plt+0x123b4>
   238b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   238b8:	and	r3, r3, #524288	; 0x80000
   238bc:	cmp	r3, #0
   238c0:	bne	23a94 <ftello64@plt+0x123bc>
   238c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   238c8:	mov	r2, #34	; 0x22
   238cc:	strb	r2, [r3, #4]
   238d0:	b	23a94 <ftello64@plt+0x123bc>
   238d4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   238d8:	and	r3, r3, #524288	; 0x80000
   238dc:	cmp	r3, #0
   238e0:	bne	23a9c <ftello64@plt+0x123c4>
   238e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   238e8:	mov	r2, #35	; 0x23
   238ec:	strb	r2, [r3, #4]
   238f0:	b	23a9c <ftello64@plt+0x123c4>
   238f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   238f8:	and	r3, r3, #524288	; 0x80000
   238fc:	cmp	r3, #0
   23900:	bne	23aa4 <ftello64@plt+0x123cc>
   23904:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23908:	mov	r2, #12
   2390c:	strb	r2, [r3, #4]
   23910:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23914:	mov	r2, #64	; 0x40
   23918:	str	r2, [r3]
   2391c:	b	23aa4 <ftello64@plt+0x123cc>
   23920:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23924:	and	r3, r3, #524288	; 0x80000
   23928:	cmp	r3, #0
   2392c:	bne	23aac <ftello64@plt+0x123d4>
   23930:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23934:	mov	r2, #12
   23938:	strb	r2, [r3, #4]
   2393c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23940:	mov	r2, #128	; 0x80
   23944:	str	r2, [r3]
   23948:	b	23aac <ftello64@plt+0x123d4>
   2394c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23950:	and	r3, r3, #8192	; 0x2000
   23954:	cmp	r3, #0
   23958:	bne	23ab4 <ftello64@plt+0x123dc>
   2395c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23960:	mov	r2, #8
   23964:	strb	r2, [r3, #4]
   23968:	b	23ab4 <ftello64@plt+0x123dc>
   2396c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23970:	and	r3, r3, #8192	; 0x2000
   23974:	cmp	r3, #0
   23978:	bne	23abc <ftello64@plt+0x123e4>
   2397c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23980:	mov	r2, #9
   23984:	strb	r2, [r3, #4]
   23988:	b	23abc <ftello64@plt+0x123e4>
   2398c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23990:	and	r3, r3, #1024	; 0x400
   23994:	cmp	r3, #0
   23998:	bne	23ac4 <ftello64@plt+0x123ec>
   2399c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   239a0:	and	r3, r3, #2
   239a4:	cmp	r3, #0
   239a8:	beq	23ac4 <ftello64@plt+0x123ec>
   239ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   239b0:	mov	r2, #18
   239b4:	strb	r2, [r3, #4]
   239b8:	b	23ac4 <ftello64@plt+0x123ec>
   239bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   239c0:	and	r3, r3, #1024	; 0x400
   239c4:	cmp	r3, #0
   239c8:	bne	23acc <ftello64@plt+0x123f4>
   239cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   239d0:	and	r3, r3, #2
   239d4:	cmp	r3, #0
   239d8:	beq	23acc <ftello64@plt+0x123f4>
   239dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   239e0:	mov	r2, #19
   239e4:	strb	r2, [r3, #4]
   239e8:	b	23acc <ftello64@plt+0x123f4>
   239ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   239f0:	and	r3, r3, #512	; 0x200
   239f4:	cmp	r3, #0
   239f8:	beq	23ad4 <ftello64@plt+0x123fc>
   239fc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23a00:	and	r3, r3, #4096	; 0x1000
   23a04:	cmp	r3, #0
   23a08:	bne	23ad4 <ftello64@plt+0x123fc>
   23a0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23a10:	mov	r2, #23
   23a14:	strb	r2, [r3, #4]
   23a18:	b	23ad4 <ftello64@plt+0x123fc>
   23a1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23a20:	and	r3, r3, #512	; 0x200
   23a24:	cmp	r3, #0
   23a28:	beq	23adc <ftello64@plt+0x12404>
   23a2c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23a30:	and	r3, r3, #4096	; 0x1000
   23a34:	cmp	r3, #0
   23a38:	bne	23adc <ftello64@plt+0x12404>
   23a3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23a40:	mov	r2, #24
   23a44:	strb	r2, [r3, #4]
   23a48:	b	23adc <ftello64@plt+0x12404>
   23a4c:	nop			; (mov r0, r0)
   23a50:	b	23ae0 <ftello64@plt+0x12408>
   23a54:	nop			; (mov r0, r0)
   23a58:	b	23ae0 <ftello64@plt+0x12408>
   23a5c:	nop			; (mov r0, r0)
   23a60:	b	23ae0 <ftello64@plt+0x12408>
   23a64:	nop			; (mov r0, r0)
   23a68:	b	23ae0 <ftello64@plt+0x12408>
   23a6c:	nop			; (mov r0, r0)
   23a70:	b	23ae0 <ftello64@plt+0x12408>
   23a74:	nop			; (mov r0, r0)
   23a78:	b	23ae0 <ftello64@plt+0x12408>
   23a7c:	nop			; (mov r0, r0)
   23a80:	b	23ae0 <ftello64@plt+0x12408>
   23a84:	nop			; (mov r0, r0)
   23a88:	b	23ae0 <ftello64@plt+0x12408>
   23a8c:	nop			; (mov r0, r0)
   23a90:	b	23ae0 <ftello64@plt+0x12408>
   23a94:	nop			; (mov r0, r0)
   23a98:	b	23ae0 <ftello64@plt+0x12408>
   23a9c:	nop			; (mov r0, r0)
   23aa0:	b	23ae0 <ftello64@plt+0x12408>
   23aa4:	nop			; (mov r0, r0)
   23aa8:	b	23ae0 <ftello64@plt+0x12408>
   23aac:	nop			; (mov r0, r0)
   23ab0:	b	23ae0 <ftello64@plt+0x12408>
   23ab4:	nop			; (mov r0, r0)
   23ab8:	b	23ae0 <ftello64@plt+0x12408>
   23abc:	nop			; (mov r0, r0)
   23ac0:	b	23ae0 <ftello64@plt+0x12408>
   23ac4:	nop			; (mov r0, r0)
   23ac8:	b	23ae0 <ftello64@plt+0x12408>
   23acc:	nop			; (mov r0, r0)
   23ad0:	b	23ae0 <ftello64@plt+0x12408>
   23ad4:	nop			; (mov r0, r0)
   23ad8:	b	23ae0 <ftello64@plt+0x12408>
   23adc:	nop			; (mov r0, r0)
   23ae0:	mov	r3, #2
   23ae4:	b	240bc <ftello64@plt+0x129e4>
   23ae8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23aec:	mov	r2, #1
   23af0:	strb	r2, [r3, #4]
   23af4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23af8:	ldr	r3, [r3, #80]	; 0x50
   23afc:	cmp	r3, #1
   23b00:	ble	23b7c <ftello64@plt+0x124a4>
   23b04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23b08:	ldr	r3, [r3, #40]	; 0x28
   23b0c:	mov	r1, r3
   23b10:	ldr	r0, [fp, #-36]	; 0xffffffdc
   23b14:	bl	1a208 <ftello64@plt+0x8b30>
   23b18:	str	r0, [fp, #-16]
   23b1c:	ldr	r0, [fp, #-16]
   23b20:	bl	11588 <iswalnum@plt>
   23b24:	mov	r3, r0
   23b28:	cmp	r3, #0
   23b2c:	bne	23b3c <ftello64@plt+0x12464>
   23b30:	ldr	r3, [fp, #-16]
   23b34:	cmp	r3, #95	; 0x5f
   23b38:	bne	23b44 <ftello64@plt+0x1246c>
   23b3c:	mov	r3, #1
   23b40:	b	23b48 <ftello64@plt+0x12470>
   23b44:	mov	r3, #0
   23b48:	cmp	r3, #0
   23b4c:	movne	r3, #1
   23b50:	moveq	r3, #0
   23b54:	uxtb	r3, r3
   23b58:	ldr	r1, [fp, #-32]	; 0xffffffe0
   23b5c:	ldrb	r2, [r1, #6]
   23b60:	and	r3, r3, #1
   23b64:	bic	r2, r2, #64	; 0x40
   23b68:	lsl	r3, r3, #6
   23b6c:	orr	r3, r3, r2
   23b70:	mov	r2, r3
   23b74:	strb	r2, [r1, #6]
   23b78:	b	23bf0 <ftello64@plt+0x12518>
   23b7c:	bl	11528 <__ctype_b_loc@plt>
   23b80:	mov	r3, r0
   23b84:	ldr	r2, [r3]
   23b88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23b8c:	ldrb	r3, [r3]
   23b90:	lsl	r3, r3, #1
   23b94:	add	r3, r2, r3
   23b98:	ldrh	r3, [r3]
   23b9c:	and	r3, r3, #8
   23ba0:	cmp	r3, #0
   23ba4:	bne	23bb8 <ftello64@plt+0x124e0>
   23ba8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23bac:	ldrb	r3, [r3]
   23bb0:	cmp	r3, #95	; 0x5f
   23bb4:	bne	23bc0 <ftello64@plt+0x124e8>
   23bb8:	mov	r3, #1
   23bbc:	b	23bc4 <ftello64@plt+0x124ec>
   23bc0:	mov	r3, #0
   23bc4:	uxtb	r3, r3
   23bc8:	and	r3, r3, #1
   23bcc:	uxtb	r3, r3
   23bd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   23bd4:	ldrb	r2, [r1, #6]
   23bd8:	and	r3, r3, #1
   23bdc:	bic	r2, r2, #64	; 0x40
   23be0:	lsl	r3, r3, #6
   23be4:	orr	r3, r3, r2
   23be8:	mov	r2, r3
   23bec:	strb	r2, [r1, #6]
   23bf0:	ldrb	r3, [fp, #-5]
   23bf4:	sub	r3, r3, #10
   23bf8:	cmp	r3, #115	; 0x73
   23bfc:	ldrls	pc, [pc, r3, lsl #2]
   23c00:	b	2406c <ftello64@plt+0x12994>
   23c04:	ldrdeq	r3, [r2], -r4
   23c08:	andeq	r4, r2, ip, rrx
   23c0c:	andeq	r4, r2, ip, rrx
   23c10:	andeq	r4, r2, ip, rrx
   23c14:	andeq	r4, r2, ip, rrx
   23c18:	andeq	r4, r2, ip, rrx
   23c1c:	andeq	r4, r2, ip, rrx
   23c20:	andeq	r4, r2, ip, rrx
   23c24:	andeq	r4, r2, ip, rrx
   23c28:	andeq	r4, r2, ip, rrx
   23c2c:	andeq	r4, r2, ip, rrx
   23c30:	andeq	r4, r2, ip, rrx
   23c34:	andeq	r4, r2, ip, rrx
   23c38:	andeq	r4, r2, ip, rrx
   23c3c:	andeq	r4, r2, ip, rrx
   23c40:	andeq	r4, r2, ip, rrx
   23c44:	andeq	r4, r2, ip, rrx
   23c48:	andeq	r4, r2, ip, rrx
   23c4c:	andeq	r4, r2, ip, rrx
   23c50:	andeq	r4, r2, ip, rrx
   23c54:	andeq	r4, r2, ip, rrx
   23c58:	andeq	r4, r2, ip, rrx
   23c5c:	andeq	r4, r2, ip, rrx
   23c60:	andeq	r4, r2, ip, rrx
   23c64:	andeq	r4, r2, ip, rrx
   23c68:	andeq	r4, r2, ip, rrx
   23c6c:	ldrdeq	r3, [r2], -r0
   23c70:	andeq	r4, r2, ip, rrx
   23c74:	andeq	r4, r2, ip, rrx
   23c78:	andeq	r4, r2, ip, rrx
   23c7c:	strdeq	r3, [r2], -r4
   23c80:	andeq	r3, r2, r4, lsl pc
   23c84:	andeq	r3, r2, r4, lsr #28
   23c88:	andeq	r3, r2, r4, lsr lr
   23c8c:	andeq	r4, r2, ip, rrx
   23c90:	andeq	r4, r2, ip, rrx
   23c94:	andeq	r3, r2, r4, asr #30
   23c98:	andeq	r4, r2, ip, rrx
   23c9c:	andeq	r4, r2, ip, rrx
   23ca0:	andeq	r4, r2, ip, rrx
   23ca4:	andeq	r4, r2, ip, rrx
   23ca8:	andeq	r4, r2, ip, rrx
   23cac:	andeq	r4, r2, ip, rrx
   23cb0:	andeq	r4, r2, ip, rrx
   23cb4:	andeq	r4, r2, ip, rrx
   23cb8:	andeq	r4, r2, ip, rrx
   23cbc:	andeq	r4, r2, ip, rrx
   23cc0:	andeq	r4, r2, ip, rrx
   23cc4:	andeq	r4, r2, ip, rrx
   23cc8:	andeq	r4, r2, ip, rrx
   23ccc:	andeq	r4, r2, ip, rrx
   23cd0:	andeq	r4, r2, ip, rrx
   23cd4:	andeq	r4, r2, ip, rrx
   23cd8:	andeq	r3, r2, r4, ror #28
   23cdc:	andeq	r4, r2, ip, rrx
   23ce0:	andeq	r4, r2, ip, rrx
   23ce4:	andeq	r4, r2, ip, rrx
   23ce8:	andeq	r4, r2, ip, rrx
   23cec:	andeq	r4, r2, ip, rrx
   23cf0:	andeq	r4, r2, ip, rrx
   23cf4:	andeq	r4, r2, ip, rrx
   23cf8:	andeq	r4, r2, ip, rrx
   23cfc:	andeq	r4, r2, ip, rrx
   23d00:	andeq	r4, r2, ip, rrx
   23d04:	andeq	r4, r2, ip, rrx
   23d08:	andeq	r4, r2, ip, rrx
   23d0c:	andeq	r4, r2, ip, rrx
   23d10:	andeq	r4, r2, ip, rrx
   23d14:	andeq	r4, r2, ip, rrx
   23d18:	andeq	r4, r2, ip, rrx
   23d1c:	andeq	r4, r2, ip, rrx
   23d20:	andeq	r4, r2, ip, rrx
   23d24:	andeq	r4, r2, ip, rrx
   23d28:	andeq	r4, r2, ip, rrx
   23d2c:	andeq	r4, r2, ip, rrx
   23d30:	andeq	r4, r2, ip, rrx
   23d34:	andeq	r4, r2, ip, rrx
   23d38:	andeq	r4, r2, ip, rrx
   23d3c:	andeq	r4, r2, ip, rrx
   23d40:	andeq	r4, r2, ip, rrx
   23d44:	andeq	r4, r2, ip, rrx
   23d48:	andeq	r3, r2, r4, lsr pc
   23d4c:	andeq	r4, r2, ip, rrx
   23d50:	andeq	r4, r2, ip, rrx
   23d54:	andeq	r3, r2, r4, asr pc
   23d58:	andeq	r4, r2, ip, rrx
   23d5c:	andeq	r4, r2, ip, rrx
   23d60:	andeq	r4, r2, ip, rrx
   23d64:	andeq	r4, r2, ip, rrx
   23d68:	andeq	r4, r2, ip, rrx
   23d6c:	andeq	r4, r2, ip, rrx
   23d70:	andeq	r4, r2, ip, rrx
   23d74:	andeq	r4, r2, ip, rrx
   23d78:	andeq	r4, r2, ip, rrx
   23d7c:	andeq	r4, r2, ip, rrx
   23d80:	andeq	r4, r2, ip, rrx
   23d84:	andeq	r4, r2, ip, rrx
   23d88:	andeq	r4, r2, ip, rrx
   23d8c:	andeq	r4, r2, ip, rrx
   23d90:	andeq	r4, r2, ip, rrx
   23d94:	andeq	r4, r2, ip, rrx
   23d98:	andeq	r4, r2, ip, rrx
   23d9c:	andeq	r4, r2, ip, rrx
   23da0:	andeq	r4, r2, ip, rrx
   23da4:	andeq	r4, r2, ip, rrx
   23da8:	andeq	r4, r2, ip, rrx
   23dac:	andeq	r4, r2, ip, rrx
   23db0:	andeq	r4, r2, ip, rrx
   23db4:	andeq	r4, r2, ip, rrx
   23db8:	andeq	r4, r2, ip, rrx
   23dbc:	andeq	r4, r2, ip, rrx
   23dc0:	andeq	r4, r2, ip, rrx
   23dc4:	andeq	r4, r2, ip, rrx
   23dc8:	muleq	r2, r4, lr
   23dcc:	strdeq	r3, [r2], -r4
   23dd0:	andeq	r3, r2, r4, asr #29
   23dd4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23dd8:	and	r3, r3, #2048	; 0x800
   23ddc:	cmp	r3, #0
   23de0:	beq	24074 <ftello64@plt+0x1299c>
   23de4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23de8:	mov	r2, #10
   23dec:	strb	r2, [r3, #4]
   23df0:	b	24074 <ftello64@plt+0x1299c>
   23df4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23df8:	and	r3, r3, #1024	; 0x400
   23dfc:	cmp	r3, #0
   23e00:	bne	2407c <ftello64@plt+0x129a4>
   23e04:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23e08:	and	r3, r3, #32768	; 0x8000
   23e0c:	cmp	r3, #0
   23e10:	beq	2407c <ftello64@plt+0x129a4>
   23e14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23e18:	mov	r2, #10
   23e1c:	strb	r2, [r3, #4]
   23e20:	b	2407c <ftello64@plt+0x129a4>
   23e24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23e28:	mov	r2, #11
   23e2c:	strb	r2, [r3, #4]
   23e30:	b	240b8 <ftello64@plt+0x129e0>
   23e34:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23e38:	and	r3, r3, #1024	; 0x400
   23e3c:	cmp	r3, #0
   23e40:	bne	24084 <ftello64@plt+0x129ac>
   23e44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23e48:	and	r3, r3, #2
   23e4c:	cmp	r3, #0
   23e50:	bne	24084 <ftello64@plt+0x129ac>
   23e54:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23e58:	mov	r2, #18
   23e5c:	strb	r2, [r3, #4]
   23e60:	b	24084 <ftello64@plt+0x129ac>
   23e64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23e68:	and	r3, r3, #1024	; 0x400
   23e6c:	cmp	r3, #0
   23e70:	bne	2408c <ftello64@plt+0x129b4>
   23e74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23e78:	and	r3, r3, #2
   23e7c:	cmp	r3, #0
   23e80:	bne	2408c <ftello64@plt+0x129b4>
   23e84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23e88:	mov	r2, #19
   23e8c:	strb	r2, [r3, #4]
   23e90:	b	2408c <ftello64@plt+0x129b4>
   23e94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23e98:	and	r3, r3, #512	; 0x200
   23e9c:	cmp	r3, #0
   23ea0:	beq	24094 <ftello64@plt+0x129bc>
   23ea4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23ea8:	and	r3, r3, #4096	; 0x1000
   23eac:	cmp	r3, #0
   23eb0:	beq	24094 <ftello64@plt+0x129bc>
   23eb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23eb8:	mov	r2, #23
   23ebc:	strb	r2, [r3, #4]
   23ec0:	b	24094 <ftello64@plt+0x129bc>
   23ec4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23ec8:	and	r3, r3, #512	; 0x200
   23ecc:	cmp	r3, #0
   23ed0:	beq	2409c <ftello64@plt+0x129c4>
   23ed4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23ed8:	and	r3, r3, #4096	; 0x1000
   23edc:	cmp	r3, #0
   23ee0:	beq	2409c <ftello64@plt+0x129c4>
   23ee4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23ee8:	mov	r2, #24
   23eec:	strb	r2, [r3, #4]
   23ef0:	b	2409c <ftello64@plt+0x129c4>
   23ef4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23ef8:	and	r3, r3, #8192	; 0x2000
   23efc:	cmp	r3, #0
   23f00:	beq	240a4 <ftello64@plt+0x129cc>
   23f04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23f08:	mov	r2, #8
   23f0c:	strb	r2, [r3, #4]
   23f10:	b	240a4 <ftello64@plt+0x129cc>
   23f14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23f18:	and	r3, r3, #8192	; 0x2000
   23f1c:	cmp	r3, #0
   23f20:	beq	240ac <ftello64@plt+0x129d4>
   23f24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23f28:	mov	r2, #9
   23f2c:	strb	r2, [r3, #4]
   23f30:	b	240ac <ftello64@plt+0x129d4>
   23f34:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23f38:	mov	r2, #20
   23f3c:	strb	r2, [r3, #4]
   23f40:	b	240b8 <ftello64@plt+0x129e0>
   23f44:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23f48:	mov	r2, #5
   23f4c:	strb	r2, [r3, #4]
   23f50:	b	240b8 <ftello64@plt+0x129e0>
   23f54:	ldr	r2, [fp, #-40]	; 0xffffffd8
   23f58:	ldr	r3, [pc, #360]	; 240c8 <ftello64@plt+0x129f0>
   23f5c:	and	r3, r3, r2
   23f60:	cmp	r3, #0
   23f64:	bne	23fb4 <ftello64@plt+0x128dc>
   23f68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23f6c:	ldr	r3, [r3, #40]	; 0x28
   23f70:	cmp	r3, #0
   23f74:	beq	23fb4 <ftello64@plt+0x128dc>
   23f78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23f7c:	ldr	r2, [r3, #4]
   23f80:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23f84:	ldr	r3, [r3, #40]	; 0x28
   23f88:	sub	r3, r3, #1
   23f8c:	add	r3, r2, r3
   23f90:	ldrb	r3, [r3]
   23f94:	strb	r3, [fp, #-17]	; 0xffffffef
   23f98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23f9c:	and	r3, r3, #2048	; 0x800
   23fa0:	cmp	r3, #0
   23fa4:	beq	240b8 <ftello64@plt+0x129e0>
   23fa8:	ldrb	r3, [fp, #-17]	; 0xffffffef
   23fac:	cmp	r3, #10
   23fb0:	bne	240b8 <ftello64@plt+0x129e0>
   23fb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23fb8:	mov	r2, #12
   23fbc:	strb	r2, [r3, #4]
   23fc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   23fc4:	mov	r2, #16
   23fc8:	str	r2, [r3]
   23fcc:	b	240b8 <ftello64@plt+0x129e0>
   23fd0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   23fd4:	and	r3, r3, #8
   23fd8:	cmp	r3, #0
   23fdc:	bne	24050 <ftello64@plt+0x12978>
   23fe0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23fe4:	ldr	r3, [r3, #40]	; 0x28
   23fe8:	add	r2, r3, #1
   23fec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   23ff0:	ldr	r3, [r3, #48]	; 0x30
   23ff4:	cmp	r2, r3
   23ff8:	beq	24050 <ftello64@plt+0x12978>
   23ffc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24000:	ldr	r3, [r3, #40]	; 0x28
   24004:	add	r2, r3, #1
   24008:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2400c:	str	r2, [r3, #40]	; 0x28
   24010:	sub	r3, fp, #28
   24014:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24018:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2401c:	mov	r0, r3
   24020:	bl	23394 <ftello64@plt+0x11cbc>
   24024:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24028:	ldr	r3, [r3, #40]	; 0x28
   2402c:	sub	r2, r3, #1
   24030:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24034:	str	r2, [r3, #40]	; 0x28
   24038:	ldrb	r3, [fp, #-24]	; 0xffffffe8
   2403c:	cmp	r3, #10
   24040:	beq	24050 <ftello64@plt+0x12978>
   24044:	ldrb	r3, [fp, #-24]	; 0xffffffe8
   24048:	cmp	r3, #9
   2404c:	bne	240b4 <ftello64@plt+0x129dc>
   24050:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24054:	mov	r2, #12
   24058:	strb	r2, [r3, #4]
   2405c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24060:	mov	r2, #32
   24064:	str	r2, [r3]
   24068:	b	240b8 <ftello64@plt+0x129e0>
   2406c:	nop			; (mov r0, r0)
   24070:	b	240b8 <ftello64@plt+0x129e0>
   24074:	nop			; (mov r0, r0)
   24078:	b	240b8 <ftello64@plt+0x129e0>
   2407c:	nop			; (mov r0, r0)
   24080:	b	240b8 <ftello64@plt+0x129e0>
   24084:	nop			; (mov r0, r0)
   24088:	b	240b8 <ftello64@plt+0x129e0>
   2408c:	nop			; (mov r0, r0)
   24090:	b	240b8 <ftello64@plt+0x129e0>
   24094:	nop			; (mov r0, r0)
   24098:	b	240b8 <ftello64@plt+0x129e0>
   2409c:	nop			; (mov r0, r0)
   240a0:	b	240b8 <ftello64@plt+0x129e0>
   240a4:	nop			; (mov r0, r0)
   240a8:	b	240b8 <ftello64@plt+0x129e0>
   240ac:	nop			; (mov r0, r0)
   240b0:	b	240b8 <ftello64@plt+0x129e0>
   240b4:	nop			; (mov r0, r0)
   240b8:	mov	r3, #1
   240bc:	mov	r0, r3
   240c0:	sub	sp, fp, #4
   240c4:	pop	{fp, pc}
   240c8:	addeq	r0, r0, r8
   240cc:	push	{fp}		; (str fp, [sp, #-4]!)
   240d0:	add	fp, sp, #0
   240d4:	sub	sp, sp, #36	; 0x24
   240d8:	str	r0, [fp, #-24]	; 0xffffffe8
   240dc:	str	r1, [fp, #-28]	; 0xffffffe4
   240e0:	str	r2, [fp, #-32]	; 0xffffffe0
   240e4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   240e8:	ldr	r2, [r3, #56]	; 0x38
   240ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   240f0:	ldr	r3, [r3, #40]	; 0x28
   240f4:	cmp	r2, r3
   240f8:	bgt	24110 <ftello64@plt+0x12a38>
   240fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24100:	mov	r2, #2
   24104:	strb	r2, [r3, #4]
   24108:	mov	r3, #0
   2410c:	b	2436c <ftello64@plt+0x12c94>
   24110:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24114:	ldr	r3, [r3, #4]
   24118:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2411c:	ldr	r2, [r2, #40]	; 0x28
   24120:	add	r3, r3, r2
   24124:	ldrb	r3, [r3]
   24128:	strb	r3, [fp, #-13]
   2412c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24130:	ldrb	r2, [fp, #-13]
   24134:	strb	r2, [r3]
   24138:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2413c:	ldr	r3, [r3, #80]	; 0x50
   24140:	cmp	r3, #1
   24144:	ble	24198 <ftello64@plt+0x12ac0>
   24148:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2414c:	ldr	r2, [r3, #40]	; 0x28
   24150:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24154:	ldr	r3, [r3, #28]
   24158:	cmp	r2, r3
   2415c:	beq	24198 <ftello64@plt+0x12ac0>
   24160:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24164:	ldr	r2, [r3, #8]
   24168:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2416c:	ldr	r3, [r3, #40]	; 0x28
   24170:	lsl	r3, r3, #2
   24174:	add	r3, r2, r3
   24178:	ldr	r3, [r3]
   2417c:	cmn	r3, #1
   24180:	bne	24198 <ftello64@plt+0x12ac0>
   24184:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24188:	mov	r2, #1
   2418c:	strb	r2, [r3, #4]
   24190:	mov	r3, #1
   24194:	b	2436c <ftello64@plt+0x12c94>
   24198:	ldrb	r3, [fp, #-13]
   2419c:	cmp	r3, #92	; 0x5c
   241a0:	bne	24220 <ftello64@plt+0x12b48>
   241a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   241a8:	and	r3, r3, #1
   241ac:	cmp	r3, #0
   241b0:	beq	24220 <ftello64@plt+0x12b48>
   241b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   241b8:	ldr	r3, [r3, #40]	; 0x28
   241bc:	add	r2, r3, #1
   241c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   241c4:	ldr	r3, [r3, #48]	; 0x30
   241c8:	cmp	r2, r3
   241cc:	bge	24220 <ftello64@plt+0x12b48>
   241d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   241d4:	ldr	r3, [r3, #40]	; 0x28
   241d8:	add	r2, r3, #1
   241dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   241e0:	str	r2, [r3, #40]	; 0x28
   241e4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   241e8:	ldr	r3, [r3, #4]
   241ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   241f0:	ldr	r2, [r2, #40]	; 0x28
   241f4:	add	r3, r3, r2
   241f8:	ldrb	r3, [r3]
   241fc:	strb	r3, [fp, #-14]
   24200:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24204:	ldrb	r2, [fp, #-14]
   24208:	strb	r2, [r3]
   2420c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24210:	mov	r2, #1
   24214:	strb	r2, [r3, #4]
   24218:	mov	r3, #1
   2421c:	b	2436c <ftello64@plt+0x12c94>
   24220:	ldrb	r3, [fp, #-13]
   24224:	cmp	r3, #91	; 0x5b
   24228:	bne	24310 <ftello64@plt+0x12c38>
   2422c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24230:	ldr	r3, [r3, #40]	; 0x28
   24234:	add	r2, r3, #1
   24238:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2423c:	ldr	r3, [r3, #48]	; 0x30
   24240:	cmp	r2, r3
   24244:	bge	2426c <ftello64@plt+0x12b94>
   24248:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2424c:	ldr	r2, [r3, #4]
   24250:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24254:	ldr	r3, [r3, #40]	; 0x28
   24258:	add	r3, r3, #1
   2425c:	add	r3, r2, r3
   24260:	ldrb	r3, [r3]
   24264:	strb	r3, [fp, #-5]
   24268:	b	24274 <ftello64@plt+0x12b9c>
   2426c:	mov	r3, #0
   24270:	strb	r3, [fp, #-5]
   24274:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24278:	ldrb	r2, [fp, #-5]
   2427c:	strb	r2, [r3]
   24280:	mov	r3, #2
   24284:	str	r3, [fp, #-12]
   24288:	ldrb	r3, [fp, #-5]
   2428c:	cmp	r3, #58	; 0x3a
   24290:	beq	242c4 <ftello64@plt+0x12bec>
   24294:	cmp	r3, #61	; 0x3d
   24298:	beq	242b4 <ftello64@plt+0x12bdc>
   2429c:	cmp	r3, #46	; 0x2e
   242a0:	bne	242e4 <ftello64@plt+0x12c0c>
   242a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   242a8:	mov	r2, #26
   242ac:	strb	r2, [r3, #4]
   242b0:	b	24308 <ftello64@plt+0x12c30>
   242b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   242b8:	mov	r2, #28
   242bc:	strb	r2, [r3, #4]
   242c0:	b	24308 <ftello64@plt+0x12c30>
   242c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   242c8:	and	r3, r3, #4
   242cc:	cmp	r3, #0
   242d0:	beq	242e4 <ftello64@plt+0x12c0c>
   242d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   242d8:	mov	r2, #30
   242dc:	strb	r2, [r3, #4]
   242e0:	b	24308 <ftello64@plt+0x12c30>
   242e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   242e8:	mov	r2, #1
   242ec:	strb	r2, [r3, #4]
   242f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   242f4:	ldrb	r2, [fp, #-13]
   242f8:	strb	r2, [r3]
   242fc:	mov	r3, #1
   24300:	str	r3, [fp, #-12]
   24304:	nop			; (mov r0, r0)
   24308:	ldr	r3, [fp, #-12]
   2430c:	b	2436c <ftello64@plt+0x12c94>
   24310:	ldrb	r3, [fp, #-13]
   24314:	cmp	r3, #93	; 0x5d
   24318:	beq	2433c <ftello64@plt+0x12c64>
   2431c:	cmp	r3, #94	; 0x5e
   24320:	beq	2434c <ftello64@plt+0x12c74>
   24324:	cmp	r3, #45	; 0x2d
   24328:	bne	2435c <ftello64@plt+0x12c84>
   2432c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24330:	mov	r2, #22
   24334:	strb	r2, [r3, #4]
   24338:	b	24368 <ftello64@plt+0x12c90>
   2433c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24340:	mov	r2, #21
   24344:	strb	r2, [r3, #4]
   24348:	b	24368 <ftello64@plt+0x12c90>
   2434c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24350:	mov	r2, #25
   24354:	strb	r2, [r3, #4]
   24358:	b	24368 <ftello64@plt+0x12c90>
   2435c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24360:	mov	r2, #1
   24364:	strb	r2, [r3, #4]
   24368:	mov	r3, #1
   2436c:	mov	r0, r3
   24370:	add	sp, fp, #0
   24374:	pop	{fp}		; (ldr fp, [sp], #4)
   24378:	bx	lr
   2437c:	push	{fp, lr}
   24380:	add	fp, sp, #4
   24384:	sub	sp, sp, #48	; 0x30
   24388:	str	r0, [fp, #-32]	; 0xffffffe0
   2438c:	str	r1, [fp, #-36]	; 0xffffffdc
   24390:	str	r2, [fp, #-40]	; 0xffffffd8
   24394:	str	r3, [fp, #-44]	; 0xffffffd4
   24398:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2439c:	ldr	r3, [r3]
   243a0:	str	r3, [fp, #-12]
   243a4:	ldr	r3, [fp, #-12]
   243a8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   243ac:	str	r2, [r3, #128]	; 0x80
   243b0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   243b4:	orr	r2, r3, #8388608	; 0x800000
   243b8:	sub	r3, fp, #28
   243bc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   243c0:	mov	r0, r3
   243c4:	bl	23348 <ftello64@plt+0x11c70>
   243c8:	sub	r2, fp, #28
   243cc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   243d0:	str	r3, [sp, #4]
   243d4:	mov	r3, #0
   243d8:	str	r3, [sp]
   243dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   243e0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   243e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   243e8:	bl	244d8 <ftello64@plt+0x12e00>
   243ec:	str	r0, [fp, #-16]
   243f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   243f4:	ldr	r3, [r3]
   243f8:	cmp	r3, #0
   243fc:	movne	r3, #1
   24400:	moveq	r3, #0
   24404:	uxtb	r3, r3
   24408:	cmp	r3, #0
   2440c:	beq	24434 <ftello64@plt+0x12d5c>
   24410:	ldr	r3, [fp, #-16]
   24414:	cmp	r3, #0
   24418:	moveq	r3, #1
   2441c:	movne	r3, #0
   24420:	uxtb	r3, r3
   24424:	cmp	r3, #0
   24428:	beq	24434 <ftello64@plt+0x12d5c>
   2442c:	mov	r3, #0
   24430:	b	244cc <ftello64@plt+0x12df4>
   24434:	mov	r3, #2
   24438:	mov	r2, #0
   2443c:	mov	r1, #0
   24440:	ldr	r0, [fp, #-12]
   24444:	bl	27f34 <ftello64@plt+0x1685c>
   24448:	str	r0, [fp, #-20]	; 0xffffffec
   2444c:	ldr	r3, [fp, #-16]
   24450:	cmp	r3, #0
   24454:	beq	24474 <ftello64@plt+0x12d9c>
   24458:	mov	r3, #16
   2445c:	ldr	r2, [fp, #-20]	; 0xffffffec
   24460:	ldr	r1, [fp, #-16]
   24464:	ldr	r0, [fp, #-12]
   24468:	bl	27f34 <ftello64@plt+0x1685c>
   2446c:	str	r0, [fp, #-8]
   24470:	b	2447c <ftello64@plt+0x12da4>
   24474:	ldr	r3, [fp, #-20]	; 0xffffffec
   24478:	str	r3, [fp, #-8]
   2447c:	ldr	r3, [fp, #-20]	; 0xffffffec
   24480:	cmp	r3, #0
   24484:	moveq	r3, #1
   24488:	movne	r3, #0
   2448c:	uxtb	r3, r3
   24490:	cmp	r3, #0
   24494:	bne	244b4 <ftello64@plt+0x12ddc>
   24498:	ldr	r3, [fp, #-8]
   2449c:	cmp	r3, #0
   244a0:	moveq	r3, #1
   244a4:	movne	r3, #0
   244a8:	uxtb	r3, r3
   244ac:	cmp	r3, #0
   244b0:	beq	244c8 <ftello64@plt+0x12df0>
   244b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   244b8:	mov	r2, #12
   244bc:	str	r2, [r3]
   244c0:	mov	r3, #0
   244c4:	b	244cc <ftello64@plt+0x12df4>
   244c8:	ldr	r3, [fp, #-8]
   244cc:	mov	r0, r3
   244d0:	sub	sp, fp, #4
   244d4:	pop	{fp, pc}
   244d8:	push	{fp, lr}
   244dc:	add	fp, sp, #4
   244e0:	sub	sp, sp, #48	; 0x30
   244e4:	str	r0, [fp, #-32]	; 0xffffffe0
   244e8:	str	r1, [fp, #-36]	; 0xffffffdc
   244ec:	str	r2, [fp, #-40]	; 0xffffffd8
   244f0:	str	r3, [fp, #-44]	; 0xffffffd4
   244f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   244f8:	ldr	r3, [r3]
   244fc:	str	r3, [fp, #-16]
   24500:	mov	r3, #0
   24504:	str	r3, [fp, #-12]
   24508:	ldr	r3, [fp, #-16]
   2450c:	ldr	r3, [r3, #84]	; 0x54
   24510:	str	r3, [fp, #-20]	; 0xffffffec
   24514:	ldr	r3, [fp, #8]
   24518:	str	r3, [sp, #4]
   2451c:	ldr	r3, [fp, #4]
   24520:	str	r3, [sp]
   24524:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24528:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2452c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   24530:	ldr	r0, [fp, #-32]	; 0xffffffe0
   24534:	bl	24704 <ftello64@plt+0x1302c>
   24538:	str	r0, [fp, #-8]
   2453c:	ldr	r3, [fp, #8]
   24540:	ldr	r3, [r3]
   24544:	cmp	r3, #0
   24548:	movne	r3, #1
   2454c:	moveq	r3, #0
   24550:	uxtb	r3, r3
   24554:	cmp	r3, #0
   24558:	beq	246e0 <ftello64@plt+0x13008>
   2455c:	ldr	r3, [fp, #-8]
   24560:	cmp	r3, #0
   24564:	moveq	r3, #1
   24568:	movne	r3, #0
   2456c:	uxtb	r3, r3
   24570:	cmp	r3, #0
   24574:	beq	246e0 <ftello64@plt+0x13008>
   24578:	mov	r3, #0
   2457c:	b	246f4 <ftello64@plt+0x1301c>
   24580:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24584:	orr	r3, r3, #8388608	; 0x800000
   24588:	mov	r2, r3
   2458c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   24590:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24594:	bl	23348 <ftello64@plt+0x11c70>
   24598:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2459c:	ldrb	r3, [r3, #4]
   245a0:	cmp	r3, #10
   245a4:	beq	24690 <ftello64@plt+0x12fb8>
   245a8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   245ac:	ldrb	r3, [r3, #4]
   245b0:	cmp	r3, #2
   245b4:	beq	24690 <ftello64@plt+0x12fb8>
   245b8:	ldr	r3, [fp, #4]
   245bc:	cmp	r3, #0
   245c0:	beq	245d4 <ftello64@plt+0x12efc>
   245c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   245c8:	ldrb	r3, [r3, #4]
   245cc:	cmp	r3, #9
   245d0:	beq	24690 <ftello64@plt+0x12fb8>
   245d4:	ldr	r3, [fp, #-16]
   245d8:	ldr	r3, [r3, #84]	; 0x54
   245dc:	str	r3, [fp, #-24]	; 0xffffffe8
   245e0:	ldr	r3, [fp, #-16]
   245e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   245e8:	str	r2, [r3, #84]	; 0x54
   245ec:	ldr	r3, [fp, #8]
   245f0:	str	r3, [sp, #4]
   245f4:	ldr	r3, [fp, #4]
   245f8:	str	r3, [sp]
   245fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24600:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24604:	ldr	r1, [fp, #-36]	; 0xffffffdc
   24608:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2460c:	bl	24704 <ftello64@plt+0x1302c>
   24610:	str	r0, [fp, #-12]
   24614:	ldr	r3, [fp, #8]
   24618:	ldr	r3, [r3]
   2461c:	cmp	r3, #0
   24620:	movne	r3, #1
   24624:	moveq	r3, #0
   24628:	uxtb	r3, r3
   2462c:	cmp	r3, #0
   24630:	beq	24674 <ftello64@plt+0x12f9c>
   24634:	ldr	r3, [fp, #-12]
   24638:	cmp	r3, #0
   2463c:	moveq	r3, #1
   24640:	movne	r3, #0
   24644:	uxtb	r3, r3
   24648:	cmp	r3, #0
   2464c:	beq	24674 <ftello64@plt+0x12f9c>
   24650:	ldr	r3, [fp, #-8]
   24654:	cmp	r3, #0
   24658:	beq	2466c <ftello64@plt+0x12f94>
   2465c:	mov	r2, #0
   24660:	ldr	r1, [pc, #152]	; 24700 <ftello64@plt+0x13028>
   24664:	ldr	r0, [fp, #-8]
   24668:	bl	218a8 <ftello64@plt+0x101d0>
   2466c:	mov	r3, #0
   24670:	b	246f4 <ftello64@plt+0x1301c>
   24674:	ldr	r3, [fp, #-16]
   24678:	ldr	r2, [r3, #84]	; 0x54
   2467c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24680:	orr	r2, r2, r3
   24684:	ldr	r3, [fp, #-16]
   24688:	str	r2, [r3, #84]	; 0x54
   2468c:	b	24698 <ftello64@plt+0x12fc0>
   24690:	mov	r3, #0
   24694:	str	r3, [fp, #-12]
   24698:	mov	r3, #10
   2469c:	ldr	r2, [fp, #-12]
   246a0:	ldr	r1, [fp, #-8]
   246a4:	ldr	r0, [fp, #-16]
   246a8:	bl	27f34 <ftello64@plt+0x1685c>
   246ac:	str	r0, [fp, #-8]
   246b0:	ldr	r3, [fp, #-8]
   246b4:	cmp	r3, #0
   246b8:	moveq	r3, #1
   246bc:	movne	r3, #0
   246c0:	uxtb	r3, r3
   246c4:	cmp	r3, #0
   246c8:	beq	246e0 <ftello64@plt+0x13008>
   246cc:	ldr	r3, [fp, #8]
   246d0:	mov	r2, #12
   246d4:	str	r2, [r3]
   246d8:	mov	r3, #0
   246dc:	b	246f4 <ftello64@plt+0x1301c>
   246e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   246e4:	ldrb	r3, [r3, #4]
   246e8:	cmp	r3, #10
   246ec:	beq	24580 <ftello64@plt+0x12ea8>
   246f0:	ldr	r3, [fp, #-8]
   246f4:	mov	r0, r3
   246f8:	sub	sp, fp, #4
   246fc:	pop	{fp, pc}
   24700:	strdeq	r8, [r2], -r4
   24704:	push	{fp, lr}
   24708:	add	fp, sp, #4
   2470c:	sub	sp, sp, #40	; 0x28
   24710:	str	r0, [fp, #-24]	; 0xffffffe8
   24714:	str	r1, [fp, #-28]	; 0xffffffe4
   24718:	str	r2, [fp, #-32]	; 0xffffffe0
   2471c:	str	r3, [fp, #-36]	; 0xffffffdc
   24720:	ldr	r3, [fp, #-28]	; 0xffffffe4
   24724:	ldr	r3, [r3]
   24728:	str	r3, [fp, #-12]
   2472c:	ldr	r3, [fp, #8]
   24730:	str	r3, [sp, #4]
   24734:	ldr	r3, [fp, #4]
   24738:	str	r3, [sp]
   2473c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24740:	ldr	r2, [fp, #-32]	; 0xffffffe0
   24744:	ldr	r1, [fp, #-28]	; 0xffffffe4
   24748:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2474c:	bl	24900 <ftello64@plt+0x13228>
   24750:	str	r0, [fp, #-8]
   24754:	ldr	r3, [fp, #8]
   24758:	ldr	r3, [r3]
   2475c:	cmp	r3, #0
   24760:	movne	r3, #1
   24764:	moveq	r3, #0
   24768:	uxtb	r3, r3
   2476c:	cmp	r3, #0
   24770:	beq	248b0 <ftello64@plt+0x131d8>
   24774:	ldr	r3, [fp, #-8]
   24778:	cmp	r3, #0
   2477c:	moveq	r3, #1
   24780:	movne	r3, #0
   24784:	uxtb	r3, r3
   24788:	cmp	r3, #0
   2478c:	beq	248b0 <ftello64@plt+0x131d8>
   24790:	mov	r3, #0
   24794:	b	248f0 <ftello64@plt+0x13218>
   24798:	ldr	r3, [fp, #8]
   2479c:	str	r3, [sp, #4]
   247a0:	ldr	r3, [fp, #4]
   247a4:	str	r3, [sp]
   247a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   247ac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   247b0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   247b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   247b8:	bl	24900 <ftello64@plt+0x13228>
   247bc:	str	r0, [fp, #-16]
   247c0:	ldr	r3, [fp, #8]
   247c4:	ldr	r3, [r3]
   247c8:	cmp	r3, #0
   247cc:	movne	r3, #1
   247d0:	moveq	r3, #0
   247d4:	uxtb	r3, r3
   247d8:	cmp	r3, #0
   247dc:	beq	24820 <ftello64@plt+0x13148>
   247e0:	ldr	r3, [fp, #-16]
   247e4:	cmp	r3, #0
   247e8:	moveq	r3, #1
   247ec:	movne	r3, #0
   247f0:	uxtb	r3, r3
   247f4:	cmp	r3, #0
   247f8:	beq	24820 <ftello64@plt+0x13148>
   247fc:	ldr	r3, [fp, #-8]
   24800:	cmp	r3, #0
   24804:	beq	24818 <ftello64@plt+0x13140>
   24808:	mov	r2, #0
   2480c:	ldr	r1, [pc, #232]	; 248fc <ftello64@plt+0x13224>
   24810:	ldr	r0, [fp, #-8]
   24814:	bl	218a8 <ftello64@plt+0x101d0>
   24818:	mov	r3, #0
   2481c:	b	248f0 <ftello64@plt+0x13218>
   24820:	ldr	r3, [fp, #-8]
   24824:	cmp	r3, #0
   24828:	beq	2489c <ftello64@plt+0x131c4>
   2482c:	ldr	r3, [fp, #-16]
   24830:	cmp	r3, #0
   24834:	beq	2489c <ftello64@plt+0x131c4>
   24838:	mov	r3, #16
   2483c:	ldr	r2, [fp, #-16]
   24840:	ldr	r1, [fp, #-8]
   24844:	ldr	r0, [fp, #-12]
   24848:	bl	27f34 <ftello64@plt+0x1685c>
   2484c:	str	r0, [fp, #-20]	; 0xffffffec
   24850:	ldr	r3, [fp, #-20]	; 0xffffffec
   24854:	cmp	r3, #0
   24858:	bne	24890 <ftello64@plt+0x131b8>
   2485c:	mov	r2, #0
   24860:	ldr	r1, [pc, #148]	; 248fc <ftello64@plt+0x13224>
   24864:	ldr	r0, [fp, #-16]
   24868:	bl	218a8 <ftello64@plt+0x101d0>
   2486c:	mov	r2, #0
   24870:	ldr	r1, [pc, #132]	; 248fc <ftello64@plt+0x13224>
   24874:	ldr	r0, [fp, #-8]
   24878:	bl	218a8 <ftello64@plt+0x101d0>
   2487c:	ldr	r3, [fp, #8]
   24880:	mov	r2, #12
   24884:	str	r2, [r3]
   24888:	mov	r3, #0
   2488c:	b	248f0 <ftello64@plt+0x13218>
   24890:	ldr	r3, [fp, #-20]	; 0xffffffec
   24894:	str	r3, [fp, #-8]
   24898:	b	248b0 <ftello64@plt+0x131d8>
   2489c:	ldr	r3, [fp, #-8]
   248a0:	cmp	r3, #0
   248a4:	bne	248b0 <ftello64@plt+0x131d8>
   248a8:	ldr	r3, [fp, #-16]
   248ac:	str	r3, [fp, #-8]
   248b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   248b4:	ldrb	r3, [r3, #4]
   248b8:	cmp	r3, #10
   248bc:	beq	248ec <ftello64@plt+0x13214>
   248c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   248c4:	ldrb	r3, [r3, #4]
   248c8:	cmp	r3, #2
   248cc:	beq	248ec <ftello64@plt+0x13214>
   248d0:	ldr	r3, [fp, #4]
   248d4:	cmp	r3, #0
   248d8:	beq	24798 <ftello64@plt+0x130c0>
   248dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   248e0:	ldrb	r3, [r3, #4]
   248e4:	cmp	r3, #9
   248e8:	bne	24798 <ftello64@plt+0x130c0>
   248ec:	ldr	r3, [fp, #-8]
   248f0:	mov	r0, r3
   248f4:	sub	sp, fp, #4
   248f8:	pop	{fp, pc}
   248fc:	strdeq	r8, [r2], -r4
   24900:	push	{fp, lr}
   24904:	add	fp, sp, #4
   24908:	sub	sp, sp, #48	; 0x30
   2490c:	str	r0, [fp, #-32]	; 0xffffffe0
   24910:	str	r1, [fp, #-36]	; 0xffffffdc
   24914:	str	r2, [fp, #-40]	; 0xffffffd8
   24918:	str	r3, [fp, #-44]	; 0xffffffd4
   2491c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   24920:	ldr	r3, [r3]
   24924:	str	r3, [fp, #-16]
   24928:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2492c:	ldrb	r3, [r3, #4]
   24930:	sub	r3, r3, #1
   24934:	cmp	r3, #35	; 0x23
   24938:	ldrls	pc, [pc, r3, lsl #2]
   2493c:	b	25138 <ftello64@plt+0x13a60>
   24940:	ldrdeq	r4, [r2], -r0
   24944:	andeq	r5, r2, ip, lsl r1
   24948:	andeq	r5, r2, r8, lsr r1
   2494c:	andeq	r4, r2, r4, ror #23
   24950:	andeq	r4, r2, r8, lsr #31
   24954:	andeq	r5, r2, r8, lsr r1
   24958:	andeq	r5, r2, r8, lsr r1
   2495c:	andeq	r4, r2, r0, lsl fp
   24960:	andeq	r4, r2, r4, asr #26
   24964:	andeq	r5, r2, ip, lsl r1
   24968:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   2496c:	andeq	r4, r2, ip, asr #27
   24970:	andeq	r5, r2, r8, lsr r1
   24974:	andeq	r5, r2, r8, lsr r1
   24978:	andeq	r5, r2, r8, lsr r1
   2497c:	andeq	r5, r2, r8, lsr r1
   24980:	andeq	r5, r2, r8, lsr r1
   24984:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   24988:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
   2498c:	andeq	r4, r2, r0, lsl #23
   24990:	andeq	r5, r2, r8, lsr r1
   24994:	andeq	r5, r2, r8, lsr r1
   24998:			; <UNDEFINED> instruction: 0x00024cb0
   2499c:	andeq	r4, r2, r8, ror sp
   249a0:	andeq	r5, r2, r8, lsr r1
   249a4:	andeq	r5, r2, r8, lsr r1
   249a8:	andeq	r5, r2, r8, lsr r1
   249ac:	andeq	r5, r2, r8, lsr r1
   249b0:	andeq	r5, r2, r8, lsr r1
   249b4:	andeq	r5, r2, r8, lsr r1
   249b8:	andeq	r5, r2, r8, lsr r1
   249bc:	andeq	r5, r2, r4, lsl r0
   249c0:	andeq	r5, r2, r4, lsl r0
   249c4:	muleq	r2, r8, r0
   249c8:	muleq	r2, r8, r0
   249cc:	andeq	r5, r2, r4, lsr #2
   249d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   249d4:	mov	r2, #0
   249d8:	mov	r1, #0
   249dc:	ldr	r0, [fp, #-16]
   249e0:	bl	27f90 <ftello64@plt+0x168b8>
   249e4:	str	r0, [fp, #-8]
   249e8:	ldr	r3, [fp, #-8]
   249ec:	cmp	r3, #0
   249f0:	moveq	r3, #1
   249f4:	movne	r3, #0
   249f8:	uxtb	r3, r3
   249fc:	cmp	r3, #0
   24a00:	beq	24a18 <ftello64@plt+0x13340>
   24a04:	ldr	r3, [fp, #8]
   24a08:	mov	r2, #12
   24a0c:	str	r2, [r3]
   24a10:	mov	r3, #0
   24a14:	b	252b4 <ftello64@plt+0x13bdc>
   24a18:	ldr	r3, [fp, #-16]
   24a1c:	ldr	r3, [r3, #92]	; 0x5c
   24a20:	cmp	r3, #1
   24a24:	ble	25138 <ftello64@plt+0x13a60>
   24a28:	b	24ab8 <ftello64@plt+0x133e0>
   24a2c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   24a30:	ldr	r1, [fp, #-32]	; 0xffffffe0
   24a34:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24a38:	bl	23348 <ftello64@plt+0x11c70>
   24a3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24a40:	mov	r2, #0
   24a44:	mov	r1, #0
   24a48:	ldr	r0, [fp, #-16]
   24a4c:	bl	27f90 <ftello64@plt+0x168b8>
   24a50:	str	r0, [fp, #-20]	; 0xffffffec
   24a54:	mov	r3, #16
   24a58:	ldr	r2, [fp, #-20]	; 0xffffffec
   24a5c:	ldr	r1, [fp, #-8]
   24a60:	ldr	r0, [fp, #-16]
   24a64:	bl	27f34 <ftello64@plt+0x1685c>
   24a68:	str	r0, [fp, #-8]
   24a6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   24a70:	cmp	r3, #0
   24a74:	moveq	r3, #1
   24a78:	movne	r3, #0
   24a7c:	uxtb	r3, r3
   24a80:	cmp	r3, #0
   24a84:	bne	24aa4 <ftello64@plt+0x133cc>
   24a88:	ldr	r3, [fp, #-8]
   24a8c:	cmp	r3, #0
   24a90:	moveq	r3, #1
   24a94:	movne	r3, #0
   24a98:	uxtb	r3, r3
   24a9c:	cmp	r3, #0
   24aa0:	beq	24ab8 <ftello64@plt+0x133e0>
   24aa4:	ldr	r3, [fp, #8]
   24aa8:	mov	r2, #12
   24aac:	str	r2, [r3]
   24ab0:	mov	r3, #0
   24ab4:	b	252b4 <ftello64@plt+0x13bdc>
   24ab8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24abc:	ldr	r2, [r3, #56]	; 0x38
   24ac0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24ac4:	ldr	r3, [r3, #40]	; 0x28
   24ac8:	cmp	r2, r3
   24acc:	ble	25138 <ftello64@plt+0x13a60>
   24ad0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24ad4:	ldr	r2, [r3, #40]	; 0x28
   24ad8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24adc:	ldr	r3, [r3, #28]
   24ae0:	cmp	r2, r3
   24ae4:	beq	25138 <ftello64@plt+0x13a60>
   24ae8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24aec:	ldr	r2, [r3, #8]
   24af0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   24af4:	ldr	r3, [r3, #40]	; 0x28
   24af8:	lsl	r3, r3, #2
   24afc:	add	r3, r2, r3
   24b00:	ldr	r3, [r3]
   24b04:	cmn	r3, #1
   24b08:	beq	24a2c <ftello64@plt+0x13354>
   24b0c:	b	25138 <ftello64@plt+0x13a60>
   24b10:	ldr	r3, [fp, #4]
   24b14:	add	r3, r3, #1
   24b18:	ldr	r2, [fp, #8]
   24b1c:	str	r2, [sp, #4]
   24b20:	str	r3, [sp]
   24b24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24b28:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24b2c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   24b30:	ldr	r0, [fp, #-32]	; 0xffffffe0
   24b34:	bl	252d8 <ftello64@plt+0x13c00>
   24b38:	str	r0, [fp, #-8]
   24b3c:	ldr	r3, [fp, #8]
   24b40:	ldr	r3, [r3]
   24b44:	cmp	r3, #0
   24b48:	movne	r3, #1
   24b4c:	moveq	r3, #0
   24b50:	uxtb	r3, r3
   24b54:	cmp	r3, #0
   24b58:	beq	25140 <ftello64@plt+0x13a68>
   24b5c:	ldr	r3, [fp, #-8]
   24b60:	cmp	r3, #0
   24b64:	moveq	r3, #1
   24b68:	movne	r3, #0
   24b6c:	uxtb	r3, r3
   24b70:	cmp	r3, #0
   24b74:	beq	25140 <ftello64@plt+0x13a68>
   24b78:	mov	r3, #0
   24b7c:	b	252b4 <ftello64@plt+0x13bdc>
   24b80:	ldr	r3, [fp, #8]
   24b84:	str	r3, [sp]
   24b88:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24b8c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24b90:	ldr	r1, [fp, #-16]
   24b94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   24b98:	bl	26050 <ftello64@plt+0x14978>
   24b9c:	str	r0, [fp, #-8]
   24ba0:	ldr	r3, [fp, #8]
   24ba4:	ldr	r3, [r3]
   24ba8:	cmp	r3, #0
   24bac:	movne	r3, #1
   24bb0:	moveq	r3, #0
   24bb4:	uxtb	r3, r3
   24bb8:	cmp	r3, #0
   24bbc:	beq	25148 <ftello64@plt+0x13a70>
   24bc0:	ldr	r3, [fp, #-8]
   24bc4:	cmp	r3, #0
   24bc8:	moveq	r3, #1
   24bcc:	movne	r3, #0
   24bd0:	uxtb	r3, r3
   24bd4:	cmp	r3, #0
   24bd8:	beq	25148 <ftello64@plt+0x13a70>
   24bdc:	mov	r3, #0
   24be0:	b	252b4 <ftello64@plt+0x13bdc>
   24be4:	ldr	r3, [fp, #-16]
   24be8:	ldr	r3, [r3, #84]	; 0x54
   24bec:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24bf0:	ldr	r2, [r2]
   24bf4:	mov	r1, #1
   24bf8:	lsl	r2, r1, r2
   24bfc:	and	r3, r3, r2
   24c00:	cmp	r3, #0
   24c04:	bne	24c1c <ftello64@plt+0x13544>
   24c08:	ldr	r3, [fp, #8]
   24c0c:	mov	r2, #6
   24c10:	str	r2, [r3]
   24c14:	mov	r3, #0
   24c18:	b	252b4 <ftello64@plt+0x13bdc>
   24c1c:	ldr	r3, [fp, #-16]
   24c20:	ldr	r3, [r3, #80]	; 0x50
   24c24:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24c28:	ldr	r2, [r2]
   24c2c:	mov	r1, #1
   24c30:	lsl	r2, r1, r2
   24c34:	orr	r2, r3, r2
   24c38:	ldr	r3, [fp, #-16]
   24c3c:	str	r2, [r3, #80]	; 0x50
   24c40:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24c44:	mov	r2, #0
   24c48:	mov	r1, #0
   24c4c:	ldr	r0, [fp, #-16]
   24c50:	bl	27f90 <ftello64@plt+0x168b8>
   24c54:	str	r0, [fp, #-8]
   24c58:	ldr	r3, [fp, #-8]
   24c5c:	cmp	r3, #0
   24c60:	moveq	r3, #1
   24c64:	movne	r3, #0
   24c68:	uxtb	r3, r3
   24c6c:	cmp	r3, #0
   24c70:	beq	24c88 <ftello64@plt+0x135b0>
   24c74:	ldr	r3, [fp, #8]
   24c78:	mov	r2, #12
   24c7c:	str	r2, [r3]
   24c80:	mov	r3, #0
   24c84:	b	252b4 <ftello64@plt+0x13bdc>
   24c88:	ldr	r3, [fp, #-16]
   24c8c:	ldr	r3, [r3, #76]	; 0x4c
   24c90:	add	r2, r3, #1
   24c94:	ldr	r3, [fp, #-16]
   24c98:	str	r2, [r3, #76]	; 0x4c
   24c9c:	ldr	r2, [fp, #-16]
   24ca0:	ldrb	r3, [r2, #88]	; 0x58
   24ca4:	orr	r3, r3, #2
   24ca8:	strb	r3, [r2, #88]	; 0x58
   24cac:	b	2516c <ftello64@plt+0x13a94>
   24cb0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24cb4:	and	r3, r3, #16777216	; 0x1000000
   24cb8:	cmp	r3, #0
   24cbc:	beq	24cd4 <ftello64@plt+0x135fc>
   24cc0:	ldr	r3, [fp, #8]
   24cc4:	mov	r2, #13
   24cc8:	str	r2, [r3]
   24ccc:	mov	r3, #0
   24cd0:	b	252b4 <ftello64@plt+0x13bdc>
   24cd4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24cd8:	and	r3, r3, #32
   24cdc:	cmp	r3, #0
   24ce0:	beq	24cf8 <ftello64@plt+0x13620>
   24ce4:	ldr	r3, [fp, #8]
   24ce8:	mov	r2, #13
   24cec:	str	r2, [r3]
   24cf0:	mov	r3, #0
   24cf4:	b	252b4 <ftello64@plt+0x13bdc>
   24cf8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24cfc:	and	r3, r3, #16
   24d00:	cmp	r3, #0
   24d04:	beq	24d44 <ftello64@plt+0x1366c>
   24d08:	ldr	r2, [fp, #-44]	; 0xffffffd4
   24d0c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   24d10:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24d14:	bl	23348 <ftello64@plt+0x11c70>
   24d18:	ldr	r3, [fp, #8]
   24d1c:	str	r3, [sp, #4]
   24d20:	ldr	r3, [fp, #4]
   24d24:	str	r3, [sp]
   24d28:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24d2c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   24d30:	ldr	r1, [fp, #-36]	; 0xffffffdc
   24d34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   24d38:	bl	24900 <ftello64@plt+0x13228>
   24d3c:	mov	r3, r0
   24d40:	b	252b4 <ftello64@plt+0x13bdc>
   24d44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24d48:	ldrb	r3, [r3, #4]
   24d4c:	cmp	r3, #9
   24d50:	bne	24d78 <ftello64@plt+0x136a0>
   24d54:	ldr	r3, [fp, #-44]	; 0xffffffd4
   24d58:	and	r3, r3, #131072	; 0x20000
   24d5c:	cmp	r3, #0
   24d60:	bne	24d78 <ftello64@plt+0x136a0>
   24d64:	ldr	r3, [fp, #8]
   24d68:	mov	r2, #16
   24d6c:	str	r2, [r3]
   24d70:	mov	r3, #0
   24d74:	b	252b4 <ftello64@plt+0x13bdc>
   24d78:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24d7c:	mov	r2, #1
   24d80:	strb	r2, [r3, #4]
   24d84:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24d88:	mov	r2, #0
   24d8c:	mov	r1, #0
   24d90:	ldr	r0, [fp, #-16]
   24d94:	bl	27f90 <ftello64@plt+0x168b8>
   24d98:	str	r0, [fp, #-8]
   24d9c:	ldr	r3, [fp, #-8]
   24da0:	cmp	r3, #0
   24da4:	moveq	r3, #1
   24da8:	movne	r3, #0
   24dac:	uxtb	r3, r3
   24db0:	cmp	r3, #0
   24db4:	beq	25150 <ftello64@plt+0x13a78>
   24db8:	ldr	r3, [fp, #8]
   24dbc:	mov	r2, #12
   24dc0:	str	r2, [r3]
   24dc4:	mov	r3, #0
   24dc8:	b	252b4 <ftello64@plt+0x13bdc>
   24dcc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24dd0:	ldr	r2, [r3]
   24dd4:	ldr	r3, [pc, #1252]	; 252c0 <ftello64@plt+0x13be8>
   24dd8:	and	r3, r3, r2
   24ddc:	cmp	r3, #0
   24de0:	beq	24e04 <ftello64@plt+0x1372c>
   24de4:	ldr	r3, [fp, #-16]
   24de8:	ldrb	r3, [r3, #88]	; 0x58
   24dec:	and	r3, r3, #16
   24df0:	uxtb	r3, r3
   24df4:	cmp	r3, #0
   24df8:	bne	24e04 <ftello64@plt+0x1372c>
   24dfc:	ldr	r0, [fp, #-16]
   24e00:	bl	20ac8 <ftello64@plt+0xf3f0>
   24e04:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e08:	ldr	r3, [r3]
   24e0c:	cmp	r3, #256	; 0x100
   24e10:	beq	24e24 <ftello64@plt+0x1374c>
   24e14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e18:	ldr	r3, [r3]
   24e1c:	cmp	r3, #512	; 0x200
   24e20:	bne	24f44 <ftello64@plt+0x1386c>
   24e24:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e28:	ldr	r3, [r3]
   24e2c:	cmp	r3, #256	; 0x100
   24e30:	bne	24e68 <ftello64@plt+0x13790>
   24e34:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e38:	mov	r2, #6
   24e3c:	str	r2, [r3]
   24e40:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e44:	mov	r2, #0
   24e48:	mov	r1, #0
   24e4c:	ldr	r0, [fp, #-16]
   24e50:	bl	27f90 <ftello64@plt+0x168b8>
   24e54:	str	r0, [fp, #-12]
   24e58:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e5c:	mov	r2, #9
   24e60:	str	r2, [r3]
   24e64:	b	24e98 <ftello64@plt+0x137c0>
   24e68:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e6c:	mov	r2, #5
   24e70:	str	r2, [r3]
   24e74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e78:	mov	r2, #0
   24e7c:	mov	r1, #0
   24e80:	ldr	r0, [fp, #-16]
   24e84:	bl	27f90 <ftello64@plt+0x168b8>
   24e88:	str	r0, [fp, #-12]
   24e8c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e90:	mov	r2, #10
   24e94:	str	r2, [r3]
   24e98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24e9c:	mov	r2, #0
   24ea0:	mov	r1, #0
   24ea4:	ldr	r0, [fp, #-16]
   24ea8:	bl	27f90 <ftello64@plt+0x168b8>
   24eac:	str	r0, [fp, #-24]	; 0xffffffe8
   24eb0:	mov	r3, #10
   24eb4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   24eb8:	ldr	r1, [fp, #-12]
   24ebc:	ldr	r0, [fp, #-16]
   24ec0:	bl	27f34 <ftello64@plt+0x1685c>
   24ec4:	str	r0, [fp, #-8]
   24ec8:	ldr	r3, [fp, #-12]
   24ecc:	cmp	r3, #0
   24ed0:	moveq	r3, #1
   24ed4:	movne	r3, #0
   24ed8:	uxtb	r3, r3
   24edc:	cmp	r3, #0
   24ee0:	bne	24f00 <ftello64@plt+0x13828>
   24ee4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   24ee8:	cmp	r3, #0
   24eec:	moveq	r3, #1
   24ef0:	movne	r3, #0
   24ef4:	uxtb	r3, r3
   24ef8:	cmp	r3, #0
   24efc:	beq	24f08 <ftello64@plt+0x13830>
   24f00:	mov	r3, #1
   24f04:	b	24f0c <ftello64@plt+0x13834>
   24f08:	mov	r3, #0
   24f0c:	cmp	r3, #0
   24f10:	bne	24f30 <ftello64@plt+0x13858>
   24f14:	ldr	r3, [fp, #-8]
   24f18:	cmp	r3, #0
   24f1c:	moveq	r3, #1
   24f20:	movne	r3, #0
   24f24:	uxtb	r3, r3
   24f28:	cmp	r3, #0
   24f2c:	beq	24f8c <ftello64@plt+0x138b4>
   24f30:	ldr	r3, [fp, #8]
   24f34:	mov	r2, #12
   24f38:	str	r2, [r3]
   24f3c:	mov	r3, #0
   24f40:	b	252b4 <ftello64@plt+0x13bdc>
   24f44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24f48:	mov	r2, #0
   24f4c:	mov	r1, #0
   24f50:	ldr	r0, [fp, #-16]
   24f54:	bl	27f90 <ftello64@plt+0x168b8>
   24f58:	str	r0, [fp, #-8]
   24f5c:	ldr	r3, [fp, #-8]
   24f60:	cmp	r3, #0
   24f64:	moveq	r3, #1
   24f68:	movne	r3, #0
   24f6c:	uxtb	r3, r3
   24f70:	cmp	r3, #0
   24f74:	beq	24f90 <ftello64@plt+0x138b8>
   24f78:	ldr	r3, [fp, #8]
   24f7c:	mov	r2, #12
   24f80:	str	r2, [r3]
   24f84:	mov	r3, #0
   24f88:	b	252b4 <ftello64@plt+0x13bdc>
   24f8c:	nop			; (mov r0, r0)
   24f90:	ldr	r2, [fp, #-44]	; 0xffffffd4
   24f94:	ldr	r1, [fp, #-32]	; 0xffffffe0
   24f98:	ldr	r0, [fp, #-40]	; 0xffffffd8
   24f9c:	bl	23348 <ftello64@plt+0x11c70>
   24fa0:	ldr	r3, [fp, #-8]
   24fa4:	b	252b4 <ftello64@plt+0x13bdc>
   24fa8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   24fac:	mov	r2, #0
   24fb0:	mov	r1, #0
   24fb4:	ldr	r0, [fp, #-16]
   24fb8:	bl	27f90 <ftello64@plt+0x168b8>
   24fbc:	str	r0, [fp, #-8]
   24fc0:	ldr	r3, [fp, #-8]
   24fc4:	cmp	r3, #0
   24fc8:	moveq	r3, #1
   24fcc:	movne	r3, #0
   24fd0:	uxtb	r3, r3
   24fd4:	cmp	r3, #0
   24fd8:	beq	24ff0 <ftello64@plt+0x13918>
   24fdc:	ldr	r3, [fp, #8]
   24fe0:	mov	r2, #12
   24fe4:	str	r2, [r3]
   24fe8:	mov	r3, #0
   24fec:	b	252b4 <ftello64@plt+0x13bdc>
   24ff0:	ldr	r3, [fp, #-16]
   24ff4:	ldr	r3, [r3, #92]	; 0x5c
   24ff8:	cmp	r3, #1
   24ffc:	ble	25158 <ftello64@plt+0x13a80>
   25000:	ldr	r2, [fp, #-16]
   25004:	ldrb	r3, [r2, #88]	; 0x58
   25008:	orr	r3, r3, #2
   2500c:	strb	r3, [r2, #88]	; 0x58
   25010:	b	25158 <ftello64@plt+0x13a80>
   25014:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25018:	ldr	r1, [r3, #64]	; 0x40
   2501c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25020:	ldrb	r3, [r3, #4]
   25024:	cmp	r3, #33	; 0x21
   25028:	moveq	r3, #1
   2502c:	movne	r3, #0
   25030:	uxtb	r3, r3
   25034:	ldr	r2, [fp, #8]
   25038:	str	r2, [sp, #4]
   2503c:	str	r3, [sp]
   25040:	ldr	r3, [pc, #636]	; 252c4 <ftello64@plt+0x13bec>
   25044:	ldr	r2, [pc, #636]	; 252c8 <ftello64@plt+0x13bf0>
   25048:	ldr	r0, [fp, #-16]
   2504c:	bl	27ad4 <ftello64@plt+0x163fc>
   25050:	str	r0, [fp, #-8]
   25054:	ldr	r3, [fp, #8]
   25058:	ldr	r3, [r3]
   2505c:	cmp	r3, #0
   25060:	movne	r3, #1
   25064:	moveq	r3, #0
   25068:	uxtb	r3, r3
   2506c:	cmp	r3, #0
   25070:	beq	25160 <ftello64@plt+0x13a88>
   25074:	ldr	r3, [fp, #-8]
   25078:	cmp	r3, #0
   2507c:	moveq	r3, #1
   25080:	movne	r3, #0
   25084:	uxtb	r3, r3
   25088:	cmp	r3, #0
   2508c:	beq	25160 <ftello64@plt+0x13a88>
   25090:	mov	r3, #0
   25094:	b	252b4 <ftello64@plt+0x13bdc>
   25098:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2509c:	ldr	r1, [r3, #64]	; 0x40
   250a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   250a4:	ldrb	r3, [r3, #4]
   250a8:	cmp	r3, #35	; 0x23
   250ac:	moveq	r3, #1
   250b0:	movne	r3, #0
   250b4:	uxtb	r3, r3
   250b8:	ldr	r2, [fp, #8]
   250bc:	str	r2, [sp, #4]
   250c0:	str	r3, [sp]
   250c4:	ldr	r3, [pc, #512]	; 252cc <ftello64@plt+0x13bf4>
   250c8:	ldr	r2, [pc, #512]	; 252d0 <ftello64@plt+0x13bf8>
   250cc:	ldr	r0, [fp, #-16]
   250d0:	bl	27ad4 <ftello64@plt+0x163fc>
   250d4:	str	r0, [fp, #-8]
   250d8:	ldr	r3, [fp, #8]
   250dc:	ldr	r3, [r3]
   250e0:	cmp	r3, #0
   250e4:	movne	r3, #1
   250e8:	moveq	r3, #0
   250ec:	uxtb	r3, r3
   250f0:	cmp	r3, #0
   250f4:	beq	25168 <ftello64@plt+0x13a90>
   250f8:	ldr	r3, [fp, #-8]
   250fc:	cmp	r3, #0
   25100:	moveq	r3, #1
   25104:	movne	r3, #0
   25108:	uxtb	r3, r3
   2510c:	cmp	r3, #0
   25110:	beq	25168 <ftello64@plt+0x13a90>
   25114:	mov	r3, #0
   25118:	b	252b4 <ftello64@plt+0x13bdc>
   2511c:	mov	r3, #0
   25120:	b	252b4 <ftello64@plt+0x13bdc>
   25124:	ldr	r3, [fp, #8]
   25128:	mov	r2, #5
   2512c:	str	r2, [r3]
   25130:	mov	r3, #0
   25134:	b	252b4 <ftello64@plt+0x13bdc>
   25138:	nop			; (mov r0, r0)
   2513c:	b	2516c <ftello64@plt+0x13a94>
   25140:	nop			; (mov r0, r0)
   25144:	b	2516c <ftello64@plt+0x13a94>
   25148:	nop			; (mov r0, r0)
   2514c:	b	2516c <ftello64@plt+0x13a94>
   25150:	nop			; (mov r0, r0)
   25154:	b	2516c <ftello64@plt+0x13a94>
   25158:	nop			; (mov r0, r0)
   2515c:	b	2516c <ftello64@plt+0x13a94>
   25160:	nop			; (mov r0, r0)
   25164:	b	2516c <ftello64@plt+0x13a94>
   25168:	nop			; (mov r0, r0)
   2516c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   25170:	ldr	r1, [fp, #-32]	; 0xffffffe0
   25174:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25178:	bl	23348 <ftello64@plt+0x11c70>
   2517c:	b	25270 <ftello64@plt+0x13b98>
   25180:	ldr	r3, [fp, #8]
   25184:	str	r3, [sp, #4]
   25188:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2518c:	str	r3, [sp]
   25190:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25194:	ldr	r2, [fp, #-16]
   25198:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2519c:	ldr	r0, [fp, #-8]
   251a0:	bl	25498 <ftello64@plt+0x13dc0>
   251a4:	str	r0, [fp, #-28]	; 0xffffffe4
   251a8:	ldr	r3, [fp, #8]
   251ac:	ldr	r3, [r3]
   251b0:	cmp	r3, #0
   251b4:	movne	r3, #1
   251b8:	moveq	r3, #0
   251bc:	uxtb	r3, r3
   251c0:	cmp	r3, #0
   251c4:	beq	25208 <ftello64@plt+0x13b30>
   251c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   251cc:	cmp	r3, #0
   251d0:	moveq	r3, #1
   251d4:	movne	r3, #0
   251d8:	uxtb	r3, r3
   251dc:	cmp	r3, #0
   251e0:	beq	25208 <ftello64@plt+0x13b30>
   251e4:	ldr	r3, [fp, #-8]
   251e8:	cmp	r3, #0
   251ec:	beq	25200 <ftello64@plt+0x13b28>
   251f0:	mov	r2, #0
   251f4:	ldr	r1, [pc, #216]	; 252d4 <ftello64@plt+0x13bfc>
   251f8:	ldr	r0, [fp, #-8]
   251fc:	bl	218a8 <ftello64@plt+0x101d0>
   25200:	mov	r3, #0
   25204:	b	252b4 <ftello64@plt+0x13bdc>
   25208:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2520c:	str	r3, [fp, #-8]
   25210:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25214:	and	r3, r3, #16777216	; 0x1000000
   25218:	cmp	r3, #0
   2521c:	beq	25270 <ftello64@plt+0x13b98>
   25220:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25224:	ldrb	r3, [r3, #4]
   25228:	cmp	r3, #11
   2522c:	beq	25240 <ftello64@plt+0x13b68>
   25230:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25234:	ldrb	r3, [r3, #4]
   25238:	cmp	r3, #23
   2523c:	bne	25270 <ftello64@plt+0x13b98>
   25240:	ldr	r3, [fp, #-8]
   25244:	cmp	r3, #0
   25248:	beq	2525c <ftello64@plt+0x13b84>
   2524c:	mov	r2, #0
   25250:	ldr	r1, [pc, #124]	; 252d4 <ftello64@plt+0x13bfc>
   25254:	ldr	r0, [fp, #-8]
   25258:	bl	218a8 <ftello64@plt+0x101d0>
   2525c:	ldr	r3, [fp, #8]
   25260:	mov	r2, #13
   25264:	str	r2, [r3]
   25268:	mov	r3, #0
   2526c:	b	252b4 <ftello64@plt+0x13bdc>
   25270:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25274:	ldrb	r3, [r3, #4]
   25278:	cmp	r3, #11
   2527c:	beq	25180 <ftello64@plt+0x13aa8>
   25280:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25284:	ldrb	r3, [r3, #4]
   25288:	cmp	r3, #18
   2528c:	beq	25180 <ftello64@plt+0x13aa8>
   25290:	ldr	r3, [fp, #-40]	; 0xffffffd8
   25294:	ldrb	r3, [r3, #4]
   25298:	cmp	r3, #19
   2529c:	beq	25180 <ftello64@plt+0x13aa8>
   252a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   252a4:	ldrb	r3, [r3, #4]
   252a8:	cmp	r3, #23
   252ac:	beq	25180 <ftello64@plt+0x13aa8>
   252b0:	ldr	r3, [fp, #-8]
   252b4:	mov	r0, r3
   252b8:	sub	sp, fp, #4
   252bc:	pop	{fp, pc}
   252c0:	andeq	r0, r0, pc, lsl #6
   252c4:	andeq	sl, r3, r4, asr r3
   252c8:	andeq	sl, r3, r8, asr r3
   252cc:	andeq	sl, r3, r0, ror #6
   252d0:	andeq	sl, r3, r4, ror #6
   252d4:	strdeq	r8, [r2], -r4
   252d8:	push	{fp, lr}
   252dc:	add	fp, sp, #4
   252e0:	sub	sp, sp, #40	; 0x28
   252e4:	str	r0, [fp, #-24]	; 0xffffffe8
   252e8:	str	r1, [fp, #-28]	; 0xffffffe4
   252ec:	str	r2, [fp, #-32]	; 0xffffffe0
   252f0:	str	r3, [fp, #-36]	; 0xffffffdc
   252f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   252f8:	ldr	r3, [r3]
   252fc:	str	r3, [fp, #-12]
   25300:	ldr	r3, [fp, #-28]	; 0xffffffe4
   25304:	ldr	r3, [r3, #24]
   25308:	add	r1, r3, #1
   2530c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   25310:	str	r1, [r2, #24]
   25314:	str	r3, [fp, #-16]
   25318:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2531c:	orr	r3, r3, #8388608	; 0x800000
   25320:	mov	r2, r3
   25324:	ldr	r1, [fp, #-24]	; 0xffffffe8
   25328:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2532c:	bl	23348 <ftello64@plt+0x11c70>
   25330:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25334:	ldrb	r3, [r3, #4]
   25338:	cmp	r3, #9
   2533c:	bne	2534c <ftello64@plt+0x13c74>
   25340:	mov	r3, #0
   25344:	str	r3, [fp, #-8]
   25348:	b	25404 <ftello64@plt+0x13d2c>
   2534c:	ldr	r3, [fp, #8]
   25350:	str	r3, [sp, #4]
   25354:	ldr	r3, [fp, #4]
   25358:	str	r3, [sp]
   2535c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   25360:	ldr	r2, [fp, #-32]	; 0xffffffe0
   25364:	ldr	r1, [fp, #-28]	; 0xffffffe4
   25368:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2536c:	bl	244d8 <ftello64@plt+0x12e00>
   25370:	str	r0, [fp, #-8]
   25374:	ldr	r3, [fp, #8]
   25378:	ldr	r3, [r3]
   2537c:	cmp	r3, #0
   25380:	moveq	r3, #1
   25384:	movne	r3, #0
   25388:	uxtb	r3, r3
   2538c:	cmp	r3, #0
   25390:	beq	253dc <ftello64@plt+0x13d04>
   25394:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25398:	ldrb	r3, [r3, #4]
   2539c:	cmp	r3, #9
   253a0:	movne	r3, #1
   253a4:	moveq	r3, #0
   253a8:	uxtb	r3, r3
   253ac:	cmp	r3, #0
   253b0:	beq	253dc <ftello64@plt+0x13d04>
   253b4:	ldr	r3, [fp, #-8]
   253b8:	cmp	r3, #0
   253bc:	beq	253d0 <ftello64@plt+0x13cf8>
   253c0:	mov	r2, #0
   253c4:	ldr	r1, [pc, #200]	; 25494 <ftello64@plt+0x13dbc>
   253c8:	ldr	r0, [fp, #-8]
   253cc:	bl	218a8 <ftello64@plt+0x101d0>
   253d0:	ldr	r3, [fp, #8]
   253d4:	mov	r2, #8
   253d8:	str	r2, [r3]
   253dc:	ldr	r3, [fp, #8]
   253e0:	ldr	r3, [r3]
   253e4:	cmp	r3, #0
   253e8:	movne	r3, #1
   253ec:	moveq	r3, #0
   253f0:	uxtb	r3, r3
   253f4:	cmp	r3, #0
   253f8:	beq	25404 <ftello64@plt+0x13d2c>
   253fc:	mov	r3, #0
   25400:	b	25488 <ftello64@plt+0x13db0>
   25404:	ldr	r3, [fp, #-16]
   25408:	cmp	r3, #8
   2540c:	bhi	25430 <ftello64@plt+0x13d58>
   25410:	ldr	r3, [fp, #-12]
   25414:	ldr	r3, [r3, #84]	; 0x54
   25418:	mov	r1, #1
   2541c:	ldr	r2, [fp, #-16]
   25420:	lsl	r2, r1, r2
   25424:	orr	r2, r3, r2
   25428:	ldr	r3, [fp, #-12]
   2542c:	str	r2, [r3, #84]	; 0x54
   25430:	mov	r3, #17
   25434:	mov	r2, #0
   25438:	ldr	r1, [fp, #-8]
   2543c:	ldr	r0, [fp, #-12]
   25440:	bl	27f34 <ftello64@plt+0x1685c>
   25444:	str	r0, [fp, #-8]
   25448:	ldr	r3, [fp, #-8]
   2544c:	cmp	r3, #0
   25450:	moveq	r3, #1
   25454:	movne	r3, #0
   25458:	uxtb	r3, r3
   2545c:	cmp	r3, #0
   25460:	beq	25478 <ftello64@plt+0x13da0>
   25464:	ldr	r3, [fp, #8]
   25468:	mov	r2, #12
   2546c:	str	r2, [r3]
   25470:	mov	r3, #0
   25474:	b	25488 <ftello64@plt+0x13db0>
   25478:	ldr	r2, [fp, #-16]
   2547c:	ldr	r3, [fp, #-8]
   25480:	str	r2, [r3, #20]
   25484:	ldr	r3, [fp, #-8]
   25488:	mov	r0, r3
   2548c:	sub	sp, fp, #4
   25490:	pop	{fp, pc}
   25494:	strdeq	r8, [r2], -r4
   25498:	push	{fp, lr}
   2549c:	add	fp, sp, #4
   254a0:	sub	sp, sp, #56	; 0x38
   254a4:	str	r0, [fp, #-48]	; 0xffffffd0
   254a8:	str	r1, [fp, #-52]	; 0xffffffcc
   254ac:	str	r2, [fp, #-56]	; 0xffffffc8
   254b0:	str	r3, [fp, #-60]	; 0xffffffc4
   254b4:	mov	r3, #0
   254b8:	str	r3, [fp, #-8]
   254bc:	mov	r3, #0
   254c0:	str	r3, [fp, #-12]
   254c4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   254c8:	ldr	r3, [r3, #40]	; 0x28
   254cc:	str	r3, [fp, #-28]	; 0xffffffe4
   254d0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   254d4:	sub	r3, fp, #40	; 0x28
   254d8:	ldm	r2, {r0, r1}
   254dc:	stm	r3, {r0, r1}
   254e0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   254e4:	ldrb	r3, [r3, #4]
   254e8:	cmp	r3, #23
   254ec:	bne	2576c <ftello64@plt+0x14094>
   254f0:	mov	r3, #0
   254f4:	str	r3, [fp, #-24]	; 0xffffffe8
   254f8:	ldr	r2, [fp, #4]
   254fc:	ldr	r1, [fp, #-60]	; 0xffffffc4
   25500:	ldr	r0, [fp, #-52]	; 0xffffffcc
   25504:	bl	27db4 <ftello64@plt+0x166dc>
   25508:	str	r0, [fp, #-20]	; 0xffffffec
   2550c:	ldr	r3, [fp, #-20]	; 0xffffffec
   25510:	cmn	r3, #1
   25514:	bne	25558 <ftello64@plt+0x13e80>
   25518:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2551c:	ldrb	r3, [r3, #4]
   25520:	cmp	r3, #1
   25524:	bne	25544 <ftello64@plt+0x13e6c>
   25528:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2552c:	ldrb	r3, [r3]
   25530:	cmp	r3, #44	; 0x2c
   25534:	bne	25544 <ftello64@plt+0x13e6c>
   25538:	mov	r3, #0
   2553c:	str	r3, [fp, #-20]	; 0xffffffec
   25540:	b	25558 <ftello64@plt+0x13e80>
   25544:	ldr	r3, [fp, #8]
   25548:	mov	r2, #10
   2554c:	str	r2, [r3]
   25550:	mov	r3, #0
   25554:	b	25ab8 <ftello64@plt+0x143e0>
   25558:	ldr	r3, [fp, #-20]	; 0xffffffec
   2555c:	cmn	r3, #2
   25560:	movne	r3, #1
   25564:	moveq	r3, #0
   25568:	uxtb	r3, r3
   2556c:	cmp	r3, #0
   25570:	beq	255cc <ftello64@plt+0x13ef4>
   25574:	ldr	r3, [fp, #-60]	; 0xffffffc4
   25578:	ldrb	r3, [r3, #4]
   2557c:	cmp	r3, #24
   25580:	beq	255c4 <ftello64@plt+0x13eec>
   25584:	ldr	r3, [fp, #-60]	; 0xffffffc4
   25588:	ldrb	r3, [r3, #4]
   2558c:	cmp	r3, #1
   25590:	bne	255bc <ftello64@plt+0x13ee4>
   25594:	ldr	r3, [fp, #-60]	; 0xffffffc4
   25598:	ldrb	r3, [r3]
   2559c:	cmp	r3, #44	; 0x2c
   255a0:	bne	255bc <ftello64@plt+0x13ee4>
   255a4:	ldr	r2, [fp, #4]
   255a8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   255ac:	ldr	r0, [fp, #-52]	; 0xffffffcc
   255b0:	bl	27db4 <ftello64@plt+0x166dc>
   255b4:	mov	r3, r0
   255b8:	b	255c8 <ftello64@plt+0x13ef0>
   255bc:	mvn	r3, #1
   255c0:	b	255c8 <ftello64@plt+0x13ef0>
   255c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   255c8:	str	r3, [fp, #-24]	; 0xffffffe8
   255cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   255d0:	cmn	r3, #2
   255d4:	moveq	r3, #1
   255d8:	movne	r3, #0
   255dc:	uxtb	r3, r3
   255e0:	cmp	r3, #0
   255e4:	bne	25604 <ftello64@plt+0x13f2c>
   255e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   255ec:	cmn	r3, #2
   255f0:	moveq	r3, #1
   255f4:	movne	r3, #0
   255f8:	uxtb	r3, r3
   255fc:	cmp	r3, #0
   25600:	beq	2568c <ftello64@plt+0x13fb4>
   25604:	ldr	r3, [fp, #4]
   25608:	and	r3, r3, #2097152	; 0x200000
   2560c:	cmp	r3, #0
   25610:	moveq	r3, #1
   25614:	movne	r3, #0
   25618:	uxtb	r3, r3
   2561c:	cmp	r3, #0
   25620:	beq	25658 <ftello64@plt+0x13f80>
   25624:	ldr	r3, [fp, #-60]	; 0xffffffc4
   25628:	ldrb	r3, [r3, #4]
   2562c:	cmp	r3, #2
   25630:	bne	25644 <ftello64@plt+0x13f6c>
   25634:	ldr	r3, [fp, #8]
   25638:	mov	r2, #9
   2563c:	str	r2, [r3]
   25640:	b	25650 <ftello64@plt+0x13f78>
   25644:	ldr	r3, [fp, #8]
   25648:	mov	r2, #10
   2564c:	str	r2, [r3]
   25650:	mov	r3, #0
   25654:	b	25ab8 <ftello64@plt+0x143e0>
   25658:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2565c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   25660:	str	r2, [r3, #40]	; 0x28
   25664:	ldr	r3, [fp, #-60]	; 0xffffffc4
   25668:	mov	r2, r3
   2566c:	sub	r3, fp, #40	; 0x28
   25670:	ldm	r3, {r0, r1}
   25674:	stm	r2, {r0, r1}
   25678:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2567c:	mov	r2, #1
   25680:	strb	r2, [r3, #4]
   25684:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25688:	b	25ab8 <ftello64@plt+0x143e0>
   2568c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25690:	cmn	r3, #1
   25694:	movne	r3, #1
   25698:	moveq	r3, #0
   2569c:	uxtb	r3, r3
   256a0:	cmp	r3, #0
   256a4:	beq	256d0 <ftello64@plt+0x13ff8>
   256a8:	ldr	r2, [fp, #-20]	; 0xffffffec
   256ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   256b0:	cmp	r2, r3
   256b4:	movgt	r3, #1
   256b8:	movle	r3, #0
   256bc:	uxtb	r3, r3
   256c0:	cmp	r3, #0
   256c4:	beq	256d0 <ftello64@plt+0x13ff8>
   256c8:	mov	r3, #1
   256cc:	b	256d4 <ftello64@plt+0x13ffc>
   256d0:	mov	r3, #0
   256d4:	cmp	r3, #0
   256d8:	bne	256fc <ftello64@plt+0x14024>
   256dc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   256e0:	ldrb	r3, [r3, #4]
   256e4:	cmp	r3, #24
   256e8:	movne	r3, #1
   256ec:	moveq	r3, #0
   256f0:	uxtb	r3, r3
   256f4:	cmp	r3, #0
   256f8:	beq	25710 <ftello64@plt+0x14038>
   256fc:	ldr	r3, [fp, #8]
   25700:	mov	r2, #10
   25704:	str	r2, [r3]
   25708:	mov	r3, #0
   2570c:	b	25ab8 <ftello64@plt+0x143e0>
   25710:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25714:	cmn	r3, #1
   25718:	bne	25738 <ftello64@plt+0x14060>
   2571c:	ldr	r3, [fp, #-20]	; 0xffffffec
   25720:	ldr	r2, [pc, #924]	; 25ac4 <ftello64@plt+0x143ec>
   25724:	cmp	r3, r2
   25728:	movgt	r3, #1
   2572c:	movle	r3, #0
   25730:	uxtb	r3, r3
   25734:	b	25750 <ftello64@plt+0x14078>
   25738:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2573c:	ldr	r2, [pc, #896]	; 25ac4 <ftello64@plt+0x143ec>
   25740:	cmp	r3, r2
   25744:	movgt	r3, #1
   25748:	movle	r3, #0
   2574c:	uxtb	r3, r3
   25750:	cmp	r3, #0
   25754:	beq	257a8 <ftello64@plt+0x140d0>
   25758:	ldr	r3, [fp, #8]
   2575c:	mov	r2, #15
   25760:	str	r2, [r3]
   25764:	mov	r3, #0
   25768:	b	25ab8 <ftello64@plt+0x143e0>
   2576c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   25770:	ldrb	r3, [r3, #4]
   25774:	cmp	r3, #18
   25778:	moveq	r3, #1
   2577c:	movne	r3, #0
   25780:	uxtb	r3, r3
   25784:	str	r3, [fp, #-20]	; 0xffffffec
   25788:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2578c:	ldrb	r3, [r3, #4]
   25790:	cmp	r3, #19
   25794:	bne	257a0 <ftello64@plt+0x140c8>
   25798:	mov	r3, #1
   2579c:	b	257a4 <ftello64@plt+0x140cc>
   257a0:	mvn	r3, #0
   257a4:	str	r3, [fp, #-24]	; 0xffffffe8
   257a8:	ldr	r2, [fp, #4]
   257ac:	ldr	r1, [fp, #-52]	; 0xffffffcc
   257b0:	ldr	r0, [fp, #-60]	; 0xffffffc4
   257b4:	bl	23348 <ftello64@plt+0x11c70>
   257b8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   257bc:	cmp	r3, #0
   257c0:	moveq	r3, #1
   257c4:	movne	r3, #0
   257c8:	uxtb	r3, r3
   257cc:	cmp	r3, #0
   257d0:	beq	257dc <ftello64@plt+0x14104>
   257d4:	mov	r3, #0
   257d8:	b	25ab8 <ftello64@plt+0x143e0>
   257dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   257e0:	cmp	r3, #0
   257e4:	moveq	r3, #1
   257e8:	movne	r3, #0
   257ec:	uxtb	r3, r3
   257f0:	cmp	r3, #0
   257f4:	beq	2582c <ftello64@plt+0x14154>
   257f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   257fc:	cmp	r3, #0
   25800:	moveq	r3, #1
   25804:	movne	r3, #0
   25808:	uxtb	r3, r3
   2580c:	cmp	r3, #0
   25810:	beq	2582c <ftello64@plt+0x14154>
   25814:	mov	r2, #0
   25818:	ldr	r1, [pc, #680]	; 25ac8 <ftello64@plt+0x143f0>
   2581c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   25820:	bl	218a8 <ftello64@plt+0x101d0>
   25824:	mov	r3, #0
   25828:	b	25ab8 <ftello64@plt+0x143e0>
   2582c:	ldr	r3, [fp, #-20]	; 0xffffffec
   25830:	cmp	r3, #0
   25834:	movgt	r3, #1
   25838:	movle	r3, #0
   2583c:	uxtb	r3, r3
   25840:	cmp	r3, #0
   25844:	beq	25928 <ftello64@plt+0x14250>
   25848:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2584c:	str	r3, [fp, #-8]
   25850:	mov	r3, #2
   25854:	str	r3, [fp, #-16]
   25858:	b	258c8 <ftello64@plt+0x141f0>
   2585c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   25860:	ldr	r0, [fp, #-48]	; 0xffffffd0
   25864:	bl	28228 <ftello64@plt+0x16b50>
   25868:	str	r0, [fp, #-48]	; 0xffffffd0
   2586c:	mov	r3, #16
   25870:	ldr	r2, [fp, #-48]	; 0xffffffd0
   25874:	ldr	r1, [fp, #-8]
   25878:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2587c:	bl	27f34 <ftello64@plt+0x1685c>
   25880:	str	r0, [fp, #-8]
   25884:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25888:	cmp	r3, #0
   2588c:	moveq	r3, #1
   25890:	movne	r3, #0
   25894:	uxtb	r3, r3
   25898:	cmp	r3, #0
   2589c:	bne	25aa8 <ftello64@plt+0x143d0>
   258a0:	ldr	r3, [fp, #-8]
   258a4:	cmp	r3, #0
   258a8:	moveq	r3, #1
   258ac:	movne	r3, #0
   258b0:	uxtb	r3, r3
   258b4:	cmp	r3, #0
   258b8:	bne	25aa8 <ftello64@plt+0x143d0>
   258bc:	ldr	r3, [fp, #-16]
   258c0:	add	r3, r3, #1
   258c4:	str	r3, [fp, #-16]
   258c8:	ldr	r2, [fp, #-16]
   258cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   258d0:	cmp	r2, r3
   258d4:	ble	2585c <ftello64@plt+0x14184>
   258d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   258dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   258e0:	cmp	r2, r3
   258e4:	bne	258f0 <ftello64@plt+0x14218>
   258e8:	ldr	r3, [fp, #-8]
   258ec:	b	25ab8 <ftello64@plt+0x143e0>
   258f0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   258f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   258f8:	bl	28228 <ftello64@plt+0x16b50>
   258fc:	str	r0, [fp, #-48]	; 0xffffffd0
   25900:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25904:	cmp	r3, #0
   25908:	moveq	r3, #1
   2590c:	movne	r3, #0
   25910:	uxtb	r3, r3
   25914:	cmp	r3, #0
   25918:	bne	25a94 <ftello64@plt+0x143bc>
   2591c:	ldr	r3, [fp, #-8]
   25920:	str	r3, [fp, #-12]
   25924:	b	25930 <ftello64@plt+0x14258>
   25928:	mov	r3, #0
   2592c:	str	r3, [fp, #-12]
   25930:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25934:	ldrb	r3, [r3, #24]
   25938:	cmp	r3, #17
   2593c:	bne	25960 <ftello64@plt+0x14288>
   25940:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25944:	ldr	r3, [r3, #20]
   25948:	str	r3, [fp, #-32]	; 0xffffffe0
   2594c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25950:	mov	r2, r3
   25954:	ldr	r1, [pc, #368]	; 25acc <ftello64@plt+0x143f4>
   25958:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2595c:	bl	218a8 <ftello64@plt+0x101d0>
   25960:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25964:	cmn	r3, #1
   25968:	bne	25974 <ftello64@plt+0x1429c>
   2596c:	mov	r3, #11
   25970:	b	25978 <ftello64@plt+0x142a0>
   25974:	mov	r3, #10
   25978:	mov	r2, #0
   2597c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   25980:	ldr	r0, [fp, #-56]	; 0xffffffc8
   25984:	bl	27f34 <ftello64@plt+0x1685c>
   25988:	str	r0, [fp, #-8]
   2598c:	ldr	r3, [fp, #-8]
   25990:	cmp	r3, #0
   25994:	moveq	r3, #1
   25998:	movne	r3, #0
   2599c:	uxtb	r3, r3
   259a0:	cmp	r3, #0
   259a4:	bne	25a9c <ftello64@plt+0x143c4>
   259a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   259ac:	add	r3, r3, #2
   259b0:	str	r3, [fp, #-16]
   259b4:	b	25a58 <ftello64@plt+0x14380>
   259b8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   259bc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   259c0:	bl	28228 <ftello64@plt+0x16b50>
   259c4:	str	r0, [fp, #-48]	; 0xffffffd0
   259c8:	mov	r3, #16
   259cc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   259d0:	ldr	r1, [fp, #-8]
   259d4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   259d8:	bl	27f34 <ftello64@plt+0x1685c>
   259dc:	str	r0, [fp, #-8]
   259e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   259e4:	cmp	r3, #0
   259e8:	moveq	r3, #1
   259ec:	movne	r3, #0
   259f0:	uxtb	r3, r3
   259f4:	cmp	r3, #0
   259f8:	bne	25aa8 <ftello64@plt+0x143d0>
   259fc:	ldr	r3, [fp, #-8]
   25a00:	cmp	r3, #0
   25a04:	moveq	r3, #1
   25a08:	movne	r3, #0
   25a0c:	uxtb	r3, r3
   25a10:	cmp	r3, #0
   25a14:	bne	25aa8 <ftello64@plt+0x143d0>
   25a18:	mov	r3, #10
   25a1c:	mov	r2, #0
   25a20:	ldr	r1, [fp, #-8]
   25a24:	ldr	r0, [fp, #-56]	; 0xffffffc8
   25a28:	bl	27f34 <ftello64@plt+0x1685c>
   25a2c:	str	r0, [fp, #-8]
   25a30:	ldr	r3, [fp, #-8]
   25a34:	cmp	r3, #0
   25a38:	moveq	r3, #1
   25a3c:	movne	r3, #0
   25a40:	uxtb	r3, r3
   25a44:	cmp	r3, #0
   25a48:	bne	25aa4 <ftello64@plt+0x143cc>
   25a4c:	ldr	r3, [fp, #-16]
   25a50:	add	r3, r3, #1
   25a54:	str	r3, [fp, #-16]
   25a58:	ldr	r2, [fp, #-16]
   25a5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25a60:	cmp	r2, r3
   25a64:	ble	259b8 <ftello64@plt+0x142e0>
   25a68:	ldr	r3, [fp, #-12]
   25a6c:	cmp	r3, #0
   25a70:	beq	25a8c <ftello64@plt+0x143b4>
   25a74:	mov	r3, #16
   25a78:	ldr	r2, [fp, #-8]
   25a7c:	ldr	r1, [fp, #-12]
   25a80:	ldr	r0, [fp, #-56]	; 0xffffffc8
   25a84:	bl	27f34 <ftello64@plt+0x1685c>
   25a88:	str	r0, [fp, #-8]
   25a8c:	ldr	r3, [fp, #-8]
   25a90:	b	25ab8 <ftello64@plt+0x143e0>
   25a94:	nop			; (mov r0, r0)
   25a98:	b	25aa8 <ftello64@plt+0x143d0>
   25a9c:	nop			; (mov r0, r0)
   25aa0:	b	25aa8 <ftello64@plt+0x143d0>
   25aa4:	nop			; (mov r0, r0)
   25aa8:	ldr	r3, [fp, #8]
   25aac:	mov	r2, #12
   25ab0:	str	r2, [r3]
   25ab4:	mov	r3, #0
   25ab8:	mov	r0, r3
   25abc:	sub	sp, fp, #4
   25ac0:	pop	{fp, pc}
   25ac4:	strdeq	r7, [r0], -pc	; <UNPREDICTABLE>
   25ac8:	strdeq	r8, [r2], -r4
   25acc:	andeq	r8, r2, r0, lsl #2
   25ad0:	push	{fp, lr}
   25ad4:	add	fp, sp, #4
   25ad8:	sub	sp, sp, #8
   25adc:	mov	r3, r0
   25ae0:	str	r1, [fp, #-12]
   25ae4:	strb	r3, [fp, #-5]
   25ae8:	ldr	r3, [fp, #-12]
   25aec:	ldr	r3, [r3, #92]	; 0x5c
   25af0:	cmp	r3, #1
   25af4:	ble	25b0c <ftello64@plt+0x14434>
   25af8:	ldrb	r3, [fp, #-5]
   25afc:	mov	r0, r3
   25b00:	bl	115b8 <btowc@plt>
   25b04:	mov	r3, r0
   25b08:	b	25b10 <ftello64@plt+0x14438>
   25b0c:	ldrb	r3, [fp, #-5]
   25b10:	mov	r0, r3
   25b14:	sub	sp, fp, #4
   25b18:	pop	{fp, pc}
   25b1c:	push	{fp, lr}
   25b20:	add	fp, sp, #4
   25b24:	sub	sp, sp, #48	; 0x30
   25b28:	str	r0, [fp, #-40]	; 0xffffffd8
   25b2c:	str	r1, [fp, #-44]	; 0xffffffd4
   25b30:	str	r2, [fp, #-48]	; 0xffffffd0
   25b34:	str	r3, [fp, #-52]	; 0xffffffcc
   25b38:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25b3c:	ldr	r3, [r3]
   25b40:	cmp	r3, #2
   25b44:	moveq	r3, #1
   25b48:	movne	r3, #0
   25b4c:	uxtb	r3, r3
   25b50:	cmp	r3, #0
   25b54:	bne	25b78 <ftello64@plt+0x144a0>
   25b58:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25b5c:	ldr	r3, [r3]
   25b60:	cmp	r3, #4
   25b64:	moveq	r3, #1
   25b68:	movne	r3, #0
   25b6c:	uxtb	r3, r3
   25b70:	cmp	r3, #0
   25b74:	beq	25b80 <ftello64@plt+0x144a8>
   25b78:	mov	r3, #1
   25b7c:	b	25b84 <ftello64@plt+0x144ac>
   25b80:	mov	r3, #0
   25b84:	cmp	r3, #0
   25b88:	bne	25bac <ftello64@plt+0x144d4>
   25b8c:	ldr	r3, [fp, #4]
   25b90:	ldr	r3, [r3]
   25b94:	cmp	r3, #2
   25b98:	moveq	r3, #1
   25b9c:	movne	r3, #0
   25ba0:	uxtb	r3, r3
   25ba4:	cmp	r3, #0
   25ba8:	beq	25bb4 <ftello64@plt+0x144dc>
   25bac:	mov	r3, #1
   25bb0:	b	25bb8 <ftello64@plt+0x144e0>
   25bb4:	mov	r3, #0
   25bb8:	cmp	r3, #0
   25bbc:	bne	25be0 <ftello64@plt+0x14508>
   25bc0:	ldr	r3, [fp, #4]
   25bc4:	ldr	r3, [r3]
   25bc8:	cmp	r3, #4
   25bcc:	moveq	r3, #1
   25bd0:	movne	r3, #0
   25bd4:	uxtb	r3, r3
   25bd8:	cmp	r3, #0
   25bdc:	beq	25be8 <ftello64@plt+0x14510>
   25be0:	mov	r3, #11
   25be4:	b	25fd4 <ftello64@plt+0x148fc>
   25be8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25bec:	ldr	r3, [r3]
   25bf0:	cmp	r3, #3
   25bf4:	moveq	r3, #1
   25bf8:	movne	r3, #0
   25bfc:	uxtb	r3, r3
   25c00:	cmp	r3, #0
   25c04:	beq	25c3c <ftello64@plt+0x14564>
   25c08:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25c0c:	ldr	r3, [r3, #4]
   25c10:	mov	r0, r3
   25c14:	bl	11558 <strlen@plt>
   25c18:	mov	r3, r0
   25c1c:	cmp	r3, #1
   25c20:	movhi	r3, #1
   25c24:	movls	r3, #0
   25c28:	uxtb	r3, r3
   25c2c:	cmp	r3, #0
   25c30:	beq	25c3c <ftello64@plt+0x14564>
   25c34:	mov	r3, #1
   25c38:	b	25c40 <ftello64@plt+0x14568>
   25c3c:	mov	r3, #0
   25c40:	cmp	r3, #0
   25c44:	bne	25ca8 <ftello64@plt+0x145d0>
   25c48:	ldr	r3, [fp, #4]
   25c4c:	ldr	r3, [r3]
   25c50:	cmp	r3, #3
   25c54:	moveq	r3, #1
   25c58:	movne	r3, #0
   25c5c:	uxtb	r3, r3
   25c60:	cmp	r3, #0
   25c64:	beq	25c9c <ftello64@plt+0x145c4>
   25c68:	ldr	r3, [fp, #4]
   25c6c:	ldr	r3, [r3, #4]
   25c70:	mov	r0, r3
   25c74:	bl	11558 <strlen@plt>
   25c78:	mov	r3, r0
   25c7c:	cmp	r3, #1
   25c80:	movhi	r3, #1
   25c84:	movls	r3, #0
   25c88:	uxtb	r3, r3
   25c8c:	cmp	r3, #0
   25c90:	beq	25c9c <ftello64@plt+0x145c4>
   25c94:	mov	r3, #1
   25c98:	b	25ca0 <ftello64@plt+0x145c8>
   25c9c:	mov	r3, #0
   25ca0:	cmp	r3, #0
   25ca4:	beq	25cb0 <ftello64@plt+0x145d8>
   25ca8:	mov	r3, #3
   25cac:	b	25fd4 <ftello64@plt+0x148fc>
   25cb0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25cb4:	ldr	r3, [r3]
   25cb8:	cmp	r3, #0
   25cbc:	bne	25ccc <ftello64@plt+0x145f4>
   25cc0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25cc4:	ldrb	r3, [r3, #4]
   25cc8:	b	25cf0 <ftello64@plt+0x14618>
   25ccc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25cd0:	ldr	r3, [r3]
   25cd4:	cmp	r3, #3
   25cd8:	bne	25cec <ftello64@plt+0x14614>
   25cdc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25ce0:	ldr	r3, [r3, #4]
   25ce4:	ldrb	r3, [r3]
   25ce8:	b	25cf0 <ftello64@plt+0x14618>
   25cec:	mov	r3, #0
   25cf0:	str	r3, [fp, #-12]
   25cf4:	ldr	r3, [fp, #4]
   25cf8:	ldr	r3, [r3]
   25cfc:	cmp	r3, #0
   25d00:	bne	25d10 <ftello64@plt+0x14638>
   25d04:	ldr	r3, [fp, #4]
   25d08:	ldrb	r3, [r3, #4]
   25d0c:	b	25d34 <ftello64@plt+0x1465c>
   25d10:	ldr	r3, [fp, #4]
   25d14:	ldr	r3, [r3]
   25d18:	cmp	r3, #3
   25d1c:	bne	25d30 <ftello64@plt+0x14658>
   25d20:	ldr	r3, [fp, #4]
   25d24:	ldr	r3, [r3, #4]
   25d28:	ldrb	r3, [r3]
   25d2c:	b	25d34 <ftello64@plt+0x1465c>
   25d30:	mov	r3, #0
   25d34:	str	r3, [fp, #-16]
   25d38:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25d3c:	ldr	r3, [r3]
   25d40:	cmp	r3, #0
   25d44:	beq	25d58 <ftello64@plt+0x14680>
   25d48:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25d4c:	ldr	r3, [r3]
   25d50:	cmp	r3, #3
   25d54:	bne	25d74 <ftello64@plt+0x1469c>
   25d58:	ldr	r3, [fp, #-12]
   25d5c:	uxtb	r3, r3
   25d60:	ldr	r1, [fp, #8]
   25d64:	mov	r0, r3
   25d68:	bl	25ad0 <ftello64@plt+0x143f8>
   25d6c:	mov	r3, r0
   25d70:	b	25d7c <ftello64@plt+0x146a4>
   25d74:	ldr	r3, [fp, #-52]	; 0xffffffcc
   25d78:	ldr	r3, [r3, #4]
   25d7c:	str	r3, [fp, #-20]	; 0xffffffec
   25d80:	ldr	r3, [fp, #4]
   25d84:	ldr	r3, [r3]
   25d88:	cmp	r3, #0
   25d8c:	beq	25da0 <ftello64@plt+0x146c8>
   25d90:	ldr	r3, [fp, #4]
   25d94:	ldr	r3, [r3]
   25d98:	cmp	r3, #3
   25d9c:	bne	25dbc <ftello64@plt+0x146e4>
   25da0:	ldr	r3, [fp, #-16]
   25da4:	uxtb	r3, r3
   25da8:	ldr	r1, [fp, #8]
   25dac:	mov	r0, r3
   25db0:	bl	25ad0 <ftello64@plt+0x143f8>
   25db4:	mov	r3, r0
   25db8:	b	25dc4 <ftello64@plt+0x146ec>
   25dbc:	ldr	r3, [fp, #4]
   25dc0:	ldr	r3, [r3, #4]
   25dc4:	str	r3, [fp, #-24]	; 0xffffffe8
   25dc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   25dcc:	cmn	r3, #1
   25dd0:	beq	25de0 <ftello64@plt+0x14708>
   25dd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25dd8:	cmn	r3, #1
   25ddc:	bne	25de8 <ftello64@plt+0x14710>
   25de0:	mov	r3, #3
   25de4:	b	25fd4 <ftello64@plt+0x148fc>
   25de8:	ldr	r3, [fp, #12]
   25dec:	and	r3, r3, #65536	; 0x10000
   25df0:	cmp	r3, #0
   25df4:	movne	r3, #1
   25df8:	moveq	r3, #0
   25dfc:	uxtb	r3, r3
   25e00:	cmp	r3, #0
   25e04:	beq	25e30 <ftello64@plt+0x14758>
   25e08:	ldr	r2, [fp, #-20]	; 0xffffffec
   25e0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25e10:	cmp	r2, r3
   25e14:	movhi	r3, #1
   25e18:	movls	r3, #0
   25e1c:	uxtb	r3, r3
   25e20:	cmp	r3, #0
   25e24:	beq	25e30 <ftello64@plt+0x14758>
   25e28:	mov	r3, #11
   25e2c:	b	25fd4 <ftello64@plt+0x148fc>
   25e30:	ldr	r3, [fp, #8]
   25e34:	ldr	r3, [r3, #92]	; 0x5c
   25e38:	cmp	r3, #1
   25e3c:	ble	25f7c <ftello64@plt+0x148a4>
   25e40:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25e44:	ldr	r2, [r3]
   25e48:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25e4c:	ldr	r3, [r3, #32]
   25e50:	cmp	r2, r3
   25e54:	moveq	r3, #1
   25e58:	movne	r3, #0
   25e5c:	uxtb	r3, r3
   25e60:	cmp	r3, #0
   25e64:	beq	25f30 <ftello64@plt+0x14858>
   25e68:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25e6c:	ldr	r3, [r3, #32]
   25e70:	lsl	r3, r3, #1
   25e74:	add	r3, r3, #1
   25e78:	str	r3, [fp, #-28]	; 0xffffffe4
   25e7c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25e80:	ldr	r2, [r3, #4]
   25e84:	ldr	r3, [fp, #-28]	; 0xffffffe4
   25e88:	lsl	r3, r3, #2
   25e8c:	mov	r1, r3
   25e90:	mov	r0, r2
   25e94:	bl	35368 <ftello64@plt+0x23c90>
   25e98:	str	r0, [fp, #-32]	; 0xffffffe0
   25e9c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25ea0:	ldr	r2, [r3, #8]
   25ea4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   25ea8:	lsl	r3, r3, #2
   25eac:	mov	r1, r3
   25eb0:	mov	r0, r2
   25eb4:	bl	35368 <ftello64@plt+0x23c90>
   25eb8:	str	r0, [fp, #-36]	; 0xffffffdc
   25ebc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   25ec0:	cmp	r3, #0
   25ec4:	moveq	r3, #1
   25ec8:	movne	r3, #0
   25ecc:	uxtb	r3, r3
   25ed0:	cmp	r3, #0
   25ed4:	bne	25ef4 <ftello64@plt+0x1481c>
   25ed8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   25edc:	cmp	r3, #0
   25ee0:	moveq	r3, #1
   25ee4:	movne	r3, #0
   25ee8:	uxtb	r3, r3
   25eec:	cmp	r3, #0
   25ef0:	beq	25f0c <ftello64@plt+0x14834>
   25ef4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   25ef8:	bl	16624 <ftello64@plt+0x4f4c>
   25efc:	ldr	r0, [fp, #-36]	; 0xffffffdc
   25f00:	bl	16624 <ftello64@plt+0x4f4c>
   25f04:	mov	r3, #12
   25f08:	b	25fd4 <ftello64@plt+0x148fc>
   25f0c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25f10:	ldr	r2, [fp, #-32]	; 0xffffffe0
   25f14:	str	r2, [r3, #4]
   25f18:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25f1c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   25f20:	str	r2, [r3, #8]
   25f24:	ldr	r3, [fp, #-48]	; 0xffffffd0
   25f28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   25f2c:	str	r2, [r3]
   25f30:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25f34:	ldr	r2, [r3, #4]
   25f38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25f3c:	ldr	r3, [r3, #32]
   25f40:	lsl	r3, r3, #2
   25f44:	add	r3, r2, r3
   25f48:	ldr	r2, [fp, #-20]	; 0xffffffec
   25f4c:	str	r2, [r3]
   25f50:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25f54:	ldr	r2, [r3, #8]
   25f58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   25f5c:	ldr	r3, [r3, #32]
   25f60:	add	r0, r3, #1
   25f64:	ldr	r1, [fp, #-44]	; 0xffffffd4
   25f68:	str	r0, [r1, #32]
   25f6c:	lsl	r3, r3, #2
   25f70:	add	r3, r2, r3
   25f74:	ldr	r2, [fp, #-24]	; 0xffffffe8
   25f78:	str	r2, [r3]
   25f7c:	mov	r3, #0
   25f80:	str	r3, [fp, #-8]
   25f84:	b	25fc4 <ftello64@plt+0x148ec>
   25f88:	ldr	r2, [fp, #-20]	; 0xffffffec
   25f8c:	ldr	r3, [fp, #-8]
   25f90:	cmp	r2, r3
   25f94:	bhi	25fb8 <ftello64@plt+0x148e0>
   25f98:	ldr	r2, [fp, #-8]
   25f9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   25fa0:	cmp	r2, r3
   25fa4:	bhi	25fb8 <ftello64@plt+0x148e0>
   25fa8:	ldr	r3, [fp, #-8]
   25fac:	mov	r1, r3
   25fb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   25fb4:	bl	19dbc <ftello64@plt+0x86e4>
   25fb8:	ldr	r3, [fp, #-8]
   25fbc:	add	r3, r3, #1
   25fc0:	str	r3, [fp, #-8]
   25fc4:	ldr	r3, [fp, #-8]
   25fc8:	cmp	r3, #255	; 0xff
   25fcc:	bls	25f88 <ftello64@plt+0x148b0>
   25fd0:	mov	r3, #0
   25fd4:	mov	r0, r3
   25fd8:	sub	sp, fp, #4
   25fdc:	pop	{fp, pc}
   25fe0:	push	{fp, lr}
   25fe4:	add	fp, sp, #4
   25fe8:	sub	sp, sp, #24
   25fec:	str	r0, [fp, #-16]
   25ff0:	str	r1, [fp, #-20]	; 0xffffffec
   25ff4:	str	r2, [fp, #-24]	; 0xffffffe8
   25ff8:	str	r3, [fp, #-28]	; 0xffffffe4
   25ffc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26000:	bl	11558 <strlen@plt>
   26004:	str	r0, [fp, #-8]
   26008:	ldr	r3, [fp, #-8]
   2600c:	cmp	r3, #1
   26010:	movne	r3, #1
   26014:	moveq	r3, #0
   26018:	uxtb	r3, r3
   2601c:	cmp	r3, #0
   26020:	beq	2602c <ftello64@plt+0x14954>
   26024:	mov	r3, #3
   26028:	b	26044 <ftello64@plt+0x1496c>
   2602c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26030:	ldrb	r3, [r3]
   26034:	mov	r1, r3
   26038:	ldr	r0, [fp, #-16]
   2603c:	bl	19dbc <ftello64@plt+0x86e4>
   26040:	mov	r3, #0
   26044:	mov	r0, r3
   26048:	sub	sp, fp, #4
   2604c:	pop	{fp, pc}
   26050:	push	{fp, lr}
   26054:	add	fp, sp, #4
   26058:	sub	sp, sp, #248	; 0xf8
   2605c:	str	r0, [fp, #-200]	; 0xffffff38
   26060:	str	r1, [fp, #-204]	; 0xffffff34
   26064:	str	r2, [fp, #-208]	; 0xffffff30
   26068:	str	r3, [fp, #-212]	; 0xffffff2c
   2606c:	mov	r3, #0
   26070:	str	r3, [fp, #-40]	; 0xffffffd8
   26074:	mov	r3, #0
   26078:	str	r3, [fp, #-44]	; 0xffffffd4
   2607c:	mov	r3, #0
   26080:	str	r3, [fp, #-48]	; 0xffffffd0
   26084:	mov	r3, #0
   26088:	str	r3, [fp, #-52]	; 0xffffffcc
   2608c:	mov	r3, #0
   26090:	str	r3, [fp, #-56]	; 0xffffffc8
   26094:	mov	r3, #0
   26098:	str	r3, [fp, #-60]	; 0xffffffc4
   2609c:	mov	r3, #0
   260a0:	str	r3, [fp, #-92]	; 0xffffffa4
   260a4:	mov	r3, #0
   260a8:	str	r3, [fp, #-96]	; 0xffffffa0
   260ac:	mov	r3, #0
   260b0:	str	r3, [fp, #-8]
   260b4:	mov	r3, #0
   260b8:	str	r3, [fp, #-100]	; 0xffffff9c
   260bc:	mov	r3, #0
   260c0:	str	r3, [fp, #-104]	; 0xffffff98
   260c4:	mov	r3, #0
   260c8:	strb	r3, [fp, #-9]
   260cc:	mov	r3, #1
   260d0:	strb	r3, [fp, #-21]	; 0xffffffeb
   260d4:	mov	r1, #1
   260d8:	mov	r0, #32
   260dc:	bl	351fc <ftello64@plt+0x23b24>
   260e0:	mov	r3, r0
   260e4:	str	r3, [fp, #-64]	; 0xffffffc0
   260e8:	mov	r1, #1
   260ec:	mov	r0, #40	; 0x28
   260f0:	bl	351fc <ftello64@plt+0x23b24>
   260f4:	mov	r3, r0
   260f8:	str	r3, [fp, #-68]	; 0xffffffbc
   260fc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   26100:	cmp	r3, #0
   26104:	moveq	r3, #1
   26108:	movne	r3, #0
   2610c:	uxtb	r3, r3
   26110:	cmp	r3, #0
   26114:	bne	26134 <ftello64@plt+0x14a5c>
   26118:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2611c:	cmp	r3, #0
   26120:	moveq	r3, #1
   26124:	movne	r3, #0
   26128:	uxtb	r3, r3
   2612c:	cmp	r3, #0
   26130:	beq	26158 <ftello64@plt+0x14a80>
   26134:	ldr	r0, [fp, #-64]	; 0xffffffc0
   26138:	bl	16624 <ftello64@plt+0x4f4c>
   2613c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   26140:	bl	16624 <ftello64@plt+0x4f4c>
   26144:	ldr	r3, [fp, #4]
   26148:	mov	r2, #12
   2614c:	str	r2, [r3]
   26150:	mov	r3, #0
   26154:	b	269e0 <ftello64@plt+0x15308>
   26158:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2615c:	ldr	r1, [fp, #-200]	; 0xffffff38
   26160:	ldr	r0, [fp, #-208]	; 0xffffff30
   26164:	bl	240cc <ftello64@plt+0x129f4>
   26168:	str	r0, [fp, #-20]	; 0xffffffec
   2616c:	ldr	r3, [fp, #-208]	; 0xffffff30
   26170:	ldrb	r3, [r3, #4]
   26174:	cmp	r3, #2
   26178:	moveq	r3, #1
   2617c:	movne	r3, #0
   26180:	uxtb	r3, r3
   26184:	cmp	r3, #0
   26188:	beq	2619c <ftello64@plt+0x14ac4>
   2618c:	ldr	r3, [fp, #4]
   26190:	mov	r2, #2
   26194:	str	r2, [r3]
   26198:	b	269cc <ftello64@plt+0x152f4>
   2619c:	ldr	r3, [fp, #-208]	; 0xffffff30
   261a0:	ldrb	r3, [r3, #4]
   261a4:	cmp	r3, #25
   261a8:	bne	2623c <ftello64@plt+0x14b64>
   261ac:	ldr	r2, [fp, #-68]	; 0xffffffbc
   261b0:	ldrb	r3, [r2, #16]
   261b4:	orr	r3, r3, #1
   261b8:	strb	r3, [r2, #16]
   261bc:	mov	r3, #1
   261c0:	strb	r3, [fp, #-9]
   261c4:	ldr	r3, [fp, #-212]	; 0xffffff2c
   261c8:	and	r3, r3, #256	; 0x100
   261cc:	cmp	r3, #0
   261d0:	beq	261e0 <ftello64@plt+0x14b08>
   261d4:	mov	r1, #10
   261d8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   261dc:	bl	19dbc <ftello64@plt+0x86e4>
   261e0:	ldr	r3, [fp, #-200]	; 0xffffff38
   261e4:	ldr	r2, [r3, #40]	; 0x28
   261e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   261ec:	add	r2, r2, r3
   261f0:	ldr	r3, [fp, #-200]	; 0xffffff38
   261f4:	str	r2, [r3, #40]	; 0x28
   261f8:	ldr	r2, [fp, #-212]	; 0xffffff2c
   261fc:	ldr	r1, [fp, #-200]	; 0xffffff38
   26200:	ldr	r0, [fp, #-208]	; 0xffffff30
   26204:	bl	240cc <ftello64@plt+0x129f4>
   26208:	str	r0, [fp, #-20]	; 0xffffffec
   2620c:	ldr	r3, [fp, #-208]	; 0xffffff30
   26210:	ldrb	r3, [r3, #4]
   26214:	cmp	r3, #2
   26218:	moveq	r3, #1
   2621c:	movne	r3, #0
   26220:	uxtb	r3, r3
   26224:	cmp	r3, #0
   26228:	beq	2623c <ftello64@plt+0x14b64>
   2622c:	ldr	r3, [fp, #4]
   26230:	mov	r2, #2
   26234:	str	r2, [r3]
   26238:	b	269cc <ftello64@plt+0x152f4>
   2623c:	ldr	r3, [fp, #-208]	; 0xffffff30
   26240:	ldrb	r3, [r3, #4]
   26244:	cmp	r3, #21
   26248:	bne	26258 <ftello64@plt+0x14b80>
   2624c:	ldr	r3, [fp, #-208]	; 0xffffff30
   26250:	mov	r2, #1
   26254:	strb	r2, [r3, #4]
   26258:	mov	r3, #0
   2625c:	str	r3, [fp, #-28]	; 0xffffffe4
   26260:	mov	r3, #0
   26264:	strb	r3, [fp, #-29]	; 0xffffffe3
   26268:	sub	r3, fp, #192	; 0xc0
   2626c:	str	r3, [fp, #-108]	; 0xffffff94
   26270:	mov	r3, #3
   26274:	str	r3, [fp, #-112]	; 0xffffff90
   26278:	sub	r0, fp, #112	; 0x70
   2627c:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   26280:	str	r3, [sp, #8]
   26284:	ldr	r3, [fp, #-212]	; 0xffffff2c
   26288:	str	r3, [sp, #4]
   2628c:	ldr	r3, [fp, #-204]	; 0xffffff34
   26290:	str	r3, [sp]
   26294:	ldr	r3, [fp, #-20]	; 0xffffffec
   26298:	ldr	r2, [fp, #-208]	; 0xffffff30
   2629c:	ldr	r1, [fp, #-200]	; 0xffffff38
   262a0:	bl	269ec <ftello64@plt+0x15314>
   262a4:	str	r0, [fp, #-72]	; 0xffffffb8
   262a8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   262ac:	cmp	r3, #0
   262b0:	movne	r3, #1
   262b4:	moveq	r3, #0
   262b8:	uxtb	r3, r3
   262bc:	cmp	r3, #0
   262c0:	beq	262d4 <ftello64@plt+0x14bfc>
   262c4:	ldr	r3, [fp, #4]
   262c8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   262cc:	str	r2, [r3]
   262d0:	b	269cc <ftello64@plt+0x152f4>
   262d4:	mov	r3, #0
   262d8:	strb	r3, [fp, #-21]	; 0xffffffeb
   262dc:	ldr	r2, [fp, #-212]	; 0xffffff2c
   262e0:	ldr	r1, [fp, #-200]	; 0xffffff38
   262e4:	ldr	r0, [fp, #-208]	; 0xffffff30
   262e8:	bl	240cc <ftello64@plt+0x129f4>
   262ec:	str	r0, [fp, #-20]	; 0xffffffec
   262f0:	ldr	r3, [fp, #-112]	; 0xffffff90
   262f4:	cmp	r3, #4
   262f8:	beq	263e0 <ftello64@plt+0x14d08>
   262fc:	ldr	r3, [fp, #-112]	; 0xffffff90
   26300:	cmp	r3, #2
   26304:	beq	263e0 <ftello64@plt+0x14d08>
   26308:	ldr	r3, [fp, #-208]	; 0xffffff30
   2630c:	ldrb	r3, [r3, #4]
   26310:	cmp	r3, #2
   26314:	moveq	r3, #1
   26318:	movne	r3, #0
   2631c:	uxtb	r3, r3
   26320:	cmp	r3, #0
   26324:	beq	26338 <ftello64@plt+0x14c60>
   26328:	ldr	r3, [fp, #4]
   2632c:	mov	r2, #7
   26330:	str	r2, [r3]
   26334:	b	269cc <ftello64@plt+0x152f4>
   26338:	ldr	r3, [fp, #-208]	; 0xffffff30
   2633c:	ldrb	r3, [r3, #4]
   26340:	cmp	r3, #22
   26344:	bne	263e0 <ftello64@plt+0x14d08>
   26348:	ldr	r3, [fp, #-200]	; 0xffffff38
   2634c:	ldr	r2, [r3, #40]	; 0x28
   26350:	ldr	r3, [fp, #-20]	; 0xffffffec
   26354:	add	r2, r2, r3
   26358:	ldr	r3, [fp, #-200]	; 0xffffff38
   2635c:	str	r2, [r3, #40]	; 0x28
   26360:	sub	r3, fp, #128	; 0x80
   26364:	ldr	r2, [fp, #-212]	; 0xffffff2c
   26368:	ldr	r1, [fp, #-200]	; 0xffffff38
   2636c:	mov	r0, r3
   26370:	bl	240cc <ftello64@plt+0x129f4>
   26374:	str	r0, [fp, #-28]	; 0xffffffe4
   26378:	ldrb	r3, [fp, #-124]	; 0xffffff84
   2637c:	cmp	r3, #2
   26380:	moveq	r3, #1
   26384:	movne	r3, #0
   26388:	uxtb	r3, r3
   2638c:	cmp	r3, #0
   26390:	beq	263a4 <ftello64@plt+0x14ccc>
   26394:	ldr	r3, [fp, #4]
   26398:	mov	r2, #7
   2639c:	str	r2, [r3]
   263a0:	b	269cc <ftello64@plt+0x152f4>
   263a4:	ldrb	r3, [fp, #-124]	; 0xffffff84
   263a8:	cmp	r3, #21
   263ac:	bne	263d8 <ftello64@plt+0x14d00>
   263b0:	ldr	r3, [fp, #-200]	; 0xffffff38
   263b4:	ldr	r2, [r3, #40]	; 0x28
   263b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   263bc:	sub	r2, r2, r3
   263c0:	ldr	r3, [fp, #-200]	; 0xffffff38
   263c4:	str	r2, [r3, #40]	; 0x28
   263c8:	ldr	r3, [fp, #-208]	; 0xffffff30
   263cc:	mov	r2, #1
   263d0:	strb	r2, [r3, #4]
   263d4:	b	263e0 <ftello64@plt+0x14d08>
   263d8:	mov	r3, #1
   263dc:	strb	r3, [fp, #-29]	; 0xffffffe3
   263e0:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   263e4:	cmp	r3, #0
   263e8:	beq	264fc <ftello64@plt+0x14e24>
   263ec:	sub	r3, fp, #160	; 0xa0
   263f0:	str	r3, [fp, #-116]	; 0xffffff8c
   263f4:	mov	r3, #3
   263f8:	str	r3, [fp, #-120]	; 0xffffff88
   263fc:	sub	r2, fp, #128	; 0x80
   26400:	sub	r0, fp, #120	; 0x78
   26404:	mov	r3, #1
   26408:	str	r3, [sp, #8]
   2640c:	ldr	r3, [fp, #-212]	; 0xffffff2c
   26410:	str	r3, [sp, #4]
   26414:	ldr	r3, [fp, #-204]	; 0xffffff34
   26418:	str	r3, [sp]
   2641c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26420:	ldr	r1, [fp, #-200]	; 0xffffff38
   26424:	bl	269ec <ftello64@plt+0x15314>
   26428:	str	r0, [fp, #-72]	; 0xffffffb8
   2642c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   26430:	cmp	r3, #0
   26434:	movne	r3, #1
   26438:	moveq	r3, #0
   2643c:	uxtb	r3, r3
   26440:	cmp	r3, #0
   26444:	beq	26458 <ftello64@plt+0x14d80>
   26448:	ldr	r3, [fp, #4]
   2644c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   26450:	str	r2, [r3]
   26454:	b	269cc <ftello64@plt+0x152f4>
   26458:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2645c:	ldr	r1, [fp, #-200]	; 0xffffff38
   26460:	ldr	r0, [fp, #-208]	; 0xffffff30
   26464:	bl	240cc <ftello64@plt+0x129f4>
   26468:	str	r0, [fp, #-20]	; 0xffffffec
   2646c:	sub	r1, fp, #112	; 0x70
   26470:	sub	r2, fp, #96	; 0x60
   26474:	ldr	r3, [fp, #-60]	; 0xffffffc4
   26478:	str	r3, [sp, #32]
   2647c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   26480:	str	r3, [sp, #28]
   26484:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26488:	str	r3, [sp, #24]
   2648c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26490:	str	r3, [sp, #20]
   26494:	ldr	r3, [fp, #-40]	; 0xffffffd8
   26498:	str	r3, [sp, #16]
   2649c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   264a0:	str	r3, [sp, #12]
   264a4:	ldr	r3, [fp, #-212]	; 0xffffff2c
   264a8:	str	r3, [sp, #8]
   264ac:	ldr	r3, [fp, #-204]	; 0xffffff34
   264b0:	str	r3, [sp, #4]
   264b4:	sub	r3, fp, #120	; 0x78
   264b8:	str	r3, [sp]
   264bc:	mov	r3, r1
   264c0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   264c4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   264c8:	bl	25b1c <ftello64@plt+0x14444>
   264cc:	mov	r2, r0
   264d0:	ldr	r3, [fp, #4]
   264d4:	str	r2, [r3]
   264d8:	ldr	r3, [fp, #4]
   264dc:	ldr	r3, [r3]
   264e0:	cmp	r3, #0
   264e4:	movne	r3, #1
   264e8:	moveq	r3, #0
   264ec:	uxtb	r3, r3
   264f0:	cmp	r3, #0
   264f4:	beq	26700 <ftello64@plt+0x15028>
   264f8:	b	269cc <ftello64@plt+0x152f4>
   264fc:	ldr	r3, [fp, #-112]	; 0xffffff90
   26500:	cmp	r3, #4
   26504:	ldrls	pc, [pc, r3, lsl #2]
   26508:	b	266ec <ftello64@plt+0x15014>
   2650c:	andeq	r6, r2, r0, lsr #10
   26510:	andeq	r6, r2, r4, lsr r5
   26514:	andeq	r6, r2, r4, ror #11
   26518:	andeq	r6, r2, r8, lsr #12
   2651c:	muleq	r2, r0, r6
   26520:	ldrb	r3, [fp, #-108]	; 0xffffff94
   26524:	mov	r1, r3
   26528:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2652c:	bl	19dbc <ftello64@plt+0x86e4>
   26530:	b	26700 <ftello64@plt+0x15028>
   26534:	ldr	r3, [fp, #-68]	; 0xffffffbc
   26538:	ldr	r2, [r3, #20]
   2653c:	ldr	r3, [fp, #-8]
   26540:	cmp	r2, r3
   26544:	moveq	r3, #1
   26548:	movne	r3, #0
   2654c:	uxtb	r3, r3
   26550:	cmp	r3, #0
   26554:	beq	265b4 <ftello64@plt+0x14edc>
   26558:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2655c:	ldr	r3, [r3, #20]
   26560:	lsl	r3, r3, #1
   26564:	add	r3, r3, #1
   26568:	str	r3, [fp, #-8]
   2656c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   26570:	ldr	r2, [r3]
   26574:	ldr	r3, [fp, #-8]
   26578:	lsl	r3, r3, #2
   2657c:	mov	r1, r3
   26580:	mov	r0, r2
   26584:	bl	35368 <ftello64@plt+0x23c90>
   26588:	str	r0, [fp, #-76]	; 0xffffffb4
   2658c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   26590:	cmp	r3, #0
   26594:	moveq	r3, #1
   26598:	movne	r3, #0
   2659c:	uxtb	r3, r3
   265a0:	cmp	r3, #0
   265a4:	bne	269a4 <ftello64@plt+0x152cc>
   265a8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   265ac:	ldr	r2, [fp, #-76]	; 0xffffffb4
   265b0:	str	r2, [r3]
   265b4:	ldr	r3, [fp, #-68]	; 0xffffffbc
   265b8:	ldr	r2, [r3]
   265bc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   265c0:	ldr	r3, [r3, #20]
   265c4:	add	r0, r3, #1
   265c8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   265cc:	str	r0, [r1, #20]
   265d0:	lsl	r3, r3, #2
   265d4:	add	r3, r2, r3
   265d8:	ldr	r2, [fp, #-108]	; 0xffffff94
   265dc:	str	r2, [r3]
   265e0:	b	26700 <ftello64@plt+0x15028>
   265e4:	ldr	r3, [fp, #-108]	; 0xffffff94
   265e8:	sub	r2, fp, #100	; 0x64
   265ec:	ldr	r1, [fp, #-68]	; 0xffffffbc
   265f0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   265f4:	bl	26d18 <ftello64@plt+0x15640>
   265f8:	mov	r2, r0
   265fc:	ldr	r3, [fp, #4]
   26600:	str	r2, [r3]
   26604:	ldr	r3, [fp, #4]
   26608:	ldr	r3, [r3]
   2660c:	cmp	r3, #0
   26610:	movne	r3, #1
   26614:	moveq	r3, #0
   26618:	uxtb	r3, r3
   2661c:	cmp	r3, #0
   26620:	beq	266ec <ftello64@plt+0x15014>
   26624:	b	269cc <ftello64@plt+0x152f4>
   26628:	ldr	r1, [fp, #-108]	; 0xffffff94
   2662c:	sub	r2, fp, #92	; 0x5c
   26630:	ldr	r3, [fp, #-60]	; 0xffffffc4
   26634:	str	r3, [sp, #12]
   26638:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2663c:	str	r3, [sp, #8]
   26640:	ldr	r3, [fp, #-52]	; 0xffffffcc
   26644:	str	r3, [sp, #4]
   26648:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2664c:	str	r3, [sp]
   26650:	mov	r3, r1
   26654:	ldr	r1, [fp, #-68]	; 0xffffffbc
   26658:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2665c:	bl	25fe0 <ftello64@plt+0x14908>
   26660:	mov	r2, r0
   26664:	ldr	r3, [fp, #4]
   26668:	str	r2, [r3]
   2666c:	ldr	r3, [fp, #4]
   26670:	ldr	r3, [r3]
   26674:	cmp	r3, #0
   26678:	movne	r3, #1
   2667c:	moveq	r3, #0
   26680:	uxtb	r3, r3
   26684:	cmp	r3, #0
   26688:	beq	266f4 <ftello64@plt+0x1501c>
   2668c:	b	269cc <ftello64@plt+0x152f4>
   26690:	ldr	r3, [fp, #-200]	; 0xffffff38
   26694:	ldr	r0, [r3, #64]	; 0x40
   26698:	ldr	r3, [fp, #-108]	; 0xffffff94
   2669c:	sub	r1, fp, #104	; 0x68
   266a0:	ldr	r2, [fp, #-212]	; 0xffffff2c
   266a4:	str	r2, [sp, #4]
   266a8:	str	r3, [sp]
   266ac:	mov	r3, r1
   266b0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   266b4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   266b8:	bl	26d84 <ftello64@plt+0x156ac>
   266bc:	mov	r2, r0
   266c0:	ldr	r3, [fp, #4]
   266c4:	str	r2, [r3]
   266c8:	ldr	r3, [fp, #4]
   266cc:	ldr	r3, [r3]
   266d0:	cmp	r3, #0
   266d4:	movne	r3, #1
   266d8:	moveq	r3, #0
   266dc:	uxtb	r3, r3
   266e0:	cmp	r3, #0
   266e4:	beq	266fc <ftello64@plt+0x15024>
   266e8:	b	269cc <ftello64@plt+0x152f4>
   266ec:	nop			; (mov r0, r0)
   266f0:	b	26700 <ftello64@plt+0x15028>
   266f4:	nop			; (mov r0, r0)
   266f8:	b	26700 <ftello64@plt+0x15028>
   266fc:	nop			; (mov r0, r0)
   26700:	ldr	r3, [fp, #-208]	; 0xffffff30
   26704:	ldrb	r3, [r3, #4]
   26708:	cmp	r3, #2
   2670c:	moveq	r3, #1
   26710:	movne	r3, #0
   26714:	uxtb	r3, r3
   26718:	cmp	r3, #0
   2671c:	beq	26734 <ftello64@plt+0x1505c>
   26720:	ldr	r3, [fp, #4]
   26724:	mov	r2, #7
   26728:	str	r2, [r3]
   2672c:	nop			; (mov r0, r0)
   26730:	b	269cc <ftello64@plt+0x152f4>
   26734:	ldr	r3, [fp, #-208]	; 0xffffff30
   26738:	ldrb	r3, [r3, #4]
   2673c:	cmp	r3, #21
   26740:	bne	26258 <ftello64@plt+0x14b80>
   26744:	ldr	r3, [fp, #-200]	; 0xffffff38
   26748:	ldr	r2, [r3, #40]	; 0x28
   2674c:	ldr	r3, [fp, #-20]	; 0xffffffec
   26750:	add	r2, r2, r3
   26754:	ldr	r3, [fp, #-200]	; 0xffffff38
   26758:	str	r2, [r3, #40]	; 0x28
   2675c:	ldrb	r3, [fp, #-9]
   26760:	cmp	r3, #0
   26764:	bne	2676c <ftello64@plt+0x15094>
   26768:	b	26774 <ftello64@plt+0x1509c>
   2676c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   26770:	bl	19fe4 <ftello64@plt+0x890c>
   26774:	ldr	r3, [fp, #-204]	; 0xffffff34
   26778:	ldr	r3, [r3, #92]	; 0x5c
   2677c:	cmp	r3, #1
   26780:	ble	26798 <ftello64@plt+0x150c0>
   26784:	ldr	r3, [fp, #-204]	; 0xffffff34
   26788:	ldr	r3, [r3, #60]	; 0x3c
   2678c:	mov	r1, r3
   26790:	ldr	r0, [fp, #-64]	; 0xffffffc0
   26794:	bl	1a0dc <ftello64@plt+0x8a04>
   26798:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2679c:	ldr	r3, [r3, #20]
   267a0:	cmp	r3, #0
   267a4:	bne	26810 <ftello64@plt+0x15138>
   267a8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   267ac:	ldr	r3, [r3, #24]
   267b0:	cmp	r3, #0
   267b4:	bne	26810 <ftello64@plt+0x15138>
   267b8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   267bc:	ldr	r3, [r3, #28]
   267c0:	cmp	r3, #0
   267c4:	bne	26810 <ftello64@plt+0x15138>
   267c8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   267cc:	ldr	r3, [r3, #32]
   267d0:	cmp	r3, #0
   267d4:	bne	26810 <ftello64@plt+0x15138>
   267d8:	ldr	r3, [fp, #-204]	; 0xffffff34
   267dc:	ldr	r3, [r3, #92]	; 0x5c
   267e0:	cmp	r3, #1
   267e4:	ble	26948 <ftello64@plt+0x15270>
   267e8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   267ec:	ldr	r3, [r3, #36]	; 0x24
   267f0:	cmp	r3, #0
   267f4:	bne	26810 <ftello64@plt+0x15138>
   267f8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   267fc:	ldrb	r3, [r3, #16]
   26800:	and	r3, r3, #1
   26804:	uxtb	r3, r3
   26808:	cmp	r3, #0
   2680c:	beq	26948 <ftello64@plt+0x15270>
   26810:	ldr	r2, [fp, #-204]	; 0xffffff34
   26814:	ldrb	r3, [r2, #88]	; 0x58
   26818:	orr	r3, r3, #2
   2681c:	strb	r3, [r2, #88]	; 0x58
   26820:	mov	r3, #6
   26824:	strb	r3, [fp, #-84]	; 0xffffffac
   26828:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2682c:	str	r3, [fp, #-88]	; 0xffffffa8
   26830:	sub	r3, fp, #88	; 0x58
   26834:	mov	r2, #0
   26838:	mov	r1, #0
   2683c:	ldr	r0, [fp, #-204]	; 0xffffff34
   26840:	bl	27f90 <ftello64@plt+0x168b8>
   26844:	str	r0, [fp, #-80]	; 0xffffffb0
   26848:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2684c:	cmp	r3, #0
   26850:	moveq	r3, #1
   26854:	movne	r3, #0
   26858:	uxtb	r3, r3
   2685c:	cmp	r3, #0
   26860:	bne	269ac <ftello64@plt+0x152d4>
   26864:	mov	r3, #0
   26868:	str	r3, [fp, #-36]	; 0xffffffdc
   2686c:	b	26898 <ftello64@plt+0x151c0>
   26870:	ldr	r3, [fp, #-36]	; 0xffffffdc
   26874:	lsl	r3, r3, #2
   26878:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2687c:	add	r3, r2, r3
   26880:	ldr	r3, [r3]
   26884:	cmp	r3, #0
   26888:	bne	268a8 <ftello64@plt+0x151d0>
   2688c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   26890:	add	r3, r3, #1
   26894:	str	r3, [fp, #-36]	; 0xffffffdc
   26898:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2689c:	cmp	r3, #7
   268a0:	ble	26870 <ftello64@plt+0x15198>
   268a4:	b	268ac <ftello64@plt+0x151d4>
   268a8:	nop			; (mov r0, r0)
   268ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   268b0:	cmp	r3, #7
   268b4:	bgt	26934 <ftello64@plt+0x1525c>
   268b8:	mov	r3, #3
   268bc:	strb	r3, [fp, #-84]	; 0xffffffac
   268c0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   268c4:	str	r3, [fp, #-88]	; 0xffffffa8
   268c8:	sub	r3, fp, #88	; 0x58
   268cc:	mov	r2, #0
   268d0:	mov	r1, #0
   268d4:	ldr	r0, [fp, #-204]	; 0xffffff34
   268d8:	bl	27f90 <ftello64@plt+0x168b8>
   268dc:	str	r0, [fp, #-16]
   268e0:	ldr	r3, [fp, #-16]
   268e4:	cmp	r3, #0
   268e8:	moveq	r3, #1
   268ec:	movne	r3, #0
   268f0:	uxtb	r3, r3
   268f4:	cmp	r3, #0
   268f8:	bne	269b4 <ftello64@plt+0x152dc>
   268fc:	mov	r3, #10
   26900:	ldr	r2, [fp, #-80]	; 0xffffffb0
   26904:	ldr	r1, [fp, #-16]
   26908:	ldr	r0, [fp, #-204]	; 0xffffff34
   2690c:	bl	27f34 <ftello64@plt+0x1685c>
   26910:	str	r0, [fp, #-16]
   26914:	ldr	r3, [fp, #-16]
   26918:	cmp	r3, #0
   2691c:	moveq	r3, #1
   26920:	movne	r3, #0
   26924:	uxtb	r3, r3
   26928:	cmp	r3, #0
   2692c:	beq	26998 <ftello64@plt+0x152c0>
   26930:	b	269c0 <ftello64@plt+0x152e8>
   26934:	ldr	r0, [fp, #-64]	; 0xffffffc0
   26938:	bl	16624 <ftello64@plt+0x4f4c>
   2693c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   26940:	str	r3, [fp, #-16]
   26944:	b	26998 <ftello64@plt+0x152c0>
   26948:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2694c:	bl	27ed0 <ftello64@plt+0x167f8>
   26950:	mov	r3, #3
   26954:	strb	r3, [fp, #-84]	; 0xffffffac
   26958:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2695c:	str	r3, [fp, #-88]	; 0xffffffa8
   26960:	sub	r3, fp, #88	; 0x58
   26964:	mov	r2, #0
   26968:	mov	r1, #0
   2696c:	ldr	r0, [fp, #-204]	; 0xffffff34
   26970:	bl	27f90 <ftello64@plt+0x168b8>
   26974:	str	r0, [fp, #-16]
   26978:	ldr	r3, [fp, #-16]
   2697c:	cmp	r3, #0
   26980:	moveq	r3, #1
   26984:	movne	r3, #0
   26988:	uxtb	r3, r3
   2698c:	cmp	r3, #0
   26990:	bne	269bc <ftello64@plt+0x152e4>
   26994:	b	2699c <ftello64@plt+0x152c4>
   26998:	nop			; (mov r0, r0)
   2699c:	ldr	r3, [fp, #-16]
   269a0:	b	269e0 <ftello64@plt+0x15308>
   269a4:	nop			; (mov r0, r0)
   269a8:	b	269c0 <ftello64@plt+0x152e8>
   269ac:	nop			; (mov r0, r0)
   269b0:	b	269c0 <ftello64@plt+0x152e8>
   269b4:	nop			; (mov r0, r0)
   269b8:	b	269c0 <ftello64@plt+0x152e8>
   269bc:	nop			; (mov r0, r0)
   269c0:	ldr	r3, [fp, #4]
   269c4:	mov	r2, #12
   269c8:	str	r2, [r3]
   269cc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   269d0:	bl	16624 <ftello64@plt+0x4f4c>
   269d4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   269d8:	bl	27ed0 <ftello64@plt+0x167f8>
   269dc:	mov	r3, #0
   269e0:	mov	r0, r3
   269e4:	sub	sp, fp, #4
   269e8:	pop	{fp, pc}
   269ec:	push	{fp, lr}
   269f0:	add	fp, sp, #4
   269f4:	sub	sp, sp, #32
   269f8:	str	r0, [fp, #-24]	; 0xffffffe8
   269fc:	str	r1, [fp, #-28]	; 0xffffffe4
   26a00:	str	r2, [fp, #-32]	; 0xffffffe0
   26a04:	str	r3, [fp, #-36]	; 0xffffffdc
   26a08:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a0c:	ldr	r3, [r3, #40]	; 0x28
   26a10:	mov	r1, r3
   26a14:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26a18:	bl	1a164 <ftello64@plt+0x8a8c>
   26a1c:	str	r0, [fp, #-8]
   26a20:	ldr	r3, [fp, #-8]
   26a24:	cmp	r3, #1
   26a28:	ble	26a78 <ftello64@plt+0x153a0>
   26a2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26a30:	mov	r2, #1
   26a34:	str	r2, [r3]
   26a38:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a3c:	ldr	r3, [r3, #40]	; 0x28
   26a40:	mov	r1, r3
   26a44:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26a48:	bl	1a208 <ftello64@plt+0x8b30>
   26a4c:	mov	r2, r0
   26a50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26a54:	str	r2, [r3, #4]
   26a58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a5c:	ldr	r2, [r3, #40]	; 0x28
   26a60:	ldr	r3, [fp, #-8]
   26a64:	add	r2, r2, r3
   26a68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a6c:	str	r2, [r3, #40]	; 0x28
   26a70:	mov	r3, #0
   26a74:	b	26b54 <ftello64@plt+0x1547c>
   26a78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a7c:	ldr	r2, [r3, #40]	; 0x28
   26a80:	ldr	r3, [fp, #-36]	; 0xffffffdc
   26a84:	add	r2, r2, r3
   26a88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26a8c:	str	r2, [r3, #40]	; 0x28
   26a90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26a94:	ldrb	r3, [r3, #4]
   26a98:	cmp	r3, #26
   26a9c:	beq	26ac0 <ftello64@plt+0x153e8>
   26aa0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26aa4:	ldrb	r3, [r3, #4]
   26aa8:	cmp	r3, #30
   26aac:	beq	26ac0 <ftello64@plt+0x153e8>
   26ab0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26ab4:	ldrb	r3, [r3, #4]
   26ab8:	cmp	r3, #28
   26abc:	bne	26ad8 <ftello64@plt+0x15400>
   26ac0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   26ac4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26ac8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   26acc:	bl	26b60 <ftello64@plt+0x15488>
   26ad0:	mov	r3, r0
   26ad4:	b	26b54 <ftello64@plt+0x1547c>
   26ad8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26adc:	ldrb	r3, [r3, #4]
   26ae0:	cmp	r3, #22
   26ae4:	moveq	r3, #1
   26ae8:	movne	r3, #0
   26aec:	uxtb	r3, r3
   26af0:	cmp	r3, #0
   26af4:	beq	26b34 <ftello64@plt+0x1545c>
   26af8:	ldrb	r3, [fp, #12]
   26afc:	eor	r3, r3, #1
   26b00:	uxtb	r3, r3
   26b04:	cmp	r3, #0
   26b08:	beq	26b34 <ftello64@plt+0x1545c>
   26b0c:	sub	r3, fp, #16
   26b10:	ldr	r2, [fp, #8]
   26b14:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26b18:	mov	r0, r3
   26b1c:	bl	240cc <ftello64@plt+0x129f4>
   26b20:	ldrb	r3, [fp, #-12]
   26b24:	cmp	r3, #21
   26b28:	beq	26b34 <ftello64@plt+0x1545c>
   26b2c:	mov	r3, #11
   26b30:	b	26b54 <ftello64@plt+0x1547c>
   26b34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26b38:	mov	r2, #0
   26b3c:	str	r2, [r3]
   26b40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26b44:	ldrb	r2, [r3]
   26b48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26b4c:	strb	r2, [r3, #4]
   26b50:	mov	r3, #0
   26b54:	mov	r0, r3
   26b58:	sub	sp, fp, #4
   26b5c:	pop	{fp, pc}
   26b60:	push	{fp, lr}
   26b64:	add	fp, sp, #4
   26b68:	sub	sp, sp, #32
   26b6c:	str	r0, [fp, #-24]	; 0xffffffe8
   26b70:	str	r1, [fp, #-28]	; 0xffffffe4
   26b74:	str	r2, [fp, #-32]	; 0xffffffe0
   26b78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26b7c:	ldrb	r3, [r3]
   26b80:	strb	r3, [fp, #-13]
   26b84:	mov	r3, #0
   26b88:	str	r3, [fp, #-12]
   26b8c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26b90:	ldr	r2, [r3, #56]	; 0x38
   26b94:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26b98:	ldr	r3, [r3, #40]	; 0x28
   26b9c:	cmp	r2, r3
   26ba0:	bgt	26bac <ftello64@plt+0x154d4>
   26ba4:	mov	r3, #7
   26ba8:	b	26d0c <ftello64@plt+0x15634>
   26bac:	ldr	r3, [fp, #-12]
   26bb0:	cmp	r3, #31
   26bb4:	ble	26bc0 <ftello64@plt+0x154e8>
   26bb8:	mov	r3, #7
   26bbc:	b	26d0c <ftello64@plt+0x15634>
   26bc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26bc4:	ldrb	r3, [r3, #4]
   26bc8:	cmp	r3, #30
   26bcc:	bne	26be4 <ftello64@plt+0x1550c>
   26bd0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   26bd4:	bl	1c8f0 <ftello64@plt+0xb218>
   26bd8:	mov	r3, r0
   26bdc:	strb	r3, [fp, #-5]
   26be0:	b	26c0c <ftello64@plt+0x15534>
   26be4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26be8:	ldr	r2, [r3, #4]
   26bec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26bf0:	ldr	r3, [r3, #40]	; 0x28
   26bf4:	add	r0, r3, #1
   26bf8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   26bfc:	str	r0, [r1, #40]	; 0x28
   26c00:	add	r3, r2, r3
   26c04:	ldrb	r3, [r3]
   26c08:	strb	r3, [fp, #-5]
   26c0c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26c10:	ldr	r2, [r3, #56]	; 0x38
   26c14:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26c18:	ldr	r3, [r3, #40]	; 0x28
   26c1c:	cmp	r2, r3
   26c20:	bgt	26c2c <ftello64@plt+0x15554>
   26c24:	mov	r3, #7
   26c28:	b	26d0c <ftello64@plt+0x15634>
   26c2c:	ldrb	r2, [fp, #-5]
   26c30:	ldrb	r3, [fp, #-13]
   26c34:	cmp	r2, r3
   26c38:	bne	26c5c <ftello64@plt+0x15584>
   26c3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26c40:	ldr	r3, [r3, #4]
   26c44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   26c48:	ldr	r2, [r2, #40]	; 0x28
   26c4c:	add	r3, r3, r2
   26c50:	ldrb	r3, [r3]
   26c54:	cmp	r3, #93	; 0x5d
   26c58:	beq	26c84 <ftello64@plt+0x155ac>
   26c5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26c60:	ldr	r2, [r3, #4]
   26c64:	ldr	r3, [fp, #-12]
   26c68:	add	r3, r2, r3
   26c6c:	ldrb	r2, [fp, #-5]
   26c70:	strb	r2, [r3]
   26c74:	ldr	r3, [fp, #-12]
   26c78:	add	r3, r3, #1
   26c7c:	str	r3, [fp, #-12]
   26c80:	b	26bac <ftello64@plt+0x154d4>
   26c84:	nop			; (mov r0, r0)
   26c88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26c8c:	ldr	r3, [r3, #40]	; 0x28
   26c90:	add	r2, r3, #1
   26c94:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26c98:	str	r2, [r3, #40]	; 0x28
   26c9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26ca0:	ldr	r2, [r3, #4]
   26ca4:	ldr	r3, [fp, #-12]
   26ca8:	add	r3, r2, r3
   26cac:	mov	r2, #0
   26cb0:	strb	r2, [r3]
   26cb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26cb8:	ldrb	r3, [r3, #4]
   26cbc:	cmp	r3, #28
   26cc0:	beq	26ce8 <ftello64@plt+0x15610>
   26cc4:	cmp	r3, #30
   26cc8:	beq	26cf8 <ftello64@plt+0x15620>
   26ccc:	cmp	r3, #26
   26cd0:	beq	26cd8 <ftello64@plt+0x15600>
   26cd4:	b	26d08 <ftello64@plt+0x15630>
   26cd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26cdc:	mov	r2, #3
   26ce0:	str	r2, [r3]
   26ce4:	b	26d08 <ftello64@plt+0x15630>
   26ce8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26cec:	mov	r2, #2
   26cf0:	str	r2, [r3]
   26cf4:	b	26d08 <ftello64@plt+0x15630>
   26cf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26cfc:	mov	r2, #4
   26d00:	str	r2, [r3]
   26d04:	nop			; (mov r0, r0)
   26d08:	mov	r3, #0
   26d0c:	mov	r0, r3
   26d10:	sub	sp, fp, #4
   26d14:	pop	{fp, pc}
   26d18:	push	{fp, lr}
   26d1c:	add	fp, sp, #4
   26d20:	sub	sp, sp, #16
   26d24:	str	r0, [fp, #-8]
   26d28:	str	r1, [fp, #-12]
   26d2c:	str	r2, [fp, #-16]
   26d30:	str	r3, [fp, #-20]	; 0xffffffec
   26d34:	ldr	r0, [fp, #-20]	; 0xffffffec
   26d38:	bl	11558 <strlen@plt>
   26d3c:	mov	r3, r0
   26d40:	cmp	r3, #1
   26d44:	movne	r3, #1
   26d48:	moveq	r3, #0
   26d4c:	uxtb	r3, r3
   26d50:	cmp	r3, #0
   26d54:	beq	26d60 <ftello64@plt+0x15688>
   26d58:	mov	r3, #3
   26d5c:	b	26d78 <ftello64@plt+0x156a0>
   26d60:	ldr	r3, [fp, #-20]	; 0xffffffec
   26d64:	ldrb	r3, [r3]
   26d68:	mov	r1, r3
   26d6c:	ldr	r0, [fp, #-8]
   26d70:	bl	19dbc <ftello64@plt+0x86e4>
   26d74:	mov	r3, #0
   26d78:	mov	r0, r3
   26d7c:	sub	sp, fp, #4
   26d80:	pop	{fp, pc}
   26d84:	push	{r4, fp, lr}
   26d88:	add	fp, sp, #8
   26d8c:	sub	sp, sp, #36	; 0x24
   26d90:	str	r0, [fp, #-32]	; 0xffffffe0
   26d94:	str	r1, [fp, #-36]	; 0xffffffdc
   26d98:	str	r2, [fp, #-40]	; 0xffffffd8
   26d9c:	str	r3, [fp, #-44]	; 0xffffffd4
   26da0:	ldr	r3, [fp, #4]
   26da4:	str	r3, [fp, #-20]	; 0xffffffec
   26da8:	ldr	r3, [fp, #8]
   26dac:	and	r3, r3, #4194304	; 0x400000
   26db0:	cmp	r3, #0
   26db4:	beq	26df0 <ftello64@plt+0x15718>
   26db8:	ldr	r1, [pc, #3300]	; 27aa4 <ftello64@plt+0x163cc>
   26dbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   26dc0:	bl	11330 <strcmp@plt>
   26dc4:	mov	r3, r0
   26dc8:	cmp	r3, #0
   26dcc:	beq	26de8 <ftello64@plt+0x15710>
   26dd0:	ldr	r1, [pc, #3280]	; 27aa8 <ftello64@plt+0x163d0>
   26dd4:	ldr	r0, [fp, #-20]	; 0xffffffec
   26dd8:	bl	11330 <strcmp@plt>
   26ddc:	mov	r3, r0
   26de0:	cmp	r3, #0
   26de4:	bne	26df0 <ftello64@plt+0x15718>
   26de8:	ldr	r3, [pc, #3260]	; 27aac <ftello64@plt+0x163d4>
   26dec:	str	r3, [fp, #-20]	; 0xffffffec
   26df0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26df4:	ldr	r2, [r3]
   26df8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   26dfc:	ldr	r3, [r3, #36]	; 0x24
   26e00:	cmp	r2, r3
   26e04:	moveq	r3, #1
   26e08:	movne	r3, #0
   26e0c:	uxtb	r3, r3
   26e10:	cmp	r3, #0
   26e14:	beq	26e88 <ftello64@plt+0x157b0>
   26e18:	ldr	r3, [fp, #-40]	; 0xffffffd8
   26e1c:	ldr	r3, [r3, #36]	; 0x24
   26e20:	lsl	r3, r3, #1
   26e24:	add	r3, r3, #1
   26e28:	str	r3, [fp, #-24]	; 0xffffffe8
   26e2c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   26e30:	ldr	r2, [r3, #12]
   26e34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   26e38:	lsl	r3, r3, #2
   26e3c:	mov	r1, r3
   26e40:	mov	r0, r2
   26e44:	bl	35368 <ftello64@plt+0x23c90>
   26e48:	str	r0, [fp, #-28]	; 0xffffffe4
   26e4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   26e50:	cmp	r3, #0
   26e54:	moveq	r3, #1
   26e58:	movne	r3, #0
   26e5c:	uxtb	r3, r3
   26e60:	cmp	r3, #0
   26e64:	beq	26e70 <ftello64@plt+0x15798>
   26e68:	mov	r3, #12
   26e6c:	b	27a98 <ftello64@plt+0x163c0>
   26e70:	ldr	r3, [fp, #-40]	; 0xffffffd8
   26e74:	ldr	r2, [fp, #-28]	; 0xffffffe4
   26e78:	str	r2, [r3, #12]
   26e7c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   26e80:	ldr	r2, [fp, #-24]	; 0xffffffe8
   26e84:	str	r2, [r3]
   26e88:	ldr	r3, [fp, #-40]	; 0xffffffd8
   26e8c:	ldr	r2, [r3, #12]
   26e90:	ldr	r3, [fp, #-40]	; 0xffffffd8
   26e94:	ldr	r3, [r3, #36]	; 0x24
   26e98:	add	r0, r3, #1
   26e9c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   26ea0:	str	r0, [r1, #36]	; 0x24
   26ea4:	lsl	r3, r3, #2
   26ea8:	add	r4, r2, r3
   26eac:	ldr	r0, [fp, #-20]	; 0xffffffec
   26eb0:	bl	112e8 <wctype@plt>
   26eb4:	mov	r3, r0
   26eb8:	str	r3, [r4]
   26ebc:	ldr	r1, [pc, #3052]	; 27ab0 <ftello64@plt+0x163d8>
   26ec0:	ldr	r0, [fp, #-20]	; 0xffffffec
   26ec4:	bl	11330 <strcmp@plt>
   26ec8:	mov	r3, r0
   26ecc:	cmp	r3, #0
   26ed0:	bne	26fb8 <ftello64@plt+0x158e0>
   26ed4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26ed8:	cmp	r3, #0
   26edc:	movne	r3, #1
   26ee0:	moveq	r3, #0
   26ee4:	uxtb	r3, r3
   26ee8:	cmp	r3, #0
   26eec:	beq	26f5c <ftello64@plt+0x15884>
   26ef0:	mov	r3, #0
   26ef4:	str	r3, [fp, #-16]
   26ef8:	b	26f4c <ftello64@plt+0x15874>
   26efc:	bl	11528 <__ctype_b_loc@plt>
   26f00:	mov	r3, r0
   26f04:	ldr	r2, [r3]
   26f08:	ldr	r3, [fp, #-16]
   26f0c:	lsl	r3, r3, #1
   26f10:	add	r3, r2, r3
   26f14:	ldrh	r3, [r3]
   26f18:	and	r3, r3, #8
   26f1c:	cmp	r3, #0
   26f20:	beq	26f40 <ftello64@plt+0x15868>
   26f24:	ldr	r3, [fp, #-16]
   26f28:	ldr	r2, [fp, #-32]	; 0xffffffe0
   26f2c:	add	r3, r2, r3
   26f30:	ldrb	r3, [r3]
   26f34:	mov	r1, r3
   26f38:	ldr	r0, [fp, #-36]	; 0xffffffdc
   26f3c:	bl	19dbc <ftello64@plt+0x86e4>
   26f40:	ldr	r3, [fp, #-16]
   26f44:	add	r3, r3, #1
   26f48:	str	r3, [fp, #-16]
   26f4c:	ldr	r3, [fp, #-16]
   26f50:	cmp	r3, #255	; 0xff
   26f54:	ble	26efc <ftello64@plt+0x15824>
   26f58:	b	27a94 <ftello64@plt+0x163bc>
   26f5c:	mov	r3, #0
   26f60:	str	r3, [fp, #-16]
   26f64:	b	26fa8 <ftello64@plt+0x158d0>
   26f68:	bl	11528 <__ctype_b_loc@plt>
   26f6c:	mov	r3, r0
   26f70:	ldr	r2, [r3]
   26f74:	ldr	r3, [fp, #-16]
   26f78:	lsl	r3, r3, #1
   26f7c:	add	r3, r2, r3
   26f80:	ldrh	r3, [r3]
   26f84:	and	r3, r3, #8
   26f88:	cmp	r3, #0
   26f8c:	beq	26f9c <ftello64@plt+0x158c4>
   26f90:	ldr	r1, [fp, #-16]
   26f94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   26f98:	bl	19dbc <ftello64@plt+0x86e4>
   26f9c:	ldr	r3, [fp, #-16]
   26fa0:	add	r3, r3, #1
   26fa4:	str	r3, [fp, #-16]
   26fa8:	ldr	r3, [fp, #-16]
   26fac:	cmp	r3, #255	; 0xff
   26fb0:	ble	26f68 <ftello64@plt+0x15890>
   26fb4:	b	27a94 <ftello64@plt+0x163bc>
   26fb8:	ldr	r1, [pc, #2804]	; 27ab4 <ftello64@plt+0x163dc>
   26fbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   26fc0:	bl	11330 <strcmp@plt>
   26fc4:	mov	r3, r0
   26fc8:	cmp	r3, #0
   26fcc:	bne	270b4 <ftello64@plt+0x159dc>
   26fd0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   26fd4:	cmp	r3, #0
   26fd8:	movne	r3, #1
   26fdc:	moveq	r3, #0
   26fe0:	uxtb	r3, r3
   26fe4:	cmp	r3, #0
   26fe8:	beq	27058 <ftello64@plt+0x15980>
   26fec:	mov	r3, #0
   26ff0:	str	r3, [fp, #-16]
   26ff4:	b	27048 <ftello64@plt+0x15970>
   26ff8:	bl	11528 <__ctype_b_loc@plt>
   26ffc:	mov	r3, r0
   27000:	ldr	r2, [r3]
   27004:	ldr	r3, [fp, #-16]
   27008:	lsl	r3, r3, #1
   2700c:	add	r3, r2, r3
   27010:	ldrh	r3, [r3]
   27014:	and	r3, r3, #2
   27018:	cmp	r3, #0
   2701c:	beq	2703c <ftello64@plt+0x15964>
   27020:	ldr	r3, [fp, #-16]
   27024:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27028:	add	r3, r2, r3
   2702c:	ldrb	r3, [r3]
   27030:	mov	r1, r3
   27034:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27038:	bl	19dbc <ftello64@plt+0x86e4>
   2703c:	ldr	r3, [fp, #-16]
   27040:	add	r3, r3, #1
   27044:	str	r3, [fp, #-16]
   27048:	ldr	r3, [fp, #-16]
   2704c:	cmp	r3, #255	; 0xff
   27050:	ble	26ff8 <ftello64@plt+0x15920>
   27054:	b	27a94 <ftello64@plt+0x163bc>
   27058:	mov	r3, #0
   2705c:	str	r3, [fp, #-16]
   27060:	b	270a4 <ftello64@plt+0x159cc>
   27064:	bl	11528 <__ctype_b_loc@plt>
   27068:	mov	r3, r0
   2706c:	ldr	r2, [r3]
   27070:	ldr	r3, [fp, #-16]
   27074:	lsl	r3, r3, #1
   27078:	add	r3, r2, r3
   2707c:	ldrh	r3, [r3]
   27080:	and	r3, r3, #2
   27084:	cmp	r3, #0
   27088:	beq	27098 <ftello64@plt+0x159c0>
   2708c:	ldr	r1, [fp, #-16]
   27090:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27094:	bl	19dbc <ftello64@plt+0x86e4>
   27098:	ldr	r3, [fp, #-16]
   2709c:	add	r3, r3, #1
   270a0:	str	r3, [fp, #-16]
   270a4:	ldr	r3, [fp, #-16]
   270a8:	cmp	r3, #255	; 0xff
   270ac:	ble	27064 <ftello64@plt+0x1598c>
   270b0:	b	27a94 <ftello64@plt+0x163bc>
   270b4:	ldr	r1, [pc, #2540]	; 27aa8 <ftello64@plt+0x163d0>
   270b8:	ldr	r0, [fp, #-20]	; 0xffffffec
   270bc:	bl	11330 <strcmp@plt>
   270c0:	mov	r3, r0
   270c4:	cmp	r3, #0
   270c8:	bne	271b0 <ftello64@plt+0x15ad8>
   270cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   270d0:	cmp	r3, #0
   270d4:	movne	r3, #1
   270d8:	moveq	r3, #0
   270dc:	uxtb	r3, r3
   270e0:	cmp	r3, #0
   270e4:	beq	27154 <ftello64@plt+0x15a7c>
   270e8:	mov	r3, #0
   270ec:	str	r3, [fp, #-16]
   270f0:	b	27144 <ftello64@plt+0x15a6c>
   270f4:	bl	11528 <__ctype_b_loc@plt>
   270f8:	mov	r3, r0
   270fc:	ldr	r2, [r3]
   27100:	ldr	r3, [fp, #-16]
   27104:	lsl	r3, r3, #1
   27108:	add	r3, r2, r3
   2710c:	ldrh	r3, [r3]
   27110:	and	r3, r3, #512	; 0x200
   27114:	cmp	r3, #0
   27118:	beq	27138 <ftello64@plt+0x15a60>
   2711c:	ldr	r3, [fp, #-16]
   27120:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27124:	add	r3, r2, r3
   27128:	ldrb	r3, [r3]
   2712c:	mov	r1, r3
   27130:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27134:	bl	19dbc <ftello64@plt+0x86e4>
   27138:	ldr	r3, [fp, #-16]
   2713c:	add	r3, r3, #1
   27140:	str	r3, [fp, #-16]
   27144:	ldr	r3, [fp, #-16]
   27148:	cmp	r3, #255	; 0xff
   2714c:	ble	270f4 <ftello64@plt+0x15a1c>
   27150:	b	27a94 <ftello64@plt+0x163bc>
   27154:	mov	r3, #0
   27158:	str	r3, [fp, #-16]
   2715c:	b	271a0 <ftello64@plt+0x15ac8>
   27160:	bl	11528 <__ctype_b_loc@plt>
   27164:	mov	r3, r0
   27168:	ldr	r2, [r3]
   2716c:	ldr	r3, [fp, #-16]
   27170:	lsl	r3, r3, #1
   27174:	add	r3, r2, r3
   27178:	ldrh	r3, [r3]
   2717c:	and	r3, r3, #512	; 0x200
   27180:	cmp	r3, #0
   27184:	beq	27194 <ftello64@plt+0x15abc>
   27188:	ldr	r1, [fp, #-16]
   2718c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27190:	bl	19dbc <ftello64@plt+0x86e4>
   27194:	ldr	r3, [fp, #-16]
   27198:	add	r3, r3, #1
   2719c:	str	r3, [fp, #-16]
   271a0:	ldr	r3, [fp, #-16]
   271a4:	cmp	r3, #255	; 0xff
   271a8:	ble	27160 <ftello64@plt+0x15a88>
   271ac:	b	27a94 <ftello64@plt+0x163bc>
   271b0:	ldr	r1, [pc, #2304]	; 27ab8 <ftello64@plt+0x163e0>
   271b4:	ldr	r0, [fp, #-20]	; 0xffffffec
   271b8:	bl	11330 <strcmp@plt>
   271bc:	mov	r3, r0
   271c0:	cmp	r3, #0
   271c4:	bne	272ac <ftello64@plt+0x15bd4>
   271c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   271cc:	cmp	r3, #0
   271d0:	movne	r3, #1
   271d4:	moveq	r3, #0
   271d8:	uxtb	r3, r3
   271dc:	cmp	r3, #0
   271e0:	beq	27250 <ftello64@plt+0x15b78>
   271e4:	mov	r3, #0
   271e8:	str	r3, [fp, #-16]
   271ec:	b	27240 <ftello64@plt+0x15b68>
   271f0:	bl	11528 <__ctype_b_loc@plt>
   271f4:	mov	r3, r0
   271f8:	ldr	r2, [r3]
   271fc:	ldr	r3, [fp, #-16]
   27200:	lsl	r3, r3, #1
   27204:	add	r3, r2, r3
   27208:	ldrh	r3, [r3]
   2720c:	and	r3, r3, #8192	; 0x2000
   27210:	cmp	r3, #0
   27214:	beq	27234 <ftello64@plt+0x15b5c>
   27218:	ldr	r3, [fp, #-16]
   2721c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27220:	add	r3, r2, r3
   27224:	ldrb	r3, [r3]
   27228:	mov	r1, r3
   2722c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27230:	bl	19dbc <ftello64@plt+0x86e4>
   27234:	ldr	r3, [fp, #-16]
   27238:	add	r3, r3, #1
   2723c:	str	r3, [fp, #-16]
   27240:	ldr	r3, [fp, #-16]
   27244:	cmp	r3, #255	; 0xff
   27248:	ble	271f0 <ftello64@plt+0x15b18>
   2724c:	b	27a94 <ftello64@plt+0x163bc>
   27250:	mov	r3, #0
   27254:	str	r3, [fp, #-16]
   27258:	b	2729c <ftello64@plt+0x15bc4>
   2725c:	bl	11528 <__ctype_b_loc@plt>
   27260:	mov	r3, r0
   27264:	ldr	r2, [r3]
   27268:	ldr	r3, [fp, #-16]
   2726c:	lsl	r3, r3, #1
   27270:	add	r3, r2, r3
   27274:	ldrh	r3, [r3]
   27278:	and	r3, r3, #8192	; 0x2000
   2727c:	cmp	r3, #0
   27280:	beq	27290 <ftello64@plt+0x15bb8>
   27284:	ldr	r1, [fp, #-16]
   27288:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2728c:	bl	19dbc <ftello64@plt+0x86e4>
   27290:	ldr	r3, [fp, #-16]
   27294:	add	r3, r3, #1
   27298:	str	r3, [fp, #-16]
   2729c:	ldr	r3, [fp, #-16]
   272a0:	cmp	r3, #255	; 0xff
   272a4:	ble	2725c <ftello64@plt+0x15b84>
   272a8:	b	27a94 <ftello64@plt+0x163bc>
   272ac:	ldr	r1, [pc, #2040]	; 27aac <ftello64@plt+0x163d4>
   272b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   272b4:	bl	11330 <strcmp@plt>
   272b8:	mov	r3, r0
   272bc:	cmp	r3, #0
   272c0:	bne	273a8 <ftello64@plt+0x15cd0>
   272c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   272c8:	cmp	r3, #0
   272cc:	movne	r3, #1
   272d0:	moveq	r3, #0
   272d4:	uxtb	r3, r3
   272d8:	cmp	r3, #0
   272dc:	beq	2734c <ftello64@plt+0x15c74>
   272e0:	mov	r3, #0
   272e4:	str	r3, [fp, #-16]
   272e8:	b	2733c <ftello64@plt+0x15c64>
   272ec:	bl	11528 <__ctype_b_loc@plt>
   272f0:	mov	r3, r0
   272f4:	ldr	r2, [r3]
   272f8:	ldr	r3, [fp, #-16]
   272fc:	lsl	r3, r3, #1
   27300:	add	r3, r2, r3
   27304:	ldrh	r3, [r3]
   27308:	and	r3, r3, #1024	; 0x400
   2730c:	cmp	r3, #0
   27310:	beq	27330 <ftello64@plt+0x15c58>
   27314:	ldr	r3, [fp, #-16]
   27318:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2731c:	add	r3, r2, r3
   27320:	ldrb	r3, [r3]
   27324:	mov	r1, r3
   27328:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2732c:	bl	19dbc <ftello64@plt+0x86e4>
   27330:	ldr	r3, [fp, #-16]
   27334:	add	r3, r3, #1
   27338:	str	r3, [fp, #-16]
   2733c:	ldr	r3, [fp, #-16]
   27340:	cmp	r3, #255	; 0xff
   27344:	ble	272ec <ftello64@plt+0x15c14>
   27348:	b	27a94 <ftello64@plt+0x163bc>
   2734c:	mov	r3, #0
   27350:	str	r3, [fp, #-16]
   27354:	b	27398 <ftello64@plt+0x15cc0>
   27358:	bl	11528 <__ctype_b_loc@plt>
   2735c:	mov	r3, r0
   27360:	ldr	r2, [r3]
   27364:	ldr	r3, [fp, #-16]
   27368:	lsl	r3, r3, #1
   2736c:	add	r3, r2, r3
   27370:	ldrh	r3, [r3]
   27374:	and	r3, r3, #1024	; 0x400
   27378:	cmp	r3, #0
   2737c:	beq	2738c <ftello64@plt+0x15cb4>
   27380:	ldr	r1, [fp, #-16]
   27384:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27388:	bl	19dbc <ftello64@plt+0x86e4>
   2738c:	ldr	r3, [fp, #-16]
   27390:	add	r3, r3, #1
   27394:	str	r3, [fp, #-16]
   27398:	ldr	r3, [fp, #-16]
   2739c:	cmp	r3, #255	; 0xff
   273a0:	ble	27358 <ftello64@plt+0x15c80>
   273a4:	b	27a94 <ftello64@plt+0x163bc>
   273a8:	ldr	r1, [pc, #1804]	; 27abc <ftello64@plt+0x163e4>
   273ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   273b0:	bl	11330 <strcmp@plt>
   273b4:	mov	r3, r0
   273b8:	cmp	r3, #0
   273bc:	bne	274a4 <ftello64@plt+0x15dcc>
   273c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   273c4:	cmp	r3, #0
   273c8:	movne	r3, #1
   273cc:	moveq	r3, #0
   273d0:	uxtb	r3, r3
   273d4:	cmp	r3, #0
   273d8:	beq	27448 <ftello64@plt+0x15d70>
   273dc:	mov	r3, #0
   273e0:	str	r3, [fp, #-16]
   273e4:	b	27438 <ftello64@plt+0x15d60>
   273e8:	bl	11528 <__ctype_b_loc@plt>
   273ec:	mov	r3, r0
   273f0:	ldr	r2, [r3]
   273f4:	ldr	r3, [fp, #-16]
   273f8:	lsl	r3, r3, #1
   273fc:	add	r3, r2, r3
   27400:	ldrh	r3, [r3]
   27404:	and	r3, r3, #2048	; 0x800
   27408:	cmp	r3, #0
   2740c:	beq	2742c <ftello64@plt+0x15d54>
   27410:	ldr	r3, [fp, #-16]
   27414:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27418:	add	r3, r2, r3
   2741c:	ldrb	r3, [r3]
   27420:	mov	r1, r3
   27424:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27428:	bl	19dbc <ftello64@plt+0x86e4>
   2742c:	ldr	r3, [fp, #-16]
   27430:	add	r3, r3, #1
   27434:	str	r3, [fp, #-16]
   27438:	ldr	r3, [fp, #-16]
   2743c:	cmp	r3, #255	; 0xff
   27440:	ble	273e8 <ftello64@plt+0x15d10>
   27444:	b	27a94 <ftello64@plt+0x163bc>
   27448:	mov	r3, #0
   2744c:	str	r3, [fp, #-16]
   27450:	b	27494 <ftello64@plt+0x15dbc>
   27454:	bl	11528 <__ctype_b_loc@plt>
   27458:	mov	r3, r0
   2745c:	ldr	r2, [r3]
   27460:	ldr	r3, [fp, #-16]
   27464:	lsl	r3, r3, #1
   27468:	add	r3, r2, r3
   2746c:	ldrh	r3, [r3]
   27470:	and	r3, r3, #2048	; 0x800
   27474:	cmp	r3, #0
   27478:	beq	27488 <ftello64@plt+0x15db0>
   2747c:	ldr	r1, [fp, #-16]
   27480:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27484:	bl	19dbc <ftello64@plt+0x86e4>
   27488:	ldr	r3, [fp, #-16]
   2748c:	add	r3, r3, #1
   27490:	str	r3, [fp, #-16]
   27494:	ldr	r3, [fp, #-16]
   27498:	cmp	r3, #255	; 0xff
   2749c:	ble	27454 <ftello64@plt+0x15d7c>
   274a0:	b	27a94 <ftello64@plt+0x163bc>
   274a4:	ldr	r1, [pc, #1556]	; 27ac0 <ftello64@plt+0x163e8>
   274a8:	ldr	r0, [fp, #-20]	; 0xffffffec
   274ac:	bl	11330 <strcmp@plt>
   274b0:	mov	r3, r0
   274b4:	cmp	r3, #0
   274b8:	bne	275a0 <ftello64@plt+0x15ec8>
   274bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   274c0:	cmp	r3, #0
   274c4:	movne	r3, #1
   274c8:	moveq	r3, #0
   274cc:	uxtb	r3, r3
   274d0:	cmp	r3, #0
   274d4:	beq	27544 <ftello64@plt+0x15e6c>
   274d8:	mov	r3, #0
   274dc:	str	r3, [fp, #-16]
   274e0:	b	27534 <ftello64@plt+0x15e5c>
   274e4:	bl	11528 <__ctype_b_loc@plt>
   274e8:	mov	r3, r0
   274ec:	ldr	r2, [r3]
   274f0:	ldr	r3, [fp, #-16]
   274f4:	lsl	r3, r3, #1
   274f8:	add	r3, r2, r3
   274fc:	ldrh	r3, [r3]
   27500:	and	r3, r3, #16384	; 0x4000
   27504:	cmp	r3, #0
   27508:	beq	27528 <ftello64@plt+0x15e50>
   2750c:	ldr	r3, [fp, #-16]
   27510:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27514:	add	r3, r2, r3
   27518:	ldrb	r3, [r3]
   2751c:	mov	r1, r3
   27520:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27524:	bl	19dbc <ftello64@plt+0x86e4>
   27528:	ldr	r3, [fp, #-16]
   2752c:	add	r3, r3, #1
   27530:	str	r3, [fp, #-16]
   27534:	ldr	r3, [fp, #-16]
   27538:	cmp	r3, #255	; 0xff
   2753c:	ble	274e4 <ftello64@plt+0x15e0c>
   27540:	b	27a94 <ftello64@plt+0x163bc>
   27544:	mov	r3, #0
   27548:	str	r3, [fp, #-16]
   2754c:	b	27590 <ftello64@plt+0x15eb8>
   27550:	bl	11528 <__ctype_b_loc@plt>
   27554:	mov	r3, r0
   27558:	ldr	r2, [r3]
   2755c:	ldr	r3, [fp, #-16]
   27560:	lsl	r3, r3, #1
   27564:	add	r3, r2, r3
   27568:	ldrh	r3, [r3]
   2756c:	and	r3, r3, #16384	; 0x4000
   27570:	cmp	r3, #0
   27574:	beq	27584 <ftello64@plt+0x15eac>
   27578:	ldr	r1, [fp, #-16]
   2757c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27580:	bl	19dbc <ftello64@plt+0x86e4>
   27584:	ldr	r3, [fp, #-16]
   27588:	add	r3, r3, #1
   2758c:	str	r3, [fp, #-16]
   27590:	ldr	r3, [fp, #-16]
   27594:	cmp	r3, #255	; 0xff
   27598:	ble	27550 <ftello64@plt+0x15e78>
   2759c:	b	27a94 <ftello64@plt+0x163bc>
   275a0:	ldr	r1, [pc, #1276]	; 27aa4 <ftello64@plt+0x163cc>
   275a4:	ldr	r0, [fp, #-20]	; 0xffffffec
   275a8:	bl	11330 <strcmp@plt>
   275ac:	mov	r3, r0
   275b0:	cmp	r3, #0
   275b4:	bne	2769c <ftello64@plt+0x15fc4>
   275b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   275bc:	cmp	r3, #0
   275c0:	movne	r3, #1
   275c4:	moveq	r3, #0
   275c8:	uxtb	r3, r3
   275cc:	cmp	r3, #0
   275d0:	beq	27640 <ftello64@plt+0x15f68>
   275d4:	mov	r3, #0
   275d8:	str	r3, [fp, #-16]
   275dc:	b	27630 <ftello64@plt+0x15f58>
   275e0:	bl	11528 <__ctype_b_loc@plt>
   275e4:	mov	r3, r0
   275e8:	ldr	r2, [r3]
   275ec:	ldr	r3, [fp, #-16]
   275f0:	lsl	r3, r3, #1
   275f4:	add	r3, r2, r3
   275f8:	ldrh	r3, [r3]
   275fc:	and	r3, r3, #256	; 0x100
   27600:	cmp	r3, #0
   27604:	beq	27624 <ftello64@plt+0x15f4c>
   27608:	ldr	r3, [fp, #-16]
   2760c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27610:	add	r3, r2, r3
   27614:	ldrb	r3, [r3]
   27618:	mov	r1, r3
   2761c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27620:	bl	19dbc <ftello64@plt+0x86e4>
   27624:	ldr	r3, [fp, #-16]
   27628:	add	r3, r3, #1
   2762c:	str	r3, [fp, #-16]
   27630:	ldr	r3, [fp, #-16]
   27634:	cmp	r3, #255	; 0xff
   27638:	ble	275e0 <ftello64@plt+0x15f08>
   2763c:	b	27a94 <ftello64@plt+0x163bc>
   27640:	mov	r3, #0
   27644:	str	r3, [fp, #-16]
   27648:	b	2768c <ftello64@plt+0x15fb4>
   2764c:	bl	11528 <__ctype_b_loc@plt>
   27650:	mov	r3, r0
   27654:	ldr	r2, [r3]
   27658:	ldr	r3, [fp, #-16]
   2765c:	lsl	r3, r3, #1
   27660:	add	r3, r2, r3
   27664:	ldrh	r3, [r3]
   27668:	and	r3, r3, #256	; 0x100
   2766c:	cmp	r3, #0
   27670:	beq	27680 <ftello64@plt+0x15fa8>
   27674:	ldr	r1, [fp, #-16]
   27678:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2767c:	bl	19dbc <ftello64@plt+0x86e4>
   27680:	ldr	r3, [fp, #-16]
   27684:	add	r3, r3, #1
   27688:	str	r3, [fp, #-16]
   2768c:	ldr	r3, [fp, #-16]
   27690:	cmp	r3, #255	; 0xff
   27694:	ble	2764c <ftello64@plt+0x15f74>
   27698:	b	27a94 <ftello64@plt+0x163bc>
   2769c:	ldr	r1, [pc, #1056]	; 27ac4 <ftello64@plt+0x163ec>
   276a0:	ldr	r0, [fp, #-20]	; 0xffffffec
   276a4:	bl	11330 <strcmp@plt>
   276a8:	mov	r3, r0
   276ac:	cmp	r3, #0
   276b0:	bne	27798 <ftello64@plt+0x160c0>
   276b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   276b8:	cmp	r3, #0
   276bc:	movne	r3, #1
   276c0:	moveq	r3, #0
   276c4:	uxtb	r3, r3
   276c8:	cmp	r3, #0
   276cc:	beq	2773c <ftello64@plt+0x16064>
   276d0:	mov	r3, #0
   276d4:	str	r3, [fp, #-16]
   276d8:	b	2772c <ftello64@plt+0x16054>
   276dc:	bl	11528 <__ctype_b_loc@plt>
   276e0:	mov	r3, r0
   276e4:	ldr	r2, [r3]
   276e8:	ldr	r3, [fp, #-16]
   276ec:	lsl	r3, r3, #1
   276f0:	add	r3, r2, r3
   276f4:	ldrh	r3, [r3]
   276f8:	and	r3, r3, #1
   276fc:	cmp	r3, #0
   27700:	beq	27720 <ftello64@plt+0x16048>
   27704:	ldr	r3, [fp, #-16]
   27708:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2770c:	add	r3, r2, r3
   27710:	ldrb	r3, [r3]
   27714:	mov	r1, r3
   27718:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2771c:	bl	19dbc <ftello64@plt+0x86e4>
   27720:	ldr	r3, [fp, #-16]
   27724:	add	r3, r3, #1
   27728:	str	r3, [fp, #-16]
   2772c:	ldr	r3, [fp, #-16]
   27730:	cmp	r3, #255	; 0xff
   27734:	ble	276dc <ftello64@plt+0x16004>
   27738:	b	27a94 <ftello64@plt+0x163bc>
   2773c:	mov	r3, #0
   27740:	str	r3, [fp, #-16]
   27744:	b	27788 <ftello64@plt+0x160b0>
   27748:	bl	11528 <__ctype_b_loc@plt>
   2774c:	mov	r3, r0
   27750:	ldr	r2, [r3]
   27754:	ldr	r3, [fp, #-16]
   27758:	lsl	r3, r3, #1
   2775c:	add	r3, r2, r3
   27760:	ldrh	r3, [r3]
   27764:	and	r3, r3, #1
   27768:	cmp	r3, #0
   2776c:	beq	2777c <ftello64@plt+0x160a4>
   27770:	ldr	r1, [fp, #-16]
   27774:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27778:	bl	19dbc <ftello64@plt+0x86e4>
   2777c:	ldr	r3, [fp, #-16]
   27780:	add	r3, r3, #1
   27784:	str	r3, [fp, #-16]
   27788:	ldr	r3, [fp, #-16]
   2778c:	cmp	r3, #255	; 0xff
   27790:	ble	27748 <ftello64@plt+0x16070>
   27794:	b	27a94 <ftello64@plt+0x163bc>
   27798:	ldr	r1, [pc, #808]	; 27ac8 <ftello64@plt+0x163f0>
   2779c:	ldr	r0, [fp, #-20]	; 0xffffffec
   277a0:	bl	11330 <strcmp@plt>
   277a4:	mov	r3, r0
   277a8:	cmp	r3, #0
   277ac:	bne	27894 <ftello64@plt+0x161bc>
   277b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   277b4:	cmp	r3, #0
   277b8:	movne	r3, #1
   277bc:	moveq	r3, #0
   277c0:	uxtb	r3, r3
   277c4:	cmp	r3, #0
   277c8:	beq	27838 <ftello64@plt+0x16160>
   277cc:	mov	r3, #0
   277d0:	str	r3, [fp, #-16]
   277d4:	b	27828 <ftello64@plt+0x16150>
   277d8:	bl	11528 <__ctype_b_loc@plt>
   277dc:	mov	r3, r0
   277e0:	ldr	r2, [r3]
   277e4:	ldr	r3, [fp, #-16]
   277e8:	lsl	r3, r3, #1
   277ec:	add	r3, r2, r3
   277f0:	ldrh	r3, [r3]
   277f4:	sxth	r3, r3
   277f8:	cmp	r3, #0
   277fc:	bge	2781c <ftello64@plt+0x16144>
   27800:	ldr	r3, [fp, #-16]
   27804:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27808:	add	r3, r2, r3
   2780c:	ldrb	r3, [r3]
   27810:	mov	r1, r3
   27814:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27818:	bl	19dbc <ftello64@plt+0x86e4>
   2781c:	ldr	r3, [fp, #-16]
   27820:	add	r3, r3, #1
   27824:	str	r3, [fp, #-16]
   27828:	ldr	r3, [fp, #-16]
   2782c:	cmp	r3, #255	; 0xff
   27830:	ble	277d8 <ftello64@plt+0x16100>
   27834:	b	27a94 <ftello64@plt+0x163bc>
   27838:	mov	r3, #0
   2783c:	str	r3, [fp, #-16]
   27840:	b	27884 <ftello64@plt+0x161ac>
   27844:	bl	11528 <__ctype_b_loc@plt>
   27848:	mov	r3, r0
   2784c:	ldr	r2, [r3]
   27850:	ldr	r3, [fp, #-16]
   27854:	lsl	r3, r3, #1
   27858:	add	r3, r2, r3
   2785c:	ldrh	r3, [r3]
   27860:	sxth	r3, r3
   27864:	cmp	r3, #0
   27868:	bge	27878 <ftello64@plt+0x161a0>
   2786c:	ldr	r1, [fp, #-16]
   27870:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27874:	bl	19dbc <ftello64@plt+0x86e4>
   27878:	ldr	r3, [fp, #-16]
   2787c:	add	r3, r3, #1
   27880:	str	r3, [fp, #-16]
   27884:	ldr	r3, [fp, #-16]
   27888:	cmp	r3, #255	; 0xff
   2788c:	ble	27844 <ftello64@plt+0x1616c>
   27890:	b	27a94 <ftello64@plt+0x163bc>
   27894:	ldr	r1, [pc, #560]	; 27acc <ftello64@plt+0x163f4>
   27898:	ldr	r0, [fp, #-20]	; 0xffffffec
   2789c:	bl	11330 <strcmp@plt>
   278a0:	mov	r3, r0
   278a4:	cmp	r3, #0
   278a8:	bne	27990 <ftello64@plt+0x162b8>
   278ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   278b0:	cmp	r3, #0
   278b4:	movne	r3, #1
   278b8:	moveq	r3, #0
   278bc:	uxtb	r3, r3
   278c0:	cmp	r3, #0
   278c4:	beq	27934 <ftello64@plt+0x1625c>
   278c8:	mov	r3, #0
   278cc:	str	r3, [fp, #-16]
   278d0:	b	27924 <ftello64@plt+0x1624c>
   278d4:	bl	11528 <__ctype_b_loc@plt>
   278d8:	mov	r3, r0
   278dc:	ldr	r2, [r3]
   278e0:	ldr	r3, [fp, #-16]
   278e4:	lsl	r3, r3, #1
   278e8:	add	r3, r2, r3
   278ec:	ldrh	r3, [r3]
   278f0:	and	r3, r3, #4
   278f4:	cmp	r3, #0
   278f8:	beq	27918 <ftello64@plt+0x16240>
   278fc:	ldr	r3, [fp, #-16]
   27900:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27904:	add	r3, r2, r3
   27908:	ldrb	r3, [r3]
   2790c:	mov	r1, r3
   27910:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27914:	bl	19dbc <ftello64@plt+0x86e4>
   27918:	ldr	r3, [fp, #-16]
   2791c:	add	r3, r3, #1
   27920:	str	r3, [fp, #-16]
   27924:	ldr	r3, [fp, #-16]
   27928:	cmp	r3, #255	; 0xff
   2792c:	ble	278d4 <ftello64@plt+0x161fc>
   27930:	b	27a94 <ftello64@plt+0x163bc>
   27934:	mov	r3, #0
   27938:	str	r3, [fp, #-16]
   2793c:	b	27980 <ftello64@plt+0x162a8>
   27940:	bl	11528 <__ctype_b_loc@plt>
   27944:	mov	r3, r0
   27948:	ldr	r2, [r3]
   2794c:	ldr	r3, [fp, #-16]
   27950:	lsl	r3, r3, #1
   27954:	add	r3, r2, r3
   27958:	ldrh	r3, [r3]
   2795c:	and	r3, r3, #4
   27960:	cmp	r3, #0
   27964:	beq	27974 <ftello64@plt+0x1629c>
   27968:	ldr	r1, [fp, #-16]
   2796c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27970:	bl	19dbc <ftello64@plt+0x86e4>
   27974:	ldr	r3, [fp, #-16]
   27978:	add	r3, r3, #1
   2797c:	str	r3, [fp, #-16]
   27980:	ldr	r3, [fp, #-16]
   27984:	cmp	r3, #255	; 0xff
   27988:	ble	27940 <ftello64@plt+0x16268>
   2798c:	b	27a94 <ftello64@plt+0x163bc>
   27990:	ldr	r1, [pc, #312]	; 27ad0 <ftello64@plt+0x163f8>
   27994:	ldr	r0, [fp, #-20]	; 0xffffffec
   27998:	bl	11330 <strcmp@plt>
   2799c:	mov	r3, r0
   279a0:	cmp	r3, #0
   279a4:	bne	27a8c <ftello64@plt+0x163b4>
   279a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   279ac:	cmp	r3, #0
   279b0:	movne	r3, #1
   279b4:	moveq	r3, #0
   279b8:	uxtb	r3, r3
   279bc:	cmp	r3, #0
   279c0:	beq	27a30 <ftello64@plt+0x16358>
   279c4:	mov	r3, #0
   279c8:	str	r3, [fp, #-16]
   279cc:	b	27a20 <ftello64@plt+0x16348>
   279d0:	bl	11528 <__ctype_b_loc@plt>
   279d4:	mov	r3, r0
   279d8:	ldr	r2, [r3]
   279dc:	ldr	r3, [fp, #-16]
   279e0:	lsl	r3, r3, #1
   279e4:	add	r3, r2, r3
   279e8:	ldrh	r3, [r3]
   279ec:	and	r3, r3, #4096	; 0x1000
   279f0:	cmp	r3, #0
   279f4:	beq	27a14 <ftello64@plt+0x1633c>
   279f8:	ldr	r3, [fp, #-16]
   279fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   27a00:	add	r3, r2, r3
   27a04:	ldrb	r3, [r3]
   27a08:	mov	r1, r3
   27a0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27a10:	bl	19dbc <ftello64@plt+0x86e4>
   27a14:	ldr	r3, [fp, #-16]
   27a18:	add	r3, r3, #1
   27a1c:	str	r3, [fp, #-16]
   27a20:	ldr	r3, [fp, #-16]
   27a24:	cmp	r3, #255	; 0xff
   27a28:	ble	279d0 <ftello64@plt+0x162f8>
   27a2c:	b	27a94 <ftello64@plt+0x163bc>
   27a30:	mov	r3, #0
   27a34:	str	r3, [fp, #-16]
   27a38:	b	27a7c <ftello64@plt+0x163a4>
   27a3c:	bl	11528 <__ctype_b_loc@plt>
   27a40:	mov	r3, r0
   27a44:	ldr	r2, [r3]
   27a48:	ldr	r3, [fp, #-16]
   27a4c:	lsl	r3, r3, #1
   27a50:	add	r3, r2, r3
   27a54:	ldrh	r3, [r3]
   27a58:	and	r3, r3, #4096	; 0x1000
   27a5c:	cmp	r3, #0
   27a60:	beq	27a70 <ftello64@plt+0x16398>
   27a64:	ldr	r1, [fp, #-16]
   27a68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   27a6c:	bl	19dbc <ftello64@plt+0x86e4>
   27a70:	ldr	r3, [fp, #-16]
   27a74:	add	r3, r3, #1
   27a78:	str	r3, [fp, #-16]
   27a7c:	ldr	r3, [fp, #-16]
   27a80:	cmp	r3, #255	; 0xff
   27a84:	ble	27a3c <ftello64@plt+0x16364>
   27a88:	b	27a94 <ftello64@plt+0x163bc>
   27a8c:	mov	r3, #4
   27a90:	b	27a98 <ftello64@plt+0x163c0>
   27a94:	mov	r3, #0
   27a98:	mov	r0, r3
   27a9c:	sub	sp, fp, #8
   27aa0:	pop	{r4, fp, pc}
   27aa4:	andeq	sl, r3, ip, ror #6
   27aa8:	andeq	sl, r3, r4, ror r3
   27aac:	andeq	sl, r3, ip, ror r3
   27ab0:	andeq	sl, r3, r8, asr r3
   27ab4:	andeq	sl, r3, r4, lsl #7
   27ab8:	andeq	sl, r3, r4, ror #6
   27abc:	andeq	sl, r3, ip, lsl #7
   27ac0:	muleq	r3, r4, r3
   27ac4:	muleq	r3, ip, r3
   27ac8:	andeq	sl, r3, r4, lsr #7
   27acc:	andeq	sl, r3, ip, lsr #7
   27ad0:			; <UNDEFINED> instruction: 0x0003a3b4
   27ad4:	push	{fp, lr}
   27ad8:	add	fp, sp, #4
   27adc:	sub	sp, sp, #56	; 0x38
   27ae0:	str	r0, [fp, #-40]	; 0xffffffd8
   27ae4:	str	r1, [fp, #-44]	; 0xffffffd4
   27ae8:	str	r2, [fp, #-48]	; 0xffffffd0
   27aec:	str	r3, [fp, #-52]	; 0xffffffcc
   27af0:	mov	r3, #0
   27af4:	str	r3, [fp, #-28]	; 0xffffffe4
   27af8:	mov	r1, #1
   27afc:	mov	r0, #32
   27b00:	bl	351fc <ftello64@plt+0x23b24>
   27b04:	mov	r3, r0
   27b08:	str	r3, [fp, #-8]
   27b0c:	ldr	r3, [fp, #-8]
   27b10:	cmp	r3, #0
   27b14:	moveq	r3, #1
   27b18:	movne	r3, #0
   27b1c:	uxtb	r3, r3
   27b20:	cmp	r3, #0
   27b24:	beq	27b3c <ftello64@plt+0x16464>
   27b28:	ldr	r3, [fp, #8]
   27b2c:	mov	r2, #12
   27b30:	str	r2, [r3]
   27b34:	mov	r3, #0
   27b38:	b	27da8 <ftello64@plt+0x166d0>
   27b3c:	mov	r1, #1
   27b40:	mov	r0, #40	; 0x28
   27b44:	bl	351fc <ftello64@plt+0x23b24>
   27b48:	mov	r3, r0
   27b4c:	str	r3, [fp, #-12]
   27b50:	ldr	r3, [fp, #-12]
   27b54:	cmp	r3, #0
   27b58:	moveq	r3, #1
   27b5c:	movne	r3, #0
   27b60:	uxtb	r3, r3
   27b64:	cmp	r3, #0
   27b68:	beq	27b88 <ftello64@plt+0x164b0>
   27b6c:	ldr	r0, [fp, #-8]
   27b70:	bl	16624 <ftello64@plt+0x4f4c>
   27b74:	ldr	r3, [fp, #8]
   27b78:	mov	r2, #12
   27b7c:	str	r2, [r3]
   27b80:	mov	r3, #0
   27b84:	b	27da8 <ftello64@plt+0x166d0>
   27b88:	ldr	r2, [fp, #-12]
   27b8c:	ldrb	r3, [r2, #16]
   27b90:	ldrb	r1, [fp, #4]
   27b94:	and	r1, r1, #1
   27b98:	bic	r3, r3, #1
   27b9c:	orr	r3, r1, r3
   27ba0:	strb	r3, [r2, #16]
   27ba4:	sub	r2, fp, #28
   27ba8:	mov	r3, #0
   27bac:	str	r3, [sp, #4]
   27bb0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   27bb4:	str	r3, [sp]
   27bb8:	mov	r3, r2
   27bbc:	ldr	r2, [fp, #-12]
   27bc0:	ldr	r1, [fp, #-8]
   27bc4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   27bc8:	bl	26d84 <ftello64@plt+0x156ac>
   27bcc:	str	r0, [fp, #-16]
   27bd0:	ldr	r3, [fp, #-16]
   27bd4:	cmp	r3, #0
   27bd8:	movne	r3, #1
   27bdc:	moveq	r3, #0
   27be0:	uxtb	r3, r3
   27be4:	cmp	r3, #0
   27be8:	beq	27c30 <ftello64@plt+0x16558>
   27bec:	ldr	r0, [fp, #-8]
   27bf0:	bl	16624 <ftello64@plt+0x4f4c>
   27bf4:	ldr	r0, [fp, #-12]
   27bf8:	bl	27ed0 <ftello64@plt+0x167f8>
   27bfc:	ldr	r3, [fp, #8]
   27c00:	ldr	r2, [fp, #-16]
   27c04:	str	r2, [r3]
   27c08:	mov	r3, #0
   27c0c:	b	27da8 <ftello64@plt+0x166d0>
   27c10:	ldr	r3, [fp, #-52]	; 0xffffffcc
   27c14:	ldrb	r3, [r3]
   27c18:	mov	r1, r3
   27c1c:	ldr	r0, [fp, #-8]
   27c20:	bl	19dbc <ftello64@plt+0x86e4>
   27c24:	ldr	r3, [fp, #-52]	; 0xffffffcc
   27c28:	add	r3, r3, #1
   27c2c:	str	r3, [fp, #-52]	; 0xffffffcc
   27c30:	ldr	r3, [fp, #-52]	; 0xffffffcc
   27c34:	ldrb	r3, [r3]
   27c38:	cmp	r3, #0
   27c3c:	bne	27c10 <ftello64@plt+0x16538>
   27c40:	ldrb	r3, [fp, #4]
   27c44:	cmp	r3, #0
   27c48:	beq	27c54 <ftello64@plt+0x1657c>
   27c4c:	ldr	r0, [fp, #-8]
   27c50:	bl	19fe4 <ftello64@plt+0x890c>
   27c54:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27c58:	ldr	r3, [r3, #92]	; 0x5c
   27c5c:	cmp	r3, #1
   27c60:	ble	27c78 <ftello64@plt+0x165a0>
   27c64:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27c68:	ldr	r3, [r3, #60]	; 0x3c
   27c6c:	mov	r1, r3
   27c70:	ldr	r0, [fp, #-8]
   27c74:	bl	1a0dc <ftello64@plt+0x8a04>
   27c78:	sub	r3, fp, #36	; 0x24
   27c7c:	mov	r2, #0
   27c80:	str	r2, [r3]
   27c84:	str	r2, [r3, #4]
   27c88:	ldr	r3, [fp, #-8]
   27c8c:	str	r3, [fp, #-36]	; 0xffffffdc
   27c90:	mov	r3, #3
   27c94:	strb	r3, [fp, #-32]	; 0xffffffe0
   27c98:	sub	r3, fp, #36	; 0x24
   27c9c:	mov	r2, #0
   27ca0:	mov	r1, #0
   27ca4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27ca8:	bl	27f90 <ftello64@plt+0x168b8>
   27cac:	str	r0, [fp, #-20]	; 0xffffffec
   27cb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   27cb4:	cmp	r3, #0
   27cb8:	moveq	r3, #1
   27cbc:	movne	r3, #0
   27cc0:	uxtb	r3, r3
   27cc4:	cmp	r3, #0
   27cc8:	bne	27d7c <ftello64@plt+0x166a4>
   27ccc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   27cd0:	ldr	r3, [r3, #92]	; 0x5c
   27cd4:	cmp	r3, #1
   27cd8:	ble	27d6c <ftello64@plt+0x16694>
   27cdc:	mov	r3, #6
   27ce0:	strb	r3, [fp, #-32]	; 0xffffffe0
   27ce4:	ldr	r3, [fp, #-12]
   27ce8:	str	r3, [fp, #-36]	; 0xffffffdc
   27cec:	ldr	r2, [fp, #-40]	; 0xffffffd8
   27cf0:	ldrb	r3, [r2, #88]	; 0x58
   27cf4:	orr	r3, r3, #2
   27cf8:	strb	r3, [r2, #88]	; 0x58
   27cfc:	sub	r3, fp, #36	; 0x24
   27d00:	mov	r2, #0
   27d04:	mov	r1, #0
   27d08:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27d0c:	bl	27f90 <ftello64@plt+0x168b8>
   27d10:	str	r0, [fp, #-24]	; 0xffffffe8
   27d14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   27d18:	cmp	r3, #0
   27d1c:	moveq	r3, #1
   27d20:	movne	r3, #0
   27d24:	uxtb	r3, r3
   27d28:	cmp	r3, #0
   27d2c:	bne	27d84 <ftello64@plt+0x166ac>
   27d30:	mov	r3, #10
   27d34:	ldr	r2, [fp, #-24]	; 0xffffffe8
   27d38:	ldr	r1, [fp, #-20]	; 0xffffffec
   27d3c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   27d40:	bl	27f34 <ftello64@plt+0x1685c>
   27d44:	str	r0, [fp, #-20]	; 0xffffffec
   27d48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   27d4c:	cmp	r3, #0
   27d50:	movne	r3, #1
   27d54:	moveq	r3, #0
   27d58:	uxtb	r3, r3
   27d5c:	cmp	r3, #0
   27d60:	beq	27d88 <ftello64@plt+0x166b0>
   27d64:	ldr	r3, [fp, #-20]	; 0xffffffec
   27d68:	b	27da8 <ftello64@plt+0x166d0>
   27d6c:	ldr	r0, [fp, #-12]
   27d70:	bl	27ed0 <ftello64@plt+0x167f8>
   27d74:	ldr	r3, [fp, #-20]	; 0xffffffec
   27d78:	b	27da8 <ftello64@plt+0x166d0>
   27d7c:	nop			; (mov r0, r0)
   27d80:	b	27d88 <ftello64@plt+0x166b0>
   27d84:	nop			; (mov r0, r0)
   27d88:	ldr	r0, [fp, #-8]
   27d8c:	bl	16624 <ftello64@plt+0x4f4c>
   27d90:	ldr	r0, [fp, #-12]
   27d94:	bl	27ed0 <ftello64@plt+0x167f8>
   27d98:	ldr	r3, [fp, #8]
   27d9c:	mov	r2, #12
   27da0:	str	r2, [r3]
   27da4:	mov	r3, #0
   27da8:	mov	r0, r3
   27dac:	sub	sp, fp, #4
   27db0:	pop	{fp, pc}
   27db4:	push	{fp, lr}
   27db8:	add	fp, sp, #4
   27dbc:	sub	sp, sp, #24
   27dc0:	str	r0, [fp, #-16]
   27dc4:	str	r1, [fp, #-20]	; 0xffffffec
   27dc8:	str	r2, [fp, #-24]	; 0xffffffe8
   27dcc:	mvn	r3, #0
   27dd0:	str	r3, [fp, #-8]
   27dd4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   27dd8:	ldr	r1, [fp, #-16]
   27ddc:	ldr	r0, [fp, #-20]	; 0xffffffec
   27de0:	bl	23348 <ftello64@plt+0x11c70>
   27de4:	ldr	r3, [fp, #-20]	; 0xffffffec
   27de8:	ldrb	r3, [r3]
   27dec:	strb	r3, [fp, #-9]
   27df0:	ldr	r3, [fp, #-20]	; 0xffffffec
   27df4:	ldrb	r3, [r3, #4]
   27df8:	cmp	r3, #2
   27dfc:	moveq	r3, #1
   27e00:	movne	r3, #0
   27e04:	uxtb	r3, r3
   27e08:	cmp	r3, #0
   27e0c:	beq	27e18 <ftello64@plt+0x16740>
   27e10:	mvn	r3, #1
   27e14:	b	27ec4 <ftello64@plt+0x167ec>
   27e18:	ldr	r3, [fp, #-20]	; 0xffffffec
   27e1c:	ldrb	r3, [r3, #4]
   27e20:	cmp	r3, #24
   27e24:	beq	27ec0 <ftello64@plt+0x167e8>
   27e28:	ldrb	r3, [fp, #-9]
   27e2c:	cmp	r3, #44	; 0x2c
   27e30:	beq	27ec0 <ftello64@plt+0x167e8>
   27e34:	ldr	r3, [fp, #-20]	; 0xffffffec
   27e38:	ldrb	r3, [r3, #4]
   27e3c:	cmp	r3, #1
   27e40:	bne	27eb4 <ftello64@plt+0x167dc>
   27e44:	ldrb	r3, [fp, #-9]
   27e48:	cmp	r3, #47	; 0x2f
   27e4c:	bls	27eb4 <ftello64@plt+0x167dc>
   27e50:	ldrb	r3, [fp, #-9]
   27e54:	cmp	r3, #57	; 0x39
   27e58:	bhi	27eb4 <ftello64@plt+0x167dc>
   27e5c:	ldr	r3, [fp, #-8]
   27e60:	cmn	r3, #2
   27e64:	beq	27eb4 <ftello64@plt+0x167dc>
   27e68:	ldr	r3, [fp, #-8]
   27e6c:	cmn	r3, #1
   27e70:	bne	27e80 <ftello64@plt+0x167a8>
   27e74:	ldrb	r3, [fp, #-9]
   27e78:	sub	r3, r3, #48	; 0x30
   27e7c:	b	27eb8 <ftello64@plt+0x167e0>
   27e80:	ldr	r2, [fp, #-8]
   27e84:	mov	r3, r2
   27e88:	lsl	r3, r3, #2
   27e8c:	add	r3, r3, r2
   27e90:	lsl	r3, r3, #1
   27e94:	mov	r2, r3
   27e98:	ldrb	r3, [fp, #-9]
   27e9c:	add	r3, r2, r3
   27ea0:	sub	r3, r3, #48	; 0x30
   27ea4:	cmp	r3, #32768	; 0x8000
   27ea8:	movlt	r3, r3
   27eac:	movge	r3, #32768	; 0x8000
   27eb0:	b	27eb8 <ftello64@plt+0x167e0>
   27eb4:	mvn	r3, #1
   27eb8:	str	r3, [fp, #-8]
   27ebc:	b	27dd4 <ftello64@plt+0x166fc>
   27ec0:	ldr	r3, [fp, #-8]
   27ec4:	mov	r0, r3
   27ec8:	sub	sp, fp, #4
   27ecc:	pop	{fp, pc}
   27ed0:	push	{fp, lr}
   27ed4:	add	fp, sp, #4
   27ed8:	sub	sp, sp, #8
   27edc:	str	r0, [fp, #-8]
   27ee0:	ldr	r3, [fp, #-8]
   27ee4:	ldr	r3, [r3]
   27ee8:	mov	r0, r3
   27eec:	bl	16624 <ftello64@plt+0x4f4c>
   27ef0:	ldr	r3, [fp, #-8]
   27ef4:	ldr	r3, [r3, #4]
   27ef8:	mov	r0, r3
   27efc:	bl	16624 <ftello64@plt+0x4f4c>
   27f00:	ldr	r3, [fp, #-8]
   27f04:	ldr	r3, [r3, #8]
   27f08:	mov	r0, r3
   27f0c:	bl	16624 <ftello64@plt+0x4f4c>
   27f10:	ldr	r3, [fp, #-8]
   27f14:	ldr	r3, [r3, #12]
   27f18:	mov	r0, r3
   27f1c:	bl	16624 <ftello64@plt+0x4f4c>
   27f20:	ldr	r0, [fp, #-8]
   27f24:	bl	16624 <ftello64@plt+0x4f4c>
   27f28:	nop			; (mov r0, r0)
   27f2c:	sub	sp, fp, #4
   27f30:	pop	{fp, pc}
   27f34:	push	{fp, lr}
   27f38:	add	fp, sp, #4
   27f3c:	sub	sp, sp, #24
   27f40:	str	r0, [fp, #-16]
   27f44:	str	r1, [fp, #-20]	; 0xffffffec
   27f48:	str	r2, [fp, #-24]	; 0xffffffe8
   27f4c:	str	r3, [fp, #-28]	; 0xffffffe4
   27f50:	sub	r3, fp, #12
   27f54:	mov	r2, #0
   27f58:	str	r2, [r3]
   27f5c:	str	r2, [r3, #4]
   27f60:	ldr	r3, [fp, #-28]	; 0xffffffe4
   27f64:	uxtb	r3, r3
   27f68:	strb	r3, [fp, #-8]
   27f6c:	sub	r3, fp, #12
   27f70:	ldr	r2, [fp, #-24]	; 0xffffffe8
   27f74:	ldr	r1, [fp, #-20]	; 0xffffffec
   27f78:	ldr	r0, [fp, #-16]
   27f7c:	bl	27f90 <ftello64@plt+0x168b8>
   27f80:	mov	r3, r0
   27f84:	mov	r0, r3
   27f88:	sub	sp, fp, #4
   27f8c:	pop	{fp, pc}
   27f90:	push	{fp, lr}
   27f94:	add	fp, sp, #4
   27f98:	sub	sp, sp, #24
   27f9c:	str	r0, [fp, #-16]
   27fa0:	str	r1, [fp, #-20]	; 0xffffffec
   27fa4:	str	r2, [fp, #-24]	; 0xffffffe8
   27fa8:	str	r3, [fp, #-28]	; 0xffffffe4
   27fac:	ldr	r3, [fp, #-16]
   27fb0:	ldr	r3, [r3, #64]	; 0x40
   27fb4:	cmp	r3, #31
   27fb8:	moveq	r3, #1
   27fbc:	movne	r3, #0
   27fc0:	uxtb	r3, r3
   27fc4:	cmp	r3, #0
   27fc8:	beq	28018 <ftello64@plt+0x16940>
   27fcc:	mov	r0, #996	; 0x3e4
   27fd0:	bl	352c0 <ftello64@plt+0x23be8>
   27fd4:	mov	r3, r0
   27fd8:	str	r3, [fp, #-8]
   27fdc:	ldr	r3, [fp, #-8]
   27fe0:	cmp	r3, #0
   27fe4:	bne	27ff0 <ftello64@plt+0x16918>
   27fe8:	mov	r3, #0
   27fec:	b	280f4 <ftello64@plt+0x16a1c>
   27ff0:	ldr	r3, [fp, #-16]
   27ff4:	ldr	r2, [r3, #56]	; 0x38
   27ff8:	ldr	r3, [fp, #-8]
   27ffc:	str	r2, [r3]
   28000:	ldr	r3, [fp, #-16]
   28004:	ldr	r2, [fp, #-8]
   28008:	str	r2, [r3, #56]	; 0x38
   2800c:	ldr	r3, [fp, #-16]
   28010:	mov	r2, #0
   28014:	str	r2, [r3, #64]	; 0x40
   28018:	ldr	r3, [fp, #-16]
   2801c:	ldr	r2, [r3, #56]	; 0x38
   28020:	ldr	r3, [fp, #-16]
   28024:	ldr	r3, [r3, #64]	; 0x40
   28028:	add	r0, r3, #1
   2802c:	ldr	r1, [fp, #-16]
   28030:	str	r0, [r1, #64]	; 0x40
   28034:	lsl	r3, r3, #5
   28038:	add	r3, r2, r3
   2803c:	add	r3, r3, #4
   28040:	str	r3, [fp, #-12]
   28044:	ldr	r3, [fp, #-12]
   28048:	mov	r2, #0
   2804c:	str	r2, [r3]
   28050:	ldr	r3, [fp, #-12]
   28054:	ldr	r2, [fp, #-20]	; 0xffffffec
   28058:	str	r2, [r3, #4]
   2805c:	ldr	r3, [fp, #-12]
   28060:	ldr	r2, [fp, #-24]	; 0xffffffe8
   28064:	str	r2, [r3, #8]
   28068:	ldr	r3, [fp, #-12]
   2806c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   28070:	add	r3, r3, #20
   28074:	ldm	r2, {r0, r1}
   28078:	stm	r3, {r0, r1}
   2807c:	ldr	r2, [fp, #-12]
   28080:	ldrb	r3, [r2, #26]
   28084:	bic	r3, r3, #4
   28088:	strb	r3, [r2, #26]
   2808c:	ldr	r2, [fp, #-12]
   28090:	ldrb	r3, [r2, #26]
   28094:	bic	r3, r3, #8
   28098:	strb	r3, [r2, #26]
   2809c:	ldr	r3, [fp, #-12]
   280a0:	mov	r2, #0
   280a4:	str	r2, [r3, #12]
   280a8:	ldr	r3, [fp, #-12]
   280ac:	mov	r2, #0
   280b0:	str	r2, [r3, #16]
   280b4:	ldr	r3, [fp, #-12]
   280b8:	mvn	r2, #0
   280bc:	str	r2, [r3, #28]
   280c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   280c4:	cmp	r3, #0
   280c8:	beq	280d8 <ftello64@plt+0x16a00>
   280cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   280d0:	ldr	r2, [fp, #-12]
   280d4:	str	r2, [r3]
   280d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   280dc:	cmp	r3, #0
   280e0:	beq	280f0 <ftello64@plt+0x16a18>
   280e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   280e8:	ldr	r2, [fp, #-12]
   280ec:	str	r2, [r3]
   280f0:	ldr	r3, [fp, #-12]
   280f4:	mov	r0, r3
   280f8:	sub	sp, fp, #4
   280fc:	pop	{fp, pc}
   28100:	push	{fp}		; (str fp, [sp, #-4]!)
   28104:	add	fp, sp, #0
   28108:	sub	sp, sp, #20
   2810c:	str	r0, [fp, #-16]
   28110:	str	r1, [fp, #-20]	; 0xffffffec
   28114:	ldr	r3, [fp, #-16]
   28118:	str	r3, [fp, #-8]
   2811c:	ldr	r3, [fp, #-20]	; 0xffffffec
   28120:	ldrb	r3, [r3, #24]
   28124:	cmp	r3, #17
   28128:	bne	28150 <ftello64@plt+0x16a78>
   2812c:	ldr	r3, [fp, #-20]	; 0xffffffec
   28130:	ldr	r2, [r3, #20]
   28134:	ldr	r3, [fp, #-8]
   28138:	cmp	r2, r3
   2813c:	bne	28150 <ftello64@plt+0x16a78>
   28140:	ldr	r2, [fp, #-20]	; 0xffffffec
   28144:	ldrb	r3, [r2, #26]
   28148:	orr	r3, r3, #8
   2814c:	strb	r3, [r2, #26]
   28150:	mov	r3, #0
   28154:	mov	r0, r3
   28158:	add	sp, fp, #0
   2815c:	pop	{fp}		; (ldr fp, [sp], #4)
   28160:	bx	lr
   28164:	push	{fp, lr}
   28168:	add	fp, sp, #4
   2816c:	sub	sp, sp, #8
   28170:	str	r0, [fp, #-8]
   28174:	ldr	r3, [fp, #-8]
   28178:	ldrb	r3, [r3, #4]
   2817c:	cmp	r3, #6
   28180:	bne	281b0 <ftello64@plt+0x16ad8>
   28184:	ldr	r3, [fp, #-8]
   28188:	ldrb	r3, [r3, #6]
   2818c:	and	r3, r3, #4
   28190:	uxtb	r3, r3
   28194:	cmp	r3, #0
   28198:	bne	281b0 <ftello64@plt+0x16ad8>
   2819c:	ldr	r3, [fp, #-8]
   281a0:	ldr	r3, [r3]
   281a4:	mov	r0, r3
   281a8:	bl	27ed0 <ftello64@plt+0x167f8>
   281ac:	b	281e8 <ftello64@plt+0x16b10>
   281b0:	ldr	r3, [fp, #-8]
   281b4:	ldrb	r3, [r3, #4]
   281b8:	cmp	r3, #3
   281bc:	bne	281e8 <ftello64@plt+0x16b10>
   281c0:	ldr	r3, [fp, #-8]
   281c4:	ldrb	r3, [r3, #6]
   281c8:	and	r3, r3, #4
   281cc:	uxtb	r3, r3
   281d0:	cmp	r3, #0
   281d4:	bne	281e8 <ftello64@plt+0x16b10>
   281d8:	ldr	r3, [fp, #-8]
   281dc:	ldr	r3, [r3]
   281e0:	mov	r0, r3
   281e4:	bl	16624 <ftello64@plt+0x4f4c>
   281e8:	nop			; (mov r0, r0)
   281ec:	sub	sp, fp, #4
   281f0:	pop	{fp, pc}
   281f4:	push	{fp, lr}
   281f8:	add	fp, sp, #4
   281fc:	sub	sp, sp, #8
   28200:	str	r0, [fp, #-8]
   28204:	str	r1, [fp, #-12]
   28208:	ldr	r3, [fp, #-12]
   2820c:	add	r3, r3, #20
   28210:	mov	r0, r3
   28214:	bl	28164 <ftello64@plt+0x16a8c>
   28218:	mov	r3, #0
   2821c:	mov	r0, r3
   28220:	sub	sp, fp, #4
   28224:	pop	{fp, pc}
   28228:	push	{fp, lr}
   2822c:	add	fp, sp, #4
   28230:	sub	sp, sp, #32
   28234:	str	r0, [fp, #-32]	; 0xffffffe0
   28238:	str	r1, [fp, #-36]	; 0xffffffdc
   2823c:	sub	r3, fp, #24
   28240:	str	r3, [fp, #-12]
   28244:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28248:	ldr	r3, [r3]
   2824c:	str	r3, [fp, #-16]
   28250:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28254:	str	r3, [fp, #-8]
   28258:	ldr	r3, [fp, #-8]
   2825c:	add	r3, r3, #20
   28260:	mov	r2, #0
   28264:	mov	r1, #0
   28268:	ldr	r0, [fp, #-36]	; 0xffffffdc
   2826c:	bl	27f90 <ftello64@plt+0x168b8>
   28270:	mov	r2, r0
   28274:	ldr	r3, [fp, #-12]
   28278:	str	r2, [r3]
   2827c:	ldr	r3, [fp, #-12]
   28280:	ldr	r3, [r3]
   28284:	cmp	r3, #0
   28288:	bne	28294 <ftello64@plt+0x16bbc>
   2828c:	mov	r3, #0
   28290:	b	28370 <ftello64@plt+0x16c98>
   28294:	ldr	r3, [fp, #-12]
   28298:	ldr	r3, [r3]
   2829c:	ldr	r2, [fp, #-16]
   282a0:	str	r2, [r3]
   282a4:	ldr	r3, [fp, #-12]
   282a8:	ldr	r2, [r3]
   282ac:	ldrb	r3, [r2, #26]
   282b0:	orr	r3, r3, #4
   282b4:	strb	r3, [r2, #26]
   282b8:	ldr	r3, [fp, #-12]
   282bc:	ldr	r3, [r3]
   282c0:	str	r3, [fp, #-16]
   282c4:	ldr	r3, [fp, #-8]
   282c8:	ldr	r3, [r3, #4]
   282cc:	cmp	r3, #0
   282d0:	beq	282f0 <ftello64@plt+0x16c18>
   282d4:	ldr	r3, [fp, #-8]
   282d8:	ldr	r3, [r3, #4]
   282dc:	str	r3, [fp, #-8]
   282e0:	ldr	r3, [fp, #-16]
   282e4:	add	r3, r3, #4
   282e8:	str	r3, [fp, #-12]
   282ec:	b	28258 <ftello64@plt+0x16b80>
   282f0:	mov	r3, #0
   282f4:	str	r3, [fp, #-20]	; 0xffffffec
   282f8:	b	28330 <ftello64@plt+0x16c58>
   282fc:	ldr	r3, [fp, #-8]
   28300:	str	r3, [fp, #-20]	; 0xffffffec
   28304:	ldr	r3, [fp, #-8]
   28308:	ldr	r3, [r3]
   2830c:	str	r3, [fp, #-8]
   28310:	ldr	r3, [fp, #-16]
   28314:	ldr	r3, [r3]
   28318:	str	r3, [fp, #-16]
   2831c:	ldr	r3, [fp, #-8]
   28320:	cmp	r3, #0
   28324:	bne	28330 <ftello64@plt+0x16c58>
   28328:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2832c:	b	28370 <ftello64@plt+0x16c98>
   28330:	ldr	r3, [fp, #-8]
   28334:	ldr	r2, [r3, #8]
   28338:	ldr	r3, [fp, #-20]	; 0xffffffec
   2833c:	cmp	r2, r3
   28340:	beq	282fc <ftello64@plt+0x16c24>
   28344:	ldr	r3, [fp, #-8]
   28348:	ldr	r3, [r3, #8]
   2834c:	cmp	r3, #0
   28350:	beq	282fc <ftello64@plt+0x16c24>
   28354:	ldr	r3, [fp, #-8]
   28358:	ldr	r3, [r3, #8]
   2835c:	str	r3, [fp, #-8]
   28360:	ldr	r3, [fp, #-16]
   28364:	add	r3, r3, #8
   28368:	str	r3, [fp, #-12]
   2836c:	b	28258 <ftello64@plt+0x16b80>
   28370:	mov	r0, r3
   28374:	sub	sp, fp, #4
   28378:	pop	{fp, pc}
   2837c:	push	{fp, lr}
   28380:	add	fp, sp, #4
   28384:	sub	sp, sp, #56	; 0x38
   28388:	str	r0, [fp, #-24]	; 0xffffffe8
   2838c:	str	r1, [fp, #-28]	; 0xffffffe4
   28390:	str	r2, [fp, #-32]	; 0xffffffe0
   28394:	str	r3, [fp, #-36]	; 0xffffffdc
   28398:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2839c:	ldr	r3, [r3]
   283a0:	str	r3, [fp, #-20]	; 0xffffffec
   283a4:	ldr	r3, [fp, #4]
   283a8:	bic	r3, r3, #7
   283ac:	cmp	r3, #0
   283b0:	beq	283bc <ftello64@plt+0x16ce4>
   283b4:	mov	r3, #2
   283b8:	b	28500 <ftello64@plt+0x16e28>
   283bc:	ldr	r3, [fp, #4]
   283c0:	and	r3, r3, #4
   283c4:	cmp	r3, #0
   283c8:	beq	283e8 <ftello64@plt+0x16d10>
   283cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   283d0:	ldr	r3, [r3]
   283d4:	str	r3, [fp, #-12]
   283d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   283dc:	ldr	r3, [r3, #4]
   283e0:	str	r3, [fp, #-16]
   283e4:	b	28400 <ftello64@plt+0x16d28>
   283e8:	mov	r3, #0
   283ec:	str	r3, [fp, #-12]
   283f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   283f4:	bl	11558 <strlen@plt>
   283f8:	mov	r3, r0
   283fc:	str	r3, [fp, #-16]
   28400:	ldr	r3, [pc, #260]	; 2850c <ftello64@plt+0x16e34>
   28404:	cmp	r3, #0
   28408:	bne	28418 <ftello64@plt+0x16d40>
   2840c:	ldr	r3, [pc, #252]	; 28510 <ftello64@plt+0x16e38>
   28410:	cmp	r3, #0
   28414:	beq	28428 <ftello64@plt+0x16d50>
   28418:	ldr	r3, [fp, #-20]	; 0xffffffec
   2841c:	add	r3, r3, #136	; 0x88
   28420:	mov	r0, r3
   28424:	bl	11384 <pthread_mutex_lock@plt>
   28428:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2842c:	ldrb	r3, [r3, #28]
   28430:	and	r3, r3, #16
   28434:	uxtb	r3, r3
   28438:	cmp	r3, #0
   2843c:	beq	28484 <ftello64@plt+0x16dac>
   28440:	ldr	r3, [fp, #4]
   28444:	str	r3, [sp, #16]
   28448:	mov	r3, #0
   2844c:	str	r3, [sp, #12]
   28450:	mov	r3, #0
   28454:	str	r3, [sp, #8]
   28458:	ldr	r3, [fp, #-16]
   2845c:	str	r3, [sp, #4]
   28460:	ldr	r3, [fp, #-16]
   28464:	str	r3, [sp]
   28468:	ldr	r3, [fp, #-12]
   2846c:	ldr	r2, [fp, #-16]
   28470:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28474:	ldr	r0, [fp, #-24]	; 0xffffffe8
   28478:	bl	29154 <ftello64@plt+0x17a7c>
   2847c:	str	r0, [fp, #-8]
   28480:	b	284c4 <ftello64@plt+0x16dec>
   28484:	ldr	r3, [fp, #4]
   28488:	str	r3, [sp, #16]
   2848c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   28490:	str	r3, [sp, #12]
   28494:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28498:	str	r3, [sp, #8]
   2849c:	ldr	r3, [fp, #-16]
   284a0:	str	r3, [sp, #4]
   284a4:	ldr	r3, [fp, #-16]
   284a8:	str	r3, [sp]
   284ac:	ldr	r3, [fp, #-12]
   284b0:	ldr	r2, [fp, #-16]
   284b4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   284b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   284bc:	bl	29154 <ftello64@plt+0x17a7c>
   284c0:	str	r0, [fp, #-8]
   284c4:	ldr	r3, [pc, #64]	; 2850c <ftello64@plt+0x16e34>
   284c8:	cmp	r3, #0
   284cc:	bne	284dc <ftello64@plt+0x16e04>
   284d0:	ldr	r3, [pc, #56]	; 28510 <ftello64@plt+0x16e38>
   284d4:	cmp	r3, #0
   284d8:	beq	284ec <ftello64@plt+0x16e14>
   284dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   284e0:	add	r3, r3, #136	; 0x88
   284e4:	mov	r0, r3
   284e8:	bl	112c4 <pthread_mutex_unlock@plt>
   284ec:	ldr	r3, [fp, #-8]
   284f0:	cmp	r3, #0
   284f4:	movne	r3, #1
   284f8:	moveq	r3, #0
   284fc:	uxtb	r3, r3
   28500:	mov	r0, r3
   28504:	sub	sp, fp, #4
   28508:	pop	{fp, pc}
	...
   28514:	push	{fp, lr}
   28518:	add	fp, sp, #4
   2851c:	sub	sp, sp, #32
   28520:	str	r0, [fp, #-8]
   28524:	str	r1, [fp, #-12]
   28528:	str	r2, [fp, #-16]
   2852c:	str	r3, [fp, #-20]	; 0xffffffec
   28530:	mov	r3, #1
   28534:	str	r3, [sp, #12]
   28538:	ldr	r3, [fp, #4]
   2853c:	str	r3, [sp, #8]
   28540:	ldr	r3, [fp, #-16]
   28544:	str	r3, [sp, #4]
   28548:	mov	r3, #0
   2854c:	str	r3, [sp]
   28550:	ldr	r3, [fp, #-20]	; 0xffffffec
   28554:	ldr	r2, [fp, #-16]
   28558:	ldr	r1, [fp, #-12]
   2855c:	ldr	r0, [fp, #-8]
   28560:	bl	288e8 <ftello64@plt+0x17210>
   28564:	mov	r3, r0
   28568:	mov	r0, r3
   2856c:	sub	sp, fp, #4
   28570:	pop	{fp, pc}
   28574:	push	{fp, lr}
   28578:	add	fp, sp, #4
   2857c:	sub	sp, sp, #32
   28580:	str	r0, [fp, #-8]
   28584:	str	r1, [fp, #-12]
   28588:	str	r2, [fp, #-16]
   2858c:	str	r3, [fp, #-20]	; 0xffffffec
   28590:	mov	r3, #0
   28594:	str	r3, [sp, #12]
   28598:	ldr	r3, [fp, #8]
   2859c:	str	r3, [sp, #8]
   285a0:	ldr	r3, [fp, #-16]
   285a4:	str	r3, [sp, #4]
   285a8:	ldr	r3, [fp, #4]
   285ac:	str	r3, [sp]
   285b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   285b4:	ldr	r2, [fp, #-16]
   285b8:	ldr	r1, [fp, #-12]
   285bc:	ldr	r0, [fp, #-8]
   285c0:	bl	288e8 <ftello64@plt+0x17210>
   285c4:	mov	r3, r0
   285c8:	mov	r0, r3
   285cc:	sub	sp, fp, #4
   285d0:	pop	{fp, pc}
   285d4:	push	{fp, lr}
   285d8:	add	fp, sp, #4
   285dc:	sub	sp, sp, #40	; 0x28
   285e0:	str	r0, [fp, #-8]
   285e4:	str	r1, [fp, #-12]
   285e8:	str	r2, [fp, #-16]
   285ec:	str	r3, [fp, #-20]	; 0xffffffec
   285f0:	mov	r3, #1
   285f4:	str	r3, [sp, #20]
   285f8:	ldr	r3, [fp, #16]
   285fc:	str	r3, [sp, #16]
   28600:	ldr	r3, [fp, #12]
   28604:	str	r3, [sp, #12]
   28608:	mov	r3, #0
   2860c:	str	r3, [sp, #8]
   28610:	ldr	r3, [fp, #8]
   28614:	str	r3, [sp, #4]
   28618:	ldr	r3, [fp, #4]
   2861c:	str	r3, [sp]
   28620:	ldr	r3, [fp, #-20]	; 0xffffffec
   28624:	ldr	r2, [fp, #-16]
   28628:	ldr	r1, [fp, #-12]
   2862c:	ldr	r0, [fp, #-8]
   28630:	bl	286b4 <ftello64@plt+0x16fdc>
   28634:	mov	r3, r0
   28638:	mov	r0, r3
   2863c:	sub	sp, fp, #4
   28640:	pop	{fp, pc}
   28644:	push	{fp, lr}
   28648:	add	fp, sp, #4
   2864c:	sub	sp, sp, #40	; 0x28
   28650:	str	r0, [fp, #-8]
   28654:	str	r1, [fp, #-12]
   28658:	str	r2, [fp, #-16]
   2865c:	str	r3, [fp, #-20]	; 0xffffffec
   28660:	mov	r3, #0
   28664:	str	r3, [sp, #20]
   28668:	ldr	r3, [fp, #20]
   2866c:	str	r3, [sp, #16]
   28670:	ldr	r3, [fp, #16]
   28674:	str	r3, [sp, #12]
   28678:	ldr	r3, [fp, #12]
   2867c:	str	r3, [sp, #8]
   28680:	ldr	r3, [fp, #8]
   28684:	str	r3, [sp, #4]
   28688:	ldr	r3, [fp, #4]
   2868c:	str	r3, [sp]
   28690:	ldr	r3, [fp, #-20]	; 0xffffffec
   28694:	ldr	r2, [fp, #-16]
   28698:	ldr	r1, [fp, #-12]
   2869c:	ldr	r0, [fp, #-8]
   286a0:	bl	286b4 <ftello64@plt+0x16fdc>
   286a4:	mov	r3, r0
   286a8:	mov	r0, r3
   286ac:	sub	sp, fp, #4
   286b0:	pop	{fp, pc}
   286b4:	push	{fp, lr}
   286b8:	add	fp, sp, #4
   286bc:	sub	sp, sp, #48	; 0x30
   286c0:	str	r0, [fp, #-24]	; 0xffffffe8
   286c4:	str	r1, [fp, #-28]	; 0xffffffe4
   286c8:	str	r2, [fp, #-32]	; 0xffffffe0
   286cc:	str	r3, [fp, #-36]	; 0xffffffdc
   286d0:	mov	r3, #0
   286d4:	str	r3, [fp, #-12]
   286d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   286dc:	lsr	r3, r3, #31
   286e0:	uxtb	r3, r3
   286e4:	cmp	r3, #0
   286e8:	bne	28700 <ftello64@plt+0x17028>
   286ec:	ldr	r3, [fp, #4]
   286f0:	lsr	r3, r3, #31
   286f4:	uxtb	r3, r3
   286f8:	cmp	r3, #0
   286fc:	beq	28708 <ftello64@plt+0x17030>
   28700:	mov	r3, #1
   28704:	b	2870c <ftello64@plt+0x17034>
   28708:	mov	r3, #0
   2870c:	cmp	r3, #0
   28710:	bne	28728 <ftello64@plt+0x17050>
   28714:	ldr	r3, [fp, #20]
   28718:	lsr	r3, r3, #31
   2871c:	uxtb	r3, r3
   28720:	cmp	r3, #0
   28724:	beq	28730 <ftello64@plt+0x17058>
   28728:	mov	r3, #1
   2872c:	b	28734 <ftello64@plt+0x1705c>
   28730:	mov	r3, #0
   28734:	cmp	r3, #0
   28738:	bne	287f0 <ftello64@plt+0x17118>
   2873c:	ldr	r3, [fp, #4]
   28740:	cmp	r3, #0
   28744:	bge	28768 <ftello64@plt+0x17090>
   28748:	ldr	r3, [fp, #4]
   2874c:	rsb	r2, r3, #-2147483648	; 0x80000000
   28750:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28754:	cmp	r2, r3
   28758:	movgt	r3, #1
   2875c:	movle	r3, #0
   28760:	uxtb	r3, r3
   28764:	b	287b4 <ftello64@plt+0x170dc>
   28768:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2876c:	cmp	r3, #0
   28770:	bge	28794 <ftello64@plt+0x170bc>
   28774:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28778:	rsb	r2, r3, #-2147483648	; 0x80000000
   2877c:	ldr	r3, [fp, #4]
   28780:	cmp	r2, r3
   28784:	movgt	r3, #1
   28788:	movle	r3, #0
   2878c:	uxtb	r3, r3
   28790:	b	287b4 <ftello64@plt+0x170dc>
   28794:	ldr	r2, [fp, #4]
   28798:	mvn	r3, #-2147483648	; 0x80000000
   2879c:	sub	r3, r3, r2
   287a0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   287a4:	cmp	r3, r2
   287a8:	movlt	r3, #1
   287ac:	movge	r3, #0
   287b0:	uxtb	r3, r3
   287b4:	cmp	r3, #0
   287b8:	beq	287d4 <ftello64@plt+0x170fc>
   287bc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   287c0:	ldr	r3, [fp, #4]
   287c4:	add	r3, r2, r3
   287c8:	str	r3, [fp, #-20]	; 0xffffffec
   287cc:	mov	r3, #1
   287d0:	b	287e8 <ftello64@plt+0x17110>
   287d4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   287d8:	ldr	r3, [fp, #4]
   287dc:	add	r3, r2, r3
   287e0:	str	r3, [fp, #-20]	; 0xffffffec
   287e4:	mov	r3, #0
   287e8:	cmp	r3, #0
   287ec:	beq	287f8 <ftello64@plt+0x17120>
   287f0:	mvn	r3, #1
   287f4:	b	288dc <ftello64@plt+0x17204>
   287f8:	ldr	r3, [fp, #4]
   287fc:	cmp	r3, #0
   28800:	ble	28890 <ftello64@plt+0x171b8>
   28804:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28808:	cmp	r3, #0
   2880c:	ble	28884 <ftello64@plt+0x171ac>
   28810:	ldr	r3, [fp, #-20]	; 0xffffffec
   28814:	mov	r0, r3
   28818:	bl	352c0 <ftello64@plt+0x23be8>
   2881c:	mov	r3, r0
   28820:	str	r3, [fp, #-12]
   28824:	ldr	r3, [fp, #-12]
   28828:	cmp	r3, #0
   2882c:	moveq	r3, #1
   28830:	movne	r3, #0
   28834:	uxtb	r3, r3
   28838:	cmp	r3, #0
   2883c:	beq	28848 <ftello64@plt+0x17170>
   28840:	mvn	r3, #1
   28844:	b	288dc <ftello64@plt+0x17204>
   28848:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2884c:	mov	r2, r3
   28850:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28854:	ldr	r0, [fp, #-12]
   28858:	bl	113a8 <memcpy@plt>
   2885c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28860:	ldr	r2, [fp, #-12]
   28864:	add	r3, r2, r3
   28868:	ldr	r2, [fp, #4]
   2886c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   28870:	mov	r0, r3
   28874:	bl	113a8 <memcpy@plt>
   28878:	ldr	r3, [fp, #-12]
   2887c:	str	r3, [fp, #-8]
   28880:	b	28898 <ftello64@plt+0x171c0>
   28884:	ldr	r3, [fp, #-36]	; 0xffffffdc
   28888:	str	r3, [fp, #-8]
   2888c:	b	28898 <ftello64@plt+0x171c0>
   28890:	ldr	r3, [fp, #-28]	; 0xffffffe4
   28894:	str	r3, [fp, #-8]
   28898:	ldr	r2, [fp, #-20]	; 0xffffffec
   2889c:	ldrb	r3, [fp, #24]
   288a0:	str	r3, [sp, #12]
   288a4:	ldr	r3, [fp, #16]
   288a8:	str	r3, [sp, #8]
   288ac:	ldr	r3, [fp, #20]
   288b0:	str	r3, [sp, #4]
   288b4:	ldr	r3, [fp, #12]
   288b8:	str	r3, [sp]
   288bc:	ldr	r3, [fp, #8]
   288c0:	ldr	r1, [fp, #-8]
   288c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   288c8:	bl	288e8 <ftello64@plt+0x17210>
   288cc:	str	r0, [fp, #-16]
   288d0:	ldr	r0, [fp, #-12]
   288d4:	bl	16624 <ftello64@plt+0x4f4c>
   288d8:	ldr	r3, [fp, #-16]
   288dc:	mov	r0, r3
   288e0:	sub	sp, fp, #4
   288e4:	pop	{fp, pc}
   288e8:	push	{fp, lr}
   288ec:	add	fp, sp, #4
   288f0:	sub	sp, sp, #72	; 0x48
   288f4:	str	r0, [fp, #-40]	; 0xffffffd8
   288f8:	str	r1, [fp, #-44]	; 0xffffffd4
   288fc:	str	r2, [fp, #-48]	; 0xffffffd0
   28900:	str	r3, [fp, #-52]	; 0xffffffcc
   28904:	mov	r3, #0
   28908:	str	r3, [fp, #-20]	; 0xffffffec
   2890c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28910:	ldr	r3, [r3]
   28914:	str	r3, [fp, #-24]	; 0xffffffe8
   28918:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2891c:	ldr	r3, [fp, #4]
   28920:	add	r3, r2, r3
   28924:	str	r3, [fp, #-16]
   28928:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2892c:	lsr	r3, r3, #31
   28930:	uxtb	r3, r3
   28934:	cmp	r3, #0
   28938:	bne	2895c <ftello64@plt+0x17284>
   2893c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   28940:	ldr	r3, [fp, #-48]	; 0xffffffd0
   28944:	cmp	r2, r3
   28948:	movgt	r3, #1
   2894c:	movle	r3, #0
   28950:	uxtb	r3, r3
   28954:	cmp	r3, #0
   28958:	beq	28964 <ftello64@plt+0x1728c>
   2895c:	mvn	r3, #0
   28960:	b	28db4 <ftello64@plt+0x176dc>
   28964:	ldr	r2, [fp, #-48]	; 0xffffffd0
   28968:	ldr	r3, [fp, #-16]
   2896c:	cmp	r2, r3
   28970:	movlt	r3, #1
   28974:	movge	r3, #0
   28978:	uxtb	r3, r3
   2897c:	cmp	r3, #0
   28980:	bne	289d0 <ftello64@plt+0x172f8>
   28984:	ldr	r3, [fp, #4]
   28988:	mvn	r3, r3
   2898c:	lsr	r3, r3, #31
   28990:	uxtb	r3, r3
   28994:	cmp	r3, #0
   28998:	beq	289c4 <ftello64@plt+0x172ec>
   2899c:	ldr	r2, [fp, #-16]
   289a0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   289a4:	cmp	r2, r3
   289a8:	movlt	r3, #1
   289ac:	movge	r3, #0
   289b0:	uxtb	r3, r3
   289b4:	cmp	r3, #0
   289b8:	beq	289c4 <ftello64@plt+0x172ec>
   289bc:	mov	r3, #1
   289c0:	b	289c8 <ftello64@plt+0x172f0>
   289c4:	mov	r3, #0
   289c8:	cmp	r3, #0
   289cc:	beq	289dc <ftello64@plt+0x17304>
   289d0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   289d4:	str	r3, [fp, #-16]
   289d8:	b	28a40 <ftello64@plt+0x17368>
   289dc:	ldr	r3, [fp, #-16]
   289e0:	lsr	r3, r3, #31
   289e4:	uxtb	r3, r3
   289e8:	cmp	r3, #0
   289ec:	bne	28a38 <ftello64@plt+0x17360>
   289f0:	ldr	r3, [fp, #4]
   289f4:	lsr	r3, r3, #31
   289f8:	uxtb	r3, r3
   289fc:	cmp	r3, #0
   28a00:	beq	28a2c <ftello64@plt+0x17354>
   28a04:	ldr	r2, [fp, #-52]	; 0xffffffcc
   28a08:	ldr	r3, [fp, #-16]
   28a0c:	cmp	r2, r3
   28a10:	movle	r3, #1
   28a14:	movgt	r3, #0
   28a18:	uxtb	r3, r3
   28a1c:	cmp	r3, #0
   28a20:	beq	28a2c <ftello64@plt+0x17354>
   28a24:	mov	r3, #1
   28a28:	b	28a30 <ftello64@plt+0x17358>
   28a2c:	mov	r3, #0
   28a30:	cmp	r3, #0
   28a34:	beq	28a40 <ftello64@plt+0x17368>
   28a38:	mov	r3, #0
   28a3c:	str	r3, [fp, #-16]
   28a40:	ldr	r3, [pc, #888]	; 28dc0 <ftello64@plt+0x176e8>
   28a44:	cmp	r3, #0
   28a48:	bne	28a58 <ftello64@plt+0x17380>
   28a4c:	ldr	r3, [pc, #880]	; 28dc4 <ftello64@plt+0x176ec>
   28a50:	cmp	r3, #0
   28a54:	beq	28a68 <ftello64@plt+0x17390>
   28a58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   28a5c:	add	r3, r3, #136	; 0x88
   28a60:	mov	r0, r3
   28a64:	bl	11384 <pthread_mutex_lock@plt>
   28a68:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28a6c:	ldrb	r3, [r3, #28]
   28a70:	and	r3, r3, #32
   28a74:	uxtb	r3, r3
   28a78:	cmp	r3, #0
   28a7c:	movne	r3, #1
   28a80:	moveq	r3, #0
   28a84:	uxtb	r3, r3
   28a88:	mov	r2, r3
   28a8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   28a90:	orr	r3, r3, r2
   28a94:	str	r3, [fp, #-20]	; 0xffffffec
   28a98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28a9c:	ldrb	r3, [r3, #28]
   28aa0:	and	r3, r3, #64	; 0x40
   28aa4:	uxtb	r3, r3
   28aa8:	cmp	r3, #0
   28aac:	beq	28ab8 <ftello64@plt+0x173e0>
   28ab0:	mov	r3, #2
   28ab4:	b	28abc <ftello64@plt+0x173e4>
   28ab8:	mov	r3, #0
   28abc:	ldr	r2, [fp, #-20]	; 0xffffffec
   28ac0:	orr	r3, r2, r3
   28ac4:	str	r3, [fp, #-20]	; 0xffffffec
   28ac8:	ldr	r2, [fp, #-52]	; 0xffffffcc
   28acc:	ldr	r3, [fp, #-16]
   28ad0:	cmp	r2, r3
   28ad4:	bge	28b08 <ftello64@plt+0x17430>
   28ad8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28adc:	ldr	r3, [r3, #16]
   28ae0:	cmp	r3, #0
   28ae4:	beq	28b08 <ftello64@plt+0x17430>
   28ae8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28aec:	ldrb	r3, [r3, #28]
   28af0:	and	r3, r3, #8
   28af4:	uxtb	r3, r3
   28af8:	cmp	r3, #0
   28afc:	bne	28b08 <ftello64@plt+0x17430>
   28b00:	ldr	r0, [fp, #-40]	; 0xffffffd8
   28b04:	bl	1f36c <ftello64@plt+0xdc94>
   28b08:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28b0c:	ldrb	r3, [r3, #28]
   28b10:	lsr	r3, r3, #4
   28b14:	and	r3, r3, #1
   28b18:	uxtb	r3, r3
   28b1c:	cmp	r3, #0
   28b20:	beq	28b2c <ftello64@plt+0x17454>
   28b24:	mov	r3, #0
   28b28:	str	r3, [fp, #12]
   28b2c:	ldr	r3, [fp, #12]
   28b30:	cmp	r3, #0
   28b34:	bne	28b44 <ftello64@plt+0x1746c>
   28b38:	mov	r3, #1
   28b3c:	str	r3, [fp, #-8]
   28b40:	b	28be0 <ftello64@plt+0x17508>
   28b44:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28b48:	ldrb	r3, [r3, #28]
   28b4c:	and	r3, r3, #6
   28b50:	uxtb	r3, r3
   28b54:	cmp	r3, #4
   28b58:	moveq	r3, #1
   28b5c:	movne	r3, #0
   28b60:	uxtb	r3, r3
   28b64:	cmp	r3, #0
   28b68:	beq	28bd0 <ftello64@plt+0x174f8>
   28b6c:	ldr	r3, [fp, #12]
   28b70:	ldr	r2, [r3]
   28b74:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28b78:	ldr	r3, [r3, #24]
   28b7c:	cmp	r2, r3
   28b80:	movls	r3, #1
   28b84:	movhi	r3, #0
   28b88:	uxtb	r3, r3
   28b8c:	cmp	r3, #0
   28b90:	beq	28bd0 <ftello64@plt+0x174f8>
   28b94:	ldr	r3, [fp, #12]
   28b98:	ldr	r3, [r3]
   28b9c:	str	r3, [fp, #-8]
   28ba0:	ldr	r3, [fp, #-8]
   28ba4:	cmp	r3, #0
   28ba8:	movle	r3, #1
   28bac:	movgt	r3, #0
   28bb0:	uxtb	r3, r3
   28bb4:	cmp	r3, #0
   28bb8:	beq	28be0 <ftello64@plt+0x17508>
   28bbc:	mov	r3, #0
   28bc0:	str	r3, [fp, #12]
   28bc4:	mov	r3, #1
   28bc8:	str	r3, [fp, #-8]
   28bcc:	b	28be0 <ftello64@plt+0x17508>
   28bd0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28bd4:	ldr	r3, [r3, #24]
   28bd8:	add	r3, r3, #1
   28bdc:	str	r3, [fp, #-8]
   28be0:	ldr	r3, [fp, #-8]
   28be4:	lsl	r3, r3, #3
   28be8:	mov	r0, r3
   28bec:	bl	352c0 <ftello64@plt+0x23be8>
   28bf0:	mov	r3, r0
   28bf4:	str	r3, [fp, #-28]	; 0xffffffe4
   28bf8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   28bfc:	cmp	r3, #0
   28c00:	moveq	r3, #1
   28c04:	movne	r3, #0
   28c08:	uxtb	r3, r3
   28c0c:	cmp	r3, #0
   28c10:	beq	28c20 <ftello64@plt+0x17548>
   28c14:	mvn	r3, #1
   28c18:	str	r3, [fp, #-12]
   28c1c:	b	28d88 <ftello64@plt+0x176b0>
   28c20:	ldr	r3, [fp, #-8]
   28c24:	ldr	r2, [fp, #-20]	; 0xffffffec
   28c28:	str	r2, [sp, #16]
   28c2c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   28c30:	str	r2, [sp, #12]
   28c34:	str	r3, [sp, #8]
   28c38:	ldr	r3, [fp, #8]
   28c3c:	str	r3, [sp, #4]
   28c40:	ldr	r3, [fp, #-16]
   28c44:	str	r3, [sp]
   28c48:	ldr	r3, [fp, #-52]	; 0xffffffcc
   28c4c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   28c50:	ldr	r1, [fp, #-44]	; 0xffffffd4
   28c54:	ldr	r0, [fp, #-40]	; 0xffffffd8
   28c58:	bl	29154 <ftello64@plt+0x17a7c>
   28c5c:	str	r0, [fp, #-32]	; 0xffffffe0
   28c60:	mov	r3, #0
   28c64:	str	r3, [fp, #-12]
   28c68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28c6c:	cmp	r3, #0
   28c70:	beq	28c94 <ftello64@plt+0x175bc>
   28c74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28c78:	cmp	r3, #1
   28c7c:	bne	28c88 <ftello64@plt+0x175b0>
   28c80:	mvn	r3, #0
   28c84:	b	28c8c <ftello64@plt+0x175b4>
   28c88:	mvn	r3, #1
   28c8c:	str	r3, [fp, #-12]
   28c90:	b	28d24 <ftello64@plt+0x1764c>
   28c94:	ldr	r3, [fp, #12]
   28c98:	cmp	r3, #0
   28c9c:	beq	28d24 <ftello64@plt+0x1764c>
   28ca0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28ca4:	ldrb	r3, [r3, #28]
   28ca8:	lsr	r3, r3, #1
   28cac:	and	r3, r3, #3
   28cb0:	uxtb	r3, r3
   28cb4:	ldr	r2, [fp, #-8]
   28cb8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   28cbc:	ldr	r0, [fp, #12]
   28cc0:	bl	28dc8 <ftello64@plt+0x176f0>
   28cc4:	mov	r3, r0
   28cc8:	uxtb	r3, r3
   28ccc:	and	r3, r3, #3
   28cd0:	uxtb	r3, r3
   28cd4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   28cd8:	ldrb	r2, [r1, #28]
   28cdc:	and	r3, r3, #3
   28ce0:	bic	r2, r2, #6
   28ce4:	lsl	r3, r3, #1
   28ce8:	orr	r3, r3, r2
   28cec:	mov	r2, r3
   28cf0:	strb	r2, [r1, #28]
   28cf4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28cf8:	ldrb	r3, [r3, #28]
   28cfc:	and	r3, r3, #6
   28d00:	uxtb	r3, r3
   28d04:	cmp	r3, #0
   28d08:	moveq	r3, #1
   28d0c:	movne	r3, #0
   28d10:	uxtb	r3, r3
   28d14:	cmp	r3, #0
   28d18:	beq	28d24 <ftello64@plt+0x1764c>
   28d1c:	mvn	r3, #1
   28d20:	str	r3, [fp, #-12]
   28d24:	ldr	r3, [fp, #-12]
   28d28:	cmp	r3, #0
   28d2c:	moveq	r3, #1
   28d30:	movne	r3, #0
   28d34:	uxtb	r3, r3
   28d38:	cmp	r3, #0
   28d3c:	beq	28d80 <ftello64@plt+0x176a8>
   28d40:	ldrb	r3, [fp, #16]
   28d44:	cmp	r3, #0
   28d48:	beq	28d74 <ftello64@plt+0x1769c>
   28d4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   28d50:	ldr	r2, [r3]
   28d54:	ldr	r3, [fp, #-52]	; 0xffffffcc
   28d58:	cmp	r2, r3
   28d5c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   28d60:	ldr	r2, [r3, #4]
   28d64:	ldr	r3, [fp, #-52]	; 0xffffffcc
   28d68:	sub	r3, r2, r3
   28d6c:	str	r3, [fp, #-12]
   28d70:	b	28d80 <ftello64@plt+0x176a8>
   28d74:	ldr	r3, [fp, #-28]	; 0xffffffe4
   28d78:	ldr	r3, [r3]
   28d7c:	str	r3, [fp, #-12]
   28d80:	ldr	r0, [fp, #-28]	; 0xffffffe4
   28d84:	bl	16624 <ftello64@plt+0x4f4c>
   28d88:	ldr	r3, [pc, #48]	; 28dc0 <ftello64@plt+0x176e8>
   28d8c:	cmp	r3, #0
   28d90:	bne	28da0 <ftello64@plt+0x176c8>
   28d94:	ldr	r3, [pc, #40]	; 28dc4 <ftello64@plt+0x176ec>
   28d98:	cmp	r3, #0
   28d9c:	beq	28db0 <ftello64@plt+0x176d8>
   28da0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   28da4:	add	r3, r3, #136	; 0x88
   28da8:	mov	r0, r3
   28dac:	bl	112c4 <pthread_mutex_unlock@plt>
   28db0:	ldr	r3, [fp, #-12]
   28db4:	mov	r0, r3
   28db8:	sub	sp, fp, #4
   28dbc:	pop	{fp, pc}
	...
   28dc8:	push	{fp, lr}
   28dcc:	add	fp, sp, #4
   28dd0:	sub	sp, sp, #40	; 0x28
   28dd4:	str	r0, [fp, #-32]	; 0xffffffe0
   28dd8:	str	r1, [fp, #-36]	; 0xffffffdc
   28ddc:	str	r2, [fp, #-40]	; 0xffffffd8
   28de0:	str	r3, [fp, #-44]	; 0xffffffd4
   28de4:	mov	r3, #1
   28de8:	str	r3, [fp, #-8]
   28dec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28df0:	add	r3, r3, #1
   28df4:	str	r3, [fp, #-16]
   28df8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   28dfc:	cmp	r3, #0
   28e00:	bne	28eb4 <ftello64@plt+0x177dc>
   28e04:	ldr	r3, [fp, #-16]
   28e08:	lsl	r3, r3, #2
   28e0c:	mov	r0, r3
   28e10:	bl	352c0 <ftello64@plt+0x23be8>
   28e14:	mov	r3, r0
   28e18:	mov	r2, r3
   28e1c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28e20:	str	r2, [r3, #4]
   28e24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28e28:	ldr	r3, [r3, #4]
   28e2c:	cmp	r3, #0
   28e30:	moveq	r3, #1
   28e34:	movne	r3, #0
   28e38:	uxtb	r3, r3
   28e3c:	cmp	r3, #0
   28e40:	beq	28e4c <ftello64@plt+0x17774>
   28e44:	mov	r3, #0
   28e48:	b	2909c <ftello64@plt+0x179c4>
   28e4c:	ldr	r3, [fp, #-16]
   28e50:	lsl	r3, r3, #2
   28e54:	mov	r0, r3
   28e58:	bl	352c0 <ftello64@plt+0x23be8>
   28e5c:	mov	r3, r0
   28e60:	mov	r2, r3
   28e64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28e68:	str	r2, [r3, #8]
   28e6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28e70:	ldr	r3, [r3, #8]
   28e74:	cmp	r3, #0
   28e78:	moveq	r3, #1
   28e7c:	movne	r3, #0
   28e80:	uxtb	r3, r3
   28e84:	cmp	r3, #0
   28e88:	beq	28ea4 <ftello64@plt+0x177cc>
   28e8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28e90:	ldr	r3, [r3, #4]
   28e94:	mov	r0, r3
   28e98:	bl	16624 <ftello64@plt+0x4f4c>
   28e9c:	mov	r3, #0
   28ea0:	b	2909c <ftello64@plt+0x179c4>
   28ea4:	ldr	r2, [fp, #-16]
   28ea8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28eac:	str	r2, [r3]
   28eb0:	b	28fbc <ftello64@plt+0x178e4>
   28eb4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   28eb8:	cmp	r3, #1
   28ebc:	bne	28f9c <ftello64@plt+0x178c4>
   28ec0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28ec4:	ldr	r2, [r3]
   28ec8:	ldr	r3, [fp, #-16]
   28ecc:	cmp	r2, r3
   28ed0:	movcc	r3, #1
   28ed4:	movcs	r3, #0
   28ed8:	uxtb	r3, r3
   28edc:	cmp	r3, #0
   28ee0:	beq	28fbc <ftello64@plt+0x178e4>
   28ee4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28ee8:	ldr	r2, [r3, #4]
   28eec:	ldr	r3, [fp, #-16]
   28ef0:	lsl	r3, r3, #2
   28ef4:	mov	r1, r3
   28ef8:	mov	r0, r2
   28efc:	bl	35368 <ftello64@plt+0x23c90>
   28f00:	str	r0, [fp, #-20]	; 0xffffffec
   28f04:	ldr	r3, [fp, #-20]	; 0xffffffec
   28f08:	cmp	r3, #0
   28f0c:	moveq	r3, #1
   28f10:	movne	r3, #0
   28f14:	uxtb	r3, r3
   28f18:	cmp	r3, #0
   28f1c:	beq	28f28 <ftello64@plt+0x17850>
   28f20:	mov	r3, #0
   28f24:	b	2909c <ftello64@plt+0x179c4>
   28f28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28f2c:	ldr	r2, [r3, #8]
   28f30:	ldr	r3, [fp, #-16]
   28f34:	lsl	r3, r3, #2
   28f38:	mov	r1, r3
   28f3c:	mov	r0, r2
   28f40:	bl	35368 <ftello64@plt+0x23c90>
   28f44:	str	r0, [fp, #-24]	; 0xffffffe8
   28f48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   28f4c:	cmp	r3, #0
   28f50:	moveq	r3, #1
   28f54:	movne	r3, #0
   28f58:	uxtb	r3, r3
   28f5c:	cmp	r3, #0
   28f60:	beq	28f74 <ftello64@plt+0x1789c>
   28f64:	ldr	r0, [fp, #-20]	; 0xffffffec
   28f68:	bl	16624 <ftello64@plt+0x4f4c>
   28f6c:	mov	r3, #0
   28f70:	b	2909c <ftello64@plt+0x179c4>
   28f74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28f78:	ldr	r2, [fp, #-20]	; 0xffffffec
   28f7c:	str	r2, [r3, #4]
   28f80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28f84:	ldr	r2, [fp, #-24]	; 0xffffffe8
   28f88:	str	r2, [r3, #8]
   28f8c:	ldr	r2, [fp, #-16]
   28f90:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28f94:	str	r2, [r3]
   28f98:	b	28fbc <ftello64@plt+0x178e4>
   28f9c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   28fa0:	cmp	r3, #2
   28fa4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28fa8:	ldr	r2, [r3]
   28fac:	ldr	r3, [fp, #-40]	; 0xffffffd8
   28fb0:	cmp	r2, r3
   28fb4:	mov	r3, #2
   28fb8:	str	r3, [fp, #-8]
   28fbc:	mov	r3, #0
   28fc0:	str	r3, [fp, #-12]
   28fc4:	b	2902c <ftello64@plt+0x17954>
   28fc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28fcc:	ldr	r2, [r3, #4]
   28fd0:	ldr	r3, [fp, #-12]
   28fd4:	lsl	r3, r3, #2
   28fd8:	add	r3, r2, r3
   28fdc:	ldr	r2, [fp, #-12]
   28fe0:	lsl	r2, r2, #3
   28fe4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   28fe8:	add	r2, r1, r2
   28fec:	ldr	r2, [r2]
   28ff0:	str	r2, [r3]
   28ff4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   28ff8:	ldr	r2, [r3, #8]
   28ffc:	ldr	r3, [fp, #-12]
   29000:	lsl	r3, r3, #2
   29004:	add	r3, r2, r3
   29008:	ldr	r2, [fp, #-12]
   2900c:	lsl	r2, r2, #3
   29010:	ldr	r1, [fp, #-36]	; 0xffffffdc
   29014:	add	r2, r1, r2
   29018:	ldr	r2, [r2, #4]
   2901c:	str	r2, [r3]
   29020:	ldr	r3, [fp, #-12]
   29024:	add	r3, r3, #1
   29028:	str	r3, [fp, #-12]
   2902c:	ldr	r2, [fp, #-12]
   29030:	ldr	r3, [fp, #-40]	; 0xffffffd8
   29034:	cmp	r2, r3
   29038:	blt	28fc8 <ftello64@plt+0x178f0>
   2903c:	b	29084 <ftello64@plt+0x179ac>
   29040:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29044:	ldr	r2, [r3, #4]
   29048:	ldr	r3, [fp, #-12]
   2904c:	lsl	r3, r3, #2
   29050:	add	r2, r2, r3
   29054:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29058:	ldr	r1, [r3, #8]
   2905c:	ldr	r3, [fp, #-12]
   29060:	lsl	r3, r3, #2
   29064:	add	r3, r1, r3
   29068:	mvn	r1, #0
   2906c:	str	r1, [r3]
   29070:	ldr	r3, [r3]
   29074:	str	r3, [r2]
   29078:	ldr	r3, [fp, #-12]
   2907c:	add	r3, r3, #1
   29080:	str	r3, [fp, #-12]
   29084:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29088:	ldr	r2, [r3]
   2908c:	ldr	r3, [fp, #-12]
   29090:	cmp	r2, r3
   29094:	bhi	29040 <ftello64@plt+0x17968>
   29098:	ldr	r3, [fp, #-8]
   2909c:	mov	r0, r3
   290a0:	sub	sp, fp, #4
   290a4:	pop	{fp, pc}
   290a8:	push	{fp}		; (str fp, [sp, #-4]!)
   290ac:	add	fp, sp, #0
   290b0:	sub	sp, sp, #20
   290b4:	str	r0, [fp, #-8]
   290b8:	str	r1, [fp, #-12]
   290bc:	str	r2, [fp, #-16]
   290c0:	str	r3, [fp, #-20]	; 0xffffffec
   290c4:	ldr	r3, [fp, #-16]
   290c8:	cmp	r3, #0
   290cc:	beq	2910c <ftello64@plt+0x17a34>
   290d0:	ldr	r2, [fp, #-8]
   290d4:	ldrb	r3, [r2, #28]
   290d8:	bic	r3, r3, #4
   290dc:	orr	r3, r3, #2
   290e0:	strb	r3, [r2, #28]
   290e4:	ldr	r3, [fp, #-12]
   290e8:	ldr	r2, [fp, #-16]
   290ec:	str	r2, [r3]
   290f0:	ldr	r3, [fp, #-12]
   290f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   290f8:	str	r2, [r3, #4]
   290fc:	ldr	r3, [fp, #-12]
   29100:	ldr	r2, [fp, #4]
   29104:	str	r2, [r3, #8]
   29108:	b	29144 <ftello64@plt+0x17a6c>
   2910c:	ldr	r2, [fp, #-8]
   29110:	ldrb	r3, [r2, #28]
   29114:	bic	r3, r3, #6
   29118:	strb	r3, [r2, #28]
   2911c:	ldr	r3, [fp, #-12]
   29120:	mov	r2, #0
   29124:	str	r2, [r3]
   29128:	ldr	r3, [fp, #-12]
   2912c:	mov	r2, #0
   29130:	str	r2, [r3, #8]
   29134:	ldr	r3, [fp, #-12]
   29138:	ldr	r2, [r3, #8]
   2913c:	ldr	r3, [fp, #-12]
   29140:	str	r2, [r3, #4]
   29144:	nop			; (mov r0, r0)
   29148:	add	sp, fp, #0
   2914c:	pop	{fp}		; (ldr fp, [sp], #4)
   29150:	bx	lr
   29154:	push	{fp, lr}
   29158:	add	fp, sp, #4
   2915c:	sub	sp, sp, #240	; 0xf0
   29160:	str	r0, [fp, #-216]	; 0xffffff28
   29164:	str	r1, [fp, #-220]	; 0xffffff24
   29168:	str	r2, [fp, #-224]	; 0xffffff20
   2916c:	str	r3, [fp, #-228]	; 0xffffff1c
   29170:	ldr	r3, [fp, #-216]	; 0xffffff28
   29174:	ldr	r3, [r3]
   29178:	str	r3, [fp, #-20]	; 0xffffffec
   2917c:	mvn	r3, #0
   29180:	str	r3, [fp, #-24]	; 0xffffffe8
   29184:	sub	r3, fp, #208	; 0xd0
   29188:	mov	r2, #136	; 0x88
   2918c:	mov	r1, #0
   29190:	mov	r0, r3
   29194:	bl	115ac <memset@plt>
   29198:	ldr	r3, [fp, #-20]	; 0xffffffec
   2919c:	str	r3, [fp, #-124]	; 0xffffff84
   291a0:	ldr	r3, [fp, #-216]	; 0xffffff28
   291a4:	ldr	r3, [r3, #16]
   291a8:	cmp	r3, #0
   291ac:	beq	291fc <ftello64@plt+0x17b24>
   291b0:	ldr	r3, [fp, #-216]	; 0xffffff28
   291b4:	ldrb	r3, [r3, #28]
   291b8:	and	r3, r3, #8
   291bc:	uxtb	r3, r3
   291c0:	cmp	r3, #0
   291c4:	beq	291fc <ftello64@plt+0x17b24>
   291c8:	ldr	r2, [fp, #-228]	; 0xffffff1c
   291cc:	ldr	r3, [fp, #4]
   291d0:	cmp	r2, r3
   291d4:	beq	291fc <ftello64@plt+0x17b24>
   291d8:	ldr	r3, [fp, #-216]	; 0xffffff28
   291dc:	ldrb	r3, [r3, #28]
   291e0:	and	r3, r3, #1
   291e4:	uxtb	r3, r3
   291e8:	cmp	r3, #0
   291ec:	bne	291fc <ftello64@plt+0x17b24>
   291f0:	ldr	r3, [fp, #-216]	; 0xffffff28
   291f4:	ldr	r3, [r3, #16]
   291f8:	b	29200 <ftello64@plt+0x17b28>
   291fc:	mov	r3, #0
   29200:	str	r3, [fp, #-28]	; 0xffffffe4
   29204:	ldr	r3, [fp, #-216]	; 0xffffff28
   29208:	ldr	r3, [r3, #20]
   2920c:	str	r3, [fp, #-32]	; 0xffffffe0
   29210:	ldr	r3, [fp, #-216]	; 0xffffff28
   29214:	ldr	r2, [r3, #24]
   29218:	ldr	r3, [fp, #12]
   2921c:	cmp	r2, r3
   29220:	bcs	2923c <ftello64@plt+0x17b64>
   29224:	ldr	r3, [fp, #-216]	; 0xffffff28
   29228:	ldr	r3, [r3, #24]
   2922c:	ldr	r2, [fp, #12]
   29230:	sub	r3, r2, r3
   29234:	sub	r3, r3, #1
   29238:	b	29240 <ftello64@plt+0x17b68>
   2923c:	mov	r3, #0
   29240:	str	r3, [fp, #-36]	; 0xffffffdc
   29244:	ldr	r3, [fp, #-36]	; 0xffffffdc
   29248:	ldr	r2, [fp, #12]
   2924c:	sub	r3, r2, r3
   29250:	str	r3, [fp, #12]
   29254:	ldr	r3, [fp, #-216]	; 0xffffff28
   29258:	ldr	r3, [r3, #8]
   2925c:	cmp	r3, #0
   29260:	moveq	r3, #1
   29264:	movne	r3, #0
   29268:	uxtb	r3, r3
   2926c:	cmp	r3, #0
   29270:	bne	29294 <ftello64@plt+0x17bbc>
   29274:	ldr	r3, [fp, #-20]	; 0xffffffec
   29278:	ldr	r3, [r3, #36]	; 0x24
   2927c:	cmp	r3, #0
   29280:	moveq	r3, #1
   29284:	movne	r3, #0
   29288:	uxtb	r3, r3
   2928c:	cmp	r3, #0
   29290:	beq	2929c <ftello64@plt+0x17bc4>
   29294:	mov	r3, #1
   29298:	b	292a0 <ftello64@plt+0x17bc8>
   2929c:	mov	r3, #0
   292a0:	cmp	r3, #0
   292a4:	bne	292c8 <ftello64@plt+0x17bf0>
   292a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   292ac:	ldr	r3, [r3, #40]	; 0x28
   292b0:	cmp	r3, #0
   292b4:	moveq	r3, #1
   292b8:	movne	r3, #0
   292bc:	uxtb	r3, r3
   292c0:	cmp	r3, #0
   292c4:	beq	292d0 <ftello64@plt+0x17bf8>
   292c8:	mov	r3, #1
   292cc:	b	292d4 <ftello64@plt+0x17bfc>
   292d0:	mov	r3, #0
   292d4:	cmp	r3, #0
   292d8:	bne	292fc <ftello64@plt+0x17c24>
   292dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   292e0:	ldr	r3, [r3, #44]	; 0x2c
   292e4:	cmp	r3, #0
   292e8:	moveq	r3, #1
   292ec:	movne	r3, #0
   292f0:	uxtb	r3, r3
   292f4:	cmp	r3, #0
   292f8:	beq	29304 <ftello64@plt+0x17c2c>
   292fc:	mov	r3, #1
   29300:	b	29308 <ftello64@plt+0x17c30>
   29304:	mov	r3, #0
   29308:	cmp	r3, #0
   2930c:	bne	29330 <ftello64@plt+0x17c58>
   29310:	ldr	r3, [fp, #-20]	; 0xffffffec
   29314:	ldr	r3, [r3, #48]	; 0x30
   29318:	cmp	r3, #0
   2931c:	moveq	r3, #1
   29320:	movne	r3, #0
   29324:	uxtb	r3, r3
   29328:	cmp	r3, #0
   2932c:	beq	29338 <ftello64@plt+0x17c60>
   29330:	mov	r3, #1
   29334:	b	2a058 <ftello64@plt+0x18980>
   29338:	ldr	r3, [fp, #4]
   2933c:	cmp	r3, #0
   29340:	blt	29354 <ftello64@plt+0x17c7c>
   29344:	ldr	r2, [fp, #4]
   29348:	ldr	r3, [fp, #-224]	; 0xffffff20
   2934c:	cmp	r2, r3
   29350:	ble	29354 <ftello64@plt+0x17c7c>
   29354:	ldr	r3, [fp, #-20]	; 0xffffffec
   29358:	ldr	r3, [r3, #36]	; 0x24
   2935c:	ldr	r3, [r3, #8]
   29360:	cmp	r3, #0
   29364:	bne	293d8 <ftello64@plt+0x17d00>
   29368:	ldr	r3, [fp, #-20]	; 0xffffffec
   2936c:	ldr	r3, [r3, #40]	; 0x28
   29370:	ldr	r3, [r3, #8]
   29374:	cmp	r3, #0
   29378:	bne	293d8 <ftello64@plt+0x17d00>
   2937c:	ldr	r3, [fp, #-20]	; 0xffffffec
   29380:	ldr	r3, [r3, #44]	; 0x2c
   29384:	ldr	r3, [r3, #8]
   29388:	cmp	r3, #0
   2938c:	beq	293a8 <ftello64@plt+0x17cd0>
   29390:	ldr	r3, [fp, #-216]	; 0xffffff28
   29394:	ldrb	r3, [r3, #28]
   29398:	bic	r3, r3, #127	; 0x7f
   2939c:	uxtb	r3, r3
   293a0:	cmp	r3, #0
   293a4:	bne	293d8 <ftello64@plt+0x17d00>
   293a8:	ldr	r3, [fp, #-228]	; 0xffffff1c
   293ac:	cmp	r3, #0
   293b0:	beq	293c8 <ftello64@plt+0x17cf0>
   293b4:	ldr	r3, [fp, #4]
   293b8:	cmp	r3, #0
   293bc:	beq	293c8 <ftello64@plt+0x17cf0>
   293c0:	mov	r3, #1
   293c4:	b	2a058 <ftello64@plt+0x18980>
   293c8:	mov	r3, #0
   293cc:	str	r3, [fp, #4]
   293d0:	ldr	r3, [fp, #4]
   293d4:	str	r3, [fp, #-228]	; 0xffffff1c
   293d8:	ldr	r3, [fp, #12]
   293dc:	cmp	r3, #0
   293e0:	bne	293f4 <ftello64@plt+0x17d1c>
   293e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   293e8:	ldr	r3, [r3, #76]	; 0x4c
   293ec:	cmp	r3, #0
   293f0:	beq	293fc <ftello64@plt+0x17d24>
   293f4:	mov	r3, #1
   293f8:	b	29400 <ftello64@plt+0x17d28>
   293fc:	mov	r3, #0
   29400:	strb	r3, [fp, #-37]	; 0xffffffdb
   29404:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   29408:	and	r3, r3, #1
   2940c:	strb	r3, [fp, #-37]	; 0xffffffdb
   29410:	ldr	r3, [fp, #-20]	; 0xffffffec
   29414:	ldr	r3, [r3, #8]
   29418:	add	r3, r3, #1
   2941c:	mov	ip, r3
   29420:	ldr	r3, [fp, #-216]	; 0xffffff28
   29424:	ldr	r3, [r3, #20]
   29428:	ldr	r2, [fp, #-216]	; 0xffffff28
   2942c:	ldr	r2, [r2, #12]
   29430:	and	r2, r2, #4194304	; 0x400000
   29434:	cmp	r2, #0
   29438:	movne	r2, #1
   2943c:	moveq	r2, #0
   29440:	uxtb	r2, r2
   29444:	sub	r0, fp, #208	; 0xd0
   29448:	ldr	r1, [fp, #-20]	; 0xffffffec
   2944c:	str	r1, [sp, #8]
   29450:	str	r2, [sp, #4]
   29454:	str	r3, [sp]
   29458:	mov	r3, ip
   2945c:	ldr	r2, [fp, #-224]	; 0xffffff20
   29460:	ldr	r1, [fp, #-220]	; 0xffffff24
   29464:	bl	1a294 <ftello64@plt+0x8bbc>
   29468:	str	r0, [fp, #-8]
   2946c:	ldr	r3, [fp, #-8]
   29470:	cmp	r3, #0
   29474:	movne	r3, #1
   29478:	moveq	r3, #0
   2947c:	uxtb	r3, r3
   29480:	cmp	r3, #0
   29484:	bne	29ff4 <ftello64@plt+0x1891c>
   29488:	ldr	r3, [fp, #8]
   2948c:	str	r3, [fp, #-152]	; 0xffffff68
   29490:	ldr	r3, [fp, #8]
   29494:	str	r3, [fp, #-156]	; 0xffffff64
   29498:	ldr	r3, [fp, #-216]	; 0xffffff28
   2949c:	ldrb	r3, [r3, #28]
   294a0:	lsr	r3, r3, #7
   294a4:	uxtb	r3, r3
   294a8:	strb	r3, [fp, #-131]	; 0xffffff7d
   294ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   294b0:	ldr	r3, [r3, #76]	; 0x4c
   294b4:	lsl	r2, r3, #1
   294b8:	sub	r3, fp, #208	; 0xd0
   294bc:	ldr	r1, [fp, #20]
   294c0:	mov	r0, r3
   294c4:	bl	3264c <ftello64@plt+0x20f74>
   294c8:	str	r0, [fp, #-8]
   294cc:	ldr	r3, [fp, #-8]
   294d0:	cmp	r3, #0
   294d4:	movne	r3, #1
   294d8:	moveq	r3, #0
   294dc:	uxtb	r3, r3
   294e0:	cmp	r3, #0
   294e4:	bne	29ffc <ftello64@plt+0x18924>
   294e8:	ldr	r3, [fp, #12]
   294ec:	cmp	r3, #1
   294f0:	bhi	2950c <ftello64@plt+0x17e34>
   294f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   294f8:	ldrb	r3, [r3, #88]	; 0x58
   294fc:	and	r3, r3, #2
   29500:	uxtb	r3, r3
   29504:	cmp	r3, #0
   29508:	beq	29578 <ftello64@plt+0x17ea0>
   2950c:	ldr	r3, [fp, #-172]	; 0xffffff54
   29510:	cmn	r3, #-1073741822	; 0xc0000002
   29514:	movhi	r3, #1
   29518:	movls	r3, #0
   2951c:	uxtb	r3, r3
   29520:	cmp	r3, #0
   29524:	beq	29534 <ftello64@plt+0x17e5c>
   29528:	mov	r3, #12
   2952c:	str	r3, [fp, #-8]
   29530:	b	2a020 <ftello64@plt+0x18948>
   29534:	ldr	r3, [fp, #-172]	; 0xffffff54
   29538:	add	r3, r3, #1
   2953c:	lsl	r3, r3, #2
   29540:	mov	r0, r3
   29544:	bl	352c0 <ftello64@plt+0x23be8>
   29548:	mov	r3, r0
   2954c:	str	r3, [fp, #-108]	; 0xffffff94
   29550:	ldr	r3, [fp, #-108]	; 0xffffff94
   29554:	cmp	r3, #0
   29558:	moveq	r3, #1
   2955c:	movne	r3, #0
   29560:	uxtb	r3, r3
   29564:	cmp	r3, #0
   29568:	beq	29578 <ftello64@plt+0x17ea0>
   2956c:	mov	r3, #12
   29570:	str	r3, [fp, #-8]
   29574:	b	2a020 <ftello64@plt+0x18948>
   29578:	ldr	r3, [fp, #-228]	; 0xffffff1c
   2957c:	str	r3, [fp, #-72]	; 0xffffffb8
   29580:	ldr	r3, [fp, #20]
   29584:	and	r3, r3, #1
   29588:	cmp	r3, #0
   2958c:	beq	29598 <ftello64@plt+0x17ec0>
   29590:	mov	r3, #4
   29594:	b	2959c <ftello64@plt+0x17ec4>
   29598:	mov	r3, #6
   2959c:	str	r3, [fp, #-148]	; 0xffffff6c
   295a0:	ldr	r2, [fp, #4]
   295a4:	ldr	r3, [fp, #-228]	; 0xffffff1c
   295a8:	cmp	r2, r3
   295ac:	bge	295b8 <ftello64@plt+0x17ee0>
   295b0:	mvn	r3, #0
   295b4:	b	295bc <ftello64@plt+0x17ee4>
   295b8:	mov	r3, #1
   295bc:	str	r3, [fp, #-44]	; 0xffffffd4
   295c0:	ldr	r2, [fp, #-228]	; 0xffffff1c
   295c4:	ldr	r3, [fp, #4]
   295c8:	cmp	r2, r3
   295cc:	movlt	r3, r2
   295d0:	movge	r3, r3
   295d4:	str	r3, [fp, #-48]	; 0xffffffd0
   295d8:	ldr	r2, [fp, #4]
   295dc:	ldr	r3, [fp, #-228]	; 0xffffff1c
   295e0:	cmp	r2, r3
   295e4:	movge	r3, r2
   295e8:	movlt	r3, r3
   295ec:	str	r3, [fp, #-52]	; 0xffffffcc
   295f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   295f4:	ldr	r3, [r3, #92]	; 0x5c
   295f8:	cmp	r3, #1
   295fc:	moveq	r3, #1
   29600:	movne	r3, #0
   29604:	strb	r3, [fp, #-53]	; 0xffffffcb
   29608:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2960c:	cmp	r3, #0
   29610:	beq	29688 <ftello64@plt+0x17fb0>
   29614:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   29618:	cmp	r3, #0
   2961c:	bne	29640 <ftello64@plt+0x17f68>
   29620:	ldr	r3, [fp, #-216]	; 0xffffff28
   29624:	ldr	r3, [r3, #12]
   29628:	and	r3, r3, #4194304	; 0x400000
   2962c:	cmp	r3, #0
   29630:	bne	29648 <ftello64@plt+0x17f70>
   29634:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29638:	cmp	r3, #0
   2963c:	bne	29648 <ftello64@plt+0x17f70>
   29640:	mov	r2, #4
   29644:	b	2964c <ftello64@plt+0x17f74>
   29648:	mov	r2, #0
   2964c:	ldr	r1, [fp, #-228]	; 0xffffff1c
   29650:	ldr	r3, [fp, #4]
   29654:	cmp	r1, r3
   29658:	bgt	29664 <ftello64@plt+0x17f8c>
   2965c:	mov	r3, #2
   29660:	b	29668 <ftello64@plt+0x17f90>
   29664:	mov	r3, #0
   29668:	orr	r3, r2, r3
   2966c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29670:	cmp	r2, #0
   29674:	movne	r2, #1
   29678:	moveq	r2, #0
   2967c:	uxtb	r2, r2
   29680:	orr	r3, r3, r2
   29684:	b	2968c <ftello64@plt+0x17fb4>
   29688:	mov	r3, #8
   2968c:	str	r3, [fp, #-60]	; 0xffffffc4
   29690:	mov	r3, #1
   29694:	str	r3, [fp, #-8]
   29698:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2969c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   296a0:	cmp	r2, r3
   296a4:	blt	2a020 <ftello64@plt+0x18948>
   296a8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   296ac:	ldr	r2, [fp, #-52]	; 0xffffffcc
   296b0:	cmp	r2, r3
   296b4:	blt	2a020 <ftello64@plt+0x18948>
   296b8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   296bc:	sub	r3, r3, #4
   296c0:	cmp	r3, #4
   296c4:	ldrls	pc, [pc, r3, lsl #2]
   296c8:	b	298d8 <ftello64@plt+0x18200>
   296cc:	andeq	r9, r2, ip, lsr #17
   296d0:	andeq	r9, r2, ip, lsr #17
   296d4:	andeq	r9, r2, r8, asr r7
   296d8:	andeq	r9, r2, ip, ror #13
   296dc:	ldrdeq	r9, [r2], -ip
   296e0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   296e4:	add	r3, r3, #1
   296e8:	str	r3, [fp, #-72]	; 0xffffffb8
   296ec:	ldr	r2, [fp, #-72]	; 0xffffffb8
   296f0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   296f4:	cmp	r2, r3
   296f8:	movlt	r3, #1
   296fc:	movge	r3, #0
   29700:	uxtb	r3, r3
   29704:	cmp	r3, #0
   29708:	beq	297a8 <ftello64@plt+0x180d0>
   2970c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   29710:	mov	r2, r3
   29714:	ldr	r3, [fp, #-220]	; 0xffffff24
   29718:	add	r3, r3, r2
   2971c:	ldrb	r3, [r3]
   29720:	mov	r2, r3
   29724:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29728:	add	r3, r3, r2
   2972c:	ldrb	r3, [r3]
   29730:	mov	r2, r3
   29734:	ldr	r3, [fp, #-28]	; 0xffffffe4
   29738:	add	r3, r3, r2
   2973c:	ldrb	r3, [r3]
   29740:	cmp	r3, #0
   29744:	beq	296e0 <ftello64@plt+0x18008>
   29748:	b	297a8 <ftello64@plt+0x180d0>
   2974c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   29750:	add	r3, r3, #1
   29754:	str	r3, [fp, #-72]	; 0xffffffb8
   29758:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2975c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   29760:	cmp	r2, r3
   29764:	movlt	r3, #1
   29768:	movge	r3, #0
   2976c:	uxtb	r3, r3
   29770:	cmp	r3, #0
   29774:	beq	297ac <ftello64@plt+0x180d4>
   29778:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2977c:	mov	r2, r3
   29780:	ldr	r3, [fp, #-220]	; 0xffffff24
   29784:	add	r3, r3, r2
   29788:	ldrb	r3, [r3]
   2978c:	mov	r2, r3
   29790:	ldr	r3, [fp, #-28]	; 0xffffffe4
   29794:	add	r3, r3, r2
   29798:	ldrb	r3, [r3]
   2979c:	cmp	r3, #0
   297a0:	beq	2974c <ftello64@plt+0x18074>
   297a4:	b	297ac <ftello64@plt+0x180d4>
   297a8:	nop			; (mov r0, r0)
   297ac:	ldr	r2, [fp, #-72]	; 0xffffffb8
   297b0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   297b4:	cmp	r2, r3
   297b8:	moveq	r3, #1
   297bc:	movne	r3, #0
   297c0:	uxtb	r3, r3
   297c4:	cmp	r3, #0
   297c8:	beq	299e4 <ftello64@plt+0x1830c>
   297cc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   297d0:	ldr	r3, [fp, #-224]	; 0xffffff20
   297d4:	cmp	r2, r3
   297d8:	bge	297f4 <ftello64@plt+0x1811c>
   297dc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   297e0:	mov	r2, r3
   297e4:	ldr	r3, [fp, #-220]	; 0xffffff24
   297e8:	add	r3, r3, r2
   297ec:	ldrb	r3, [r3]
   297f0:	b	297f8 <ftello64@plt+0x18120>
   297f4:	mov	r3, #0
   297f8:	str	r3, [fp, #-64]	; 0xffffffc0
   297fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   29800:	cmp	r3, #0
   29804:	beq	2981c <ftello64@plt+0x18144>
   29808:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2980c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   29810:	add	r3, r2, r3
   29814:	ldrb	r3, [r3]
   29818:	b	29820 <ftello64@plt+0x18148>
   2981c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   29820:	ldr	r2, [fp, #-28]	; 0xffffffe4
   29824:	add	r3, r2, r3
   29828:	ldrb	r3, [r3]
   2982c:	cmp	r3, #0
   29830:	bne	299e4 <ftello64@plt+0x1830c>
   29834:	b	2a020 <ftello64@plt+0x18948>
   29838:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2983c:	ldr	r3, [fp, #-224]	; 0xffffff20
   29840:	cmp	r2, r3
   29844:	bge	29860 <ftello64@plt+0x18188>
   29848:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2984c:	mov	r2, r3
   29850:	ldr	r3, [fp, #-220]	; 0xffffff24
   29854:	add	r3, r3, r2
   29858:	ldrb	r3, [r3]
   2985c:	b	29864 <ftello64@plt+0x1818c>
   29860:	mov	r3, #0
   29864:	str	r3, [fp, #-64]	; 0xffffffc0
   29868:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2986c:	cmp	r3, #0
   29870:	beq	29888 <ftello64@plt+0x181b0>
   29874:	ldr	r3, [fp, #-64]	; 0xffffffc0
   29878:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2987c:	add	r3, r2, r3
   29880:	ldrb	r3, [r3]
   29884:	b	2988c <ftello64@plt+0x181b4>
   29888:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2988c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   29890:	add	r3, r2, r3
   29894:	ldrb	r3, [r3]
   29898:	cmp	r3, #0
   2989c:	bne	298c0 <ftello64@plt+0x181e8>
   298a0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   298a4:	sub	r3, r3, #1
   298a8:	str	r3, [fp, #-72]	; 0xffffffb8
   298ac:	ldr	r2, [fp, #-72]	; 0xffffffb8
   298b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   298b4:	cmp	r2, r3
   298b8:	bge	29838 <ftello64@plt+0x18160>
   298bc:	b	298c4 <ftello64@plt+0x181ec>
   298c0:	nop			; (mov r0, r0)
   298c4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   298c8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   298cc:	cmp	r2, r3
   298d0:	bge	299ec <ftello64@plt+0x18314>
   298d4:	b	2a020 <ftello64@plt+0x18948>
   298d8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   298dc:	ldr	r3, [fp, #-184]	; 0xffffff48
   298e0:	sub	r3, r2, r3
   298e4:	str	r3, [fp, #-12]
   298e8:	ldr	r3, [fp, #-176]	; 0xffffff50
   298ec:	mov	r2, r3
   298f0:	ldr	r3, [fp, #-12]
   298f4:	cmp	r2, r3
   298f8:	movls	r3, #1
   298fc:	movhi	r3, #0
   29900:	uxtb	r3, r3
   29904:	cmp	r3, #0
   29908:	beq	29950 <ftello64@plt+0x18278>
   2990c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   29910:	sub	r3, fp, #208	; 0xd0
   29914:	ldr	r2, [fp, #20]
   29918:	mov	r0, r3
   2991c:	bl	1babc <ftello64@plt+0xa3e4>
   29920:	str	r0, [fp, #-8]
   29924:	ldr	r3, [fp, #-8]
   29928:	cmp	r3, #0
   2992c:	movne	r3, #1
   29930:	moveq	r3, #0
   29934:	uxtb	r3, r3
   29938:	cmp	r3, #0
   2993c:	bne	2a004 <ftello64@plt+0x1892c>
   29940:	ldr	r2, [fp, #-72]	; 0xffffffb8
   29944:	ldr	r3, [fp, #-184]	; 0xffffff48
   29948:	sub	r3, r2, r3
   2994c:	str	r3, [fp, #-12]
   29950:	ldr	r3, [fp, #-180]	; 0xffffff4c
   29954:	mov	r2, r3
   29958:	ldr	r3, [fp, #-12]
   2995c:	cmp	r2, r3
   29960:	bls	29978 <ftello64@plt+0x182a0>
   29964:	ldr	r2, [fp, #-204]	; 0xffffff34
   29968:	ldr	r3, [fp, #-12]
   2996c:	add	r3, r2, r3
   29970:	ldrb	r3, [r3]
   29974:	b	2997c <ftello64@plt+0x182a4>
   29978:	mov	r3, #0
   2997c:	str	r3, [fp, #-64]	; 0xffffffc0
   29980:	ldr	r3, [fp, #-64]	; 0xffffffc0
   29984:	ldr	r2, [fp, #-28]	; 0xffffffe4
   29988:	add	r3, r2, r3
   2998c:	ldrb	r3, [r3]
   29990:	cmp	r3, #0
   29994:	bne	299d4 <ftello64@plt+0x182fc>
   29998:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2999c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   299a0:	add	r3, r2, r3
   299a4:	str	r3, [fp, #-72]	; 0xffffffb8
   299a8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   299ac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   299b0:	cmp	r2, r3
   299b4:	blt	299c8 <ftello64@plt+0x182f0>
   299b8:	ldr	r2, [fp, #-72]	; 0xffffffb8
   299bc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   299c0:	cmp	r2, r3
   299c4:	ble	298d8 <ftello64@plt+0x18200>
   299c8:	mov	r3, #1
   299cc:	str	r3, [fp, #-8]
   299d0:	b	2a020 <ftello64@plt+0x18948>
   299d4:	nop			; (mov r0, r0)
   299d8:	b	299f0 <ftello64@plt+0x18318>
   299dc:	nop			; (mov r0, r0)
   299e0:	b	299f0 <ftello64@plt+0x18318>
   299e4:	nop			; (mov r0, r0)
   299e8:	b	299f0 <ftello64@plt+0x18318>
   299ec:	nop			; (mov r0, r0)
   299f0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   299f4:	sub	r3, fp, #208	; 0xd0
   299f8:	ldr	r2, [fp, #20]
   299fc:	mov	r0, r3
   29a00:	bl	1babc <ftello64@plt+0xa3e4>
   29a04:	str	r0, [fp, #-8]
   29a08:	ldr	r3, [fp, #-8]
   29a0c:	cmp	r3, #0
   29a10:	movne	r3, #1
   29a14:	moveq	r3, #0
   29a18:	uxtb	r3, r3
   29a1c:	cmp	r3, #0
   29a20:	bne	2a00c <ftello64@plt+0x18934>
   29a24:	ldrb	r3, [fp, #-53]	; 0xffffffcb
   29a28:	eor	r3, r3, #1
   29a2c:	uxtb	r3, r3
   29a30:	cmp	r3, #0
   29a34:	beq	29a54 <ftello64@plt+0x1837c>
   29a38:	ldr	r3, [fp, #-180]	; 0xffffff4c
   29a3c:	cmp	r3, #0
   29a40:	beq	29a54 <ftello64@plt+0x1837c>
   29a44:	ldr	r3, [fp, #-200]	; 0xffffff38
   29a48:	ldr	r3, [r3]
   29a4c:	cmn	r3, #1
   29a50:	beq	29bdc <ftello64@plt+0x18504>
   29a54:	mov	r3, #0
   29a58:	str	r3, [fp, #-88]	; 0xffffffa8
   29a5c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   29a60:	str	r3, [fp, #-100]	; 0xffffff9c
   29a64:	ldr	r3, [fp, #-100]	; 0xffffff9c
   29a68:	str	r3, [fp, #-104]	; 0xffffff98
   29a6c:	ldr	r2, [fp, #-228]	; 0xffffff1c
   29a70:	ldr	r3, [fp, #4]
   29a74:	cmp	r2, r3
   29a78:	bgt	29a84 <ftello64@plt+0x183ac>
   29a7c:	sub	r3, fp, #72	; 0x48
   29a80:	b	29a88 <ftello64@plt+0x183b0>
   29a84:	mov	r3, #0
   29a88:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   29a8c:	sub	r0, fp, #208	; 0xd0
   29a90:	mov	r2, r3
   29a94:	bl	2a3d0 <ftello64@plt+0x18cf8>
   29a98:	str	r0, [fp, #-24]	; 0xffffffe8
   29a9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29aa0:	cmn	r3, #1
   29aa4:	beq	29bcc <ftello64@plt+0x184f4>
   29aa8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29aac:	cmn	r3, #2
   29ab0:	moveq	r3, #1
   29ab4:	movne	r3, #0
   29ab8:	uxtb	r3, r3
   29abc:	cmp	r3, #0
   29ac0:	beq	29ad0 <ftello64@plt+0x183f8>
   29ac4:	mov	r3, #12
   29ac8:	str	r3, [fp, #-8]
   29acc:	b	2a020 <ftello64@plt+0x18948>
   29ad0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29ad4:	str	r3, [fp, #-116]	; 0xffffff8c
   29ad8:	ldr	r3, [fp, #-216]	; 0xffffff28
   29adc:	ldrb	r3, [r3, #28]
   29ae0:	and	r3, r3, #16
   29ae4:	uxtb	r3, r3
   29ae8:	cmp	r3, #0
   29aec:	bne	29afc <ftello64@plt+0x18424>
   29af0:	ldr	r3, [fp, #12]
   29af4:	cmp	r3, #1
   29af8:	bhi	29b0c <ftello64@plt+0x18434>
   29afc:	ldr	r3, [fp, #-20]	; 0xffffffec
   29b00:	ldr	r3, [r3, #76]	; 0x4c
   29b04:	cmp	r3, #0
   29b08:	beq	29b40 <ftello64@plt+0x18468>
   29b0c:	ldr	r2, [fp, #-108]	; 0xffffff94
   29b10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29b14:	lsl	r3, r3, #2
   29b18:	add	r3, r2, r3
   29b1c:	ldr	r3, [r3]
   29b20:	str	r3, [fp, #-68]	; 0xffffffbc
   29b24:	sub	r3, fp, #208	; 0xd0
   29b28:	ldr	r2, [fp, #-24]	; 0xffffffe8
   29b2c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   29b30:	mov	r0, r3
   29b34:	bl	2aab0 <ftello64@plt+0x193d8>
   29b38:	mov	r3, r0
   29b3c:	str	r3, [fp, #-112]	; 0xffffff90
   29b40:	ldr	r3, [fp, #-216]	; 0xffffff28
   29b44:	ldrb	r3, [r3, #28]
   29b48:	and	r3, r3, #16
   29b4c:	uxtb	r3, r3
   29b50:	cmp	r3, #0
   29b54:	bne	29b7c <ftello64@plt+0x184a4>
   29b58:	ldr	r3, [fp, #12]
   29b5c:	cmp	r3, #1
   29b60:	bls	29b7c <ftello64@plt+0x184a4>
   29b64:	ldr	r3, [fp, #-20]	; 0xffffffec
   29b68:	ldrb	r3, [r3, #88]	; 0x58
   29b6c:	and	r3, r3, #1
   29b70:	uxtb	r3, r3
   29b74:	cmp	r3, #0
   29b78:	bne	29b8c <ftello64@plt+0x184b4>
   29b7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   29b80:	ldr	r3, [r3, #76]	; 0x4c
   29b84:	cmp	r3, #0
   29b88:	beq	29bf8 <ftello64@plt+0x18520>
   29b8c:	sub	r3, fp, #208	; 0xd0
   29b90:	mov	r0, r3
   29b94:	bl	2a064 <ftello64@plt+0x1898c>
   29b98:	str	r0, [fp, #-8]
   29b9c:	ldr	r3, [fp, #-8]
   29ba0:	cmp	r3, #0
   29ba4:	beq	29bf4 <ftello64@plt+0x1851c>
   29ba8:	ldr	r3, [fp, #-8]
   29bac:	cmp	r3, #1
   29bb0:	movne	r3, #1
   29bb4:	moveq	r3, #0
   29bb8:	uxtb	r3, r3
   29bbc:	cmp	r3, #0
   29bc0:	bne	2a014 <ftello64@plt+0x1893c>
   29bc4:	mvn	r3, #0
   29bc8:	str	r3, [fp, #-24]	; 0xffffffe8
   29bcc:	sub	r3, fp, #208	; 0xd0
   29bd0:	mov	r0, r3
   29bd4:	bl	327b0 <ftello64@plt+0x210d8>
   29bd8:	b	29be0 <ftello64@plt+0x18508>
   29bdc:	nop			; (mov r0, r0)
   29be0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   29be4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   29be8:	add	r3, r2, r3
   29bec:	str	r3, [fp, #-72]	; 0xffffffb8
   29bf0:	b	29690 <ftello64@plt+0x17fb8>
   29bf4:	nop			; (mov r0, r0)
   29bf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   29bfc:	cmn	r3, #1
   29c00:	ldr	r3, [fp, #-8]
   29c04:	cmp	r3, #0
   29c08:	ldr	r3, [fp, #12]
   29c0c:	cmp	r3, #0
   29c10:	beq	2a020 <ftello64@plt+0x18948>
   29c14:	mov	r3, #1
   29c18:	str	r3, [fp, #-16]
   29c1c:	b	29c5c <ftello64@plt+0x18584>
   29c20:	ldr	r3, [fp, #-16]
   29c24:	lsl	r3, r3, #3
   29c28:	ldr	r2, [fp, #16]
   29c2c:	add	r2, r2, r3
   29c30:	ldr	r3, [fp, #-16]
   29c34:	lsl	r3, r3, #3
   29c38:	ldr	r1, [fp, #16]
   29c3c:	add	r3, r1, r3
   29c40:	mvn	r1, #0
   29c44:	str	r1, [r3, #4]
   29c48:	ldr	r3, [r3, #4]
   29c4c:	str	r3, [r2]
   29c50:	ldr	r3, [fp, #-16]
   29c54:	add	r3, r3, #1
   29c58:	str	r3, [fp, #-16]
   29c5c:	ldr	r2, [fp, #-16]
   29c60:	ldr	r3, [fp, #12]
   29c64:	cmp	r2, r3
   29c68:	bcc	29c20 <ftello64@plt+0x18548>
   29c6c:	ldr	r3, [fp, #16]
   29c70:	mov	r2, #0
   29c74:	str	r2, [r3]
   29c78:	ldr	r2, [fp, #-116]	; 0xffffff8c
   29c7c:	ldr	r3, [fp, #16]
   29c80:	str	r2, [r3, #4]
   29c84:	ldr	r3, [fp, #-216]	; 0xffffff28
   29c88:	ldrb	r3, [r3, #28]
   29c8c:	and	r3, r3, #16
   29c90:	uxtb	r3, r3
   29c94:	cmp	r3, #0
   29c98:	bne	29d1c <ftello64@plt+0x18644>
   29c9c:	ldr	r3, [fp, #12]
   29ca0:	cmp	r3, #1
   29ca4:	bls	29d1c <ftello64@plt+0x18644>
   29ca8:	ldr	r3, [fp, #-20]	; 0xffffffec
   29cac:	ldrb	r3, [r3, #88]	; 0x58
   29cb0:	and	r3, r3, #1
   29cb4:	uxtb	r3, r3
   29cb8:	cmp	r3, #0
   29cbc:	beq	29cd8 <ftello64@plt+0x18600>
   29cc0:	ldr	r3, [fp, #-20]	; 0xffffffec
   29cc4:	ldr	r3, [r3, #76]	; 0x4c
   29cc8:	cmp	r3, #0
   29ccc:	ble	29cd8 <ftello64@plt+0x18600>
   29cd0:	mov	r3, #1
   29cd4:	b	29cdc <ftello64@plt+0x18604>
   29cd8:	mov	r3, #0
   29cdc:	and	r3, r3, #1
   29ce0:	uxtb	r3, r3
   29ce4:	sub	r1, fp, #208	; 0xd0
   29ce8:	str	r3, [sp]
   29cec:	ldr	r3, [fp, #16]
   29cf0:	ldr	r2, [fp, #12]
   29cf4:	ldr	r0, [fp, #-216]	; 0xffffff28
   29cf8:	bl	2b9a0 <ftello64@plt+0x1a2c8>
   29cfc:	str	r0, [fp, #-8]
   29d00:	ldr	r3, [fp, #-8]
   29d04:	cmp	r3, #0
   29d08:	movne	r3, #1
   29d0c:	moveq	r3, #0
   29d10:	uxtb	r3, r3
   29d14:	cmp	r3, #0
   29d18:	bne	2a01c <ftello64@plt+0x18944>
   29d1c:	mov	r3, #0
   29d20:	str	r3, [fp, #-16]
   29d24:	b	29e8c <ftello64@plt+0x187b4>
   29d28:	ldr	r3, [fp, #-16]
   29d2c:	lsl	r3, r3, #3
   29d30:	ldr	r2, [fp, #16]
   29d34:	add	r3, r2, r3
   29d38:	ldr	r3, [r3]
   29d3c:	cmn	r3, #1
   29d40:	beq	29e80 <ftello64@plt+0x187a8>
   29d44:	ldrb	r3, [fp, #-132]	; 0xffffff7c
   29d48:	cmp	r3, #0
   29d4c:	movne	r3, #1
   29d50:	moveq	r3, #0
   29d54:	uxtb	r3, r3
   29d58:	cmp	r3, #0
   29d5c:	beq	29e20 <ftello64@plt+0x18748>
   29d60:	ldr	r3, [fp, #-16]
   29d64:	lsl	r3, r3, #3
   29d68:	ldr	r2, [fp, #16]
   29d6c:	add	r2, r2, r3
   29d70:	ldr	r3, [fp, #-16]
   29d74:	lsl	r3, r3, #3
   29d78:	ldr	r1, [fp, #16]
   29d7c:	add	r3, r1, r3
   29d80:	ldr	r1, [r3]
   29d84:	ldr	r3, [fp, #-180]	; 0xffffff4c
   29d88:	cmp	r1, r3
   29d8c:	bne	29d98 <ftello64@plt+0x186c0>
   29d90:	ldr	r3, [fp, #-176]	; 0xffffff50
   29d94:	b	29dbc <ftello64@plt+0x186e4>
   29d98:	ldr	r1, [fp, #-196]	; 0xffffff3c
   29d9c:	ldr	r3, [fp, #-16]
   29da0:	lsl	r3, r3, #3
   29da4:	ldr	r0, [fp, #16]
   29da8:	add	r3, r0, r3
   29dac:	ldr	r3, [r3]
   29db0:	lsl	r3, r3, #2
   29db4:	add	r3, r1, r3
   29db8:	ldr	r3, [r3]
   29dbc:	str	r3, [r2]
   29dc0:	ldr	r3, [fp, #-16]
   29dc4:	lsl	r3, r3, #3
   29dc8:	ldr	r2, [fp, #16]
   29dcc:	add	r2, r2, r3
   29dd0:	ldr	r3, [fp, #-16]
   29dd4:	lsl	r3, r3, #3
   29dd8:	ldr	r1, [fp, #16]
   29ddc:	add	r3, r1, r3
   29de0:	ldr	r1, [r3, #4]
   29de4:	ldr	r3, [fp, #-180]	; 0xffffff4c
   29de8:	cmp	r1, r3
   29dec:	bne	29df8 <ftello64@plt+0x18720>
   29df0:	ldr	r3, [fp, #-176]	; 0xffffff50
   29df4:	b	29e1c <ftello64@plt+0x18744>
   29df8:	ldr	r1, [fp, #-196]	; 0xffffff3c
   29dfc:	ldr	r3, [fp, #-16]
   29e00:	lsl	r3, r3, #3
   29e04:	ldr	r0, [fp, #16]
   29e08:	add	r3, r0, r3
   29e0c:	ldr	r3, [r3, #4]
   29e10:	lsl	r3, r3, #2
   29e14:	add	r3, r1, r3
   29e18:	ldr	r3, [r3]
   29e1c:	str	r3, [r2, #4]
   29e20:	ldr	r3, [fp, #-16]
   29e24:	lsl	r3, r3, #3
   29e28:	ldr	r2, [fp, #16]
   29e2c:	add	r3, r2, r3
   29e30:	ldr	r2, [fp, #-16]
   29e34:	lsl	r2, r2, #3
   29e38:	ldr	r1, [fp, #16]
   29e3c:	add	r2, r1, r2
   29e40:	ldr	r1, [r2]
   29e44:	ldr	r2, [fp, #-72]	; 0xffffffb8
   29e48:	add	r2, r1, r2
   29e4c:	str	r2, [r3]
   29e50:	ldr	r3, [fp, #-16]
   29e54:	lsl	r3, r3, #3
   29e58:	ldr	r2, [fp, #16]
   29e5c:	add	r3, r2, r3
   29e60:	ldr	r2, [fp, #-16]
   29e64:	lsl	r2, r2, #3
   29e68:	ldr	r1, [fp, #16]
   29e6c:	add	r2, r1, r2
   29e70:	ldr	r1, [r2, #4]
   29e74:	ldr	r2, [fp, #-72]	; 0xffffffb8
   29e78:	add	r2, r1, r2
   29e7c:	str	r2, [r3, #4]
   29e80:	ldr	r3, [fp, #-16]
   29e84:	add	r3, r3, #1
   29e88:	str	r3, [fp, #-16]
   29e8c:	ldr	r2, [fp, #-16]
   29e90:	ldr	r3, [fp, #12]
   29e94:	cmp	r2, r3
   29e98:	bcc	29d28 <ftello64@plt+0x18650>
   29e9c:	mov	r3, #0
   29ea0:	str	r3, [fp, #-16]
   29ea4:	b	29ef4 <ftello64@plt+0x1881c>
   29ea8:	ldr	r2, [fp, #-16]
   29eac:	ldr	r3, [fp, #12]
   29eb0:	add	r3, r2, r3
   29eb4:	lsl	r3, r3, #3
   29eb8:	ldr	r2, [fp, #16]
   29ebc:	add	r3, r2, r3
   29ec0:	mvn	r2, #0
   29ec4:	str	r2, [r3]
   29ec8:	ldr	r2, [fp, #-16]
   29ecc:	ldr	r3, [fp, #12]
   29ed0:	add	r3, r2, r3
   29ed4:	lsl	r3, r3, #3
   29ed8:	ldr	r2, [fp, #16]
   29edc:	add	r3, r2, r3
   29ee0:	mvn	r2, #0
   29ee4:	str	r2, [r3, #4]
   29ee8:	ldr	r3, [fp, #-16]
   29eec:	add	r3, r3, #1
   29ef0:	str	r3, [fp, #-16]
   29ef4:	ldr	r2, [fp, #-16]
   29ef8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   29efc:	cmp	r2, r3
   29f00:	blt	29ea8 <ftello64@plt+0x187d0>
   29f04:	ldr	r3, [fp, #-20]	; 0xffffffec
   29f08:	ldr	r3, [r3, #132]	; 0x84
   29f0c:	cmp	r3, #0
   29f10:	beq	2a020 <ftello64@plt+0x18948>
   29f14:	mov	r3, #0
   29f18:	str	r3, [fp, #-16]
   29f1c:	b	29fd8 <ftello64@plt+0x18900>
   29f20:	ldr	r3, [fp, #-20]	; 0xffffffec
   29f24:	ldr	r2, [r3, #132]	; 0x84
   29f28:	ldr	r3, [fp, #-16]
   29f2c:	lsl	r3, r3, #2
   29f30:	add	r3, r2, r3
   29f34:	ldr	r2, [r3]
   29f38:	ldr	r3, [fp, #-16]
   29f3c:	cmp	r2, r3
   29f40:	beq	29fcc <ftello64@plt+0x188f4>
   29f44:	ldr	r3, [fp, #-16]
   29f48:	add	r3, r3, #1
   29f4c:	lsl	r3, r3, #3
   29f50:	ldr	r2, [fp, #16]
   29f54:	add	r3, r2, r3
   29f58:	ldr	r2, [fp, #-20]	; 0xffffffec
   29f5c:	ldr	r1, [r2, #132]	; 0x84
   29f60:	ldr	r2, [fp, #-16]
   29f64:	lsl	r2, r2, #2
   29f68:	add	r2, r1, r2
   29f6c:	ldr	r2, [r2]
   29f70:	add	r2, r2, #1
   29f74:	lsl	r2, r2, #3
   29f78:	ldr	r1, [fp, #16]
   29f7c:	add	r2, r1, r2
   29f80:	ldr	r2, [r2]
   29f84:	str	r2, [r3]
   29f88:	ldr	r3, [fp, #-16]
   29f8c:	add	r3, r3, #1
   29f90:	lsl	r3, r3, #3
   29f94:	ldr	r2, [fp, #16]
   29f98:	add	r3, r2, r3
   29f9c:	ldr	r2, [fp, #-20]	; 0xffffffec
   29fa0:	ldr	r1, [r2, #132]	; 0x84
   29fa4:	ldr	r2, [fp, #-16]
   29fa8:	lsl	r2, r2, #2
   29fac:	add	r2, r1, r2
   29fb0:	ldr	r2, [r2]
   29fb4:	add	r2, r2, #1
   29fb8:	lsl	r2, r2, #3
   29fbc:	ldr	r1, [fp, #16]
   29fc0:	add	r2, r1, r2
   29fc4:	ldr	r2, [r2, #4]
   29fc8:	str	r2, [r3, #4]
   29fcc:	ldr	r3, [fp, #-16]
   29fd0:	add	r3, r3, #1
   29fd4:	str	r3, [fp, #-16]
   29fd8:	ldr	r3, [fp, #-16]
   29fdc:	add	r3, r3, #1
   29fe0:	mov	r2, r3
   29fe4:	ldr	r3, [fp, #12]
   29fe8:	cmp	r2, r3
   29fec:	bcc	29f20 <ftello64@plt+0x18848>
   29ff0:	b	2a020 <ftello64@plt+0x18948>
   29ff4:	nop			; (mov r0, r0)
   29ff8:	b	2a020 <ftello64@plt+0x18948>
   29ffc:	nop			; (mov r0, r0)
   2a000:	b	2a020 <ftello64@plt+0x18948>
   2a004:	nop			; (mov r0, r0)
   2a008:	b	2a020 <ftello64@plt+0x18948>
   2a00c:	nop			; (mov r0, r0)
   2a010:	b	2a020 <ftello64@plt+0x18948>
   2a014:	nop			; (mov r0, r0)
   2a018:	b	2a020 <ftello64@plt+0x18948>
   2a01c:	nop			; (mov r0, r0)
   2a020:	ldr	r3, [fp, #-108]	; 0xffffff94
   2a024:	mov	r0, r3
   2a028:	bl	16624 <ftello64@plt+0x4f4c>
   2a02c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a030:	ldr	r3, [r3, #76]	; 0x4c
   2a034:	cmp	r3, #0
   2a038:	beq	2a048 <ftello64@plt+0x18970>
   2a03c:	sub	r3, fp, #208	; 0xd0
   2a040:	mov	r0, r3
   2a044:	bl	328d8 <ftello64@plt+0x21200>
   2a048:	sub	r3, fp, #208	; 0xd0
   2a04c:	mov	r0, r3
   2a050:	bl	1caac <ftello64@plt+0xb3d4>
   2a054:	ldr	r3, [fp, #-8]
   2a058:	mov	r0, r3
   2a05c:	sub	sp, fp, #4
   2a060:	pop	{fp, pc}
   2a064:	push	{fp, lr}
   2a068:	add	fp, sp, #4
   2a06c:	sub	sp, sp, #72	; 0x48
   2a070:	str	r0, [fp, #-64]	; 0xffffffc0
   2a074:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a078:	ldr	r3, [r3, #84]	; 0x54
   2a07c:	str	r3, [fp, #-28]	; 0xffffffe4
   2a080:	mov	r3, #0
   2a084:	str	r3, [fp, #-24]	; 0xffffffe8
   2a088:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a08c:	ldr	r3, [r3, #100]	; 0x64
   2a090:	cmp	r3, #0
   2a094:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a098:	ldr	r3, [r3, #92]	; 0x5c
   2a09c:	str	r3, [fp, #-12]
   2a0a0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a0a4:	ldr	r3, [r3, #96]	; 0x60
   2a0a8:	str	r3, [fp, #-8]
   2a0ac:	ldr	r3, [fp, #-12]
   2a0b0:	cmn	r3, #-1073741822	; 0xc0000002
   2a0b4:	movhi	r3, #1
   2a0b8:	movls	r3, #0
   2a0bc:	uxtb	r3, r3
   2a0c0:	cmp	r3, #0
   2a0c4:	beq	2a0d0 <ftello64@plt+0x189f8>
   2a0c8:	mov	r3, #12
   2a0cc:	b	2a3c4 <ftello64@plt+0x18cec>
   2a0d0:	ldr	r3, [fp, #-12]
   2a0d4:	add	r3, r3, #1
   2a0d8:	lsl	r3, r3, #2
   2a0dc:	mov	r0, r3
   2a0e0:	bl	352c0 <ftello64@plt+0x23be8>
   2a0e4:	mov	r3, r0
   2a0e8:	str	r3, [fp, #-20]	; 0xffffffec
   2a0ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a0f0:	cmp	r3, #0
   2a0f4:	moveq	r3, #1
   2a0f8:	movne	r3, #0
   2a0fc:	uxtb	r3, r3
   2a100:	cmp	r3, #0
   2a104:	beq	2a114 <ftello64@plt+0x18a3c>
   2a108:	mov	r3, #12
   2a10c:	str	r3, [fp, #-16]
   2a110:	b	2a3b0 <ftello64@plt+0x18cd8>
   2a114:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a118:	ldr	r3, [r3, #76]	; 0x4c
   2a11c:	cmp	r3, #0
   2a120:	beq	2a2e8 <ftello64@plt+0x18c10>
   2a124:	ldr	r3, [fp, #-12]
   2a128:	add	r3, r3, #1
   2a12c:	lsl	r3, r3, #2
   2a130:	mov	r0, r3
   2a134:	bl	352c0 <ftello64@plt+0x23be8>
   2a138:	mov	r3, r0
   2a13c:	str	r3, [fp, #-24]	; 0xffffffe8
   2a140:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a144:	cmp	r3, #0
   2a148:	moveq	r3, #1
   2a14c:	movne	r3, #0
   2a150:	uxtb	r3, r3
   2a154:	cmp	r3, #0
   2a158:	beq	2a168 <ftello64@plt+0x18a90>
   2a15c:	mov	r3, #12
   2a160:	str	r3, [fp, #-16]
   2a164:	b	2a3b0 <ftello64@plt+0x18cd8>
   2a168:	ldr	r3, [fp, #-12]
   2a16c:	add	r3, r3, #1
   2a170:	lsl	r3, r3, #2
   2a174:	mov	r2, r3
   2a178:	mov	r1, #0
   2a17c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a180:	bl	115ac <memset@plt>
   2a184:	sub	r0, fp, #56	; 0x38
   2a188:	ldr	r3, [fp, #-12]
   2a18c:	str	r3, [sp]
   2a190:	ldr	r3, [fp, #-8]
   2a194:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a198:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a19c:	bl	32ff4 <ftello64@plt+0x2191c>
   2a1a0:	sub	r3, fp, #56	; 0x38
   2a1a4:	mov	r1, r3
   2a1a8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2a1ac:	bl	2bff4 <ftello64@plt+0x1a91c>
   2a1b0:	str	r0, [fp, #-16]
   2a1b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a1b8:	mov	r0, r3
   2a1bc:	bl	16624 <ftello64@plt+0x4f4c>
   2a1c0:	ldr	r3, [fp, #-16]
   2a1c4:	cmp	r3, #0
   2a1c8:	movne	r3, #1
   2a1cc:	moveq	r3, #0
   2a1d0:	uxtb	r3, r3
   2a1d4:	cmp	r3, #0
   2a1d8:	bne	2a3a4 <ftello64@plt+0x18ccc>
   2a1dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a1e0:	ldr	r3, [r3]
   2a1e4:	cmp	r3, #0
   2a1e8:	bne	2a29c <ftello64@plt+0x18bc4>
   2a1ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a1f0:	ldr	r3, [r3]
   2a1f4:	cmp	r3, #0
   2a1f8:	bne	2a29c <ftello64@plt+0x18bc4>
   2a1fc:	ldr	r3, [fp, #-12]
   2a200:	sub	r3, r3, #1
   2a204:	str	r3, [fp, #-12]
   2a208:	ldr	r3, [fp, #-12]
   2a20c:	cmp	r3, #0
   2a210:	bge	2a220 <ftello64@plt+0x18b48>
   2a214:	mov	r3, #1
   2a218:	str	r3, [fp, #-16]
   2a21c:	b	2a3b0 <ftello64@plt+0x18cd8>
   2a220:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a224:	ldr	r2, [r3, #100]	; 0x64
   2a228:	ldr	r3, [fp, #-12]
   2a22c:	lsl	r3, r3, #2
   2a230:	add	r3, r2, r3
   2a234:	ldr	r3, [r3]
   2a238:	cmp	r3, #0
   2a23c:	beq	2a1fc <ftello64@plt+0x18b24>
   2a240:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a244:	ldr	r2, [r3, #100]	; 0x64
   2a248:	ldr	r3, [fp, #-12]
   2a24c:	lsl	r3, r3, #2
   2a250:	add	r3, r2, r3
   2a254:	ldr	r3, [r3]
   2a258:	ldrb	r3, [r3, #52]	; 0x34
   2a25c:	and	r3, r3, #16
   2a260:	uxtb	r3, r3
   2a264:	cmp	r3, #0
   2a268:	beq	2a1fc <ftello64@plt+0x18b24>
   2a26c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a270:	ldr	r2, [r3, #100]	; 0x64
   2a274:	ldr	r3, [fp, #-12]
   2a278:	lsl	r3, r3, #2
   2a27c:	add	r3, r2, r3
   2a280:	ldr	r3, [r3]
   2a284:	ldr	r2, [fp, #-12]
   2a288:	mov	r1, r3
   2a28c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2a290:	bl	2aab0 <ftello64@plt+0x193d8>
   2a294:	str	r0, [fp, #-8]
   2a298:	b	2a168 <ftello64@plt+0x18a90>
   2a29c:	ldr	r3, [fp, #-12]
   2a2a0:	add	r3, r3, #1
   2a2a4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a2a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a2ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2a2b0:	bl	2c5b8 <ftello64@plt+0x1aee0>
   2a2b4:	str	r0, [fp, #-16]
   2a2b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a2bc:	bl	16624 <ftello64@plt+0x4f4c>
   2a2c0:	mov	r3, #0
   2a2c4:	str	r3, [fp, #-24]	; 0xffffffe8
   2a2c8:	ldr	r3, [fp, #-16]
   2a2cc:	cmp	r3, #0
   2a2d0:	movne	r3, #1
   2a2d4:	moveq	r3, #0
   2a2d8:	uxtb	r3, r3
   2a2dc:	cmp	r3, #0
   2a2e0:	beq	2a35c <ftello64@plt+0x18c84>
   2a2e4:	b	2a3b0 <ftello64@plt+0x18cd8>
   2a2e8:	sub	r0, fp, #56	; 0x38
   2a2ec:	ldr	r3, [fp, #-12]
   2a2f0:	str	r3, [sp]
   2a2f4:	ldr	r3, [fp, #-8]
   2a2f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2a2fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   2a300:	bl	32ff4 <ftello64@plt+0x2191c>
   2a304:	sub	r3, fp, #56	; 0x38
   2a308:	mov	r1, r3
   2a30c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2a310:	bl	2bff4 <ftello64@plt+0x1a91c>
   2a314:	str	r0, [fp, #-16]
   2a318:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a31c:	mov	r0, r3
   2a320:	bl	16624 <ftello64@plt+0x4f4c>
   2a324:	ldr	r3, [fp, #-16]
   2a328:	cmp	r3, #0
   2a32c:	movne	r3, #1
   2a330:	moveq	r3, #0
   2a334:	uxtb	r3, r3
   2a338:	cmp	r3, #0
   2a33c:	bne	2a3ac <ftello64@plt+0x18cd4>
   2a340:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a344:	ldr	r3, [r3]
   2a348:	cmp	r3, #0
   2a34c:	bne	2a35c <ftello64@plt+0x18c84>
   2a350:	mov	r3, #1
   2a354:	str	r3, [fp, #-16]
   2a358:	b	2a3b0 <ftello64@plt+0x18cd8>
   2a35c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a360:	ldr	r3, [r3, #100]	; 0x64
   2a364:	mov	r0, r3
   2a368:	bl	16624 <ftello64@plt+0x4f4c>
   2a36c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a370:	ldr	r2, [fp, #-20]	; 0xffffffec
   2a374:	str	r2, [r3, #100]	; 0x64
   2a378:	mov	r3, #0
   2a37c:	str	r3, [fp, #-20]	; 0xffffffec
   2a380:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a384:	ldr	r2, [fp, #-8]
   2a388:	str	r2, [r3, #96]	; 0x60
   2a38c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a390:	ldr	r2, [fp, #-12]
   2a394:	str	r2, [r3, #92]	; 0x5c
   2a398:	mov	r3, #0
   2a39c:	str	r3, [fp, #-16]
   2a3a0:	b	2a3b0 <ftello64@plt+0x18cd8>
   2a3a4:	nop			; (mov r0, r0)
   2a3a8:	b	2a3b0 <ftello64@plt+0x18cd8>
   2a3ac:	nop			; (mov r0, r0)
   2a3b0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2a3b4:	bl	16624 <ftello64@plt+0x4f4c>
   2a3b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2a3bc:	bl	16624 <ftello64@plt+0x4f4c>
   2a3c0:	ldr	r3, [fp, #-16]
   2a3c4:	mov	r0, r3
   2a3c8:	sub	sp, fp, #4
   2a3cc:	pop	{fp, pc}
   2a3d0:	push	{fp, lr}
   2a3d4:	add	fp, sp, #4
   2a3d8:	sub	sp, sp, #80	; 0x50
   2a3dc:	str	r0, [fp, #-72]	; 0xffffffb8
   2a3e0:	mov	r3, r1
   2a3e4:	str	r2, [fp, #-80]	; 0xffffffb0
   2a3e8:	strb	r3, [fp, #-73]	; 0xffffffb7
   2a3ec:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a3f0:	ldr	r3, [r3, #84]	; 0x54
   2a3f4:	str	r3, [fp, #-28]	; 0xffffffe4
   2a3f8:	mov	r3, #0
   2a3fc:	str	r3, [fp, #-8]
   2a400:	mvn	r3, #0
   2a404:	str	r3, [fp, #-12]
   2a408:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a40c:	ldr	r3, [r3, #40]	; 0x28
   2a410:	str	r3, [fp, #-32]	; 0xffffffe0
   2a414:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2a418:	cmp	r3, #0
   2a41c:	movne	r3, #1
   2a420:	moveq	r3, #0
   2a424:	strb	r3, [fp, #-17]	; 0xffffffef
   2a428:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a42c:	str	r3, [fp, #-24]	; 0xffffffe8
   2a430:	mov	r3, #0
   2a434:	str	r3, [fp, #-64]	; 0xffffffc0
   2a438:	sub	r3, fp, #64	; 0x40
   2a43c:	str	r3, [fp, #-44]	; 0xffffffd4
   2a440:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a444:	str	r3, [fp, #-48]	; 0xffffffd0
   2a448:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a44c:	str	r3, [fp, #-52]	; 0xffffffcc
   2a450:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2a454:	ldr	r3, [r3, #84]	; 0x54
   2a458:	str	r3, [fp, #-56]	; 0xffffffc8
   2a45c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a460:	ldr	r3, [r3, #36]	; 0x24
   2a464:	ldrb	r3, [r3, #52]	; 0x34
   2a468:	bic	r3, r3, #127	; 0x7f
   2a46c:	uxtb	r3, r3
   2a470:	cmp	r3, #0
   2a474:	beq	2a554 <ftello64@plt+0x18e7c>
   2a478:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2a47c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2a480:	sub	r1, r3, #1
   2a484:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2a488:	ldr	r3, [r3, #88]	; 0x58
   2a48c:	mov	r2, r3
   2a490:	bl	1cb08 <ftello64@plt+0xb430>
   2a494:	str	r0, [fp, #-60]	; 0xffffffc4
   2a498:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a49c:	and	r3, r3, #1
   2a4a0:	cmp	r3, #0
   2a4a4:	beq	2a4b4 <ftello64@plt+0x18ddc>
   2a4a8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a4ac:	ldr	r3, [r3, #40]	; 0x28
   2a4b0:	b	2a55c <ftello64@plt+0x18e84>
   2a4b4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a4b8:	cmp	r3, #0
   2a4bc:	bne	2a4cc <ftello64@plt+0x18df4>
   2a4c0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a4c4:	ldr	r3, [r3, #36]	; 0x24
   2a4c8:	b	2a55c <ftello64@plt+0x18e84>
   2a4cc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a4d0:	and	r3, r3, #4
   2a4d4:	cmp	r3, #0
   2a4d8:	beq	2a4f8 <ftello64@plt+0x18e20>
   2a4dc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a4e0:	and	r3, r3, #2
   2a4e4:	cmp	r3, #0
   2a4e8:	beq	2a4f8 <ftello64@plt+0x18e20>
   2a4ec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a4f0:	ldr	r3, [r3, #48]	; 0x30
   2a4f4:	b	2a55c <ftello64@plt+0x18e84>
   2a4f8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a4fc:	and	r3, r3, #2
   2a500:	cmp	r3, #0
   2a504:	beq	2a514 <ftello64@plt+0x18e3c>
   2a508:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a50c:	ldr	r3, [r3, #44]	; 0x2c
   2a510:	b	2a55c <ftello64@plt+0x18e84>
   2a514:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a518:	and	r3, r3, #4
   2a51c:	cmp	r3, #0
   2a520:	beq	2a548 <ftello64@plt+0x18e70>
   2a524:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a528:	ldr	r3, [r3, #36]	; 0x24
   2a52c:	ldr	r2, [r3, #40]	; 0x28
   2a530:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2a534:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2a538:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2a53c:	bl	1e82c <ftello64@plt+0xd154>
   2a540:	mov	r3, r0
   2a544:	b	2a55c <ftello64@plt+0x18e84>
   2a548:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a54c:	ldr	r3, [r3, #36]	; 0x24
   2a550:	b	2a55c <ftello64@plt+0x18e84>
   2a554:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2a558:	ldr	r3, [r3, #36]	; 0x24
   2a55c:	str	r3, [fp, #-16]
   2a560:	ldr	r3, [fp, #-16]
   2a564:	cmp	r3, #0
   2a568:	moveq	r3, #1
   2a56c:	movne	r3, #0
   2a570:	uxtb	r3, r3
   2a574:	cmp	r3, #0
   2a578:	beq	2a58c <ftello64@plt+0x18eb4>
   2a57c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a580:	cmp	r3, #12
   2a584:	mvn	r3, #1
   2a588:	b	2a980 <ftello64@plt+0x192a8>
   2a58c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a590:	ldr	r3, [r3, #100]	; 0x64
   2a594:	cmp	r3, #0
   2a598:	beq	2a66c <ftello64@plt+0x18f94>
   2a59c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a5a0:	ldr	r2, [r3, #100]	; 0x64
   2a5a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a5a8:	lsl	r3, r3, #2
   2a5ac:	add	r3, r2, r3
   2a5b0:	ldr	r2, [fp, #-16]
   2a5b4:	str	r2, [r3]
   2a5b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2a5bc:	ldr	r3, [r3, #76]	; 0x4c
   2a5c0:	cmp	r3, #0
   2a5c4:	beq	2a66c <ftello64@plt+0x18f94>
   2a5c8:	mov	r3, #0
   2a5cc:	strb	r3, [fp, #-17]	; 0xffffffef
   2a5d0:	ldr	r3, [fp, #-16]
   2a5d4:	add	r3, r3, #4
   2a5d8:	mov	r2, #0
   2a5dc:	mov	r1, r3
   2a5e0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2a5e4:	bl	2e204 <ftello64@plt+0x1cb2c>
   2a5e8:	mov	r3, r0
   2a5ec:	str	r3, [fp, #-64]	; 0xffffffc0
   2a5f0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a5f4:	cmp	r3, #0
   2a5f8:	movne	r3, #1
   2a5fc:	moveq	r3, #0
   2a600:	uxtb	r3, r3
   2a604:	cmp	r3, #0
   2a608:	beq	2a614 <ftello64@plt+0x18f3c>
   2a60c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a610:	b	2a980 <ftello64@plt+0x192a8>
   2a614:	ldr	r3, [fp, #-16]
   2a618:	ldrb	r3, [r3, #52]	; 0x34
   2a61c:	and	r3, r3, #64	; 0x40
   2a620:	uxtb	r3, r3
   2a624:	cmp	r3, #0
   2a628:	beq	2a66c <ftello64@plt+0x18f94>
   2a62c:	ldr	r3, [fp, #-16]
   2a630:	add	r3, r3, #4
   2a634:	mov	r1, r3
   2a638:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2a63c:	bl	2e760 <ftello64@plt+0x1d088>
   2a640:	mov	r3, r0
   2a644:	str	r3, [fp, #-64]	; 0xffffffc0
   2a648:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a64c:	cmp	r3, #0
   2a650:	movne	r3, #1
   2a654:	moveq	r3, #0
   2a658:	uxtb	r3, r3
   2a65c:	cmp	r3, #0
   2a660:	beq	2a66c <ftello64@plt+0x18f94>
   2a664:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a668:	b	2a980 <ftello64@plt+0x192a8>
   2a66c:	ldr	r3, [fp, #-16]
   2a670:	ldrb	r3, [r3, #52]	; 0x34
   2a674:	lsr	r3, r3, #4
   2a678:	and	r3, r3, #1
   2a67c:	uxtb	r3, r3
   2a680:	cmp	r3, #0
   2a684:	beq	2a938 <ftello64@plt+0x19260>
   2a688:	ldr	r3, [fp, #-16]
   2a68c:	ldrb	r3, [r3, #52]	; 0x34
   2a690:	bic	r3, r3, #127	; 0x7f
   2a694:	uxtb	r3, r3
   2a698:	cmp	r3, #0
   2a69c:	beq	2a6bc <ftello64@plt+0x18fe4>
   2a6a0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2a6a4:	ldr	r1, [fp, #-16]
   2a6a8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2a6ac:	bl	2aab0 <ftello64@plt+0x193d8>
   2a6b0:	mov	r3, r0
   2a6b4:	cmp	r3, #0
   2a6b8:	beq	2a938 <ftello64@plt+0x19260>
   2a6bc:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   2a6c0:	eor	r3, r3, #1
   2a6c4:	uxtb	r3, r3
   2a6c8:	cmp	r3, #0
   2a6cc:	beq	2a6d8 <ftello64@plt+0x19000>
   2a6d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a6d4:	b	2a980 <ftello64@plt+0x192a8>
   2a6d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2a6dc:	str	r3, [fp, #-12]
   2a6e0:	mov	r3, #1
   2a6e4:	str	r3, [fp, #-8]
   2a6e8:	b	2a938 <ftello64@plt+0x19260>
   2a6ec:	ldr	r3, [fp, #-16]
   2a6f0:	str	r3, [fp, #-36]	; 0xffffffdc
   2a6f4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a6f8:	ldr	r3, [r3, #40]	; 0x28
   2a6fc:	add	r3, r3, #1
   2a700:	str	r3, [fp, #-40]	; 0xffffffd8
   2a704:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a708:	ldr	r2, [r3, #36]	; 0x24
   2a70c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2a710:	cmp	r2, r3
   2a714:	movle	r3, #1
   2a718:	movgt	r3, #0
   2a71c:	uxtb	r3, r3
   2a720:	cmp	r3, #0
   2a724:	beq	2a740 <ftello64@plt+0x19068>
   2a728:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a72c:	ldr	r2, [r3, #36]	; 0x24
   2a730:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a734:	ldr	r3, [r3, #48]	; 0x30
   2a738:	cmp	r2, r3
   2a73c:	blt	2a77c <ftello64@plt+0x190a4>
   2a740:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a744:	ldr	r2, [r3, #28]
   2a748:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2a74c:	cmp	r2, r3
   2a750:	movle	r3, #1
   2a754:	movgt	r3, #0
   2a758:	uxtb	r3, r3
   2a75c:	cmp	r3, #0
   2a760:	beq	2a7c4 <ftello64@plt+0x190ec>
   2a764:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a768:	ldr	r2, [r3, #28]
   2a76c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a770:	ldr	r3, [r3, #48]	; 0x30
   2a774:	cmp	r2, r3
   2a778:	bge	2a7c4 <ftello64@plt+0x190ec>
   2a77c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2a780:	add	r3, r3, #1
   2a784:	mov	r1, r3
   2a788:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2a78c:	bl	3249c <ftello64@plt+0x20dc4>
   2a790:	mov	r3, r0
   2a794:	str	r3, [fp, #-64]	; 0xffffffc0
   2a798:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a79c:	cmp	r3, #0
   2a7a0:	movne	r3, #1
   2a7a4:	moveq	r3, #0
   2a7a8:	uxtb	r3, r3
   2a7ac:	cmp	r3, #0
   2a7b0:	beq	2a7c4 <ftello64@plt+0x190ec>
   2a7b4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a7b8:	cmp	r3, #12
   2a7bc:	mvn	r3, #1
   2a7c0:	b	2a980 <ftello64@plt+0x192a8>
   2a7c4:	sub	r3, fp, #64	; 0x40
   2a7c8:	ldr	r2, [fp, #-16]
   2a7cc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2a7d0:	mov	r0, r3
   2a7d4:	bl	2dcd8 <ftello64@plt+0x1c600>
   2a7d8:	str	r0, [fp, #-16]
   2a7dc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a7e0:	ldr	r3, [r3, #100]	; 0x64
   2a7e4:	cmp	r3, #0
   2a7e8:	beq	2a804 <ftello64@plt+0x1912c>
   2a7ec:	sub	r3, fp, #64	; 0x40
   2a7f0:	ldr	r2, [fp, #-16]
   2a7f4:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2a7f8:	mov	r0, r3
   2a7fc:	bl	2de88 <ftello64@plt+0x1c7b0>
   2a800:	str	r0, [fp, #-16]
   2a804:	ldr	r3, [fp, #-16]
   2a808:	cmp	r3, #0
   2a80c:	bne	2a884 <ftello64@plt+0x191ac>
   2a810:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2a814:	cmp	r3, #0
   2a818:	movne	r3, #1
   2a81c:	moveq	r3, #0
   2a820:	uxtb	r3, r3
   2a824:	cmp	r3, #0
   2a828:	beq	2a834 <ftello64@plt+0x1915c>
   2a82c:	mvn	r3, #1
   2a830:	b	2a980 <ftello64@plt+0x192a8>
   2a834:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a838:	ldr	r3, [r3, #100]	; 0x64
   2a83c:	cmp	r3, #0
   2a840:	beq	2a958 <ftello64@plt+0x19280>
   2a844:	ldr	r3, [fp, #-8]
   2a848:	cmp	r3, #0
   2a84c:	beq	2a864 <ftello64@plt+0x1918c>
   2a850:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   2a854:	eor	r3, r3, #1
   2a858:	uxtb	r3, r3
   2a85c:	cmp	r3, #0
   2a860:	bne	2a958 <ftello64@plt+0x19280>
   2a864:	sub	r3, fp, #64	; 0x40
   2a868:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2a86c:	mov	r0, r3
   2a870:	bl	2e140 <ftello64@plt+0x1ca68>
   2a874:	str	r0, [fp, #-16]
   2a878:	ldr	r3, [fp, #-16]
   2a87c:	cmp	r3, #0
   2a880:	beq	2a958 <ftello64@plt+0x19280>
   2a884:	ldrb	r3, [fp, #-17]	; 0xffffffef
   2a888:	cmp	r3, #0
   2a88c:	beq	2a8b4 <ftello64@plt+0x191dc>
   2a890:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2a894:	ldr	r3, [fp, #-16]
   2a898:	cmp	r2, r3
   2a89c:	bne	2a8ac <ftello64@plt+0x191d4>
   2a8a0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2a8a4:	str	r3, [fp, #-24]	; 0xffffffe8
   2a8a8:	b	2a8b4 <ftello64@plt+0x191dc>
   2a8ac:	mov	r3, #0
   2a8b0:	strb	r3, [fp, #-17]	; 0xffffffef
   2a8b4:	ldr	r3, [fp, #-16]
   2a8b8:	ldrb	r3, [r3, #52]	; 0x34
   2a8bc:	and	r3, r3, #16
   2a8c0:	uxtb	r3, r3
   2a8c4:	cmp	r3, #0
   2a8c8:	beq	2a938 <ftello64@plt+0x19260>
   2a8cc:	ldr	r3, [fp, #-16]
   2a8d0:	ldrb	r3, [r3, #52]	; 0x34
   2a8d4:	bic	r3, r3, #127	; 0x7f
   2a8d8:	uxtb	r3, r3
   2a8dc:	cmp	r3, #0
   2a8e0:	beq	2a908 <ftello64@plt+0x19230>
   2a8e4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a8e8:	ldr	r3, [r3, #40]	; 0x28
   2a8ec:	mov	r2, r3
   2a8f0:	ldr	r1, [fp, #-16]
   2a8f4:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2a8f8:	bl	2aab0 <ftello64@plt+0x193d8>
   2a8fc:	mov	r3, r0
   2a900:	cmp	r3, #0
   2a904:	beq	2a938 <ftello64@plt+0x19260>
   2a908:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a90c:	ldr	r3, [r3, #40]	; 0x28
   2a910:	str	r3, [fp, #-12]
   2a914:	mov	r3, #1
   2a918:	str	r3, [fp, #-8]
   2a91c:	mov	r3, #0
   2a920:	str	r3, [fp, #-80]	; 0xffffffb0
   2a924:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   2a928:	eor	r3, r3, #1
   2a92c:	uxtb	r3, r3
   2a930:	cmp	r3, #0
   2a934:	bne	2a954 <ftello64@plt+0x1927c>
   2a938:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a93c:	ldr	r2, [r3, #56]	; 0x38
   2a940:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2a944:	ldr	r3, [r3, #40]	; 0x28
   2a948:	cmp	r2, r3
   2a94c:	bgt	2a6ec <ftello64@plt+0x19014>
   2a950:	b	2a958 <ftello64@plt+0x19280>
   2a954:	nop			; (mov r0, r0)
   2a958:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2a95c:	cmp	r3, #0
   2a960:	beq	2a97c <ftello64@plt+0x192a4>
   2a964:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2a968:	ldr	r2, [r3]
   2a96c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2a970:	add	r2, r2, r3
   2a974:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2a978:	str	r2, [r3]
   2a97c:	ldr	r3, [fp, #-12]
   2a980:	mov	r0, r3
   2a984:	sub	sp, fp, #4
   2a988:	pop	{fp, pc}
   2a98c:	push	{fp}		; (str fp, [sp, #-4]!)
   2a990:	add	fp, sp, #0
   2a994:	sub	sp, sp, #28
   2a998:	str	r0, [fp, #-16]
   2a99c:	str	r1, [fp, #-20]	; 0xffffffec
   2a9a0:	str	r2, [fp, #-24]	; 0xffffffe8
   2a9a4:	ldr	r3, [fp, #-16]
   2a9a8:	ldr	r2, [r3]
   2a9ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a9b0:	lsl	r3, r3, #3
   2a9b4:	add	r3, r2, r3
   2a9b8:	ldrb	r3, [r3, #4]
   2a9bc:	str	r3, [fp, #-8]
   2a9c0:	ldr	r3, [fp, #-16]
   2a9c4:	ldr	r2, [r3]
   2a9c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2a9cc:	lsl	r3, r3, #3
   2a9d0:	add	r3, r2, r3
   2a9d4:	ldr	r3, [r3, #4]
   2a9d8:	lsr	r3, r3, #8
   2a9dc:	lsl	r3, r3, #22
   2a9e0:	lsr	r3, r3, #22
   2a9e4:	uxth	r3, r3
   2a9e8:	str	r3, [fp, #-12]
   2a9ec:	ldr	r3, [fp, #-8]
   2a9f0:	cmp	r3, #2
   2a9f4:	beq	2aa00 <ftello64@plt+0x19328>
   2a9f8:	mov	r3, #0
   2a9fc:	b	2aaa0 <ftello64@plt+0x193c8>
   2aa00:	ldr	r3, [fp, #-12]
   2aa04:	cmp	r3, #0
   2aa08:	bne	2aa14 <ftello64@plt+0x1933c>
   2aa0c:	mov	r3, #1
   2aa10:	b	2aaa0 <ftello64@plt+0x193c8>
   2aa14:	ldr	r3, [fp, #-12]
   2aa18:	and	r3, r3, #4
   2aa1c:	cmp	r3, #0
   2aa20:	beq	2aa34 <ftello64@plt+0x1935c>
   2aa24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2aa28:	and	r3, r3, #1
   2aa2c:	cmp	r3, #0
   2aa30:	beq	2aa94 <ftello64@plt+0x193bc>
   2aa34:	ldr	r3, [fp, #-12]
   2aa38:	and	r3, r3, #8
   2aa3c:	cmp	r3, #0
   2aa40:	beq	2aa54 <ftello64@plt+0x1937c>
   2aa44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2aa48:	and	r3, r3, #1
   2aa4c:	cmp	r3, #0
   2aa50:	bne	2aa94 <ftello64@plt+0x193bc>
   2aa54:	ldr	r3, [fp, #-12]
   2aa58:	and	r3, r3, #32
   2aa5c:	cmp	r3, #0
   2aa60:	beq	2aa74 <ftello64@plt+0x1939c>
   2aa64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2aa68:	and	r3, r3, #2
   2aa6c:	cmp	r3, #0
   2aa70:	beq	2aa94 <ftello64@plt+0x193bc>
   2aa74:	ldr	r3, [fp, #-12]
   2aa78:	and	r3, r3, #128	; 0x80
   2aa7c:	cmp	r3, #0
   2aa80:	beq	2aa9c <ftello64@plt+0x193c4>
   2aa84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2aa88:	and	r3, r3, #8
   2aa8c:	cmp	r3, #0
   2aa90:	bne	2aa9c <ftello64@plt+0x193c4>
   2aa94:	mov	r3, #0
   2aa98:	b	2aaa0 <ftello64@plt+0x193c8>
   2aa9c:	mov	r3, #1
   2aaa0:	mov	r0, r3
   2aaa4:	add	sp, fp, #0
   2aaa8:	pop	{fp}		; (ldr fp, [sp], #4)
   2aaac:	bx	lr
   2aab0:	push	{fp, lr}
   2aab4:	add	fp, sp, #4
   2aab8:	sub	sp, sp, #24
   2aabc:	str	r0, [fp, #-16]
   2aac0:	str	r1, [fp, #-20]	; 0xffffffec
   2aac4:	str	r2, [fp, #-24]	; 0xffffffe8
   2aac8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2aacc:	ldrb	r3, [r3, #52]	; 0x34
   2aad0:	and	r3, r3, #16
   2aad4:	uxtb	r3, r3
   2aad8:	cmp	r3, #0
   2aadc:	ldr	r0, [fp, #-16]
   2aae0:	ldr	r3, [fp, #-16]
   2aae4:	ldr	r3, [r3, #88]	; 0x58
   2aae8:	mov	r2, r3
   2aaec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2aaf0:	bl	1cb08 <ftello64@plt+0xb430>
   2aaf4:	str	r0, [fp, #-12]
   2aaf8:	mov	r3, #0
   2aafc:	str	r3, [fp, #-8]
   2ab00:	b	2ab64 <ftello64@plt+0x1948c>
   2ab04:	ldr	r3, [fp, #-16]
   2ab08:	ldr	r0, [r3, #84]	; 0x54
   2ab0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ab10:	ldr	r2, [r3, #12]
   2ab14:	ldr	r3, [fp, #-8]
   2ab18:	lsl	r3, r3, #2
   2ab1c:	add	r3, r2, r3
   2ab20:	ldr	r3, [r3]
   2ab24:	ldr	r2, [fp, #-12]
   2ab28:	mov	r1, r3
   2ab2c:	bl	2a98c <ftello64@plt+0x192b4>
   2ab30:	mov	r3, r0
   2ab34:	cmp	r3, #0
   2ab38:	beq	2ab58 <ftello64@plt+0x19480>
   2ab3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ab40:	ldr	r2, [r3, #12]
   2ab44:	ldr	r3, [fp, #-8]
   2ab48:	lsl	r3, r3, #2
   2ab4c:	add	r3, r2, r3
   2ab50:	ldr	r3, [r3]
   2ab54:	b	2ab7c <ftello64@plt+0x194a4>
   2ab58:	ldr	r3, [fp, #-8]
   2ab5c:	add	r3, r3, #1
   2ab60:	str	r3, [fp, #-8]
   2ab64:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ab68:	ldr	r2, [r3, #8]
   2ab6c:	ldr	r3, [fp, #-8]
   2ab70:	cmp	r2, r3
   2ab74:	bgt	2ab04 <ftello64@plt+0x1942c>
   2ab78:	mov	r3, #0
   2ab7c:	mov	r0, r3
   2ab80:	sub	sp, fp, #4
   2ab84:	pop	{fp, pc}
   2ab88:	push	{fp, lr}
   2ab8c:	add	fp, sp, #4
   2ab90:	sub	sp, sp, #88	; 0x58
   2ab94:	str	r0, [fp, #-64]	; 0xffffffc0
   2ab98:	str	r1, [fp, #-68]	; 0xffffffbc
   2ab9c:	str	r2, [fp, #-72]	; 0xffffffb8
   2aba0:	str	r3, [fp, #-76]	; 0xffffffb4
   2aba4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2aba8:	ldr	r3, [r3, #84]	; 0x54
   2abac:	str	r3, [fp, #-20]	; 0xffffffec
   2abb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2abb4:	ldr	r2, [r3]
   2abb8:	ldr	r3, [fp, #8]
   2abbc:	lsl	r3, r3, #3
   2abc0:	add	r3, r2, r3
   2abc4:	ldrb	r3, [r3, #4]
   2abc8:	and	r3, r3, #8
   2abcc:	cmp	r3, #0
   2abd0:	beq	2ad68 <ftello64@plt+0x19690>
   2abd4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2abd8:	ldr	r2, [r3, #100]	; 0x64
   2abdc:	ldr	r3, [fp, #4]
   2abe0:	ldr	r3, [r3]
   2abe4:	lsl	r3, r3, #2
   2abe8:	add	r3, r2, r3
   2abec:	ldr	r3, [r3]
   2abf0:	add	r3, r3, #4
   2abf4:	str	r3, [fp, #-24]	; 0xffffffe8
   2abf8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2abfc:	ldr	r1, [r3, #20]
   2ac00:	ldr	r2, [fp, #8]
   2ac04:	mov	r3, r2
   2ac08:	lsl	r3, r3, #1
   2ac0c:	add	r3, r3, r2
   2ac10:	lsl	r3, r3, #2
   2ac14:	add	r3, r1, r3
   2ac18:	str	r3, [fp, #-28]	; 0xffffffe4
   2ac1c:	ldr	r1, [fp, #8]
   2ac20:	ldr	r0, [fp, #12]
   2ac24:	bl	1e094 <ftello64@plt+0xc9bc>
   2ac28:	mov	r3, r0
   2ac2c:	cmp	r3, #0
   2ac30:	bne	2ac64 <ftello64@plt+0x1958c>
   2ac34:	ldr	r1, [fp, #8]
   2ac38:	ldr	r0, [fp, #12]
   2ac3c:	bl	1dc84 <ftello64@plt+0xc5ac>
   2ac40:	mov	r3, r0
   2ac44:	strb	r3, [fp, #-29]	; 0xffffffe3
   2ac48:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   2ac4c:	eor	r3, r3, #1
   2ac50:	uxtb	r3, r3
   2ac54:	cmp	r3, #0
   2ac58:	beq	2ac64 <ftello64@plt+0x1958c>
   2ac5c:	mvn	r3, #1
   2ac60:	b	2b100 <ftello64@plt+0x19a28>
   2ac64:	mvn	r3, #0
   2ac68:	str	r3, [fp, #-8]
   2ac6c:	mov	r3, #0
   2ac70:	str	r3, [fp, #-12]
   2ac74:	b	2ad44 <ftello64@plt+0x1966c>
   2ac78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ac7c:	ldr	r2, [r3, #8]
   2ac80:	ldr	r3, [fp, #-12]
   2ac84:	lsl	r3, r3, #2
   2ac88:	add	r3, r2, r3
   2ac8c:	ldr	r3, [r3]
   2ac90:	str	r3, [fp, #-36]	; 0xffffffdc
   2ac94:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2ac98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2ac9c:	bl	1e094 <ftello64@plt+0xc9bc>
   2aca0:	mov	r3, r0
   2aca4:	cmp	r3, #0
   2aca8:	beq	2ad34 <ftello64@plt+0x1965c>
   2acac:	ldr	r3, [fp, #-8]
   2acb0:	cmn	r3, #1
   2acb4:	bne	2acc4 <ftello64@plt+0x195ec>
   2acb8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2acbc:	str	r3, [fp, #-8]
   2acc0:	b	2ad38 <ftello64@plt+0x19660>
   2acc4:	ldr	r1, [fp, #-8]
   2acc8:	ldr	r0, [fp, #12]
   2accc:	bl	1e094 <ftello64@plt+0xc9bc>
   2acd0:	mov	r3, r0
   2acd4:	cmp	r3, #0
   2acd8:	beq	2ace4 <ftello64@plt+0x1960c>
   2acdc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2ace0:	b	2b100 <ftello64@plt+0x19a28>
   2ace4:	ldr	r3, [fp, #16]
   2ace8:	cmp	r3, #0
   2acec:	beq	2ad5c <ftello64@plt+0x19684>
   2acf0:	ldr	r3, [fp, #4]
   2acf4:	ldr	r1, [r3]
   2acf8:	ldr	r3, [fp, #12]
   2acfc:	str	r3, [sp, #8]
   2ad00:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2ad04:	str	r3, [sp, #4]
   2ad08:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ad0c:	str	r3, [sp]
   2ad10:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ad14:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2ad18:	ldr	r0, [fp, #16]
   2ad1c:	bl	2b10c <ftello64@plt+0x19a34>
   2ad20:	mov	r3, r0
   2ad24:	cmp	r3, #0
   2ad28:	beq	2ad5c <ftello64@plt+0x19684>
   2ad2c:	mvn	r3, #1
   2ad30:	b	2b100 <ftello64@plt+0x19a28>
   2ad34:	nop			; (mov r0, r0)
   2ad38:	ldr	r3, [fp, #-12]
   2ad3c:	add	r3, r3, #1
   2ad40:	str	r3, [fp, #-12]
   2ad44:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ad48:	ldr	r2, [r3, #4]
   2ad4c:	ldr	r3, [fp, #-12]
   2ad50:	cmp	r2, r3
   2ad54:	bgt	2ac78 <ftello64@plt+0x195a0>
   2ad58:	b	2ad60 <ftello64@plt+0x19688>
   2ad5c:	nop			; (mov r0, r0)
   2ad60:	ldr	r3, [fp, #-8]
   2ad64:	b	2b100 <ftello64@plt+0x19a28>
   2ad68:	mov	r3, #0
   2ad6c:	str	r3, [fp, #-16]
   2ad70:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ad74:	ldr	r2, [r3]
   2ad78:	ldr	r3, [fp, #8]
   2ad7c:	lsl	r3, r3, #3
   2ad80:	add	r3, r2, r3
   2ad84:	ldrb	r3, [r3, #4]
   2ad88:	str	r3, [fp, #-40]	; 0xffffffd8
   2ad8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ad90:	ldr	r2, [r3]
   2ad94:	ldr	r3, [fp, #8]
   2ad98:	lsl	r3, r3, #3
   2ad9c:	add	r3, r2, r3
   2ada0:	ldrb	r3, [r3, #6]
   2ada4:	and	r3, r3, #16
   2ada8:	uxtb	r3, r3
   2adac:	cmp	r3, #0
   2adb0:	beq	2add4 <ftello64@plt+0x196fc>
   2adb4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2adb8:	ldr	r3, [fp, #4]
   2adbc:	ldr	r3, [r3]
   2adc0:	ldr	r1, [fp, #8]
   2adc4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2adc8:	bl	31ce8 <ftello64@plt+0x20610>
   2adcc:	str	r0, [fp, #-16]
   2add0:	b	2afd0 <ftello64@plt+0x198f8>
   2add4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2add8:	cmp	r3, #4
   2addc:	bne	2afd0 <ftello64@plt+0x198f8>
   2ade0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ade4:	ldr	r2, [r3]
   2ade8:	ldr	r3, [fp, #8]
   2adec:	lsl	r3, r3, #3
   2adf0:	add	r3, r2, r3
   2adf4:	ldr	r3, [r3]
   2adf8:	add	r3, r3, #1
   2adfc:	str	r3, [fp, #-44]	; 0xffffffd4
   2ae00:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2ae04:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ae08:	cmp	r2, r3
   2ae0c:	bge	2ae40 <ftello64@plt+0x19768>
   2ae10:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ae14:	lsl	r3, r3, #3
   2ae18:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2ae1c:	add	r3, r2, r3
   2ae20:	ldr	r2, [r3, #4]
   2ae24:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ae28:	lsl	r3, r3, #3
   2ae2c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   2ae30:	add	r3, r1, r3
   2ae34:	ldr	r3, [r3]
   2ae38:	sub	r3, r2, r3
   2ae3c:	str	r3, [fp, #-16]
   2ae40:	ldr	r3, [fp, #16]
   2ae44:	cmp	r3, #0
   2ae48:	beq	2af28 <ftello64@plt+0x19850>
   2ae4c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2ae50:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ae54:	cmp	r2, r3
   2ae58:	bge	2ae94 <ftello64@plt+0x197bc>
   2ae5c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ae60:	lsl	r3, r3, #3
   2ae64:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2ae68:	add	r3, r2, r3
   2ae6c:	ldr	r3, [r3]
   2ae70:	cmn	r3, #1
   2ae74:	beq	2ae94 <ftello64@plt+0x197bc>
   2ae78:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ae7c:	lsl	r3, r3, #3
   2ae80:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2ae84:	add	r3, r2, r3
   2ae88:	ldr	r3, [r3, #4]
   2ae8c:	cmn	r3, #1
   2ae90:	bne	2ae9c <ftello64@plt+0x197c4>
   2ae94:	mvn	r3, #0
   2ae98:	b	2b100 <ftello64@plt+0x19a28>
   2ae9c:	ldr	r3, [fp, #-16]
   2aea0:	cmp	r3, #0
   2aea4:	beq	2af28 <ftello64@plt+0x19850>
   2aea8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2aeac:	ldr	r3, [r3, #4]
   2aeb0:	str	r3, [fp, #-48]	; 0xffffffd0
   2aeb4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2aeb8:	ldr	r2, [r3, #28]
   2aebc:	ldr	r3, [fp, #4]
   2aec0:	ldr	r3, [r3]
   2aec4:	sub	r2, r2, r3
   2aec8:	ldr	r3, [fp, #-16]
   2aecc:	cmp	r2, r3
   2aed0:	blt	2af20 <ftello64@plt+0x19848>
   2aed4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2aed8:	lsl	r3, r3, #3
   2aedc:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2aee0:	add	r3, r2, r3
   2aee4:	ldr	r3, [r3]
   2aee8:	mov	r2, r3
   2aeec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2aef0:	add	r0, r3, r2
   2aef4:	ldr	r3, [fp, #4]
   2aef8:	ldr	r3, [r3]
   2aefc:	mov	r2, r3
   2af00:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2af04:	add	r3, r3, r2
   2af08:	ldr	r2, [fp, #-16]
   2af0c:	mov	r1, r3
   2af10:	bl	113f0 <memcmp@plt>
   2af14:	mov	r3, r0
   2af18:	cmp	r3, #0
   2af1c:	beq	2af28 <ftello64@plt+0x19850>
   2af20:	mvn	r3, #0
   2af24:	b	2b100 <ftello64@plt+0x19a28>
   2af28:	ldr	r3, [fp, #-16]
   2af2c:	cmp	r3, #0
   2af30:	bne	2afd0 <ftello64@plt+0x198f8>
   2af34:	ldr	r1, [fp, #8]
   2af38:	ldr	r0, [fp, #12]
   2af3c:	bl	1dc84 <ftello64@plt+0xc5ac>
   2af40:	mov	r3, r0
   2af44:	strb	r3, [fp, #-49]	; 0xffffffcf
   2af48:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   2af4c:	eor	r3, r3, #1
   2af50:	uxtb	r3, r3
   2af54:	cmp	r3, #0
   2af58:	beq	2af64 <ftello64@plt+0x1988c>
   2af5c:	mvn	r3, #1
   2af60:	b	2b100 <ftello64@plt+0x19a28>
   2af64:	ldr	r3, [fp, #-20]	; 0xffffffec
   2af68:	ldr	r1, [r3, #20]
   2af6c:	ldr	r2, [fp, #8]
   2af70:	mov	r3, r2
   2af74:	lsl	r3, r3, #1
   2af78:	add	r3, r3, r2
   2af7c:	lsl	r3, r3, #2
   2af80:	add	r3, r1, r3
   2af84:	ldr	r3, [r3, #8]
   2af88:	ldr	r3, [r3]
   2af8c:	str	r3, [fp, #-56]	; 0xffffffc8
   2af90:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2af94:	ldr	r2, [r3, #100]	; 0x64
   2af98:	ldr	r3, [fp, #4]
   2af9c:	ldr	r3, [r3]
   2afa0:	lsl	r3, r3, #2
   2afa4:	add	r3, r2, r3
   2afa8:	ldr	r3, [r3]
   2afac:	add	r3, r3, #4
   2afb0:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2afb4:	mov	r0, r3
   2afb8:	bl	1e094 <ftello64@plt+0xc9bc>
   2afbc:	mov	r3, r0
   2afc0:	cmp	r3, #0
   2afc4:	beq	2afd0 <ftello64@plt+0x198f8>
   2afc8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2afcc:	b	2b100 <ftello64@plt+0x19a28>
   2afd0:	ldr	r3, [fp, #-16]
   2afd4:	cmp	r3, #0
   2afd8:	bne	2b010 <ftello64@plt+0x19938>
   2afdc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2afe0:	ldr	r2, [r3]
   2afe4:	ldr	r3, [fp, #8]
   2afe8:	lsl	r3, r3, #3
   2afec:	add	r1, r2, r3
   2aff0:	ldr	r3, [fp, #4]
   2aff4:	ldr	r3, [r3]
   2aff8:	mov	r2, r3
   2affc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2b000:	bl	32248 <ftello64@plt+0x20b70>
   2b004:	mov	r3, r0
   2b008:	cmp	r3, #0
   2b00c:	beq	2b0fc <ftello64@plt+0x19a24>
   2b010:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b014:	ldr	r2, [r3, #12]
   2b018:	ldr	r3, [fp, #8]
   2b01c:	lsl	r3, r3, #2
   2b020:	add	r3, r2, r3
   2b024:	ldr	r3, [r3]
   2b028:	str	r3, [fp, #-60]	; 0xffffffc4
   2b02c:	ldr	r3, [fp, #-16]
   2b030:	cmp	r3, #0
   2b034:	bne	2b048 <ftello64@plt+0x19970>
   2b038:	ldr	r3, [fp, #4]
   2b03c:	ldr	r3, [r3]
   2b040:	add	r3, r3, #1
   2b044:	b	2b058 <ftello64@plt+0x19980>
   2b048:	ldr	r3, [fp, #4]
   2b04c:	ldr	r2, [r3]
   2b050:	ldr	r3, [fp, #-16]
   2b054:	add	r3, r2, r3
   2b058:	ldr	r2, [fp, #4]
   2b05c:	str	r3, [r2]
   2b060:	ldr	r3, [fp, #16]
   2b064:	cmp	r3, #0
   2b068:	beq	2b0e8 <ftello64@plt+0x19a10>
   2b06c:	ldr	r3, [fp, #4]
   2b070:	ldr	r2, [r3]
   2b074:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b078:	ldr	r3, [r3, #92]	; 0x5c
   2b07c:	cmp	r2, r3
   2b080:	bgt	2b0e0 <ftello64@plt+0x19a08>
   2b084:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b088:	ldr	r2, [r3, #100]	; 0x64
   2b08c:	ldr	r3, [fp, #4]
   2b090:	ldr	r3, [r3]
   2b094:	lsl	r3, r3, #2
   2b098:	add	r3, r2, r3
   2b09c:	ldr	r3, [r3]
   2b0a0:	cmp	r3, #0
   2b0a4:	beq	2b0e0 <ftello64@plt+0x19a08>
   2b0a8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2b0ac:	ldr	r2, [r3, #100]	; 0x64
   2b0b0:	ldr	r3, [fp, #4]
   2b0b4:	ldr	r3, [r3]
   2b0b8:	lsl	r3, r3, #2
   2b0bc:	add	r3, r2, r3
   2b0c0:	ldr	r3, [r3]
   2b0c4:	add	r3, r3, #4
   2b0c8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   2b0cc:	mov	r0, r3
   2b0d0:	bl	1e094 <ftello64@plt+0xc9bc>
   2b0d4:	mov	r3, r0
   2b0d8:	cmp	r3, #0
   2b0dc:	bne	2b0e8 <ftello64@plt+0x19a10>
   2b0e0:	mvn	r3, #0
   2b0e4:	b	2b100 <ftello64@plt+0x19a28>
   2b0e8:	ldr	r3, [fp, #12]
   2b0ec:	mov	r2, #0
   2b0f0:	str	r2, [r3, #4]
   2b0f4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2b0f8:	b	2b100 <ftello64@plt+0x19a28>
   2b0fc:	mvn	r3, #0
   2b100:	mov	r0, r3
   2b104:	sub	sp, fp, #4
   2b108:	pop	{fp, pc}
   2b10c:	push	{r4, fp, lr}
   2b110:	add	fp, sp, #8
   2b114:	sub	sp, sp, #36	; 0x24
   2b118:	str	r0, [fp, #-32]	; 0xffffffe0
   2b11c:	str	r1, [fp, #-36]	; 0xffffffdc
   2b120:	str	r2, [fp, #-40]	; 0xffffffd8
   2b124:	str	r3, [fp, #-44]	; 0xffffffd4
   2b128:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b12c:	ldr	r3, [r3]
   2b130:	add	r1, r3, #1
   2b134:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2b138:	str	r1, [r2]
   2b13c:	str	r3, [fp, #-16]
   2b140:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b144:	ldr	r2, [r3]
   2b148:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b14c:	ldr	r3, [r3, #4]
   2b150:	cmp	r2, r3
   2b154:	bne	2b1b8 <ftello64@plt+0x19ae0>
   2b158:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b15c:	ldr	r0, [r3, #8]
   2b160:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b164:	ldr	r2, [r3, #4]
   2b168:	mov	r3, r2
   2b16c:	lsl	r3, r3, #1
   2b170:	add	r3, r3, r2
   2b174:	lsl	r3, r3, #4
   2b178:	mov	r1, r3
   2b17c:	bl	35368 <ftello64@plt+0x23c90>
   2b180:	str	r0, [fp, #-20]	; 0xffffffec
   2b184:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b188:	cmp	r3, #0
   2b18c:	bne	2b198 <ftello64@plt+0x19ac0>
   2b190:	mov	r3, #12
   2b194:	b	2b328 <ftello64@plt+0x19c50>
   2b198:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b19c:	ldr	r3, [r3, #4]
   2b1a0:	lsl	r2, r3, #1
   2b1a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b1a8:	str	r2, [r3, #4]
   2b1ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b1b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b1b4:	str	r2, [r3, #8]
   2b1b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b1bc:	ldr	r1, [r3, #8]
   2b1c0:	ldr	r2, [fp, #-16]
   2b1c4:	mov	r3, r2
   2b1c8:	lsl	r3, r3, #1
   2b1cc:	add	r3, r3, r2
   2b1d0:	lsl	r3, r3, #3
   2b1d4:	add	r3, r1, r3
   2b1d8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2b1dc:	str	r2, [r3]
   2b1e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b1e4:	ldr	r1, [r3, #8]
   2b1e8:	ldr	r2, [fp, #-16]
   2b1ec:	mov	r3, r2
   2b1f0:	lsl	r3, r3, #1
   2b1f4:	add	r3, r3, r2
   2b1f8:	lsl	r3, r3, #3
   2b1fc:	add	r3, r1, r3
   2b200:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2b204:	str	r2, [r3, #4]
   2b208:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b20c:	ldr	r1, [r3, #8]
   2b210:	ldr	r2, [fp, #-16]
   2b214:	mov	r3, r2
   2b218:	lsl	r3, r3, #1
   2b21c:	add	r3, r3, r2
   2b220:	lsl	r3, r3, #3
   2b224:	add	r4, r1, r3
   2b228:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2b22c:	lsl	r3, r3, #4
   2b230:	mov	r0, r3
   2b234:	bl	352c0 <ftello64@plt+0x23be8>
   2b238:	mov	r3, r0
   2b23c:	str	r3, [r4, #8]
   2b240:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b244:	ldr	r1, [r3, #8]
   2b248:	ldr	r2, [fp, #-16]
   2b24c:	mov	r3, r2
   2b250:	lsl	r3, r3, #1
   2b254:	add	r3, r3, r2
   2b258:	lsl	r3, r3, #3
   2b25c:	add	r3, r1, r3
   2b260:	ldr	r3, [r3, #8]
   2b264:	cmp	r3, #0
   2b268:	bne	2b274 <ftello64@plt+0x19b9c>
   2b26c:	mov	r3, #12
   2b270:	b	2b328 <ftello64@plt+0x19c50>
   2b274:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b278:	ldr	r1, [r3, #8]
   2b27c:	ldr	r2, [fp, #-16]
   2b280:	mov	r3, r2
   2b284:	lsl	r3, r3, #1
   2b288:	add	r3, r3, r2
   2b28c:	lsl	r3, r3, #3
   2b290:	add	r3, r1, r3
   2b294:	ldr	r0, [r3, #8]
   2b298:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2b29c:	lsl	r3, r3, #3
   2b2a0:	mov	r2, r3
   2b2a4:	ldr	r1, [fp, #4]
   2b2a8:	bl	113a8 <memcpy@plt>
   2b2ac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b2b0:	ldr	r1, [r3, #8]
   2b2b4:	ldr	r2, [fp, #-16]
   2b2b8:	mov	r3, r2
   2b2bc:	lsl	r3, r3, #1
   2b2c0:	add	r3, r3, r2
   2b2c4:	lsl	r3, r3, #3
   2b2c8:	add	r3, r1, r3
   2b2cc:	ldr	r2, [r3, #8]
   2b2d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2b2d4:	lsl	r3, r3, #3
   2b2d8:	add	r0, r2, r3
   2b2dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2b2e0:	lsl	r3, r3, #3
   2b2e4:	mov	r2, r3
   2b2e8:	ldr	r1, [fp, #8]
   2b2ec:	bl	113a8 <memcpy@plt>
   2b2f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2b2f4:	ldr	r1, [r3, #8]
   2b2f8:	ldr	r2, [fp, #-16]
   2b2fc:	mov	r3, r2
   2b300:	lsl	r3, r3, #1
   2b304:	add	r3, r3, r2
   2b308:	lsl	r3, r3, #3
   2b30c:	add	r3, r1, r3
   2b310:	add	r3, r3, #12
   2b314:	ldr	r1, [fp, #12]
   2b318:	mov	r0, r3
   2b31c:	bl	1cf28 <ftello64@plt+0xb850>
   2b320:	str	r0, [fp, #-24]	; 0xffffffe8
   2b324:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b328:	mov	r0, r3
   2b32c:	sub	sp, fp, #8
   2b330:	pop	{r4, fp, pc}
   2b334:	push	{fp, lr}
   2b338:	add	fp, sp, #4
   2b33c:	sub	sp, sp, #24
   2b340:	str	r0, [fp, #-16]
   2b344:	str	r1, [fp, #-20]	; 0xffffffec
   2b348:	str	r2, [fp, #-24]	; 0xffffffe8
   2b34c:	str	r3, [fp, #-28]	; 0xffffffe4
   2b350:	ldr	r3, [fp, #-16]
   2b354:	cmp	r3, #0
   2b358:	beq	2b36c <ftello64@plt+0x19c94>
   2b35c:	ldr	r3, [fp, #-16]
   2b360:	ldr	r3, [r3]
   2b364:	cmp	r3, #0
   2b368:	bne	2b374 <ftello64@plt+0x19c9c>
   2b36c:	mvn	r3, #0
   2b370:	b	2b4f8 <ftello64@plt+0x19e20>
   2b374:	ldr	r3, [fp, #-16]
   2b378:	ldr	r3, [r3]
   2b37c:	sub	r2, r3, #1
   2b380:	ldr	r3, [fp, #-16]
   2b384:	str	r2, [r3]
   2b388:	ldr	r3, [fp, #-16]
   2b38c:	ldr	r3, [r3]
   2b390:	str	r3, [fp, #-8]
   2b394:	ldr	r3, [fp, #-16]
   2b398:	ldr	r1, [r3, #8]
   2b39c:	ldr	r2, [fp, #-8]
   2b3a0:	mov	r3, r2
   2b3a4:	lsl	r3, r3, #1
   2b3a8:	add	r3, r3, r2
   2b3ac:	lsl	r3, r3, #3
   2b3b0:	add	r3, r1, r3
   2b3b4:	ldr	r2, [r3]
   2b3b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b3bc:	str	r2, [r3]
   2b3c0:	ldr	r3, [fp, #-16]
   2b3c4:	ldr	r1, [r3, #8]
   2b3c8:	ldr	r2, [fp, #-8]
   2b3cc:	mov	r3, r2
   2b3d0:	lsl	r3, r3, #1
   2b3d4:	add	r3, r3, r2
   2b3d8:	lsl	r3, r3, #3
   2b3dc:	add	r3, r1, r3
   2b3e0:	ldr	r1, [r3, #8]
   2b3e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b3e8:	lsl	r3, r3, #3
   2b3ec:	mov	r2, r3
   2b3f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2b3f4:	bl	113a8 <memcpy@plt>
   2b3f8:	ldr	r3, [fp, #-16]
   2b3fc:	ldr	r1, [r3, #8]
   2b400:	ldr	r2, [fp, #-8]
   2b404:	mov	r3, r2
   2b408:	lsl	r3, r3, #1
   2b40c:	add	r3, r3, r2
   2b410:	lsl	r3, r3, #3
   2b414:	add	r3, r1, r3
   2b418:	ldr	r2, [r3, #8]
   2b41c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b420:	lsl	r3, r3, #3
   2b424:	add	r1, r2, r3
   2b428:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2b42c:	lsl	r3, r3, #3
   2b430:	mov	r2, r3
   2b434:	ldr	r0, [fp, #4]
   2b438:	bl	113a8 <memcpy@plt>
   2b43c:	ldr	r3, [fp, #8]
   2b440:	ldr	r3, [r3, #8]
   2b444:	mov	r0, r3
   2b448:	bl	16624 <ftello64@plt+0x4f4c>
   2b44c:	ldr	r3, [fp, #-16]
   2b450:	ldr	r1, [r3, #8]
   2b454:	ldr	r2, [fp, #-8]
   2b458:	mov	r3, r2
   2b45c:	lsl	r3, r3, #1
   2b460:	add	r3, r3, r2
   2b464:	lsl	r3, r3, #3
   2b468:	add	r3, r1, r3
   2b46c:	ldr	r3, [r3, #8]
   2b470:	mov	r0, r3
   2b474:	bl	16624 <ftello64@plt+0x4f4c>
   2b478:	ldr	r3, [fp, #-16]
   2b47c:	ldr	r1, [r3, #8]
   2b480:	ldr	r2, [fp, #-8]
   2b484:	mov	r3, r2
   2b488:	lsl	r3, r3, #1
   2b48c:	add	r3, r3, r2
   2b490:	lsl	r3, r3, #3
   2b494:	add	r3, r1, r3
   2b498:	ldr	r2, [fp, #8]
   2b49c:	mov	ip, r2
   2b4a0:	add	r3, r3, #12
   2b4a4:	ldm	r3, {r0, r1, r2}
   2b4a8:	stm	ip, {r0, r1, r2}
   2b4ac:	ldr	r3, [fp, #-16]
   2b4b0:	ldr	r1, [r3, #8]
   2b4b4:	ldr	r2, [fp, #-8]
   2b4b8:	mov	r3, r2
   2b4bc:	lsl	r3, r3, #1
   2b4c0:	add	r3, r3, r2
   2b4c4:	lsl	r3, r3, #3
   2b4c8:	add	r3, r1, r3
   2b4cc:	ldr	r3, [r3, #4]
   2b4d0:	cmp	r3, #0
   2b4d4:	ldr	r3, [fp, #-16]
   2b4d8:	ldr	r1, [r3, #8]
   2b4dc:	ldr	r2, [fp, #-8]
   2b4e0:	mov	r3, r2
   2b4e4:	lsl	r3, r3, #1
   2b4e8:	add	r3, r3, r2
   2b4ec:	lsl	r3, r3, #3
   2b4f0:	add	r3, r1, r3
   2b4f4:	ldr	r3, [r3, #4]
   2b4f8:	mov	r0, r3
   2b4fc:	sub	sp, fp, #4
   2b500:	pop	{fp, pc}
   2b504:	push	{fp}		; (str fp, [sp, #-4]!)
   2b508:	add	fp, sp, #0
   2b50c:	sub	sp, sp, #12
   2b510:	str	r0, [fp, #-8]
   2b514:	str	r1, [fp, #-12]
   2b518:	nop			; (mov r0, r0)
   2b51c:	add	sp, fp, #0
   2b520:	pop	{fp}		; (ldr fp, [sp], #4)
   2b524:	bx	lr
   2b528:	push	{fp, lr}
   2b52c:	add	fp, sp, #4
   2b530:	sub	sp, sp, #8
   2b534:	str	r0, [fp, #-8]
   2b538:	ldr	r3, [fp, #-8]
   2b53c:	ldr	r2, [r3, #8]
   2b540:	ldr	r3, [fp, #-8]
   2b544:	add	r3, r3, #12
   2b548:	cmp	r2, r3
   2b54c:	beq	2b560 <ftello64@plt+0x19e88>
   2b550:	ldr	r3, [fp, #-8]
   2b554:	ldr	r3, [r3, #8]
   2b558:	mov	r0, r3
   2b55c:	bl	16624 <ftello64@plt+0x4f4c>
   2b560:	nop			; (mov r0, r0)
   2b564:	sub	sp, fp, #4
   2b568:	pop	{fp, pc}
   2b56c:	push	{fp}		; (str fp, [sp, #-4]!)
   2b570:	add	fp, sp, #0
   2b574:	sub	sp, sp, #12
   2b578:	str	r0, [fp, #-8]
   2b57c:	ldr	r3, [fp, #-8]
   2b580:	mov	r2, #0
   2b584:	str	r2, [r3]
   2b588:	ldr	r3, [fp, #-8]
   2b58c:	mov	r2, #16
   2b590:	str	r2, [r3, #4]
   2b594:	ldr	r3, [fp, #-8]
   2b598:	add	r2, r3, #12
   2b59c:	ldr	r3, [fp, #-8]
   2b5a0:	str	r2, [r3, #8]
   2b5a4:	nop			; (mov r0, r0)
   2b5a8:	add	sp, fp, #0
   2b5ac:	pop	{fp}		; (ldr fp, [sp], #4)
   2b5b0:	bx	lr
   2b5b4:	push	{fp, lr}
   2b5b8:	add	fp, sp, #4
   2b5bc:	sub	sp, sp, #8
   2b5c0:	str	r0, [fp, #-8]
   2b5c4:	ldr	r3, [fp, #-8]
   2b5c8:	ldr	r2, [r3, #8]
   2b5cc:	ldr	r3, [fp, #-8]
   2b5d0:	ldr	r3, [r3]
   2b5d4:	mov	r1, r3
   2b5d8:	mov	r0, r2
   2b5dc:	bl	2b504 <ftello64@plt+0x19e2c>
   2b5e0:	ldr	r0, [fp, #-8]
   2b5e4:	bl	2b528 <ftello64@plt+0x19e50>
   2b5e8:	ldr	r0, [fp, #-8]
   2b5ec:	bl	2b56c <ftello64@plt+0x19e94>
   2b5f0:	nop			; (mov r0, r0)
   2b5f4:	sub	sp, fp, #4
   2b5f8:	pop	{fp, pc}
   2b5fc:	push	{fp, lr}
   2b600:	add	fp, sp, #4
   2b604:	sub	sp, sp, #8
   2b608:	str	r0, [fp, #-8]
   2b60c:	ldr	r3, [fp, #-8]
   2b610:	ldr	r2, [r3, #8]
   2b614:	ldr	r3, [fp, #-8]
   2b618:	ldr	r3, [r3]
   2b61c:	mov	r1, r3
   2b620:	mov	r0, r2
   2b624:	bl	2b504 <ftello64@plt+0x19e2c>
   2b628:	ldr	r0, [fp, #-8]
   2b62c:	bl	2b528 <ftello64@plt+0x19e50>
   2b630:	ldr	r3, [fp, #-8]
   2b634:	add	r2, r3, #12
   2b638:	ldr	r3, [fp, #-8]
   2b63c:	str	r2, [r3, #8]
   2b640:	ldr	r3, [fp, #-8]
   2b644:	mov	r2, #0
   2b648:	str	r2, [r3]
   2b64c:	bl	19da0 <ftello64@plt+0x86c8>
   2b650:	mov	r2, r0
   2b654:	ldr	r3, [fp, #-8]
   2b658:	str	r2, [r3, #4]
   2b65c:	nop			; (mov r0, r0)
   2b660:	sub	sp, fp, #4
   2b664:	pop	{fp, pc}
   2b668:	push	{fp}		; (str fp, [sp, #-4]!)
   2b66c:	add	fp, sp, #0
   2b670:	sub	sp, sp, #12
   2b674:	str	r0, [fp, #-8]
   2b678:	ldr	r3, [fp, #-8]
   2b67c:	ldr	r3, [r3, #8]
   2b680:	mov	r0, r3
   2b684:	add	sp, fp, #0
   2b688:	pop	{fp}		; (ldr fp, [sp], #4)
   2b68c:	bx	lr
   2b690:	push	{fp, lr}
   2b694:	add	fp, sp, #4
   2b698:	sub	sp, sp, #16
   2b69c:	str	r0, [fp, #-8]
   2b6a0:	sub	r3, fp, #16
   2b6a4:	stm	r3, {r1, r2}
   2b6a8:	ldr	r0, [fp, #-8]
   2b6ac:	ldr	r3, [fp, #-8]
   2b6b0:	add	r3, r3, #12
   2b6b4:	mov	r2, #8
   2b6b8:	mov	r1, r3
   2b6bc:	bl	355a8 <ftello64@plt+0x23ed0>
   2b6c0:	mov	r3, r0
   2b6c4:	eor	r3, r3, #1
   2b6c8:	uxtb	r3, r3
   2b6cc:	cmp	r3, #0
   2b6d0:	beq	2b6e0 <ftello64@plt+0x1a008>
   2b6d4:	ldr	r0, [fp, #-8]
   2b6d8:	bl	2b5fc <ftello64@plt+0x19f24>
   2b6dc:	b	2b714 <ftello64@plt+0x1a03c>
   2b6e0:	ldr	r3, [fp, #-8]
   2b6e4:	ldr	r2, [r3, #8]
   2b6e8:	ldr	r3, [fp, #-8]
   2b6ec:	ldr	r3, [r3]
   2b6f0:	add	r0, r3, #1
   2b6f4:	ldr	r1, [fp, #-8]
   2b6f8:	str	r0, [r1]
   2b6fc:	lsl	r3, r3, #3
   2b700:	add	r3, r2, r3
   2b704:	mov	r2, r3
   2b708:	sub	r3, fp, #16
   2b70c:	ldm	r3, {r0, r1}
   2b710:	stm	r2, {r0, r1}
   2b714:	sub	sp, fp, #4
   2b718:	pop	{fp, pc}
   2b71c:	push	{fp}		; (str fp, [sp, #-4]!)
   2b720:	add	fp, sp, #0
   2b724:	sub	sp, sp, #20
   2b728:	str	r0, [fp, #-16]
   2b72c:	ldr	r3, [fp, #-16]
   2b730:	ldr	r2, [r3, #8]
   2b734:	ldr	r3, [fp, #-16]
   2b738:	ldr	r3, [r3]
   2b73c:	lsl	r3, r3, #3
   2b740:	add	r3, r2, r3
   2b744:	str	r3, [fp, #-8]
   2b748:	ldr	r3, [fp, #-16]
   2b74c:	ldr	r3, [r3]
   2b750:	add	r2, r3, #1
   2b754:	ldr	r3, [fp, #-16]
   2b758:	str	r2, [r3]
   2b75c:	ldr	r3, [fp, #-8]
   2b760:	mov	r0, r3
   2b764:	add	sp, fp, #0
   2b768:	pop	{fp}		; (ldr fp, [sp], #4)
   2b76c:	bx	lr
   2b770:	push	{fp, lr}
   2b774:	add	fp, sp, #4
   2b778:	sub	sp, sp, #8
   2b77c:	str	r0, [fp, #-8]
   2b780:	ldr	r0, [fp, #-8]
   2b784:	ldr	r3, [fp, #-8]
   2b788:	add	r3, r3, #12
   2b78c:	mov	r2, #8
   2b790:	mov	r1, r3
   2b794:	bl	355a8 <ftello64@plt+0x23ed0>
   2b798:	mov	r3, r0
   2b79c:	eor	r3, r3, #1
   2b7a0:	uxtb	r3, r3
   2b7a4:	cmp	r3, #0
   2b7a8:	beq	2b7bc <ftello64@plt+0x1a0e4>
   2b7ac:	ldr	r0, [fp, #-8]
   2b7b0:	bl	2b5fc <ftello64@plt+0x19f24>
   2b7b4:	mov	r3, #0
   2b7b8:	b	2b7c8 <ftello64@plt+0x1a0f0>
   2b7bc:	ldr	r0, [fp, #-8]
   2b7c0:	bl	2b71c <ftello64@plt+0x1a044>
   2b7c4:	mov	r3, r0
   2b7c8:	mov	r0, r3
   2b7cc:	sub	sp, fp, #4
   2b7d0:	pop	{fp, pc}
   2b7d4:	push	{fp, lr}
   2b7d8:	add	fp, sp, #4
   2b7dc:	sub	sp, sp, #16
   2b7e0:	str	r0, [fp, #-16]
   2b7e4:	str	r1, [fp, #-20]	; 0xffffffec
   2b7e8:	ldr	r3, [fp, #-16]
   2b7ec:	ldr	r2, [r3]
   2b7f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b7f4:	cmp	r2, r3
   2b7f8:	bcs	2b840 <ftello64@plt+0x1a168>
   2b7fc:	ldr	r0, [fp, #-16]
   2b800:	ldr	r3, [fp, #-16]
   2b804:	add	r2, r3, #12
   2b808:	mov	r3, #8
   2b80c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2b810:	bl	35918 <ftello64@plt+0x24240>
   2b814:	mov	r3, r0
   2b818:	strb	r3, [fp, #-5]
   2b81c:	ldrb	r3, [fp, #-5]
   2b820:	eor	r3, r3, #1
   2b824:	uxtb	r3, r3
   2b828:	cmp	r3, #0
   2b82c:	beq	2b838 <ftello64@plt+0x1a160>
   2b830:	ldr	r0, [fp, #-16]
   2b834:	bl	2b5fc <ftello64@plt+0x19f24>
   2b838:	ldrb	r3, [fp, #-5]
   2b83c:	b	2b87c <ftello64@plt+0x1a1a4>
   2b840:	ldr	r3, [fp, #-16]
   2b844:	ldr	r2, [r3, #8]
   2b848:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b84c:	lsl	r3, r3, #3
   2b850:	add	r0, r2, r3
   2b854:	ldr	r3, [fp, #-16]
   2b858:	ldr	r2, [r3]
   2b85c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b860:	sub	r3, r2, r3
   2b864:	mov	r1, r3
   2b868:	bl	2b504 <ftello64@plt+0x19e2c>
   2b86c:	ldr	r3, [fp, #-16]
   2b870:	ldr	r2, [fp, #-20]	; 0xffffffec
   2b874:	str	r2, [r3]
   2b878:	mov	r3, #1
   2b87c:	mov	r0, r3
   2b880:	sub	sp, fp, #4
   2b884:	pop	{fp, pc}
   2b888:	push	{fp}		; (str fp, [sp, #-4]!)
   2b88c:	add	fp, sp, #0
   2b890:	sub	sp, sp, #20
   2b894:	str	r0, [fp, #-16]
   2b898:	ldr	r3, [fp, #-16]
   2b89c:	ldr	r3, [r3]
   2b8a0:	cmp	r3, #0
   2b8a4:	beq	2b8c4 <ftello64@plt+0x1a1ec>
   2b8a8:	ldr	r3, [fp, #-16]
   2b8ac:	ldr	r3, [r3]
   2b8b0:	sub	r3, r3, #1
   2b8b4:	str	r3, [fp, #-8]
   2b8b8:	ldr	r3, [fp, #-16]
   2b8bc:	ldr	r2, [fp, #-8]
   2b8c0:	str	r2, [r3]
   2b8c4:	nop			; (mov r0, r0)
   2b8c8:	add	sp, fp, #0
   2b8cc:	pop	{fp}		; (ldr fp, [sp], #4)
   2b8d0:	bx	lr
   2b8d4:	push	{fp, lr}
   2b8d8:	add	fp, sp, #4
   2b8dc:	sub	sp, sp, #8
   2b8e0:	str	r0, [fp, #-8]
   2b8e4:	ldr	r3, [fp, #-8]
   2b8e8:	ldr	r2, [r3, #8]
   2b8ec:	ldr	r3, [fp, #-8]
   2b8f0:	ldr	r3, [r3]
   2b8f4:	mov	r1, r3
   2b8f8:	mov	r0, r2
   2b8fc:	bl	2b504 <ftello64@plt+0x19e2c>
   2b900:	ldr	r3, [fp, #-8]
   2b904:	mov	r2, #0
   2b908:	str	r2, [r3]
   2b90c:	nop			; (mov r0, r0)
   2b910:	sub	sp, fp, #4
   2b914:	pop	{fp, pc}
   2b918:	push	{fp, lr}
   2b91c:	add	fp, sp, #4
   2b920:	sub	sp, sp, #16
   2b924:	str	r0, [fp, #-16]
   2b928:	str	r1, [fp, #-20]	; 0xffffffec
   2b92c:	ldr	r0, [fp, #-16]
   2b930:	ldr	r3, [fp, #-16]
   2b934:	add	r1, r3, #12
   2b938:	sub	r3, fp, #12
   2b93c:	mov	r2, #8
   2b940:	bl	357dc <ftello64@plt+0x24104>
   2b944:	mov	r3, r0
   2b948:	cmp	r3, #0
   2b94c:	beq	2b978 <ftello64@plt+0x1a2a0>
   2b950:	ldr	r0, [fp, #-16]
   2b954:	bl	2b56c <ftello64@plt+0x19e94>
   2b958:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b95c:	cmp	r3, #0
   2b960:	beq	2b970 <ftello64@plt+0x1a298>
   2b964:	ldr	r2, [fp, #-8]
   2b968:	ldr	r3, [fp, #-20]	; 0xffffffec
   2b96c:	str	r2, [r3]
   2b970:	ldr	r3, [fp, #-12]
   2b974:	b	2b994 <ftello64@plt+0x1a2bc>
   2b978:	ldr	r0, [fp, #-16]
   2b97c:	bl	2b5b4 <ftello64@plt+0x19edc>
   2b980:	bl	1157c <__errno_location@plt>
   2b984:	mov	r2, r0
   2b988:	mov	r3, #12
   2b98c:	str	r3, [r2]
   2b990:	mov	r3, #0
   2b994:	mov	r0, r3
   2b998:	sub	sp, fp, #4
   2b99c:	pop	{fp, pc}
   2b9a0:	push	{fp, lr}
   2b9a4:	add	fp, sp, #4
   2b9a8:	sub	sp, sp, #224	; 0xe0
   2b9ac:	str	r0, [fp, #-200]	; 0xffffff38
   2b9b0:	str	r1, [fp, #-204]	; 0xffffff34
   2b9b4:	str	r2, [fp, #-208]	; 0xffffff30
   2b9b8:	str	r3, [fp, #-212]	; 0xffffff2c
   2b9bc:	ldr	r3, [fp, #-200]	; 0xffffff38
   2b9c0:	ldr	r3, [r3]
   2b9c4:	str	r3, [fp, #-20]	; 0xffffffec
   2b9c8:	mov	r3, #0
   2b9cc:	str	r3, [fp, #-52]	; 0xffffffcc
   2b9d0:	mov	r3, #2
   2b9d4:	str	r3, [fp, #-48]	; 0xffffffd0
   2b9d8:	mov	r3, #0
   2b9dc:	str	r3, [fp, #-44]	; 0xffffffd4
   2b9e0:	sub	r3, fp, #192	; 0xc0
   2b9e4:	mov	r0, r3
   2b9e8:	bl	2b56c <ftello64@plt+0x19e94>
   2b9ec:	ldr	r3, [fp, #-208]	; 0xffffff30
   2b9f0:	cmp	r3, #1
   2b9f4:	ldr	r3, [fp, #-204]	; 0xffffff34
   2b9f8:	ldr	r3, [r3, #100]	; 0x64
   2b9fc:	cmp	r3, #0
   2ba00:	ldrb	r3, [fp, #4]
   2ba04:	cmp	r3, #0
   2ba08:	beq	2ba60 <ftello64@plt+0x1a388>
   2ba0c:	sub	r3, fp, #52	; 0x34
   2ba10:	str	r3, [fp, #-12]
   2ba14:	ldr	r3, [fp, #-12]
   2ba18:	ldr	r3, [r3, #4]
   2ba1c:	mov	r2, r3
   2ba20:	mov	r3, r2
   2ba24:	lsl	r3, r3, #1
   2ba28:	add	r3, r3, r2
   2ba2c:	lsl	r3, r3, #3
   2ba30:	mov	r0, r3
   2ba34:	bl	352c0 <ftello64@plt+0x23be8>
   2ba38:	mov	r3, r0
   2ba3c:	mov	r2, r3
   2ba40:	ldr	r3, [fp, #-12]
   2ba44:	str	r2, [r3, #8]
   2ba48:	ldr	r3, [fp, #-12]
   2ba4c:	ldr	r3, [r3, #8]
   2ba50:	cmp	r3, #0
   2ba54:	bne	2ba68 <ftello64@plt+0x1a390>
   2ba58:	mov	r3, #12
   2ba5c:	b	2bd6c <ftello64@plt+0x1a694>
   2ba60:	mov	r3, #0
   2ba64:	str	r3, [fp, #-12]
   2ba68:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ba6c:	ldr	r3, [r3, #72]	; 0x48
   2ba70:	str	r3, [fp, #-8]
   2ba74:	sub	r3, fp, #40	; 0x28
   2ba78:	mov	r2, #12
   2ba7c:	mov	r1, #0
   2ba80:	mov	r0, r3
   2ba84:	bl	115ac <memset@plt>
   2ba88:	sub	r3, fp, #192	; 0xc0
   2ba8c:	ldr	r1, [fp, #-208]	; 0xffffff30
   2ba90:	mov	r0, r3
   2ba94:	bl	2b7d4 <ftello64@plt+0x1a0fc>
   2ba98:	mov	r3, r0
   2ba9c:	eor	r3, r3, #1
   2baa0:	uxtb	r3, r3
   2baa4:	cmp	r3, #0
   2baa8:	beq	2bac8 <ftello64@plt+0x1a3f0>
   2baac:	sub	r3, fp, #192	; 0xc0
   2bab0:	mov	r0, r3
   2bab4:	bl	2b5b4 <ftello64@plt+0x19edc>
   2bab8:	ldr	r0, [fp, #-12]
   2babc:	bl	2bd78 <ftello64@plt+0x1a6a0>
   2bac0:	mov	r3, #12
   2bac4:	b	2bd6c <ftello64@plt+0x1a694>
   2bac8:	sub	r3, fp, #192	; 0xc0
   2bacc:	mov	r0, r3
   2bad0:	bl	2b668 <ftello64@plt+0x19f90>
   2bad4:	str	r0, [fp, #-24]	; 0xffffffe8
   2bad8:	ldr	r3, [fp, #-208]	; 0xffffff30
   2badc:	lsl	r3, r3, #3
   2bae0:	mov	r2, r3
   2bae4:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2bae8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2baec:	bl	113a8 <memcpy@plt>
   2baf0:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2baf4:	ldr	r3, [r3]
   2baf8:	str	r3, [fp, #-28]	; 0xffffffe4
   2bafc:	b	2bd34 <ftello64@plt+0x1a65c>
   2bb00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2bb04:	ldr	r2, [fp, #-208]	; 0xffffff30
   2bb08:	str	r2, [sp, #4]
   2bb0c:	str	r3, [sp]
   2bb10:	ldr	r3, [fp, #-8]
   2bb14:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2bb18:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2bb1c:	ldr	r0, [fp, #-20]	; 0xffffffec
   2bb20:	bl	2be38 <ftello64@plt+0x1a760>
   2bb24:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2bb28:	ldr	r2, [r3, #4]
   2bb2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2bb30:	cmp	r2, r3
   2bb34:	bne	2bb4c <ftello64@plt+0x1a474>
   2bb38:	ldr	r3, [fp, #-204]	; 0xffffff34
   2bb3c:	ldr	r2, [r3, #96]	; 0x60
   2bb40:	ldr	r3, [fp, #-8]
   2bb44:	cmp	r2, r3
   2bb48:	beq	2bb74 <ftello64@plt+0x1a49c>
   2bb4c:	ldr	r3, [fp, #-12]
   2bb50:	cmp	r3, #0
   2bb54:	beq	2bc48 <ftello64@plt+0x1a570>
   2bb58:	sub	r3, fp, #40	; 0x28
   2bb5c:	ldr	r1, [fp, #-8]
   2bb60:	mov	r0, r3
   2bb64:	bl	1e094 <ftello64@plt+0xc9bc>
   2bb68:	mov	r3, r0
   2bb6c:	cmp	r3, #0
   2bb70:	beq	2bc48 <ftello64@plt+0x1a570>
   2bb74:	mvn	r3, #0
   2bb78:	str	r3, [fp, #-8]
   2bb7c:	ldr	r3, [fp, #-12]
   2bb80:	cmp	r3, #0
   2bb84:	beq	2bc14 <ftello64@plt+0x1a53c>
   2bb88:	mov	r3, #0
   2bb8c:	str	r3, [fp, #-16]
   2bb90:	b	2bc04 <ftello64@plt+0x1a52c>
   2bb94:	ldr	r3, [fp, #-16]
   2bb98:	lsl	r3, r3, #3
   2bb9c:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2bba0:	add	r3, r2, r3
   2bba4:	ldr	r3, [r3]
   2bba8:	cmp	r3, #0
   2bbac:	blt	2bbf8 <ftello64@plt+0x1a520>
   2bbb0:	ldr	r3, [fp, #-16]
   2bbb4:	lsl	r3, r3, #3
   2bbb8:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2bbbc:	add	r3, r2, r3
   2bbc0:	ldr	r3, [r3, #4]
   2bbc4:	cmn	r3, #1
   2bbc8:	bne	2bbf8 <ftello64@plt+0x1a520>
   2bbcc:	ldr	r2, [fp, #-208]	; 0xffffff30
   2bbd0:	sub	r1, fp, #28
   2bbd4:	sub	r3, fp, #40	; 0x28
   2bbd8:	str	r3, [sp, #4]
   2bbdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2bbe0:	str	r3, [sp]
   2bbe4:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2bbe8:	ldr	r0, [fp, #-12]
   2bbec:	bl	2b334 <ftello64@plt+0x19c5c>
   2bbf0:	str	r0, [fp, #-8]
   2bbf4:	b	2bc14 <ftello64@plt+0x1a53c>
   2bbf8:	ldr	r3, [fp, #-16]
   2bbfc:	add	r3, r3, #1
   2bc00:	str	r3, [fp, #-16]
   2bc04:	ldr	r2, [fp, #-16]
   2bc08:	ldr	r3, [fp, #-208]	; 0xffffff30
   2bc0c:	cmp	r2, r3
   2bc10:	bcc	2bb94 <ftello64@plt+0x1a4bc>
   2bc14:	ldr	r3, [fp, #-8]
   2bc18:	cmp	r3, #0
   2bc1c:	bge	2bc48 <ftello64@plt+0x1a570>
   2bc20:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bc24:	mov	r0, r3
   2bc28:	bl	16624 <ftello64@plt+0x4f4c>
   2bc2c:	sub	r3, fp, #192	; 0xc0
   2bc30:	mov	r0, r3
   2bc34:	bl	2b5b4 <ftello64@plt+0x19edc>
   2bc38:	ldr	r0, [fp, #-12]
   2bc3c:	bl	2bd78 <ftello64@plt+0x1a6a0>
   2bc40:	mov	r3, r0
   2bc44:	b	2bd6c <ftello64@plt+0x1a694>
   2bc48:	ldr	r1, [fp, #-208]	; 0xffffff30
   2bc4c:	ldr	r3, [fp, #-12]
   2bc50:	str	r3, [sp, #12]
   2bc54:	sub	r3, fp, #40	; 0x28
   2bc58:	str	r3, [sp, #8]
   2bc5c:	ldr	r3, [fp, #-8]
   2bc60:	str	r3, [sp, #4]
   2bc64:	sub	r3, fp, #28
   2bc68:	str	r3, [sp]
   2bc6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2bc70:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2bc74:	ldr	r0, [fp, #-204]	; 0xffffff34
   2bc78:	bl	2ab88 <ftello64@plt+0x194b0>
   2bc7c:	str	r0, [fp, #-8]
   2bc80:	ldr	r3, [fp, #-8]
   2bc84:	lsr	r3, r3, #31
   2bc88:	uxtb	r3, r3
   2bc8c:	cmp	r3, #0
   2bc90:	beq	2bd34 <ftello64@plt+0x1a65c>
   2bc94:	ldr	r3, [fp, #-8]
   2bc98:	cmn	r3, #2
   2bc9c:	moveq	r3, #1
   2bca0:	movne	r3, #0
   2bca4:	uxtb	r3, r3
   2bca8:	cmp	r3, #0
   2bcac:	beq	2bcd8 <ftello64@plt+0x1a600>
   2bcb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bcb4:	mov	r0, r3
   2bcb8:	bl	16624 <ftello64@plt+0x4f4c>
   2bcbc:	sub	r3, fp, #192	; 0xc0
   2bcc0:	mov	r0, r3
   2bcc4:	bl	2b5b4 <ftello64@plt+0x19edc>
   2bcc8:	ldr	r0, [fp, #-12]
   2bccc:	bl	2bd78 <ftello64@plt+0x1a6a0>
   2bcd0:	mov	r3, #12
   2bcd4:	b	2bd6c <ftello64@plt+0x1a694>
   2bcd8:	ldr	r2, [fp, #-208]	; 0xffffff30
   2bcdc:	sub	r1, fp, #28
   2bce0:	sub	r3, fp, #40	; 0x28
   2bce4:	str	r3, [sp, #4]
   2bce8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2bcec:	str	r3, [sp]
   2bcf0:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2bcf4:	ldr	r0, [fp, #-12]
   2bcf8:	bl	2b334 <ftello64@plt+0x19c5c>
   2bcfc:	str	r0, [fp, #-8]
   2bd00:	ldr	r3, [fp, #-8]
   2bd04:	cmp	r3, #0
   2bd08:	bge	2bd34 <ftello64@plt+0x1a65c>
   2bd0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bd10:	mov	r0, r3
   2bd14:	bl	16624 <ftello64@plt+0x4f4c>
   2bd18:	sub	r3, fp, #192	; 0xc0
   2bd1c:	mov	r0, r3
   2bd20:	bl	2b5b4 <ftello64@plt+0x19edc>
   2bd24:	ldr	r0, [fp, #-12]
   2bd28:	bl	2bd78 <ftello64@plt+0x1a6a0>
   2bd2c:	mov	r3, #1
   2bd30:	b	2bd6c <ftello64@plt+0x1a694>
   2bd34:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2bd38:	ldr	r2, [r3, #4]
   2bd3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2bd40:	cmp	r2, r3
   2bd44:	bge	2bb00 <ftello64@plt+0x1a428>
   2bd48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2bd4c:	mov	r0, r3
   2bd50:	bl	16624 <ftello64@plt+0x4f4c>
   2bd54:	sub	r3, fp, #192	; 0xc0
   2bd58:	mov	r0, r3
   2bd5c:	bl	2b5b4 <ftello64@plt+0x19edc>
   2bd60:	ldr	r0, [fp, #-12]
   2bd64:	bl	2bd78 <ftello64@plt+0x1a6a0>
   2bd68:	mov	r3, r0
   2bd6c:	mov	r0, r3
   2bd70:	sub	sp, fp, #4
   2bd74:	pop	{fp, pc}
   2bd78:	push	{fp, lr}
   2bd7c:	add	fp, sp, #4
   2bd80:	sub	sp, sp, #16
   2bd84:	str	r0, [fp, #-16]
   2bd88:	ldr	r3, [fp, #-16]
   2bd8c:	cmp	r3, #0
   2bd90:	beq	2be28 <ftello64@plt+0x1a750>
   2bd94:	mov	r3, #0
   2bd98:	str	r3, [fp, #-8]
   2bd9c:	b	2be04 <ftello64@plt+0x1a72c>
   2bda0:	ldr	r3, [fp, #-16]
   2bda4:	ldr	r1, [r3, #8]
   2bda8:	ldr	r2, [fp, #-8]
   2bdac:	mov	r3, r2
   2bdb0:	lsl	r3, r3, #1
   2bdb4:	add	r3, r3, r2
   2bdb8:	lsl	r3, r3, #3
   2bdbc:	add	r3, r1, r3
   2bdc0:	ldr	r3, [r3, #20]
   2bdc4:	mov	r0, r3
   2bdc8:	bl	16624 <ftello64@plt+0x4f4c>
   2bdcc:	ldr	r3, [fp, #-16]
   2bdd0:	ldr	r1, [r3, #8]
   2bdd4:	ldr	r2, [fp, #-8]
   2bdd8:	mov	r3, r2
   2bddc:	lsl	r3, r3, #1
   2bde0:	add	r3, r3, r2
   2bde4:	lsl	r3, r3, #3
   2bde8:	add	r3, r1, r3
   2bdec:	ldr	r3, [r3, #8]
   2bdf0:	mov	r0, r3
   2bdf4:	bl	16624 <ftello64@plt+0x4f4c>
   2bdf8:	ldr	r3, [fp, #-8]
   2bdfc:	add	r3, r3, #1
   2be00:	str	r3, [fp, #-8]
   2be04:	ldr	r3, [fp, #-16]
   2be08:	ldr	r2, [r3]
   2be0c:	ldr	r3, [fp, #-8]
   2be10:	cmp	r2, r3
   2be14:	bgt	2bda0 <ftello64@plt+0x1a6c8>
   2be18:	ldr	r3, [fp, #-16]
   2be1c:	ldr	r3, [r3, #8]
   2be20:	mov	r0, r3
   2be24:	bl	16624 <ftello64@plt+0x4f4c>
   2be28:	mov	r3, #0
   2be2c:	mov	r0, r3
   2be30:	sub	sp, fp, #4
   2be34:	pop	{fp, pc}
   2be38:	push	{fp, lr}
   2be3c:	add	fp, sp, #4
   2be40:	sub	sp, sp, #32
   2be44:	str	r0, [fp, #-24]	; 0xffffffe8
   2be48:	str	r1, [fp, #-28]	; 0xffffffe4
   2be4c:	str	r2, [fp, #-32]	; 0xffffffe0
   2be50:	str	r3, [fp, #-36]	; 0xffffffdc
   2be54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2be58:	ldr	r2, [r3]
   2be5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2be60:	lsl	r3, r3, #3
   2be64:	add	r3, r2, r3
   2be68:	ldrb	r3, [r3, #4]
   2be6c:	str	r3, [fp, #-8]
   2be70:	ldr	r3, [fp, #-8]
   2be74:	cmp	r3, #8
   2be78:	bne	2bee0 <ftello64@plt+0x1a808>
   2be7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2be80:	ldr	r2, [r3]
   2be84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2be88:	lsl	r3, r3, #3
   2be8c:	add	r3, r2, r3
   2be90:	ldr	r3, [r3]
   2be94:	add	r3, r3, #1
   2be98:	str	r3, [fp, #-12]
   2be9c:	ldr	r2, [fp, #-12]
   2bea0:	ldr	r3, [fp, #8]
   2bea4:	cmp	r2, r3
   2bea8:	bge	2bfe8 <ftello64@plt+0x1a910>
   2beac:	ldr	r3, [fp, #-12]
   2beb0:	lsl	r3, r3, #3
   2beb4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2beb8:	add	r3, r2, r3
   2bebc:	ldr	r2, [fp, #4]
   2bec0:	str	r2, [r3]
   2bec4:	ldr	r3, [fp, #-12]
   2bec8:	lsl	r3, r3, #3
   2becc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2bed0:	add	r3, r2, r3
   2bed4:	mvn	r2, #0
   2bed8:	str	r2, [r3, #4]
   2bedc:	b	2bfe8 <ftello64@plt+0x1a910>
   2bee0:	ldr	r3, [fp, #-8]
   2bee4:	cmp	r3, #9
   2bee8:	bne	2bfe8 <ftello64@plt+0x1a910>
   2beec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2bef0:	ldr	r2, [r3]
   2bef4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2bef8:	lsl	r3, r3, #3
   2befc:	add	r3, r2, r3
   2bf00:	ldr	r3, [r3]
   2bf04:	add	r3, r3, #1
   2bf08:	str	r3, [fp, #-16]
   2bf0c:	ldr	r2, [fp, #-16]
   2bf10:	ldr	r3, [fp, #8]
   2bf14:	cmp	r2, r3
   2bf18:	bge	2bfe8 <ftello64@plt+0x1a910>
   2bf1c:	ldr	r3, [fp, #-16]
   2bf20:	lsl	r3, r3, #3
   2bf24:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2bf28:	add	r3, r2, r3
   2bf2c:	ldr	r2, [r3]
   2bf30:	ldr	r3, [fp, #4]
   2bf34:	cmp	r2, r3
   2bf38:	bge	2bf70 <ftello64@plt+0x1a898>
   2bf3c:	ldr	r3, [fp, #-16]
   2bf40:	lsl	r3, r3, #3
   2bf44:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2bf48:	add	r3, r2, r3
   2bf4c:	ldr	r2, [fp, #4]
   2bf50:	str	r2, [r3, #4]
   2bf54:	ldr	r3, [fp, #8]
   2bf58:	lsl	r3, r3, #3
   2bf5c:	mov	r2, r3
   2bf60:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2bf64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2bf68:	bl	113a8 <memcpy@plt>
   2bf6c:	b	2bfe8 <ftello64@plt+0x1a910>
   2bf70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2bf74:	ldr	r2, [r3]
   2bf78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2bf7c:	lsl	r3, r3, #3
   2bf80:	add	r3, r2, r3
   2bf84:	ldrb	r3, [r3, #6]
   2bf88:	and	r3, r3, #8
   2bf8c:	uxtb	r3, r3
   2bf90:	cmp	r3, #0
   2bf94:	beq	2bfd0 <ftello64@plt+0x1a8f8>
   2bf98:	ldr	r3, [fp, #-16]
   2bf9c:	lsl	r3, r3, #3
   2bfa0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2bfa4:	add	r3, r2, r3
   2bfa8:	ldr	r3, [r3]
   2bfac:	cmn	r3, #1
   2bfb0:	beq	2bfd0 <ftello64@plt+0x1a8f8>
   2bfb4:	ldr	r3, [fp, #8]
   2bfb8:	lsl	r3, r3, #3
   2bfbc:	mov	r2, r3
   2bfc0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2bfc4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2bfc8:	bl	113a8 <memcpy@plt>
   2bfcc:	b	2bfe8 <ftello64@plt+0x1a910>
   2bfd0:	ldr	r3, [fp, #-16]
   2bfd4:	lsl	r3, r3, #3
   2bfd8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2bfdc:	add	r3, r2, r3
   2bfe0:	ldr	r2, [fp, #4]
   2bfe4:	str	r2, [r3, #4]
   2bfe8:	nop			; (mov r0, r0)
   2bfec:	sub	sp, fp, #4
   2bff0:	pop	{fp, pc}
   2bff4:	push	{fp, lr}
   2bff8:	add	fp, sp, #4
   2bffc:	sub	sp, sp, #32
   2c000:	str	r0, [fp, #-32]	; 0xffffffe0
   2c004:	str	r1, [fp, #-36]	; 0xffffffdc
   2c008:	mov	r3, #0
   2c00c:	str	r3, [fp, #-12]
   2c010:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c014:	ldr	r3, [r3, #12]
   2c018:	str	r3, [fp, #-16]
   2c01c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c020:	ldr	r3, [r3, #100]	; 0x64
   2c024:	cmp	r3, #0
   2c028:	beq	2c04c <ftello64@plt+0x1a974>
   2c02c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c030:	ldr	r2, [r3, #100]	; 0x64
   2c034:	ldr	r3, [fp, #-16]
   2c038:	lsl	r3, r3, #2
   2c03c:	add	r3, r2, r3
   2c040:	ldr	r3, [r3]
   2c044:	cmp	r3, #0
   2c048:	bne	2c04c <ftello64@plt+0x1a974>
   2c04c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c050:	ldr	r2, [r3, #8]
   2c054:	sub	r3, fp, #28
   2c058:	mov	r1, r2
   2c05c:	mov	r0, r3
   2c060:	bl	1cd74 <ftello64@plt+0xb69c>
   2c064:	str	r0, [fp, #-8]
   2c068:	ldr	r3, [fp, #-8]
   2c06c:	cmp	r3, #0
   2c070:	movne	r3, #1
   2c074:	moveq	r3, #0
   2c078:	uxtb	r3, r3
   2c07c:	cmp	r3, #0
   2c080:	beq	2c08c <ftello64@plt+0x1a9b4>
   2c084:	ldr	r3, [fp, #-8]
   2c088:	b	2c214 <ftello64@plt+0x1ab3c>
   2c08c:	sub	r3, fp, #28
   2c090:	ldr	r2, [fp, #-16]
   2c094:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2c098:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c09c:	bl	2c734 <ftello64@plt+0x1b05c>
   2c0a0:	str	r0, [fp, #-8]
   2c0a4:	ldr	r3, [fp, #-8]
   2c0a8:	cmp	r3, #0
   2c0ac:	movne	r3, #1
   2c0b0:	moveq	r3, #0
   2c0b4:	uxtb	r3, r3
   2c0b8:	cmp	r3, #0
   2c0bc:	bne	2c1f0 <ftello64@plt+0x1ab18>
   2c0c0:	b	2c1d8 <ftello64@plt+0x1ab00>
   2c0c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c0c8:	ldr	r2, [r3]
   2c0cc:	ldr	r3, [fp, #-16]
   2c0d0:	lsl	r3, r3, #2
   2c0d4:	add	r3, r2, r3
   2c0d8:	ldr	r3, [r3]
   2c0dc:	cmp	r3, #0
   2c0e0:	bne	2c0f0 <ftello64@plt+0x1aa18>
   2c0e4:	ldr	r3, [fp, #-12]
   2c0e8:	add	r3, r3, #1
   2c0ec:	b	2c0f4 <ftello64@plt+0x1aa1c>
   2c0f0:	mov	r3, #0
   2c0f4:	str	r3, [fp, #-12]
   2c0f8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c0fc:	ldr	r2, [r3, #120]	; 0x78
   2c100:	ldr	r3, [fp, #-12]
   2c104:	cmp	r2, r3
   2c108:	bge	2c13c <ftello64@plt+0x1aa64>
   2c10c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c110:	ldr	r0, [r3]
   2c114:	ldr	r3, [fp, #-16]
   2c118:	lsl	r3, r3, #2
   2c11c:	mov	r2, r3
   2c120:	mov	r1, #0
   2c124:	bl	115ac <memset@plt>
   2c128:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c12c:	mov	r0, r3
   2c130:	bl	16624 <ftello64@plt+0x4f4c>
   2c134:	mov	r3, #0
   2c138:	b	2c214 <ftello64@plt+0x1ab3c>
   2c13c:	mov	r3, #0
   2c140:	str	r3, [fp, #-24]	; 0xffffffe8
   2c144:	ldr	r3, [fp, #-16]
   2c148:	sub	r3, r3, #1
   2c14c:	str	r3, [fp, #-16]
   2c150:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c154:	ldr	r2, [r3, #100]	; 0x64
   2c158:	ldr	r3, [fp, #-16]
   2c15c:	lsl	r3, r3, #2
   2c160:	add	r3, r2, r3
   2c164:	ldr	r3, [r3]
   2c168:	cmp	r3, #0
   2c16c:	beq	2c1a4 <ftello64@plt+0x1aacc>
   2c170:	sub	r3, fp, #28
   2c174:	ldr	r2, [fp, #-16]
   2c178:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2c17c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c180:	bl	2c220 <ftello64@plt+0x1ab48>
   2c184:	str	r0, [fp, #-8]
   2c188:	ldr	r3, [fp, #-8]
   2c18c:	cmp	r3, #0
   2c190:	movne	r3, #1
   2c194:	moveq	r3, #0
   2c198:	uxtb	r3, r3
   2c19c:	cmp	r3, #0
   2c1a0:	bne	2c1f8 <ftello64@plt+0x1ab20>
   2c1a4:	sub	r3, fp, #28
   2c1a8:	ldr	r2, [fp, #-16]
   2c1ac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2c1b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c1b4:	bl	2c734 <ftello64@plt+0x1b05c>
   2c1b8:	str	r0, [fp, #-8]
   2c1bc:	ldr	r3, [fp, #-8]
   2c1c0:	cmp	r3, #0
   2c1c4:	movne	r3, #1
   2c1c8:	moveq	r3, #0
   2c1cc:	uxtb	r3, r3
   2c1d0:	cmp	r3, #0
   2c1d4:	bne	2c200 <ftello64@plt+0x1ab28>
   2c1d8:	ldr	r3, [fp, #-16]
   2c1dc:	cmp	r3, #0
   2c1e0:	bgt	2c0c4 <ftello64@plt+0x1a9ec>
   2c1e4:	mov	r3, #0
   2c1e8:	str	r3, [fp, #-8]
   2c1ec:	b	2c204 <ftello64@plt+0x1ab2c>
   2c1f0:	nop			; (mov r0, r0)
   2c1f4:	b	2c204 <ftello64@plt+0x1ab2c>
   2c1f8:	nop			; (mov r0, r0)
   2c1fc:	b	2c204 <ftello64@plt+0x1ab2c>
   2c200:	nop			; (mov r0, r0)
   2c204:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c208:	mov	r0, r3
   2c20c:	bl	16624 <ftello64@plt+0x4f4c>
   2c210:	ldr	r3, [fp, #-8]
   2c214:	mov	r0, r3
   2c218:	sub	sp, fp, #4
   2c21c:	pop	{fp, pc}
   2c220:	push	{fp, lr}
   2c224:	add	fp, sp, #4
   2c228:	sub	sp, sp, #56	; 0x38
   2c22c:	str	r0, [fp, #-40]	; 0xffffffd8
   2c230:	str	r1, [fp, #-44]	; 0xffffffd4
   2c234:	str	r2, [fp, #-48]	; 0xffffffd0
   2c238:	str	r3, [fp, #-52]	; 0xffffffcc
   2c23c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c240:	ldr	r3, [r3, #84]	; 0x54
   2c244:	str	r3, [fp, #-16]
   2c248:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c24c:	ldr	r2, [r3, #100]	; 0x64
   2c250:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2c254:	lsl	r3, r3, #2
   2c258:	add	r3, r2, r3
   2c25c:	ldr	r3, [r3]
   2c260:	add	r3, r3, #16
   2c264:	str	r3, [fp, #-20]	; 0xffffffec
   2c268:	mov	r3, #0
   2c26c:	str	r3, [fp, #-8]
   2c270:	b	2c474 <ftello64@plt+0x1ad9c>
   2c274:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c278:	ldr	r2, [r3, #8]
   2c27c:	ldr	r3, [fp, #-8]
   2c280:	lsl	r3, r3, #2
   2c284:	add	r3, r2, r3
   2c288:	ldr	r3, [r3]
   2c28c:	str	r3, [fp, #-24]	; 0xffffffe8
   2c290:	mov	r3, #0
   2c294:	str	r3, [fp, #-12]
   2c298:	ldr	r3, [fp, #-16]
   2c29c:	ldr	r2, [r3]
   2c2a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c2a4:	lsl	r3, r3, #3
   2c2a8:	add	r3, r2, r3
   2c2ac:	ldrb	r3, [r3, #4]
   2c2b0:	and	r3, r3, #8
   2c2b4:	cmp	r3, #0
   2c2b8:	ldr	r3, [fp, #-16]
   2c2bc:	ldr	r2, [r3]
   2c2c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c2c4:	lsl	r3, r3, #3
   2c2c8:	add	r3, r2, r3
   2c2cc:	ldrb	r3, [r3, #6]
   2c2d0:	and	r3, r3, #16
   2c2d4:	uxtb	r3, r3
   2c2d8:	cmp	r3, #0
   2c2dc:	beq	2c304 <ftello64@plt+0x1ac2c>
   2c2e0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2c2e4:	ldr	r3, [r3, #12]
   2c2e8:	str	r3, [sp]
   2c2ec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2c2f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2c2f4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2c2f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2c2fc:	bl	2dbe4 <ftello64@plt+0x1c50c>
   2c300:	str	r0, [fp, #-12]
   2c304:	ldr	r3, [fp, #-12]
   2c308:	cmp	r3, #0
   2c30c:	bne	2c3b8 <ftello64@plt+0x1ace0>
   2c310:	ldr	r3, [fp, #-16]
   2c314:	ldr	r2, [r3]
   2c318:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c31c:	lsl	r3, r3, #3
   2c320:	add	r3, r2, r3
   2c324:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2c328:	mov	r1, r3
   2c32c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2c330:	bl	32248 <ftello64@plt+0x20b70>
   2c334:	mov	r3, r0
   2c338:	cmp	r3, #0
   2c33c:	beq	2c3b8 <ftello64@plt+0x1ace0>
   2c340:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2c344:	ldr	r2, [r3]
   2c348:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2c34c:	add	r3, r3, #1
   2c350:	lsl	r3, r3, #2
   2c354:	add	r3, r2, r3
   2c358:	ldr	r3, [r3]
   2c35c:	cmp	r3, #0
   2c360:	beq	2c3b8 <ftello64@plt+0x1ace0>
   2c364:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2c368:	ldr	r2, [r3]
   2c36c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2c370:	add	r3, r3, #1
   2c374:	lsl	r3, r3, #2
   2c378:	add	r3, r2, r3
   2c37c:	ldr	r3, [r3]
   2c380:	add	r0, r3, #4
   2c384:	ldr	r3, [fp, #-16]
   2c388:	ldr	r2, [r3, #12]
   2c38c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c390:	lsl	r3, r3, #2
   2c394:	add	r3, r2, r3
   2c398:	ldr	r3, [r3]
   2c39c:	mov	r1, r3
   2c3a0:	bl	1e094 <ftello64@plt+0xc9bc>
   2c3a4:	mov	r3, r0
   2c3a8:	cmp	r3, #0
   2c3ac:	beq	2c3b8 <ftello64@plt+0x1ace0>
   2c3b0:	mov	r3, #1
   2c3b4:	str	r3, [fp, #-12]
   2c3b8:	ldr	r3, [fp, #-12]
   2c3bc:	cmp	r3, #0
   2c3c0:	beq	2c45c <ftello64@plt+0x1ad84>
   2c3c4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2c3c8:	ldr	r3, [r3, #20]
   2c3cc:	cmp	r3, #0
   2c3d0:	beq	2c42c <ftello64@plt+0x1ad54>
   2c3d4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2c3d8:	ldr	r3, [fp, #-12]
   2c3dc:	add	r3, r2, r3
   2c3e0:	str	r3, [fp, #-28]	; 0xffffffe4
   2c3e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2c3e8:	add	r1, r3, #16
   2c3ec:	ldr	r3, [fp, #-16]
   2c3f0:	ldr	r2, [r3, #12]
   2c3f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c3f8:	lsl	r3, r3, #2
   2c3fc:	add	r3, r2, r3
   2c400:	ldr	r2, [r3]
   2c404:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2c408:	str	r3, [sp, #4]
   2c40c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c410:	str	r3, [sp]
   2c414:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2c418:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2c41c:	bl	2cdc0 <ftello64@plt+0x1b6e8>
   2c420:	mov	r3, r0
   2c424:	cmp	r3, #0
   2c428:	bne	2c464 <ftello64@plt+0x1ad8c>
   2c42c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c430:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2c434:	bl	1dc84 <ftello64@plt+0xc5ac>
   2c438:	mov	r3, r0
   2c43c:	strb	r3, [fp, #-29]	; 0xffffffe3
   2c440:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   2c444:	eor	r3, r3, #1
   2c448:	uxtb	r3, r3
   2c44c:	cmp	r3, #0
   2c450:	beq	2c468 <ftello64@plt+0x1ad90>
   2c454:	mov	r3, #12
   2c458:	b	2c48c <ftello64@plt+0x1adb4>
   2c45c:	nop			; (mov r0, r0)
   2c460:	b	2c468 <ftello64@plt+0x1ad90>
   2c464:	nop			; (mov r0, r0)
   2c468:	ldr	r3, [fp, #-8]
   2c46c:	add	r3, r3, #1
   2c470:	str	r3, [fp, #-8]
   2c474:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c478:	ldr	r2, [r3, #4]
   2c47c:	ldr	r3, [fp, #-8]
   2c480:	cmp	r2, r3
   2c484:	bgt	2c274 <ftello64@plt+0x1ab9c>
   2c488:	mov	r3, #0
   2c48c:	mov	r0, r3
   2c490:	sub	sp, fp, #4
   2c494:	pop	{fp, pc}
   2c498:	push	{fp, lr}
   2c49c:	add	fp, sp, #4
   2c4a0:	sub	sp, sp, #16
   2c4a4:	str	r0, [fp, #-16]
   2c4a8:	str	r1, [fp, #-20]	; 0xffffffec
   2c4ac:	ldr	r3, [fp, #-16]
   2c4b0:	ldr	r3, [r3, #104]	; 0x68
   2c4b4:	str	r3, [fp, #-8]
   2c4b8:	ldr	r3, [fp, #-16]
   2c4bc:	ldr	r2, [r3, #36]	; 0x24
   2c4c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c4c4:	cmp	r2, r3
   2c4c8:	bgt	2c4e4 <ftello64@plt+0x1ae0c>
   2c4cc:	ldr	r3, [fp, #-16]
   2c4d0:	ldr	r2, [r3, #36]	; 0x24
   2c4d4:	ldr	r3, [fp, #-16]
   2c4d8:	ldr	r3, [r3, #48]	; 0x30
   2c4dc:	cmp	r2, r3
   2c4e0:	blt	2c510 <ftello64@plt+0x1ae38>
   2c4e4:	ldr	r3, [fp, #-16]
   2c4e8:	ldr	r2, [r3, #28]
   2c4ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c4f0:	cmp	r2, r3
   2c4f4:	bgt	2c54c <ftello64@plt+0x1ae74>
   2c4f8:	ldr	r3, [fp, #-16]
   2c4fc:	ldr	r2, [r3, #28]
   2c500:	ldr	r3, [fp, #-16]
   2c504:	ldr	r3, [r3, #48]	; 0x30
   2c508:	cmp	r2, r3
   2c50c:	bge	2c54c <ftello64@plt+0x1ae74>
   2c510:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c514:	add	r3, r3, #1
   2c518:	mov	r1, r3
   2c51c:	ldr	r0, [fp, #-16]
   2c520:	bl	3249c <ftello64@plt+0x20dc4>
   2c524:	str	r0, [fp, #-12]
   2c528:	ldr	r3, [fp, #-12]
   2c52c:	cmp	r3, #0
   2c530:	movne	r3, #1
   2c534:	moveq	r3, #0
   2c538:	uxtb	r3, r3
   2c53c:	cmp	r3, #0
   2c540:	beq	2c54c <ftello64@plt+0x1ae74>
   2c544:	ldr	r3, [fp, #-12]
   2c548:	b	2c5ac <ftello64@plt+0x1aed4>
   2c54c:	ldr	r2, [fp, #-8]
   2c550:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c554:	cmp	r2, r3
   2c558:	bge	2c5a8 <ftello64@plt+0x1aed0>
   2c55c:	ldr	r3, [fp, #-16]
   2c560:	ldr	r3, [r3, #100]	; 0x64
   2c564:	cmp	r3, #0
   2c568:	ldr	r3, [fp, #-16]
   2c56c:	ldr	r2, [r3, #100]	; 0x64
   2c570:	ldr	r3, [fp, #-8]
   2c574:	add	r3, r3, #1
   2c578:	lsl	r3, r3, #2
   2c57c:	add	r0, r2, r3
   2c580:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c584:	ldr	r3, [fp, #-8]
   2c588:	sub	r3, r2, r3
   2c58c:	lsl	r3, r3, #2
   2c590:	mov	r2, r3
   2c594:	mov	r1, #0
   2c598:	bl	115ac <memset@plt>
   2c59c:	ldr	r3, [fp, #-16]
   2c5a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c5a4:	str	r2, [r3, #104]	; 0x68
   2c5a8:	mov	r3, #0
   2c5ac:	mov	r0, r3
   2c5b0:	sub	sp, fp, #4
   2c5b4:	pop	{fp, pc}
   2c5b8:	push	{r4, fp, lr}
   2c5bc:	add	fp, sp, #8
   2c5c0:	sub	sp, sp, #44	; 0x2c
   2c5c4:	str	r0, [fp, #-40]	; 0xffffffd8
   2c5c8:	str	r1, [fp, #-44]	; 0xffffffd4
   2c5cc:	str	r2, [fp, #-48]	; 0xffffffd0
   2c5d0:	str	r3, [fp, #-52]	; 0xffffffcc
   2c5d4:	mov	r3, #0
   2c5d8:	str	r3, [fp, #-16]
   2c5dc:	b	2c714 <ftello64@plt+0x1b03c>
   2c5e0:	ldr	r3, [fp, #-16]
   2c5e4:	lsl	r3, r3, #2
   2c5e8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2c5ec:	add	r3, r2, r3
   2c5f0:	ldr	r3, [r3]
   2c5f4:	cmp	r3, #0
   2c5f8:	bne	2c628 <ftello64@plt+0x1af50>
   2c5fc:	ldr	r3, [fp, #-16]
   2c600:	lsl	r3, r3, #2
   2c604:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2c608:	add	r3, r2, r3
   2c60c:	ldr	r2, [fp, #-16]
   2c610:	lsl	r2, r2, #2
   2c614:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2c618:	add	r2, r1, r2
   2c61c:	ldr	r2, [r2]
   2c620:	str	r2, [r3]
   2c624:	b	2c708 <ftello64@plt+0x1b030>
   2c628:	ldr	r3, [fp, #-16]
   2c62c:	lsl	r3, r3, #2
   2c630:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2c634:	add	r3, r2, r3
   2c638:	ldr	r3, [r3]
   2c63c:	cmp	r3, #0
   2c640:	beq	2c708 <ftello64@plt+0x1b030>
   2c644:	ldr	r3, [fp, #-16]
   2c648:	lsl	r3, r3, #2
   2c64c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2c650:	add	r3, r2, r3
   2c654:	ldr	r3, [r3]
   2c658:	add	r1, r3, #4
   2c65c:	ldr	r3, [fp, #-16]
   2c660:	lsl	r3, r3, #2
   2c664:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2c668:	add	r3, r2, r3
   2c66c:	ldr	r3, [r3]
   2c670:	add	r2, r3, #4
   2c674:	sub	r3, fp, #32
   2c678:	mov	r0, r3
   2c67c:	bl	1d4b4 <ftello64@plt+0xbddc>
   2c680:	mov	r3, r0
   2c684:	str	r3, [fp, #-20]	; 0xffffffec
   2c688:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c68c:	cmp	r3, #0
   2c690:	movne	r3, #1
   2c694:	moveq	r3, #0
   2c698:	uxtb	r3, r3
   2c69c:	cmp	r3, #0
   2c6a0:	beq	2c6ac <ftello64@plt+0x1afd4>
   2c6a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c6a8:	b	2c728 <ftello64@plt+0x1b050>
   2c6ac:	ldr	r3, [fp, #-16]
   2c6b0:	lsl	r3, r3, #2
   2c6b4:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2c6b8:	add	r4, r2, r3
   2c6bc:	sub	r2, fp, #32
   2c6c0:	sub	r3, fp, #20
   2c6c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   2c6c8:	mov	r0, r3
   2c6cc:	bl	1e6c0 <ftello64@plt+0xcfe8>
   2c6d0:	mov	r3, r0
   2c6d4:	str	r3, [r4]
   2c6d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c6dc:	mov	r0, r3
   2c6e0:	bl	16624 <ftello64@plt+0x4f4c>
   2c6e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c6e8:	cmp	r3, #0
   2c6ec:	movne	r3, #1
   2c6f0:	moveq	r3, #0
   2c6f4:	uxtb	r3, r3
   2c6f8:	cmp	r3, #0
   2c6fc:	beq	2c708 <ftello64@plt+0x1b030>
   2c700:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c704:	b	2c728 <ftello64@plt+0x1b050>
   2c708:	ldr	r3, [fp, #-16]
   2c70c:	add	r3, r3, #1
   2c710:	str	r3, [fp, #-16]
   2c714:	ldr	r2, [fp, #-16]
   2c718:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2c71c:	cmp	r2, r3
   2c720:	blt	2c5e0 <ftello64@plt+0x1af08>
   2c724:	mov	r3, #0
   2c728:	mov	r0, r3
   2c72c:	sub	sp, fp, #8
   2c730:	pop	{r4, fp, pc}
   2c734:	push	{r4, fp, lr}
   2c738:	add	fp, sp, #8
   2c73c:	sub	sp, sp, #44	; 0x2c
   2c740:	str	r0, [fp, #-32]	; 0xffffffe0
   2c744:	str	r1, [fp, #-36]	; 0xffffffdc
   2c748:	str	r2, [fp, #-40]	; 0xffffffd8
   2c74c:	str	r3, [fp, #-44]	; 0xffffffd4
   2c750:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c754:	ldr	r3, [r3, #84]	; 0x54
   2c758:	str	r3, [fp, #-16]
   2c75c:	mov	r3, #0
   2c760:	str	r3, [fp, #-24]	; 0xffffffe8
   2c764:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c768:	ldr	r2, [r3, #100]	; 0x64
   2c76c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c770:	lsl	r3, r3, #2
   2c774:	add	r3, r2, r3
   2c778:	ldr	r3, [r3]
   2c77c:	cmp	r3, #0
   2c780:	beq	2c7a4 <ftello64@plt+0x1b0cc>
   2c784:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c788:	ldr	r2, [r3, #100]	; 0x64
   2c78c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c790:	lsl	r3, r3, #2
   2c794:	add	r3, r2, r3
   2c798:	ldr	r3, [r3]
   2c79c:	add	r3, r3, #4
   2c7a0:	b	2c7a8 <ftello64@plt+0x1b0d0>
   2c7a4:	mov	r3, #0
   2c7a8:	str	r3, [fp, #-20]	; 0xffffffec
   2c7ac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2c7b0:	ldr	r3, [r3, #4]
   2c7b4:	cmp	r3, #0
   2c7b8:	bne	2c7dc <ftello64@plt+0x1b104>
   2c7bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c7c0:	ldr	r2, [r3]
   2c7c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c7c8:	lsl	r3, r3, #2
   2c7cc:	add	r3, r2, r3
   2c7d0:	mov	r2, #0
   2c7d4:	str	r2, [r3]
   2c7d8:	b	2c8e4 <ftello64@plt+0x1b20c>
   2c7dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c7e0:	cmp	r3, #0
   2c7e4:	beq	2c890 <ftello64@plt+0x1b1b8>
   2c7e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c7ec:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2c7f0:	ldr	r0, [fp, #-16]
   2c7f4:	bl	2c96c <ftello64@plt+0x1b294>
   2c7f8:	mov	r3, r0
   2c7fc:	str	r3, [fp, #-24]	; 0xffffffe8
   2c800:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c804:	cmp	r3, #0
   2c808:	movne	r3, #1
   2c80c:	moveq	r3, #0
   2c810:	uxtb	r3, r3
   2c814:	cmp	r3, #0
   2c818:	beq	2c824 <ftello64@plt+0x1b14c>
   2c81c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c820:	b	2c960 <ftello64@plt+0x1b288>
   2c824:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c828:	ldr	r3, [r3, #20]
   2c82c:	cmp	r3, #0
   2c830:	beq	2c890 <ftello64@plt+0x1b1b8>
   2c834:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c838:	add	r1, r3, #16
   2c83c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c840:	ldr	r3, [r3, #116]	; 0x74
   2c844:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2c848:	str	r2, [sp, #4]
   2c84c:	str	r3, [sp]
   2c850:	mov	r3, r1
   2c854:	ldr	r2, [fp, #-20]	; 0xffffffec
   2c858:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2c85c:	ldr	r0, [fp, #-16]
   2c860:	bl	2d32c <ftello64@plt+0x1bc54>
   2c864:	mov	r3, r0
   2c868:	str	r3, [fp, #-24]	; 0xffffffe8
   2c86c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c870:	cmp	r3, #0
   2c874:	movne	r3, #1
   2c878:	moveq	r3, #0
   2c87c:	uxtb	r3, r3
   2c880:	cmp	r3, #0
   2c884:	beq	2c890 <ftello64@plt+0x1b1b8>
   2c888:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c88c:	b	2c960 <ftello64@plt+0x1b288>
   2c890:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2c894:	ldr	r2, [r3]
   2c898:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c89c:	lsl	r3, r3, #2
   2c8a0:	add	r4, r2, r3
   2c8a4:	sub	r3, fp, #24
   2c8a8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2c8ac:	ldr	r1, [fp, #-16]
   2c8b0:	mov	r0, r3
   2c8b4:	bl	1e6c0 <ftello64@plt+0xcfe8>
   2c8b8:	mov	r3, r0
   2c8bc:	str	r3, [r4]
   2c8c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c8c4:	cmp	r3, #0
   2c8c8:	movne	r3, #1
   2c8cc:	moveq	r3, #0
   2c8d0:	uxtb	r3, r3
   2c8d4:	cmp	r3, #0
   2c8d8:	beq	2c8e4 <ftello64@plt+0x1b20c>
   2c8dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c8e0:	b	2c960 <ftello64@plt+0x1b288>
   2c8e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c8e8:	cmp	r3, #0
   2c8ec:	beq	2c95c <ftello64@plt+0x1b284>
   2c8f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2c8f4:	ldr	r2, [r3, #100]	; 0x64
   2c8f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2c8fc:	lsl	r3, r3, #2
   2c900:	add	r3, r2, r3
   2c904:	ldr	r3, [r3]
   2c908:	ldrb	r3, [r3, #52]	; 0x34
   2c90c:	and	r3, r3, #64	; 0x40
   2c910:	uxtb	r3, r3
   2c914:	cmp	r3, #0
   2c918:	beq	2c95c <ftello64@plt+0x1b284>
   2c91c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2c920:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2c924:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2c928:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2c92c:	bl	2d744 <ftello64@plt+0x1c06c>
   2c930:	mov	r3, r0
   2c934:	str	r3, [fp, #-24]	; 0xffffffe8
   2c938:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c93c:	cmp	r3, #0
   2c940:	movne	r3, #1
   2c944:	moveq	r3, #0
   2c948:	uxtb	r3, r3
   2c94c:	cmp	r3, #0
   2c950:	beq	2c95c <ftello64@plt+0x1b284>
   2c954:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2c958:	b	2c960 <ftello64@plt+0x1b288>
   2c95c:	mov	r3, #0
   2c960:	mov	r0, r3
   2c964:	sub	sp, fp, #8
   2c968:	pop	{r4, fp, pc}
   2c96c:	push	{fp, lr}
   2c970:	add	fp, sp, #4
   2c974:	sub	sp, sp, #32
   2c978:	str	r0, [fp, #-24]	; 0xffffffe8
   2c97c:	str	r1, [fp, #-28]	; 0xffffffe4
   2c980:	str	r2, [fp, #-32]	; 0xffffffe0
   2c984:	mov	r3, #0
   2c988:	str	r3, [fp, #-16]
   2c98c:	sub	r3, fp, #16
   2c990:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2c994:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2c998:	mov	r0, r3
   2c99c:	bl	1e6c0 <ftello64@plt+0xcfe8>
   2c9a0:	str	r0, [fp, #-12]
   2c9a4:	ldr	r3, [fp, #-16]
   2c9a8:	cmp	r3, #0
   2c9ac:	movne	r3, #1
   2c9b0:	moveq	r3, #0
   2c9b4:	uxtb	r3, r3
   2c9b8:	cmp	r3, #0
   2c9bc:	beq	2c9c8 <ftello64@plt+0x1b2f0>
   2c9c0:	ldr	r3, [fp, #-16]
   2c9c4:	b	2cadc <ftello64@plt+0x1b404>
   2c9c8:	ldr	r3, [fp, #-12]
   2c9cc:	ldr	r3, [r3, #28]
   2c9d0:	cmp	r3, #0
   2c9d4:	bne	2cac0 <ftello64@plt+0x1b3e8>
   2c9d8:	ldr	r3, [fp, #-12]
   2c9dc:	add	r2, r3, #28
   2c9e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2c9e4:	ldr	r3, [r3, #4]
   2c9e8:	mov	r1, r3
   2c9ec:	mov	r0, r2
   2c9f0:	bl	1ccf0 <ftello64@plt+0xb618>
   2c9f4:	mov	r3, r0
   2c9f8:	str	r3, [fp, #-16]
   2c9fc:	ldr	r3, [fp, #-16]
   2ca00:	cmp	r3, #0
   2ca04:	movne	r3, #1
   2ca08:	moveq	r3, #0
   2ca0c:	uxtb	r3, r3
   2ca10:	cmp	r3, #0
   2ca14:	beq	2ca20 <ftello64@plt+0x1b348>
   2ca18:	mov	r3, #12
   2ca1c:	b	2cadc <ftello64@plt+0x1b404>
   2ca20:	mov	r3, #0
   2ca24:	str	r3, [fp, #-8]
   2ca28:	b	2caac <ftello64@plt+0x1b3d4>
   2ca2c:	ldr	r3, [fp, #-12]
   2ca30:	add	r0, r3, #28
   2ca34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ca38:	ldr	r2, [r3, #28]
   2ca3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ca40:	ldr	r1, [r3, #8]
   2ca44:	ldr	r3, [fp, #-8]
   2ca48:	lsl	r3, r3, #2
   2ca4c:	add	r3, r1, r3
   2ca50:	ldr	r3, [r3]
   2ca54:	mov	r1, r3
   2ca58:	mov	r3, r1
   2ca5c:	lsl	r3, r3, #1
   2ca60:	add	r3, r3, r1
   2ca64:	lsl	r3, r3, #2
   2ca68:	add	r3, r2, r3
   2ca6c:	mov	r1, r3
   2ca70:	bl	1d830 <ftello64@plt+0xc158>
   2ca74:	mov	r3, r0
   2ca78:	str	r3, [fp, #-16]
   2ca7c:	ldr	r3, [fp, #-16]
   2ca80:	cmp	r3, #0
   2ca84:	movne	r3, #1
   2ca88:	moveq	r3, #0
   2ca8c:	uxtb	r3, r3
   2ca90:	cmp	r3, #0
   2ca94:	beq	2caa0 <ftello64@plt+0x1b3c8>
   2ca98:	mov	r3, #12
   2ca9c:	b	2cadc <ftello64@plt+0x1b404>
   2caa0:	ldr	r3, [fp, #-8]
   2caa4:	add	r3, r3, #1
   2caa8:	str	r3, [fp, #-8]
   2caac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2cab0:	ldr	r2, [r3, #4]
   2cab4:	ldr	r3, [fp, #-8]
   2cab8:	cmp	r2, r3
   2cabc:	bgt	2ca2c <ftello64@plt+0x1b354>
   2cac0:	ldr	r3, [fp, #-12]
   2cac4:	add	r3, r3, #28
   2cac8:	mov	r2, r3
   2cacc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2cad0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2cad4:	bl	1d01c <ftello64@plt+0xb944>
   2cad8:	mov	r3, r0
   2cadc:	mov	r0, r3
   2cae0:	sub	sp, fp, #4
   2cae4:	pop	{fp, pc}
   2cae8:	push	{fp, lr}
   2caec:	add	fp, sp, #4
   2caf0:	sub	sp, sp, #64	; 0x40
   2caf4:	str	r0, [fp, #-56]	; 0xffffffc8
   2caf8:	str	r1, [fp, #-60]	; 0xffffffc4
   2cafc:	str	r2, [fp, #-64]	; 0xffffffc0
   2cb00:	str	r3, [fp, #-68]	; 0xffffffbc
   2cb04:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2cb08:	ldr	r1, [r3, #28]
   2cb0c:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2cb10:	mov	r3, r2
   2cb14:	lsl	r3, r3, #1
   2cb18:	add	r3, r3, r2
   2cb1c:	lsl	r3, r3, #2
   2cb20:	add	r3, r1, r3
   2cb24:	str	r3, [fp, #-12]
   2cb28:	sub	r3, fp, #48	; 0x30
   2cb2c:	mov	r2, #12
   2cb30:	mov	r1, #0
   2cb34:	mov	r0, r3
   2cb38:	bl	115ac <memset@plt>
   2cb3c:	mov	r3, #0
   2cb40:	str	r3, [fp, #-8]
   2cb44:	b	2cd08 <ftello64@plt+0x1b630>
   2cb48:	ldr	r3, [fp, #-12]
   2cb4c:	ldr	r2, [r3, #8]
   2cb50:	ldr	r3, [fp, #-8]
   2cb54:	lsl	r3, r3, #2
   2cb58:	add	r3, r2, r3
   2cb5c:	ldr	r3, [r3]
   2cb60:	str	r3, [fp, #-16]
   2cb64:	ldr	r2, [fp, #-16]
   2cb68:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2cb6c:	cmp	r2, r3
   2cb70:	beq	2ccf8 <ftello64@plt+0x1b620>
   2cb74:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2cb78:	ldr	r2, [r3]
   2cb7c:	ldr	r3, [fp, #-16]
   2cb80:	lsl	r3, r3, #3
   2cb84:	add	r3, r2, r3
   2cb88:	ldrb	r3, [r3, #4]
   2cb8c:	and	r3, r3, #8
   2cb90:	cmp	r3, #0
   2cb94:	beq	2ccfc <ftello64@plt+0x1b624>
   2cb98:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2cb9c:	ldr	r1, [r3, #20]
   2cba0:	ldr	r2, [fp, #-16]
   2cba4:	mov	r3, r2
   2cba8:	lsl	r3, r3, #1
   2cbac:	add	r3, r3, r2
   2cbb0:	lsl	r3, r3, #2
   2cbb4:	add	r3, r1, r3
   2cbb8:	ldr	r3, [r3, #8]
   2cbbc:	ldr	r3, [r3]
   2cbc0:	str	r3, [fp, #-20]	; 0xffffffec
   2cbc4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2cbc8:	ldr	r1, [r3, #20]
   2cbcc:	ldr	r2, [fp, #-16]
   2cbd0:	mov	r3, r2
   2cbd4:	lsl	r3, r3, #1
   2cbd8:	add	r3, r3, r2
   2cbdc:	lsl	r3, r3, #2
   2cbe0:	add	r3, r1, r3
   2cbe4:	ldr	r3, [r3, #4]
   2cbe8:	cmp	r3, #1
   2cbec:	ble	2cc20 <ftello64@plt+0x1b548>
   2cbf0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2cbf4:	ldr	r1, [r3, #20]
   2cbf8:	ldr	r2, [fp, #-16]
   2cbfc:	mov	r3, r2
   2cc00:	lsl	r3, r3, #1
   2cc04:	add	r3, r3, r2
   2cc08:	lsl	r3, r3, #2
   2cc0c:	add	r3, r1, r3
   2cc10:	ldr	r3, [r3, #8]
   2cc14:	add	r3, r3, #4
   2cc18:	ldr	r3, [r3]
   2cc1c:	b	2cc24 <ftello64@plt+0x1b54c>
   2cc20:	mvn	r3, #0
   2cc24:	str	r3, [fp, #-24]	; 0xffffffe8
   2cc28:	ldr	r1, [fp, #-20]	; 0xffffffec
   2cc2c:	ldr	r0, [fp, #-12]
   2cc30:	bl	1e094 <ftello64@plt+0xc9bc>
   2cc34:	mov	r3, r0
   2cc38:	cmp	r3, #0
   2cc3c:	bne	2cc58 <ftello64@plt+0x1b580>
   2cc40:	ldr	r1, [fp, #-20]	; 0xffffffec
   2cc44:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2cc48:	bl	1e094 <ftello64@plt+0xc9bc>
   2cc4c:	mov	r3, r0
   2cc50:	cmp	r3, #0
   2cc54:	bne	2cc94 <ftello64@plt+0x1b5bc>
   2cc58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2cc5c:	cmp	r3, #0
   2cc60:	ble	2ccfc <ftello64@plt+0x1b624>
   2cc64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2cc68:	ldr	r0, [fp, #-12]
   2cc6c:	bl	1e094 <ftello64@plt+0xc9bc>
   2cc70:	mov	r3, r0
   2cc74:	cmp	r3, #0
   2cc78:	bne	2ccfc <ftello64@plt+0x1b624>
   2cc7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2cc80:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2cc84:	bl	1e094 <ftello64@plt+0xc9bc>
   2cc88:	mov	r3, r0
   2cc8c:	cmp	r3, #0
   2cc90:	beq	2ccfc <ftello64@plt+0x1b624>
   2cc94:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2cc98:	ldr	r1, [r3, #28]
   2cc9c:	ldr	r2, [fp, #-16]
   2cca0:	mov	r3, r2
   2cca4:	lsl	r3, r3, #1
   2cca8:	add	r3, r3, r2
   2ccac:	lsl	r3, r3, #2
   2ccb0:	add	r2, r1, r3
   2ccb4:	sub	r3, fp, #48	; 0x30
   2ccb8:	ldr	r1, [fp, #-68]	; 0xffffffbc
   2ccbc:	mov	r0, r3
   2ccc0:	bl	1d01c <ftello64@plt+0xb944>
   2ccc4:	str	r0, [fp, #-28]	; 0xffffffe4
   2ccc8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2cccc:	cmp	r3, #0
   2ccd0:	movne	r3, #1
   2ccd4:	moveq	r3, #0
   2ccd8:	uxtb	r3, r3
   2ccdc:	cmp	r3, #0
   2cce0:	beq	2ccfc <ftello64@plt+0x1b624>
   2cce4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cce8:	mov	r0, r3
   2ccec:	bl	16624 <ftello64@plt+0x4f4c>
   2ccf0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ccf4:	b	2cdb4 <ftello64@plt+0x1b6dc>
   2ccf8:	nop			; (mov r0, r0)
   2ccfc:	ldr	r3, [fp, #-8]
   2cd00:	add	r3, r3, #1
   2cd04:	str	r3, [fp, #-8]
   2cd08:	ldr	r3, [fp, #-12]
   2cd0c:	ldr	r2, [r3, #4]
   2cd10:	ldr	r3, [fp, #-8]
   2cd14:	cmp	r2, r3
   2cd18:	bgt	2cb48 <ftello64@plt+0x1b470>
   2cd1c:	mov	r3, #0
   2cd20:	str	r3, [fp, #-8]
   2cd24:	b	2cd90 <ftello64@plt+0x1b6b8>
   2cd28:	ldr	r3, [fp, #-12]
   2cd2c:	ldr	r2, [r3, #8]
   2cd30:	ldr	r3, [fp, #-8]
   2cd34:	lsl	r3, r3, #2
   2cd38:	add	r3, r2, r3
   2cd3c:	ldr	r3, [r3]
   2cd40:	str	r3, [fp, #-32]	; 0xffffffe0
   2cd44:	sub	r3, fp, #48	; 0x30
   2cd48:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2cd4c:	mov	r0, r3
   2cd50:	bl	1e094 <ftello64@plt+0xc9bc>
   2cd54:	mov	r3, r0
   2cd58:	cmp	r3, #0
   2cd5c:	bne	2cd84 <ftello64@plt+0x1b6ac>
   2cd60:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2cd64:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2cd68:	bl	1e094 <ftello64@plt+0xc9bc>
   2cd6c:	mov	r3, r0
   2cd70:	sub	r3, r3, #1
   2cd74:	str	r3, [fp, #-36]	; 0xffffffdc
   2cd78:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2cd7c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2cd80:	bl	1e180 <ftello64@plt+0xcaa8>
   2cd84:	ldr	r3, [fp, #-8]
   2cd88:	add	r3, r3, #1
   2cd8c:	str	r3, [fp, #-8]
   2cd90:	ldr	r3, [fp, #-12]
   2cd94:	ldr	r2, [r3, #4]
   2cd98:	ldr	r3, [fp, #-8]
   2cd9c:	cmp	r2, r3
   2cda0:	bgt	2cd28 <ftello64@plt+0x1b650>
   2cda4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cda8:	mov	r0, r3
   2cdac:	bl	16624 <ftello64@plt+0x4f4c>
   2cdb0:	mov	r3, #0
   2cdb4:	mov	r0, r3
   2cdb8:	sub	sp, fp, #4
   2cdbc:	pop	{fp, pc}
   2cdc0:	push	{fp, lr}
   2cdc4:	add	fp, sp, #4
   2cdc8:	sub	sp, sp, #56	; 0x38
   2cdcc:	str	r0, [fp, #-40]	; 0xffffffd8
   2cdd0:	str	r1, [fp, #-44]	; 0xffffffd4
   2cdd4:	str	r2, [fp, #-48]	; 0xffffffd0
   2cdd8:	str	r3, [fp, #-52]	; 0xffffffcc
   2cddc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cde0:	ldr	r3, [r3, #84]	; 0x54
   2cde4:	str	r3, [fp, #-12]
   2cde8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2cdec:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2cdf0:	bl	32c24 <ftello64@plt+0x2154c>
   2cdf4:	str	r0, [fp, #-16]
   2cdf8:	ldr	r1, [fp, #8]
   2cdfc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2ce00:	bl	32c24 <ftello64@plt+0x2154c>
   2ce04:	str	r0, [fp, #-20]	; 0xffffffec
   2ce08:	mov	r3, #0
   2ce0c:	str	r3, [fp, #-8]
   2ce10:	b	2cf10 <ftello64@plt+0x1b838>
   2ce14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ce18:	ldr	r2, [r3, #116]	; 0x74
   2ce1c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ce20:	ldr	r1, [r3, #8]
   2ce24:	ldr	r3, [fp, #-8]
   2ce28:	lsl	r3, r3, #2
   2ce2c:	add	r3, r1, r3
   2ce30:	ldr	r3, [r3]
   2ce34:	mov	r1, r3
   2ce38:	mov	r3, r1
   2ce3c:	lsl	r3, r3, #1
   2ce40:	add	r3, r3, r1
   2ce44:	lsl	r3, r3, #3
   2ce48:	add	r3, r2, r3
   2ce4c:	str	r3, [fp, #-24]	; 0xffffffe8
   2ce50:	ldr	r3, [fp, #-12]
   2ce54:	ldr	r2, [r3]
   2ce58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ce5c:	ldr	r3, [r3]
   2ce60:	lsl	r3, r3, #3
   2ce64:	add	r3, r2, r3
   2ce68:	ldr	r3, [r3]
   2ce6c:	str	r3, [fp, #-28]	; 0xffffffe4
   2ce70:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ce74:	ldr	r2, [r3, #8]
   2ce78:	ldr	r3, [fp, #-8]
   2ce7c:	lsl	r3, r3, #2
   2ce80:	add	r3, r2, r3
   2ce84:	ldr	r1, [r3]
   2ce88:	ldr	r3, [fp, #-16]
   2ce8c:	str	r3, [sp, #4]
   2ce90:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2ce94:	str	r3, [sp]
   2ce98:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2ce9c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2cea0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2cea4:	bl	2d228 <ftello64@plt+0x1bb50>
   2cea8:	str	r0, [fp, #-32]	; 0xffffffe0
   2ceac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ceb0:	ldr	r2, [r3, #8]
   2ceb4:	ldr	r3, [fp, #-8]
   2ceb8:	lsl	r3, r3, #2
   2cebc:	add	r3, r2, r3
   2cec0:	ldr	r1, [r3]
   2cec4:	ldr	r3, [fp, #-20]	; 0xffffffec
   2cec8:	str	r3, [sp, #4]
   2cecc:	ldr	r3, [fp, #8]
   2ced0:	str	r3, [sp]
   2ced4:	ldr	r3, [fp, #4]
   2ced8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2cedc:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2cee0:	bl	2d228 <ftello64@plt+0x1bb50>
   2cee4:	str	r0, [fp, #-36]	; 0xffffffdc
   2cee8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2ceec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2cef0:	cmp	r2, r3
   2cef4:	bne	2cf08 <ftello64@plt+0x1b830>
   2cef8:	ldr	r3, [fp, #-8]
   2cefc:	add	r3, r3, #1
   2cf00:	str	r3, [fp, #-8]
   2cf04:	b	2cf10 <ftello64@plt+0x1b838>
   2cf08:	mov	r3, #1
   2cf0c:	b	2cf28 <ftello64@plt+0x1b850>
   2cf10:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2cf14:	ldr	r2, [r3, #4]
   2cf18:	ldr	r3, [fp, #-8]
   2cf1c:	cmp	r2, r3
   2cf20:	bgt	2ce14 <ftello64@plt+0x1b73c>
   2cf24:	mov	r3, #0
   2cf28:	mov	r0, r3
   2cf2c:	sub	sp, fp, #4
   2cf30:	pop	{fp, pc}
   2cf34:	push	{fp, lr}
   2cf38:	add	fp, sp, #4
   2cf3c:	sub	sp, sp, #56	; 0x38
   2cf40:	str	r0, [fp, #-40]	; 0xffffffd8
   2cf44:	str	r1, [fp, #-44]	; 0xffffffd4
   2cf48:	str	r2, [fp, #-48]	; 0xffffffd0
   2cf4c:	str	r3, [fp, #-52]	; 0xffffffcc
   2cf50:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cf54:	ldr	r3, [r3, #84]	; 0x54
   2cf58:	str	r3, [fp, #-16]
   2cf5c:	ldr	r3, [fp, #-16]
   2cf60:	ldr	r1, [r3, #24]
   2cf64:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2cf68:	mov	r3, r2
   2cf6c:	lsl	r3, r3, #1
   2cf70:	add	r3, r3, r2
   2cf74:	lsl	r3, r3, #2
   2cf78:	add	r3, r1, r3
   2cf7c:	str	r3, [fp, #-20]	; 0xffffffec
   2cf80:	mov	r3, #0
   2cf84:	str	r3, [fp, #-8]
   2cf88:	b	2d1f0 <ftello64@plt+0x1bb18>
   2cf8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2cf90:	ldr	r2, [r3, #8]
   2cf94:	ldr	r3, [fp, #-8]
   2cf98:	lsl	r3, r3, #2
   2cf9c:	add	r3, r2, r3
   2cfa0:	ldr	r3, [r3]
   2cfa4:	str	r3, [fp, #-24]	; 0xffffffe8
   2cfa8:	ldr	r3, [fp, #-16]
   2cfac:	ldr	r2, [r3]
   2cfb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2cfb4:	lsl	r3, r3, #3
   2cfb8:	add	r3, r2, r3
   2cfbc:	ldrb	r3, [r3, #4]
   2cfc0:	cmp	r3, #8
   2cfc4:	beq	2d158 <ftello64@plt+0x1ba80>
   2cfc8:	cmp	r3, #9
   2cfcc:	beq	2d194 <ftello64@plt+0x1babc>
   2cfd0:	cmp	r3, #4
   2cfd4:	beq	2cfdc <ftello64@plt+0x1b904>
   2cfd8:	b	2d1e4 <ftello64@plt+0x1bb0c>
   2cfdc:	ldr	r3, [fp, #4]
   2cfe0:	cmn	r3, #1
   2cfe4:	beq	2d1d0 <ftello64@plt+0x1baf8>
   2cfe8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2cfec:	ldr	r1, [r3, #116]	; 0x74
   2cff0:	ldr	r2, [fp, #4]
   2cff4:	mov	r3, r2
   2cff8:	lsl	r3, r3, #1
   2cffc:	add	r3, r3, r2
   2d000:	lsl	r3, r3, #3
   2d004:	add	r3, r1, r3
   2d008:	str	r3, [fp, #-12]
   2d00c:	ldr	r3, [fp, #-12]
   2d010:	ldr	r2, [r3]
   2d014:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d018:	cmp	r2, r3
   2d01c:	bne	2d130 <ftello64@plt+0x1ba58>
   2d020:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d024:	cmp	r3, #31
   2d028:	bgt	2d048 <ftello64@plt+0x1b970>
   2d02c:	ldr	r3, [fp, #-12]
   2d030:	ldr	r2, [r3, #16]
   2d034:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d038:	lsr	r3, r2, r3
   2d03c:	and	r3, r3, #1
   2d040:	cmp	r3, #0
   2d044:	beq	2d138 <ftello64@plt+0x1ba60>
   2d048:	ldr	r3, [fp, #-16]
   2d04c:	ldr	r1, [r3, #20]
   2d050:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2d054:	mov	r3, r2
   2d058:	lsl	r3, r3, #1
   2d05c:	add	r3, r3, r2
   2d060:	lsl	r3, r3, #2
   2d064:	add	r3, r1, r3
   2d068:	ldr	r3, [r3, #8]
   2d06c:	ldr	r3, [r3]
   2d070:	str	r3, [fp, #-28]	; 0xffffffe4
   2d074:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2d078:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2d07c:	cmp	r2, r3
   2d080:	bne	2d0a4 <ftello64@plt+0x1b9cc>
   2d084:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d088:	and	r3, r3, #1
   2d08c:	cmp	r3, #0
   2d090:	beq	2d09c <ftello64@plt+0x1b9c4>
   2d094:	mvn	r3, #0
   2d098:	b	2d21c <ftello64@plt+0x1bb44>
   2d09c:	mov	r3, #0
   2d0a0:	b	2d21c <ftello64@plt+0x1bb44>
   2d0a4:	ldr	r3, [fp, #4]
   2d0a8:	str	r3, [sp]
   2d0ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d0b0:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2d0b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2d0b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   2d0bc:	bl	2cf34 <ftello64@plt+0x1b85c>
   2d0c0:	str	r0, [fp, #-32]	; 0xffffffe0
   2d0c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d0c8:	cmn	r3, #1
   2d0cc:	bne	2d0d8 <ftello64@plt+0x1ba00>
   2d0d0:	mvn	r3, #0
   2d0d4:	b	2d21c <ftello64@plt+0x1bb44>
   2d0d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d0dc:	cmp	r3, #0
   2d0e0:	bne	2d0fc <ftello64@plt+0x1ba24>
   2d0e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d0e8:	and	r3, r3, #2
   2d0ec:	cmp	r3, #0
   2d0f0:	beq	2d0fc <ftello64@plt+0x1ba24>
   2d0f4:	mov	r3, #0
   2d0f8:	b	2d21c <ftello64@plt+0x1bb44>
   2d0fc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d100:	cmp	r3, #31
   2d104:	bgt	2d13c <ftello64@plt+0x1ba64>
   2d108:	ldr	r3, [fp, #-12]
   2d10c:	ldr	r2, [r3, #16]
   2d110:	mov	r1, #1
   2d114:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d118:	lsl	r3, r1, r3
   2d11c:	mvn	r3, r3
   2d120:	and	r2, r2, r3
   2d124:	ldr	r3, [fp, #-12]
   2d128:	str	r2, [r3, #16]
   2d12c:	b	2d13c <ftello64@plt+0x1ba64>
   2d130:	nop			; (mov r0, r0)
   2d134:	b	2d13c <ftello64@plt+0x1ba64>
   2d138:	nop			; (mov r0, r0)
   2d13c:	ldr	r3, [fp, #-12]
   2d140:	add	r2, r3, #24
   2d144:	str	r2, [fp, #-12]
   2d148:	ldrb	r3, [r3, #20]
   2d14c:	cmp	r3, #0
   2d150:	bne	2d00c <ftello64@plt+0x1b934>
   2d154:	b	2d1d0 <ftello64@plt+0x1baf8>
   2d158:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d15c:	and	r3, r3, #1
   2d160:	cmp	r3, #0
   2d164:	beq	2d1d8 <ftello64@plt+0x1bb00>
   2d168:	ldr	r3, [fp, #-16]
   2d16c:	ldr	r2, [r3]
   2d170:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d174:	lsl	r3, r3, #3
   2d178:	add	r3, r2, r3
   2d17c:	ldr	r2, [r3]
   2d180:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d184:	cmp	r2, r3
   2d188:	bne	2d1d8 <ftello64@plt+0x1bb00>
   2d18c:	mvn	r3, #0
   2d190:	b	2d21c <ftello64@plt+0x1bb44>
   2d194:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d198:	and	r3, r3, #2
   2d19c:	cmp	r3, #0
   2d1a0:	beq	2d1e0 <ftello64@plt+0x1bb08>
   2d1a4:	ldr	r3, [fp, #-16]
   2d1a8:	ldr	r2, [r3]
   2d1ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d1b0:	lsl	r3, r3, #3
   2d1b4:	add	r3, r2, r3
   2d1b8:	ldr	r2, [r3]
   2d1bc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d1c0:	cmp	r2, r3
   2d1c4:	bne	2d1e0 <ftello64@plt+0x1bb08>
   2d1c8:	mov	r3, #0
   2d1cc:	b	2d21c <ftello64@plt+0x1bb44>
   2d1d0:	nop			; (mov r0, r0)
   2d1d4:	b	2d1e4 <ftello64@plt+0x1bb0c>
   2d1d8:	nop			; (mov r0, r0)
   2d1dc:	b	2d1e4 <ftello64@plt+0x1bb0c>
   2d1e0:	nop			; (mov r0, r0)
   2d1e4:	ldr	r3, [fp, #-8]
   2d1e8:	add	r3, r3, #1
   2d1ec:	str	r3, [fp, #-8]
   2d1f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d1f4:	ldr	r2, [r3, #4]
   2d1f8:	ldr	r3, [fp, #-8]
   2d1fc:	cmp	r2, r3
   2d200:	bgt	2cf8c <ftello64@plt+0x1b8b4>
   2d204:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d208:	and	r3, r3, #2
   2d20c:	cmp	r3, #0
   2d210:	movne	r3, #1
   2d214:	moveq	r3, #0
   2d218:	uxtb	r3, r3
   2d21c:	mov	r0, r3
   2d220:	sub	sp, fp, #4
   2d224:	pop	{fp, pc}
   2d228:	push	{fp, lr}
   2d22c:	add	fp, sp, #4
   2d230:	sub	sp, sp, #32
   2d234:	str	r0, [fp, #-16]
   2d238:	str	r1, [fp, #-20]	; 0xffffffec
   2d23c:	str	r2, [fp, #-24]	; 0xffffffe8
   2d240:	str	r3, [fp, #-28]	; 0xffffffe4
   2d244:	ldr	r3, [fp, #-16]
   2d248:	ldr	r1, [r3, #116]	; 0x74
   2d24c:	ldr	r2, [fp, #-20]	; 0xffffffec
   2d250:	mov	r3, r2
   2d254:	lsl	r3, r3, #1
   2d258:	add	r3, r3, r2
   2d25c:	lsl	r3, r3, #3
   2d260:	add	r3, r1, r3
   2d264:	str	r3, [fp, #-8]
   2d268:	ldr	r3, [fp, #-8]
   2d26c:	ldr	r2, [r3, #8]
   2d270:	ldr	r3, [fp, #4]
   2d274:	cmp	r2, r3
   2d278:	ble	2d284 <ftello64@plt+0x1bbac>
   2d27c:	mvn	r3, #0
   2d280:	b	2d320 <ftello64@plt+0x1bc48>
   2d284:	ldr	r3, [fp, #-8]
   2d288:	ldr	r2, [r3, #12]
   2d28c:	ldr	r3, [fp, #4]
   2d290:	cmp	r2, r3
   2d294:	bge	2d2a0 <ftello64@plt+0x1bbc8>
   2d298:	mov	r3, #1
   2d29c:	b	2d320 <ftello64@plt+0x1bc48>
   2d2a0:	ldr	r3, [fp, #-8]
   2d2a4:	ldr	r2, [r3, #8]
   2d2a8:	ldr	r3, [fp, #4]
   2d2ac:	cmp	r2, r3
   2d2b0:	moveq	r3, #1
   2d2b4:	movne	r3, #0
   2d2b8:	uxtb	r3, r3
   2d2bc:	str	r3, [fp, #-12]
   2d2c0:	ldr	r3, [fp, #-8]
   2d2c4:	ldr	r2, [r3, #12]
   2d2c8:	ldr	r3, [fp, #4]
   2d2cc:	cmp	r2, r3
   2d2d0:	bne	2d2dc <ftello64@plt+0x1bc04>
   2d2d4:	mov	r3, #2
   2d2d8:	b	2d2e0 <ftello64@plt+0x1bc08>
   2d2dc:	mov	r3, #0
   2d2e0:	ldr	r2, [fp, #-12]
   2d2e4:	orr	r3, r2, r3
   2d2e8:	str	r3, [fp, #-12]
   2d2ec:	ldr	r3, [fp, #-12]
   2d2f0:	cmp	r3, #0
   2d2f4:	bne	2d300 <ftello64@plt+0x1bc28>
   2d2f8:	mov	r3, #0
   2d2fc:	b	2d320 <ftello64@plt+0x1bc48>
   2d300:	ldr	r3, [fp, #8]
   2d304:	str	r3, [sp]
   2d308:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d30c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2d310:	ldr	r1, [fp, #-12]
   2d314:	ldr	r0, [fp, #-16]
   2d318:	bl	2cf34 <ftello64@plt+0x1b85c>
   2d31c:	mov	r3, r0
   2d320:	mov	r0, r3
   2d324:	sub	sp, fp, #4
   2d328:	pop	{fp, pc}
   2d32c:	push	{fp, lr}
   2d330:	add	fp, sp, #4
   2d334:	sub	sp, sp, #64	; 0x40
   2d338:	str	r0, [fp, #-56]	; 0xffffffc8
   2d33c:	str	r1, [fp, #-60]	; 0xffffffc4
   2d340:	str	r2, [fp, #-64]	; 0xffffffc0
   2d344:	str	r3, [fp, #-68]	; 0xffffffbc
   2d348:	mov	r3, #0
   2d34c:	str	r3, [fp, #-12]
   2d350:	b	2d720 <ftello64@plt+0x1c048>
   2d354:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2d358:	ldr	r2, [r3, #8]
   2d35c:	ldr	r3, [fp, #-12]
   2d360:	lsl	r3, r3, #2
   2d364:	add	r3, r2, r3
   2d368:	ldr	r3, [r3]
   2d36c:	mov	r2, r3
   2d370:	mov	r3, r2
   2d374:	lsl	r3, r3, #1
   2d378:	add	r3, r3, r2
   2d37c:	lsl	r3, r3, #3
   2d380:	mov	r2, r3
   2d384:	ldr	r3, [fp, #4]
   2d388:	add	r3, r3, r2
   2d38c:	str	r3, [fp, #-24]	; 0xffffffe8
   2d390:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d394:	ldr	r2, [r3, #8]
   2d398:	ldr	r3, [fp, #8]
   2d39c:	cmp	r2, r3
   2d3a0:	bge	2d710 <ftello64@plt+0x1c038>
   2d3a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d3a8:	ldr	r2, [r3, #4]
   2d3ac:	ldr	r3, [fp, #8]
   2d3b0:	cmp	r2, r3
   2d3b4:	blt	2d710 <ftello64@plt+0x1c038>
   2d3b8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d3bc:	ldr	r2, [r3]
   2d3c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d3c4:	ldr	r3, [r3]
   2d3c8:	lsl	r3, r3, #3
   2d3cc:	add	r3, r2, r3
   2d3d0:	ldr	r3, [r3]
   2d3d4:	str	r3, [fp, #-28]	; 0xffffffe4
   2d3d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d3dc:	ldr	r2, [r3, #12]
   2d3e0:	ldr	r3, [fp, #8]
   2d3e4:	cmp	r2, r3
   2d3e8:	bne	2d62c <ftello64@plt+0x1bf54>
   2d3ec:	mvn	r3, #0
   2d3f0:	str	r3, [fp, #-16]
   2d3f4:	mvn	r3, #0
   2d3f8:	str	r3, [fp, #-20]	; 0xffffffec
   2d3fc:	mov	r3, #0
   2d400:	str	r3, [fp, #-8]
   2d404:	b	2d4c0 <ftello64@plt+0x1bde8>
   2d408:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d40c:	ldr	r2, [r3, #8]
   2d410:	ldr	r3, [fp, #-8]
   2d414:	lsl	r3, r3, #2
   2d418:	add	r3, r2, r3
   2d41c:	ldr	r3, [r3]
   2d420:	str	r3, [fp, #-44]	; 0xffffffd4
   2d424:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d428:	ldr	r2, [r3]
   2d42c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d430:	lsl	r3, r3, #3
   2d434:	add	r3, r2, r3
   2d438:	ldrb	r3, [r3, #4]
   2d43c:	str	r3, [fp, #-48]	; 0xffffffd0
   2d440:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d444:	cmp	r3, #8
   2d448:	bne	2d47c <ftello64@plt+0x1bda4>
   2d44c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d450:	ldr	r2, [r3]
   2d454:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d458:	lsl	r3, r3, #3
   2d45c:	add	r3, r2, r3
   2d460:	ldr	r2, [r3]
   2d464:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d468:	cmp	r2, r3
   2d46c:	bne	2d47c <ftello64@plt+0x1bda4>
   2d470:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d474:	str	r3, [fp, #-16]
   2d478:	b	2d4b4 <ftello64@plt+0x1bddc>
   2d47c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d480:	cmp	r3, #9
   2d484:	bne	2d4b4 <ftello64@plt+0x1bddc>
   2d488:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d48c:	ldr	r2, [r3]
   2d490:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d494:	lsl	r3, r3, #3
   2d498:	add	r3, r2, r3
   2d49c:	ldr	r2, [r3]
   2d4a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d4a4:	cmp	r2, r3
   2d4a8:	bne	2d4b4 <ftello64@plt+0x1bddc>
   2d4ac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d4b0:	str	r3, [fp, #-20]	; 0xffffffec
   2d4b4:	ldr	r3, [fp, #-8]
   2d4b8:	add	r3, r3, #1
   2d4bc:	str	r3, [fp, #-8]
   2d4c0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d4c4:	ldr	r2, [r3, #4]
   2d4c8:	ldr	r3, [fp, #-8]
   2d4cc:	cmp	r2, r3
   2d4d0:	bgt	2d408 <ftello64@plt+0x1bd30>
   2d4d4:	ldr	r3, [fp, #-16]
   2d4d8:	cmp	r3, #0
   2d4dc:	blt	2d51c <ftello64@plt+0x1be44>
   2d4e0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2d4e4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2d4e8:	ldr	r1, [fp, #-16]
   2d4ec:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2d4f0:	bl	2cae8 <ftello64@plt+0x1b410>
   2d4f4:	str	r0, [fp, #-40]	; 0xffffffd8
   2d4f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d4fc:	cmp	r3, #0
   2d500:	movne	r3, #1
   2d504:	moveq	r3, #0
   2d508:	uxtb	r3, r3
   2d50c:	cmp	r3, #0
   2d510:	beq	2d51c <ftello64@plt+0x1be44>
   2d514:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d518:	b	2d738 <ftello64@plt+0x1c060>
   2d51c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d520:	cmp	r3, #0
   2d524:	blt	2d714 <ftello64@plt+0x1c03c>
   2d528:	mov	r3, #0
   2d52c:	str	r3, [fp, #-8]
   2d530:	b	2d614 <ftello64@plt+0x1bf3c>
   2d534:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d538:	ldr	r2, [r3, #8]
   2d53c:	ldr	r3, [fp, #-8]
   2d540:	lsl	r3, r3, #2
   2d544:	add	r3, r2, r3
   2d548:	ldr	r3, [r3]
   2d54c:	str	r3, [fp, #-52]	; 0xffffffcc
   2d550:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d554:	ldr	r1, [r3, #28]
   2d558:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2d55c:	mov	r3, r2
   2d560:	lsl	r3, r3, #1
   2d564:	add	r3, r3, r2
   2d568:	lsl	r3, r3, #2
   2d56c:	add	r3, r1, r3
   2d570:	ldr	r1, [fp, #-20]	; 0xffffffec
   2d574:	mov	r0, r3
   2d578:	bl	1e094 <ftello64@plt+0xc9bc>
   2d57c:	mov	r3, r0
   2d580:	cmp	r3, #0
   2d584:	bne	2d608 <ftello64@plt+0x1bf30>
   2d588:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d58c:	ldr	r1, [r3, #24]
   2d590:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2d594:	mov	r3, r2
   2d598:	lsl	r3, r3, #1
   2d59c:	add	r3, r3, r2
   2d5a0:	lsl	r3, r3, #2
   2d5a4:	add	r3, r1, r3
   2d5a8:	ldr	r1, [fp, #-20]	; 0xffffffec
   2d5ac:	mov	r0, r3
   2d5b0:	bl	1e094 <ftello64@plt+0xc9bc>
   2d5b4:	mov	r3, r0
   2d5b8:	cmp	r3, #0
   2d5bc:	bne	2d608 <ftello64@plt+0x1bf30>
   2d5c0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2d5c4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2d5c8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2d5cc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2d5d0:	bl	2cae8 <ftello64@plt+0x1b410>
   2d5d4:	str	r0, [fp, #-40]	; 0xffffffd8
   2d5d8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d5dc:	cmp	r3, #0
   2d5e0:	movne	r3, #1
   2d5e4:	moveq	r3, #0
   2d5e8:	uxtb	r3, r3
   2d5ec:	cmp	r3, #0
   2d5f0:	beq	2d5fc <ftello64@plt+0x1bf24>
   2d5f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d5f8:	b	2d738 <ftello64@plt+0x1c060>
   2d5fc:	ldr	r3, [fp, #-8]
   2d600:	sub	r3, r3, #1
   2d604:	str	r3, [fp, #-8]
   2d608:	ldr	r3, [fp, #-8]
   2d60c:	add	r3, r3, #1
   2d610:	str	r3, [fp, #-8]
   2d614:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d618:	ldr	r2, [r3, #4]
   2d61c:	ldr	r3, [fp, #-8]
   2d620:	cmp	r2, r3
   2d624:	bgt	2d534 <ftello64@plt+0x1be5c>
   2d628:	b	2d714 <ftello64@plt+0x1c03c>
   2d62c:	mov	r3, #0
   2d630:	str	r3, [fp, #-8]
   2d634:	b	2d6f8 <ftello64@plt+0x1c020>
   2d638:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d63c:	ldr	r2, [r3, #8]
   2d640:	ldr	r3, [fp, #-8]
   2d644:	lsl	r3, r3, #2
   2d648:	add	r3, r2, r3
   2d64c:	ldr	r3, [r3]
   2d650:	str	r3, [fp, #-32]	; 0xffffffe0
   2d654:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d658:	ldr	r2, [r3]
   2d65c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d660:	lsl	r3, r3, #3
   2d664:	add	r3, r2, r3
   2d668:	ldrb	r3, [r3, #4]
   2d66c:	str	r3, [fp, #-36]	; 0xffffffdc
   2d670:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2d674:	cmp	r3, #9
   2d678:	beq	2d688 <ftello64@plt+0x1bfb0>
   2d67c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2d680:	cmp	r3, #8
   2d684:	bne	2d6ec <ftello64@plt+0x1c014>
   2d688:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2d68c:	ldr	r2, [r3]
   2d690:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d694:	lsl	r3, r3, #3
   2d698:	add	r3, r2, r3
   2d69c:	ldr	r2, [r3]
   2d6a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d6a4:	cmp	r2, r3
   2d6a8:	bne	2d6e8 <ftello64@plt+0x1c010>
   2d6ac:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2d6b0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   2d6b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2d6b8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2d6bc:	bl	2cae8 <ftello64@plt+0x1b410>
   2d6c0:	str	r0, [fp, #-40]	; 0xffffffd8
   2d6c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d6c8:	cmp	r3, #0
   2d6cc:	movne	r3, #1
   2d6d0:	moveq	r3, #0
   2d6d4:	uxtb	r3, r3
   2d6d8:	cmp	r3, #0
   2d6dc:	beq	2d6ec <ftello64@plt+0x1c014>
   2d6e0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d6e4:	b	2d738 <ftello64@plt+0x1c060>
   2d6e8:	nop			; (mov r0, r0)
   2d6ec:	ldr	r3, [fp, #-8]
   2d6f0:	add	r3, r3, #1
   2d6f4:	str	r3, [fp, #-8]
   2d6f8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2d6fc:	ldr	r2, [r3, #4]
   2d700:	ldr	r3, [fp, #-8]
   2d704:	cmp	r2, r3
   2d708:	bgt	2d638 <ftello64@plt+0x1bf60>
   2d70c:	b	2d714 <ftello64@plt+0x1c03c>
   2d710:	nop			; (mov r0, r0)
   2d714:	ldr	r3, [fp, #-12]
   2d718:	add	r3, r3, #1
   2d71c:	str	r3, [fp, #-12]
   2d720:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2d724:	ldr	r2, [r3, #4]
   2d728:	ldr	r3, [fp, #-12]
   2d72c:	cmp	r2, r3
   2d730:	bgt	2d354 <ftello64@plt+0x1bc7c>
   2d734:	mov	r3, #0
   2d738:	mov	r0, r3
   2d73c:	sub	sp, fp, #4
   2d740:	pop	{fp, pc}
   2d744:	push	{fp, lr}
   2d748:	add	fp, sp, #4
   2d74c:	sub	sp, sp, #104	; 0x68
   2d750:	str	r0, [fp, #-88]	; 0xffffffa8
   2d754:	str	r1, [fp, #-92]	; 0xffffffa4
   2d758:	str	r2, [fp, #-96]	; 0xffffffa0
   2d75c:	str	r3, [fp, #-100]	; 0xffffff9c
   2d760:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2d764:	ldr	r3, [r3, #84]	; 0x54
   2d768:	str	r3, [fp, #-24]	; 0xffffffe8
   2d76c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   2d770:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2d774:	bl	32c24 <ftello64@plt+0x2154c>
   2d778:	str	r0, [fp, #-28]	; 0xffffffe4
   2d77c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d780:	cmn	r3, #1
   2d784:	bne	2d790 <ftello64@plt+0x1c0b8>
   2d788:	mov	r3, #0
   2d78c:	b	2dbd8 <ftello64@plt+0x1c500>
   2d790:	mov	r3, #0
   2d794:	str	r3, [fp, #-84]	; 0xffffffac
   2d798:	mov	r3, #0
   2d79c:	str	r3, [fp, #-12]
   2d7a0:	b	2db88 <ftello64@plt+0x1c4b0>
   2d7a4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   2d7a8:	ldr	r2, [r3, #8]
   2d7ac:	ldr	r3, [fp, #-12]
   2d7b0:	lsl	r3, r3, #2
   2d7b4:	add	r3, r2, r3
   2d7b8:	ldr	r3, [r3]
   2d7bc:	str	r3, [fp, #-32]	; 0xffffffe0
   2d7c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d7c4:	ldr	r2, [r3]
   2d7c8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d7cc:	lsl	r3, r3, #3
   2d7d0:	add	r3, r2, r3
   2d7d4:	ldrb	r3, [r3, #4]
   2d7d8:	str	r3, [fp, #-36]	; 0xffffffdc
   2d7dc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d7e0:	ldr	r2, [r3, #8]
   2d7e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d7e8:	cmp	r2, r3
   2d7ec:	bne	2d804 <ftello64@plt+0x1c12c>
   2d7f0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d7f4:	ldr	r2, [r3, #12]
   2d7f8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2d7fc:	cmp	r2, r3
   2d800:	beq	2db70 <ftello64@plt+0x1c498>
   2d804:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2d808:	cmp	r3, #4
   2d80c:	bne	2db78 <ftello64@plt+0x1c4a0>
   2d810:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2d814:	ldr	r1, [r3, #116]	; 0x74
   2d818:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2d81c:	mov	r3, r2
   2d820:	lsl	r3, r3, #1
   2d824:	add	r3, r3, r2
   2d828:	lsl	r3, r3, #3
   2d82c:	add	r3, r1, r3
   2d830:	str	r3, [fp, #-20]	; 0xffffffec
   2d834:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2d838:	str	r3, [fp, #-16]
   2d83c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d840:	ldr	r2, [r3]
   2d844:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d848:	cmp	r2, r3
   2d84c:	bne	2db3c <ftello64@plt+0x1c464>
   2d850:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d854:	ldr	r2, [r3, #12]
   2d858:	ldr	r3, [fp, #-20]	; 0xffffffec
   2d85c:	ldr	r3, [r3, #8]
   2d860:	sub	r3, r2, r3
   2d864:	str	r3, [fp, #-40]	; 0xffffffd8
   2d868:	ldr	r2, [fp, #-96]	; 0xffffffa0
   2d86c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d870:	add	r3, r2, r3
   2d874:	str	r3, [fp, #-44]	; 0xffffffd4
   2d878:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2d87c:	cmp	r3, #0
   2d880:	beq	2d8a0 <ftello64@plt+0x1c1c8>
   2d884:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d888:	ldr	r2, [r3, #12]
   2d88c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d890:	lsl	r3, r3, #2
   2d894:	add	r3, r2, r3
   2d898:	ldr	r3, [r3]
   2d89c:	b	2d8c8 <ftello64@plt+0x1c1f0>
   2d8a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2d8a4:	ldr	r1, [r3, #20]
   2d8a8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2d8ac:	mov	r3, r2
   2d8b0:	lsl	r3, r3, #1
   2d8b4:	add	r3, r3, r2
   2d8b8:	lsl	r3, r3, #2
   2d8bc:	add	r3, r1, r3
   2d8c0:	ldr	r3, [r3, #8]
   2d8c4:	ldr	r3, [r3]
   2d8c8:	str	r3, [fp, #-48]	; 0xffffffd0
   2d8cc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d8d0:	ldr	r2, [r3, #12]
   2d8d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d8d8:	cmp	r2, r3
   2d8dc:	blt	2db44 <ftello64@plt+0x1c46c>
   2d8e0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d8e4:	ldr	r2, [r3]
   2d8e8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d8ec:	lsl	r3, r3, #2
   2d8f0:	add	r3, r2, r3
   2d8f4:	ldr	r3, [r3]
   2d8f8:	cmp	r3, #0
   2d8fc:	beq	2db44 <ftello64@plt+0x1c46c>
   2d900:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d904:	ldr	r2, [r3]
   2d908:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d90c:	lsl	r3, r3, #2
   2d910:	add	r3, r2, r3
   2d914:	ldr	r3, [r3]
   2d918:	cmp	r3, #0
   2d91c:	beq	2db44 <ftello64@plt+0x1c46c>
   2d920:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d924:	ldr	r2, [r3]
   2d928:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d92c:	lsl	r3, r3, #2
   2d930:	add	r3, r2, r3
   2d934:	ldr	r3, [r3]
   2d938:	add	r3, r3, #4
   2d93c:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2d940:	mov	r0, r3
   2d944:	bl	1e094 <ftello64@plt+0xc9bc>
   2d948:	mov	r3, r0
   2d94c:	cmp	r3, #0
   2d950:	beq	2db44 <ftello64@plt+0x1c46c>
   2d954:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d958:	add	r1, r3, #16
   2d95c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2d960:	str	r3, [sp, #4]
   2d964:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2d968:	str	r3, [sp]
   2d96c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2d970:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2d974:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2d978:	bl	2cdc0 <ftello64@plt+0x1b6e8>
   2d97c:	mov	r3, r0
   2d980:	cmp	r3, #0
   2d984:	bne	2db44 <ftello64@plt+0x1c46c>
   2d988:	ldr	r3, [fp, #-84]	; 0xffffffac
   2d98c:	cmp	r3, #0
   2d990:	bne	2d9ec <ftello64@plt+0x1c314>
   2d994:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d998:	sub	ip, fp, #84	; 0x54
   2d99c:	mov	lr, r3
   2d9a0:	ldm	lr!, {r0, r1, r2, r3}
   2d9a4:	stmia	ip!, {r0, r1, r2, r3}
   2d9a8:	ldm	lr, {r0, r1, r2}
   2d9ac:	stm	ip, {r0, r1, r2}
   2d9b0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2d9b4:	add	r2, r3, #16
   2d9b8:	sub	r3, fp, #84	; 0x54
   2d9bc:	add	r3, r3, #16
   2d9c0:	mov	r1, r2
   2d9c4:	mov	r0, r3
   2d9c8:	bl	1cf28 <ftello64@plt+0xb850>
   2d9cc:	str	r0, [fp, #-8]
   2d9d0:	ldr	r3, [fp, #-8]
   2d9d4:	cmp	r3, #0
   2d9d8:	movne	r3, #1
   2d9dc:	moveq	r3, #0
   2d9e0:	uxtb	r3, r3
   2d9e4:	cmp	r3, #0
   2d9e8:	bne	2dba8 <ftello64@plt+0x1c4d0>
   2d9ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2d9f0:	str	r3, [fp, #-76]	; 0xffffffb4
   2d9f4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2d9f8:	str	r3, [fp, #-72]	; 0xffffffb8
   2d9fc:	sub	r3, fp, #84	; 0x54
   2da00:	add	r3, r3, #16
   2da04:	ldr	r1, [fp, #-16]
   2da08:	mov	r0, r3
   2da0c:	bl	1dc84 <ftello64@plt+0xc5ac>
   2da10:	mov	r3, r0
   2da14:	strb	r3, [fp, #-49]	; 0xffffffcf
   2da18:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   2da1c:	eor	r3, r3, #1
   2da20:	uxtb	r3, r3
   2da24:	cmp	r3, #0
   2da28:	beq	2da38 <ftello64@plt+0x1c360>
   2da2c:	mov	r3, #12
   2da30:	str	r3, [fp, #-8]
   2da34:	b	2dbbc <ftello64@plt+0x1c4e4>
   2da38:	ldr	r2, [fp, #-84]	; 0xffffffac
   2da3c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2da40:	lsl	r3, r3, #2
   2da44:	add	r3, r2, r3
   2da48:	ldr	r3, [r3]
   2da4c:	str	r3, [fp, #-56]	; 0xffffffc8
   2da50:	sub	r3, fp, #84	; 0x54
   2da54:	mov	r1, r3
   2da58:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2da5c:	bl	2bff4 <ftello64@plt+0x1a91c>
   2da60:	str	r0, [fp, #-8]
   2da64:	ldr	r3, [fp, #-8]
   2da68:	cmp	r3, #0
   2da6c:	movne	r3, #1
   2da70:	moveq	r3, #0
   2da74:	uxtb	r3, r3
   2da78:	cmp	r3, #0
   2da7c:	bne	2dbb0 <ftello64@plt+0x1c4d8>
   2da80:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2da84:	ldr	r3, [r3, #4]
   2da88:	cmp	r3, #0
   2da8c:	beq	2dacc <ftello64@plt+0x1c3f4>
   2da90:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2da94:	ldr	r1, [r3, #4]
   2da98:	ldr	r2, [fp, #-84]	; 0xffffffac
   2da9c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2daa0:	add	r3, r3, #1
   2daa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2daa8:	bl	2c5b8 <ftello64@plt+0x1aee0>
   2daac:	str	r0, [fp, #-8]
   2dab0:	ldr	r3, [fp, #-8]
   2dab4:	cmp	r3, #0
   2dab8:	movne	r3, #1
   2dabc:	moveq	r3, #0
   2dac0:	uxtb	r3, r3
   2dac4:	cmp	r3, #0
   2dac8:	bne	2dbb8 <ftello64@plt+0x1c4e0>
   2dacc:	ldr	r2, [fp, #-84]	; 0xffffffac
   2dad0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   2dad4:	lsl	r3, r3, #2
   2dad8:	add	r3, r2, r3
   2dadc:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2dae0:	str	r2, [r3]
   2dae4:	sub	r3, fp, #84	; 0x54
   2dae8:	add	r3, r3, #16
   2daec:	ldr	r1, [fp, #-16]
   2daf0:	mov	r0, r3
   2daf4:	bl	1e094 <ftello64@plt+0xc9bc>
   2daf8:	mov	r3, r0
   2dafc:	sub	r2, r3, #1
   2db00:	sub	r3, fp, #84	; 0x54
   2db04:	add	r3, r3, #16
   2db08:	mov	r1, r2
   2db0c:	mov	r0, r3
   2db10:	bl	1e180 <ftello64@plt+0xcaa8>
   2db14:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2db18:	ldr	r1, [r3, #116]	; 0x74
   2db1c:	ldr	r2, [fp, #-16]
   2db20:	mov	r3, r2
   2db24:	lsl	r3, r3, #1
   2db28:	add	r3, r3, r2
   2db2c:	lsl	r3, r3, #3
   2db30:	add	r3, r1, r3
   2db34:	str	r3, [fp, #-20]	; 0xffffffec
   2db38:	b	2db48 <ftello64@plt+0x1c470>
   2db3c:	nop			; (mov r0, r0)
   2db40:	b	2db48 <ftello64@plt+0x1c470>
   2db44:	nop			; (mov r0, r0)
   2db48:	ldr	r3, [fp, #-16]
   2db4c:	add	r3, r3, #1
   2db50:	str	r3, [fp, #-16]
   2db54:	ldr	r3, [fp, #-20]	; 0xffffffec
   2db58:	add	r2, r3, #24
   2db5c:	str	r2, [fp, #-20]	; 0xffffffec
   2db60:	ldrb	r3, [r3, #20]
   2db64:	cmp	r3, #0
   2db68:	bne	2d83c <ftello64@plt+0x1c164>
   2db6c:	b	2db7c <ftello64@plt+0x1c4a4>
   2db70:	nop			; (mov r0, r0)
   2db74:	b	2db7c <ftello64@plt+0x1c4a4>
   2db78:	nop			; (mov r0, r0)
   2db7c:	ldr	r3, [fp, #-12]
   2db80:	add	r3, r3, #1
   2db84:	str	r3, [fp, #-12]
   2db88:	ldr	r3, [fp, #-100]	; 0xffffff9c
   2db8c:	ldr	r2, [r3, #4]
   2db90:	ldr	r3, [fp, #-12]
   2db94:	cmp	r2, r3
   2db98:	bgt	2d7a4 <ftello64@plt+0x1c0cc>
   2db9c:	mov	r3, #0
   2dba0:	str	r3, [fp, #-8]
   2dba4:	b	2dbbc <ftello64@plt+0x1c4e4>
   2dba8:	nop			; (mov r0, r0)
   2dbac:	b	2dbbc <ftello64@plt+0x1c4e4>
   2dbb0:	nop			; (mov r0, r0)
   2dbb4:	b	2dbbc <ftello64@plt+0x1c4e4>
   2dbb8:	nop			; (mov r0, r0)
   2dbbc:	ldr	r3, [fp, #-84]	; 0xffffffac
   2dbc0:	cmp	r3, #0
   2dbc4:	beq	2dbd4 <ftello64@plt+0x1c4fc>
   2dbc8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2dbcc:	mov	r0, r3
   2dbd0:	bl	16624 <ftello64@plt+0x4f4c>
   2dbd4:	ldr	r3, [fp, #-8]
   2dbd8:	mov	r0, r3
   2dbdc:	sub	sp, fp, #4
   2dbe0:	pop	{fp, pc}
   2dbe4:	push	{fp, lr}
   2dbe8:	add	fp, sp, #4
   2dbec:	sub	sp, sp, #24
   2dbf0:	str	r0, [fp, #-16]
   2dbf4:	str	r1, [fp, #-20]	; 0xffffffec
   2dbf8:	str	r2, [fp, #-24]	; 0xffffffe8
   2dbfc:	str	r3, [fp, #-28]	; 0xffffffe4
   2dc00:	ldr	r3, [fp, #-16]
   2dc04:	ldr	r3, [r3, #84]	; 0x54
   2dc08:	str	r3, [fp, #-12]
   2dc0c:	ldr	r2, [fp, #-16]
   2dc10:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2dc14:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2dc18:	ldr	r0, [fp, #-12]
   2dc1c:	bl	31ce8 <ftello64@plt+0x20610>
   2dc20:	str	r0, [fp, #-8]
   2dc24:	ldr	r3, [fp, #-8]
   2dc28:	cmp	r3, #0
   2dc2c:	ble	2dcc8 <ftello64@plt+0x1c5f0>
   2dc30:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2dc34:	ldr	r3, [fp, #-8]
   2dc38:	add	r2, r2, r3
   2dc3c:	ldr	r3, [fp, #4]
   2dc40:	cmp	r2, r3
   2dc44:	bgt	2dcc8 <ftello64@plt+0x1c5f0>
   2dc48:	ldr	r3, [fp, #-20]	; 0xffffffec
   2dc4c:	ldr	r2, [r3]
   2dc50:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2dc54:	ldr	r3, [fp, #-8]
   2dc58:	add	r3, r1, r3
   2dc5c:	lsl	r3, r3, #2
   2dc60:	add	r3, r2, r3
   2dc64:	ldr	r3, [r3]
   2dc68:	cmp	r3, #0
   2dc6c:	beq	2dcc0 <ftello64@plt+0x1c5e8>
   2dc70:	ldr	r3, [fp, #-20]	; 0xffffffec
   2dc74:	ldr	r2, [r3]
   2dc78:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2dc7c:	ldr	r3, [fp, #-8]
   2dc80:	add	r3, r1, r3
   2dc84:	lsl	r3, r3, #2
   2dc88:	add	r3, r2, r3
   2dc8c:	ldr	r3, [r3]
   2dc90:	add	r0, r3, #4
   2dc94:	ldr	r3, [fp, #-12]
   2dc98:	ldr	r2, [r3, #12]
   2dc9c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2dca0:	lsl	r3, r3, #2
   2dca4:	add	r3, r2, r3
   2dca8:	ldr	r3, [r3]
   2dcac:	mov	r1, r3
   2dcb0:	bl	1e094 <ftello64@plt+0xc9bc>
   2dcb4:	mov	r3, r0
   2dcb8:	cmp	r3, #0
   2dcbc:	bne	2dcc8 <ftello64@plt+0x1c5f0>
   2dcc0:	mov	r3, #0
   2dcc4:	str	r3, [fp, #-8]
   2dcc8:	ldr	r3, [fp, #-8]
   2dccc:	mov	r0, r3
   2dcd0:	sub	sp, fp, #4
   2dcd4:	pop	{fp, pc}
   2dcd8:	push	{fp, lr}
   2dcdc:	add	fp, sp, #4
   2dce0:	sub	sp, sp, #32
   2dce4:	str	r0, [fp, #-24]	; 0xffffffe8
   2dce8:	str	r1, [fp, #-28]	; 0xffffffe4
   2dcec:	str	r2, [fp, #-32]	; 0xffffffe0
   2dcf0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2dcf4:	ldrb	r3, [r3, #52]	; 0x34
   2dcf8:	lsr	r3, r3, #5
   2dcfc:	and	r3, r3, #1
   2dd00:	uxtb	r3, r3
   2dd04:	cmp	r3, #0
   2dd08:	beq	2dd4c <ftello64@plt+0x1c674>
   2dd0c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2dd10:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2dd14:	bl	2e328 <ftello64@plt+0x1cc50>
   2dd18:	mov	r2, r0
   2dd1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2dd20:	str	r2, [r3]
   2dd24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2dd28:	ldr	r3, [r3]
   2dd2c:	cmp	r3, #0
   2dd30:	movne	r3, #1
   2dd34:	moveq	r3, #0
   2dd38:	uxtb	r3, r3
   2dd3c:	cmp	r3, #0
   2dd40:	beq	2dd4c <ftello64@plt+0x1c674>
   2dd44:	mov	r3, #0
   2dd48:	b	2de7c <ftello64@plt+0x1c7a4>
   2dd4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2dd50:	ldr	r2, [r3, #4]
   2dd54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2dd58:	ldr	r3, [r3, #40]	; 0x28
   2dd5c:	add	r0, r3, #1
   2dd60:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2dd64:	str	r0, [r1, #40]	; 0x28
   2dd68:	add	r3, r2, r3
   2dd6c:	ldrb	r3, [r3]
   2dd70:	strb	r3, [fp, #-5]
   2dd74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2dd78:	ldr	r3, [r3, #44]	; 0x2c
   2dd7c:	str	r3, [fp, #-12]
   2dd80:	ldr	r3, [fp, #-12]
   2dd84:	cmp	r3, #0
   2dd88:	movne	r3, #1
   2dd8c:	moveq	r3, #0
   2dd90:	uxtb	r3, r3
   2dd94:	cmp	r3, #0
   2dd98:	beq	2ddb4 <ftello64@plt+0x1c6dc>
   2dd9c:	ldrb	r3, [fp, #-5]
   2dda0:	lsl	r3, r3, #2
   2dda4:	ldr	r2, [fp, #-12]
   2dda8:	add	r3, r2, r3
   2ddac:	ldr	r3, [r3]
   2ddb0:	b	2de7c <ftello64@plt+0x1c7a4>
   2ddb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ddb8:	ldr	r3, [r3, #48]	; 0x30
   2ddbc:	str	r3, [fp, #-12]
   2ddc0:	ldr	r3, [fp, #-12]
   2ddc4:	cmp	r3, #0
   2ddc8:	movne	r3, #1
   2ddcc:	moveq	r3, #0
   2ddd0:	uxtb	r3, r3
   2ddd4:	cmp	r3, #0
   2ddd8:	beq	2de44 <ftello64@plt+0x1c76c>
   2dddc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   2dde0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2dde4:	ldr	r3, [r3, #40]	; 0x28
   2dde8:	sub	r1, r3, #1
   2ddec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ddf0:	ldr	r3, [r3, #88]	; 0x58
   2ddf4:	mov	r2, r3
   2ddf8:	bl	1cb08 <ftello64@plt+0xb430>
   2ddfc:	str	r0, [fp, #-16]
   2de00:	ldr	r3, [fp, #-16]
   2de04:	and	r3, r3, #1
   2de08:	cmp	r3, #0
   2de0c:	beq	2de2c <ftello64@plt+0x1c754>
   2de10:	ldrb	r3, [fp, #-5]
   2de14:	add	r3, r3, #256	; 0x100
   2de18:	lsl	r3, r3, #2
   2de1c:	ldr	r2, [fp, #-12]
   2de20:	add	r3, r2, r3
   2de24:	ldr	r3, [r3]
   2de28:	b	2de7c <ftello64@plt+0x1c7a4>
   2de2c:	ldrb	r3, [fp, #-5]
   2de30:	lsl	r3, r3, #2
   2de34:	ldr	r2, [fp, #-12]
   2de38:	add	r3, r2, r3
   2de3c:	ldr	r3, [r3]
   2de40:	b	2de7c <ftello64@plt+0x1c7a4>
   2de44:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2de48:	ldr	r3, [r3, #84]	; 0x54
   2de4c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2de50:	mov	r0, r3
   2de54:	bl	30810 <ftello64@plt+0x1f138>
   2de58:	mov	r3, r0
   2de5c:	eor	r3, r3, #1
   2de60:	uxtb	r3, r3
   2de64:	cmp	r3, #0
   2de68:	beq	2dd74 <ftello64@plt+0x1c69c>
   2de6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2de70:	mov	r2, #12
   2de74:	str	r2, [r3]
   2de78:	mov	r3, #0
   2de7c:	mov	r0, r3
   2de80:	sub	sp, fp, #4
   2de84:	pop	{fp, pc}
   2de88:	push	{r4, fp, lr}
   2de8c:	add	fp, sp, #8
   2de90:	sub	sp, sp, #60	; 0x3c
   2de94:	str	r0, [fp, #-56]	; 0xffffffc8
   2de98:	str	r1, [fp, #-60]	; 0xffffffc4
   2de9c:	str	r2, [fp, #-64]	; 0xffffffc0
   2dea0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2dea4:	ldr	r3, [r3, #84]	; 0x54
   2dea8:	str	r3, [fp, #-20]	; 0xffffffec
   2deac:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2deb0:	ldr	r3, [r3, #40]	; 0x28
   2deb4:	str	r3, [fp, #-24]	; 0xffffffe8
   2deb8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2debc:	ldr	r2, [r3, #104]	; 0x68
   2dec0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2dec4:	cmp	r2, r3
   2dec8:	bge	2def8 <ftello64@plt+0x1c820>
   2decc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ded0:	ldr	r2, [r3, #100]	; 0x64
   2ded4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ded8:	lsl	r3, r3, #2
   2dedc:	add	r3, r2, r3
   2dee0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2dee4:	str	r2, [r3]
   2dee8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2deec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2def0:	str	r2, [r3, #104]	; 0x68
   2def4:	b	2e04c <ftello64@plt+0x1c974>
   2def8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2defc:	ldr	r2, [r3, #100]	; 0x64
   2df00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2df04:	lsl	r3, r3, #2
   2df08:	add	r3, r2, r3
   2df0c:	ldr	r3, [r3]
   2df10:	cmp	r3, #0
   2df14:	bne	2df38 <ftello64@plt+0x1c860>
   2df18:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2df1c:	ldr	r2, [r3, #100]	; 0x64
   2df20:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2df24:	lsl	r3, r3, #2
   2df28:	add	r3, r2, r3
   2df2c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2df30:	str	r2, [r3]
   2df34:	b	2e04c <ftello64@plt+0x1c974>
   2df38:	mov	r3, #0
   2df3c:	str	r3, [fp, #-16]
   2df40:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2df44:	ldr	r2, [r3, #100]	; 0x64
   2df48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2df4c:	lsl	r3, r3, #2
   2df50:	add	r3, r2, r3
   2df54:	ldr	r3, [r3]
   2df58:	str	r3, [fp, #-28]	; 0xffffffe4
   2df5c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2df60:	ldr	r3, [r3, #40]	; 0x28
   2df64:	str	r3, [fp, #-32]	; 0xffffffe0
   2df68:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2df6c:	cmp	r3, #0
   2df70:	beq	2dfc8 <ftello64@plt+0x1c8f0>
   2df74:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2df78:	ldr	r3, [r3, #40]	; 0x28
   2df7c:	str	r3, [fp, #-16]
   2df80:	sub	r3, fp, #48	; 0x30
   2df84:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2df88:	ldr	r1, [fp, #-16]
   2df8c:	mov	r0, r3
   2df90:	bl	1d4b4 <ftello64@plt+0xbddc>
   2df94:	mov	r2, r0
   2df98:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2df9c:	str	r2, [r3]
   2dfa0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2dfa4:	ldr	r3, [r3]
   2dfa8:	cmp	r3, #0
   2dfac:	movne	r3, #1
   2dfb0:	moveq	r3, #0
   2dfb4:	uxtb	r3, r3
   2dfb8:	cmp	r3, #0
   2dfbc:	beq	2dfd8 <ftello64@plt+0x1c900>
   2dfc0:	mov	r3, #0
   2dfc4:	b	2e134 <ftello64@plt+0x1ca5c>
   2dfc8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2dfcc:	sub	r3, fp, #48	; 0x30
   2dfd0:	ldm	r2, {r0, r1, r2}
   2dfd4:	stm	r3, {r0, r1, r2}
   2dfd8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2dfdc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2dfe0:	ldr	r3, [r3, #40]	; 0x28
   2dfe4:	sub	r1, r3, #1
   2dfe8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2dfec:	ldr	r3, [r3, #88]	; 0x58
   2dff0:	mov	r2, r3
   2dff4:	bl	1cb08 <ftello64@plt+0xb430>
   2dff8:	str	r0, [fp, #-36]	; 0xffffffdc
   2dffc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e000:	ldr	r2, [r3, #100]	; 0x64
   2e004:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e008:	lsl	r3, r3, #2
   2e00c:	add	r4, r2, r3
   2e010:	sub	r2, fp, #48	; 0x30
   2e014:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e018:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e01c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2e020:	bl	1e82c <ftello64@plt+0xd154>
   2e024:	mov	r3, r0
   2e028:	str	r3, [r4]
   2e02c:	ldr	r3, [r4]
   2e030:	str	r3, [fp, #-64]	; 0xffffffc0
   2e034:	ldr	r3, [fp, #-16]
   2e038:	cmp	r3, #0
   2e03c:	beq	2e04c <ftello64@plt+0x1c974>
   2e040:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e044:	mov	r0, r3
   2e048:	bl	16624 <ftello64@plt+0x4f4c>
   2e04c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e050:	ldr	r3, [r3, #76]	; 0x4c
   2e054:	cmp	r3, #0
   2e058:	beq	2e130 <ftello64@plt+0x1ca58>
   2e05c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e060:	cmp	r3, #0
   2e064:	beq	2e130 <ftello64@plt+0x1ca58>
   2e068:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e06c:	add	r3, r3, #4
   2e070:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2e074:	mov	r1, r3
   2e078:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2e07c:	bl	2e204 <ftello64@plt+0x1cb2c>
   2e080:	mov	r2, r0
   2e084:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e088:	str	r2, [r3]
   2e08c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e090:	ldr	r3, [r3]
   2e094:	cmp	r3, #0
   2e098:	movne	r3, #1
   2e09c:	moveq	r3, #0
   2e0a0:	uxtb	r3, r3
   2e0a4:	cmp	r3, #0
   2e0a8:	beq	2e0b4 <ftello64@plt+0x1c9dc>
   2e0ac:	mov	r3, #0
   2e0b0:	b	2e134 <ftello64@plt+0x1ca5c>
   2e0b4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e0b8:	ldrb	r3, [r3, #52]	; 0x34
   2e0bc:	and	r3, r3, #64	; 0x40
   2e0c0:	uxtb	r3, r3
   2e0c4:	cmp	r3, #0
   2e0c8:	beq	2e130 <ftello64@plt+0x1ca58>
   2e0cc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e0d0:	add	r3, r3, #4
   2e0d4:	mov	r1, r3
   2e0d8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2e0dc:	bl	2e760 <ftello64@plt+0x1d088>
   2e0e0:	mov	r2, r0
   2e0e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e0e8:	str	r2, [r3]
   2e0ec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2e0f0:	ldr	r3, [r3]
   2e0f4:	cmp	r3, #0
   2e0f8:	movne	r3, #1
   2e0fc:	moveq	r3, #0
   2e100:	uxtb	r3, r3
   2e104:	cmp	r3, #0
   2e108:	beq	2e114 <ftello64@plt+0x1ca3c>
   2e10c:	mov	r3, #0
   2e110:	b	2e134 <ftello64@plt+0x1ca5c>
   2e114:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2e118:	ldr	r2, [r3, #100]	; 0x64
   2e11c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e120:	lsl	r3, r3, #2
   2e124:	add	r3, r2, r3
   2e128:	ldr	r3, [r3]
   2e12c:	str	r3, [fp, #-64]	; 0xffffffc0
   2e130:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e134:	mov	r0, r3
   2e138:	sub	sp, fp, #8
   2e13c:	pop	{r4, fp, pc}
   2e140:	push	{fp, lr}
   2e144:	add	fp, sp, #4
   2e148:	sub	sp, sp, #24
   2e14c:	str	r0, [fp, #-24]	; 0xffffffe8
   2e150:	str	r1, [fp, #-28]	; 0xffffffe4
   2e154:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e158:	ldr	r3, [r3, #104]	; 0x68
   2e15c:	str	r3, [fp, #-12]
   2e160:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e164:	ldr	r3, [r3, #40]	; 0x28
   2e168:	str	r3, [fp, #-8]
   2e16c:	ldr	r3, [fp, #-8]
   2e170:	add	r3, r3, #1
   2e174:	str	r3, [fp, #-8]
   2e178:	ldr	r2, [fp, #-8]
   2e17c:	ldr	r3, [fp, #-12]
   2e180:	cmp	r2, r3
   2e184:	ble	2e190 <ftello64@plt+0x1cab8>
   2e188:	mov	r3, #0
   2e18c:	b	2e1f8 <ftello64@plt+0x1cb20>
   2e190:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e194:	ldr	r3, [r3, #40]	; 0x28
   2e198:	add	r2, r3, #1
   2e19c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e1a0:	str	r2, [r3, #40]	; 0x28
   2e1a4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e1a8:	ldr	r2, [r3, #100]	; 0x64
   2e1ac:	ldr	r3, [fp, #-8]
   2e1b0:	lsl	r3, r3, #2
   2e1b4:	add	r3, r2, r3
   2e1b8:	ldr	r3, [r3]
   2e1bc:	cmp	r3, #0
   2e1c0:	beq	2e16c <ftello64@plt+0x1ca94>
   2e1c4:	mov	r2, #0
   2e1c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2e1cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e1d0:	bl	2de88 <ftello64@plt+0x1c7b0>
   2e1d4:	str	r0, [fp, #-16]
   2e1d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e1dc:	ldr	r3, [r3]
   2e1e0:	cmp	r3, #0
   2e1e4:	bne	2e1f4 <ftello64@plt+0x1cb1c>
   2e1e8:	ldr	r3, [fp, #-16]
   2e1ec:	cmp	r3, #0
   2e1f0:	beq	2e154 <ftello64@plt+0x1ca7c>
   2e1f4:	ldr	r3, [fp, #-16]
   2e1f8:	mov	r0, r3
   2e1fc:	sub	sp, fp, #4
   2e200:	pop	{fp, pc}
   2e204:	push	{fp, lr}
   2e208:	add	fp, sp, #4
   2e20c:	sub	sp, sp, #32
   2e210:	str	r0, [fp, #-24]	; 0xffffffe8
   2e214:	str	r1, [fp, #-28]	; 0xffffffe4
   2e218:	str	r2, [fp, #-32]	; 0xffffffe0
   2e21c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e220:	ldr	r3, [r3, #84]	; 0x54
   2e224:	str	r3, [fp, #-12]
   2e228:	mov	r3, #0
   2e22c:	str	r3, [fp, #-8]
   2e230:	b	2e304 <ftello64@plt+0x1cc2c>
   2e234:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e238:	ldr	r2, [r3, #8]
   2e23c:	ldr	r3, [fp, #-8]
   2e240:	lsl	r3, r3, #2
   2e244:	add	r3, r2, r3
   2e248:	ldr	r3, [r3]
   2e24c:	str	r3, [fp, #-16]
   2e250:	ldr	r3, [fp, #-12]
   2e254:	ldr	r2, [r3]
   2e258:	ldr	r3, [fp, #-16]
   2e25c:	lsl	r3, r3, #3
   2e260:	add	r3, r2, r3
   2e264:	ldrb	r3, [r3, #4]
   2e268:	cmp	r3, #8
   2e26c:	bne	2e2f8 <ftello64@plt+0x1cc20>
   2e270:	ldr	r3, [fp, #-12]
   2e274:	ldr	r2, [r3]
   2e278:	ldr	r3, [fp, #-16]
   2e27c:	lsl	r3, r3, #3
   2e280:	add	r3, r2, r3
   2e284:	ldr	r3, [r3]
   2e288:	cmp	r3, #31
   2e28c:	bgt	2e2f8 <ftello64@plt+0x1cc20>
   2e290:	ldr	r3, [fp, #-12]
   2e294:	ldr	r2, [r3, #80]	; 0x50
   2e298:	ldr	r3, [fp, #-12]
   2e29c:	ldr	r1, [r3]
   2e2a0:	ldr	r3, [fp, #-16]
   2e2a4:	lsl	r3, r3, #3
   2e2a8:	add	r3, r1, r3
   2e2ac:	ldr	r3, [r3]
   2e2b0:	lsr	r3, r2, r3
   2e2b4:	and	r3, r3, #1
   2e2b8:	cmp	r3, #0
   2e2bc:	beq	2e2f8 <ftello64@plt+0x1cc20>
   2e2c0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2e2c4:	ldr	r1, [fp, #-16]
   2e2c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2e2cc:	bl	32d28 <ftello64@plt+0x21650>
   2e2d0:	str	r0, [fp, #-20]	; 0xffffffec
   2e2d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e2d8:	cmp	r3, #0
   2e2dc:	movne	r3, #1
   2e2e0:	moveq	r3, #0
   2e2e4:	uxtb	r3, r3
   2e2e8:	cmp	r3, #0
   2e2ec:	beq	2e2f8 <ftello64@plt+0x1cc20>
   2e2f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e2f4:	b	2e31c <ftello64@plt+0x1cc44>
   2e2f8:	ldr	r3, [fp, #-8]
   2e2fc:	add	r3, r3, #1
   2e300:	str	r3, [fp, #-8]
   2e304:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e308:	ldr	r2, [r3, #4]
   2e30c:	ldr	r3, [fp, #-8]
   2e310:	cmp	r2, r3
   2e314:	bgt	2e234 <ftello64@plt+0x1cb5c>
   2e318:	mov	r3, #0
   2e31c:	mov	r0, r3
   2e320:	sub	sp, fp, #4
   2e324:	pop	{fp, pc}
   2e328:	push	{r4, fp, lr}
   2e32c:	add	fp, sp, #8
   2e330:	sub	sp, sp, #60	; 0x3c
   2e334:	str	r0, [fp, #-64]	; 0xffffffc0
   2e338:	str	r1, [fp, #-68]	; 0xffffffbc
   2e33c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e340:	ldr	r3, [r3, #84]	; 0x54
   2e344:	str	r3, [fp, #-20]	; 0xffffffec
   2e348:	mov	r3, #0
   2e34c:	str	r3, [fp, #-16]
   2e350:	b	2e738 <ftello64@plt+0x1d060>
   2e354:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2e358:	ldr	r2, [r3, #12]
   2e35c:	ldr	r3, [fp, #-16]
   2e360:	lsl	r3, r3, #2
   2e364:	add	r3, r2, r3
   2e368:	ldr	r3, [r3]
   2e36c:	str	r3, [fp, #-24]	; 0xffffffe8
   2e370:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e374:	ldr	r2, [r3]
   2e378:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e37c:	lsl	r3, r3, #3
   2e380:	add	r3, r2, r3
   2e384:	ldrb	r3, [r3, #6]
   2e388:	and	r3, r3, #16
   2e38c:	uxtb	r3, r3
   2e390:	cmp	r3, #0
   2e394:	beq	2e718 <ftello64@plt+0x1d040>
   2e398:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e39c:	ldr	r2, [r3]
   2e3a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e3a4:	lsl	r3, r3, #3
   2e3a8:	add	r3, r2, r3
   2e3ac:	ldr	r2, [r3, #4]
   2e3b0:	ldr	r3, [pc, #932]	; 2e75c <ftello64@plt+0x1d084>
   2e3b4:	and	r3, r3, r2
   2e3b8:	cmp	r3, #0
   2e3bc:	beq	2e4f0 <ftello64@plt+0x1ce18>
   2e3c0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2e3c4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e3c8:	ldr	r1, [r3, #40]	; 0x28
   2e3cc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e3d0:	ldr	r3, [r3, #88]	; 0x58
   2e3d4:	mov	r2, r3
   2e3d8:	bl	1cb08 <ftello64@plt+0xb430>
   2e3dc:	str	r0, [fp, #-28]	; 0xffffffe4
   2e3e0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e3e4:	ldr	r2, [r3]
   2e3e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e3ec:	lsl	r3, r3, #3
   2e3f0:	add	r3, r2, r3
   2e3f4:	ldr	r3, [r3, #4]
   2e3f8:	lsr	r3, r3, #8
   2e3fc:	lsl	r3, r3, #22
   2e400:	lsr	r3, r3, #22
   2e404:	uxth	r3, r3
   2e408:	and	r3, r3, #4
   2e40c:	cmp	r3, #0
   2e410:	beq	2e424 <ftello64@plt+0x1cd4c>
   2e414:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e418:	and	r3, r3, #1
   2e41c:	cmp	r3, #0
   2e420:	beq	2e720 <ftello64@plt+0x1d048>
   2e424:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e428:	ldr	r2, [r3]
   2e42c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e430:	lsl	r3, r3, #3
   2e434:	add	r3, r2, r3
   2e438:	ldr	r3, [r3, #4]
   2e43c:	lsr	r3, r3, #8
   2e440:	lsl	r3, r3, #22
   2e444:	lsr	r3, r3, #22
   2e448:	uxth	r3, r3
   2e44c:	and	r3, r3, #8
   2e450:	cmp	r3, #0
   2e454:	beq	2e468 <ftello64@plt+0x1cd90>
   2e458:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e45c:	and	r3, r3, #1
   2e460:	cmp	r3, #0
   2e464:	bne	2e720 <ftello64@plt+0x1d048>
   2e468:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e46c:	ldr	r2, [r3]
   2e470:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e474:	lsl	r3, r3, #3
   2e478:	add	r3, r2, r3
   2e47c:	ldr	r3, [r3, #4]
   2e480:	lsr	r3, r3, #8
   2e484:	lsl	r3, r3, #22
   2e488:	lsr	r3, r3, #22
   2e48c:	uxth	r3, r3
   2e490:	and	r3, r3, #32
   2e494:	cmp	r3, #0
   2e498:	beq	2e4ac <ftello64@plt+0x1cdd4>
   2e49c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e4a0:	and	r3, r3, #2
   2e4a4:	cmp	r3, #0
   2e4a8:	beq	2e720 <ftello64@plt+0x1d048>
   2e4ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e4b0:	ldr	r2, [r3]
   2e4b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e4b8:	lsl	r3, r3, #3
   2e4bc:	add	r3, r2, r3
   2e4c0:	ldr	r3, [r3, #4]
   2e4c4:	lsr	r3, r3, #8
   2e4c8:	lsl	r3, r3, #22
   2e4cc:	lsr	r3, r3, #22
   2e4d0:	uxth	r3, r3
   2e4d4:	and	r3, r3, #128	; 0x80
   2e4d8:	cmp	r3, #0
   2e4dc:	beq	2e4f0 <ftello64@plt+0x1ce18>
   2e4e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e4e4:	and	r3, r3, #8
   2e4e8:	cmp	r3, #0
   2e4ec:	beq	2e720 <ftello64@plt+0x1d048>
   2e4f0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2e4f4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e4f8:	ldr	r3, [r3, #40]	; 0x28
   2e4fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2e500:	ldr	r0, [fp, #-20]	; 0xffffffec
   2e504:	bl	31ce8 <ftello64@plt+0x20610>
   2e508:	str	r0, [fp, #-32]	; 0xffffffe0
   2e50c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e510:	cmp	r3, #0
   2e514:	beq	2e728 <ftello64@plt+0x1d050>
   2e518:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e51c:	ldr	r2, [r3, #40]	; 0x28
   2e520:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e524:	add	r3, r2, r3
   2e528:	str	r3, [fp, #-36]	; 0xffffffdc
   2e52c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e530:	ldr	r2, [r3, #120]	; 0x78
   2e534:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e538:	cmp	r2, r3
   2e53c:	movge	r2, r2
   2e540:	movlt	r2, r3
   2e544:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e548:	str	r2, [r3, #120]	; 0x78
   2e54c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2e550:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2e554:	bl	2c498 <ftello64@plt+0x1adc0>
   2e558:	mov	r3, r0
   2e55c:	str	r3, [fp, #-48]	; 0xffffffd0
   2e560:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e564:	cmp	r3, #0
   2e568:	movne	r3, #1
   2e56c:	moveq	r3, #0
   2e570:	uxtb	r3, r3
   2e574:	cmp	r3, #0
   2e578:	beq	2e584 <ftello64@plt+0x1ceac>
   2e57c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e580:	b	2e750 <ftello64@plt+0x1d078>
   2e584:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e588:	ldr	r2, [r3, #12]
   2e58c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e590:	lsl	r3, r3, #2
   2e594:	add	r3, r2, r3
   2e598:	ldr	r3, [r3]
   2e59c:	cmn	r3, #1
   2e5a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e5a4:	ldr	r2, [r3, #24]
   2e5a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2e5ac:	ldr	r1, [r3, #12]
   2e5b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e5b4:	lsl	r3, r3, #2
   2e5b8:	add	r3, r1, r3
   2e5bc:	ldr	r3, [r3]
   2e5c0:	mov	r1, r3
   2e5c4:	mov	r3, r1
   2e5c8:	lsl	r3, r3, #1
   2e5cc:	add	r3, r3, r1
   2e5d0:	lsl	r3, r3, #2
   2e5d4:	add	r3, r2, r3
   2e5d8:	str	r3, [fp, #-40]	; 0xffffffd8
   2e5dc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e5e0:	ldr	r2, [r3, #100]	; 0x64
   2e5e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e5e8:	lsl	r3, r3, #2
   2e5ec:	add	r3, r2, r3
   2e5f0:	ldr	r3, [r3]
   2e5f4:	str	r3, [fp, #-44]	; 0xffffffd4
   2e5f8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e5fc:	cmp	r3, #0
   2e600:	bne	2e618 <ftello64@plt+0x1cf40>
   2e604:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2e608:	sub	r3, fp, #60	; 0x3c
   2e60c:	ldm	r2, {r0, r1, r2}
   2e610:	stm	r3, {r0, r1, r2}
   2e614:	b	2e65c <ftello64@plt+0x1cf84>
   2e618:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e61c:	ldr	r1, [r3, #40]	; 0x28
   2e620:	sub	r3, fp, #60	; 0x3c
   2e624:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2e628:	mov	r0, r3
   2e62c:	bl	1d4b4 <ftello64@plt+0xbddc>
   2e630:	mov	r3, r0
   2e634:	str	r3, [fp, #-48]	; 0xffffffd0
   2e638:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e63c:	cmp	r3, #0
   2e640:	movne	r3, #1
   2e644:	moveq	r3, #0
   2e648:	uxtb	r3, r3
   2e64c:	cmp	r3, #0
   2e650:	beq	2e65c <ftello64@plt+0x1cf84>
   2e654:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e658:	b	2e750 <ftello64@plt+0x1d078>
   2e65c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2e660:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e664:	sub	r1, r3, #1
   2e668:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e66c:	ldr	r3, [r3, #88]	; 0x58
   2e670:	mov	r2, r3
   2e674:	bl	1cb08 <ftello64@plt+0xb430>
   2e678:	str	r0, [fp, #-28]	; 0xffffffe4
   2e67c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e680:	ldr	r2, [r3, #100]	; 0x64
   2e684:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e688:	lsl	r3, r3, #2
   2e68c:	add	r4, r2, r3
   2e690:	sub	r2, fp, #60	; 0x3c
   2e694:	sub	r0, fp, #48	; 0x30
   2e698:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e69c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2e6a0:	bl	1e82c <ftello64@plt+0xd154>
   2e6a4:	mov	r3, r0
   2e6a8:	str	r3, [r4]
   2e6ac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e6b0:	cmp	r3, #0
   2e6b4:	beq	2e6c4 <ftello64@plt+0x1cfec>
   2e6b8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2e6bc:	mov	r0, r3
   2e6c0:	bl	16624 <ftello64@plt+0x4f4c>
   2e6c4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2e6c8:	ldr	r2, [r3, #100]	; 0x64
   2e6cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e6d0:	lsl	r3, r3, #2
   2e6d4:	add	r3, r2, r3
   2e6d8:	ldr	r3, [r3]
   2e6dc:	cmp	r3, #0
   2e6e0:	moveq	r3, #1
   2e6e4:	movne	r3, #0
   2e6e8:	uxtb	r3, r3
   2e6ec:	cmp	r3, #0
   2e6f0:	beq	2e72c <ftello64@plt+0x1d054>
   2e6f4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e6f8:	cmp	r3, #0
   2e6fc:	movne	r3, #1
   2e700:	moveq	r3, #0
   2e704:	uxtb	r3, r3
   2e708:	cmp	r3, #0
   2e70c:	beq	2e72c <ftello64@plt+0x1d054>
   2e710:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e714:	b	2e750 <ftello64@plt+0x1d078>
   2e718:	nop			; (mov r0, r0)
   2e71c:	b	2e72c <ftello64@plt+0x1d054>
   2e720:	nop			; (mov r0, r0)
   2e724:	b	2e72c <ftello64@plt+0x1d054>
   2e728:	nop			; (mov r0, r0)
   2e72c:	ldr	r3, [fp, #-16]
   2e730:	add	r3, r3, #1
   2e734:	str	r3, [fp, #-16]
   2e738:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2e73c:	ldr	r2, [r3, #8]
   2e740:	ldr	r3, [fp, #-16]
   2e744:	cmp	r2, r3
   2e748:	bgt	2e354 <ftello64@plt+0x1cc7c>
   2e74c:	mov	r3, #0
   2e750:	mov	r0, r3
   2e754:	sub	sp, fp, #8
   2e758:	pop	{r4, fp, pc}
   2e75c:	andeq	pc, r3, r0, lsl #30
   2e760:	push	{r4, fp, lr}
   2e764:	add	fp, sp, #8
   2e768:	sub	sp, sp, #84	; 0x54
   2e76c:	str	r0, [fp, #-88]	; 0xffffffa8
   2e770:	str	r1, [fp, #-92]	; 0xffffffa4
   2e774:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e778:	ldr	r3, [r3, #84]	; 0x54
   2e77c:	str	r3, [fp, #-24]	; 0xffffffe8
   2e780:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e784:	ldr	r3, [r3, #40]	; 0x28
   2e788:	str	r3, [fp, #-28]	; 0xffffffe4
   2e78c:	mov	r3, #0
   2e790:	str	r3, [fp, #-16]
   2e794:	b	2ed20 <ftello64@plt+0x1d648>
   2e798:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2e79c:	ldr	r2, [r3, #8]
   2e7a0:	ldr	r3, [fp, #-16]
   2e7a4:	lsl	r3, r3, #2
   2e7a8:	add	r3, r2, r3
   2e7ac:	ldr	r3, [r3]
   2e7b0:	str	r3, [fp, #-32]	; 0xffffffe0
   2e7b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e7b8:	ldr	r2, [r3]
   2e7bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e7c0:	lsl	r3, r3, #3
   2e7c4:	add	r3, r2, r3
   2e7c8:	str	r3, [fp, #-36]	; 0xffffffdc
   2e7cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e7d0:	ldrb	r3, [r3, #4]
   2e7d4:	cmp	r3, #4
   2e7d8:	bne	2ed08 <ftello64@plt+0x1d630>
   2e7dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e7e0:	ldr	r2, [r3, #4]
   2e7e4:	ldr	r3, [pc, #1400]	; 2ed64 <ftello64@plt+0x1d68c>
   2e7e8:	and	r3, r3, r2
   2e7ec:	cmp	r3, #0
   2e7f0:	beq	2e8e0 <ftello64@plt+0x1d208>
   2e7f4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2e7f8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e7fc:	ldr	r3, [r3, #88]	; 0x58
   2e800:	mov	r2, r3
   2e804:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2e808:	bl	1cb08 <ftello64@plt+0xb430>
   2e80c:	str	r0, [fp, #-40]	; 0xffffffd8
   2e810:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e814:	ldr	r3, [r3, #4]
   2e818:	lsr	r3, r3, #8
   2e81c:	lsl	r3, r3, #22
   2e820:	lsr	r3, r3, #22
   2e824:	uxth	r3, r3
   2e828:	and	r3, r3, #4
   2e82c:	cmp	r3, #0
   2e830:	beq	2e844 <ftello64@plt+0x1d16c>
   2e834:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e838:	and	r3, r3, #1
   2e83c:	cmp	r3, #0
   2e840:	beq	2ed10 <ftello64@plt+0x1d638>
   2e844:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e848:	ldr	r3, [r3, #4]
   2e84c:	lsr	r3, r3, #8
   2e850:	lsl	r3, r3, #22
   2e854:	lsr	r3, r3, #22
   2e858:	uxth	r3, r3
   2e85c:	and	r3, r3, #8
   2e860:	cmp	r3, #0
   2e864:	beq	2e878 <ftello64@plt+0x1d1a0>
   2e868:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e86c:	and	r3, r3, #1
   2e870:	cmp	r3, #0
   2e874:	bne	2ed10 <ftello64@plt+0x1d638>
   2e878:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e87c:	ldr	r3, [r3, #4]
   2e880:	lsr	r3, r3, #8
   2e884:	lsl	r3, r3, #22
   2e888:	lsr	r3, r3, #22
   2e88c:	uxth	r3, r3
   2e890:	and	r3, r3, #32
   2e894:	cmp	r3, #0
   2e898:	beq	2e8ac <ftello64@plt+0x1d1d4>
   2e89c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e8a0:	and	r3, r3, #2
   2e8a4:	cmp	r3, #0
   2e8a8:	beq	2ed10 <ftello64@plt+0x1d638>
   2e8ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2e8b0:	ldr	r3, [r3, #4]
   2e8b4:	lsr	r3, r3, #8
   2e8b8:	lsl	r3, r3, #22
   2e8bc:	lsr	r3, r3, #22
   2e8c0:	uxth	r3, r3
   2e8c4:	and	r3, r3, #128	; 0x80
   2e8c8:	cmp	r3, #0
   2e8cc:	beq	2e8e0 <ftello64@plt+0x1d208>
   2e8d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2e8d4:	and	r3, r3, #8
   2e8d8:	cmp	r3, #0
   2e8dc:	beq	2ed10 <ftello64@plt+0x1d638>
   2e8e0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e8e4:	ldr	r3, [r3, #108]	; 0x6c
   2e8e8:	str	r3, [fp, #-20]	; 0xffffffec
   2e8ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2e8f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   2e8f4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2e8f8:	bl	2ed68 <ftello64@plt+0x1d690>
   2e8fc:	mov	r3, r0
   2e900:	str	r3, [fp, #-68]	; 0xffffffbc
   2e904:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2e908:	cmp	r3, #0
   2e90c:	movne	r3, #1
   2e910:	moveq	r3, #0
   2e914:	uxtb	r3, r3
   2e918:	cmp	r3, #0
   2e91c:	bne	2ed40 <ftello64@plt+0x1d668>
   2e920:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e924:	ldr	r2, [r3, #12]
   2e928:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e92c:	lsl	r3, r3, #2
   2e930:	add	r3, r2, r3
   2e934:	ldr	r3, [r3]
   2e938:	cmn	r3, #1
   2e93c:	b	2ecf0 <ftello64@plt+0x1d618>
   2e940:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2e944:	ldr	r1, [r3, #116]	; 0x74
   2e948:	ldr	r2, [fp, #-20]	; 0xffffffec
   2e94c:	mov	r3, r2
   2e950:	lsl	r3, r3, #1
   2e954:	add	r3, r3, r2
   2e958:	lsl	r3, r3, #3
   2e95c:	add	r3, r1, r3
   2e960:	str	r3, [fp, #-44]	; 0xffffffd4
   2e964:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e968:	ldr	r2, [r3]
   2e96c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2e970:	cmp	r2, r3
   2e974:	bne	2ece0 <ftello64@plt+0x1d608>
   2e978:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e97c:	ldr	r2, [r3, #4]
   2e980:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2e984:	cmp	r2, r3
   2e988:	bne	2ece0 <ftello64@plt+0x1d608>
   2e98c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e990:	ldr	r2, [r3, #12]
   2e994:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2e998:	ldr	r3, [r3, #8]
   2e99c:	sub	r3, r2, r3
   2e9a0:	str	r3, [fp, #-48]	; 0xffffffd0
   2e9a4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2e9a8:	cmp	r3, #0
   2e9ac:	bne	2e9fc <ftello64@plt+0x1d324>
   2e9b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e9b4:	ldr	r1, [r3, #24]
   2e9b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2e9bc:	ldr	r0, [r3, #20]
   2e9c0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2e9c4:	mov	r3, r2
   2e9c8:	lsl	r3, r3, #1
   2e9cc:	add	r3, r3, r2
   2e9d0:	lsl	r3, r3, #2
   2e9d4:	add	r3, r0, r3
   2e9d8:	ldr	r3, [r3, #8]
   2e9dc:	ldr	r3, [r3]
   2e9e0:	mov	r2, r3
   2e9e4:	mov	r3, r2
   2e9e8:	lsl	r3, r3, #1
   2e9ec:	add	r3, r3, r2
   2e9f0:	lsl	r3, r3, #2
   2e9f4:	add	r3, r1, r3
   2e9f8:	b	2ea34 <ftello64@plt+0x1d35c>
   2e9fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ea00:	ldr	r2, [r3, #24]
   2ea04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ea08:	ldr	r1, [r3, #12]
   2ea0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ea10:	lsl	r3, r3, #2
   2ea14:	add	r3, r1, r3
   2ea18:	ldr	r3, [r3]
   2ea1c:	mov	r1, r3
   2ea20:	mov	r3, r1
   2ea24:	lsl	r3, r3, #1
   2ea28:	add	r3, r3, r1
   2ea2c:	lsl	r3, r3, #2
   2ea30:	add	r3, r2, r3
   2ea34:	str	r3, [fp, #-52]	; 0xffffffcc
   2ea38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ea3c:	ldr	r2, [r3, #12]
   2ea40:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ea44:	add	r2, r2, r3
   2ea48:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ea4c:	ldr	r3, [r3, #8]
   2ea50:	sub	r3, r2, r3
   2ea54:	str	r3, [fp, #-56]	; 0xffffffc8
   2ea58:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2ea5c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ea60:	sub	r1, r3, #1
   2ea64:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2ea68:	ldr	r3, [r3, #88]	; 0x58
   2ea6c:	mov	r2, r3
   2ea70:	bl	1cb08 <ftello64@plt+0xb430>
   2ea74:	str	r0, [fp, #-40]	; 0xffffffd8
   2ea78:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2ea7c:	ldr	r2, [r3, #100]	; 0x64
   2ea80:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ea84:	lsl	r3, r3, #2
   2ea88:	add	r3, r2, r3
   2ea8c:	ldr	r3, [r3]
   2ea90:	str	r3, [fp, #-60]	; 0xffffffc4
   2ea94:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2ea98:	ldr	r2, [r3, #100]	; 0x64
   2ea9c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2eaa0:	lsl	r3, r3, #2
   2eaa4:	add	r3, r2, r3
   2eaa8:	ldr	r3, [r3]
   2eaac:	cmp	r3, #0
   2eab0:	beq	2ead4 <ftello64@plt+0x1d3fc>
   2eab4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2eab8:	ldr	r2, [r3, #100]	; 0x64
   2eabc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2eac0:	lsl	r3, r3, #2
   2eac4:	add	r3, r2, r3
   2eac8:	ldr	r3, [r3]
   2eacc:	ldr	r3, [r3, #8]
   2ead0:	b	2ead8 <ftello64@plt+0x1d400>
   2ead4:	mov	r3, #0
   2ead8:	str	r3, [fp, #-64]	; 0xffffffc0
   2eadc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2eae0:	cmp	r3, #0
   2eae4:	bne	2eb68 <ftello64@plt+0x1d490>
   2eae8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2eaec:	ldr	r2, [r3, #100]	; 0x64
   2eaf0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2eaf4:	lsl	r3, r3, #2
   2eaf8:	add	r4, r2, r3
   2eafc:	sub	r0, fp, #68	; 0x44
   2eb00:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2eb04:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2eb08:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2eb0c:	bl	1e82c <ftello64@plt+0xd154>
   2eb10:	mov	r3, r0
   2eb14:	str	r3, [r4]
   2eb18:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2eb1c:	ldr	r2, [r3, #100]	; 0x64
   2eb20:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2eb24:	lsl	r3, r3, #2
   2eb28:	add	r3, r2, r3
   2eb2c:	ldr	r3, [r3]
   2eb30:	cmp	r3, #0
   2eb34:	moveq	r3, #1
   2eb38:	movne	r3, #0
   2eb3c:	uxtb	r3, r3
   2eb40:	cmp	r3, #0
   2eb44:	beq	2ec44 <ftello64@plt+0x1d56c>
   2eb48:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2eb4c:	cmp	r3, #0
   2eb50:	movne	r3, #1
   2eb54:	moveq	r3, #0
   2eb58:	uxtb	r3, r3
   2eb5c:	cmp	r3, #0
   2eb60:	beq	2ec44 <ftello64@plt+0x1d56c>
   2eb64:	b	2ed54 <ftello64@plt+0x1d67c>
   2eb68:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2eb6c:	ldr	r1, [r3, #40]	; 0x28
   2eb70:	sub	r3, fp, #80	; 0x50
   2eb74:	ldr	r2, [fp, #-52]	; 0xffffffcc
   2eb78:	mov	r0, r3
   2eb7c:	bl	1d4b4 <ftello64@plt+0xbddc>
   2eb80:	mov	r3, r0
   2eb84:	str	r3, [fp, #-68]	; 0xffffffbc
   2eb88:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2eb8c:	cmp	r3, #0
   2eb90:	movne	r3, #1
   2eb94:	moveq	r3, #0
   2eb98:	uxtb	r3, r3
   2eb9c:	cmp	r3, #0
   2eba0:	beq	2ebb4 <ftello64@plt+0x1d4dc>
   2eba4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2eba8:	mov	r0, r3
   2ebac:	bl	16624 <ftello64@plt+0x4f4c>
   2ebb0:	b	2ed54 <ftello64@plt+0x1d67c>
   2ebb4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2ebb8:	ldr	r2, [r3, #100]	; 0x64
   2ebbc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ebc0:	lsl	r3, r3, #2
   2ebc4:	add	r4, r2, r3
   2ebc8:	sub	r2, fp, #80	; 0x50
   2ebcc:	sub	r0, fp, #68	; 0x44
   2ebd0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ebd4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2ebd8:	bl	1e82c <ftello64@plt+0xd154>
   2ebdc:	mov	r3, r0
   2ebe0:	str	r3, [r4]
   2ebe4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ebe8:	mov	r0, r3
   2ebec:	bl	16624 <ftello64@plt+0x4f4c>
   2ebf0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2ebf4:	ldr	r2, [r3, #100]	; 0x64
   2ebf8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2ebfc:	lsl	r3, r3, #2
   2ec00:	add	r3, r2, r3
   2ec04:	ldr	r3, [r3]
   2ec08:	cmp	r3, #0
   2ec0c:	moveq	r3, #1
   2ec10:	movne	r3, #0
   2ec14:	uxtb	r3, r3
   2ec18:	cmp	r3, #0
   2ec1c:	beq	2ec44 <ftello64@plt+0x1d56c>
   2ec20:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ec24:	cmp	r3, #0
   2ec28:	movne	r3, #1
   2ec2c:	moveq	r3, #0
   2ec30:	uxtb	r3, r3
   2ec34:	cmp	r3, #0
   2ec38:	beq	2ec44 <ftello64@plt+0x1d56c>
   2ec3c:	nop			; (mov r0, r0)
   2ec40:	b	2ed54 <ftello64@plt+0x1d67c>
   2ec44:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2ec48:	cmp	r3, #0
   2ec4c:	bne	2ece4 <ftello64@plt+0x1d60c>
   2ec50:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2ec54:	ldr	r2, [r3, #100]	; 0x64
   2ec58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ec5c:	lsl	r3, r3, #2
   2ec60:	add	r3, r2, r3
   2ec64:	ldr	r3, [r3]
   2ec68:	ldr	r2, [r3, #8]
   2ec6c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2ec70:	cmp	r2, r3
   2ec74:	ble	2ece4 <ftello64@plt+0x1d60c>
   2ec78:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ec7c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2ec80:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2ec84:	bl	2e204 <ftello64@plt+0x1cb2c>
   2ec88:	mov	r3, r0
   2ec8c:	str	r3, [fp, #-68]	; 0xffffffbc
   2ec90:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ec94:	cmp	r3, #0
   2ec98:	movne	r3, #1
   2ec9c:	moveq	r3, #0
   2eca0:	uxtb	r3, r3
   2eca4:	cmp	r3, #0
   2eca8:	bne	2ed48 <ftello64@plt+0x1d670>
   2ecac:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2ecb0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   2ecb4:	bl	2e760 <ftello64@plt+0x1d088>
   2ecb8:	mov	r3, r0
   2ecbc:	str	r3, [fp, #-68]	; 0xffffffbc
   2ecc0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ecc4:	cmp	r3, #0
   2ecc8:	movne	r3, #1
   2eccc:	moveq	r3, #0
   2ecd0:	uxtb	r3, r3
   2ecd4:	cmp	r3, #0
   2ecd8:	bne	2ed50 <ftello64@plt+0x1d678>
   2ecdc:	b	2ece4 <ftello64@plt+0x1d60c>
   2ece0:	nop			; (mov r0, r0)
   2ece4:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ece8:	add	r3, r3, #1
   2ecec:	str	r3, [fp, #-20]	; 0xffffffec
   2ecf0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2ecf4:	ldr	r2, [r3, #108]	; 0x6c
   2ecf8:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ecfc:	cmp	r2, r3
   2ed00:	bgt	2e940 <ftello64@plt+0x1d268>
   2ed04:	b	2ed14 <ftello64@plt+0x1d63c>
   2ed08:	nop			; (mov r0, r0)
   2ed0c:	b	2ed14 <ftello64@plt+0x1d63c>
   2ed10:	nop			; (mov r0, r0)
   2ed14:	ldr	r3, [fp, #-16]
   2ed18:	add	r3, r3, #1
   2ed1c:	str	r3, [fp, #-16]
   2ed20:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2ed24:	ldr	r2, [r3, #4]
   2ed28:	ldr	r3, [fp, #-16]
   2ed2c:	cmp	r2, r3
   2ed30:	bgt	2e798 <ftello64@plt+0x1d0c0>
   2ed34:	mov	r3, #0
   2ed38:	str	r3, [fp, #-68]	; 0xffffffbc
   2ed3c:	b	2ed54 <ftello64@plt+0x1d67c>
   2ed40:	nop			; (mov r0, r0)
   2ed44:	b	2ed54 <ftello64@plt+0x1d67c>
   2ed48:	nop			; (mov r0, r0)
   2ed4c:	b	2ed54 <ftello64@plt+0x1d67c>
   2ed50:	nop			; (mov r0, r0)
   2ed54:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ed58:	mov	r0, r3
   2ed5c:	sub	sp, fp, #8
   2ed60:	pop	{r4, fp, pc}
   2ed64:	andeq	pc, r3, r0, lsl #30
   2ed68:	push	{fp, lr}
   2ed6c:	add	fp, sp, #4
   2ed70:	sub	sp, sp, #96	; 0x60
   2ed74:	str	r0, [fp, #-72]	; 0xffffffb8
   2ed78:	str	r1, [fp, #-76]	; 0xffffffb4
   2ed7c:	str	r2, [fp, #-80]	; 0xffffffb0
   2ed80:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ed84:	ldr	r3, [r3, #84]	; 0x54
   2ed88:	str	r3, [fp, #-32]	; 0xffffffe0
   2ed8c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ed90:	ldr	r3, [r3, #4]
   2ed94:	str	r3, [fp, #-12]
   2ed98:	ldr	r1, [fp, #-80]	; 0xffffffb0
   2ed9c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2eda0:	bl	32c24 <ftello64@plt+0x2154c>
   2eda4:	str	r0, [fp, #-36]	; 0xffffffdc
   2eda8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2edac:	cmn	r3, #1
   2edb0:	beq	2ee0c <ftello64@plt+0x1d734>
   2edb4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2edb8:	ldr	r1, [r3, #116]	; 0x74
   2edbc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2edc0:	mov	r3, r2
   2edc4:	lsl	r3, r3, #1
   2edc8:	add	r3, r3, r2
   2edcc:	lsl	r3, r3, #3
   2edd0:	add	r3, r1, r3
   2edd4:	str	r3, [fp, #-16]
   2edd8:	ldr	r3, [fp, #-16]
   2eddc:	ldr	r2, [r3]
   2ede0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2ede4:	cmp	r2, r3
   2ede8:	bne	2edf4 <ftello64@plt+0x1d71c>
   2edec:	mov	r3, #0
   2edf0:	b	2f38c <ftello64@plt+0x1dcb4>
   2edf4:	ldr	r3, [fp, #-16]
   2edf8:	add	r2, r3, #24
   2edfc:	str	r2, [fp, #-16]
   2ee00:	ldrb	r3, [r3, #20]
   2ee04:	cmp	r3, #0
   2ee08:	bne	2edd8 <ftello64@plt+0x1d700>
   2ee0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ee10:	ldr	r2, [r3]
   2ee14:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2ee18:	lsl	r3, r3, #3
   2ee1c:	add	r3, r2, r3
   2ee20:	ldr	r3, [r3]
   2ee24:	str	r3, [fp, #-40]	; 0xffffffd8
   2ee28:	mov	r3, #0
   2ee2c:	str	r3, [fp, #-8]
   2ee30:	b	2f374 <ftello64@plt+0x1dc9c>
   2ee34:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ee38:	ldr	r2, [r3, #132]	; 0x84
   2ee3c:	ldr	r3, [fp, #-8]
   2ee40:	lsl	r3, r3, #2
   2ee44:	add	r3, r2, r3
   2ee48:	ldr	r3, [r3]
   2ee4c:	str	r3, [fp, #-44]	; 0xffffffd4
   2ee50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2ee54:	ldr	r2, [r3]
   2ee58:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ee5c:	ldr	r3, [r3, #4]
   2ee60:	lsl	r3, r3, #3
   2ee64:	add	r3, r2, r3
   2ee68:	ldr	r2, [r3]
   2ee6c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ee70:	cmp	r2, r3
   2ee74:	bne	2f34c <ftello64@plt+0x1dc74>
   2ee78:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ee7c:	ldr	r3, [r3]
   2ee80:	str	r3, [fp, #-24]	; 0xffffffe8
   2ee84:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2ee88:	str	r3, [fp, #-28]	; 0xffffffe4
   2ee8c:	mov	r3, #0
   2ee90:	str	r3, [fp, #-20]	; 0xffffffec
   2ee94:	b	2f024 <ftello64@plt+0x1d94c>
   2ee98:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2ee9c:	ldr	r2, [r3, #20]
   2eea0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2eea4:	lsl	r3, r3, #2
   2eea8:	add	r3, r2, r3
   2eeac:	ldr	r3, [r3]
   2eeb0:	str	r3, [fp, #-64]	; 0xffffffc0
   2eeb4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2eeb8:	ldr	r2, [r3, #4]
   2eebc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2eec0:	sub	r3, r2, r3
   2eec4:	str	r3, [fp, #-68]	; 0xffffffbc
   2eec8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2eecc:	cmp	r3, #0
   2eed0:	ble	2ef98 <ftello64@plt+0x1d8c0>
   2eed4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2eed8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2eedc:	add	r2, r2, r3
   2eee0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2eee4:	ldr	r3, [r3, #28]
   2eee8:	cmp	r2, r3
   2eeec:	movgt	r3, #1
   2eef0:	movle	r3, #0
   2eef4:	uxtb	r3, r3
   2eef8:	cmp	r3, #0
   2eefc:	beq	2ef68 <ftello64@plt+0x1d890>
   2ef00:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ef04:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ef08:	add	r2, r2, r3
   2ef0c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ef10:	ldr	r3, [r3, #48]	; 0x30
   2ef14:	cmp	r2, r3
   2ef18:	bgt	2f03c <ftello64@plt+0x1d964>
   2ef1c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ef20:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2ef24:	add	r3, r2, r3
   2ef28:	mov	r1, r3
   2ef2c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2ef30:	bl	2c498 <ftello64@plt+0x1adc0>
   2ef34:	str	r0, [fp, #-60]	; 0xffffffc4
   2ef38:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ef3c:	cmp	r3, #0
   2ef40:	movne	r3, #1
   2ef44:	moveq	r3, #0
   2ef48:	uxtb	r3, r3
   2ef4c:	cmp	r3, #0
   2ef50:	beq	2ef5c <ftello64@plt+0x1d884>
   2ef54:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2ef58:	b	2f38c <ftello64@plt+0x1dcb4>
   2ef5c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2ef60:	ldr	r3, [r3, #4]
   2ef64:	str	r3, [fp, #-12]
   2ef68:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ef6c:	ldr	r2, [fp, #-12]
   2ef70:	add	r0, r2, r3
   2ef74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ef78:	ldr	r2, [fp, #-12]
   2ef7c:	add	r3, r2, r3
   2ef80:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2ef84:	mov	r1, r3
   2ef88:	bl	113f0 <memcmp@plt>
   2ef8c:	mov	r3, r0
   2ef90:	cmp	r3, #0
   2ef94:	bne	2f044 <ftello64@plt+0x1d96c>
   2ef98:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2ef9c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2efa0:	add	r3, r2, r3
   2efa4:	str	r3, [fp, #-28]	; 0xffffffe4
   2efa8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2efac:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2efb0:	add	r3, r2, r3
   2efb4:	str	r3, [fp, #-24]	; 0xffffffe8
   2efb8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2efbc:	str	r3, [sp]
   2efc0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2efc4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2efc8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2efcc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2efd0:	bl	2f398 <ftello64@plt+0x1dcc0>
   2efd4:	str	r0, [fp, #-60]	; 0xffffffc4
   2efd8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2efdc:	ldr	r3, [r3, #4]
   2efe0:	str	r3, [fp, #-12]
   2efe4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2efe8:	cmp	r3, #1
   2efec:	beq	2f014 <ftello64@plt+0x1d93c>
   2eff0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2eff4:	cmp	r3, #0
   2eff8:	movne	r3, #1
   2effc:	moveq	r3, #0
   2f000:	uxtb	r3, r3
   2f004:	cmp	r3, #0
   2f008:	beq	2f018 <ftello64@plt+0x1d940>
   2f00c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f010:	b	2f38c <ftello64@plt+0x1dcb4>
   2f014:	nop			; (mov r0, r0)
   2f018:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f01c:	add	r3, r3, #1
   2f020:	str	r3, [fp, #-20]	; 0xffffffec
   2f024:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f028:	ldr	r2, [r3, #16]
   2f02c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f030:	cmp	r2, r3
   2f034:	bgt	2ee98 <ftello64@plt+0x1d7c0>
   2f038:	b	2f048 <ftello64@plt+0x1d970>
   2f03c:	nop			; (mov r0, r0)
   2f040:	b	2f048 <ftello64@plt+0x1d970>
   2f044:	nop			; (mov r0, r0)
   2f048:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f04c:	ldr	r2, [r3, #16]
   2f050:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f054:	cmp	r2, r3
   2f058:	bgt	2f354 <ftello64@plt+0x1dc7c>
   2f05c:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f060:	cmp	r3, #0
   2f064:	ble	2f338 <ftello64@plt+0x1dc60>
   2f068:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f06c:	add	r3, r3, #1
   2f070:	str	r3, [fp, #-24]	; 0xffffffe8
   2f074:	b	2f338 <ftello64@plt+0x1dc60>
   2f078:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f07c:	ldr	r3, [r3]
   2f080:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2f084:	sub	r3, r2, r3
   2f088:	str	r3, [fp, #-48]	; 0xffffffd0
   2f08c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2f090:	cmp	r3, #0
   2f094:	ble	2f150 <ftello64@plt+0x1da78>
   2f098:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f09c:	ldr	r2, [r3, #28]
   2f0a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f0a4:	cmp	r2, r3
   2f0a8:	movle	r3, #1
   2f0ac:	movgt	r3, #0
   2f0b0:	uxtb	r3, r3
   2f0b4:	cmp	r3, #0
   2f0b8:	beq	2f118 <ftello64@plt+0x1da40>
   2f0bc:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f0c0:	ldr	r2, [r3, #48]	; 0x30
   2f0c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f0c8:	cmp	r2, r3
   2f0cc:	ble	2f35c <ftello64@plt+0x1dc84>
   2f0d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f0d4:	add	r3, r3, #1
   2f0d8:	mov	r1, r3
   2f0dc:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f0e0:	bl	3249c <ftello64@plt+0x20dc4>
   2f0e4:	str	r0, [fp, #-60]	; 0xffffffc4
   2f0e8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f0ec:	cmp	r3, #0
   2f0f0:	movne	r3, #1
   2f0f4:	moveq	r3, #0
   2f0f8:	uxtb	r3, r3
   2f0fc:	cmp	r3, #0
   2f100:	beq	2f10c <ftello64@plt+0x1da34>
   2f104:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f108:	b	2f38c <ftello64@plt+0x1dcb4>
   2f10c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f110:	ldr	r3, [r3, #4]
   2f114:	str	r3, [fp, #-12]
   2f118:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f11c:	add	r2, r3, #1
   2f120:	str	r2, [fp, #-28]	; 0xffffffe4
   2f124:	mov	r2, r3
   2f128:	ldr	r3, [fp, #-12]
   2f12c:	add	r3, r3, r2
   2f130:	ldrb	r2, [r3]
   2f134:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f138:	sub	r3, r3, #1
   2f13c:	ldr	r1, [fp, #-12]
   2f140:	add	r3, r1, r3
   2f144:	ldrb	r3, [r3]
   2f148:	cmp	r2, r3
   2f14c:	bne	2f364 <ftello64@plt+0x1dc8c>
   2f150:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f154:	ldr	r2, [r3, #100]	; 0x64
   2f158:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f15c:	lsl	r3, r3, #2
   2f160:	add	r3, r2, r3
   2f164:	ldr	r3, [r3]
   2f168:	cmp	r3, #0
   2f16c:	beq	2f310 <ftello64@plt+0x1dc38>
   2f170:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f174:	ldr	r2, [r3, #100]	; 0x64
   2f178:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f17c:	lsl	r3, r3, #2
   2f180:	add	r3, r2, r3
   2f184:	ldr	r3, [r3]
   2f188:	add	r3, r3, #4
   2f18c:	str	r3, [fp, #-52]	; 0xffffffcc
   2f190:	mov	r3, #9
   2f194:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2f198:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2f19c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   2f1a0:	bl	2f494 <ftello64@plt+0x1ddbc>
   2f1a4:	str	r0, [fp, #-56]	; 0xffffffc8
   2f1a8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2f1ac:	cmn	r3, #1
   2f1b0:	beq	2f318 <ftello64@plt+0x1dc40>
   2f1b4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f1b8:	ldr	r3, [r3, #8]
   2f1bc:	cmp	r3, #0
   2f1c0:	bne	2f20c <ftello64@plt+0x1db34>
   2f1c4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f1c8:	ldr	r3, [r3]
   2f1cc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2f1d0:	sub	r3, r2, r3
   2f1d4:	add	r3, r3, #1
   2f1d8:	mov	r1, r3
   2f1dc:	mov	r0, #12
   2f1e0:	bl	351fc <ftello64@plt+0x23b24>
   2f1e4:	mov	r3, r0
   2f1e8:	mov	r2, r3
   2f1ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f1f0:	str	r2, [r3, #8]
   2f1f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f1f8:	ldr	r3, [r3, #8]
   2f1fc:	cmp	r3, #0
   2f200:	bne	2f20c <ftello64@plt+0x1db34>
   2f204:	mov	r3, #12
   2f208:	b	2f38c <ftello64@plt+0x1dcb4>
   2f20c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f210:	ldr	r1, [r3, #8]
   2f214:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f218:	ldr	r2, [r3, #4]
   2f21c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2f220:	ldr	r0, [r3]
   2f224:	mov	r3, #9
   2f228:	str	r3, [sp, #8]
   2f22c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f230:	str	r3, [sp, #4]
   2f234:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2f238:	str	r3, [sp]
   2f23c:	mov	r3, r0
   2f240:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f244:	bl	2f558 <ftello64@plt+0x1de80>
   2f248:	str	r0, [fp, #-60]	; 0xffffffc4
   2f24c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f250:	cmp	r3, #1
   2f254:	beq	2f320 <ftello64@plt+0x1dc48>
   2f258:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f25c:	cmp	r3, #0
   2f260:	movne	r3, #1
   2f264:	moveq	r3, #0
   2f268:	uxtb	r3, r3
   2f26c:	cmp	r3, #0
   2f270:	beq	2f27c <ftello64@plt+0x1dba4>
   2f274:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f278:	b	2f38c <ftello64@plt+0x1dcb4>
   2f27c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2f280:	ldr	r1, [fp, #-56]	; 0xffffffc8
   2f284:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2f288:	bl	32eb8 <ftello64@plt+0x217e0>
   2f28c:	str	r0, [fp, #-64]	; 0xffffffc0
   2f290:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f294:	cmp	r3, #0
   2f298:	moveq	r3, #1
   2f29c:	movne	r3, #0
   2f2a0:	uxtb	r3, r3
   2f2a4:	cmp	r3, #0
   2f2a8:	beq	2f2b4 <ftello64@plt+0x1dbdc>
   2f2ac:	mov	r3, #12
   2f2b0:	b	2f38c <ftello64@plt+0x1dcb4>
   2f2b4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f2b8:	str	r3, [sp]
   2f2bc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2f2c0:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2f2c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   2f2c8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f2cc:	bl	2f398 <ftello64@plt+0x1dcc0>
   2f2d0:	str	r0, [fp, #-60]	; 0xffffffc4
   2f2d4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f2d8:	ldr	r3, [r3, #4]
   2f2dc:	str	r3, [fp, #-12]
   2f2e0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f2e4:	cmp	r3, #1
   2f2e8:	beq	2f328 <ftello64@plt+0x1dc50>
   2f2ec:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f2f0:	cmp	r3, #0
   2f2f4:	movne	r3, #1
   2f2f8:	moveq	r3, #0
   2f2fc:	uxtb	r3, r3
   2f300:	cmp	r3, #0
   2f304:	beq	2f32c <ftello64@plt+0x1dc54>
   2f308:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f30c:	b	2f38c <ftello64@plt+0x1dcb4>
   2f310:	nop			; (mov r0, r0)
   2f314:	b	2f32c <ftello64@plt+0x1dc54>
   2f318:	nop			; (mov r0, r0)
   2f31c:	b	2f32c <ftello64@plt+0x1dc54>
   2f320:	nop			; (mov r0, r0)
   2f324:	b	2f32c <ftello64@plt+0x1dc54>
   2f328:	nop			; (mov r0, r0)
   2f32c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f330:	add	r3, r3, #1
   2f334:	str	r3, [fp, #-24]	; 0xffffffe8
   2f338:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2f33c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f340:	cmp	r2, r3
   2f344:	ble	2f078 <ftello64@plt+0x1d9a0>
   2f348:	b	2f368 <ftello64@plt+0x1dc90>
   2f34c:	nop			; (mov r0, r0)
   2f350:	b	2f368 <ftello64@plt+0x1dc90>
   2f354:	nop			; (mov r0, r0)
   2f358:	b	2f368 <ftello64@plt+0x1dc90>
   2f35c:	nop			; (mov r0, r0)
   2f360:	b	2f368 <ftello64@plt+0x1dc90>
   2f364:	nop			; (mov r0, r0)
   2f368:	ldr	r3, [fp, #-8]
   2f36c:	add	r3, r3, #1
   2f370:	str	r3, [fp, #-8]
   2f374:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2f378:	ldr	r2, [r3, #124]	; 0x7c
   2f37c:	ldr	r3, [fp, #-8]
   2f380:	cmp	r2, r3
   2f384:	bgt	2ee34 <ftello64@plt+0x1d75c>
   2f388:	mov	r3, #0
   2f38c:	mov	r0, r3
   2f390:	sub	sp, fp, #4
   2f394:	pop	{fp, pc}
   2f398:	push	{fp, lr}
   2f39c:	add	fp, sp, #4
   2f3a0:	sub	sp, sp, #40	; 0x28
   2f3a4:	str	r0, [fp, #-16]
   2f3a8:	str	r1, [fp, #-20]	; 0xffffffec
   2f3ac:	str	r2, [fp, #-24]	; 0xffffffe8
   2f3b0:	str	r3, [fp, #-28]	; 0xffffffe4
   2f3b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f3b8:	add	r1, r3, #8
   2f3bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f3c0:	ldr	r2, [r3]
   2f3c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f3c8:	ldr	r0, [r3, #4]
   2f3cc:	mov	r3, #8
   2f3d0:	str	r3, [sp, #8]
   2f3d4:	ldr	r3, [fp, #4]
   2f3d8:	str	r3, [sp, #4]
   2f3dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f3e0:	str	r3, [sp]
   2f3e4:	mov	r3, r0
   2f3e8:	ldr	r0, [fp, #-16]
   2f3ec:	bl	2f558 <ftello64@plt+0x1de80>
   2f3f0:	str	r0, [fp, #-8]
   2f3f4:	ldr	r3, [fp, #-8]
   2f3f8:	cmp	r3, #0
   2f3fc:	beq	2f408 <ftello64@plt+0x1dd30>
   2f400:	ldr	r3, [fp, #-8]
   2f404:	b	2f488 <ftello64@plt+0x1ddb0>
   2f408:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f40c:	ldr	r2, [r3]
   2f410:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f414:	ldr	r3, [r3, #4]
   2f418:	str	r3, [sp]
   2f41c:	mov	r3, r2
   2f420:	ldr	r2, [fp, #4]
   2f424:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2f428:	ldr	r0, [fp, #-16]
   2f42c:	bl	3291c <ftello64@plt+0x21244>
   2f430:	str	r0, [fp, #-8]
   2f434:	ldr	r3, [fp, #-8]
   2f438:	cmp	r3, #0
   2f43c:	movne	r3, #1
   2f440:	moveq	r3, #0
   2f444:	uxtb	r3, r3
   2f448:	cmp	r3, #0
   2f44c:	beq	2f458 <ftello64@plt+0x1dd80>
   2f450:	ldr	r3, [fp, #-8]
   2f454:	b	2f488 <ftello64@plt+0x1ddb0>
   2f458:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f45c:	ldr	r2, [r3, #4]
   2f460:	ldr	r3, [fp, #4]
   2f464:	add	r2, r2, r3
   2f468:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f46c:	ldr	r3, [r3]
   2f470:	sub	r3, r2, r3
   2f474:	str	r3, [fp, #-12]
   2f478:	ldr	r1, [fp, #-12]
   2f47c:	ldr	r0, [fp, #-16]
   2f480:	bl	2c498 <ftello64@plt+0x1adc0>
   2f484:	mov	r3, r0
   2f488:	mov	r0, r3
   2f48c:	sub	sp, fp, #4
   2f490:	pop	{fp, pc}
   2f494:	push	{fp}		; (str fp, [sp, #-4]!)
   2f498:	add	fp, sp, #0
   2f49c:	sub	sp, sp, #36	; 0x24
   2f4a0:	str	r0, [fp, #-24]	; 0xffffffe8
   2f4a4:	str	r1, [fp, #-28]	; 0xffffffe4
   2f4a8:	str	r2, [fp, #-32]	; 0xffffffe0
   2f4ac:	str	r3, [fp, #-36]	; 0xffffffdc
   2f4b0:	mov	r3, #0
   2f4b4:	str	r3, [fp, #-8]
   2f4b8:	b	2f530 <ftello64@plt+0x1de58>
   2f4bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f4c0:	ldr	r2, [r3, #8]
   2f4c4:	ldr	r3, [fp, #-8]
   2f4c8:	lsl	r3, r3, #2
   2f4cc:	add	r3, r2, r3
   2f4d0:	ldr	r3, [r3]
   2f4d4:	str	r3, [fp, #-12]
   2f4d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f4dc:	ldr	r2, [r3]
   2f4e0:	ldr	r3, [fp, #-12]
   2f4e4:	lsl	r3, r3, #3
   2f4e8:	add	r3, r2, r3
   2f4ec:	str	r3, [fp, #-16]
   2f4f0:	ldr	r3, [fp, #-16]
   2f4f4:	ldrb	r3, [r3, #4]
   2f4f8:	mov	r2, r3
   2f4fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f500:	cmp	r2, r3
   2f504:	bne	2f524 <ftello64@plt+0x1de4c>
   2f508:	ldr	r3, [fp, #-16]
   2f50c:	ldr	r2, [r3]
   2f510:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2f514:	cmp	r2, r3
   2f518:	bne	2f524 <ftello64@plt+0x1de4c>
   2f51c:	ldr	r3, [fp, #-12]
   2f520:	b	2f548 <ftello64@plt+0x1de70>
   2f524:	ldr	r3, [fp, #-8]
   2f528:	add	r3, r3, #1
   2f52c:	str	r3, [fp, #-8]
   2f530:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f534:	ldr	r2, [r3, #4]
   2f538:	ldr	r3, [fp, #-8]
   2f53c:	cmp	r2, r3
   2f540:	bgt	2f4bc <ftello64@plt+0x1dde4>
   2f544:	mvn	r3, #0
   2f548:	mov	r0, r3
   2f54c:	add	sp, fp, #0
   2f550:	pop	{fp}		; (ldr fp, [sp], #4)
   2f554:	bx	lr
   2f558:	push	{fp, lr}
   2f55c:	add	fp, sp, #4
   2f560:	sub	sp, sp, #96	; 0x60
   2f564:	str	r0, [fp, #-80]	; 0xffffffb0
   2f568:	str	r1, [fp, #-84]	; 0xffffffac
   2f56c:	str	r2, [fp, #-88]	; 0xffffffa8
   2f570:	str	r3, [fp, #-92]	; 0xffffffa4
   2f574:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f578:	ldr	r3, [r3, #84]	; 0x54
   2f57c:	str	r3, [fp, #-20]	; 0xffffffec
   2f580:	mov	r3, #0
   2f584:	str	r3, [fp, #-60]	; 0xffffffc4
   2f588:	mov	r3, #0
   2f58c:	str	r3, [fp, #-16]
   2f590:	ldr	r3, [fp, #-20]	; 0xffffffec
   2f594:	ldr	r2, [r3]
   2f598:	ldr	r3, [fp, #-88]	; 0xffffffa8
   2f59c:	lsl	r3, r3, #3
   2f5a0:	add	r3, r2, r3
   2f5a4:	ldr	r3, [r3]
   2f5a8:	str	r3, [fp, #-24]	; 0xffffffe8
   2f5ac:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f5b0:	ldr	r2, [r3, #4]
   2f5b4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f5b8:	ldr	r1, [r3, #120]	; 0x78
   2f5bc:	ldr	r3, [fp, #8]
   2f5c0:	add	r3, r1, r3
   2f5c4:	add	r3, r3, #1
   2f5c8:	cmp	r2, r3
   2f5cc:	movlt	r3, #1
   2f5d0:	movge	r3, #0
   2f5d4:	uxtb	r3, r3
   2f5d8:	cmp	r3, #0
   2f5dc:	beq	2f6f4 <ftello64@plt+0x1e01c>
   2f5e0:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f5e4:	ldr	r3, [r3, #4]
   2f5e8:	str	r3, [fp, #-28]	; 0xffffffe4
   2f5ec:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f5f0:	ldr	r2, [r3, #120]	; 0x78
   2f5f4:	ldr	r3, [fp, #8]
   2f5f8:	add	r3, r2, r3
   2f5fc:	add	r3, r3, #1
   2f600:	str	r3, [fp, #-32]	; 0xffffffe0
   2f604:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2f608:	mvn	r3, #-2147483648	; 0x80000000
   2f60c:	sub	r3, r3, r2
   2f610:	ldr	r2, [fp, #-32]	; 0xffffffe0
   2f614:	cmp	r3, r2
   2f618:	movlt	r3, #1
   2f61c:	movge	r3, #0
   2f620:	uxtb	r3, r3
   2f624:	cmp	r3, #0
   2f628:	beq	2f634 <ftello64@plt+0x1df5c>
   2f62c:	mov	r3, #12
   2f630:	b	2fcf0 <ftello64@plt+0x1e618>
   2f634:	ldr	r2, [fp, #-28]	; 0xffffffe4
   2f638:	ldr	r3, [fp, #-32]	; 0xffffffe0
   2f63c:	add	r3, r2, r3
   2f640:	str	r3, [fp, #-36]	; 0xffffffdc
   2f644:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f648:	cmn	r3, #-1073741823	; 0xc0000001
   2f64c:	movhi	r3, #1
   2f650:	movls	r3, #0
   2f654:	uxtb	r3, r3
   2f658:	cmp	r3, #0
   2f65c:	beq	2f668 <ftello64@plt+0x1df90>
   2f660:	mov	r3, #12
   2f664:	b	2fcf0 <ftello64@plt+0x1e618>
   2f668:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f66c:	ldr	r2, [r3, #8]
   2f670:	ldr	r3, [fp, #-36]	; 0xffffffdc
   2f674:	lsl	r3, r3, #2
   2f678:	mov	r1, r3
   2f67c:	mov	r0, r2
   2f680:	bl	35368 <ftello64@plt+0x23c90>
   2f684:	str	r0, [fp, #-40]	; 0xffffffd8
   2f688:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2f68c:	cmp	r3, #0
   2f690:	moveq	r3, #1
   2f694:	movne	r3, #0
   2f698:	uxtb	r3, r3
   2f69c:	cmp	r3, #0
   2f6a0:	beq	2f6ac <ftello64@plt+0x1dfd4>
   2f6a4:	mov	r3, #12
   2f6a8:	b	2fcf0 <ftello64@plt+0x1e618>
   2f6ac:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f6b0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2f6b4:	str	r2, [r3, #8]
   2f6b8:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f6bc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   2f6c0:	str	r2, [r3, #4]
   2f6c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f6c8:	lsl	r3, r3, #2
   2f6cc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   2f6d0:	add	r0, r2, r3
   2f6d4:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f6d8:	ldr	r2, [r3, #4]
   2f6dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2f6e0:	sub	r3, r2, r3
   2f6e4:	lsl	r3, r3, #2
   2f6e8:	mov	r2, r3
   2f6ec:	mov	r1, #0
   2f6f0:	bl	115ac <memset@plt>
   2f6f4:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f6f8:	ldr	r3, [r3]
   2f6fc:	cmp	r3, #0
   2f700:	beq	2f710 <ftello64@plt+0x1e038>
   2f704:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f708:	ldr	r3, [r3]
   2f70c:	b	2f714 <ftello64@plt+0x1e03c>
   2f710:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2f714:	str	r3, [fp, #-8]
   2f718:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f71c:	ldr	r3, [r3, #100]	; 0x64
   2f720:	str	r3, [fp, #-44]	; 0xffffffd4
   2f724:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f728:	ldr	r3, [r3, #40]	; 0x28
   2f72c:	str	r3, [fp, #-48]	; 0xffffffd0
   2f730:	ldr	r3, [fp, #-84]	; 0xffffffac
   2f734:	ldr	r2, [r3, #8]
   2f738:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f73c:	str	r2, [r3, #100]	; 0x64
   2f740:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f744:	ldr	r2, [fp, #-8]
   2f748:	str	r2, [r3, #40]	; 0x28
   2f74c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2f750:	ldr	r3, [fp, #-8]
   2f754:	sub	r1, r3, #1
   2f758:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f75c:	ldr	r3, [r3, #88]	; 0x58
   2f760:	mov	r2, r3
   2f764:	bl	1cb08 <ftello64@plt+0xb430>
   2f768:	str	r0, [fp, #-52]	; 0xffffffcc
   2f76c:	ldr	r2, [fp, #-8]
   2f770:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2f774:	cmp	r2, r3
   2f778:	bne	2f804 <ftello64@plt+0x1e12c>
   2f77c:	sub	r3, fp, #72	; 0x48
   2f780:	ldr	r1, [fp, #-88]	; 0xffffffa8
   2f784:	mov	r0, r3
   2f788:	bl	1cd74 <ftello64@plt+0xb69c>
   2f78c:	mov	r3, r0
   2f790:	str	r3, [fp, #-60]	; 0xffffffc4
   2f794:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f798:	cmp	r3, #0
   2f79c:	movne	r3, #1
   2f7a0:	moveq	r3, #0
   2f7a4:	uxtb	r3, r3
   2f7a8:	cmp	r3, #0
   2f7ac:	beq	2f7b8 <ftello64@plt+0x1e0e0>
   2f7b0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f7b4:	b	2fcf0 <ftello64@plt+0x1e618>
   2f7b8:	sub	r1, fp, #72	; 0x48
   2f7bc:	ldr	r3, [fp, #12]
   2f7c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2f7c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   2f7c8:	bl	30024 <ftello64@plt+0x1e94c>
   2f7cc:	mov	r3, r0
   2f7d0:	str	r3, [fp, #-60]	; 0xffffffc4
   2f7d4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f7d8:	cmp	r3, #0
   2f7dc:	movne	r3, #1
   2f7e0:	moveq	r3, #0
   2f7e4:	uxtb	r3, r3
   2f7e8:	cmp	r3, #0
   2f7ec:	beq	2f89c <ftello64@plt+0x1e1c4>
   2f7f0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f7f4:	mov	r0, r3
   2f7f8:	bl	16624 <ftello64@plt+0x4f4c>
   2f7fc:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f800:	b	2fcf0 <ftello64@plt+0x1e618>
   2f804:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f808:	ldr	r2, [r3, #100]	; 0x64
   2f80c:	ldr	r3, [fp, #-8]
   2f810:	lsl	r3, r3, #2
   2f814:	add	r3, r2, r3
   2f818:	ldr	r3, [r3]
   2f81c:	str	r3, [fp, #-16]
   2f820:	ldr	r3, [fp, #-16]
   2f824:	cmp	r3, #0
   2f828:	beq	2f888 <ftello64@plt+0x1e1b0>
   2f82c:	ldr	r3, [fp, #-16]
   2f830:	ldrb	r3, [r3, #52]	; 0x34
   2f834:	and	r3, r3, #64	; 0x40
   2f838:	uxtb	r3, r3
   2f83c:	cmp	r3, #0
   2f840:	beq	2f888 <ftello64@plt+0x1e1b0>
   2f844:	ldr	r3, [fp, #-16]
   2f848:	add	r2, r3, #4
   2f84c:	sub	r3, fp, #72	; 0x48
   2f850:	mov	r1, r2
   2f854:	mov	r0, r3
   2f858:	bl	1cf28 <ftello64@plt+0xb850>
   2f85c:	mov	r3, r0
   2f860:	str	r3, [fp, #-60]	; 0xffffffc4
   2f864:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f868:	cmp	r3, #0
   2f86c:	movne	r3, #1
   2f870:	moveq	r3, #0
   2f874:	uxtb	r3, r3
   2f878:	cmp	r3, #0
   2f87c:	beq	2f89c <ftello64@plt+0x1e1c4>
   2f880:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f884:	b	2fcf0 <ftello64@plt+0x1e618>
   2f888:	sub	r3, fp, #72	; 0x48
   2f88c:	mov	r2, #12
   2f890:	mov	r1, #0
   2f894:	mov	r0, r3
   2f898:	bl	115ac <memset@plt>
   2f89c:	ldr	r2, [fp, #-8]
   2f8a0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   2f8a4:	cmp	r2, r3
   2f8a8:	beq	2f8d0 <ftello64@plt+0x1e1f8>
   2f8ac:	ldr	r3, [fp, #-16]
   2f8b0:	cmp	r3, #0
   2f8b4:	beq	2f9b0 <ftello64@plt+0x1e2d8>
   2f8b8:	ldr	r3, [fp, #-16]
   2f8bc:	ldrb	r3, [r3, #52]	; 0x34
   2f8c0:	and	r3, r3, #64	; 0x40
   2f8c4:	uxtb	r3, r3
   2f8c8:	cmp	r3, #0
   2f8cc:	beq	2f9b0 <ftello64@plt+0x1e2d8>
   2f8d0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2f8d4:	cmp	r3, #0
   2f8d8:	beq	2f930 <ftello64@plt+0x1e258>
   2f8dc:	sub	r1, fp, #72	; 0x48
   2f8e0:	ldr	r3, [fp, #12]
   2f8e4:	str	r3, [sp]
   2f8e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2f8ec:	ldr	r2, [fp, #-8]
   2f8f0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2f8f4:	bl	303ec <ftello64@plt+0x1ed14>
   2f8f8:	mov	r3, r0
   2f8fc:	str	r3, [fp, #-60]	; 0xffffffc4
   2f900:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f904:	cmp	r3, #0
   2f908:	movne	r3, #1
   2f90c:	moveq	r3, #0
   2f910:	uxtb	r3, r3
   2f914:	cmp	r3, #0
   2f918:	beq	2f930 <ftello64@plt+0x1e258>
   2f91c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f920:	mov	r0, r3
   2f924:	bl	16624 <ftello64@plt+0x4f4c>
   2f928:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f92c:	b	2fcf0 <ftello64@plt+0x1e618>
   2f930:	sub	r2, fp, #72	; 0x48
   2f934:	sub	r0, fp, #60	; 0x3c
   2f938:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2f93c:	ldr	r1, [fp, #-20]	; 0xffffffec
   2f940:	bl	1e82c <ftello64@plt+0xd154>
   2f944:	str	r0, [fp, #-16]
   2f948:	ldr	r3, [fp, #-16]
   2f94c:	cmp	r3, #0
   2f950:	moveq	r3, #1
   2f954:	movne	r3, #0
   2f958:	uxtb	r3, r3
   2f95c:	cmp	r3, #0
   2f960:	beq	2f994 <ftello64@plt+0x1e2bc>
   2f964:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f968:	cmp	r3, #0
   2f96c:	movne	r3, #1
   2f970:	moveq	r3, #0
   2f974:	uxtb	r3, r3
   2f978:	cmp	r3, #0
   2f97c:	beq	2f994 <ftello64@plt+0x1e2bc>
   2f980:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2f984:	mov	r0, r3
   2f988:	bl	16624 <ftello64@plt+0x4f4c>
   2f98c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2f990:	b	2fcf0 <ftello64@plt+0x1e618>
   2f994:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f998:	ldr	r2, [r3, #100]	; 0x64
   2f99c:	ldr	r3, [fp, #-8]
   2f9a0:	lsl	r3, r3, #2
   2f9a4:	add	r3, r2, r3
   2f9a8:	ldr	r2, [fp, #-16]
   2f9ac:	str	r2, [r3]
   2f9b0:	mov	r3, #0
   2f9b4:	str	r3, [fp, #-12]
   2f9b8:	b	2fc24 <ftello64@plt+0x1e54c>
   2f9bc:	mov	r3, #0
   2f9c0:	str	r3, [fp, #-68]	; 0xffffffbc
   2f9c4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f9c8:	ldr	r2, [r3, #100]	; 0x64
   2f9cc:	ldr	r3, [fp, #-8]
   2f9d0:	add	r3, r3, #1
   2f9d4:	lsl	r3, r3, #2
   2f9d8:	add	r3, r2, r3
   2f9dc:	ldr	r3, [r3]
   2f9e0:	cmp	r3, #0
   2f9e4:	beq	2fa50 <ftello64@plt+0x1e378>
   2f9e8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2f9ec:	ldr	r2, [r3, #100]	; 0x64
   2f9f0:	ldr	r3, [fp, #-8]
   2f9f4:	add	r3, r3, #1
   2f9f8:	lsl	r3, r3, #2
   2f9fc:	add	r3, r2, r3
   2fa00:	ldr	r3, [r3]
   2fa04:	add	r2, r3, #4
   2fa08:	sub	r3, fp, #72	; 0x48
   2fa0c:	mov	r1, r2
   2fa10:	mov	r0, r3
   2fa14:	bl	1d830 <ftello64@plt+0xc158>
   2fa18:	mov	r3, r0
   2fa1c:	str	r3, [fp, #-60]	; 0xffffffc4
   2fa20:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fa24:	cmp	r3, #0
   2fa28:	movne	r3, #1
   2fa2c:	moveq	r3, #0
   2fa30:	uxtb	r3, r3
   2fa34:	cmp	r3, #0
   2fa38:	beq	2fa50 <ftello64@plt+0x1e378>
   2fa3c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fa40:	mov	r0, r3
   2fa44:	bl	16624 <ftello64@plt+0x4f4c>
   2fa48:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fa4c:	b	2fcf0 <ftello64@plt+0x1e618>
   2fa50:	ldr	r3, [fp, #-16]
   2fa54:	cmp	r3, #0
   2fa58:	beq	2faac <ftello64@plt+0x1e3d4>
   2fa5c:	ldr	r3, [fp, #-16]
   2fa60:	add	r2, r3, #16
   2fa64:	sub	r3, fp, #72	; 0x48
   2fa68:	ldr	r1, [fp, #-8]
   2fa6c:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2fa70:	bl	2fcfc <ftello64@plt+0x1e624>
   2fa74:	mov	r3, r0
   2fa78:	str	r3, [fp, #-60]	; 0xffffffc4
   2fa7c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fa80:	cmp	r3, #0
   2fa84:	movne	r3, #1
   2fa88:	moveq	r3, #0
   2fa8c:	uxtb	r3, r3
   2fa90:	cmp	r3, #0
   2fa94:	beq	2faac <ftello64@plt+0x1e3d4>
   2fa98:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fa9c:	mov	r0, r3
   2faa0:	bl	16624 <ftello64@plt+0x4f4c>
   2faa4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2faa8:	b	2fcf0 <ftello64@plt+0x1e618>
   2faac:	ldr	r3, [fp, #-8]
   2fab0:	add	r3, r3, #1
   2fab4:	str	r3, [fp, #-8]
   2fab8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2fabc:	cmp	r3, #0
   2fac0:	beq	2fb64 <ftello64@plt+0x1e48c>
   2fac4:	sub	r1, fp, #72	; 0x48
   2fac8:	ldr	r3, [fp, #12]
   2facc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   2fad0:	ldr	r0, [fp, #-20]	; 0xffffffec
   2fad4:	bl	30024 <ftello64@plt+0x1e94c>
   2fad8:	mov	r3, r0
   2fadc:	str	r3, [fp, #-60]	; 0xffffffc4
   2fae0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fae4:	cmp	r3, #0
   2fae8:	movne	r3, #1
   2faec:	moveq	r3, #0
   2faf0:	uxtb	r3, r3
   2faf4:	cmp	r3, #0
   2faf8:	beq	2fb10 <ftello64@plt+0x1e438>
   2fafc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fb00:	mov	r0, r3
   2fb04:	bl	16624 <ftello64@plt+0x4f4c>
   2fb08:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fb0c:	b	2fcf0 <ftello64@plt+0x1e618>
   2fb10:	sub	r1, fp, #72	; 0x48
   2fb14:	ldr	r3, [fp, #12]
   2fb18:	str	r3, [sp]
   2fb1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2fb20:	ldr	r2, [fp, #-8]
   2fb24:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2fb28:	bl	303ec <ftello64@plt+0x1ed14>
   2fb2c:	mov	r3, r0
   2fb30:	str	r3, [fp, #-60]	; 0xffffffc4
   2fb34:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fb38:	cmp	r3, #0
   2fb3c:	movne	r3, #1
   2fb40:	moveq	r3, #0
   2fb44:	uxtb	r3, r3
   2fb48:	cmp	r3, #0
   2fb4c:	beq	2fb64 <ftello64@plt+0x1e48c>
   2fb50:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fb54:	mov	r0, r3
   2fb58:	bl	16624 <ftello64@plt+0x4f4c>
   2fb5c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fb60:	b	2fcf0 <ftello64@plt+0x1e618>
   2fb64:	ldr	r0, [fp, #-80]	; 0xffffffb0
   2fb68:	ldr	r3, [fp, #-8]
   2fb6c:	sub	r1, r3, #1
   2fb70:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fb74:	ldr	r3, [r3, #88]	; 0x58
   2fb78:	mov	r2, r3
   2fb7c:	bl	1cb08 <ftello64@plt+0xb430>
   2fb80:	str	r0, [fp, #-52]	; 0xffffffcc
   2fb84:	sub	r2, fp, #72	; 0x48
   2fb88:	sub	r0, fp, #60	; 0x3c
   2fb8c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fb90:	ldr	r1, [fp, #-20]	; 0xffffffec
   2fb94:	bl	1e82c <ftello64@plt+0xd154>
   2fb98:	str	r0, [fp, #-16]
   2fb9c:	ldr	r3, [fp, #-16]
   2fba0:	cmp	r3, #0
   2fba4:	moveq	r3, #1
   2fba8:	movne	r3, #0
   2fbac:	uxtb	r3, r3
   2fbb0:	cmp	r3, #0
   2fbb4:	beq	2fbe8 <ftello64@plt+0x1e510>
   2fbb8:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fbbc:	cmp	r3, #0
   2fbc0:	movne	r3, #1
   2fbc4:	moveq	r3, #0
   2fbc8:	uxtb	r3, r3
   2fbcc:	cmp	r3, #0
   2fbd0:	beq	2fbe8 <ftello64@plt+0x1e510>
   2fbd4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fbd8:	mov	r0, r3
   2fbdc:	bl	16624 <ftello64@plt+0x4f4c>
   2fbe0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   2fbe4:	b	2fcf0 <ftello64@plt+0x1e618>
   2fbe8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fbec:	ldr	r2, [r3, #100]	; 0x64
   2fbf0:	ldr	r3, [fp, #-8]
   2fbf4:	lsl	r3, r3, #2
   2fbf8:	add	r3, r2, r3
   2fbfc:	ldr	r2, [fp, #-16]
   2fc00:	str	r2, [r3]
   2fc04:	ldr	r3, [fp, #-16]
   2fc08:	cmp	r3, #0
   2fc0c:	bne	2fc1c <ftello64@plt+0x1e544>
   2fc10:	ldr	r3, [fp, #-12]
   2fc14:	add	r3, r3, #1
   2fc18:	b	2fc20 <ftello64@plt+0x1e548>
   2fc1c:	mov	r3, #0
   2fc20:	str	r3, [fp, #-12]
   2fc24:	ldr	r2, [fp, #-8]
   2fc28:	ldr	r3, [fp, #8]
   2fc2c:	cmp	r2, r3
   2fc30:	bge	2fc48 <ftello64@plt+0x1e570>
   2fc34:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fc38:	ldr	r2, [r3, #120]	; 0x78
   2fc3c:	ldr	r3, [fp, #-12]
   2fc40:	cmp	r2, r3
   2fc44:	bge	2f9bc <ftello64@plt+0x1e2e4>
   2fc48:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fc4c:	mov	r0, r3
   2fc50:	bl	16624 <ftello64@plt+0x4f4c>
   2fc54:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fc58:	ldr	r2, [r3, #100]	; 0x64
   2fc5c:	ldr	r3, [fp, #8]
   2fc60:	lsl	r3, r3, #2
   2fc64:	add	r3, r2, r3
   2fc68:	ldr	r3, [r3]
   2fc6c:	cmp	r3, #0
   2fc70:	beq	2fc94 <ftello64@plt+0x1e5bc>
   2fc74:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fc78:	ldr	r2, [r3, #100]	; 0x64
   2fc7c:	ldr	r3, [fp, #8]
   2fc80:	lsl	r3, r3, #2
   2fc84:	add	r3, r2, r3
   2fc88:	ldr	r3, [r3]
   2fc8c:	add	r3, r3, #4
   2fc90:	b	2fc98 <ftello64@plt+0x1e5c0>
   2fc94:	mov	r3, #0
   2fc98:	str	r3, [fp, #-56]	; 0xffffffc8
   2fc9c:	ldr	r3, [fp, #-84]	; 0xffffffac
   2fca0:	ldr	r2, [fp, #-8]
   2fca4:	str	r2, [r3]
   2fca8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fcac:	ldr	r2, [fp, #-44]	; 0xffffffd4
   2fcb0:	str	r2, [r3, #100]	; 0x64
   2fcb4:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2fcb8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   2fcbc:	str	r2, [r3, #40]	; 0x28
   2fcc0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   2fcc4:	cmp	r3, #0
   2fcc8:	beq	2fcec <ftello64@plt+0x1e614>
   2fccc:	ldr	r1, [fp, #4]
   2fcd0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2fcd4:	bl	1e094 <ftello64@plt+0xc9bc>
   2fcd8:	mov	r3, r0
   2fcdc:	cmp	r3, #0
   2fce0:	beq	2fcec <ftello64@plt+0x1e614>
   2fce4:	mov	r3, #0
   2fce8:	b	2fcf0 <ftello64@plt+0x1e618>
   2fcec:	mov	r3, #1
   2fcf0:	mov	r0, r3
   2fcf4:	sub	sp, fp, #4
   2fcf8:	pop	{fp, pc}
   2fcfc:	push	{r4, fp, lr}
   2fd00:	add	fp, sp, #8
   2fd04:	sub	sp, sp, #68	; 0x44
   2fd08:	str	r0, [fp, #-64]	; 0xffffffc0
   2fd0c:	str	r1, [fp, #-68]	; 0xffffffbc
   2fd10:	str	r2, [fp, #-72]	; 0xffffffb8
   2fd14:	str	r3, [fp, #-76]	; 0xffffffb4
   2fd18:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fd1c:	ldr	r3, [r3, #84]	; 0x54
   2fd20:	str	r3, [fp, #-24]	; 0xffffffe8
   2fd24:	mov	r3, #0
   2fd28:	str	r3, [fp, #-48]	; 0xffffffd0
   2fd2c:	sub	r3, fp, #60	; 0x3c
   2fd30:	mov	r2, #12
   2fd34:	mov	r1, #0
   2fd38:	mov	r0, r3
   2fd3c:	bl	115ac <memset@plt>
   2fd40:	mov	r3, #0
   2fd44:	str	r3, [fp, #-16]
   2fd48:	b	2fff4 <ftello64@plt+0x1e91c>
   2fd4c:	mov	r3, #0
   2fd50:	str	r3, [fp, #-20]	; 0xffffffec
   2fd54:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fd58:	ldr	r2, [r3, #8]
   2fd5c:	ldr	r3, [fp, #-16]
   2fd60:	lsl	r3, r3, #2
   2fd64:	add	r3, r2, r3
   2fd68:	ldr	r3, [r3]
   2fd6c:	str	r3, [fp, #-28]	; 0xffffffe4
   2fd70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2fd74:	ldr	r2, [r3]
   2fd78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2fd7c:	lsl	r3, r3, #3
   2fd80:	add	r3, r2, r3
   2fd84:	ldrb	r3, [r3, #4]
   2fd88:	and	r3, r3, #8
   2fd8c:	cmp	r3, #0
   2fd90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2fd94:	ldr	r2, [r3]
   2fd98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2fd9c:	lsl	r3, r3, #3
   2fda0:	add	r3, r2, r3
   2fda4:	ldrb	r3, [r3, #6]
   2fda8:	and	r3, r3, #16
   2fdac:	uxtb	r3, r3
   2fdb0:	cmp	r3, #0
   2fdb4:	beq	2ff58 <ftello64@plt+0x1e880>
   2fdb8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2fdbc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   2fdc0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   2fdc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   2fdc8:	bl	31ce8 <ftello64@plt+0x20610>
   2fdcc:	str	r0, [fp, #-20]	; 0xffffffec
   2fdd0:	ldr	r3, [fp, #-20]	; 0xffffffec
   2fdd4:	cmp	r3, #1
   2fdd8:	ble	2ff58 <ftello64@plt+0x1e880>
   2fddc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2fde0:	ldr	r2, [r3, #12]
   2fde4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2fde8:	lsl	r3, r3, #2
   2fdec:	add	r3, r2, r3
   2fdf0:	ldr	r3, [r3]
   2fdf4:	str	r3, [fp, #-36]	; 0xffffffdc
   2fdf8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2fdfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   2fe00:	add	r3, r2, r3
   2fe04:	str	r3, [fp, #-40]	; 0xffffffd8
   2fe08:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fe0c:	ldr	r2, [r3, #100]	; 0x64
   2fe10:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2fe14:	lsl	r3, r3, #2
   2fe18:	add	r3, r2, r3
   2fe1c:	ldr	r3, [r3]
   2fe20:	str	r3, [fp, #-44]	; 0xffffffd4
   2fe24:	mov	r3, #0
   2fe28:	str	r3, [fp, #-56]	; 0xffffffc8
   2fe2c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fe30:	cmp	r3, #0
   2fe34:	beq	2fe88 <ftello64@plt+0x1e7b0>
   2fe38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   2fe3c:	add	r2, r3, #4
   2fe40:	sub	r3, fp, #60	; 0x3c
   2fe44:	mov	r1, r2
   2fe48:	mov	r0, r3
   2fe4c:	bl	1d830 <ftello64@plt+0xc158>
   2fe50:	mov	r3, r0
   2fe54:	str	r3, [fp, #-48]	; 0xffffffd0
   2fe58:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2fe5c:	cmp	r3, #0
   2fe60:	movne	r3, #1
   2fe64:	moveq	r3, #0
   2fe68:	uxtb	r3, r3
   2fe6c:	cmp	r3, #0
   2fe70:	beq	2fe88 <ftello64@plt+0x1e7b0>
   2fe74:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2fe78:	mov	r0, r3
   2fe7c:	bl	16624 <ftello64@plt+0x4f4c>
   2fe80:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2fe84:	b	30018 <ftello64@plt+0x1e940>
   2fe88:	sub	r3, fp, #60	; 0x3c
   2fe8c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   2fe90:	mov	r0, r3
   2fe94:	bl	1dc84 <ftello64@plt+0xc5ac>
   2fe98:	mov	r3, r0
   2fe9c:	strb	r3, [fp, #-29]	; 0xffffffe3
   2fea0:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   2fea4:	eor	r3, r3, #1
   2fea8:	uxtb	r3, r3
   2feac:	cmp	r3, #0
   2feb0:	beq	2fec8 <ftello64@plt+0x1e7f0>
   2feb4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2feb8:	mov	r0, r3
   2febc:	bl	16624 <ftello64@plt+0x4f4c>
   2fec0:	mov	r3, #12
   2fec4:	b	30018 <ftello64@plt+0x1e940>
   2fec8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fecc:	ldr	r2, [r3, #100]	; 0x64
   2fed0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2fed4:	lsl	r3, r3, #2
   2fed8:	add	r4, r2, r3
   2fedc:	sub	r2, fp, #60	; 0x3c
   2fee0:	sub	r3, fp, #48	; 0x30
   2fee4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   2fee8:	mov	r0, r3
   2feec:	bl	1e6c0 <ftello64@plt+0xcfe8>
   2fef0:	mov	r3, r0
   2fef4:	str	r3, [r4]
   2fef8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   2fefc:	ldr	r2, [r3, #100]	; 0x64
   2ff00:	ldr	r3, [fp, #-40]	; 0xffffffd8
   2ff04:	lsl	r3, r3, #2
   2ff08:	add	r3, r2, r3
   2ff0c:	ldr	r3, [r3]
   2ff10:	cmp	r3, #0
   2ff14:	moveq	r3, #1
   2ff18:	movne	r3, #0
   2ff1c:	uxtb	r3, r3
   2ff20:	cmp	r3, #0
   2ff24:	beq	2ff58 <ftello64@plt+0x1e880>
   2ff28:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2ff2c:	cmp	r3, #0
   2ff30:	movne	r3, #1
   2ff34:	moveq	r3, #0
   2ff38:	uxtb	r3, r3
   2ff3c:	cmp	r3, #0
   2ff40:	beq	2ff58 <ftello64@plt+0x1e880>
   2ff44:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2ff48:	mov	r0, r3
   2ff4c:	bl	16624 <ftello64@plt+0x4f4c>
   2ff50:	ldr	r3, [fp, #-48]	; 0xffffffd0
   2ff54:	b	30018 <ftello64@plt+0x1e940>
   2ff58:	ldr	r3, [fp, #-20]	; 0xffffffec
   2ff5c:	cmp	r3, #0
   2ff60:	bne	2ff94 <ftello64@plt+0x1e8bc>
   2ff64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ff68:	ldr	r2, [r3]
   2ff6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ff70:	lsl	r3, r3, #3
   2ff74:	add	r3, r2, r3
   2ff78:	ldr	r2, [fp, #-68]	; 0xffffffbc
   2ff7c:	mov	r1, r3
   2ff80:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2ff84:	bl	32248 <ftello64@plt+0x20b70>
   2ff88:	mov	r3, r0
   2ff8c:	cmp	r3, #0
   2ff90:	beq	2ffe8 <ftello64@plt+0x1e910>
   2ff94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   2ff98:	ldr	r2, [r3, #12]
   2ff9c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   2ffa0:	lsl	r3, r3, #2
   2ffa4:	add	r3, r2, r3
   2ffa8:	ldr	r3, [r3]
   2ffac:	mov	r1, r3
   2ffb0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2ffb4:	bl	1dc84 <ftello64@plt+0xc5ac>
   2ffb8:	mov	r3, r0
   2ffbc:	strb	r3, [fp, #-29]	; 0xffffffe3
   2ffc0:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   2ffc4:	eor	r3, r3, #1
   2ffc8:	uxtb	r3, r3
   2ffcc:	cmp	r3, #0
   2ffd0:	beq	2ffe8 <ftello64@plt+0x1e910>
   2ffd4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2ffd8:	mov	r0, r3
   2ffdc:	bl	16624 <ftello64@plt+0x4f4c>
   2ffe0:	mov	r3, #12
   2ffe4:	b	30018 <ftello64@plt+0x1e940>
   2ffe8:	ldr	r3, [fp, #-16]
   2ffec:	add	r3, r3, #1
   2fff0:	str	r3, [fp, #-16]
   2fff4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   2fff8:	ldr	r2, [r3, #4]
   2fffc:	ldr	r3, [fp, #-16]
   30000:	cmp	r2, r3
   30004:	bgt	2fd4c <ftello64@plt+0x1e674>
   30008:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3000c:	mov	r0, r3
   30010:	bl	16624 <ftello64@plt+0x4f4c>
   30014:	mov	r3, #0
   30018:	mov	r0, r3
   3001c:	sub	sp, fp, #8
   30020:	pop	{r4, fp, pc}
   30024:	push	{fp, lr}
   30028:	add	fp, sp, #4
   3002c:	sub	sp, sp, #56	; 0x38
   30030:	str	r0, [fp, #-40]	; 0xffffffd8
   30034:	str	r1, [fp, #-44]	; 0xffffffd4
   30038:	str	r2, [fp, #-48]	; 0xffffffd0
   3003c:	str	r3, [fp, #-52]	; 0xffffffcc
   30040:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30044:	ldr	r3, [r3, #4]
   30048:	cmp	r3, #0
   3004c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30050:	ldr	r2, [r3, #4]
   30054:	sub	r3, fp, #36	; 0x24
   30058:	mov	r1, r2
   3005c:	mov	r0, r3
   30060:	bl	1ccf0 <ftello64@plt+0xb618>
   30064:	str	r0, [fp, #-12]
   30068:	ldr	r3, [fp, #-12]
   3006c:	cmp	r3, #0
   30070:	movne	r3, #1
   30074:	moveq	r3, #0
   30078:	uxtb	r3, r3
   3007c:	cmp	r3, #0
   30080:	beq	3008c <ftello64@plt+0x1e9b4>
   30084:	ldr	r3, [fp, #-12]
   30088:	b	301d8 <ftello64@plt+0x1eb00>
   3008c:	mov	r3, #0
   30090:	str	r3, [fp, #-8]
   30094:	b	3019c <ftello64@plt+0x1eac4>
   30098:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3009c:	ldr	r2, [r3, #8]
   300a0:	ldr	r3, [fp, #-8]
   300a4:	lsl	r3, r3, #2
   300a8:	add	r3, r2, r3
   300ac:	ldr	r3, [r3]
   300b0:	str	r3, [fp, #-16]
   300b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   300b8:	ldr	r1, [r3, #24]
   300bc:	ldr	r2, [fp, #-16]
   300c0:	mov	r3, r2
   300c4:	lsl	r3, r3, #1
   300c8:	add	r3, r3, r2
   300cc:	lsl	r3, r3, #2
   300d0:	add	r3, r1, r3
   300d4:	str	r3, [fp, #-20]	; 0xffffffec
   300d8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   300dc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   300e0:	ldr	r1, [fp, #-20]	; 0xffffffec
   300e4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   300e8:	bl	2f494 <ftello64@plt+0x1ddbc>
   300ec:	str	r0, [fp, #-24]	; 0xffffffe8
   300f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   300f4:	cmn	r3, #1
   300f8:	bne	30140 <ftello64@plt+0x1ea68>
   300fc:	sub	r3, fp, #36	; 0x24
   30100:	ldr	r1, [fp, #-20]	; 0xffffffec
   30104:	mov	r0, r3
   30108:	bl	1d830 <ftello64@plt+0xc158>
   3010c:	str	r0, [fp, #-12]
   30110:	ldr	r3, [fp, #-12]
   30114:	cmp	r3, #0
   30118:	movne	r3, #1
   3011c:	moveq	r3, #0
   30120:	uxtb	r3, r3
   30124:	cmp	r3, #0
   30128:	beq	30190 <ftello64@plt+0x1eab8>
   3012c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30130:	mov	r0, r3
   30134:	bl	16624 <ftello64@plt+0x4f4c>
   30138:	ldr	r3, [fp, #-12]
   3013c:	b	301d8 <ftello64@plt+0x1eb00>
   30140:	sub	r1, fp, #36	; 0x24
   30144:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30148:	str	r3, [sp]
   3014c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30150:	ldr	r2, [fp, #-16]
   30154:	ldr	r0, [fp, #-40]	; 0xffffffd8
   30158:	bl	301e4 <ftello64@plt+0x1eb0c>
   3015c:	str	r0, [fp, #-12]
   30160:	ldr	r3, [fp, #-12]
   30164:	cmp	r3, #0
   30168:	movne	r3, #1
   3016c:	moveq	r3, #0
   30170:	uxtb	r3, r3
   30174:	cmp	r3, #0
   30178:	beq	30190 <ftello64@plt+0x1eab8>
   3017c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30180:	mov	r0, r3
   30184:	bl	16624 <ftello64@plt+0x4f4c>
   30188:	ldr	r3, [fp, #-12]
   3018c:	b	301d8 <ftello64@plt+0x1eb00>
   30190:	ldr	r3, [fp, #-8]
   30194:	add	r3, r3, #1
   30198:	str	r3, [fp, #-8]
   3019c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   301a0:	ldr	r2, [r3, #4]
   301a4:	ldr	r3, [fp, #-8]
   301a8:	cmp	r2, r3
   301ac:	bgt	30098 <ftello64@plt+0x1e9c0>
   301b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   301b4:	ldr	r3, [r3, #8]
   301b8:	mov	r0, r3
   301bc:	bl	16624 <ftello64@plt+0x4f4c>
   301c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   301c4:	mov	ip, r3
   301c8:	sub	r3, fp, #36	; 0x24
   301cc:	ldm	r3, {r0, r1, r2}
   301d0:	stm	ip, {r0, r1, r2}
   301d4:	mov	r3, #0
   301d8:	mov	r0, r3
   301dc:	sub	sp, fp, #4
   301e0:	pop	{fp, pc}
   301e4:	push	{fp, lr}
   301e8:	add	fp, sp, #4
   301ec:	sub	sp, sp, #40	; 0x28
   301f0:	str	r0, [fp, #-24]	; 0xffffffe8
   301f4:	str	r1, [fp, #-28]	; 0xffffffe4
   301f8:	str	r2, [fp, #-32]	; 0xffffffe0
   301fc:	str	r3, [fp, #-36]	; 0xffffffdc
   30200:	ldr	r3, [fp, #-32]	; 0xffffffe0
   30204:	str	r3, [fp, #-8]
   30208:	b	303b4 <ftello64@plt+0x1ecdc>
   3020c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30210:	ldr	r2, [r3]
   30214:	ldr	r3, [fp, #-8]
   30218:	lsl	r3, r3, #3
   3021c:	add	r3, r2, r3
   30220:	ldrb	r3, [r3, #4]
   30224:	mov	r2, r3
   30228:	ldr	r3, [fp, #4]
   3022c:	cmp	r2, r3
   30230:	bne	30294 <ftello64@plt+0x1ebbc>
   30234:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30238:	ldr	r2, [r3]
   3023c:	ldr	r3, [fp, #-8]
   30240:	lsl	r3, r3, #3
   30244:	add	r3, r2, r3
   30248:	ldr	r2, [r3]
   3024c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30250:	cmp	r2, r3
   30254:	bne	30294 <ftello64@plt+0x1ebbc>
   30258:	ldr	r3, [fp, #4]
   3025c:	cmp	r3, #9
   30260:	bne	303d0 <ftello64@plt+0x1ecf8>
   30264:	ldr	r1, [fp, #-8]
   30268:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3026c:	bl	1dc84 <ftello64@plt+0xc5ac>
   30270:	mov	r3, r0
   30274:	strb	r3, [fp, #-9]
   30278:	ldrb	r3, [fp, #-9]
   3027c:	eor	r3, r3, #1
   30280:	uxtb	r3, r3
   30284:	cmp	r3, #0
   30288:	beq	303d0 <ftello64@plt+0x1ecf8>
   3028c:	mov	r3, #12
   30290:	b	303e0 <ftello64@plt+0x1ed08>
   30294:	ldr	r1, [fp, #-8]
   30298:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3029c:	bl	1dc84 <ftello64@plt+0xc5ac>
   302a0:	mov	r3, r0
   302a4:	strb	r3, [fp, #-9]
   302a8:	ldrb	r3, [fp, #-9]
   302ac:	eor	r3, r3, #1
   302b0:	uxtb	r3, r3
   302b4:	cmp	r3, #0
   302b8:	beq	302c4 <ftello64@plt+0x1ebec>
   302bc:	mov	r3, #12
   302c0:	b	303e0 <ftello64@plt+0x1ed08>
   302c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   302c8:	ldr	r1, [r3, #20]
   302cc:	ldr	r2, [fp, #-8]
   302d0:	mov	r3, r2
   302d4:	lsl	r3, r3, #1
   302d8:	add	r3, r3, r2
   302dc:	lsl	r3, r3, #2
   302e0:	add	r3, r1, r3
   302e4:	ldr	r3, [r3, #4]
   302e8:	cmp	r3, #0
   302ec:	beq	303d8 <ftello64@plt+0x1ed00>
   302f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   302f4:	ldr	r1, [r3, #20]
   302f8:	ldr	r2, [fp, #-8]
   302fc:	mov	r3, r2
   30300:	lsl	r3, r3, #1
   30304:	add	r3, r3, r2
   30308:	lsl	r3, r3, #2
   3030c:	add	r3, r1, r3
   30310:	ldr	r3, [r3, #4]
   30314:	cmp	r3, #2
   30318:	bne	30388 <ftello64@plt+0x1ecb0>
   3031c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30320:	ldr	r1, [r3, #20]
   30324:	ldr	r2, [fp, #-8]
   30328:	mov	r3, r2
   3032c:	lsl	r3, r3, #1
   30330:	add	r3, r3, r2
   30334:	lsl	r3, r3, #2
   30338:	add	r3, r1, r3
   3033c:	ldr	r3, [r3, #8]
   30340:	add	r3, r3, #4
   30344:	ldr	r2, [r3]
   30348:	ldr	r3, [fp, #4]
   3034c:	str	r3, [sp]
   30350:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30354:	ldr	r1, [fp, #-28]	; 0xffffffe4
   30358:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3035c:	bl	301e4 <ftello64@plt+0x1eb0c>
   30360:	str	r0, [fp, #-16]
   30364:	ldr	r3, [fp, #-16]
   30368:	cmp	r3, #0
   3036c:	movne	r3, #1
   30370:	moveq	r3, #0
   30374:	uxtb	r3, r3
   30378:	cmp	r3, #0
   3037c:	beq	30388 <ftello64@plt+0x1ecb0>
   30380:	ldr	r3, [fp, #-16]
   30384:	b	303e0 <ftello64@plt+0x1ed08>
   30388:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3038c:	ldr	r1, [r3, #20]
   30390:	ldr	r2, [fp, #-8]
   30394:	mov	r3, r2
   30398:	lsl	r3, r3, #1
   3039c:	add	r3, r3, r2
   303a0:	lsl	r3, r3, #2
   303a4:	add	r3, r1, r3
   303a8:	ldr	r3, [r3, #8]
   303ac:	ldr	r3, [r3]
   303b0:	str	r3, [fp, #-8]
   303b4:	ldr	r1, [fp, #-8]
   303b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   303bc:	bl	1e094 <ftello64@plt+0xc9bc>
   303c0:	mov	r3, r0
   303c4:	cmp	r3, #0
   303c8:	beq	3020c <ftello64@plt+0x1eb34>
   303cc:	b	303dc <ftello64@plt+0x1ed04>
   303d0:	nop			; (mov r0, r0)
   303d4:	b	303dc <ftello64@plt+0x1ed04>
   303d8:	nop			; (mov r0, r0)
   303dc:	mov	r3, #0
   303e0:	mov	r0, r3
   303e4:	sub	sp, fp, #4
   303e8:	pop	{fp, pc}
   303ec:	push	{r4, fp, lr}
   303f0:	add	fp, sp, #8
   303f4:	sub	sp, sp, #84	; 0x54
   303f8:	str	r0, [fp, #-80]	; 0xffffffb0
   303fc:	str	r1, [fp, #-84]	; 0xffffffac
   30400:	str	r2, [fp, #-88]	; 0xffffffa8
   30404:	str	r3, [fp, #-92]	; 0xffffffa4
   30408:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3040c:	ldr	r3, [r3, #84]	; 0x54
   30410:	str	r3, [fp, #-20]	; 0xffffffec
   30414:	ldr	r1, [fp, #-88]	; 0xffffffa8
   30418:	ldr	r0, [fp, #-80]	; 0xffffffb0
   3041c:	bl	32c24 <ftello64@plt+0x2154c>
   30420:	str	r0, [fp, #-24]	; 0xffffffe8
   30424:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30428:	cmn	r3, #1
   3042c:	bne	30438 <ftello64@plt+0x1ed60>
   30430:	mov	r3, #0
   30434:	b	30804 <ftello64@plt+0x1f12c>
   30438:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3043c:	ldr	r1, [r3, #116]	; 0x74
   30440:	ldr	r2, [fp, #-24]	; 0xffffffe8
   30444:	mov	r3, r2
   30448:	lsl	r3, r3, #1
   3044c:	add	r3, r3, r2
   30450:	lsl	r3, r3, #3
   30454:	add	r3, r1, r3
   30458:	str	r3, [fp, #-16]
   3045c:	ldr	r3, [fp, #-16]
   30460:	ldr	r3, [r3]
   30464:	mov	r1, r3
   30468:	ldr	r0, [fp, #-84]	; 0xffffffac
   3046c:	bl	1e094 <ftello64@plt+0xc9bc>
   30470:	mov	r3, r0
   30474:	cmp	r3, #0
   30478:	beq	307d4 <ftello64@plt+0x1f0fc>
   3047c:	ldr	r3, [fp, #-16]
   30480:	ldr	r2, [r3, #12]
   30484:	ldr	r3, [fp, #-88]	; 0xffffffa8
   30488:	add	r2, r2, r3
   3048c:	ldr	r3, [fp, #-16]
   30490:	ldr	r3, [r3, #8]
   30494:	sub	r3, r2, r3
   30498:	str	r3, [fp, #-28]	; 0xffffffe4
   3049c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   304a0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   304a4:	cmp	r2, r3
   304a8:	bne	305e8 <ftello64@plt+0x1ef10>
   304ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   304b0:	ldr	r2, [r3, #20]
   304b4:	ldr	r3, [fp, #-16]
   304b8:	ldr	r3, [r3]
   304bc:	mov	r1, r3
   304c0:	mov	r3, r1
   304c4:	lsl	r3, r3, #1
   304c8:	add	r3, r3, r1
   304cc:	lsl	r3, r3, #2
   304d0:	add	r3, r2, r3
   304d4:	ldr	r3, [r3, #8]
   304d8:	ldr	r3, [r3]
   304dc:	str	r3, [fp, #-32]	; 0xffffffe0
   304e0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   304e4:	ldr	r0, [fp, #-84]	; 0xffffffac
   304e8:	bl	1e094 <ftello64@plt+0xc9bc>
   304ec:	mov	r3, r0
   304f0:	cmp	r3, #0
   304f4:	bne	307dc <ftello64@plt+0x1f104>
   304f8:	sub	r3, fp, #60	; 0x3c
   304fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   30500:	mov	r0, r3
   30504:	bl	1cd74 <ftello64@plt+0xb69c>
   30508:	mov	r3, r0
   3050c:	str	r3, [fp, #-48]	; 0xffffffd0
   30510:	sub	r1, fp, #60	; 0x3c
   30514:	ldr	r3, [fp, #4]
   30518:	ldr	r2, [fp, #-92]	; 0xffffffa4
   3051c:	ldr	r0, [fp, #-20]	; 0xffffffec
   30520:	bl	30024 <ftello64@plt+0x1e94c>
   30524:	str	r0, [fp, #-40]	; 0xffffffd8
   30528:	sub	r3, fp, #60	; 0x3c
   3052c:	mov	r1, r3
   30530:	ldr	r0, [fp, #-84]	; 0xffffffac
   30534:	bl	1d830 <ftello64@plt+0xc158>
   30538:	str	r0, [fp, #-44]	; 0xffffffd4
   3053c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   30540:	mov	r0, r3
   30544:	bl	16624 <ftello64@plt+0x4f4c>
   30548:	ldr	r3, [fp, #-48]	; 0xffffffd0
   3054c:	cmp	r3, #0
   30550:	movne	r3, #1
   30554:	moveq	r3, #0
   30558:	uxtb	r3, r3
   3055c:	cmp	r3, #0
   30560:	bne	30580 <ftello64@plt+0x1eea8>
   30564:	ldr	r3, [fp, #-40]	; 0xffffffd8
   30568:	cmp	r3, #0
   3056c:	movne	r3, #1
   30570:	moveq	r3, #0
   30574:	uxtb	r3, r3
   30578:	cmp	r3, #0
   3057c:	beq	30588 <ftello64@plt+0x1eeb0>
   30580:	mov	r3, #1
   30584:	b	3058c <ftello64@plt+0x1eeb4>
   30588:	mov	r3, #0
   3058c:	cmp	r3, #0
   30590:	bne	305b0 <ftello64@plt+0x1eed8>
   30594:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30598:	cmp	r3, #0
   3059c:	movne	r3, #1
   305a0:	moveq	r3, #0
   305a4:	uxtb	r3, r3
   305a8:	cmp	r3, #0
   305ac:	beq	30438 <ftello64@plt+0x1ed60>
   305b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   305b4:	cmp	r3, #0
   305b8:	bne	305d8 <ftello64@plt+0x1ef00>
   305bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   305c0:	cmp	r3, #0
   305c4:	beq	305d0 <ftello64@plt+0x1eef8>
   305c8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   305cc:	b	305dc <ftello64@plt+0x1ef04>
   305d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   305d4:	b	305dc <ftello64@plt+0x1ef04>
   305d8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   305dc:	str	r3, [fp, #-48]	; 0xffffffd0
   305e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   305e4:	b	30804 <ftello64@plt+0x1f12c>
   305e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   305ec:	ldr	r2, [r3, #12]
   305f0:	ldr	r3, [fp, #-16]
   305f4:	ldr	r3, [r3]
   305f8:	lsl	r3, r3, #2
   305fc:	add	r3, r2, r3
   30600:	ldr	r3, [r3]
   30604:	str	r3, [fp, #-32]	; 0xffffffe0
   30608:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3060c:	ldr	r2, [r3, #100]	; 0x64
   30610:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30614:	lsl	r3, r3, #2
   30618:	add	r3, r2, r3
   3061c:	ldr	r3, [r3]
   30620:	cmp	r3, #0
   30624:	beq	30708 <ftello64@plt+0x1f030>
   30628:	ldr	r3, [fp, #-80]	; 0xffffffb0
   3062c:	ldr	r2, [r3, #100]	; 0x64
   30630:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30634:	lsl	r3, r3, #2
   30638:	add	r3, r2, r3
   3063c:	ldr	r3, [r3]
   30640:	add	r3, r3, #4
   30644:	ldr	r1, [fp, #-32]	; 0xffffffe0
   30648:	mov	r0, r3
   3064c:	bl	1e094 <ftello64@plt+0xc9bc>
   30650:	mov	r3, r0
   30654:	cmp	r3, #0
   30658:	bne	307e4 <ftello64@plt+0x1f10c>
   3065c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30660:	ldr	r2, [r3, #100]	; 0x64
   30664:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30668:	lsl	r3, r3, #2
   3066c:	add	r3, r2, r3
   30670:	ldr	r3, [r3]
   30674:	add	r2, r3, #4
   30678:	sub	r3, fp, #72	; 0x48
   3067c:	mov	r1, r2
   30680:	mov	r0, r3
   30684:	bl	1cf28 <ftello64@plt+0xb850>
   30688:	mov	r3, r0
   3068c:	str	r3, [fp, #-48]	; 0xffffffd0
   30690:	sub	r3, fp, #72	; 0x48
   30694:	ldr	r1, [fp, #-32]	; 0xffffffe0
   30698:	mov	r0, r3
   3069c:	bl	1dc84 <ftello64@plt+0xc5ac>
   306a0:	mov	r3, r0
   306a4:	strb	r3, [fp, #-33]	; 0xffffffdf
   306a8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   306ac:	cmp	r3, #0
   306b0:	movne	r3, #1
   306b4:	moveq	r3, #0
   306b8:	uxtb	r3, r3
   306bc:	cmp	r3, #0
   306c0:	bne	306d8 <ftello64@plt+0x1f000>
   306c4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   306c8:	eor	r3, r3, #1
   306cc:	uxtb	r3, r3
   306d0:	cmp	r3, #0
   306d4:	beq	30744 <ftello64@plt+0x1f06c>
   306d8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   306dc:	mov	r0, r3
   306e0:	bl	16624 <ftello64@plt+0x4f4c>
   306e4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   306e8:	cmp	r3, #0
   306ec:	beq	306f8 <ftello64@plt+0x1f020>
   306f0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   306f4:	b	306fc <ftello64@plt+0x1f024>
   306f8:	mov	r3, #12
   306fc:	str	r3, [fp, #-48]	; 0xffffffd0
   30700:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30704:	b	30804 <ftello64@plt+0x1f12c>
   30708:	sub	r3, fp, #72	; 0x48
   3070c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   30710:	mov	r0, r3
   30714:	bl	1cd74 <ftello64@plt+0xb69c>
   30718:	mov	r3, r0
   3071c:	str	r3, [fp, #-48]	; 0xffffffd0
   30720:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30724:	cmp	r3, #0
   30728:	movne	r3, #1
   3072c:	moveq	r3, #0
   30730:	uxtb	r3, r3
   30734:	cmp	r3, #0
   30738:	beq	30744 <ftello64@plt+0x1f06c>
   3073c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   30740:	b	30804 <ftello64@plt+0x1f12c>
   30744:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30748:	ldr	r2, [r3, #100]	; 0x64
   3074c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30750:	lsl	r3, r3, #2
   30754:	add	r4, r2, r3
   30758:	sub	r2, fp, #72	; 0x48
   3075c:	sub	r3, fp, #48	; 0x30
   30760:	ldr	r1, [fp, #-20]	; 0xffffffec
   30764:	mov	r0, r3
   30768:	bl	1e6c0 <ftello64@plt+0xcfe8>
   3076c:	mov	r3, r0
   30770:	str	r3, [r4]
   30774:	ldr	r3, [fp, #-64]	; 0xffffffc0
   30778:	mov	r0, r3
   3077c:	bl	16624 <ftello64@plt+0x4f4c>
   30780:	ldr	r3, [fp, #-80]	; 0xffffffb0
   30784:	ldr	r2, [r3, #100]	; 0x64
   30788:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3078c:	lsl	r3, r3, #2
   30790:	add	r3, r2, r3
   30794:	ldr	r3, [r3]
   30798:	cmp	r3, #0
   3079c:	moveq	r3, #1
   307a0:	movne	r3, #0
   307a4:	uxtb	r3, r3
   307a8:	cmp	r3, #0
   307ac:	beq	307e8 <ftello64@plt+0x1f110>
   307b0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   307b4:	cmp	r3, #0
   307b8:	movne	r3, #1
   307bc:	moveq	r3, #0
   307c0:	uxtb	r3, r3
   307c4:	cmp	r3, #0
   307c8:	beq	307e8 <ftello64@plt+0x1f110>
   307cc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   307d0:	b	30804 <ftello64@plt+0x1f12c>
   307d4:	nop			; (mov r0, r0)
   307d8:	b	307e8 <ftello64@plt+0x1f110>
   307dc:	nop			; (mov r0, r0)
   307e0:	b	307e8 <ftello64@plt+0x1f110>
   307e4:	nop			; (mov r0, r0)
   307e8:	ldr	r3, [fp, #-16]
   307ec:	add	r2, r3, #24
   307f0:	str	r2, [fp, #-16]
   307f4:	ldrb	r3, [r3, #20]
   307f8:	cmp	r3, #0
   307fc:	bne	3045c <ftello64@plt+0x1ed84>
   30800:	mov	r3, #0
   30804:	mov	r0, r3
   30808:	sub	sp, fp, #8
   3080c:	pop	{r4, fp, pc}
   30810:	push	{fp, lr}
   30814:	add	fp, sp, #4
   30818:	sub	sp, sp, #14400	; 0x3840
   3081c:	sub	sp, sp, #32
   30820:	sub	r3, fp, #12288	; 0x3000
   30824:	sub	r3, r3, #4
   30828:	str	r0, [r3, #-2140]	; 0xfffff7a4
   3082c:	sub	r3, fp, #12288	; 0x3000
   30830:	sub	r3, r3, #4
   30834:	str	r1, [r3, #-2144]	; 0xfffff7a0
   30838:	mov	r3, #0
   3083c:	strb	r3, [fp, #-17]	; 0xffffffef
   30840:	sub	r3, fp, #12288	; 0x3000
   30844:	sub	r3, r3, #4
   30848:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   3084c:	mov	r2, #0
   30850:	str	r2, [r3, #44]	; 0x2c
   30854:	sub	r3, fp, #12288	; 0x3000
   30858:	sub	r3, r3, #4
   3085c:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   30860:	ldr	r2, [r3, #44]	; 0x2c
   30864:	sub	r3, fp, #12288	; 0x3000
   30868:	sub	r3, r3, #4
   3086c:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   30870:	str	r2, [r3, #48]	; 0x30
   30874:	sub	r3, fp, #14400	; 0x3840
   30878:	sub	r3, r3, #4
   3087c:	sub	r3, r3, #20
   30880:	sub	r2, fp, #6208	; 0x1840
   30884:	sub	r2, r2, #4
   30888:	sub	r2, r2, #20
   3088c:	sub	r1, fp, #12288	; 0x3000
   30890:	sub	r1, r1, #4
   30894:	sub	r0, fp, #12288	; 0x3000
   30898:	sub	r0, r0, #4
   3089c:	ldr	r1, [r1, #-2144]	; 0xfffff7a0
   308a0:	ldr	r0, [r0, #-2140]	; 0xfffff7a4
   308a4:	bl	312ac <ftello64@plt+0x1fbd4>
   308a8:	str	r0, [fp, #-36]	; 0xffffffdc
   308ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   308b0:	cmp	r3, #0
   308b4:	movle	r3, #1
   308b8:	movgt	r3, #0
   308bc:	uxtb	r3, r3
   308c0:	cmp	r3, #0
   308c4:	beq	30938 <ftello64@plt+0x1f260>
   308c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   308cc:	cmp	r3, #0
   308d0:	bne	30930 <ftello64@plt+0x1f258>
   308d4:	mov	r1, #256	; 0x100
   308d8:	mov	r0, #4
   308dc:	bl	351fc <ftello64@plt+0x23b24>
   308e0:	mov	r3, r0
   308e4:	mov	r2, r3
   308e8:	sub	r3, fp, #12288	; 0x3000
   308ec:	sub	r3, r3, #4
   308f0:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   308f4:	str	r2, [r3, #44]	; 0x2c
   308f8:	sub	r3, fp, #12288	; 0x3000
   308fc:	sub	r3, r3, #4
   30900:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   30904:	ldr	r3, [r3, #44]	; 0x2c
   30908:	cmp	r3, #0
   3090c:	moveq	r3, #1
   30910:	movne	r3, #0
   30914:	uxtb	r3, r3
   30918:	cmp	r3, #0
   3091c:	beq	30928 <ftello64@plt+0x1f250>
   30920:	mov	r3, #0
   30924:	b	312a0 <ftello64@plt+0x1fbc8>
   30928:	mov	r3, #1
   3092c:	b	312a0 <ftello64@plt+0x1fbc8>
   30930:	mov	r3, #0
   30934:	b	312a0 <ftello64@plt+0x1fbc8>
   30938:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3093c:	add	r2, r3, #1
   30940:	sub	r3, fp, #3120	; 0xc30
   30944:	sub	r3, r3, #4
   30948:	sub	r3, r3, #4
   3094c:	mov	r1, r2
   30950:	mov	r0, r3
   30954:	bl	1ccf0 <ftello64@plt+0xb618>
   30958:	mov	r3, r0
   3095c:	str	r3, [fp, #-44]	; 0xffffffd4
   30960:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30964:	cmp	r3, #0
   30968:	movne	r3, #1
   3096c:	moveq	r3, #0
   30970:	uxtb	r3, r3
   30974:	cmp	r3, #0
   30978:	beq	30a14 <ftello64@plt+0x1f33c>
   3097c:	b	309a4 <ftello64@plt+0x1f2cc>
   30980:	nop			; (mov r0, r0)
   30984:	b	309a4 <ftello64@plt+0x1f2cc>
   30988:	nop			; (mov r0, r0)
   3098c:	b	309a4 <ftello64@plt+0x1f2cc>
   30990:	nop			; (mov r0, r0)
   30994:	b	309a4 <ftello64@plt+0x1f2cc>
   30998:	nop			; (mov r0, r0)
   3099c:	b	309a4 <ftello64@plt+0x1f2cc>
   309a0:	nop			; (mov r0, r0)
   309a4:	ldr	r3, [fp, #-3120]	; 0xfffff3d0
   309a8:	mov	r0, r3
   309ac:	bl	16624 <ftello64@plt+0x4f4c>
   309b0:	mov	r3, #0
   309b4:	str	r3, [fp, #-8]
   309b8:	b	309fc <ftello64@plt+0x1f324>
   309bc:	ldr	r2, [fp, #-8]
   309c0:	mov	r3, r2
   309c4:	lsl	r3, r3, #1
   309c8:	add	r3, r3, r2
   309cc:	lsl	r3, r3, #2
   309d0:	mov	r2, r3
   309d4:	sub	r3, fp, #6208	; 0x1840
   309d8:	sub	r3, r3, #4
   309dc:	sub	r3, r3, #20
   309e0:	add	r3, r3, r2
   309e4:	ldr	r3, [r3, #8]
   309e8:	mov	r0, r3
   309ec:	bl	16624 <ftello64@plt+0x4f4c>
   309f0:	ldr	r3, [fp, #-8]
   309f4:	add	r3, r3, #1
   309f8:	str	r3, [fp, #-8]
   309fc:	ldr	r2, [fp, #-8]
   30a00:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30a04:	cmp	r2, r3
   30a08:	blt	309bc <ftello64@plt+0x1f2e4>
   30a0c:	mov	r3, #0
   30a10:	b	312a0 <ftello64@plt+0x1fbc8>
   30a14:	sub	r3, fp, #3152	; 0xc50
   30a18:	sub	r3, r3, #4
   30a1c:	sub	r3, r3, #4
   30a20:	mov	r0, r3
   30a24:	bl	19f5c <ftello64@plt+0x8884>
   30a28:	mov	r3, #0
   30a2c:	str	r3, [fp, #-8]
   30a30:	b	30dfc <ftello64@plt+0x1f724>
   30a34:	mov	r3, #0
   30a38:	str	r3, [fp, #-3124]	; 0xfffff3cc
   30a3c:	mov	r3, #0
   30a40:	str	r3, [fp, #-12]
   30a44:	b	30b24 <ftello64@plt+0x1f44c>
   30a48:	sub	r3, fp, #12288	; 0x3000
   30a4c:	sub	r3, r3, #4
   30a50:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   30a54:	ldr	r1, [r3, #12]
   30a58:	sub	r3, fp, #4096	; 0x1000
   30a5c:	sub	r3, r3, #4
   30a60:	mov	r0, r3
   30a64:	ldr	r2, [fp, #-8]
   30a68:	mov	r3, r2
   30a6c:	lsl	r3, r3, #1
   30a70:	add	r3, r3, r2
   30a74:	lsl	r3, r3, #2
   30a78:	add	r3, r0, r3
   30a7c:	sub	r3, r3, #2112	; 0x840
   30a80:	sub	r3, r3, #12
   30a84:	ldr	r2, [r3]
   30a88:	ldr	r3, [fp, #-12]
   30a8c:	lsl	r3, r3, #2
   30a90:	add	r3, r2, r3
   30a94:	ldr	r3, [r3]
   30a98:	lsl	r3, r3, #2
   30a9c:	add	r3, r1, r3
   30aa0:	ldr	r3, [r3]
   30aa4:	str	r3, [fp, #-40]	; 0xffffffd8
   30aa8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   30aac:	cmn	r3, #1
   30ab0:	beq	30b18 <ftello64@plt+0x1f440>
   30ab4:	sub	r3, fp, #12288	; 0x3000
   30ab8:	sub	r3, r3, #4
   30abc:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   30ac0:	ldr	r1, [r3, #24]
   30ac4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   30ac8:	mov	r3, r2
   30acc:	lsl	r3, r3, #1
   30ad0:	add	r3, r3, r2
   30ad4:	lsl	r3, r3, #2
   30ad8:	add	r2, r1, r3
   30adc:	sub	r3, fp, #3120	; 0xc30
   30ae0:	sub	r3, r3, #4
   30ae4:	sub	r3, r3, #4
   30ae8:	mov	r1, r2
   30aec:	mov	r0, r3
   30af0:	bl	1d830 <ftello64@plt+0xc158>
   30af4:	mov	r3, r0
   30af8:	str	r3, [fp, #-44]	; 0xffffffd4
   30afc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30b00:	cmp	r3, #0
   30b04:	movne	r3, #1
   30b08:	moveq	r3, #0
   30b0c:	uxtb	r3, r3
   30b10:	cmp	r3, #0
   30b14:	bne	30980 <ftello64@plt+0x1f2a8>
   30b18:	ldr	r3, [fp, #-12]
   30b1c:	add	r3, r3, #1
   30b20:	str	r3, [fp, #-12]
   30b24:	sub	r3, fp, #4096	; 0x1000
   30b28:	sub	r3, r3, #4
   30b2c:	mov	r1, r3
   30b30:	ldr	r2, [fp, #-8]
   30b34:	mov	r3, r2
   30b38:	lsl	r3, r3, #1
   30b3c:	add	r3, r3, r2
   30b40:	lsl	r3, r3, #2
   30b44:	add	r3, r1, r3
   30b48:	sub	r3, r3, #2128	; 0x850
   30b4c:	ldr	r2, [r3]
   30b50:	ldr	r3, [fp, #-12]
   30b54:	cmp	r2, r3
   30b58:	bgt	30a48 <ftello64@plt+0x1f370>
   30b5c:	sub	r2, fp, #3120	; 0xc30
   30b60:	sub	r2, r2, #4
   30b64:	sub	r2, r2, #4
   30b68:	sub	r3, fp, #12288	; 0x3000
   30b6c:	sub	r3, r3, #4
   30b70:	mov	r1, r3
   30b74:	sub	r0, fp, #44	; 0x2c
   30b78:	mov	r3, #0
   30b7c:	ldr	r1, [r1, #-2140]	; 0xfffff7a4
   30b80:	bl	1e82c <ftello64@plt+0xd154>
   30b84:	mov	r2, r0
   30b88:	ldr	r3, [fp, #-8]
   30b8c:	lsl	r3, r3, #2
   30b90:	sub	r1, fp, #4
   30b94:	add	r3, r1, r3
   30b98:	str	r2, [r3, #-1064]	; 0xfffffbd8
   30b9c:	ldr	r3, [fp, #-8]
   30ba0:	lsl	r3, r3, #2
   30ba4:	sub	r2, fp, #4
   30ba8:	add	r3, r2, r3
   30bac:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   30bb0:	cmp	r3, #0
   30bb4:	moveq	r3, #1
   30bb8:	movne	r3, #0
   30bbc:	uxtb	r3, r3
   30bc0:	cmp	r3, #0
   30bc4:	beq	30be4 <ftello64@plt+0x1f50c>
   30bc8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30bcc:	cmp	r3, #0
   30bd0:	movne	r3, #1
   30bd4:	moveq	r3, #0
   30bd8:	uxtb	r3, r3
   30bdc:	cmp	r3, #0
   30be0:	bne	30988 <ftello64@plt+0x1f2b0>
   30be4:	ldr	r3, [fp, #-8]
   30be8:	lsl	r3, r3, #2
   30bec:	sub	r2, fp, #4
   30bf0:	add	r3, r2, r3
   30bf4:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   30bf8:	ldrb	r3, [r3, #52]	; 0x34
   30bfc:	bic	r3, r3, #127	; 0x7f
   30c00:	uxtb	r3, r3
   30c04:	cmp	r3, #0
   30c08:	beq	30d70 <ftello64@plt+0x1f698>
   30c0c:	sub	r2, fp, #3120	; 0xc30
   30c10:	sub	r2, r2, #4
   30c14:	sub	r2, r2, #4
   30c18:	sub	r3, fp, #12288	; 0x3000
   30c1c:	sub	r3, r3, #4
   30c20:	mov	r1, r3
   30c24:	sub	r0, fp, #44	; 0x2c
   30c28:	mov	r3, #1
   30c2c:	ldr	r1, [r1, #-2140]	; 0xfffff7a4
   30c30:	bl	1e82c <ftello64@plt+0xd154>
   30c34:	mov	r2, r0
   30c38:	ldr	r3, [fp, #-8]
   30c3c:	lsl	r3, r3, #2
   30c40:	sub	r1, fp, #4
   30c44:	add	r3, r1, r3
   30c48:	str	r2, [r3, #-2088]	; 0xfffff7d8
   30c4c:	ldr	r3, [fp, #-8]
   30c50:	lsl	r3, r3, #2
   30c54:	sub	r2, fp, #4
   30c58:	add	r3, r2, r3
   30c5c:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   30c60:	cmp	r3, #0
   30c64:	moveq	r3, #1
   30c68:	movne	r3, #0
   30c6c:	uxtb	r3, r3
   30c70:	cmp	r3, #0
   30c74:	beq	30c94 <ftello64@plt+0x1f5bc>
   30c78:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30c7c:	cmp	r3, #0
   30c80:	movne	r3, #1
   30c84:	moveq	r3, #0
   30c88:	uxtb	r3, r3
   30c8c:	cmp	r3, #0
   30c90:	bne	30990 <ftello64@plt+0x1f2b8>
   30c94:	ldr	r3, [fp, #-8]
   30c98:	lsl	r3, r3, #2
   30c9c:	sub	r2, fp, #4
   30ca0:	add	r3, r2, r3
   30ca4:	ldr	r2, [r3, #-1064]	; 0xfffffbd8
   30ca8:	ldr	r3, [fp, #-8]
   30cac:	lsl	r3, r3, #2
   30cb0:	sub	r1, fp, #4
   30cb4:	add	r3, r1, r3
   30cb8:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   30cbc:	cmp	r2, r3
   30cc0:	beq	30ce4 <ftello64@plt+0x1f60c>
   30cc4:	sub	r3, fp, #12288	; 0x3000
   30cc8:	sub	r3, r3, #4
   30ccc:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   30cd0:	ldr	r3, [r3, #92]	; 0x5c
   30cd4:	cmp	r3, #1
   30cd8:	ble	30ce4 <ftello64@plt+0x1f60c>
   30cdc:	mov	r3, #1
   30ce0:	strb	r3, [fp, #-17]	; 0xffffffef
   30ce4:	sub	r2, fp, #3120	; 0xc30
   30ce8:	sub	r2, r2, #4
   30cec:	sub	r2, r2, #4
   30cf0:	sub	r3, fp, #12288	; 0x3000
   30cf4:	sub	r3, r3, #4
   30cf8:	mov	r1, r3
   30cfc:	sub	r0, fp, #44	; 0x2c
   30d00:	mov	r3, #2
   30d04:	ldr	r1, [r1, #-2140]	; 0xfffff7a4
   30d08:	bl	1e82c <ftello64@plt+0xd154>
   30d0c:	mov	r2, r0
   30d10:	ldr	r3, [fp, #-8]
   30d14:	lsl	r3, r3, #2
   30d18:	sub	r1, fp, #4
   30d1c:	add	r3, r1, r3
   30d20:	str	r2, [r3, #-3112]	; 0xfffff3d8
   30d24:	ldr	r3, [fp, #-8]
   30d28:	lsl	r3, r3, #2
   30d2c:	sub	r2, fp, #4
   30d30:	add	r3, r2, r3
   30d34:	ldr	r3, [r3, #-3112]	; 0xfffff3d8
   30d38:	cmp	r3, #0
   30d3c:	moveq	r3, #1
   30d40:	movne	r3, #0
   30d44:	uxtb	r3, r3
   30d48:	cmp	r3, #0
   30d4c:	beq	30dc0 <ftello64@plt+0x1f6e8>
   30d50:	ldr	r3, [fp, #-44]	; 0xffffffd4
   30d54:	cmp	r3, #0
   30d58:	movne	r3, #1
   30d5c:	moveq	r3, #0
   30d60:	uxtb	r3, r3
   30d64:	cmp	r3, #0
   30d68:	beq	30dc0 <ftello64@plt+0x1f6e8>
   30d6c:	b	309a4 <ftello64@plt+0x1f2cc>
   30d70:	ldr	r3, [fp, #-8]
   30d74:	lsl	r3, r3, #2
   30d78:	sub	r2, fp, #4
   30d7c:	add	r3, r2, r3
   30d80:	ldr	r2, [r3, #-1064]	; 0xfffffbd8
   30d84:	ldr	r3, [fp, #-8]
   30d88:	lsl	r3, r3, #2
   30d8c:	sub	r1, fp, #4
   30d90:	add	r3, r1, r3
   30d94:	str	r2, [r3, #-2088]	; 0xfffff7d8
   30d98:	ldr	r3, [fp, #-8]
   30d9c:	lsl	r3, r3, #2
   30da0:	sub	r2, fp, #4
   30da4:	add	r3, r2, r3
   30da8:	ldr	r2, [r3, #-1064]	; 0xfffffbd8
   30dac:	ldr	r3, [fp, #-8]
   30db0:	lsl	r3, r3, #2
   30db4:	sub	r1, fp, #4
   30db8:	add	r3, r1, r3
   30dbc:	str	r2, [r3, #-3112]	; 0xfffff3d8
   30dc0:	sub	r3, fp, #14400	; 0x3840
   30dc4:	sub	r3, r3, #4
   30dc8:	sub	r3, r3, #20
   30dcc:	ldr	r2, [fp, #-8]
   30dd0:	lsl	r2, r2, #5
   30dd4:	add	r2, r3, r2
   30dd8:	sub	r3, fp, #3152	; 0xc50
   30ddc:	sub	r3, r3, #4
   30de0:	sub	r3, r3, #4
   30de4:	mov	r1, r2
   30de8:	mov	r0, r3
   30dec:	bl	1a054 <ftello64@plt+0x897c>
   30df0:	ldr	r3, [fp, #-8]
   30df4:	add	r3, r3, #1
   30df8:	str	r3, [fp, #-8]
   30dfc:	ldr	r2, [fp, #-8]
   30e00:	ldr	r3, [fp, #-36]	; 0xffffffdc
   30e04:	cmp	r2, r3
   30e08:	blt	30a34 <ftello64@plt+0x1f35c>
   30e0c:	ldrb	r3, [fp, #-17]	; 0xffffffef
   30e10:	cmp	r3, #0
   30e14:	bne	30fd0 <ftello64@plt+0x1f8f8>
   30e18:	mov	r1, #256	; 0x100
   30e1c:	mov	r0, #4
   30e20:	bl	351fc <ftello64@plt+0x23b24>
   30e24:	mov	r3, r0
   30e28:	mov	r2, r3
   30e2c:	sub	r3, fp, #12288	; 0x3000
   30e30:	sub	r3, r3, #4
   30e34:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   30e38:	str	r2, [r3, #44]	; 0x2c
   30e3c:	sub	r3, fp, #12288	; 0x3000
   30e40:	sub	r3, r3, #4
   30e44:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   30e48:	ldr	r3, [r3, #44]	; 0x2c
   30e4c:	str	r3, [fp, #-32]	; 0xffffffe0
   30e50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   30e54:	cmp	r3, #0
   30e58:	moveq	r3, #1
   30e5c:	movne	r3, #0
   30e60:	uxtb	r3, r3
   30e64:	cmp	r3, #0
   30e68:	bne	30998 <ftello64@plt+0x1f2c0>
   30e6c:	mov	r3, #0
   30e70:	str	r3, [fp, #-8]
   30e74:	b	30fc0 <ftello64@plt+0x1f8e8>
   30e78:	ldr	r3, [fp, #-8]
   30e7c:	lsl	r3, r3, #5
   30e80:	str	r3, [fp, #-16]
   30e84:	ldr	r3, [fp, #-8]
   30e88:	lsl	r3, r3, #2
   30e8c:	sub	r2, fp, #4
   30e90:	add	r3, r2, r3
   30e94:	ldr	r3, [r3, #-3156]	; 0xfffff3ac
   30e98:	str	r3, [fp, #-24]	; 0xffffffe8
   30e9c:	mov	r3, #1
   30ea0:	str	r3, [fp, #-28]	; 0xffffffe4
   30ea4:	b	30fa8 <ftello64@plt+0x1f8d0>
   30ea8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30eac:	and	r3, r3, #1
   30eb0:	cmp	r3, #0
   30eb4:	beq	30f84 <ftello64@plt+0x1f8ac>
   30eb8:	mov	r3, #0
   30ebc:	str	r3, [fp, #-12]
   30ec0:	b	30ed0 <ftello64@plt+0x1f7f8>
   30ec4:	ldr	r3, [fp, #-12]
   30ec8:	add	r3, r3, #1
   30ecc:	str	r3, [fp, #-12]
   30ed0:	sub	r3, fp, #12288	; 0x3000
   30ed4:	sub	r3, r3, #4
   30ed8:	mov	r1, r3
   30edc:	ldr	r3, [fp, #-12]
   30ee0:	lsl	r2, r3, #3
   30ee4:	ldr	r3, [fp, #-8]
   30ee8:	add	r3, r2, r3
   30eec:	lsl	r3, r3, #2
   30ef0:	add	r3, r1, r3
   30ef4:	ldr	r2, [r3, #-2132]	; 0xfffff7ac
   30ef8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30efc:	and	r3, r3, r2
   30f00:	cmp	r3, #0
   30f04:	beq	30ec4 <ftello64@plt+0x1f7ec>
   30f08:	sub	r3, fp, #12288	; 0x3000
   30f0c:	sub	r3, r3, #4
   30f10:	ldr	r3, [r3, #-2140]	; 0xfffff7a4
   30f14:	ldr	r2, [fp, #-8]
   30f18:	add	r2, r2, #24
   30f1c:	ldr	r2, [r3, r2, lsl #2]
   30f20:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30f24:	and	r3, r3, r2
   30f28:	cmp	r3, #0
   30f2c:	beq	30f5c <ftello64@plt+0x1f884>
   30f30:	ldr	r3, [fp, #-16]
   30f34:	lsl	r3, r3, #2
   30f38:	ldr	r2, [fp, #-32]	; 0xffffffe0
   30f3c:	add	r2, r2, r3
   30f40:	ldr	r3, [fp, #-12]
   30f44:	lsl	r3, r3, #2
   30f48:	sub	r1, fp, #4
   30f4c:	add	r3, r1, r3
   30f50:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   30f54:	str	r3, [r2]
   30f58:	b	30f84 <ftello64@plt+0x1f8ac>
   30f5c:	ldr	r3, [fp, #-16]
   30f60:	lsl	r3, r3, #2
   30f64:	ldr	r2, [fp, #-32]	; 0xffffffe0
   30f68:	add	r2, r2, r3
   30f6c:	ldr	r3, [fp, #-12]
   30f70:	lsl	r3, r3, #2
   30f74:	sub	r1, fp, #4
   30f78:	add	r3, r1, r3
   30f7c:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   30f80:	str	r3, [r2]
   30f84:	ldr	r3, [fp, #-28]	; 0xffffffe4
   30f88:	lsl	r3, r3, #1
   30f8c:	str	r3, [fp, #-28]	; 0xffffffe4
   30f90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30f94:	lsr	r3, r3, #1
   30f98:	str	r3, [fp, #-24]	; 0xffffffe8
   30f9c:	ldr	r3, [fp, #-16]
   30fa0:	add	r3, r3, #1
   30fa4:	str	r3, [fp, #-16]
   30fa8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   30fac:	cmp	r3, #0
   30fb0:	bne	30ea8 <ftello64@plt+0x1f7d0>
   30fb4:	ldr	r3, [fp, #-8]
   30fb8:	add	r3, r3, #1
   30fbc:	str	r3, [fp, #-8]
   30fc0:	ldr	r3, [fp, #-8]
   30fc4:	cmp	r3, #7
   30fc8:	ble	30e78 <ftello64@plt+0x1f7a0>
   30fcc:	b	3115c <ftello64@plt+0x1fa84>
   30fd0:	mov	r1, #512	; 0x200
   30fd4:	mov	r0, #4
   30fd8:	bl	351fc <ftello64@plt+0x23b24>
   30fdc:	mov	r3, r0
   30fe0:	mov	r2, r3
   30fe4:	sub	r3, fp, #12288	; 0x3000
   30fe8:	sub	r3, r3, #4
   30fec:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   30ff0:	str	r2, [r3, #48]	; 0x30
   30ff4:	sub	r3, fp, #12288	; 0x3000
   30ff8:	sub	r3, r3, #4
   30ffc:	ldr	r3, [r3, #-2144]	; 0xfffff7a0
   31000:	ldr	r3, [r3, #48]	; 0x30
   31004:	str	r3, [fp, #-32]	; 0xffffffe0
   31008:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3100c:	cmp	r3, #0
   31010:	moveq	r3, #1
   31014:	movne	r3, #0
   31018:	uxtb	r3, r3
   3101c:	cmp	r3, #0
   31020:	bne	309a0 <ftello64@plt+0x1f2c8>
   31024:	mov	r3, #0
   31028:	str	r3, [fp, #-8]
   3102c:	b	31150 <ftello64@plt+0x1fa78>
   31030:	ldr	r3, [fp, #-8]
   31034:	lsl	r3, r3, #5
   31038:	str	r3, [fp, #-16]
   3103c:	ldr	r3, [fp, #-8]
   31040:	lsl	r3, r3, #2
   31044:	sub	r2, fp, #4
   31048:	add	r3, r2, r3
   3104c:	ldr	r3, [r3, #-3156]	; 0xfffff3ac
   31050:	str	r3, [fp, #-24]	; 0xffffffe8
   31054:	mov	r3, #1
   31058:	str	r3, [fp, #-28]	; 0xffffffe4
   3105c:	b	31138 <ftello64@plt+0x1fa60>
   31060:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31064:	and	r3, r3, #1
   31068:	cmp	r3, #0
   3106c:	beq	31114 <ftello64@plt+0x1fa3c>
   31070:	mov	r3, #0
   31074:	str	r3, [fp, #-12]
   31078:	b	31088 <ftello64@plt+0x1f9b0>
   3107c:	ldr	r3, [fp, #-12]
   31080:	add	r3, r3, #1
   31084:	str	r3, [fp, #-12]
   31088:	sub	r3, fp, #12288	; 0x3000
   3108c:	sub	r3, r3, #4
   31090:	mov	r1, r3
   31094:	ldr	r3, [fp, #-12]
   31098:	lsl	r2, r3, #3
   3109c:	ldr	r3, [fp, #-8]
   310a0:	add	r3, r2, r3
   310a4:	lsl	r3, r3, #2
   310a8:	add	r3, r1, r3
   310ac:	ldr	r2, [r3, #-2132]	; 0xfffff7ac
   310b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   310b4:	and	r3, r3, r2
   310b8:	cmp	r3, #0
   310bc:	beq	3107c <ftello64@plt+0x1f9a4>
   310c0:	ldr	r3, [fp, #-16]
   310c4:	lsl	r3, r3, #2
   310c8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   310cc:	add	r2, r2, r3
   310d0:	ldr	r3, [fp, #-12]
   310d4:	lsl	r3, r3, #2
   310d8:	sub	r1, fp, #4
   310dc:	add	r3, r1, r3
   310e0:	ldr	r3, [r3, #-1064]	; 0xfffffbd8
   310e4:	str	r3, [r2]
   310e8:	ldr	r3, [fp, #-16]
   310ec:	add	r3, r3, #256	; 0x100
   310f0:	lsl	r3, r3, #2
   310f4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   310f8:	add	r2, r2, r3
   310fc:	ldr	r3, [fp, #-12]
   31100:	lsl	r3, r3, #2
   31104:	sub	r1, fp, #4
   31108:	add	r3, r1, r3
   3110c:	ldr	r3, [r3, #-2088]	; 0xfffff7d8
   31110:	str	r3, [r2]
   31114:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31118:	lsl	r3, r3, #1
   3111c:	str	r3, [fp, #-28]	; 0xffffffe4
   31120:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31124:	lsr	r3, r3, #1
   31128:	str	r3, [fp, #-24]	; 0xffffffe8
   3112c:	ldr	r3, [fp, #-16]
   31130:	add	r3, r3, #1
   31134:	str	r3, [fp, #-16]
   31138:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3113c:	cmp	r3, #0
   31140:	bne	31060 <ftello64@plt+0x1f988>
   31144:	ldr	r3, [fp, #-8]
   31148:	add	r3, r3, #1
   3114c:	str	r3, [fp, #-8]
   31150:	ldr	r3, [fp, #-8]
   31154:	cmp	r3, #7
   31158:	ble	31030 <ftello64@plt+0x1f958>
   3115c:	sub	r3, fp, #3152	; 0xc50
   31160:	sub	r3, r3, #4
   31164:	sub	r3, r3, #4
   31168:	mov	r1, #10
   3116c:	mov	r0, r3
   31170:	bl	19ee0 <ftello64@plt+0x8808>
   31174:	mov	r3, r0
   31178:	cmp	r3, #0
   3117c:	beq	31234 <ftello64@plt+0x1fb5c>
   31180:	mov	r3, #0
   31184:	str	r3, [fp, #-12]
   31188:	b	3121c <ftello64@plt+0x1fb44>
   3118c:	sub	r3, fp, #14400	; 0x3840
   31190:	sub	r3, r3, #4
   31194:	sub	r3, r3, #20
   31198:	ldr	r2, [fp, #-12]
   3119c:	lsl	r2, r2, #5
   311a0:	add	r3, r3, r2
   311a4:	mov	r1, #10
   311a8:	mov	r0, r3
   311ac:	bl	19ee0 <ftello64@plt+0x8808>
   311b0:	mov	r3, r0
   311b4:	cmp	r3, #0
   311b8:	beq	31210 <ftello64@plt+0x1fb38>
   311bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   311c0:	add	r2, r3, #40	; 0x28
   311c4:	ldr	r3, [fp, #-12]
   311c8:	lsl	r3, r3, #2
   311cc:	sub	r1, fp, #4
   311d0:	add	r3, r1, r3
   311d4:	ldr	r3, [r3, #-3112]	; 0xfffff3d8
   311d8:	str	r3, [r2]
   311dc:	ldrb	r3, [fp, #-17]	; 0xffffffef
   311e0:	cmp	r3, #0
   311e4:	beq	31230 <ftello64@plt+0x1fb58>
   311e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   311ec:	add	r3, r3, #1056	; 0x420
   311f0:	add	r3, r3, #8
   311f4:	ldr	r2, [fp, #-12]
   311f8:	lsl	r2, r2, #2
   311fc:	sub	r1, fp, #4
   31200:	add	r2, r1, r2
   31204:	ldr	r2, [r2, #-3112]	; 0xfffff3d8
   31208:	str	r2, [r3]
   3120c:	b	31230 <ftello64@plt+0x1fb58>
   31210:	ldr	r3, [fp, #-12]
   31214:	add	r3, r3, #1
   31218:	str	r3, [fp, #-12]
   3121c:	ldr	r2, [fp, #-12]
   31220:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31224:	cmp	r2, r3
   31228:	blt	3118c <ftello64@plt+0x1fab4>
   3122c:	b	31234 <ftello64@plt+0x1fb5c>
   31230:	nop			; (mov r0, r0)
   31234:	ldr	r3, [fp, #-3120]	; 0xfffff3d0
   31238:	mov	r0, r3
   3123c:	bl	16624 <ftello64@plt+0x4f4c>
   31240:	mov	r3, #0
   31244:	str	r3, [fp, #-8]
   31248:	b	3128c <ftello64@plt+0x1fbb4>
   3124c:	ldr	r2, [fp, #-8]
   31250:	mov	r3, r2
   31254:	lsl	r3, r3, #1
   31258:	add	r3, r3, r2
   3125c:	lsl	r3, r3, #2
   31260:	mov	r2, r3
   31264:	sub	r3, fp, #6208	; 0x1840
   31268:	sub	r3, r3, #4
   3126c:	sub	r3, r3, #20
   31270:	add	r3, r3, r2
   31274:	ldr	r3, [r3, #8]
   31278:	mov	r0, r3
   3127c:	bl	16624 <ftello64@plt+0x4f4c>
   31280:	ldr	r3, [fp, #-8]
   31284:	add	r3, r3, #1
   31288:	str	r3, [fp, #-8]
   3128c:	ldr	r2, [fp, #-8]
   31290:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31294:	cmp	r2, r3
   31298:	blt	3124c <ftello64@plt+0x1fb74>
   3129c:	mov	r3, #1
   312a0:	mov	r0, r3
   312a4:	sub	sp, fp, #4
   312a8:	pop	{fp, pc}
   312ac:	push	{fp, lr}
   312b0:	add	fp, sp, #4
   312b4:	sub	sp, sp, #176	; 0xb0
   312b8:	str	r0, [fp, #-168]	; 0xffffff58
   312bc:	str	r1, [fp, #-172]	; 0xffffff54
   312c0:	str	r2, [fp, #-176]	; 0xffffff50
   312c4:	str	r3, [fp, #-180]	; 0xffffff4c
   312c8:	ldr	r3, [fp, #-172]	; 0xffffff54
   312cc:	add	r3, r3, #4
   312d0:	str	r3, [fp, #-44]	; 0xffffffd4
   312d4:	sub	r3, fp, #100	; 0x64
   312d8:	mov	r0, r3
   312dc:	bl	19f5c <ftello64@plt+0x8884>
   312e0:	mov	r3, #0
   312e4:	str	r3, [fp, #-20]	; 0xffffffec
   312e8:	mov	r3, #0
   312ec:	str	r3, [fp, #-8]
   312f0:	b	31c4c <ftello64@plt+0x20574>
   312f4:	ldr	r3, [fp, #-168]	; 0xffffff58
   312f8:	ldr	r2, [r3]
   312fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31300:	ldr	r1, [r3, #8]
   31304:	ldr	r3, [fp, #-8]
   31308:	lsl	r3, r3, #2
   3130c:	add	r3, r1, r3
   31310:	ldr	r3, [r3]
   31314:	lsl	r3, r3, #3
   31318:	add	r3, r2, r3
   3131c:	str	r3, [fp, #-48]	; 0xffffffd0
   31320:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31324:	ldrb	r3, [r3, #4]
   31328:	str	r3, [fp, #-52]	; 0xffffffcc
   3132c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31330:	ldr	r3, [r3, #4]
   31334:	lsr	r3, r3, #8
   31338:	lsl	r3, r3, #22
   3133c:	lsr	r3, r3, #22
   31340:	uxth	r3, r3
   31344:	str	r3, [fp, #-56]	; 0xffffffc8
   31348:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3134c:	cmp	r3, #1
   31350:	bne	31374 <ftello64@plt+0x1fc9c>
   31354:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31358:	ldrb	r3, [r3]
   3135c:	mov	r2, r3
   31360:	sub	r3, fp, #100	; 0x64
   31364:	mov	r1, r2
   31368:	mov	r0, r3
   3136c:	bl	19dbc <ftello64@plt+0x86e4>
   31370:	b	31494 <ftello64@plt+0x1fdbc>
   31374:	ldr	r3, [fp, #-52]	; 0xffffffcc
   31378:	cmp	r3, #3
   3137c:	bne	3139c <ftello64@plt+0x1fcc4>
   31380:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31384:	ldr	r2, [r3]
   31388:	sub	r3, fp, #100	; 0x64
   3138c:	mov	r1, r2
   31390:	mov	r0, r3
   31394:	bl	1a054 <ftello64@plt+0x897c>
   31398:	b	31494 <ftello64@plt+0x1fdbc>
   3139c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   313a0:	cmp	r3, #5
   313a4:	bne	3142c <ftello64@plt+0x1fd54>
   313a8:	ldr	r3, [fp, #-168]	; 0xffffff58
   313ac:	ldr	r3, [r3, #92]	; 0x5c
   313b0:	cmp	r3, #1
   313b4:	ble	313d4 <ftello64@plt+0x1fcfc>
   313b8:	ldr	r3, [fp, #-168]	; 0xffffff58
   313bc:	ldr	r2, [r3, #60]	; 0x3c
   313c0:	sub	r3, fp, #100	; 0x64
   313c4:	mov	r1, r2
   313c8:	mov	r0, r3
   313cc:	bl	1a054 <ftello64@plt+0x897c>
   313d0:	b	313e0 <ftello64@plt+0x1fd08>
   313d4:	sub	r3, fp, #100	; 0x64
   313d8:	mov	r0, r3
   313dc:	bl	19f88 <ftello64@plt+0x88b0>
   313e0:	ldr	r3, [fp, #-168]	; 0xffffff58
   313e4:	ldr	r3, [r3, #128]	; 0x80
   313e8:	and	r3, r3, #64	; 0x40
   313ec:	cmp	r3, #0
   313f0:	bne	31404 <ftello64@plt+0x1fd2c>
   313f4:	sub	r3, fp, #100	; 0x64
   313f8:	mov	r1, #10
   313fc:	mov	r0, r3
   31400:	bl	19e4c <ftello64@plt+0x8774>
   31404:	ldr	r3, [fp, #-168]	; 0xffffff58
   31408:	ldr	r3, [r3, #128]	; 0x80
   3140c:	and	r3, r3, #128	; 0x80
   31410:	cmp	r3, #0
   31414:	beq	31494 <ftello64@plt+0x1fdbc>
   31418:	sub	r3, fp, #100	; 0x64
   3141c:	mov	r1, #0
   31420:	mov	r0, r3
   31424:	bl	19e4c <ftello64@plt+0x8774>
   31428:	b	31494 <ftello64@plt+0x1fdbc>
   3142c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   31430:	cmp	r3, #7
   31434:	bne	31c24 <ftello64@plt+0x2054c>
   31438:	sub	r3, fp, #100	; 0x64
   3143c:	mov	r2, #16
   31440:	mvn	r1, #0
   31444:	mov	r0, r3
   31448:	bl	115ac <memset@plt>
   3144c:	ldr	r3, [fp, #-168]	; 0xffffff58
   31450:	ldr	r3, [r3, #128]	; 0x80
   31454:	and	r3, r3, #64	; 0x40
   31458:	cmp	r3, #0
   3145c:	bne	31470 <ftello64@plt+0x1fd98>
   31460:	sub	r3, fp, #100	; 0x64
   31464:	mov	r1, #10
   31468:	mov	r0, r3
   3146c:	bl	19e4c <ftello64@plt+0x8774>
   31470:	ldr	r3, [fp, #-168]	; 0xffffff58
   31474:	ldr	r3, [r3, #128]	; 0x80
   31478:	and	r3, r3, #128	; 0x80
   3147c:	cmp	r3, #0
   31480:	beq	31494 <ftello64@plt+0x1fdbc>
   31484:	sub	r3, fp, #100	; 0x64
   31488:	mov	r1, #0
   3148c:	mov	r0, r3
   31490:	bl	19e4c <ftello64@plt+0x8774>
   31494:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31498:	cmp	r3, #0
   3149c:	beq	3182c <ftello64@plt+0x20154>
   314a0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   314a4:	and	r3, r3, #32
   314a8:	cmp	r3, #0
   314ac:	beq	314f0 <ftello64@plt+0x1fe18>
   314b0:	sub	r3, fp, #100	; 0x64
   314b4:	mov	r1, #10
   314b8:	mov	r0, r3
   314bc:	bl	19ee0 <ftello64@plt+0x8808>
   314c0:	mov	r3, r0
   314c4:	strb	r3, [fp, #-57]	; 0xffffffc7
   314c8:	sub	r3, fp, #100	; 0x64
   314cc:	mov	r0, r3
   314d0:	bl	19f5c <ftello64@plt+0x8884>
   314d4:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   314d8:	cmp	r3, #0
   314dc:	beq	31c2c <ftello64@plt+0x20554>
   314e0:	sub	r3, fp, #100	; 0x64
   314e4:	mov	r1, #10
   314e8:	mov	r0, r3
   314ec:	bl	19dbc <ftello64@plt+0x86e4>
   314f0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   314f4:	and	r3, r3, #128	; 0x80
   314f8:	cmp	r3, #0
   314fc:	beq	31510 <ftello64@plt+0x1fe38>
   31500:	sub	r3, fp, #100	; 0x64
   31504:	mov	r0, r3
   31508:	bl	19f5c <ftello64@plt+0x8884>
   3150c:	b	31c40 <ftello64@plt+0x20568>
   31510:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31514:	and	r3, r3, #4
   31518:	cmp	r3, #0
   3151c:	beq	3169c <ftello64@plt+0x1ffc4>
   31520:	mov	r3, #0
   31524:	str	r3, [fp, #-24]	; 0xffffffe8
   31528:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3152c:	cmp	r3, #1
   31530:	bne	3155c <ftello64@plt+0x1fe84>
   31534:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31538:	ldrb	r3, [r3, #6]
   3153c:	and	r3, r3, #64	; 0x40
   31540:	uxtb	r3, r3
   31544:	cmp	r3, #0
   31548:	bne	3155c <ftello64@plt+0x1fe84>
   3154c:	sub	r3, fp, #100	; 0x64
   31550:	mov	r0, r3
   31554:	bl	19f5c <ftello64@plt+0x8884>
   31558:	b	31c40 <ftello64@plt+0x20568>
   3155c:	ldr	r3, [fp, #-168]	; 0xffffff58
   31560:	ldr	r3, [r3, #92]	; 0x5c
   31564:	cmp	r3, #1
   31568:	ble	31610 <ftello64@plt+0x1ff38>
   3156c:	mov	r3, #0
   31570:	str	r3, [fp, #-12]
   31574:	b	31600 <ftello64@plt+0x1ff28>
   31578:	ldr	r3, [fp, #-12]
   3157c:	lsl	r3, r3, #2
   31580:	sub	r2, fp, #4
   31584:	add	r3, r2, r3
   31588:	ldr	r2, [r3, #-96]	; 0xffffffa0
   3158c:	ldr	r3, [fp, #-168]	; 0xffffff58
   31590:	ldr	r1, [fp, #-12]
   31594:	add	r1, r1, #24
   31598:	ldr	r1, [r3, r1, lsl #2]
   3159c:	ldr	r3, [fp, #-168]	; 0xffffff58
   315a0:	ldr	r0, [r3, #60]	; 0x3c
   315a4:	ldr	r3, [fp, #-12]
   315a8:	lsl	r3, r3, #2
   315ac:	add	r3, r0, r3
   315b0:	ldr	r3, [r3]
   315b4:	mvn	r3, r3
   315b8:	orr	r3, r1, r3
   315bc:	and	r2, r2, r3
   315c0:	ldr	r3, [fp, #-12]
   315c4:	lsl	r3, r3, #2
   315c8:	sub	r1, fp, #4
   315cc:	add	r3, r1, r3
   315d0:	str	r2, [r3, #-96]	; 0xffffffa0
   315d4:	ldr	r3, [fp, #-12]
   315d8:	lsl	r3, r3, #2
   315dc:	sub	r2, fp, #4
   315e0:	add	r3, r2, r3
   315e4:	ldr	r3, [r3, #-96]	; 0xffffffa0
   315e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   315ec:	orr	r3, r2, r3
   315f0:	str	r3, [fp, #-24]	; 0xffffffe8
   315f4:	ldr	r3, [fp, #-12]
   315f8:	add	r3, r3, #1
   315fc:	str	r3, [fp, #-12]
   31600:	ldr	r3, [fp, #-12]
   31604:	cmp	r3, #7
   31608:	ble	31578 <ftello64@plt+0x1fea0>
   3160c:	b	31690 <ftello64@plt+0x1ffb8>
   31610:	mov	r3, #0
   31614:	str	r3, [fp, #-12]
   31618:	b	31684 <ftello64@plt+0x1ffac>
   3161c:	ldr	r3, [fp, #-12]
   31620:	lsl	r3, r3, #2
   31624:	sub	r2, fp, #4
   31628:	add	r3, r2, r3
   3162c:	ldr	r2, [r3, #-96]	; 0xffffffa0
   31630:	ldr	r3, [fp, #-168]	; 0xffffff58
   31634:	ldr	r1, [fp, #-12]
   31638:	add	r1, r1, #24
   3163c:	ldr	r3, [r3, r1, lsl #2]
   31640:	and	r2, r2, r3
   31644:	ldr	r3, [fp, #-12]
   31648:	lsl	r3, r3, #2
   3164c:	sub	r1, fp, #4
   31650:	add	r3, r1, r3
   31654:	str	r2, [r3, #-96]	; 0xffffffa0
   31658:	ldr	r3, [fp, #-12]
   3165c:	lsl	r3, r3, #2
   31660:	sub	r2, fp, #4
   31664:	add	r3, r2, r3
   31668:	ldr	r3, [r3, #-96]	; 0xffffffa0
   3166c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   31670:	orr	r3, r2, r3
   31674:	str	r3, [fp, #-24]	; 0xffffffe8
   31678:	ldr	r3, [fp, #-12]
   3167c:	add	r3, r3, #1
   31680:	str	r3, [fp, #-12]
   31684:	ldr	r3, [fp, #-12]
   31688:	cmp	r3, #7
   3168c:	ble	3161c <ftello64@plt+0x1ff44>
   31690:	ldr	r3, [fp, #-24]	; 0xffffffe8
   31694:	cmp	r3, #0
   31698:	beq	31c34 <ftello64@plt+0x2055c>
   3169c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   316a0:	and	r3, r3, #8
   316a4:	cmp	r3, #0
   316a8:	beq	3182c <ftello64@plt+0x20154>
   316ac:	mov	r3, #0
   316b0:	str	r3, [fp, #-28]	; 0xffffffe4
   316b4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   316b8:	cmp	r3, #1
   316bc:	bne	316e8 <ftello64@plt+0x20010>
   316c0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   316c4:	ldrb	r3, [r3, #6]
   316c8:	and	r3, r3, #64	; 0x40
   316cc:	uxtb	r3, r3
   316d0:	cmp	r3, #0
   316d4:	beq	316e8 <ftello64@plt+0x20010>
   316d8:	sub	r3, fp, #100	; 0x64
   316dc:	mov	r0, r3
   316e0:	bl	19f5c <ftello64@plt+0x8884>
   316e4:	b	31c40 <ftello64@plt+0x20568>
   316e8:	ldr	r3, [fp, #-168]	; 0xffffff58
   316ec:	ldr	r3, [r3, #92]	; 0x5c
   316f0:	cmp	r3, #1
   316f4:	ble	3179c <ftello64@plt+0x200c4>
   316f8:	mov	r3, #0
   316fc:	str	r3, [fp, #-12]
   31700:	b	3178c <ftello64@plt+0x200b4>
   31704:	ldr	r3, [fp, #-12]
   31708:	lsl	r3, r3, #2
   3170c:	sub	r2, fp, #4
   31710:	add	r3, r2, r3
   31714:	ldr	r2, [r3, #-96]	; 0xffffffa0
   31718:	ldr	r3, [fp, #-168]	; 0xffffff58
   3171c:	ldr	r1, [fp, #-12]
   31720:	add	r1, r1, #24
   31724:	ldr	r1, [r3, r1, lsl #2]
   31728:	ldr	r3, [fp, #-168]	; 0xffffff58
   3172c:	ldr	r0, [r3, #60]	; 0x3c
   31730:	ldr	r3, [fp, #-12]
   31734:	lsl	r3, r3, #2
   31738:	add	r3, r0, r3
   3173c:	ldr	r3, [r3]
   31740:	and	r3, r3, r1
   31744:	mvn	r3, r3
   31748:	and	r2, r2, r3
   3174c:	ldr	r3, [fp, #-12]
   31750:	lsl	r3, r3, #2
   31754:	sub	r1, fp, #4
   31758:	add	r3, r1, r3
   3175c:	str	r2, [r3, #-96]	; 0xffffffa0
   31760:	ldr	r3, [fp, #-12]
   31764:	lsl	r3, r3, #2
   31768:	sub	r2, fp, #4
   3176c:	add	r3, r2, r3
   31770:	ldr	r3, [r3, #-96]	; 0xffffffa0
   31774:	ldr	r2, [fp, #-28]	; 0xffffffe4
   31778:	orr	r3, r2, r3
   3177c:	str	r3, [fp, #-28]	; 0xffffffe4
   31780:	ldr	r3, [fp, #-12]
   31784:	add	r3, r3, #1
   31788:	str	r3, [fp, #-12]
   3178c:	ldr	r3, [fp, #-12]
   31790:	cmp	r3, #7
   31794:	ble	31704 <ftello64@plt+0x2002c>
   31798:	b	31820 <ftello64@plt+0x20148>
   3179c:	mov	r3, #0
   317a0:	str	r3, [fp, #-12]
   317a4:	b	31814 <ftello64@plt+0x2013c>
   317a8:	ldr	r3, [fp, #-12]
   317ac:	lsl	r3, r3, #2
   317b0:	sub	r2, fp, #4
   317b4:	add	r3, r2, r3
   317b8:	ldr	r2, [r3, #-96]	; 0xffffffa0
   317bc:	ldr	r3, [fp, #-168]	; 0xffffff58
   317c0:	ldr	r1, [fp, #-12]
   317c4:	add	r1, r1, #24
   317c8:	ldr	r3, [r3, r1, lsl #2]
   317cc:	mvn	r3, r3
   317d0:	and	r2, r2, r3
   317d4:	ldr	r3, [fp, #-12]
   317d8:	lsl	r3, r3, #2
   317dc:	sub	r1, fp, #4
   317e0:	add	r3, r1, r3
   317e4:	str	r2, [r3, #-96]	; 0xffffffa0
   317e8:	ldr	r3, [fp, #-12]
   317ec:	lsl	r3, r3, #2
   317f0:	sub	r2, fp, #4
   317f4:	add	r3, r2, r3
   317f8:	ldr	r3, [r3, #-96]	; 0xffffffa0
   317fc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   31800:	orr	r3, r2, r3
   31804:	str	r3, [fp, #-28]	; 0xffffffe4
   31808:	ldr	r3, [fp, #-12]
   3180c:	add	r3, r3, #1
   31810:	str	r3, [fp, #-12]
   31814:	ldr	r3, [fp, #-12]
   31818:	cmp	r3, #7
   3181c:	ble	317a8 <ftello64@plt+0x200d0>
   31820:	ldr	r3, [fp, #-28]	; 0xffffffe4
   31824:	cmp	r3, #0
   31828:	beq	31c3c <ftello64@plt+0x20564>
   3182c:	mov	r3, #0
   31830:	str	r3, [fp, #-12]
   31834:	b	31b60 <ftello64@plt+0x20488>
   31838:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3183c:	cmp	r3, #1
   31840:	bne	3187c <ftello64@plt+0x201a4>
   31844:	ldr	r3, [fp, #-12]
   31848:	lsl	r3, r3, #5
   3184c:	ldr	r2, [fp, #-180]	; 0xffffff4c
   31850:	add	r2, r2, r3
   31854:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31858:	ldrb	r3, [r3]
   3185c:	mov	r1, r3
   31860:	mov	r0, r2
   31864:	bl	19ee0 <ftello64@plt+0x8808>
   31868:	mov	r3, r0
   3186c:	eor	r3, r3, #1
   31870:	uxtb	r3, r3
   31874:	cmp	r3, #0
   31878:	bne	31b48 <ftello64@plt+0x20470>
   3187c:	mov	r3, #0
   31880:	str	r3, [fp, #-32]	; 0xffffffe0
   31884:	mov	r3, #0
   31888:	str	r3, [fp, #-16]
   3188c:	b	31900 <ftello64@plt+0x20228>
   31890:	ldr	r3, [fp, #-16]
   31894:	lsl	r3, r3, #2
   31898:	sub	r2, fp, #4
   3189c:	add	r3, r2, r3
   318a0:	ldr	r2, [r3, #-96]	; 0xffffffa0
   318a4:	ldr	r3, [fp, #-12]
   318a8:	lsl	r3, r3, #5
   318ac:	ldr	r1, [fp, #-180]	; 0xffffff4c
   318b0:	add	r3, r1, r3
   318b4:	ldr	r1, [fp, #-16]
   318b8:	ldr	r3, [r3, r1, lsl #2]
   318bc:	and	r2, r2, r3
   318c0:	ldr	r3, [fp, #-16]
   318c4:	lsl	r3, r3, #2
   318c8:	sub	r1, fp, #4
   318cc:	add	r3, r1, r3
   318d0:	str	r2, [r3, #-160]	; 0xffffff60
   318d4:	ldr	r3, [fp, #-16]
   318d8:	lsl	r3, r3, #2
   318dc:	sub	r2, fp, #4
   318e0:	add	r3, r2, r3
   318e4:	ldr	r3, [r3, #-160]	; 0xffffff60
   318e8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   318ec:	orr	r3, r2, r3
   318f0:	str	r3, [fp, #-32]	; 0xffffffe0
   318f4:	ldr	r3, [fp, #-16]
   318f8:	add	r3, r3, #1
   318fc:	str	r3, [fp, #-16]
   31900:	ldr	r3, [fp, #-16]
   31904:	cmp	r3, #7
   31908:	ble	31890 <ftello64@plt+0x201b8>
   3190c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   31910:	cmp	r3, #0
   31914:	beq	31b50 <ftello64@plt+0x20478>
   31918:	mov	r3, #0
   3191c:	str	r3, [fp, #-40]	; 0xffffffd8
   31920:	ldr	r3, [fp, #-40]	; 0xffffffd8
   31924:	str	r3, [fp, #-36]	; 0xffffffdc
   31928:	mov	r3, #0
   3192c:	str	r3, [fp, #-16]
   31930:	b	31a10 <ftello64@plt+0x20338>
   31934:	ldr	r3, [fp, #-16]
   31938:	lsl	r3, r3, #2
   3193c:	sub	r2, fp, #4
   31940:	add	r3, r2, r3
   31944:	ldr	r3, [r3, #-96]	; 0xffffffa0
   31948:	mvn	r2, r3
   3194c:	ldr	r3, [fp, #-12]
   31950:	lsl	r3, r3, #5
   31954:	ldr	r1, [fp, #-180]	; 0xffffff4c
   31958:	add	r3, r1, r3
   3195c:	ldr	r1, [fp, #-16]
   31960:	ldr	r3, [r3, r1, lsl #2]
   31964:	and	r2, r2, r3
   31968:	ldr	r3, [fp, #-16]
   3196c:	lsl	r3, r3, #2
   31970:	sub	r1, fp, #4
   31974:	add	r3, r1, r3
   31978:	str	r2, [r3, #-128]	; 0xffffff80
   3197c:	ldr	r3, [fp, #-16]
   31980:	lsl	r3, r3, #2
   31984:	sub	r2, fp, #4
   31988:	add	r3, r2, r3
   3198c:	ldr	r3, [r3, #-128]	; 0xffffff80
   31990:	ldr	r2, [fp, #-36]	; 0xffffffdc
   31994:	orr	r3, r2, r3
   31998:	str	r3, [fp, #-36]	; 0xffffffdc
   3199c:	ldr	r3, [fp, #-16]
   319a0:	lsl	r3, r3, #2
   319a4:	sub	r2, fp, #4
   319a8:	add	r3, r2, r3
   319ac:	ldr	r2, [r3, #-96]	; 0xffffffa0
   319b0:	ldr	r3, [fp, #-12]
   319b4:	lsl	r3, r3, #5
   319b8:	ldr	r1, [fp, #-180]	; 0xffffff4c
   319bc:	add	r3, r1, r3
   319c0:	ldr	r1, [fp, #-16]
   319c4:	ldr	r3, [r3, r1, lsl #2]
   319c8:	mvn	r3, r3
   319cc:	and	r2, r2, r3
   319d0:	ldr	r3, [fp, #-16]
   319d4:	lsl	r3, r3, #2
   319d8:	sub	r1, fp, #4
   319dc:	add	r3, r1, r3
   319e0:	str	r2, [r3, #-96]	; 0xffffffa0
   319e4:	ldr	r3, [fp, #-16]
   319e8:	lsl	r3, r3, #2
   319ec:	sub	r2, fp, #4
   319f0:	add	r3, r2, r3
   319f4:	ldr	r3, [r3, #-96]	; 0xffffffa0
   319f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   319fc:	orr	r3, r2, r3
   31a00:	str	r3, [fp, #-40]	; 0xffffffd8
   31a04:	ldr	r3, [fp, #-16]
   31a08:	add	r3, r3, #1
   31a0c:	str	r3, [fp, #-16]
   31a10:	ldr	r3, [fp, #-16]
   31a14:	cmp	r3, #7
   31a18:	ble	31934 <ftello64@plt+0x2025c>
   31a1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   31a20:	cmp	r3, #0
   31a24:	beq	31adc <ftello64@plt+0x20404>
   31a28:	ldr	r3, [fp, #-20]	; 0xffffffec
   31a2c:	lsl	r3, r3, #5
   31a30:	ldr	r2, [fp, #-180]	; 0xffffff4c
   31a34:	add	r3, r2, r3
   31a38:	sub	r2, fp, #132	; 0x84
   31a3c:	mov	r1, r2
   31a40:	mov	r0, r3
   31a44:	bl	19fb4 <ftello64@plt+0x88dc>
   31a48:	ldr	r3, [fp, #-12]
   31a4c:	lsl	r3, r3, #5
   31a50:	ldr	r2, [fp, #-180]	; 0xffffff4c
   31a54:	add	r3, r2, r3
   31a58:	sub	r2, fp, #164	; 0xa4
   31a5c:	mov	r1, r2
   31a60:	mov	r0, r3
   31a64:	bl	19fb4 <ftello64@plt+0x88dc>
   31a68:	ldr	r2, [fp, #-20]	; 0xffffffec
   31a6c:	mov	r3, r2
   31a70:	lsl	r3, r3, #1
   31a74:	add	r3, r3, r2
   31a78:	lsl	r3, r3, #2
   31a7c:	mov	r2, r3
   31a80:	ldr	r3, [fp, #-176]	; 0xffffff50
   31a84:	add	r0, r3, r2
   31a88:	ldr	r2, [fp, #-12]
   31a8c:	mov	r3, r2
   31a90:	lsl	r3, r3, #1
   31a94:	add	r3, r3, r2
   31a98:	lsl	r3, r3, #2
   31a9c:	mov	r2, r3
   31aa0:	ldr	r3, [fp, #-176]	; 0xffffff50
   31aa4:	add	r3, r3, r2
   31aa8:	mov	r1, r3
   31aac:	bl	1cf28 <ftello64@plt+0xb850>
   31ab0:	str	r0, [fp, #-64]	; 0xffffffc0
   31ab4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   31ab8:	cmp	r3, #0
   31abc:	movne	r3, #1
   31ac0:	moveq	r3, #0
   31ac4:	uxtb	r3, r3
   31ac8:	cmp	r3, #0
   31acc:	bne	31c70 <ftello64@plt+0x20598>
   31ad0:	ldr	r3, [fp, #-20]	; 0xffffffec
   31ad4:	add	r3, r3, #1
   31ad8:	str	r3, [fp, #-20]	; 0xffffffec
   31adc:	ldr	r2, [fp, #-12]
   31ae0:	mov	r3, r2
   31ae4:	lsl	r3, r3, #1
   31ae8:	add	r3, r3, r2
   31aec:	lsl	r3, r3, #2
   31af0:	mov	r2, r3
   31af4:	ldr	r3, [fp, #-176]	; 0xffffff50
   31af8:	add	r0, r3, r2
   31afc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31b00:	ldr	r2, [r3, #8]
   31b04:	ldr	r3, [fp, #-8]
   31b08:	lsl	r3, r3, #2
   31b0c:	add	r3, r2, r3
   31b10:	ldr	r3, [r3]
   31b14:	mov	r1, r3
   31b18:	bl	1dc84 <ftello64@plt+0xc5ac>
   31b1c:	mov	r3, r0
   31b20:	strb	r3, [fp, #-65]	; 0xffffffbf
   31b24:	ldrb	r3, [fp, #-65]	; 0xffffffbf
   31b28:	eor	r3, r3, #1
   31b2c:	uxtb	r3, r3
   31b30:	cmp	r3, #0
   31b34:	bne	31c78 <ftello64@plt+0x205a0>
   31b38:	ldr	r3, [fp, #-40]	; 0xffffffd8
   31b3c:	cmp	r3, #0
   31b40:	beq	31b74 <ftello64@plt+0x2049c>
   31b44:	b	31b54 <ftello64@plt+0x2047c>
   31b48:	nop			; (mov r0, r0)
   31b4c:	b	31b54 <ftello64@plt+0x2047c>
   31b50:	nop			; (mov r0, r0)
   31b54:	ldr	r3, [fp, #-12]
   31b58:	add	r3, r3, #1
   31b5c:	str	r3, [fp, #-12]
   31b60:	ldr	r2, [fp, #-12]
   31b64:	ldr	r3, [fp, #-20]	; 0xffffffec
   31b68:	cmp	r2, r3
   31b6c:	blt	31838 <ftello64@plt+0x20160>
   31b70:	b	31b78 <ftello64@plt+0x204a0>
   31b74:	nop			; (mov r0, r0)
   31b78:	ldr	r2, [fp, #-12]
   31b7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   31b80:	cmp	r2, r3
   31b84:	bne	31c40 <ftello64@plt+0x20568>
   31b88:	ldr	r3, [fp, #-20]	; 0xffffffec
   31b8c:	lsl	r3, r3, #5
   31b90:	ldr	r2, [fp, #-180]	; 0xffffff4c
   31b94:	add	r3, r2, r3
   31b98:	sub	r2, fp, #100	; 0x64
   31b9c:	mov	r1, r2
   31ba0:	mov	r0, r3
   31ba4:	bl	19fb4 <ftello64@plt+0x88dc>
   31ba8:	ldr	r2, [fp, #-20]	; 0xffffffec
   31bac:	mov	r3, r2
   31bb0:	lsl	r3, r3, #1
   31bb4:	add	r3, r3, r2
   31bb8:	lsl	r3, r3, #2
   31bbc:	mov	r2, r3
   31bc0:	ldr	r3, [fp, #-176]	; 0xffffff50
   31bc4:	add	r0, r3, r2
   31bc8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31bcc:	ldr	r2, [r3, #8]
   31bd0:	ldr	r3, [fp, #-8]
   31bd4:	lsl	r3, r3, #2
   31bd8:	add	r3, r2, r3
   31bdc:	ldr	r3, [r3]
   31be0:	mov	r1, r3
   31be4:	bl	1cd74 <ftello64@plt+0xb69c>
   31be8:	str	r0, [fp, #-64]	; 0xffffffc0
   31bec:	ldr	r3, [fp, #-64]	; 0xffffffc0
   31bf0:	cmp	r3, #0
   31bf4:	movne	r3, #1
   31bf8:	moveq	r3, #0
   31bfc:	uxtb	r3, r3
   31c00:	cmp	r3, #0
   31c04:	bne	31c80 <ftello64@plt+0x205a8>
   31c08:	ldr	r3, [fp, #-20]	; 0xffffffec
   31c0c:	add	r3, r3, #1
   31c10:	str	r3, [fp, #-20]	; 0xffffffec
   31c14:	sub	r3, fp, #100	; 0x64
   31c18:	mov	r0, r3
   31c1c:	bl	19f5c <ftello64@plt+0x8884>
   31c20:	b	31c40 <ftello64@plt+0x20568>
   31c24:	nop			; (mov r0, r0)
   31c28:	b	31c40 <ftello64@plt+0x20568>
   31c2c:	nop			; (mov r0, r0)
   31c30:	b	31c40 <ftello64@plt+0x20568>
   31c34:	nop			; (mov r0, r0)
   31c38:	b	31c40 <ftello64@plt+0x20568>
   31c3c:	nop			; (mov r0, r0)
   31c40:	ldr	r3, [fp, #-8]
   31c44:	add	r3, r3, #1
   31c48:	str	r3, [fp, #-8]
   31c4c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   31c50:	ldr	r2, [r3, #4]
   31c54:	ldr	r3, [fp, #-8]
   31c58:	cmp	r2, r3
   31c5c:	bgt	312f4 <ftello64@plt+0x1fc1c>
   31c60:	ldr	r3, [fp, #-20]	; 0xffffffec
   31c64:	cmp	r3, #256	; 0x100
   31c68:	ldr	r3, [fp, #-20]	; 0xffffffec
   31c6c:	b	31cdc <ftello64@plt+0x20604>
   31c70:	nop			; (mov r0, r0)
   31c74:	b	31c84 <ftello64@plt+0x205ac>
   31c78:	nop			; (mov r0, r0)
   31c7c:	b	31c84 <ftello64@plt+0x205ac>
   31c80:	nop			; (mov r0, r0)
   31c84:	mov	r3, #0
   31c88:	str	r3, [fp, #-12]
   31c8c:	b	31cc8 <ftello64@plt+0x205f0>
   31c90:	ldr	r2, [fp, #-12]
   31c94:	mov	r3, r2
   31c98:	lsl	r3, r3, #1
   31c9c:	add	r3, r3, r2
   31ca0:	lsl	r3, r3, #2
   31ca4:	mov	r2, r3
   31ca8:	ldr	r3, [fp, #-176]	; 0xffffff50
   31cac:	add	r3, r3, r2
   31cb0:	ldr	r3, [r3, #8]
   31cb4:	mov	r0, r3
   31cb8:	bl	16624 <ftello64@plt+0x4f4c>
   31cbc:	ldr	r3, [fp, #-12]
   31cc0:	add	r3, r3, #1
   31cc4:	str	r3, [fp, #-12]
   31cc8:	ldr	r2, [fp, #-12]
   31ccc:	ldr	r3, [fp, #-20]	; 0xffffffec
   31cd0:	cmp	r2, r3
   31cd4:	blt	31c90 <ftello64@plt+0x205b8>
   31cd8:	mvn	r3, #0
   31cdc:	mov	r0, r3
   31ce0:	sub	sp, fp, #4
   31ce4:	pop	{fp, pc}
   31ce8:	push	{fp, lr}
   31cec:	add	fp, sp, #4
   31cf0:	sub	sp, sp, #56	; 0x38
   31cf4:	str	r0, [fp, #-48]	; 0xffffffd0
   31cf8:	str	r1, [fp, #-52]	; 0xffffffcc
   31cfc:	str	r2, [fp, #-56]	; 0xffffffc8
   31d00:	str	r3, [fp, #-60]	; 0xffffffc4
   31d04:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31d08:	ldr	r2, [r3]
   31d0c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   31d10:	lsl	r3, r3, #3
   31d14:	add	r3, r2, r3
   31d18:	str	r3, [fp, #-20]	; 0xffffffec
   31d1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   31d20:	ldrb	r3, [r3, #4]
   31d24:	cmp	r3, #7
   31d28:	moveq	r3, #1
   31d2c:	movne	r3, #0
   31d30:	uxtb	r3, r3
   31d34:	cmp	r3, #0
   31d38:	beq	31f54 <ftello64@plt+0x2087c>
   31d3c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31d40:	ldr	r2, [r3, #4]
   31d44:	ldr	r3, [fp, #-60]	; 0xffffffc4
   31d48:	add	r3, r2, r3
   31d4c:	ldrb	r3, [r3]
   31d50:	strb	r3, [fp, #-21]	; 0xffffffeb
   31d54:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31d58:	cmp	r3, #193	; 0xc1
   31d5c:	movls	r3, #1
   31d60:	movhi	r3, #0
   31d64:	uxtb	r3, r3
   31d68:	cmp	r3, #0
   31d6c:	beq	31d78 <ftello64@plt+0x206a0>
   31d70:	mov	r3, #0
   31d74:	b	3223c <ftello64@plt+0x20b64>
   31d78:	ldr	r3, [fp, #-60]	; 0xffffffc4
   31d7c:	add	r2, r3, #2
   31d80:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31d84:	ldr	r3, [r3, #48]	; 0x30
   31d88:	cmp	r2, r3
   31d8c:	ble	31d98 <ftello64@plt+0x206c0>
   31d90:	mov	r3, #0
   31d94:	b	3223c <ftello64@plt+0x20b64>
   31d98:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31d9c:	ldr	r2, [r3, #4]
   31da0:	ldr	r3, [fp, #-60]	; 0xffffffc4
   31da4:	add	r3, r3, #1
   31da8:	add	r3, r2, r3
   31dac:	ldrb	r3, [r3]
   31db0:	strb	r3, [fp, #-22]	; 0xffffffea
   31db4:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31db8:	cmp	r3, #223	; 0xdf
   31dbc:	bhi	31de8 <ftello64@plt+0x20710>
   31dc0:	ldrsb	r3, [fp, #-22]	; 0xffffffea
   31dc4:	cmp	r3, #0
   31dc8:	bge	31dd8 <ftello64@plt+0x20700>
   31dcc:	ldrb	r3, [fp, #-22]	; 0xffffffea
   31dd0:	cmp	r3, #191	; 0xbf
   31dd4:	bls	31de0 <ftello64@plt+0x20708>
   31dd8:	mov	r3, #0
   31ddc:	b	3223c <ftello64@plt+0x20b64>
   31de0:	mov	r3, #2
   31de4:	b	3223c <ftello64@plt+0x20b64>
   31de8:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31dec:	cmp	r3, #239	; 0xef
   31df0:	bhi	31e1c <ftello64@plt+0x20744>
   31df4:	mov	r3, #3
   31df8:	str	r3, [fp, #-8]
   31dfc:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31e00:	cmp	r3, #224	; 0xe0
   31e04:	bne	31ec0 <ftello64@plt+0x207e8>
   31e08:	ldrb	r3, [fp, #-22]	; 0xffffffea
   31e0c:	cmp	r3, #159	; 0x9f
   31e10:	bhi	31ec0 <ftello64@plt+0x207e8>
   31e14:	mov	r3, #0
   31e18:	b	3223c <ftello64@plt+0x20b64>
   31e1c:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31e20:	cmp	r3, #247	; 0xf7
   31e24:	bhi	31e50 <ftello64@plt+0x20778>
   31e28:	mov	r3, #4
   31e2c:	str	r3, [fp, #-8]
   31e30:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31e34:	cmp	r3, #240	; 0xf0
   31e38:	bne	31ec0 <ftello64@plt+0x207e8>
   31e3c:	ldrb	r3, [fp, #-22]	; 0xffffffea
   31e40:	cmp	r3, #143	; 0x8f
   31e44:	bhi	31ec0 <ftello64@plt+0x207e8>
   31e48:	mov	r3, #0
   31e4c:	b	3223c <ftello64@plt+0x20b64>
   31e50:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31e54:	cmp	r3, #251	; 0xfb
   31e58:	bhi	31e84 <ftello64@plt+0x207ac>
   31e5c:	mov	r3, #5
   31e60:	str	r3, [fp, #-8]
   31e64:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31e68:	cmp	r3, #248	; 0xf8
   31e6c:	bne	31ec0 <ftello64@plt+0x207e8>
   31e70:	ldrb	r3, [fp, #-22]	; 0xffffffea
   31e74:	cmp	r3, #135	; 0x87
   31e78:	bhi	31ec0 <ftello64@plt+0x207e8>
   31e7c:	mov	r3, #0
   31e80:	b	3223c <ftello64@plt+0x20b64>
   31e84:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31e88:	cmp	r3, #253	; 0xfd
   31e8c:	bhi	31eb8 <ftello64@plt+0x207e0>
   31e90:	mov	r3, #6
   31e94:	str	r3, [fp, #-8]
   31e98:	ldrb	r3, [fp, #-21]	; 0xffffffeb
   31e9c:	cmp	r3, #252	; 0xfc
   31ea0:	bne	31ec0 <ftello64@plt+0x207e8>
   31ea4:	ldrb	r3, [fp, #-22]	; 0xffffffea
   31ea8:	cmp	r3, #131	; 0x83
   31eac:	bhi	31ec0 <ftello64@plt+0x207e8>
   31eb0:	mov	r3, #0
   31eb4:	b	3223c <ftello64@plt+0x20b64>
   31eb8:	mov	r3, #0
   31ebc:	b	3223c <ftello64@plt+0x20b64>
   31ec0:	ldr	r2, [fp, #-60]	; 0xffffffc4
   31ec4:	ldr	r3, [fp, #-8]
   31ec8:	add	r2, r2, r3
   31ecc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31ed0:	ldr	r3, [r3, #48]	; 0x30
   31ed4:	cmp	r2, r3
   31ed8:	ble	31ee4 <ftello64@plt+0x2080c>
   31edc:	mov	r3, #0
   31ee0:	b	3223c <ftello64@plt+0x20b64>
   31ee4:	mov	r3, #1
   31ee8:	str	r3, [fp, #-12]
   31eec:	b	31f3c <ftello64@plt+0x20864>
   31ef0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31ef4:	ldr	r3, [r3, #4]
   31ef8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   31efc:	ldr	r2, [fp, #-12]
   31f00:	add	r2, r1, r2
   31f04:	add	r3, r3, r2
   31f08:	ldrb	r3, [r3]
   31f0c:	strb	r3, [fp, #-22]	; 0xffffffea
   31f10:	ldrsb	r3, [fp, #-22]	; 0xffffffea
   31f14:	cmp	r3, #0
   31f18:	bge	31f28 <ftello64@plt+0x20850>
   31f1c:	ldrb	r3, [fp, #-22]	; 0xffffffea
   31f20:	cmp	r3, #191	; 0xbf
   31f24:	bls	31f30 <ftello64@plt+0x20858>
   31f28:	mov	r3, #0
   31f2c:	b	3223c <ftello64@plt+0x20b64>
   31f30:	ldr	r3, [fp, #-12]
   31f34:	add	r3, r3, #1
   31f38:	str	r3, [fp, #-12]
   31f3c:	ldr	r2, [fp, #-12]
   31f40:	ldr	r3, [fp, #-8]
   31f44:	cmp	r2, r3
   31f48:	blt	31ef0 <ftello64@plt+0x20818>
   31f4c:	ldr	r3, [fp, #-8]
   31f50:	b	3223c <ftello64@plt+0x20b64>
   31f54:	ldr	r1, [fp, #-60]	; 0xffffffc4
   31f58:	ldr	r0, [fp, #-56]	; 0xffffffc8
   31f5c:	bl	1a164 <ftello64@plt+0x8a8c>
   31f60:	str	r0, [fp, #-8]
   31f64:	ldr	r3, [fp, #-20]	; 0xffffffec
   31f68:	ldrb	r3, [r3, #4]
   31f6c:	cmp	r3, #5
   31f70:	bne	31ff8 <ftello64@plt+0x20920>
   31f74:	ldr	r3, [fp, #-8]
   31f78:	cmp	r3, #1
   31f7c:	bgt	31f88 <ftello64@plt+0x208b0>
   31f80:	mov	r3, #0
   31f84:	b	3223c <ftello64@plt+0x20b64>
   31f88:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31f8c:	ldr	r3, [r3, #128]	; 0x80
   31f90:	and	r3, r3, #64	; 0x40
   31f94:	cmp	r3, #0
   31f98:	bne	31fb8 <ftello64@plt+0x208e0>
   31f9c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31fa0:	ldr	r2, [r3, #4]
   31fa4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   31fa8:	add	r3, r2, r3
   31fac:	ldrb	r3, [r3]
   31fb0:	cmp	r3, #10
   31fb4:	beq	31fe8 <ftello64@plt+0x20910>
   31fb8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   31fbc:	ldr	r3, [r3, #128]	; 0x80
   31fc0:	and	r3, r3, #128	; 0x80
   31fc4:	cmp	r3, #0
   31fc8:	beq	31ff0 <ftello64@plt+0x20918>
   31fcc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   31fd0:	ldr	r2, [r3, #4]
   31fd4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   31fd8:	add	r3, r2, r3
   31fdc:	ldrb	r3, [r3]
   31fe0:	cmp	r3, #0
   31fe4:	bne	31ff0 <ftello64@plt+0x20918>
   31fe8:	mov	r3, #0
   31fec:	b	3223c <ftello64@plt+0x20b64>
   31ff0:	ldr	r3, [fp, #-8]
   31ff4:	b	3223c <ftello64@plt+0x20b64>
   31ff8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   31ffc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   32000:	bl	1a26c <ftello64@plt+0x8b94>
   32004:	str	r0, [fp, #-28]	; 0xffffffe4
   32008:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3200c:	cmp	r3, #1
   32010:	bgt	32020 <ftello64@plt+0x20948>
   32014:	ldr	r3, [fp, #-8]
   32018:	cmp	r3, #1
   3201c:	ble	3202c <ftello64@plt+0x20954>
   32020:	ldr	r3, [fp, #-8]
   32024:	cmp	r3, #0
   32028:	bne	32034 <ftello64@plt+0x2095c>
   3202c:	mov	r3, #0
   32030:	b	3223c <ftello64@plt+0x20b64>
   32034:	ldr	r3, [fp, #-20]	; 0xffffffec
   32038:	ldrb	r3, [r3, #4]
   3203c:	cmp	r3, #6
   32040:	bne	32238 <ftello64@plt+0x20b60>
   32044:	ldr	r3, [fp, #-20]	; 0xffffffec
   32048:	ldr	r3, [r3]
   3204c:	str	r3, [fp, #-32]	; 0xffffffe0
   32050:	mov	r3, #0
   32054:	str	r3, [fp, #-16]
   32058:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3205c:	ldr	r3, [r3, #32]
   32060:	cmp	r3, #0
   32064:	bne	32088 <ftello64@plt+0x209b0>
   32068:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3206c:	ldr	r3, [r3, #36]	; 0x24
   32070:	cmp	r3, #0
   32074:	bne	32088 <ftello64@plt+0x209b0>
   32078:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3207c:	ldr	r3, [r3, #20]
   32080:	cmp	r3, #0
   32084:	beq	3209c <ftello64@plt+0x209c4>
   32088:	ldr	r1, [fp, #-60]	; 0xffffffc4
   3208c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   32090:	bl	1a208 <ftello64@plt+0x8b30>
   32094:	mov	r3, r0
   32098:	b	320a0 <ftello64@plt+0x209c8>
   3209c:	mov	r3, #0
   320a0:	str	r3, [fp, #-36]	; 0xffffffdc
   320a4:	mov	r3, #0
   320a8:	str	r3, [fp, #-12]
   320ac:	b	320ec <ftello64@plt+0x20a14>
   320b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   320b4:	ldr	r2, [r3]
   320b8:	ldr	r3, [fp, #-12]
   320bc:	lsl	r3, r3, #2
   320c0:	add	r3, r2, r3
   320c4:	ldr	r2, [r3]
   320c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   320cc:	cmp	r2, r3
   320d0:	bne	320e0 <ftello64@plt+0x20a08>
   320d4:	ldr	r3, [fp, #-8]
   320d8:	str	r3, [fp, #-16]
   320dc:	b	321ec <ftello64@plt+0x20b14>
   320e0:	ldr	r3, [fp, #-12]
   320e4:	add	r3, r3, #1
   320e8:	str	r3, [fp, #-12]
   320ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   320f0:	ldr	r2, [r3, #20]
   320f4:	ldr	r3, [fp, #-12]
   320f8:	cmp	r2, r3
   320fc:	bgt	320b0 <ftello64@plt+0x209d8>
   32100:	mov	r3, #0
   32104:	str	r3, [fp, #-12]
   32108:	b	32158 <ftello64@plt+0x20a80>
   3210c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   32110:	ldr	r2, [r3, #12]
   32114:	ldr	r3, [fp, #-12]
   32118:	lsl	r3, r3, #2
   3211c:	add	r3, r2, r3
   32120:	ldr	r3, [r3]
   32124:	str	r3, [fp, #-40]	; 0xffffffd8
   32128:	ldr	r1, [fp, #-40]	; 0xffffffd8
   3212c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   32130:	bl	11318 <iswctype@plt>
   32134:	mov	r3, r0
   32138:	cmp	r3, #0
   3213c:	beq	3214c <ftello64@plt+0x20a74>
   32140:	ldr	r3, [fp, #-8]
   32144:	str	r3, [fp, #-16]
   32148:	b	321ec <ftello64@plt+0x20b14>
   3214c:	ldr	r3, [fp, #-12]
   32150:	add	r3, r3, #1
   32154:	str	r3, [fp, #-12]
   32158:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3215c:	ldr	r2, [r3, #36]	; 0x24
   32160:	ldr	r3, [fp, #-12]
   32164:	cmp	r2, r3
   32168:	bgt	3210c <ftello64@plt+0x20a34>
   3216c:	mov	r3, #0
   32170:	str	r3, [fp, #-12]
   32174:	b	321d8 <ftello64@plt+0x20b00>
   32178:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3217c:	ldr	r2, [r3, #4]
   32180:	ldr	r3, [fp, #-12]
   32184:	lsl	r3, r3, #2
   32188:	add	r3, r2, r3
   3218c:	ldr	r2, [r3]
   32190:	ldr	r3, [fp, #-36]	; 0xffffffdc
   32194:	cmp	r2, r3
   32198:	bhi	321cc <ftello64@plt+0x20af4>
   3219c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   321a0:	ldr	r2, [r3, #8]
   321a4:	ldr	r3, [fp, #-12]
   321a8:	lsl	r3, r3, #2
   321ac:	add	r3, r2, r3
   321b0:	ldr	r2, [r3]
   321b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   321b8:	cmp	r2, r3
   321bc:	bcc	321cc <ftello64@plt+0x20af4>
   321c0:	ldr	r3, [fp, #-8]
   321c4:	str	r3, [fp, #-16]
   321c8:	b	321ec <ftello64@plt+0x20b14>
   321cc:	ldr	r3, [fp, #-12]
   321d0:	add	r3, r3, #1
   321d4:	str	r3, [fp, #-12]
   321d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   321dc:	ldr	r2, [r3, #32]
   321e0:	ldr	r3, [fp, #-12]
   321e4:	cmp	r2, r3
   321e8:	bgt	32178 <ftello64@plt+0x20aa0>
   321ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   321f0:	ldrb	r3, [r3, #16]
   321f4:	and	r3, r3, #1
   321f8:	uxtb	r3, r3
   321fc:	cmp	r3, #0
   32200:	bne	3220c <ftello64@plt+0x20b34>
   32204:	ldr	r3, [fp, #-16]
   32208:	b	3223c <ftello64@plt+0x20b64>
   3220c:	ldr	r3, [fp, #-16]
   32210:	cmp	r3, #0
   32214:	ble	32220 <ftello64@plt+0x20b48>
   32218:	mov	r3, #0
   3221c:	b	3223c <ftello64@plt+0x20b64>
   32220:	ldr	r2, [fp, #-8]
   32224:	ldr	r3, [fp, #-28]	; 0xffffffe4
   32228:	cmp	r2, r3
   3222c:	movge	r3, r2
   32230:	movlt	r3, r3
   32234:	b	3223c <ftello64@plt+0x20b64>
   32238:	mov	r3, #0
   3223c:	mov	r0, r3
   32240:	sub	sp, fp, #4
   32244:	pop	{fp, pc}
   32248:	push	{fp, lr}
   3224c:	add	fp, sp, #4
   32250:	sub	sp, sp, #24
   32254:	str	r0, [fp, #-16]
   32258:	str	r1, [fp, #-20]	; 0xffffffec
   3225c:	str	r2, [fp, #-24]	; 0xffffffe8
   32260:	ldr	r3, [fp, #-16]
   32264:	ldr	r2, [r3, #4]
   32268:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3226c:	add	r3, r2, r3
   32270:	ldrb	r3, [r3]
   32274:	strb	r3, [fp, #-5]
   32278:	ldr	r3, [fp, #-20]	; 0xffffffec
   3227c:	ldrb	r3, [r3, #4]
   32280:	sub	r3, r3, #1
   32284:	cmp	r3, #6
   32288:	ldrls	pc, [pc, r3, lsl #2]
   3228c:	b	32360 <ftello64@plt+0x20c88>
   32290:	andeq	r2, r3, ip, lsr #5
   32294:	andeq	r2, r3, r0, ror #6
   32298:	andeq	r2, r3, r8, asr #5
   3229c:	andeq	r2, r3, r0, ror #6
   322a0:	andeq	r2, r3, r0, lsl r3
   322a4:	andeq	r2, r3, r0, ror #6
   322a8:	strdeq	r2, [r3], -ip
   322ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   322b0:	ldrb	r3, [r3]
   322b4:	ldrb	r2, [fp, #-5]
   322b8:	cmp	r2, r3
   322bc:	beq	32368 <ftello64@plt+0x20c90>
   322c0:	mov	r3, #0
   322c4:	b	3248c <ftello64@plt+0x20db4>
   322c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   322cc:	ldr	r3, [r3]
   322d0:	ldrb	r2, [fp, #-5]
   322d4:	mov	r1, r2
   322d8:	mov	r0, r3
   322dc:	bl	19ee0 <ftello64@plt+0x8808>
   322e0:	mov	r3, r0
   322e4:	eor	r3, r3, #1
   322e8:	uxtb	r3, r3
   322ec:	cmp	r3, #0
   322f0:	beq	32370 <ftello64@plt+0x20c98>
   322f4:	mov	r3, #0
   322f8:	b	3248c <ftello64@plt+0x20db4>
   322fc:	ldrsb	r3, [fp, #-5]
   32300:	cmp	r3, #0
   32304:	bge	32310 <ftello64@plt+0x20c38>
   32308:	mov	r3, #0
   3230c:	b	3248c <ftello64@plt+0x20db4>
   32310:	ldrb	r3, [fp, #-5]
   32314:	cmp	r3, #10
   32318:	bne	32334 <ftello64@plt+0x20c5c>
   3231c:	ldr	r3, [fp, #-16]
   32320:	ldr	r3, [r3, #84]	; 0x54
   32324:	ldr	r3, [r3, #128]	; 0x80
   32328:	and	r3, r3, #64	; 0x40
   3232c:	cmp	r3, #0
   32330:	beq	32358 <ftello64@plt+0x20c80>
   32334:	ldrb	r3, [fp, #-5]
   32338:	cmp	r3, #0
   3233c:	bne	32378 <ftello64@plt+0x20ca0>
   32340:	ldr	r3, [fp, #-16]
   32344:	ldr	r3, [r3, #84]	; 0x54
   32348:	ldr	r3, [r3, #128]	; 0x80
   3234c:	and	r3, r3, #128	; 0x80
   32350:	cmp	r3, #0
   32354:	beq	32378 <ftello64@plt+0x20ca0>
   32358:	mov	r3, #0
   3235c:	b	3248c <ftello64@plt+0x20db4>
   32360:	mov	r3, #0
   32364:	b	3248c <ftello64@plt+0x20db4>
   32368:	nop			; (mov r0, r0)
   3236c:	b	3237c <ftello64@plt+0x20ca4>
   32370:	nop			; (mov r0, r0)
   32374:	b	3237c <ftello64@plt+0x20ca4>
   32378:	nop			; (mov r0, r0)
   3237c:	ldr	r3, [fp, #-20]	; 0xffffffec
   32380:	ldr	r2, [r3, #4]
   32384:	ldr	r3, [pc, #268]	; 32498 <ftello64@plt+0x20dc0>
   32388:	and	r3, r3, r2
   3238c:	cmp	r3, #0
   32390:	beq	32488 <ftello64@plt+0x20db0>
   32394:	ldr	r0, [fp, #-16]
   32398:	ldr	r3, [fp, #-16]
   3239c:	ldr	r3, [r3, #88]	; 0x58
   323a0:	mov	r2, r3
   323a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   323a8:	bl	1cb08 <ftello64@plt+0xb430>
   323ac:	str	r0, [fp, #-12]
   323b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   323b4:	ldr	r3, [r3, #4]
   323b8:	lsr	r3, r3, #8
   323bc:	lsl	r3, r3, #22
   323c0:	lsr	r3, r3, #22
   323c4:	uxth	r3, r3
   323c8:	and	r3, r3, #4
   323cc:	cmp	r3, #0
   323d0:	beq	323e4 <ftello64@plt+0x20d0c>
   323d4:	ldr	r3, [fp, #-12]
   323d8:	and	r3, r3, #1
   323dc:	cmp	r3, #0
   323e0:	beq	32480 <ftello64@plt+0x20da8>
   323e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   323e8:	ldr	r3, [r3, #4]
   323ec:	lsr	r3, r3, #8
   323f0:	lsl	r3, r3, #22
   323f4:	lsr	r3, r3, #22
   323f8:	uxth	r3, r3
   323fc:	and	r3, r3, #8
   32400:	cmp	r3, #0
   32404:	beq	32418 <ftello64@plt+0x20d40>
   32408:	ldr	r3, [fp, #-12]
   3240c:	and	r3, r3, #1
   32410:	cmp	r3, #0
   32414:	bne	32480 <ftello64@plt+0x20da8>
   32418:	ldr	r3, [fp, #-20]	; 0xffffffec
   3241c:	ldr	r3, [r3, #4]
   32420:	lsr	r3, r3, #8
   32424:	lsl	r3, r3, #22
   32428:	lsr	r3, r3, #22
   3242c:	uxth	r3, r3
   32430:	and	r3, r3, #32
   32434:	cmp	r3, #0
   32438:	beq	3244c <ftello64@plt+0x20d74>
   3243c:	ldr	r3, [fp, #-12]
   32440:	and	r3, r3, #2
   32444:	cmp	r3, #0
   32448:	beq	32480 <ftello64@plt+0x20da8>
   3244c:	ldr	r3, [fp, #-20]	; 0xffffffec
   32450:	ldr	r3, [r3, #4]
   32454:	lsr	r3, r3, #8
   32458:	lsl	r3, r3, #22
   3245c:	lsr	r3, r3, #22
   32460:	uxth	r3, r3
   32464:	and	r3, r3, #128	; 0x80
   32468:	cmp	r3, #0
   3246c:	beq	32488 <ftello64@plt+0x20db0>
   32470:	ldr	r3, [fp, #-12]
   32474:	and	r3, r3, #8
   32478:	cmp	r3, #0
   3247c:	bne	32488 <ftello64@plt+0x20db0>
   32480:	mov	r3, #0
   32484:	b	3248c <ftello64@plt+0x20db4>
   32488:	mov	r3, #1
   3248c:	mov	r0, r3
   32490:	sub	sp, fp, #4
   32494:	pop	{fp, pc}
   32498:	andeq	pc, r3, r0, lsl #30
   3249c:	push	{fp, lr}
   324a0:	add	fp, sp, #4
   324a4:	sub	sp, sp, #24
   324a8:	str	r0, [fp, #-24]	; 0xffffffe8
   324ac:	str	r1, [fp, #-28]	; 0xffffffe4
   324b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   324b4:	str	r3, [fp, #-8]
   324b8:	ldr	r3, [fp, #-8]
   324bc:	ldr	r3, [r3, #36]	; 0x24
   324c0:	cmn	r3, #-536870910	; 0xe0000002
   324c4:	movhi	r3, #1
   324c8:	movls	r3, #0
   324cc:	uxtb	r3, r3
   324d0:	cmp	r3, #0
   324d4:	beq	324e0 <ftello64@plt+0x20e08>
   324d8:	mov	r3, #12
   324dc:	b	32640 <ftello64@plt+0x20f68>
   324e0:	ldr	r3, [fp, #-8]
   324e4:	ldr	r3, [r3, #36]	; 0x24
   324e8:	lsl	r2, r3, #1
   324ec:	ldr	r3, [fp, #-8]
   324f0:	ldr	r3, [r3, #48]	; 0x30
   324f4:	cmp	r2, r3
   324f8:	movlt	r2, r2
   324fc:	movge	r2, r3
   32500:	ldr	r3, [fp, #-28]	; 0xffffffe4
   32504:	cmp	r2, r3
   32508:	movge	r3, r2
   3250c:	movlt	r3, r3
   32510:	mov	r1, r3
   32514:	ldr	r0, [fp, #-8]
   32518:	bl	1a5f4 <ftello64@plt+0x8f1c>
   3251c:	str	r0, [fp, #-12]
   32520:	ldr	r3, [fp, #-12]
   32524:	cmp	r3, #0
   32528:	movne	r3, #1
   3252c:	moveq	r3, #0
   32530:	uxtb	r3, r3
   32534:	cmp	r3, #0
   32538:	beq	32544 <ftello64@plt+0x20e6c>
   3253c:	ldr	r3, [fp, #-12]
   32540:	b	32640 <ftello64@plt+0x20f68>
   32544:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32548:	ldr	r3, [r3, #100]	; 0x64
   3254c:	cmp	r3, #0
   32550:	beq	325ac <ftello64@plt+0x20ed4>
   32554:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32558:	ldr	r2, [r3, #100]	; 0x64
   3255c:	ldr	r3, [fp, #-8]
   32560:	ldr	r3, [r3, #36]	; 0x24
   32564:	add	r3, r3, #1
   32568:	lsl	r3, r3, #2
   3256c:	mov	r1, r3
   32570:	mov	r0, r2
   32574:	bl	35368 <ftello64@plt+0x23c90>
   32578:	str	r0, [fp, #-16]
   3257c:	ldr	r3, [fp, #-16]
   32580:	cmp	r3, #0
   32584:	moveq	r3, #1
   32588:	movne	r3, #0
   3258c:	uxtb	r3, r3
   32590:	cmp	r3, #0
   32594:	beq	325a0 <ftello64@plt+0x20ec8>
   32598:	mov	r3, #12
   3259c:	b	32640 <ftello64@plt+0x20f68>
   325a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   325a4:	ldr	r2, [fp, #-16]
   325a8:	str	r2, [r3, #100]	; 0x64
   325ac:	ldr	r3, [fp, #-8]
   325b0:	ldrb	r3, [r3, #72]	; 0x48
   325b4:	cmp	r3, #0
   325b8:	beq	32608 <ftello64@plt+0x20f30>
   325bc:	ldr	r3, [fp, #-8]
   325c0:	ldr	r3, [r3, #80]	; 0x50
   325c4:	cmp	r3, #1
   325c8:	ble	325fc <ftello64@plt+0x20f24>
   325cc:	ldr	r0, [fp, #-8]
   325d0:	bl	1ac20 <ftello64@plt+0x9548>
   325d4:	str	r0, [fp, #-12]
   325d8:	ldr	r3, [fp, #-12]
   325dc:	cmp	r3, #0
   325e0:	movne	r3, #1
   325e4:	moveq	r3, #0
   325e8:	uxtb	r3, r3
   325ec:	cmp	r3, #0
   325f0:	beq	3263c <ftello64@plt+0x20f64>
   325f4:	ldr	r3, [fp, #-12]
   325f8:	b	32640 <ftello64@plt+0x20f68>
   325fc:	ldr	r0, [fp, #-8]
   32600:	bl	1b8ec <ftello64@plt+0xa214>
   32604:	b	3263c <ftello64@plt+0x20f64>
   32608:	ldr	r3, [fp, #-8]
   3260c:	ldr	r3, [r3, #80]	; 0x50
   32610:	cmp	r3, #1
   32614:	ble	32624 <ftello64@plt+0x20f4c>
   32618:	ldr	r0, [fp, #-8]
   3261c:	bl	1a8a8 <ftello64@plt+0x91d0>
   32620:	b	3263c <ftello64@plt+0x20f64>
   32624:	ldr	r3, [fp, #-8]
   32628:	ldr	r3, [r3, #64]	; 0x40
   3262c:	cmp	r3, #0
   32630:	beq	3263c <ftello64@plt+0x20f64>
   32634:	ldr	r0, [fp, #-8]
   32638:	bl	1b9ec <ftello64@plt+0xa314>
   3263c:	mov	r3, #0
   32640:	mov	r0, r3
   32644:	sub	sp, fp, #4
   32648:	pop	{fp, pc}
   3264c:	push	{fp, lr}
   32650:	add	fp, sp, #4
   32654:	sub	sp, sp, #24
   32658:	str	r0, [fp, #-16]
   3265c:	str	r1, [fp, #-20]	; 0xffffffec
   32660:	str	r2, [fp, #-24]	; 0xffffffe8
   32664:	ldr	r3, [fp, #-16]
   32668:	ldr	r2, [fp, #-20]	; 0xffffffec
   3266c:	str	r2, [r3, #88]	; 0x58
   32670:	ldr	r3, [fp, #-16]
   32674:	mvn	r2, #0
   32678:	str	r2, [r3, #92]	; 0x5c
   3267c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32680:	cmp	r3, #0
   32684:	ble	3277c <ftello64@plt+0x210a4>
   32688:	mov	r3, #24
   3268c:	str	r3, [fp, #-8]
   32690:	ldr	r1, [fp, #-8]
   32694:	mvn	r0, #0
   32698:	bl	38c78 <ftello64@plt+0x275a0>
   3269c:	mov	r3, r0
   326a0:	cmp	r3, #0
   326a4:	blt	326c0 <ftello64@plt+0x20fe8>
   326a8:	ldr	r1, [fp, #-8]
   326ac:	mvn	r0, #0
   326b0:	bl	38c78 <ftello64@plt+0x275a0>
   326b4:	mov	r3, r0
   326b8:	mov	r2, r3
   326bc:	b	326c4 <ftello64@plt+0x20fec>
   326c0:	mvn	r2, #-2147483648	; 0x80000000
   326c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   326c8:	cmp	r2, r3
   326cc:	movcc	r3, #1
   326d0:	movcs	r3, #0
   326d4:	uxtb	r3, r3
   326d8:	cmp	r3, #0
   326dc:	beq	326e8 <ftello64@plt+0x21010>
   326e0:	mov	r3, #12
   326e4:	b	327a4 <ftello64@plt+0x210cc>
   326e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   326ec:	mov	r3, r2
   326f0:	lsl	r3, r3, #1
   326f4:	add	r3, r3, r2
   326f8:	lsl	r3, r3, #3
   326fc:	mov	r0, r3
   32700:	bl	352c0 <ftello64@plt+0x23be8>
   32704:	mov	r3, r0
   32708:	mov	r2, r3
   3270c:	ldr	r3, [fp, #-16]
   32710:	str	r2, [r3, #116]	; 0x74
   32714:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32718:	lsl	r3, r3, #2
   3271c:	mov	r0, r3
   32720:	bl	352c0 <ftello64@plt+0x23be8>
   32724:	mov	r3, r0
   32728:	mov	r2, r3
   3272c:	ldr	r3, [fp, #-16]
   32730:	str	r2, [r3, #132]	; 0x84
   32734:	ldr	r3, [fp, #-16]
   32738:	ldr	r3, [r3, #116]	; 0x74
   3273c:	cmp	r3, #0
   32740:	moveq	r3, #1
   32744:	movne	r3, #0
   32748:	uxtb	r3, r3
   3274c:	cmp	r3, #0
   32750:	bne	32774 <ftello64@plt+0x2109c>
   32754:	ldr	r3, [fp, #-16]
   32758:	ldr	r3, [r3, #132]	; 0x84
   3275c:	cmp	r3, #0
   32760:	moveq	r3, #1
   32764:	movne	r3, #0
   32768:	uxtb	r3, r3
   3276c:	cmp	r3, #0
   32770:	beq	3277c <ftello64@plt+0x210a4>
   32774:	mov	r3, #12
   32778:	b	327a4 <ftello64@plt+0x210cc>
   3277c:	ldr	r3, [fp, #-16]
   32780:	ldr	r2, [fp, #-24]	; 0xffffffe8
   32784:	str	r2, [r3, #112]	; 0x70
   32788:	ldr	r3, [fp, #-16]
   3278c:	mov	r2, #1
   32790:	str	r2, [r3, #120]	; 0x78
   32794:	ldr	r3, [fp, #-16]
   32798:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3279c:	str	r2, [r3, #128]	; 0x80
   327a0:	mov	r3, #0
   327a4:	mov	r0, r3
   327a8:	sub	sp, fp, #4
   327ac:	pop	{fp, pc}
   327b0:	push	{fp, lr}
   327b4:	add	fp, sp, #4
   327b8:	sub	sp, sp, #24
   327bc:	str	r0, [fp, #-24]	; 0xffffffe8
   327c0:	mov	r3, #0
   327c4:	str	r3, [fp, #-8]
   327c8:	b	328a0 <ftello64@plt+0x211c8>
   327cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   327d0:	ldr	r2, [r3, #132]	; 0x84
   327d4:	ldr	r3, [fp, #-8]
   327d8:	lsl	r3, r3, #2
   327dc:	add	r3, r2, r3
   327e0:	ldr	r3, [r3]
   327e4:	str	r3, [fp, #-16]
   327e8:	mov	r3, #0
   327ec:	str	r3, [fp, #-12]
   327f0:	b	32834 <ftello64@plt+0x2115c>
   327f4:	ldr	r3, [fp, #-16]
   327f8:	ldr	r2, [r3, #20]
   327fc:	ldr	r3, [fp, #-12]
   32800:	lsl	r3, r3, #2
   32804:	add	r3, r2, r3
   32808:	ldr	r3, [r3]
   3280c:	str	r3, [fp, #-20]	; 0xffffffec
   32810:	ldr	r3, [fp, #-20]	; 0xffffffec
   32814:	ldr	r3, [r3, #16]
   32818:	mov	r0, r3
   3281c:	bl	16624 <ftello64@plt+0x4f4c>
   32820:	ldr	r0, [fp, #-20]	; 0xffffffec
   32824:	bl	16624 <ftello64@plt+0x4f4c>
   32828:	ldr	r3, [fp, #-12]
   3282c:	add	r3, r3, #1
   32830:	str	r3, [fp, #-12]
   32834:	ldr	r3, [fp, #-16]
   32838:	ldr	r2, [r3, #16]
   3283c:	ldr	r3, [fp, #-12]
   32840:	cmp	r2, r3
   32844:	bgt	327f4 <ftello64@plt+0x2111c>
   32848:	ldr	r3, [fp, #-16]
   3284c:	ldr	r3, [r3, #20]
   32850:	mov	r0, r3
   32854:	bl	16624 <ftello64@plt+0x4f4c>
   32858:	ldr	r3, [fp, #-16]
   3285c:	ldr	r3, [r3, #8]
   32860:	cmp	r3, #0
   32864:	beq	3288c <ftello64@plt+0x211b4>
   32868:	ldr	r3, [fp, #-16]
   3286c:	ldr	r3, [r3, #8]
   32870:	ldr	r3, [r3, #8]
   32874:	mov	r0, r3
   32878:	bl	16624 <ftello64@plt+0x4f4c>
   3287c:	ldr	r3, [fp, #-16]
   32880:	ldr	r3, [r3, #8]
   32884:	mov	r0, r3
   32888:	bl	16624 <ftello64@plt+0x4f4c>
   3288c:	ldr	r0, [fp, #-16]
   32890:	bl	16624 <ftello64@plt+0x4f4c>
   32894:	ldr	r3, [fp, #-8]
   32898:	add	r3, r3, #1
   3289c:	str	r3, [fp, #-8]
   328a0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   328a4:	ldr	r2, [r3, #124]	; 0x7c
   328a8:	ldr	r3, [fp, #-8]
   328ac:	cmp	r2, r3
   328b0:	bgt	327cc <ftello64@plt+0x210f4>
   328b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   328b8:	mov	r2, #0
   328bc:	str	r2, [r3, #124]	; 0x7c
   328c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   328c4:	mov	r2, #0
   328c8:	str	r2, [r3, #108]	; 0x6c
   328cc:	nop			; (mov r0, r0)
   328d0:	sub	sp, fp, #4
   328d4:	pop	{fp, pc}
   328d8:	push	{fp, lr}
   328dc:	add	fp, sp, #4
   328e0:	sub	sp, sp, #8
   328e4:	str	r0, [fp, #-8]
   328e8:	ldr	r0, [fp, #-8]
   328ec:	bl	327b0 <ftello64@plt+0x210d8>
   328f0:	ldr	r3, [fp, #-8]
   328f4:	ldr	r3, [r3, #132]	; 0x84
   328f8:	mov	r0, r3
   328fc:	bl	16624 <ftello64@plt+0x4f4c>
   32900:	ldr	r3, [fp, #-8]
   32904:	ldr	r3, [r3, #116]	; 0x74
   32908:	mov	r0, r3
   3290c:	bl	16624 <ftello64@plt+0x4f4c>
   32910:	nop			; (mov r0, r0)
   32914:	sub	sp, fp, #4
   32918:	pop	{fp, pc}
   3291c:	push	{fp, lr}
   32920:	add	fp, sp, #4
   32924:	sub	sp, sp, #24
   32928:	str	r0, [fp, #-16]
   3292c:	str	r1, [fp, #-20]	; 0xffffffec
   32930:	str	r2, [fp, #-24]	; 0xffffffe8
   32934:	str	r3, [fp, #-28]	; 0xffffffe4
   32938:	ldr	r3, [fp, #-16]
   3293c:	ldr	r2, [r3, #108]	; 0x6c
   32940:	ldr	r3, [fp, #-16]
   32944:	ldr	r3, [r3, #112]	; 0x70
   32948:	cmp	r2, r3
   3294c:	blt	32a20 <ftello64@plt+0x21348>
   32950:	ldr	r3, [fp, #-16]
   32954:	ldr	r0, [r3, #116]	; 0x74
   32958:	ldr	r3, [fp, #-16]
   3295c:	ldr	r2, [r3, #112]	; 0x70
   32960:	mov	r3, r2
   32964:	lsl	r3, r3, #1
   32968:	add	r3, r3, r2
   3296c:	lsl	r3, r3, #4
   32970:	mov	r1, r3
   32974:	bl	35368 <ftello64@plt+0x23c90>
   32978:	str	r0, [fp, #-8]
   3297c:	ldr	r3, [fp, #-8]
   32980:	cmp	r3, #0
   32984:	moveq	r3, #1
   32988:	movne	r3, #0
   3298c:	uxtb	r3, r3
   32990:	cmp	r3, #0
   32994:	beq	329b0 <ftello64@plt+0x212d8>
   32998:	ldr	r3, [fp, #-16]
   3299c:	ldr	r3, [r3, #116]	; 0x74
   329a0:	mov	r0, r3
   329a4:	bl	16624 <ftello64@plt+0x4f4c>
   329a8:	mov	r3, #12
   329ac:	b	32c18 <ftello64@plt+0x21540>
   329b0:	ldr	r3, [fp, #-16]
   329b4:	ldr	r2, [fp, #-8]
   329b8:	str	r2, [r3, #116]	; 0x74
   329bc:	ldr	r3, [fp, #-16]
   329c0:	ldr	r2, [r3, #116]	; 0x74
   329c4:	ldr	r3, [fp, #-16]
   329c8:	ldr	r3, [r3, #108]	; 0x6c
   329cc:	mov	r1, r3
   329d0:	mov	r3, r1
   329d4:	lsl	r3, r3, #1
   329d8:	add	r3, r3, r1
   329dc:	lsl	r3, r3, #3
   329e0:	add	r0, r2, r3
   329e4:	ldr	r3, [fp, #-16]
   329e8:	ldr	r3, [r3, #112]	; 0x70
   329ec:	mov	r2, r3
   329f0:	mov	r3, r2
   329f4:	lsl	r3, r3, #1
   329f8:	add	r3, r3, r2
   329fc:	lsl	r3, r3, #3
   32a00:	mov	r2, r3
   32a04:	mov	r1, #0
   32a08:	bl	115ac <memset@plt>
   32a0c:	ldr	r3, [fp, #-16]
   32a10:	ldr	r3, [r3, #112]	; 0x70
   32a14:	lsl	r2, r3, #1
   32a18:	ldr	r3, [fp, #-16]
   32a1c:	str	r2, [r3, #112]	; 0x70
   32a20:	ldr	r3, [fp, #-16]
   32a24:	ldr	r3, [r3, #108]	; 0x6c
   32a28:	cmp	r3, #0
   32a2c:	ble	32aa0 <ftello64@plt+0x213c8>
   32a30:	ldr	r3, [fp, #-16]
   32a34:	ldr	r2, [r3, #116]	; 0x74
   32a38:	ldr	r3, [fp, #-16]
   32a3c:	ldr	r3, [r3, #108]	; 0x6c
   32a40:	mov	r1, r3
   32a44:	mov	r3, r1
   32a48:	lsl	r3, r3, #1
   32a4c:	add	r3, r3, r1
   32a50:	lsl	r3, r3, #3
   32a54:	sub	r3, r3, #24
   32a58:	add	r3, r2, r3
   32a5c:	ldr	r2, [r3, #4]
   32a60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32a64:	cmp	r2, r3
   32a68:	bne	32aa0 <ftello64@plt+0x213c8>
   32a6c:	ldr	r3, [fp, #-16]
   32a70:	ldr	r2, [r3, #116]	; 0x74
   32a74:	ldr	r3, [fp, #-16]
   32a78:	ldr	r3, [r3, #108]	; 0x6c
   32a7c:	mov	r1, r3
   32a80:	mov	r3, r1
   32a84:	lsl	r3, r3, #1
   32a88:	add	r3, r3, r1
   32a8c:	lsl	r3, r3, #3
   32a90:	sub	r3, r3, #24
   32a94:	add	r3, r2, r3
   32a98:	mov	r2, #1
   32a9c:	strb	r2, [r3, #20]
   32aa0:	ldr	r3, [fp, #-16]
   32aa4:	ldr	r2, [r3, #116]	; 0x74
   32aa8:	ldr	r3, [fp, #-16]
   32aac:	ldr	r3, [r3, #108]	; 0x6c
   32ab0:	mov	r1, r3
   32ab4:	mov	r3, r1
   32ab8:	lsl	r3, r3, #1
   32abc:	add	r3, r3, r1
   32ac0:	lsl	r3, r3, #3
   32ac4:	add	r3, r2, r3
   32ac8:	ldr	r2, [fp, #-20]	; 0xffffffec
   32acc:	str	r2, [r3]
   32ad0:	ldr	r3, [fp, #-16]
   32ad4:	ldr	r2, [r3, #116]	; 0x74
   32ad8:	ldr	r3, [fp, #-16]
   32adc:	ldr	r3, [r3, #108]	; 0x6c
   32ae0:	mov	r1, r3
   32ae4:	mov	r3, r1
   32ae8:	lsl	r3, r3, #1
   32aec:	add	r3, r3, r1
   32af0:	lsl	r3, r3, #3
   32af4:	add	r3, r2, r3
   32af8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   32afc:	str	r2, [r3, #4]
   32b00:	ldr	r3, [fp, #-16]
   32b04:	ldr	r2, [r3, #116]	; 0x74
   32b08:	ldr	r3, [fp, #-16]
   32b0c:	ldr	r3, [r3, #108]	; 0x6c
   32b10:	mov	r1, r3
   32b14:	mov	r3, r1
   32b18:	lsl	r3, r3, #1
   32b1c:	add	r3, r3, r1
   32b20:	lsl	r3, r3, #3
   32b24:	add	r3, r2, r3
   32b28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   32b2c:	str	r2, [r3, #8]
   32b30:	ldr	r3, [fp, #-16]
   32b34:	ldr	r2, [r3, #116]	; 0x74
   32b38:	ldr	r3, [fp, #-16]
   32b3c:	ldr	r3, [r3, #108]	; 0x6c
   32b40:	mov	r1, r3
   32b44:	mov	r3, r1
   32b48:	lsl	r3, r3, #1
   32b4c:	add	r3, r3, r1
   32b50:	lsl	r3, r3, #3
   32b54:	add	r3, r2, r3
   32b58:	ldr	r2, [fp, #4]
   32b5c:	str	r2, [r3, #12]
   32b60:	ldr	r3, [fp, #-16]
   32b64:	ldr	r2, [r3, #116]	; 0x74
   32b68:	ldr	r3, [fp, #-16]
   32b6c:	ldr	r3, [r3, #108]	; 0x6c
   32b70:	mov	r1, r3
   32b74:	mov	r3, r1
   32b78:	lsl	r3, r3, #1
   32b7c:	add	r3, r3, r1
   32b80:	lsl	r3, r3, #3
   32b84:	add	r3, r2, r3
   32b88:	ldr	r1, [fp, #-28]	; 0xffffffe4
   32b8c:	ldr	r2, [fp, #4]
   32b90:	cmp	r1, r2
   32b94:	bne	32ba0 <ftello64@plt+0x214c8>
   32b98:	mvn	r2, #0
   32b9c:	b	32ba4 <ftello64@plt+0x214cc>
   32ba0:	mov	r2, #0
   32ba4:	str	r2, [r3, #16]
   32ba8:	ldr	r3, [fp, #-16]
   32bac:	ldr	r2, [r3, #116]	; 0x74
   32bb0:	ldr	r3, [fp, #-16]
   32bb4:	ldr	r3, [r3, #108]	; 0x6c
   32bb8:	add	r0, r3, #1
   32bbc:	ldr	r1, [fp, #-16]
   32bc0:	str	r0, [r1, #108]	; 0x6c
   32bc4:	mov	r1, r3
   32bc8:	mov	r3, r1
   32bcc:	lsl	r3, r3, #1
   32bd0:	add	r3, r3, r1
   32bd4:	lsl	r3, r3, #3
   32bd8:	add	r3, r2, r3
   32bdc:	mov	r2, #0
   32be0:	strb	r2, [r3, #20]
   32be4:	ldr	r3, [fp, #-16]
   32be8:	ldr	r2, [r3, #120]	; 0x78
   32bec:	ldr	r1, [fp, #4]
   32bf0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   32bf4:	sub	r3, r1, r3
   32bf8:	cmp	r2, r3
   32bfc:	bge	32c14 <ftello64@plt+0x2153c>
   32c00:	ldr	r2, [fp, #4]
   32c04:	ldr	r3, [fp, #-28]	; 0xffffffe4
   32c08:	sub	r2, r2, r3
   32c0c:	ldr	r3, [fp, #-16]
   32c10:	str	r2, [r3, #120]	; 0x78
   32c14:	mov	r3, #0
   32c18:	mov	r0, r3
   32c1c:	sub	sp, fp, #4
   32c20:	pop	{fp, pc}
   32c24:	push	{fp}		; (str fp, [sp, #-4]!)
   32c28:	add	fp, sp, #0
   32c2c:	sub	sp, sp, #28
   32c30:	str	r0, [fp, #-24]	; 0xffffffe8
   32c34:	str	r1, [fp, #-28]	; 0xffffffe4
   32c38:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32c3c:	ldr	r3, [r3, #108]	; 0x6c
   32c40:	str	r3, [fp, #-12]
   32c44:	ldr	r3, [fp, #-12]
   32c48:	str	r3, [fp, #-16]
   32c4c:	mov	r3, #0
   32c50:	str	r3, [fp, #-8]
   32c54:	b	32cbc <ftello64@plt+0x215e4>
   32c58:	ldr	r2, [fp, #-8]
   32c5c:	ldr	r3, [fp, #-12]
   32c60:	add	r3, r2, r3
   32c64:	lsr	r2, r3, #31
   32c68:	add	r3, r2, r3
   32c6c:	asr	r3, r3, #1
   32c70:	str	r3, [fp, #-20]	; 0xffffffec
   32c74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32c78:	ldr	r1, [r3, #116]	; 0x74
   32c7c:	ldr	r2, [fp, #-20]	; 0xffffffec
   32c80:	mov	r3, r2
   32c84:	lsl	r3, r3, #1
   32c88:	add	r3, r3, r2
   32c8c:	lsl	r3, r3, #3
   32c90:	add	r3, r1, r3
   32c94:	ldr	r2, [r3, #4]
   32c98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   32c9c:	cmp	r2, r3
   32ca0:	bge	32cb4 <ftello64@plt+0x215dc>
   32ca4:	ldr	r3, [fp, #-20]	; 0xffffffec
   32ca8:	add	r3, r3, #1
   32cac:	str	r3, [fp, #-8]
   32cb0:	b	32cbc <ftello64@plt+0x215e4>
   32cb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   32cb8:	str	r3, [fp, #-12]
   32cbc:	ldr	r2, [fp, #-8]
   32cc0:	ldr	r3, [fp, #-12]
   32cc4:	cmp	r2, r3
   32cc8:	blt	32c58 <ftello64@plt+0x21580>
   32ccc:	ldr	r2, [fp, #-8]
   32cd0:	ldr	r3, [fp, #-16]
   32cd4:	cmp	r2, r3
   32cd8:	bge	32d14 <ftello64@plt+0x2163c>
   32cdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32ce0:	ldr	r1, [r3, #116]	; 0x74
   32ce4:	ldr	r2, [fp, #-8]
   32ce8:	mov	r3, r2
   32cec:	lsl	r3, r3, #1
   32cf0:	add	r3, r3, r2
   32cf4:	lsl	r3, r3, #3
   32cf8:	add	r3, r1, r3
   32cfc:	ldr	r2, [r3, #4]
   32d00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   32d04:	cmp	r2, r3
   32d08:	bne	32d14 <ftello64@plt+0x2163c>
   32d0c:	ldr	r3, [fp, #-8]
   32d10:	b	32d18 <ftello64@plt+0x21640>
   32d14:	mvn	r3, #0
   32d18:	mov	r0, r3
   32d1c:	add	sp, fp, #0
   32d20:	pop	{fp}		; (ldr fp, [sp], #4)
   32d24:	bx	lr
   32d28:	push	{r4, fp, lr}
   32d2c:	add	fp, sp, #8
   32d30:	sub	sp, sp, #28
   32d34:	str	r0, [fp, #-24]	; 0xffffffe8
   32d38:	str	r1, [fp, #-28]	; 0xffffffe4
   32d3c:	str	r2, [fp, #-32]	; 0xffffffe0
   32d40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32d44:	ldr	r3, [r3, #132]	; 0x84
   32d48:	cmp	r3, #0
   32d4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32d50:	ldr	r3, [r3, #128]	; 0x80
   32d54:	cmp	r3, #0
   32d58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32d5c:	ldr	r2, [r3, #124]	; 0x7c
   32d60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32d64:	ldr	r3, [r3, #128]	; 0x80
   32d68:	cmp	r2, r3
   32d6c:	moveq	r3, #1
   32d70:	movne	r3, #0
   32d74:	uxtb	r3, r3
   32d78:	cmp	r3, #0
   32d7c:	beq	32dec <ftello64@plt+0x21714>
   32d80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32d84:	ldr	r3, [r3, #128]	; 0x80
   32d88:	lsl	r3, r3, #1
   32d8c:	str	r3, [fp, #-16]
   32d90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32d94:	ldr	r2, [r3, #132]	; 0x84
   32d98:	ldr	r3, [fp, #-16]
   32d9c:	lsl	r3, r3, #2
   32da0:	mov	r1, r3
   32da4:	mov	r0, r2
   32da8:	bl	35368 <ftello64@plt+0x23c90>
   32dac:	str	r0, [fp, #-20]	; 0xffffffec
   32db0:	ldr	r3, [fp, #-20]	; 0xffffffec
   32db4:	cmp	r3, #0
   32db8:	moveq	r3, #1
   32dbc:	movne	r3, #0
   32dc0:	uxtb	r3, r3
   32dc4:	cmp	r3, #0
   32dc8:	beq	32dd4 <ftello64@plt+0x216fc>
   32dcc:	mov	r3, #12
   32dd0:	b	32eac <ftello64@plt+0x217d4>
   32dd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32dd8:	ldr	r2, [fp, #-20]	; 0xffffffec
   32ddc:	str	r2, [r3, #132]	; 0x84
   32de0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32de4:	ldr	r2, [fp, #-16]
   32de8:	str	r2, [r3, #128]	; 0x80
   32dec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32df0:	ldr	r2, [r3, #132]	; 0x84
   32df4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32df8:	ldr	r3, [r3, #124]	; 0x7c
   32dfc:	lsl	r3, r3, #2
   32e00:	add	r4, r2, r3
   32e04:	mov	r1, #24
   32e08:	mov	r0, #1
   32e0c:	bl	351fc <ftello64@plt+0x23b24>
   32e10:	mov	r3, r0
   32e14:	str	r3, [r4]
   32e18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32e1c:	ldr	r2, [r3, #132]	; 0x84
   32e20:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32e24:	ldr	r3, [r3, #124]	; 0x7c
   32e28:	lsl	r3, r3, #2
   32e2c:	add	r3, r2, r3
   32e30:	ldr	r3, [r3]
   32e34:	cmp	r3, #0
   32e38:	moveq	r3, #1
   32e3c:	movne	r3, #0
   32e40:	uxtb	r3, r3
   32e44:	cmp	r3, #0
   32e48:	beq	32e54 <ftello64@plt+0x2177c>
   32e4c:	mov	r3, #12
   32e50:	b	32eac <ftello64@plt+0x217d4>
   32e54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32e58:	ldr	r2, [r3, #132]	; 0x84
   32e5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32e60:	ldr	r3, [r3, #124]	; 0x7c
   32e64:	lsl	r3, r3, #2
   32e68:	add	r3, r2, r3
   32e6c:	ldr	r3, [r3]
   32e70:	ldr	r2, [fp, #-28]	; 0xffffffe4
   32e74:	str	r2, [r3, #4]
   32e78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32e7c:	ldr	r2, [r3, #132]	; 0x84
   32e80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32e84:	ldr	r3, [r3, #124]	; 0x7c
   32e88:	add	r0, r3, #1
   32e8c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   32e90:	str	r0, [r1, #124]	; 0x7c
   32e94:	lsl	r3, r3, #2
   32e98:	add	r3, r2, r3
   32e9c:	ldr	r3, [r3]
   32ea0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   32ea4:	str	r2, [r3]
   32ea8:	mov	r3, #0
   32eac:	mov	r0, r3
   32eb0:	sub	sp, fp, #8
   32eb4:	pop	{r4, fp, pc}
   32eb8:	push	{fp, lr}
   32ebc:	add	fp, sp, #4
   32ec0:	sub	sp, sp, #32
   32ec4:	str	r0, [fp, #-24]	; 0xffffffe8
   32ec8:	str	r1, [fp, #-28]	; 0xffffffe4
   32ecc:	str	r2, [fp, #-32]	; 0xffffffe0
   32ed0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32ed4:	ldr	r2, [r3, #16]
   32ed8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32edc:	ldr	r3, [r3, #12]
   32ee0:	cmp	r2, r3
   32ee4:	moveq	r3, #1
   32ee8:	movne	r3, #0
   32eec:	uxtb	r3, r3
   32ef0:	cmp	r3, #0
   32ef4:	beq	32f68 <ftello64@plt+0x21890>
   32ef8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32efc:	ldr	r3, [r3, #12]
   32f00:	lsl	r3, r3, #1
   32f04:	add	r3, r3, #1
   32f08:	str	r3, [fp, #-8]
   32f0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32f10:	ldr	r2, [r3, #20]
   32f14:	ldr	r3, [fp, #-8]
   32f18:	lsl	r3, r3, #2
   32f1c:	mov	r1, r3
   32f20:	mov	r0, r2
   32f24:	bl	35368 <ftello64@plt+0x23c90>
   32f28:	str	r0, [fp, #-12]
   32f2c:	ldr	r3, [fp, #-12]
   32f30:	cmp	r3, #0
   32f34:	moveq	r3, #1
   32f38:	movne	r3, #0
   32f3c:	uxtb	r3, r3
   32f40:	cmp	r3, #0
   32f44:	beq	32f50 <ftello64@plt+0x21878>
   32f48:	mov	r3, #0
   32f4c:	b	32fe8 <ftello64@plt+0x21910>
   32f50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32f54:	ldr	r2, [fp, #-12]
   32f58:	str	r2, [r3, #20]
   32f5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32f60:	ldr	r2, [fp, #-8]
   32f64:	str	r2, [r3, #12]
   32f68:	mov	r1, #20
   32f6c:	mov	r0, #1
   32f70:	bl	351fc <ftello64@plt+0x23b24>
   32f74:	mov	r3, r0
   32f78:	str	r3, [fp, #-16]
   32f7c:	ldr	r3, [fp, #-16]
   32f80:	cmp	r3, #0
   32f84:	movne	r3, #1
   32f88:	moveq	r3, #0
   32f8c:	uxtb	r3, r3
   32f90:	cmp	r3, #0
   32f94:	beq	32fe4 <ftello64@plt+0x2190c>
   32f98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32f9c:	ldr	r2, [r3, #20]
   32fa0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32fa4:	ldr	r3, [r3, #16]
   32fa8:	lsl	r3, r3, #2
   32fac:	add	r3, r2, r3
   32fb0:	ldr	r2, [fp, #-16]
   32fb4:	str	r2, [r3]
   32fb8:	ldr	r3, [fp, #-16]
   32fbc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   32fc0:	str	r2, [r3]
   32fc4:	ldr	r3, [fp, #-16]
   32fc8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   32fcc:	str	r2, [r3, #4]
   32fd0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32fd4:	ldr	r3, [r3, #16]
   32fd8:	add	r2, r3, #1
   32fdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   32fe0:	str	r2, [r3, #16]
   32fe4:	ldr	r3, [fp, #-16]
   32fe8:	mov	r0, r3
   32fec:	sub	sp, fp, #4
   32ff0:	pop	{fp, pc}
   32ff4:	push	{fp, lr}
   32ff8:	add	fp, sp, #4
   32ffc:	sub	sp, sp, #16
   33000:	str	r0, [fp, #-8]
   33004:	str	r1, [fp, #-12]
   33008:	str	r2, [fp, #-16]
   3300c:	str	r3, [fp, #-20]	; 0xffffffec
   33010:	ldr	r3, [fp, #-8]
   33014:	ldr	r2, [fp, #-12]
   33018:	str	r2, [r3]
   3301c:	ldr	r3, [fp, #-8]
   33020:	ldr	r2, [fp, #-16]
   33024:	str	r2, [r3, #4]
   33028:	ldr	r3, [fp, #-8]
   3302c:	ldr	r2, [fp, #-20]	; 0xffffffec
   33030:	str	r2, [r3, #8]
   33034:	ldr	r3, [fp, #-8]
   33038:	ldr	r2, [fp, #4]
   3303c:	str	r2, [r3, #12]
   33040:	ldr	r3, [fp, #-8]
   33044:	add	r3, r3, #16
   33048:	mov	r2, #12
   3304c:	mov	r1, #0
   33050:	mov	r0, r3
   33054:	bl	115ac <memset@plt>
   33058:	nop			; (mov r0, r0)
   3305c:	sub	sp, fp, #4
   33060:	pop	{fp, pc}
   33064:	push	{r4, fp, lr}
   33068:	add	fp, sp, #8
   3306c:	sub	sp, sp, #92	; 0x5c
   33070:	str	r0, [fp, #-96]	; 0xffffffa0
   33074:	str	r1, [fp, #-100]	; 0xffffff9c
   33078:	ldr	r0, [fp, #-96]	; 0xffffffa0
   3307c:	bl	11414 <strdup@plt>
   33080:	mov	r3, r0
   33084:	str	r3, [fp, #-28]	; 0xffffffe4
   33088:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3308c:	cmp	r3, #0
   33090:	bne	33098 <ftello64@plt+0x219c0>
   33094:	bl	3478c <ftello64@plt+0x230b4>
   33098:	bl	11480 <__ctype_get_mb_cur_max@plt>
   3309c:	mov	r3, r0
   330a0:	cmp	r3, #1
   330a4:	bls	33374 <ftello64@plt+0x21c9c>
   330a8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   330ac:	cmp	r3, #0
   330b0:	beq	33180 <ftello64@plt+0x21aa8>
   330b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   330b8:	str	r3, [fp, #-68]	; 0xffffffbc
   330bc:	ldr	r4, [fp, #-68]	; 0xffffffbc
   330c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   330c4:	bl	11558 <strlen@plt>
   330c8:	mov	r3, r0
   330cc:	add	r3, r4, r3
   330d0:	str	r3, [fp, #-88]	; 0xffffffa8
   330d4:	mov	r3, #0
   330d8:	strb	r3, [fp, #-84]	; 0xffffffac
   330dc:	sub	r3, fp, #88	; 0x58
   330e0:	add	r3, r3, #8
   330e4:	mov	r2, #8
   330e8:	mov	r1, #0
   330ec:	mov	r0, r3
   330f0:	bl	115ac <memset@plt>
   330f4:	mov	r3, #0
   330f8:	strb	r3, [fp, #-72]	; 0xffffffb8
   330fc:	b	33118 <ftello64@plt+0x21a40>
   33100:	ldr	r2, [fp, #-68]	; 0xffffffbc
   33104:	ldr	r3, [fp, #-64]	; 0xffffffc0
   33108:	add	r3, r2, r3
   3310c:	str	r3, [fp, #-68]	; 0xffffffbc
   33110:	mov	r3, #0
   33114:	strb	r3, [fp, #-72]	; 0xffffffb8
   33118:	ldr	r2, [fp, #-68]	; 0xffffffbc
   3311c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   33120:	cmp	r2, r3
   33124:	bcs	33158 <ftello64@plt+0x21a80>
   33128:	sub	r3, fp, #88	; 0x58
   3312c:	mov	r0, r3
   33130:	bl	35ec0 <ftello64@plt+0x247e8>
   33134:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   33138:	cmp	r3, #0
   3313c:	beq	33158 <ftello64@plt+0x21a80>
   33140:	ldr	r3, [fp, #-56]	; 0xffffffc8
   33144:	mov	r0, r3
   33148:	bl	11540 <iswspace@plt>
   3314c:	mov	r3, r0
   33150:	cmp	r3, #0
   33154:	bne	33100 <ftello64@plt+0x21a28>
   33158:	ldr	r4, [fp, #-68]	; 0xffffffbc
   3315c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   33160:	mov	r0, r3
   33164:	bl	11558 <strlen@plt>
   33168:	mov	r3, r0
   3316c:	add	r3, r3, #1
   33170:	mov	r2, r3
   33174:	mov	r1, r4
   33178:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3317c:	bl	1136c <memmove@plt>
   33180:	ldr	r3, [fp, #-100]	; 0xffffff9c
   33184:	cmp	r3, #1
   33188:	beq	33474 <ftello64@plt+0x21d9c>
   3318c:	mov	r3, #0
   33190:	str	r3, [fp, #-16]
   33194:	mov	r3, #0
   33198:	str	r3, [fp, #-20]	; 0xffffffec
   3319c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   331a0:	str	r3, [fp, #-68]	; 0xffffffbc
   331a4:	ldr	r4, [fp, #-68]	; 0xffffffbc
   331a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   331ac:	bl	11558 <strlen@plt>
   331b0:	mov	r3, r0
   331b4:	add	r3, r4, r3
   331b8:	str	r3, [fp, #-88]	; 0xffffffa8
   331bc:	mov	r3, #0
   331c0:	strb	r3, [fp, #-84]	; 0xffffffac
   331c4:	sub	r3, fp, #88	; 0x58
   331c8:	add	r3, r3, #8
   331cc:	mov	r2, #8
   331d0:	mov	r1, #0
   331d4:	mov	r0, r3
   331d8:	bl	115ac <memset@plt>
   331dc:	mov	r3, #0
   331e0:	strb	r3, [fp, #-72]	; 0xffffffb8
   331e4:	b	3332c <ftello64@plt+0x21c54>
   331e8:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   331ec:	cmp	r3, #0
   331f0:	beq	3320c <ftello64@plt+0x21b34>
   331f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   331f8:	mov	r0, r3
   331fc:	bl	11540 <iswspace@plt>
   33200:	mov	r3, r0
   33204:	cmp	r3, #0
   33208:	bne	33308 <ftello64@plt+0x21c30>
   3320c:	ldr	r3, [fp, #-16]
   33210:	cmp	r3, #0
   33214:	bne	33250 <ftello64@plt+0x21b78>
   33218:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   3321c:	eor	r3, r3, #1
   33220:	uxtb	r3, r3
   33224:	cmp	r3, #0
   33228:	bne	33244 <ftello64@plt+0x21b6c>
   3322c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   33230:	mov	r0, r3
   33234:	bl	11540 <iswspace@plt>
   33238:	mov	r3, r0
   3323c:	cmp	r3, #0
   33240:	bne	33250 <ftello64@plt+0x21b78>
   33244:	mov	r3, #1
   33248:	str	r3, [fp, #-16]
   3324c:	b	33314 <ftello64@plt+0x21c3c>
   33250:	ldr	r3, [fp, #-16]
   33254:	cmp	r3, #1
   33258:	bne	33288 <ftello64@plt+0x21bb0>
   3325c:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   33260:	eor	r3, r3, #1
   33264:	uxtb	r3, r3
   33268:	cmp	r3, #0
   3326c:	bne	33310 <ftello64@plt+0x21c38>
   33270:	ldr	r3, [fp, #-56]	; 0xffffffc8
   33274:	mov	r0, r3
   33278:	bl	11540 <iswspace@plt>
   3327c:	mov	r3, r0
   33280:	cmp	r3, #0
   33284:	beq	33310 <ftello64@plt+0x21c38>
   33288:	ldr	r3, [fp, #-16]
   3328c:	cmp	r3, #1
   33290:	bne	332cc <ftello64@plt+0x21bf4>
   33294:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   33298:	cmp	r3, #0
   3329c:	beq	332cc <ftello64@plt+0x21bf4>
   332a0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   332a4:	mov	r0, r3
   332a8:	bl	11540 <iswspace@plt>
   332ac:	mov	r3, r0
   332b0:	cmp	r3, #0
   332b4:	beq	332cc <ftello64@plt+0x21bf4>
   332b8:	mov	r3, #2
   332bc:	str	r3, [fp, #-16]
   332c0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   332c4:	str	r3, [fp, #-20]	; 0xffffffec
   332c8:	b	33314 <ftello64@plt+0x21c3c>
   332cc:	ldr	r3, [fp, #-16]
   332d0:	cmp	r3, #2
   332d4:	bne	332fc <ftello64@plt+0x21c24>
   332d8:	ldrb	r3, [fp, #-60]	; 0xffffffc4
   332dc:	cmp	r3, #0
   332e0:	beq	332fc <ftello64@plt+0x21c24>
   332e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   332e8:	mov	r0, r3
   332ec:	bl	11540 <iswspace@plt>
   332f0:	mov	r3, r0
   332f4:	cmp	r3, #0
   332f8:	bne	33314 <ftello64@plt+0x21c3c>
   332fc:	mov	r3, #1
   33300:	str	r3, [fp, #-16]
   33304:	b	33314 <ftello64@plt+0x21c3c>
   33308:	nop			; (mov r0, r0)
   3330c:	b	33314 <ftello64@plt+0x21c3c>
   33310:	nop			; (mov r0, r0)
   33314:	ldr	r2, [fp, #-68]	; 0xffffffbc
   33318:	ldr	r3, [fp, #-64]	; 0xffffffc0
   3331c:	add	r3, r2, r3
   33320:	str	r3, [fp, #-68]	; 0xffffffbc
   33324:	mov	r3, #0
   33328:	strb	r3, [fp, #-72]	; 0xffffffb8
   3332c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   33330:	ldr	r3, [fp, #-88]	; 0xffffffa8
   33334:	cmp	r2, r3
   33338:	bcs	33358 <ftello64@plt+0x21c80>
   3333c:	sub	r3, fp, #88	; 0x58
   33340:	mov	r0, r3
   33344:	bl	35ec0 <ftello64@plt+0x247e8>
   33348:	ldr	r3, [fp, #-16]
   3334c:	cmp	r3, #0
   33350:	bne	3320c <ftello64@plt+0x21b34>
   33354:	b	331e8 <ftello64@plt+0x21b10>
   33358:	ldr	r3, [fp, #-16]
   3335c:	cmp	r3, #2
   33360:	bne	33474 <ftello64@plt+0x21d9c>
   33364:	ldr	r3, [fp, #-20]	; 0xffffffec
   33368:	mov	r2, #0
   3336c:	strb	r2, [r3]
   33370:	b	33474 <ftello64@plt+0x21d9c>
   33374:	ldr	r3, [fp, #-100]	; 0xffffff9c
   33378:	cmp	r3, #0
   3337c:	beq	333f4 <ftello64@plt+0x21d1c>
   33380:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33384:	str	r3, [fp, #-24]	; 0xffffffe8
   33388:	b	33398 <ftello64@plt+0x21cc0>
   3338c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33390:	add	r3, r3, #1
   33394:	str	r3, [fp, #-24]	; 0xffffffe8
   33398:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3339c:	ldrb	r3, [r3]
   333a0:	cmp	r3, #0
   333a4:	beq	333d4 <ftello64@plt+0x21cfc>
   333a8:	bl	11528 <__ctype_b_loc@plt>
   333ac:	mov	r3, r0
   333b0:	ldr	r2, [r3]
   333b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   333b8:	ldrb	r3, [r3]
   333bc:	lsl	r3, r3, #1
   333c0:	add	r3, r2, r3
   333c4:	ldrh	r3, [r3]
   333c8:	and	r3, r3, #8192	; 0x2000
   333cc:	cmp	r3, #0
   333d0:	bne	3338c <ftello64@plt+0x21cb4>
   333d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   333d8:	bl	11558 <strlen@plt>
   333dc:	mov	r3, r0
   333e0:	add	r3, r3, #1
   333e4:	mov	r2, r3
   333e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   333ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
   333f0:	bl	1136c <memmove@plt>
   333f4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   333f8:	cmp	r3, #1
   333fc:	beq	33474 <ftello64@plt+0x21d9c>
   33400:	ldr	r0, [fp, #-28]	; 0xffffffe4
   33404:	bl	11558 <strlen@plt>
   33408:	mov	r3, r0
   3340c:	sub	r3, r3, #1
   33410:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33414:	add	r3, r2, r3
   33418:	str	r3, [fp, #-24]	; 0xffffffe8
   3341c:	b	33438 <ftello64@plt+0x21d60>
   33420:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33424:	mov	r2, #0
   33428:	strb	r2, [r3]
   3342c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33430:	sub	r3, r3, #1
   33434:	str	r3, [fp, #-24]	; 0xffffffe8
   33438:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3343c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33440:	cmp	r2, r3
   33444:	bcc	33474 <ftello64@plt+0x21d9c>
   33448:	bl	11528 <__ctype_b_loc@plt>
   3344c:	mov	r3, r0
   33450:	ldr	r2, [r3]
   33454:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33458:	ldrb	r3, [r3]
   3345c:	lsl	r3, r3, #1
   33460:	add	r3, r2, r3
   33464:	ldrh	r3, [r3]
   33468:	and	r3, r3, #8192	; 0x2000
   3346c:	cmp	r3, #0
   33470:	bne	33420 <ftello64@plt+0x21d48>
   33474:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33478:	mov	r0, r3
   3347c:	sub	sp, fp, #8
   33480:	pop	{r4, fp, pc}
   33484:	push	{r4, r5, r6, r7, fp, lr}
   33488:	add	fp, sp, #20
   3348c:	sub	sp, sp, #48	; 0x30
   33490:	str	r0, [fp, #-24]	; 0xffffffe8
   33494:	str	r1, [fp, #-28]	; 0xffffffe4
   33498:	str	r2, [fp, #-32]	; 0xffffffe0
   3349c:	str	r3, [fp, #-36]	; 0xffffffdc
   334a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   334a4:	cmp	r3, #0
   334a8:	beq	334cc <ftello64@plt+0x21df4>
   334ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   334b0:	str	r3, [sp]
   334b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   334b8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   334bc:	ldr	r1, [pc, #1260]	; 339b0 <ftello64@plt+0x222d8>
   334c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   334c4:	bl	11570 <fprintf@plt>
   334c8:	b	334e0 <ftello64@plt+0x21e08>
   334cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   334d0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   334d4:	ldr	r1, [pc, #1240]	; 339b4 <ftello64@plt+0x222dc>
   334d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   334dc:	bl	11570 <fprintf@plt>
   334e0:	ldr	r0, [pc, #1232]	; 339b8 <ftello64@plt+0x222e0>
   334e4:	bl	1154c <gettext@plt>
   334e8:	mov	r2, r0
   334ec:	ldr	r3, [pc, #1224]	; 339bc <ftello64@plt+0x222e4>
   334f0:	ldr	r1, [pc, #1224]	; 339c0 <ftello64@plt+0x222e8>
   334f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   334f8:	bl	11570 <fprintf@plt>
   334fc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33500:	mov	r0, #10
   33504:	bl	11408 <fputc_unlocked@plt>
   33508:	ldr	r0, [pc, #1204]	; 339c4 <ftello64@plt+0x222ec>
   3350c:	bl	1154c <gettext@plt>
   33510:	mov	r3, r0
   33514:	ldr	r2, [pc, #1196]	; 339c8 <ftello64@plt+0x222f0>
   33518:	mov	r1, r3
   3351c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33520:	bl	11570 <fprintf@plt>
   33524:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33528:	mov	r0, #10
   3352c:	bl	11408 <fputc_unlocked@plt>
   33530:	ldr	r3, [fp, #8]
   33534:	cmp	r3, #9
   33538:	ldrls	pc, [pc, r3, lsl #2]
   3353c:	b	338f8 <ftello64@plt+0x22220>
   33540:	andeq	r3, r3, r0, lsr #19
   33544:	andeq	r3, r3, r8, ror #10
   33548:	andeq	r3, r3, ip, lsl #11
   3354c:			; <UNDEFINED> instruction: 0x000335b8
   33550:	strdeq	r3, [r3], -r8
   33554:	andeq	r3, r3, r0, asr r6
   33558:			; <UNDEFINED> instruction: 0x000336b8
   3355c:	andeq	r3, r3, r0, lsr r7
   33560:			; <UNDEFINED> instruction: 0x000337b8
   33564:	andeq	r3, r3, r0, asr r8
   33568:	ldr	r0, [pc, #1116]	; 339cc <ftello64@plt+0x222f4>
   3356c:	bl	1154c <gettext@plt>
   33570:	mov	r1, r0
   33574:	ldr	r3, [fp, #4]
   33578:	ldr	r3, [r3]
   3357c:	mov	r2, r3
   33580:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33584:	bl	11570 <fprintf@plt>
   33588:	b	339a4 <ftello64@plt+0x222cc>
   3358c:	ldr	r0, [pc, #1084]	; 339d0 <ftello64@plt+0x222f8>
   33590:	bl	1154c <gettext@plt>
   33594:	mov	r1, r0
   33598:	ldr	r3, [fp, #4]
   3359c:	ldr	r2, [r3]
   335a0:	ldr	r3, [fp, #4]
   335a4:	add	r3, r3, #4
   335a8:	ldr	r3, [r3]
   335ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   335b0:	bl	11570 <fprintf@plt>
   335b4:	b	339a4 <ftello64@plt+0x222cc>
   335b8:	ldr	r0, [pc, #1044]	; 339d4 <ftello64@plt+0x222fc>
   335bc:	bl	1154c <gettext@plt>
   335c0:	ldr	r3, [fp, #4]
   335c4:	ldr	r2, [r3]
   335c8:	ldr	r3, [fp, #4]
   335cc:	add	r3, r3, #4
   335d0:	ldr	r1, [r3]
   335d4:	ldr	r3, [fp, #4]
   335d8:	add	r3, r3, #8
   335dc:	ldr	r3, [r3]
   335e0:	str	r3, [sp]
   335e4:	mov	r3, r1
   335e8:	mov	r1, r0
   335ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   335f0:	bl	11570 <fprintf@plt>
   335f4:	b	339a4 <ftello64@plt+0x222cc>
   335f8:	ldr	r0, [pc, #984]	; 339d8 <ftello64@plt+0x22300>
   335fc:	bl	1154c <gettext@plt>
   33600:	mov	ip, r0
   33604:	ldr	r3, [fp, #4]
   33608:	ldr	r1, [r3]
   3360c:	ldr	r3, [fp, #4]
   33610:	add	r3, r3, #4
   33614:	ldr	r0, [r3]
   33618:	ldr	r3, [fp, #4]
   3361c:	add	r3, r3, #8
   33620:	ldr	r3, [r3]
   33624:	ldr	r2, [fp, #4]
   33628:	add	r2, r2, #12
   3362c:	ldr	r2, [r2]
   33630:	str	r2, [sp, #4]
   33634:	str	r3, [sp]
   33638:	mov	r3, r0
   3363c:	mov	r2, r1
   33640:	mov	r1, ip
   33644:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33648:	bl	11570 <fprintf@plt>
   3364c:	b	339a4 <ftello64@plt+0x222cc>
   33650:	ldr	r0, [pc, #900]	; 339dc <ftello64@plt+0x22304>
   33654:	bl	1154c <gettext@plt>
   33658:	mov	lr, r0
   3365c:	ldr	r3, [fp, #4]
   33660:	ldr	r0, [r3]
   33664:	ldr	r3, [fp, #4]
   33668:	add	r3, r3, #4
   3366c:	ldr	ip, [r3]
   33670:	ldr	r3, [fp, #4]
   33674:	add	r3, r3, #8
   33678:	ldr	r3, [r3]
   3367c:	ldr	r2, [fp, #4]
   33680:	add	r2, r2, #12
   33684:	ldr	r2, [r2]
   33688:	ldr	r1, [fp, #4]
   3368c:	add	r1, r1, #16
   33690:	ldr	r1, [r1]
   33694:	str	r1, [sp, #8]
   33698:	str	r2, [sp, #4]
   3369c:	str	r3, [sp]
   336a0:	mov	r3, ip
   336a4:	mov	r2, r0
   336a8:	mov	r1, lr
   336ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   336b0:	bl	11570 <fprintf@plt>
   336b4:	b	339a4 <ftello64@plt+0x222cc>
   336b8:	ldr	r0, [pc, #800]	; 339e0 <ftello64@plt+0x22308>
   336bc:	bl	1154c <gettext@plt>
   336c0:	mov	r4, r0
   336c4:	ldr	r3, [fp, #4]
   336c8:	ldr	ip, [r3]
   336cc:	ldr	r3, [fp, #4]
   336d0:	add	r3, r3, #4
   336d4:	ldr	lr, [r3]
   336d8:	ldr	r3, [fp, #4]
   336dc:	add	r3, r3, #8
   336e0:	ldr	r3, [r3]
   336e4:	ldr	r2, [fp, #4]
   336e8:	add	r2, r2, #12
   336ec:	ldr	r2, [r2]
   336f0:	ldr	r1, [fp, #4]
   336f4:	add	r1, r1, #16
   336f8:	ldr	r1, [r1]
   336fc:	ldr	r0, [fp, #4]
   33700:	add	r0, r0, #20
   33704:	ldr	r0, [r0]
   33708:	str	r0, [sp, #12]
   3370c:	str	r1, [sp, #8]
   33710:	str	r2, [sp, #4]
   33714:	str	r3, [sp]
   33718:	mov	r3, lr
   3371c:	mov	r2, ip
   33720:	mov	r1, r4
   33724:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33728:	bl	11570 <fprintf@plt>
   3372c:	b	339a4 <ftello64@plt+0x222cc>
   33730:	ldr	r0, [pc, #684]	; 339e4 <ftello64@plt+0x2230c>
   33734:	bl	1154c <gettext@plt>
   33738:	mov	r5, r0
   3373c:	ldr	r3, [fp, #4]
   33740:	ldr	lr, [r3]
   33744:	ldr	r3, [fp, #4]
   33748:	add	r3, r3, #4
   3374c:	ldr	r4, [r3]
   33750:	ldr	r3, [fp, #4]
   33754:	add	r3, r3, #8
   33758:	ldr	r3, [r3]
   3375c:	ldr	r2, [fp, #4]
   33760:	add	r2, r2, #12
   33764:	ldr	r2, [r2]
   33768:	ldr	r1, [fp, #4]
   3376c:	add	r1, r1, #16
   33770:	ldr	r1, [r1]
   33774:	ldr	r0, [fp, #4]
   33778:	add	r0, r0, #20
   3377c:	ldr	r0, [r0]
   33780:	ldr	ip, [fp, #4]
   33784:	add	ip, ip, #24
   33788:	ldr	ip, [ip]
   3378c:	str	ip, [sp, #16]
   33790:	str	r0, [sp, #12]
   33794:	str	r1, [sp, #8]
   33798:	str	r2, [sp, #4]
   3379c:	str	r3, [sp]
   337a0:	mov	r3, r4
   337a4:	mov	r2, lr
   337a8:	mov	r1, r5
   337ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   337b0:	bl	11570 <fprintf@plt>
   337b4:	b	339a4 <ftello64@plt+0x222cc>
   337b8:	ldr	r0, [pc, #552]	; 339e8 <ftello64@plt+0x22310>
   337bc:	bl	1154c <gettext@plt>
   337c0:	mov	r6, r0
   337c4:	ldr	r3, [fp, #4]
   337c8:	ldr	r4, [r3]
   337cc:	ldr	r3, [fp, #4]
   337d0:	add	r3, r3, #4
   337d4:	ldr	r5, [r3]
   337d8:	ldr	r3, [fp, #4]
   337dc:	add	r3, r3, #8
   337e0:	ldr	r3, [r3]
   337e4:	ldr	r2, [fp, #4]
   337e8:	add	r2, r2, #12
   337ec:	ldr	r2, [r2]
   337f0:	ldr	r1, [fp, #4]
   337f4:	add	r1, r1, #16
   337f8:	ldr	r1, [r1]
   337fc:	ldr	r0, [fp, #4]
   33800:	add	r0, r0, #20
   33804:	ldr	r0, [r0]
   33808:	ldr	ip, [fp, #4]
   3380c:	add	ip, ip, #24
   33810:	ldr	ip, [ip]
   33814:	ldr	lr, [fp, #4]
   33818:	add	lr, lr, #28
   3381c:	ldr	lr, [lr]
   33820:	str	lr, [sp, #20]
   33824:	str	ip, [sp, #16]
   33828:	str	r0, [sp, #12]
   3382c:	str	r1, [sp, #8]
   33830:	str	r2, [sp, #4]
   33834:	str	r3, [sp]
   33838:	mov	r3, r5
   3383c:	mov	r2, r4
   33840:	mov	r1, r6
   33844:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33848:	bl	11570 <fprintf@plt>
   3384c:	b	339a4 <ftello64@plt+0x222cc>
   33850:	ldr	r0, [pc, #404]	; 339ec <ftello64@plt+0x22314>
   33854:	bl	1154c <gettext@plt>
   33858:	mov	r7, r0
   3385c:	ldr	r3, [fp, #4]
   33860:	ldr	r5, [r3]
   33864:	ldr	r3, [fp, #4]
   33868:	add	r3, r3, #4
   3386c:	ldr	r6, [r3]
   33870:	ldr	r3, [fp, #4]
   33874:	add	r3, r3, #8
   33878:	ldr	r3, [r3]
   3387c:	ldr	r2, [fp, #4]
   33880:	add	r2, r2, #12
   33884:	ldr	r2, [r2]
   33888:	ldr	r1, [fp, #4]
   3388c:	add	r1, r1, #16
   33890:	ldr	r1, [r1]
   33894:	ldr	r0, [fp, #4]
   33898:	add	r0, r0, #20
   3389c:	ldr	r0, [r0]
   338a0:	ldr	ip, [fp, #4]
   338a4:	add	ip, ip, #24
   338a8:	ldr	ip, [ip]
   338ac:	ldr	lr, [fp, #4]
   338b0:	add	lr, lr, #28
   338b4:	ldr	lr, [lr]
   338b8:	ldr	r4, [fp, #4]
   338bc:	add	r4, r4, #32
   338c0:	ldr	r4, [r4]
   338c4:	str	r4, [sp, #24]
   338c8:	str	lr, [sp, #20]
   338cc:	str	ip, [sp, #16]
   338d0:	str	r0, [sp, #12]
   338d4:	str	r1, [sp, #8]
   338d8:	str	r2, [sp, #4]
   338dc:	str	r3, [sp]
   338e0:	mov	r3, r6
   338e4:	mov	r2, r5
   338e8:	mov	r1, r7
   338ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   338f0:	bl	11570 <fprintf@plt>
   338f4:	b	339a4 <ftello64@plt+0x222cc>
   338f8:	ldr	r0, [pc, #240]	; 339f0 <ftello64@plt+0x22318>
   338fc:	bl	1154c <gettext@plt>
   33900:	mov	r7, r0
   33904:	ldr	r3, [fp, #4]
   33908:	ldr	r5, [r3]
   3390c:	ldr	r3, [fp, #4]
   33910:	add	r3, r3, #4
   33914:	ldr	r6, [r3]
   33918:	ldr	r3, [fp, #4]
   3391c:	add	r3, r3, #8
   33920:	ldr	r3, [r3]
   33924:	ldr	r2, [fp, #4]
   33928:	add	r2, r2, #12
   3392c:	ldr	r2, [r2]
   33930:	ldr	r1, [fp, #4]
   33934:	add	r1, r1, #16
   33938:	ldr	r1, [r1]
   3393c:	ldr	r0, [fp, #4]
   33940:	add	r0, r0, #20
   33944:	ldr	r0, [r0]
   33948:	ldr	ip, [fp, #4]
   3394c:	add	ip, ip, #24
   33950:	ldr	ip, [ip]
   33954:	ldr	lr, [fp, #4]
   33958:	add	lr, lr, #28
   3395c:	ldr	lr, [lr]
   33960:	ldr	r4, [fp, #4]
   33964:	add	r4, r4, #32
   33968:	ldr	r4, [r4]
   3396c:	str	r4, [sp, #24]
   33970:	str	lr, [sp, #20]
   33974:	str	ip, [sp, #16]
   33978:	str	r0, [sp, #12]
   3397c:	str	r1, [sp, #8]
   33980:	str	r2, [sp, #4]
   33984:	str	r3, [sp]
   33988:	mov	r3, r6
   3398c:	mov	r2, r5
   33990:	mov	r1, r7
   33994:	ldr	r0, [fp, #-24]	; 0xffffffe8
   33998:	bl	11570 <fprintf@plt>
   3399c:	b	339a4 <ftello64@plt+0x222cc>
   339a0:	nop			; (mov r0, r0)
   339a4:	nop			; (mov r0, r0)
   339a8:	sub	sp, fp, #20
   339ac:	pop	{r4, r5, r6, r7, fp, pc}
   339b0:			; <UNDEFINED> instruction: 0x0003a3bc
   339b4:	andeq	sl, r3, r8, asr #7
   339b8:	ldrdeq	sl, [r3], -r0
   339bc:	andeq	r0, r0, r6, ror #15
   339c0:	andeq	sl, r3, r0, ror #13
   339c4:	ldrdeq	sl, [r3], -r4
   339c8:	andeq	sl, r3, r0, lsl #9
   339cc:	andeq	sl, r3, r4, lsr #9
   339d0:			; <UNDEFINED> instruction: 0x0003a4b4
   339d4:	andeq	sl, r3, ip, asr #9
   339d8:	andeq	sl, r3, r8, ror #9
   339dc:	andeq	sl, r3, r8, lsl #10
   339e0:	andeq	sl, r3, ip, lsr #10
   339e4:	andeq	sl, r3, r4, asr r5
   339e8:	andeq	sl, r3, r0, lsl #11
   339ec:			; <UNDEFINED> instruction: 0x0003a5b0
   339f0:	andeq	sl, r3, r4, ror #11
   339f4:	push	{fp, lr}
   339f8:	add	fp, sp, #4
   339fc:	sub	sp, sp, #32
   33a00:	str	r0, [fp, #-16]
   33a04:	str	r1, [fp, #-20]	; 0xffffffec
   33a08:	str	r2, [fp, #-24]	; 0xffffffe8
   33a0c:	str	r3, [fp, #-28]	; 0xffffffe4
   33a10:	mov	r3, #0
   33a14:	str	r3, [fp, #-8]
   33a18:	b	33a28 <ftello64@plt+0x22350>
   33a1c:	ldr	r3, [fp, #-8]
   33a20:	add	r3, r3, #1
   33a24:	str	r3, [fp, #-8]
   33a28:	ldr	r3, [fp, #-8]
   33a2c:	lsl	r3, r3, #2
   33a30:	ldr	r2, [fp, #4]
   33a34:	add	r3, r2, r3
   33a38:	ldr	r3, [r3]
   33a3c:	cmp	r3, #0
   33a40:	bne	33a1c <ftello64@plt+0x22344>
   33a44:	ldr	r3, [fp, #-8]
   33a48:	str	r3, [sp, #4]
   33a4c:	ldr	r3, [fp, #4]
   33a50:	str	r3, [sp]
   33a54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   33a58:	ldr	r2, [fp, #-24]	; 0xffffffe8
   33a5c:	ldr	r1, [fp, #-20]	; 0xffffffec
   33a60:	ldr	r0, [fp, #-16]
   33a64:	bl	33484 <ftello64@plt+0x21dac>
   33a68:	nop			; (mov r0, r0)
   33a6c:	sub	sp, fp, #4
   33a70:	pop	{fp, pc}
   33a74:	push	{fp, lr}
   33a78:	add	fp, sp, #4
   33a7c:	sub	sp, sp, #72	; 0x48
   33a80:	str	r0, [fp, #-56]	; 0xffffffc8
   33a84:	str	r1, [fp, #-60]	; 0xffffffc4
   33a88:	str	r2, [fp, #-64]	; 0xffffffc0
   33a8c:	str	r3, [fp, #-68]	; 0xffffffbc
   33a90:	mov	r3, #0
   33a94:	str	r3, [fp, #-8]
   33a98:	b	33aa8 <ftello64@plt+0x223d0>
   33a9c:	ldr	r3, [fp, #-8]
   33aa0:	add	r3, r3, #1
   33aa4:	str	r3, [fp, #-8]
   33aa8:	ldr	r3, [fp, #-8]
   33aac:	cmp	r3, #9
   33ab0:	bhi	33af4 <ftello64@plt+0x2241c>
   33ab4:	ldr	r3, [fp, #4]
   33ab8:	add	r2, r3, #4
   33abc:	str	r2, [fp, #4]
   33ac0:	ldr	r2, [r3]
   33ac4:	ldr	r3, [fp, #-8]
   33ac8:	lsl	r3, r3, #2
   33acc:	sub	r1, fp, #4
   33ad0:	add	r3, r1, r3
   33ad4:	str	r2, [r3, #-44]	; 0xffffffd4
   33ad8:	ldr	r3, [fp, #-8]
   33adc:	lsl	r3, r3, #2
   33ae0:	sub	r2, fp, #4
   33ae4:	add	r3, r2, r3
   33ae8:	ldr	r3, [r3, #-44]	; 0xffffffd4
   33aec:	cmp	r3, #0
   33af0:	bne	33a9c <ftello64@plt+0x223c4>
   33af4:	ldr	r3, [fp, #-8]
   33af8:	str	r3, [sp, #4]
   33afc:	sub	r3, fp, #48	; 0x30
   33b00:	str	r3, [sp]
   33b04:	ldr	r3, [fp, #-68]	; 0xffffffbc
   33b08:	ldr	r2, [fp, #-64]	; 0xffffffc0
   33b0c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   33b10:	ldr	r0, [fp, #-56]	; 0xffffffc8
   33b14:	bl	33484 <ftello64@plt+0x21dac>
   33b18:	nop			; (mov r0, r0)
   33b1c:	sub	sp, fp, #4
   33b20:	pop	{fp, pc}
   33b24:	push	{r3}		; (str r3, [sp, #-4]!)
   33b28:	push	{fp, lr}
   33b2c:	add	fp, sp, #4
   33b30:	sub	sp, sp, #36	; 0x24
   33b34:	str	r0, [fp, #-20]	; 0xffffffec
   33b38:	str	r1, [fp, #-24]	; 0xffffffe8
   33b3c:	str	r2, [fp, #-28]	; 0xffffffe4
   33b40:	add	r3, fp, #8
   33b44:	str	r3, [fp, #-12]
   33b48:	ldr	r3, [fp, #-12]
   33b4c:	str	r3, [sp]
   33b50:	ldr	r3, [fp, #4]
   33b54:	ldr	r2, [fp, #-28]	; 0xffffffe4
   33b58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33b5c:	ldr	r0, [fp, #-20]	; 0xffffffec
   33b60:	bl	33a74 <ftello64@plt+0x2239c>
   33b64:	nop			; (mov r0, r0)
   33b68:	sub	sp, fp, #4
   33b6c:	pop	{fp, lr}
   33b70:	add	sp, sp, #4
   33b74:	bx	lr
   33b78:	push	{fp, lr}
   33b7c:	add	fp, sp, #4
   33b80:	ldr	r3, [pc, #96]	; 33be8 <ftello64@plt+0x22510>
   33b84:	ldr	r3, [r3]
   33b88:	mov	r1, r3
   33b8c:	mov	r0, #10
   33b90:	bl	11408 <fputc_unlocked@plt>
   33b94:	ldr	r0, [pc, #80]	; 33bec <ftello64@plt+0x22514>
   33b98:	bl	1154c <gettext@plt>
   33b9c:	mov	r3, r0
   33ba0:	ldr	r1, [pc, #72]	; 33bf0 <ftello64@plt+0x22518>
   33ba4:	mov	r0, r3
   33ba8:	bl	1133c <printf@plt>
   33bac:	ldr	r0, [pc, #64]	; 33bf4 <ftello64@plt+0x2251c>
   33bb0:	bl	1154c <gettext@plt>
   33bb4:	mov	r3, r0
   33bb8:	ldr	r2, [pc, #56]	; 33bf8 <ftello64@plt+0x22520>
   33bbc:	ldr	r1, [pc, #56]	; 33bfc <ftello64@plt+0x22524>
   33bc0:	mov	r0, r3
   33bc4:	bl	1133c <printf@plt>
   33bc8:	ldr	r0, [pc, #48]	; 33c00 <ftello64@plt+0x22528>
   33bcc:	bl	1154c <gettext@plt>
   33bd0:	mov	r3, r0
   33bd4:	ldr	r1, [pc, #40]	; 33c04 <ftello64@plt+0x2252c>
   33bd8:	mov	r0, r3
   33bdc:	bl	1133c <printf@plt>
   33be0:	nop			; (mov r0, r0)
   33be4:	pop	{fp, pc}
   33be8:	strdeq	fp, [r4], -r4
   33bec:	andeq	sl, r3, r0, lsr #12
   33bf0:	andeq	sl, r3, r4, lsr r6
   33bf4:	andeq	sl, r3, ip, asr #12
   33bf8:	andeq	sl, r3, r0, ror #12
   33bfc:	andeq	sl, r3, r8, lsl #13
   33c00:	muleq	r3, r8, r6
   33c04:	andeq	sl, r3, r0, asr #13
   33c08:	push	{fp, lr}
   33c0c:	add	fp, sp, #4
   33c10:	sub	sp, sp, #16
   33c14:	str	r0, [fp, #-8]
   33c18:	str	r1, [fp, #-12]
   33c1c:	str	r2, [fp, #-16]
   33c20:	ldr	r2, [fp, #-16]
   33c24:	ldr	r1, [fp, #-12]
   33c28:	ldr	r0, [fp, #-8]
   33c2c:	bl	33d98 <ftello64@plt+0x226c0>
   33c30:	mov	r3, r0
   33c34:	mov	r0, r3
   33c38:	sub	sp, fp, #4
   33c3c:	pop	{fp, pc}
   33c40:	push	{fp, lr}
   33c44:	add	fp, sp, #4
   33c48:	sub	sp, sp, #8
   33c4c:	str	r0, [fp, #-8]
   33c50:	ldr	r3, [fp, #-8]
   33c54:	cmp	r3, #0
   33c58:	bne	33c60 <ftello64@plt+0x22588>
   33c5c:	bl	3478c <ftello64@plt+0x230b4>
   33c60:	ldr	r3, [fp, #-8]
   33c64:	mov	r0, r3
   33c68:	sub	sp, fp, #4
   33c6c:	pop	{fp, pc}
   33c70:	push	{fp, lr}
   33c74:	add	fp, sp, #4
   33c78:	sub	sp, sp, #8
   33c7c:	str	r0, [fp, #-8]
   33c80:	ldr	r0, [fp, #-8]
   33c84:	bl	352c0 <ftello64@plt+0x23be8>
   33c88:	mov	r3, r0
   33c8c:	mov	r0, r3
   33c90:	bl	33c40 <ftello64@plt+0x22568>
   33c94:	mov	r3, r0
   33c98:	mov	r0, r3
   33c9c:	sub	sp, fp, #4
   33ca0:	pop	{fp, pc}
   33ca4:	push	{fp, lr}
   33ca8:	add	fp, sp, #4
   33cac:	sub	sp, sp, #8
   33cb0:	str	r0, [fp, #-8]
   33cb4:	ldr	r0, [fp, #-8]
   33cb8:	bl	35d4c <ftello64@plt+0x24674>
   33cbc:	mov	r3, r0
   33cc0:	mov	r0, r3
   33cc4:	bl	33c40 <ftello64@plt+0x22568>
   33cc8:	mov	r3, r0
   33ccc:	mov	r0, r3
   33cd0:	sub	sp, fp, #4
   33cd4:	pop	{fp, pc}
   33cd8:	push	{fp, lr}
   33cdc:	add	fp, sp, #4
   33ce0:	sub	sp, sp, #8
   33ce4:	str	r0, [fp, #-8]
   33ce8:	ldr	r0, [fp, #-8]
   33cec:	bl	33c70 <ftello64@plt+0x22598>
   33cf0:	mov	r3, r0
   33cf4:	mov	r0, r3
   33cf8:	sub	sp, fp, #4
   33cfc:	pop	{fp, pc}
   33d00:	push	{fp, lr}
   33d04:	add	fp, sp, #4
   33d08:	sub	sp, sp, #16
   33d0c:	str	r0, [fp, #-16]
   33d10:	str	r1, [fp, #-20]	; 0xffffffec
   33d14:	ldr	r1, [fp, #-20]	; 0xffffffec
   33d18:	ldr	r0, [fp, #-16]
   33d1c:	bl	35368 <ftello64@plt+0x23c90>
   33d20:	str	r0, [fp, #-8]
   33d24:	ldr	r3, [fp, #-8]
   33d28:	cmp	r3, #0
   33d2c:	bne	33d4c <ftello64@plt+0x22674>
   33d30:	ldr	r3, [fp, #-16]
   33d34:	cmp	r3, #0
   33d38:	beq	33d48 <ftello64@plt+0x22670>
   33d3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   33d40:	cmp	r3, #0
   33d44:	beq	33d4c <ftello64@plt+0x22674>
   33d48:	bl	3478c <ftello64@plt+0x230b4>
   33d4c:	ldr	r3, [fp, #-8]
   33d50:	mov	r0, r3
   33d54:	sub	sp, fp, #4
   33d58:	pop	{fp, pc}
   33d5c:	push	{fp, lr}
   33d60:	add	fp, sp, #4
   33d64:	sub	sp, sp, #8
   33d68:	str	r0, [fp, #-8]
   33d6c:	str	r1, [fp, #-12]
   33d70:	ldr	r1, [fp, #-12]
   33d74:	ldr	r0, [fp, #-8]
   33d78:	bl	35d78 <ftello64@plt+0x246a0>
   33d7c:	mov	r3, r0
   33d80:	mov	r0, r3
   33d84:	bl	33c40 <ftello64@plt+0x22568>
   33d88:	mov	r3, r0
   33d8c:	mov	r0, r3
   33d90:	sub	sp, fp, #4
   33d94:	pop	{fp, pc}
   33d98:	push	{fp, lr}
   33d9c:	add	fp, sp, #4
   33da0:	sub	sp, sp, #24
   33da4:	str	r0, [fp, #-16]
   33da8:	str	r1, [fp, #-20]	; 0xffffffec
   33dac:	str	r2, [fp, #-24]	; 0xffffffe8
   33db0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   33db4:	ldr	r1, [fp, #-20]	; 0xffffffec
   33db8:	ldr	r0, [fp, #-16]
   33dbc:	bl	377c4 <ftello64@plt+0x260ec>
   33dc0:	str	r0, [fp, #-8]
   33dc4:	ldr	r3, [fp, #-8]
   33dc8:	cmp	r3, #0
   33dcc:	bne	33df8 <ftello64@plt+0x22720>
   33dd0:	ldr	r3, [fp, #-16]
   33dd4:	cmp	r3, #0
   33dd8:	beq	33df4 <ftello64@plt+0x2271c>
   33ddc:	ldr	r3, [fp, #-20]	; 0xffffffec
   33de0:	cmp	r3, #0
   33de4:	beq	33df8 <ftello64@plt+0x22720>
   33de8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   33dec:	cmp	r3, #0
   33df0:	beq	33df8 <ftello64@plt+0x22720>
   33df4:	bl	3478c <ftello64@plt+0x230b4>
   33df8:	ldr	r3, [fp, #-8]
   33dfc:	mov	r0, r3
   33e00:	sub	sp, fp, #4
   33e04:	pop	{fp, pc}
   33e08:	push	{fp, lr}
   33e0c:	add	fp, sp, #4
   33e10:	sub	sp, sp, #16
   33e14:	str	r0, [fp, #-8]
   33e18:	str	r1, [fp, #-12]
   33e1c:	str	r2, [fp, #-16]
   33e20:	ldr	r2, [fp, #-16]
   33e24:	ldr	r1, [fp, #-12]
   33e28:	ldr	r0, [fp, #-8]
   33e2c:	bl	35e00 <ftello64@plt+0x24728>
   33e30:	mov	r3, r0
   33e34:	mov	r0, r3
   33e38:	bl	33c40 <ftello64@plt+0x22568>
   33e3c:	mov	r3, r0
   33e40:	mov	r0, r3
   33e44:	sub	sp, fp, #4
   33e48:	pop	{fp, pc}
   33e4c:	push	{fp, lr}
   33e50:	add	fp, sp, #4
   33e54:	sub	sp, sp, #8
   33e58:	str	r0, [fp, #-8]
   33e5c:	str	r1, [fp, #-12]
   33e60:	ldr	r2, [fp, #-12]
   33e64:	ldr	r1, [fp, #-8]
   33e68:	mov	r0, #0
   33e6c:	bl	33d98 <ftello64@plt+0x226c0>
   33e70:	mov	r3, r0
   33e74:	mov	r0, r3
   33e78:	sub	sp, fp, #4
   33e7c:	pop	{fp, pc}
   33e80:	push	{fp, lr}
   33e84:	add	fp, sp, #4
   33e88:	sub	sp, sp, #8
   33e8c:	str	r0, [fp, #-8]
   33e90:	str	r1, [fp, #-12]
   33e94:	ldr	r2, [fp, #-12]
   33e98:	ldr	r1, [fp, #-8]
   33e9c:	mov	r0, #0
   33ea0:	bl	33e08 <ftello64@plt+0x22730>
   33ea4:	mov	r3, r0
   33ea8:	mov	r0, r3
   33eac:	sub	sp, fp, #4
   33eb0:	pop	{fp, pc}
   33eb4:	push	{fp, lr}
   33eb8:	add	fp, sp, #4
   33ebc:	sub	sp, sp, #8
   33ec0:	str	r0, [fp, #-8]
   33ec4:	str	r1, [fp, #-12]
   33ec8:	mov	r2, #1
   33ecc:	ldr	r1, [fp, #-12]
   33ed0:	ldr	r0, [fp, #-8]
   33ed4:	bl	33ee8 <ftello64@plt+0x22810>
   33ed8:	mov	r3, r0
   33edc:	mov	r0, r3
   33ee0:	sub	sp, fp, #4
   33ee4:	pop	{fp, pc}
   33ee8:	push	{fp, lr}
   33eec:	add	fp, sp, #4
   33ef0:	sub	sp, sp, #24
   33ef4:	str	r0, [fp, #-16]
   33ef8:	str	r1, [fp, #-20]	; 0xffffffec
   33efc:	str	r2, [fp, #-24]	; 0xffffffe8
   33f00:	ldr	r3, [fp, #-20]	; 0xffffffec
   33f04:	ldr	r3, [r3]
   33f08:	str	r3, [fp, #-8]
   33f0c:	ldr	r3, [fp, #-16]
   33f10:	cmp	r3, #0
   33f14:	bne	33f60 <ftello64@plt+0x22888>
   33f18:	ldr	r3, [fp, #-8]
   33f1c:	cmp	r3, #0
   33f20:	bne	33fc4 <ftello64@plt+0x228ec>
   33f24:	ldr	r1, [fp, #-24]	; 0xffffffe8
   33f28:	mov	r0, #64	; 0x40
   33f2c:	bl	38c78 <ftello64@plt+0x275a0>
   33f30:	mov	r3, r0
   33f34:	str	r3, [fp, #-8]
   33f38:	ldr	r3, [fp, #-8]
   33f3c:	cmp	r3, #0
   33f40:	moveq	r3, #1
   33f44:	movne	r3, #0
   33f48:	uxtb	r3, r3
   33f4c:	mov	r2, r3
   33f50:	ldr	r3, [fp, #-8]
   33f54:	add	r3, r2, r3
   33f58:	str	r3, [fp, #-8]
   33f5c:	b	33fc4 <ftello64@plt+0x228ec>
   33f60:	ldr	r3, [fp, #-8]
   33f64:	lsr	r3, r3, #1
   33f68:	add	r3, r3, #1
   33f6c:	mvn	r2, r3
   33f70:	ldr	r3, [fp, #-8]
   33f74:	cmp	r2, r3
   33f78:	bcs	33f9c <ftello64@plt+0x228c4>
   33f7c:	ldr	r3, [fp, #-8]
   33f80:	lsr	r2, r3, #1
   33f84:	ldr	r3, [fp, #-8]
   33f88:	add	r3, r2, r3
   33f8c:	add	r3, r3, #1
   33f90:	str	r3, [fp, #-8]
   33f94:	mov	r3, #1
   33f98:	b	33fb8 <ftello64@plt+0x228e0>
   33f9c:	ldr	r3, [fp, #-8]
   33fa0:	lsr	r2, r3, #1
   33fa4:	ldr	r3, [fp, #-8]
   33fa8:	add	r3, r2, r3
   33fac:	add	r3, r3, #1
   33fb0:	str	r3, [fp, #-8]
   33fb4:	mov	r3, #0
   33fb8:	cmp	r3, #0
   33fbc:	beq	33fc4 <ftello64@plt+0x228ec>
   33fc0:	bl	3478c <ftello64@plt+0x230b4>
   33fc4:	ldr	r3, [fp, #-8]
   33fc8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   33fcc:	mov	r1, r3
   33fd0:	ldr	r0, [fp, #-16]
   33fd4:	bl	33d98 <ftello64@plt+0x226c0>
   33fd8:	str	r0, [fp, #-16]
   33fdc:	ldr	r2, [fp, #-8]
   33fe0:	ldr	r3, [fp, #-20]	; 0xffffffec
   33fe4:	str	r2, [r3]
   33fe8:	ldr	r3, [fp, #-16]
   33fec:	mov	r0, r3
   33ff0:	sub	sp, fp, #4
   33ff4:	pop	{fp, pc}
   33ff8:	push	{fp, lr}
   33ffc:	add	fp, sp, #4
   34000:	sub	sp, sp, #32
   34004:	str	r0, [fp, #-24]	; 0xffffffe8
   34008:	str	r1, [fp, #-28]	; 0xffffffe4
   3400c:	str	r2, [fp, #-32]	; 0xffffffe0
   34010:	str	r3, [fp, #-36]	; 0xffffffdc
   34014:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34018:	ldr	r3, [r3]
   3401c:	str	r3, [fp, #-8]
   34020:	ldr	r3, [fp, #-8]
   34024:	asr	r3, r3, #1
   34028:	cmp	r3, #0
   3402c:	bge	34054 <ftello64@plt+0x2297c>
   34030:	ldr	r3, [fp, #-8]
   34034:	asr	r3, r3, #1
   34038:	rsb	r2, r3, #-2147483648	; 0x80000000
   3403c:	ldr	r3, [fp, #-8]
   34040:	cmp	r2, r3
   34044:	movgt	r3, #1
   34048:	movle	r3, #0
   3404c:	uxtb	r3, r3
   34050:	b	340a8 <ftello64@plt+0x229d0>
   34054:	ldr	r3, [fp, #-8]
   34058:	cmp	r3, #0
   3405c:	bge	34084 <ftello64@plt+0x229ac>
   34060:	ldr	r3, [fp, #-8]
   34064:	asr	r2, r3, #1
   34068:	ldr	r3, [fp, #-8]
   3406c:	rsb	r3, r3, #-2147483648	; 0x80000000
   34070:	cmp	r2, r3
   34074:	movlt	r3, #1
   34078:	movge	r3, #0
   3407c:	uxtb	r3, r3
   34080:	b	340a8 <ftello64@plt+0x229d0>
   34084:	ldr	r3, [fp, #-8]
   34088:	asr	r2, r3, #1
   3408c:	mvn	r3, #-2147483648	; 0x80000000
   34090:	sub	r3, r3, r2
   34094:	ldr	r2, [fp, #-8]
   34098:	cmp	r3, r2
   3409c:	movlt	r3, #1
   340a0:	movge	r3, #0
   340a4:	uxtb	r3, r3
   340a8:	cmp	r3, #0
   340ac:	beq	340d0 <ftello64@plt+0x229f8>
   340b0:	ldr	r3, [fp, #-8]
   340b4:	asr	r3, r3, #1
   340b8:	mov	r2, r3
   340bc:	ldr	r3, [fp, #-8]
   340c0:	add	r3, r2, r3
   340c4:	str	r3, [fp, #-16]
   340c8:	mov	r3, #1
   340cc:	b	340ec <ftello64@plt+0x22a14>
   340d0:	ldr	r3, [fp, #-8]
   340d4:	asr	r3, r3, #1
   340d8:	mov	r2, r3
   340dc:	ldr	r3, [fp, #-8]
   340e0:	add	r3, r2, r3
   340e4:	str	r3, [fp, #-16]
   340e8:	mov	r3, #0
   340ec:	cmp	r3, #0
   340f0:	beq	340fc <ftello64@plt+0x22a24>
   340f4:	mvn	r3, #-2147483648	; 0x80000000
   340f8:	str	r3, [fp, #-16]
   340fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   34100:	cmp	r3, #0
   34104:	blt	34120 <ftello64@plt+0x22a48>
   34108:	ldr	r3, [fp, #-16]
   3410c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   34110:	cmp	r2, r3
   34114:	bge	34120 <ftello64@plt+0x22a48>
   34118:	ldr	r3, [fp, #-36]	; 0xffffffdc
   3411c:	str	r3, [fp, #-16]
   34120:	ldr	r3, [fp, #4]
   34124:	cmp	r3, #0
   34128:	bge	341b8 <ftello64@plt+0x22ae0>
   3412c:	ldr	r3, [fp, #-16]
   34130:	cmp	r3, #0
   34134:	bge	34164 <ftello64@plt+0x22a8c>
   34138:	ldr	r1, [fp, #4]
   3413c:	mvn	r0, #-2147483648	; 0x80000000
   34140:	bl	38e84 <ftello64@plt+0x277ac>
   34144:	mov	r3, r0
   34148:	mov	r2, r3
   3414c:	ldr	r3, [fp, #-16]
   34150:	cmp	r2, r3
   34154:	movgt	r3, #1
   34158:	movle	r3, #0
   3415c:	uxtb	r3, r3
   34160:	b	34258 <ftello64@plt+0x22b80>
   34164:	ldr	r3, [fp, #4]
   34168:	cmn	r3, #1
   3416c:	bne	3418c <ftello64@plt+0x22ab4>
   34170:	ldr	r3, [fp, #-16]
   34174:	add	r3, r3, #-2147483648	; 0x80000000
   34178:	cmp	r3, #0
   3417c:	movgt	r3, #1
   34180:	movle	r3, #0
   34184:	uxtb	r3, r3
   34188:	b	34258 <ftello64@plt+0x22b80>
   3418c:	ldr	r1, [fp, #4]
   34190:	mov	r0, #-2147483648	; 0x80000000
   34194:	bl	38e84 <ftello64@plt+0x277ac>
   34198:	mov	r3, r0
   3419c:	mov	r2, r3
   341a0:	ldr	r3, [fp, #-16]
   341a4:	cmp	r2, r3
   341a8:	movlt	r3, #1
   341ac:	movge	r3, #0
   341b0:	uxtb	r3, r3
   341b4:	b	34258 <ftello64@plt+0x22b80>
   341b8:	ldr	r3, [fp, #4]
   341bc:	cmp	r3, #0
   341c0:	beq	34254 <ftello64@plt+0x22b7c>
   341c4:	ldr	r3, [fp, #-16]
   341c8:	cmp	r3, #0
   341cc:	bge	34228 <ftello64@plt+0x22b50>
   341d0:	ldr	r3, [fp, #-16]
   341d4:	cmn	r3, #1
   341d8:	bne	341f8 <ftello64@plt+0x22b20>
   341dc:	ldr	r3, [fp, #4]
   341e0:	add	r3, r3, #-2147483648	; 0x80000000
   341e4:	cmp	r3, #0
   341e8:	movgt	r3, #1
   341ec:	movle	r3, #0
   341f0:	uxtb	r3, r3
   341f4:	b	34258 <ftello64@plt+0x22b80>
   341f8:	ldr	r3, [fp, #-16]
   341fc:	mov	r1, r3
   34200:	mov	r0, #-2147483648	; 0x80000000
   34204:	bl	38e84 <ftello64@plt+0x277ac>
   34208:	mov	r3, r0
   3420c:	mov	r2, r3
   34210:	ldr	r3, [fp, #4]
   34214:	cmp	r2, r3
   34218:	movlt	r3, #1
   3421c:	movge	r3, #0
   34220:	uxtb	r3, r3
   34224:	b	34258 <ftello64@plt+0x22b80>
   34228:	ldr	r1, [fp, #4]
   3422c:	mvn	r0, #-2147483648	; 0x80000000
   34230:	bl	38e84 <ftello64@plt+0x277ac>
   34234:	mov	r3, r0
   34238:	mov	r2, r3
   3423c:	ldr	r3, [fp, #-16]
   34240:	cmp	r2, r3
   34244:	movlt	r3, #1
   34248:	movge	r3, #0
   3424c:	uxtb	r3, r3
   34250:	b	34258 <ftello64@plt+0x22b80>
   34254:	mov	r3, #0
   34258:	cmp	r3, #0
   3425c:	beq	3427c <ftello64@plt+0x22ba4>
   34260:	ldr	r3, [fp, #-16]
   34264:	mov	r2, r3
   34268:	ldr	r3, [fp, #4]
   3426c:	mul	r3, r3, r2
   34270:	str	r3, [fp, #-20]	; 0xffffffec
   34274:	mov	r3, #1
   34278:	b	34294 <ftello64@plt+0x22bbc>
   3427c:	ldr	r3, [fp, #-16]
   34280:	mov	r2, r3
   34284:	ldr	r3, [fp, #4]
   34288:	mul	r3, r3, r2
   3428c:	str	r3, [fp, #-20]	; 0xffffffec
   34290:	mov	r3, #0
   34294:	cmp	r3, #0
   34298:	beq	342a4 <ftello64@plt+0x22bcc>
   3429c:	mvn	r3, #-2147483648	; 0x80000000
   342a0:	b	342bc <ftello64@plt+0x22be4>
   342a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   342a8:	cmp	r3, #63	; 0x3f
   342ac:	bgt	342b8 <ftello64@plt+0x22be0>
   342b0:	mov	r3, #64	; 0x40
   342b4:	b	342bc <ftello64@plt+0x22be4>
   342b8:	mov	r3, #0
   342bc:	str	r3, [fp, #-12]
   342c0:	ldr	r3, [fp, #-12]
   342c4:	cmp	r3, #0
   342c8:	beq	34304 <ftello64@plt+0x22c2c>
   342cc:	ldr	r1, [fp, #4]
   342d0:	ldr	r0, [fp, #-12]
   342d4:	bl	38e84 <ftello64@plt+0x277ac>
   342d8:	mov	r3, r0
   342dc:	str	r3, [fp, #-16]
   342e0:	ldr	r3, [fp, #-12]
   342e4:	ldr	r1, [fp, #4]
   342e8:	mov	r0, r3
   342ec:	bl	390a4 <ftello64@plt+0x279cc>
   342f0:	mov	r3, r1
   342f4:	mov	r2, r3
   342f8:	ldr	r3, [fp, #-12]
   342fc:	sub	r3, r3, r2
   34300:	str	r3, [fp, #-20]	; 0xffffffec
   34304:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34308:	cmp	r3, #0
   3430c:	bne	3431c <ftello64@plt+0x22c44>
   34310:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34314:	mov	r2, #0
   34318:	str	r2, [r3]
   3431c:	ldr	r2, [fp, #-16]
   34320:	ldr	r3, [fp, #-8]
   34324:	sub	r2, r2, r3
   34328:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3432c:	cmp	r2, r3
   34330:	bge	34568 <ftello64@plt+0x22e90>
   34334:	ldr	r3, [fp, #-32]	; 0xffffffe0
   34338:	cmp	r3, #0
   3433c:	bge	34360 <ftello64@plt+0x22c88>
   34340:	ldr	r3, [fp, #-32]	; 0xffffffe0
   34344:	rsb	r2, r3, #-2147483648	; 0x80000000
   34348:	ldr	r3, [fp, #-8]
   3434c:	cmp	r2, r3
   34350:	movgt	r3, #1
   34354:	movle	r3, #0
   34358:	uxtb	r3, r3
   3435c:	b	343ac <ftello64@plt+0x22cd4>
   34360:	ldr	r3, [fp, #-8]
   34364:	cmp	r3, #0
   34368:	bge	3438c <ftello64@plt+0x22cb4>
   3436c:	ldr	r3, [fp, #-8]
   34370:	rsb	r2, r3, #-2147483648	; 0x80000000
   34374:	ldr	r3, [fp, #-32]	; 0xffffffe0
   34378:	cmp	r2, r3
   3437c:	movgt	r3, #1
   34380:	movle	r3, #0
   34384:	uxtb	r3, r3
   34388:	b	343ac <ftello64@plt+0x22cd4>
   3438c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   34390:	mvn	r3, #-2147483648	; 0x80000000
   34394:	sub	r3, r3, r2
   34398:	ldr	r2, [fp, #-8]
   3439c:	cmp	r3, r2
   343a0:	movlt	r3, #1
   343a4:	movge	r3, #0
   343a8:	uxtb	r3, r3
   343ac:	cmp	r3, #0
   343b0:	beq	343c8 <ftello64@plt+0x22cf0>
   343b4:	ldr	r2, [fp, #-8]
   343b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   343bc:	add	r3, r2, r3
   343c0:	str	r3, [fp, #-16]
   343c4:	b	34564 <ftello64@plt+0x22e8c>
   343c8:	ldr	r2, [fp, #-8]
   343cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   343d0:	add	r3, r2, r3
   343d4:	str	r3, [fp, #-16]
   343d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   343dc:	cmp	r3, #0
   343e0:	blt	343f4 <ftello64@plt+0x22d1c>
   343e4:	ldr	r3, [fp, #-16]
   343e8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   343ec:	cmp	r2, r3
   343f0:	blt	34564 <ftello64@plt+0x22e8c>
   343f4:	ldr	r3, [fp, #4]
   343f8:	cmp	r3, #0
   343fc:	bge	3448c <ftello64@plt+0x22db4>
   34400:	ldr	r3, [fp, #-16]
   34404:	cmp	r3, #0
   34408:	bge	34438 <ftello64@plt+0x22d60>
   3440c:	ldr	r1, [fp, #4]
   34410:	mvn	r0, #-2147483648	; 0x80000000
   34414:	bl	38e84 <ftello64@plt+0x277ac>
   34418:	mov	r3, r0
   3441c:	mov	r2, r3
   34420:	ldr	r3, [fp, #-16]
   34424:	cmp	r2, r3
   34428:	movgt	r3, #1
   3442c:	movle	r3, #0
   34430:	uxtb	r3, r3
   34434:	b	3452c <ftello64@plt+0x22e54>
   34438:	ldr	r3, [fp, #4]
   3443c:	cmn	r3, #1
   34440:	bne	34460 <ftello64@plt+0x22d88>
   34444:	ldr	r3, [fp, #-16]
   34448:	add	r3, r3, #-2147483648	; 0x80000000
   3444c:	cmp	r3, #0
   34450:	movgt	r3, #1
   34454:	movle	r3, #0
   34458:	uxtb	r3, r3
   3445c:	b	3452c <ftello64@plt+0x22e54>
   34460:	ldr	r1, [fp, #4]
   34464:	mov	r0, #-2147483648	; 0x80000000
   34468:	bl	38e84 <ftello64@plt+0x277ac>
   3446c:	mov	r3, r0
   34470:	mov	r2, r3
   34474:	ldr	r3, [fp, #-16]
   34478:	cmp	r2, r3
   3447c:	movlt	r3, #1
   34480:	movge	r3, #0
   34484:	uxtb	r3, r3
   34488:	b	3452c <ftello64@plt+0x22e54>
   3448c:	ldr	r3, [fp, #4]
   34490:	cmp	r3, #0
   34494:	beq	34528 <ftello64@plt+0x22e50>
   34498:	ldr	r3, [fp, #-16]
   3449c:	cmp	r3, #0
   344a0:	bge	344fc <ftello64@plt+0x22e24>
   344a4:	ldr	r3, [fp, #-16]
   344a8:	cmn	r3, #1
   344ac:	bne	344cc <ftello64@plt+0x22df4>
   344b0:	ldr	r3, [fp, #4]
   344b4:	add	r3, r3, #-2147483648	; 0x80000000
   344b8:	cmp	r3, #0
   344bc:	movgt	r3, #1
   344c0:	movle	r3, #0
   344c4:	uxtb	r3, r3
   344c8:	b	3452c <ftello64@plt+0x22e54>
   344cc:	ldr	r3, [fp, #-16]
   344d0:	mov	r1, r3
   344d4:	mov	r0, #-2147483648	; 0x80000000
   344d8:	bl	38e84 <ftello64@plt+0x277ac>
   344dc:	mov	r3, r0
   344e0:	mov	r2, r3
   344e4:	ldr	r3, [fp, #4]
   344e8:	cmp	r2, r3
   344ec:	movlt	r3, #1
   344f0:	movge	r3, #0
   344f4:	uxtb	r3, r3
   344f8:	b	3452c <ftello64@plt+0x22e54>
   344fc:	ldr	r1, [fp, #4]
   34500:	mvn	r0, #-2147483648	; 0x80000000
   34504:	bl	38e84 <ftello64@plt+0x277ac>
   34508:	mov	r3, r0
   3450c:	mov	r2, r3
   34510:	ldr	r3, [fp, #-16]
   34514:	cmp	r2, r3
   34518:	movlt	r3, #1
   3451c:	movge	r3, #0
   34520:	uxtb	r3, r3
   34524:	b	3452c <ftello64@plt+0x22e54>
   34528:	mov	r3, #0
   3452c:	cmp	r3, #0
   34530:	beq	3454c <ftello64@plt+0x22e74>
   34534:	ldr	r3, [fp, #-16]
   34538:	mov	r2, r3
   3453c:	ldr	r3, [fp, #4]
   34540:	mul	r3, r3, r2
   34544:	str	r3, [fp, #-20]	; 0xffffffec
   34548:	b	34564 <ftello64@plt+0x22e8c>
   3454c:	ldr	r3, [fp, #-16]
   34550:	mov	r2, r3
   34554:	ldr	r3, [fp, #4]
   34558:	mul	r3, r3, r2
   3455c:	str	r3, [fp, #-20]	; 0xffffffec
   34560:	b	34568 <ftello64@plt+0x22e90>
   34564:	bl	3478c <ftello64@plt+0x230b4>
   34568:	ldr	r3, [fp, #-20]	; 0xffffffec
   3456c:	mov	r1, r3
   34570:	ldr	r0, [fp, #-24]	; 0xffffffe8
   34574:	bl	33d00 <ftello64@plt+0x22628>
   34578:	str	r0, [fp, #-24]	; 0xffffffe8
   3457c:	ldr	r2, [fp, #-16]
   34580:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34584:	str	r2, [r3]
   34588:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3458c:	mov	r0, r3
   34590:	sub	sp, fp, #4
   34594:	pop	{fp, pc}
   34598:	push	{fp, lr}
   3459c:	add	fp, sp, #4
   345a0:	sub	sp, sp, #8
   345a4:	str	r0, [fp, #-8]
   345a8:	mov	r1, #1
   345ac:	ldr	r0, [fp, #-8]
   345b0:	bl	345f0 <ftello64@plt+0x22f18>
   345b4:	mov	r3, r0
   345b8:	mov	r0, r3
   345bc:	sub	sp, fp, #4
   345c0:	pop	{fp, pc}
   345c4:	push	{fp, lr}
   345c8:	add	fp, sp, #4
   345cc:	sub	sp, sp, #8
   345d0:	str	r0, [fp, #-8]
   345d4:	mov	r1, #1
   345d8:	ldr	r0, [fp, #-8]
   345dc:	bl	3462c <ftello64@plt+0x22f54>
   345e0:	mov	r3, r0
   345e4:	mov	r0, r3
   345e8:	sub	sp, fp, #4
   345ec:	pop	{fp, pc}
   345f0:	push	{fp, lr}
   345f4:	add	fp, sp, #4
   345f8:	sub	sp, sp, #8
   345fc:	str	r0, [fp, #-8]
   34600:	str	r1, [fp, #-12]
   34604:	ldr	r1, [fp, #-12]
   34608:	ldr	r0, [fp, #-8]
   3460c:	bl	351fc <ftello64@plt+0x23b24>
   34610:	mov	r3, r0
   34614:	mov	r0, r3
   34618:	bl	33c40 <ftello64@plt+0x22568>
   3461c:	mov	r3, r0
   34620:	mov	r0, r3
   34624:	sub	sp, fp, #4
   34628:	pop	{fp, pc}
   3462c:	push	{fp, lr}
   34630:	add	fp, sp, #4
   34634:	sub	sp, sp, #8
   34638:	str	r0, [fp, #-8]
   3463c:	str	r1, [fp, #-12]
   34640:	ldr	r1, [fp, #-12]
   34644:	ldr	r0, [fp, #-8]
   34648:	bl	35dc8 <ftello64@plt+0x246f0>
   3464c:	mov	r3, r0
   34650:	mov	r0, r3
   34654:	bl	33c40 <ftello64@plt+0x22568>
   34658:	mov	r3, r0
   3465c:	mov	r0, r3
   34660:	sub	sp, fp, #4
   34664:	pop	{fp, pc}
   34668:	push	{fp, lr}
   3466c:	add	fp, sp, #4
   34670:	sub	sp, sp, #8
   34674:	str	r0, [fp, #-8]
   34678:	str	r1, [fp, #-12]
   3467c:	ldr	r0, [fp, #-12]
   34680:	bl	33c70 <ftello64@plt+0x22598>
   34684:	mov	r3, r0
   34688:	ldr	r2, [fp, #-12]
   3468c:	ldr	r1, [fp, #-8]
   34690:	mov	r0, r3
   34694:	bl	113a8 <memcpy@plt>
   34698:	mov	r3, r0
   3469c:	mov	r0, r3
   346a0:	sub	sp, fp, #4
   346a4:	pop	{fp, pc}
   346a8:	push	{fp, lr}
   346ac:	add	fp, sp, #4
   346b0:	sub	sp, sp, #8
   346b4:	str	r0, [fp, #-8]
   346b8:	str	r1, [fp, #-12]
   346bc:	ldr	r0, [fp, #-12]
   346c0:	bl	33ca4 <ftello64@plt+0x225cc>
   346c4:	mov	r3, r0
   346c8:	mov	r0, r3
   346cc:	ldr	r3, [fp, #-12]
   346d0:	mov	r2, r3
   346d4:	ldr	r1, [fp, #-8]
   346d8:	bl	113a8 <memcpy@plt>
   346dc:	mov	r3, r0
   346e0:	mov	r0, r3
   346e4:	sub	sp, fp, #4
   346e8:	pop	{fp, pc}
   346ec:	push	{fp, lr}
   346f0:	add	fp, sp, #4
   346f4:	sub	sp, sp, #16
   346f8:	str	r0, [fp, #-16]
   346fc:	str	r1, [fp, #-20]	; 0xffffffec
   34700:	ldr	r3, [fp, #-20]	; 0xffffffec
   34704:	add	r3, r3, #1
   34708:	mov	r0, r3
   3470c:	bl	33ca4 <ftello64@plt+0x225cc>
   34710:	mov	r3, r0
   34714:	str	r3, [fp, #-8]
   34718:	ldr	r3, [fp, #-20]	; 0xffffffec
   3471c:	ldr	r2, [fp, #-8]
   34720:	add	r3, r2, r3
   34724:	mov	r2, #0
   34728:	strb	r2, [r3]
   3472c:	ldr	r3, [fp, #-20]	; 0xffffffec
   34730:	mov	r2, r3
   34734:	ldr	r1, [fp, #-16]
   34738:	ldr	r0, [fp, #-8]
   3473c:	bl	113a8 <memcpy@plt>
   34740:	mov	r3, r0
   34744:	mov	r0, r3
   34748:	sub	sp, fp, #4
   3474c:	pop	{fp, pc}
   34750:	push	{fp, lr}
   34754:	add	fp, sp, #4
   34758:	sub	sp, sp, #8
   3475c:	str	r0, [fp, #-8]
   34760:	ldr	r0, [fp, #-8]
   34764:	bl	11558 <strlen@plt>
   34768:	mov	r3, r0
   3476c:	add	r3, r3, #1
   34770:	mov	r1, r3
   34774:	ldr	r0, [fp, #-8]
   34778:	bl	34668 <ftello64@plt+0x22f90>
   3477c:	mov	r3, r0
   34780:	mov	r0, r3
   34784:	sub	sp, fp, #4
   34788:	pop	{fp, pc}
   3478c:	push	{r4, r5, fp, lr}
   34790:	add	fp, sp, #12
   34794:	ldr	r3, [pc, #32]	; 347bc <ftello64@plt+0x230e4>
   34798:	ldr	r4, [r3]
   3479c:	ldr	r0, [pc, #28]	; 347c0 <ftello64@plt+0x230e8>
   347a0:	bl	1154c <gettext@plt>
   347a4:	mov	r3, r0
   347a8:	ldr	r2, [pc, #20]	; 347c4 <ftello64@plt+0x230ec>
   347ac:	mov	r1, #0
   347b0:	mov	r0, r4
   347b4:	bl	114bc <error@plt>
   347b8:	bl	1169c <abort@plt>
   347bc:	muleq	r4, r4, r1
   347c0:	andeq	sl, r3, r0, lsl r7
   347c4:	andeq	sl, r3, r4, lsr #14
   347c8:	push	{fp, lr}
   347cc:	add	fp, sp, #4
   347d0:	sub	sp, sp, #32
   347d4:	str	r0, [fp, #-16]
   347d8:	str	r1, [fp, #-20]	; 0xffffffec
   347dc:	str	r2, [fp, #-24]	; 0xffffffe8
   347e0:	str	r3, [fp, #-28]	; 0xffffffe4
   347e4:	ldr	r3, [fp, #4]
   347e8:	str	r3, [sp]
   347ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   347f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   347f4:	ldr	r1, [fp, #-20]	; 0xffffffec
   347f8:	ldr	r0, [fp, #-16]
   347fc:	bl	37874 <ftello64@plt+0x2619c>
   34800:	str	r0, [fp, #-8]
   34804:	ldr	r3, [fp, #-8]
   34808:	cmp	r3, #0
   3480c:	bge	34828 <ftello64@plt+0x23150>
   34810:	bl	1157c <__errno_location@plt>
   34814:	mov	r3, r0
   34818:	ldr	r3, [r3]
   3481c:	cmp	r3, #12
   34820:	bne	34828 <ftello64@plt+0x23150>
   34824:	bl	3478c <ftello64@plt+0x230b4>
   34828:	ldr	r3, [fp, #-8]
   3482c:	mov	r0, r3
   34830:	sub	sp, fp, #4
   34834:	pop	{fp, pc}
   34838:	push	{fp, lr}
   3483c:	add	fp, sp, #4
   34840:	sub	sp, sp, #16
   34844:	str	r0, [fp, #-16]
   34848:	str	r1, [fp, #-20]	; 0xffffffec
   3484c:	ldr	r1, [fp, #-20]	; 0xffffffec
   34850:	ldr	r0, [fp, #-16]
   34854:	bl	37c5c <ftello64@plt+0x26584>
   34858:	mov	r3, r0
   3485c:	str	r3, [fp, #-8]
   34860:	ldr	r3, [fp, #-8]
   34864:	cmp	r3, #0
   34868:	bne	34884 <ftello64@plt+0x231ac>
   3486c:	bl	1157c <__errno_location@plt>
   34870:	mov	r3, r0
   34874:	ldr	r3, [r3]
   34878:	cmp	r3, #12
   3487c:	bne	34884 <ftello64@plt+0x231ac>
   34880:	bl	3478c <ftello64@plt+0x230b4>
   34884:	ldr	r3, [fp, #-8]
   34888:	mov	r0, r3
   3488c:	sub	sp, fp, #4
   34890:	pop	{fp, pc}
   34894:	push	{fp, lr}
   34898:	add	fp, sp, #4
   3489c:	sub	sp, sp, #24
   348a0:	str	r0, [fp, #-16]
   348a4:	str	r1, [fp, #-20]	; 0xffffffec
   348a8:	str	r2, [fp, #-24]	; 0xffffffe8
   348ac:	ldr	r2, [fp, #-24]	; 0xffffffe8
   348b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   348b4:	ldr	r0, [fp, #-16]
   348b8:	bl	37fb4 <ftello64@plt+0x268dc>
   348bc:	mov	r3, r0
   348c0:	str	r3, [fp, #-8]
   348c4:	ldr	r3, [fp, #-8]
   348c8:	cmp	r3, #0
   348cc:	bne	348e8 <ftello64@plt+0x23210>
   348d0:	bl	1157c <__errno_location@plt>
   348d4:	mov	r3, r0
   348d8:	ldr	r3, [r3]
   348dc:	cmp	r3, #12
   348e0:	bne	348e8 <ftello64@plt+0x23210>
   348e4:	bl	3478c <ftello64@plt+0x230b4>
   348e8:	ldr	r3, [fp, #-8]
   348ec:	mov	r0, r3
   348f0:	sub	sp, fp, #4
   348f4:	pop	{fp, pc}
   348f8:	push	{r4, r5, fp, lr}
   348fc:	add	fp, sp, #12
   34900:	sub	sp, sp, #16
   34904:	str	r0, [fp, #-24]	; 0xffffffe8
   34908:	str	r1, [fp, #-28]	; 0xffffffe4
   3490c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34910:	cmp	r3, #0
   34914:	bge	349e8 <ftello64@plt+0x23310>
   34918:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3491c:	ldrd	r2, [r3]
   34920:	cmp	r2, #0
   34924:	sbcs	r3, r3, #0
   34928:	bge	3496c <ftello64@plt+0x23294>
   3492c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34930:	ldrd	r4, [r3]
   34934:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34938:	mov	r2, r3
   3493c:	asr	r3, r2, #31
   34940:	mvn	r0, #0
   34944:	mvn	r1, #-2147483648	; 0x80000000
   34948:	bl	390c4 <ftello64@plt+0x279ec>
   3494c:	mov	r2, r0
   34950:	mov	r3, r1
   34954:	cmp	r4, r2
   34958:	sbcs	r3, r5, r3
   3495c:	movlt	r3, #1
   34960:	movge	r3, #0
   34964:	uxtb	r3, r3
   34968:	b	34ae4 <ftello64@plt+0x2340c>
   3496c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34970:	cmn	r3, #1
   34974:	bne	349a0 <ftello64@plt+0x232c8>
   34978:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3497c:	ldrd	r2, [r3]
   34980:	adds	r2, r2, #0
   34984:	adc	r3, r3, #-2147483648	; 0x80000000
   34988:	cmp	r2, #1
   3498c:	sbcs	r3, r3, #0
   34990:	movge	r3, #1
   34994:	movlt	r3, #0
   34998:	uxtb	r3, r3
   3499c:	b	34ae4 <ftello64@plt+0x2340c>
   349a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   349a4:	mov	r2, r3
   349a8:	asr	r3, r2, #31
   349ac:	mov	r0, #0
   349b0:	mov	r1, #-2147483648	; 0x80000000
   349b4:	bl	390c4 <ftello64@plt+0x279ec>
   349b8:	mov	r2, r0
   349bc:	mov	r3, r1
   349c0:	mov	r0, r2
   349c4:	mov	r1, r3
   349c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   349cc:	ldrd	r2, [r3]
   349d0:	cmp	r0, r2
   349d4:	sbcs	r3, r1, r3
   349d8:	movlt	r3, #1
   349dc:	movge	r3, #0
   349e0:	uxtb	r3, r3
   349e4:	b	34ae4 <ftello64@plt+0x2340c>
   349e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   349ec:	cmp	r3, #0
   349f0:	beq	34ae0 <ftello64@plt+0x23408>
   349f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   349f8:	ldrd	r2, [r3]
   349fc:	cmp	r2, #0
   34a00:	sbcs	r3, r3, #0
   34a04:	bge	34a98 <ftello64@plt+0x233c0>
   34a08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34a0c:	ldrd	r2, [r3]
   34a10:	mvn	r0, #0
   34a14:	mvn	r1, #0
   34a18:	cmp	r3, r1
   34a1c:	cmpeq	r2, r0
   34a20:	bne	34a50 <ftello64@plt+0x23378>
   34a24:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34a28:	mov	r2, r3
   34a2c:	asr	r3, r2, #31
   34a30:	adds	r2, r2, #0
   34a34:	adc	r3, r3, #-2147483648	; 0x80000000
   34a38:	cmp	r2, #1
   34a3c:	sbcs	r3, r3, #0
   34a40:	movge	r3, #1
   34a44:	movlt	r3, #0
   34a48:	uxtb	r3, r3
   34a4c:	b	34ae4 <ftello64@plt+0x2340c>
   34a50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34a54:	ldrd	r2, [r3]
   34a58:	mov	r0, #0
   34a5c:	mov	r1, #-2147483648	; 0x80000000
   34a60:	bl	390c4 <ftello64@plt+0x279ec>
   34a64:	mov	r2, r0
   34a68:	mov	r3, r1
   34a6c:	mov	r0, r2
   34a70:	mov	r1, r3
   34a74:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34a78:	mov	r2, r3
   34a7c:	asr	r3, r2, #31
   34a80:	cmp	r0, r2
   34a84:	sbcs	r3, r1, r3
   34a88:	movlt	r3, #1
   34a8c:	movge	r3, #0
   34a90:	uxtb	r3, r3
   34a94:	b	34ae4 <ftello64@plt+0x2340c>
   34a98:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34a9c:	mov	r2, r3
   34aa0:	asr	r3, r2, #31
   34aa4:	mvn	r0, #0
   34aa8:	mvn	r1, #-2147483648	; 0x80000000
   34aac:	bl	390c4 <ftello64@plt+0x279ec>
   34ab0:	mov	r2, r0
   34ab4:	mov	r3, r1
   34ab8:	mov	r0, r2
   34abc:	mov	r1, r3
   34ac0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34ac4:	ldrd	r2, [r3]
   34ac8:	cmp	r0, r2
   34acc:	sbcs	r3, r1, r3
   34ad0:	movlt	r3, #1
   34ad4:	movge	r3, #0
   34ad8:	uxtb	r3, r3
   34adc:	b	34ae4 <ftello64@plt+0x2340c>
   34ae0:	mov	r3, #0
   34ae4:	cmp	r3, #0
   34ae8:	beq	34b2c <ftello64@plt+0x23454>
   34aec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34af0:	ldrd	r2, [r3]
   34af4:	mov	r0, r2
   34af8:	mov	r1, r3
   34afc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34b00:	mov	r2, r3
   34b04:	asr	r3, r2, #31
   34b08:	mul	lr, r2, r1
   34b0c:	mul	ip, r0, r3
   34b10:	add	ip, lr, ip
   34b14:	umull	r2, r3, r0, r2
   34b18:	add	r1, ip, r3
   34b1c:	mov	r3, r1
   34b20:	strd	r2, [fp, #-20]	; 0xffffffec
   34b24:	mov	r3, #1
   34b28:	b	34b68 <ftello64@plt+0x23490>
   34b2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34b30:	ldrd	r2, [r3]
   34b34:	mov	r0, r2
   34b38:	mov	r1, r3
   34b3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   34b40:	mov	r2, r3
   34b44:	asr	r3, r2, #31
   34b48:	mul	lr, r2, r1
   34b4c:	mul	ip, r0, r3
   34b50:	add	ip, lr, ip
   34b54:	umull	r2, r3, r0, r2
   34b58:	add	r1, ip, r3
   34b5c:	mov	r3, r1
   34b60:	strd	r2, [fp, #-20]	; 0xffffffec
   34b64:	mov	r3, #0
   34b68:	cmp	r3, #0
   34b6c:	beq	34ba8 <ftello64@plt+0x234d0>
   34b70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34b74:	ldrd	r2, [r3]
   34b78:	cmp	r2, #0
   34b7c:	sbcs	r3, r3, #0
   34b80:	bge	34b90 <ftello64@plt+0x234b8>
   34b84:	mov	r2, #0
   34b88:	mov	r3, #-2147483648	; 0x80000000
   34b8c:	b	34b98 <ftello64@plt+0x234c0>
   34b90:	mvn	r2, #0
   34b94:	mvn	r3, #-2147483648	; 0x80000000
   34b98:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34b9c:	strd	r2, [r1]
   34ba0:	mov	r3, #1
   34ba4:	b	34bb8 <ftello64@plt+0x234e0>
   34ba8:	ldrd	r2, [fp, #-20]	; 0xffffffec
   34bac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34bb0:	strd	r2, [r1]
   34bb4:	mov	r3, #0
   34bb8:	mov	r0, r3
   34bbc:	sub	sp, fp, #12
   34bc0:	pop	{r4, r5, fp, pc}
   34bc4:	push	{fp, lr}
   34bc8:	add	fp, sp, #4
   34bcc:	sub	sp, sp, #24
   34bd0:	str	r0, [fp, #-16]
   34bd4:	str	r1, [fp, #-20]	; 0xffffffec
   34bd8:	str	r2, [fp, #-24]	; 0xffffffe8
   34bdc:	mov	r3, #0
   34be0:	str	r3, [fp, #-8]
   34be4:	b	34c04 <ftello64@plt+0x2352c>
   34be8:	ldr	r1, [fp, #-20]	; 0xffffffec
   34bec:	ldr	r0, [fp, #-16]
   34bf0:	bl	348f8 <ftello64@plt+0x23220>
   34bf4:	mov	r2, r0
   34bf8:	ldr	r3, [fp, #-8]
   34bfc:	orr	r3, r3, r2
   34c00:	str	r3, [fp, #-8]
   34c04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34c08:	sub	r2, r3, #1
   34c0c:	str	r2, [fp, #-24]	; 0xffffffe8
   34c10:	cmp	r3, #0
   34c14:	bne	34be8 <ftello64@plt+0x23510>
   34c18:	ldr	r3, [fp, #-8]
   34c1c:	mov	r0, r3
   34c20:	sub	sp, fp, #4
   34c24:	pop	{fp, pc}
   34c28:	push	{fp, lr}
   34c2c:	add	fp, sp, #4
   34c30:	sub	sp, sp, #48	; 0x30
   34c34:	str	r0, [fp, #-40]	; 0xffffffd8
   34c38:	str	r1, [fp, #-44]	; 0xffffffd4
   34c3c:	str	r2, [fp, #-48]	; 0xffffffd0
   34c40:	str	r3, [fp, #-52]	; 0xffffffcc
   34c44:	mov	r3, #0
   34c48:	str	r3, [fp, #-8]
   34c4c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   34c50:	cmp	r3, #0
   34c54:	blt	34c64 <ftello64@plt+0x2358c>
   34c58:	ldr	r3, [fp, #-48]	; 0xffffffd0
   34c5c:	cmp	r3, #36	; 0x24
   34c60:	ble	34c78 <ftello64@plt+0x235a0>
   34c64:	ldr	r3, [pc, #1412]	; 351f0 <ftello64@plt+0x23b18>
   34c68:	mov	r2, #85	; 0x55
   34c6c:	ldr	r1, [pc, #1408]	; 351f4 <ftello64@plt+0x23b1c>
   34c70:	ldr	r0, [pc, #1408]	; 351f8 <ftello64@plt+0x23b20>
   34c74:	bl	116c0 <__assert_fail@plt>
   34c78:	ldr	r3, [fp, #-44]	; 0xffffffd4
   34c7c:	cmp	r3, #0
   34c80:	bne	34c8c <ftello64@plt+0x235b4>
   34c84:	sub	r3, fp, #28
   34c88:	b	34c90 <ftello64@plt+0x235b8>
   34c8c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   34c90:	str	r3, [fp, #-24]	; 0xffffffe8
   34c94:	bl	1157c <__errno_location@plt>
   34c98:	mov	r2, r0
   34c9c:	mov	r3, #0
   34ca0:	str	r3, [r2]
   34ca4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   34ca8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   34cac:	ldr	r0, [fp, #-40]	; 0xffffffd8
   34cb0:	bl	115dc <strtoimax@plt>
   34cb4:	mov	r2, r0
   34cb8:	mov	r3, r1
   34cbc:	strd	r2, [fp, #-36]	; 0xffffffdc
   34cc0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34cc4:	ldr	r2, [r3]
   34cc8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   34ccc:	cmp	r2, r3
   34cd0:	bne	34d30 <ftello64@plt+0x23658>
   34cd4:	ldr	r3, [fp, #4]
   34cd8:	cmp	r3, #0
   34cdc:	beq	34d28 <ftello64@plt+0x23650>
   34ce0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34ce4:	ldr	r3, [r3]
   34ce8:	ldrb	r3, [r3]
   34cec:	cmp	r3, #0
   34cf0:	beq	34d28 <ftello64@plt+0x23650>
   34cf4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34cf8:	ldr	r3, [r3]
   34cfc:	ldrb	r3, [r3]
   34d00:	mov	r1, r3
   34d04:	ldr	r0, [fp, #4]
   34d08:	bl	11564 <strchr@plt>
   34d0c:	mov	r3, r0
   34d10:	cmp	r3, #0
   34d14:	beq	34d28 <ftello64@plt+0x23650>
   34d18:	mov	r2, #1
   34d1c:	mov	r3, #0
   34d20:	strd	r2, [fp, #-36]	; 0xffffffdc
   34d24:	b	34d68 <ftello64@plt+0x23690>
   34d28:	mov	r3, #4
   34d2c:	b	351e4 <ftello64@plt+0x23b0c>
   34d30:	bl	1157c <__errno_location@plt>
   34d34:	mov	r3, r0
   34d38:	ldr	r3, [r3]
   34d3c:	cmp	r3, #0
   34d40:	beq	34d68 <ftello64@plt+0x23690>
   34d44:	bl	1157c <__errno_location@plt>
   34d48:	mov	r3, r0
   34d4c:	ldr	r3, [r3]
   34d50:	cmp	r3, #34	; 0x22
   34d54:	beq	34d60 <ftello64@plt+0x23688>
   34d58:	mov	r3, #4
   34d5c:	b	351e4 <ftello64@plt+0x23b0c>
   34d60:	mov	r3, #1
   34d64:	str	r3, [fp, #-8]
   34d68:	ldr	r3, [fp, #4]
   34d6c:	cmp	r3, #0
   34d70:	bne	34d88 <ftello64@plt+0x236b0>
   34d74:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   34d78:	ldr	r1, [fp, #-52]	; 0xffffffcc
   34d7c:	strd	r2, [r1]
   34d80:	ldr	r3, [fp, #-8]
   34d84:	b	351e4 <ftello64@plt+0x23b0c>
   34d88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34d8c:	ldr	r3, [r3]
   34d90:	ldrb	r3, [r3]
   34d94:	cmp	r3, #0
   34d98:	beq	351d4 <ftello64@plt+0x23afc>
   34d9c:	mov	r3, #1024	; 0x400
   34da0:	str	r3, [fp, #-12]
   34da4:	mov	r3, #1
   34da8:	str	r3, [fp, #-16]
   34dac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34db0:	ldr	r3, [r3]
   34db4:	ldrb	r3, [r3]
   34db8:	mov	r1, r3
   34dbc:	ldr	r0, [fp, #4]
   34dc0:	bl	11564 <strchr@plt>
   34dc4:	mov	r3, r0
   34dc8:	cmp	r3, #0
   34dcc:	bne	34de8 <ftello64@plt+0x23710>
   34dd0:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   34dd4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   34dd8:	strd	r2, [r1]
   34ddc:	ldr	r3, [fp, #-8]
   34de0:	orr	r3, r3, #2
   34de4:	b	351e4 <ftello64@plt+0x23b0c>
   34de8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34dec:	ldr	r3, [r3]
   34df0:	ldrb	r3, [r3]
   34df4:	sub	r3, r3, #69	; 0x45
   34df8:	cmp	r3, #47	; 0x2f
   34dfc:	ldrls	pc, [pc, r3, lsl #2]
   34e00:	b	34f4c <ftello64@plt+0x23874>
   34e04:	andeq	r4, r3, r4, asr #29
   34e08:	andeq	r4, r3, ip, asr #30
   34e0c:	andeq	r4, r3, r4, asr #29
   34e10:	andeq	r4, r3, ip, asr #30
   34e14:	andeq	r4, r3, ip, asr #30
   34e18:	andeq	r4, r3, ip, asr #30
   34e1c:	andeq	r4, r3, r4, asr #29
   34e20:	andeq	r4, r3, ip, asr #30
   34e24:	andeq	r4, r3, r4, asr #29
   34e28:	andeq	r4, r3, ip, asr #30
   34e2c:	andeq	r4, r3, ip, asr #30
   34e30:	andeq	r4, r3, r4, asr #29
   34e34:	andeq	r4, r3, ip, asr #30
   34e38:	andeq	r4, r3, ip, asr #30
   34e3c:	andeq	r4, r3, ip, asr #30
   34e40:	andeq	r4, r3, r4, asr #29
   34e44:	andeq	r4, r3, ip, asr #30
   34e48:	andeq	r4, r3, ip, asr #30
   34e4c:	andeq	r4, r3, ip, asr #30
   34e50:	andeq	r4, r3, ip, asr #30
   34e54:	andeq	r4, r3, r4, asr #29
   34e58:	andeq	r4, r3, r4, asr #29
   34e5c:	andeq	r4, r3, ip, asr #30
   34e60:	andeq	r4, r3, ip, asr #30
   34e64:	andeq	r4, r3, ip, asr #30
   34e68:	andeq	r4, r3, ip, asr #30
   34e6c:	andeq	r4, r3, ip, asr #30
   34e70:	andeq	r4, r3, ip, asr #30
   34e74:	andeq	r4, r3, ip, asr #30
   34e78:	andeq	r4, r3, ip, asr #30
   34e7c:	andeq	r4, r3, ip, asr #30
   34e80:	andeq	r4, r3, ip, asr #30
   34e84:	andeq	r4, r3, ip, asr #30
   34e88:	andeq	r4, r3, ip, asr #30
   34e8c:	andeq	r4, r3, r4, asr #29
   34e90:	andeq	r4, r3, ip, asr #30
   34e94:	andeq	r4, r3, ip, asr #30
   34e98:	andeq	r4, r3, ip, asr #30
   34e9c:	andeq	r4, r3, r4, asr #29
   34ea0:	andeq	r4, r3, ip, asr #30
   34ea4:	andeq	r4, r3, r4, asr #29
   34ea8:	andeq	r4, r3, ip, asr #30
   34eac:	andeq	r4, r3, ip, asr #30
   34eb0:	andeq	r4, r3, ip, asr #30
   34eb4:	andeq	r4, r3, ip, asr #30
   34eb8:	andeq	r4, r3, ip, asr #30
   34ebc:	andeq	r4, r3, ip, asr #30
   34ec0:	andeq	r4, r3, r4, asr #29
   34ec4:	mov	r1, #48	; 0x30
   34ec8:	ldr	r0, [fp, #4]
   34ecc:	bl	11564 <strchr@plt>
   34ed0:	mov	r3, r0
   34ed4:	cmp	r3, #0
   34ed8:	beq	34f4c <ftello64@plt+0x23874>
   34edc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34ee0:	ldr	r3, [r3]
   34ee4:	add	r3, r3, #1
   34ee8:	ldrb	r3, [r3]
   34eec:	cmp	r3, #68	; 0x44
   34ef0:	beq	34f30 <ftello64@plt+0x23858>
   34ef4:	cmp	r3, #105	; 0x69
   34ef8:	beq	34f08 <ftello64@plt+0x23830>
   34efc:	cmp	r3, #66	; 0x42
   34f00:	beq	34f30 <ftello64@plt+0x23858>
   34f04:	b	34f4c <ftello64@plt+0x23874>
   34f08:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34f0c:	ldr	r3, [r3]
   34f10:	add	r3, r3, #2
   34f14:	ldrb	r3, [r3]
   34f18:	cmp	r3, #66	; 0x42
   34f1c:	bne	34f48 <ftello64@plt+0x23870>
   34f20:	ldr	r3, [fp, #-16]
   34f24:	add	r3, r3, #2
   34f28:	str	r3, [fp, #-16]
   34f2c:	b	34f48 <ftello64@plt+0x23870>
   34f30:	mov	r3, #1000	; 0x3e8
   34f34:	str	r3, [fp, #-12]
   34f38:	ldr	r3, [fp, #-16]
   34f3c:	add	r3, r3, #1
   34f40:	str	r3, [fp, #-16]
   34f44:	b	34f4c <ftello64@plt+0x23874>
   34f48:	nop			; (mov r0, r0)
   34f4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   34f50:	ldr	r3, [r3]
   34f54:	ldrb	r3, [r3]
   34f58:	sub	r3, r3, #66	; 0x42
   34f5c:	cmp	r3, #53	; 0x35
   34f60:	ldrls	pc, [pc, r3, lsl #2]
   34f64:	b	35174 <ftello64@plt+0x23a9c>
   34f68:	andeq	r5, r3, r8, asr r0
   34f6c:	andeq	r5, r3, r4, ror r1
   34f70:	andeq	r5, r3, r4, ror r1
   34f74:	andeq	r5, r3, ip, ror r0
   34f78:	andeq	r5, r3, r4, ror r1
   34f7c:	muleq	r3, r8, r0
   34f80:	andeq	r5, r3, r4, ror r1
   34f84:	andeq	r5, r3, r4, ror r1
   34f88:	andeq	r5, r3, r4, ror r1
   34f8c:	strheq	r5, [r3], -r4
   34f90:	andeq	r5, r3, r4, ror r1
   34f94:	ldrdeq	r5, [r3], -r0
   34f98:	andeq	r5, r3, r4, ror r1
   34f9c:	andeq	r5, r3, r4, ror r1
   34fa0:	andeq	r5, r3, ip, ror #1
   34fa4:	andeq	r5, r3, r4, ror r1
   34fa8:	andeq	r5, r3, r4, ror r1
   34fac:	andeq	r5, r3, r4, ror r1
   34fb0:	andeq	r5, r3, r8, lsl #2
   34fb4:	andeq	r5, r3, r4, ror r1
   34fb8:	andeq	r5, r3, r4, ror r1
   34fbc:	andeq	r5, r3, r4, ror r1
   34fc0:	andeq	r5, r3, r4, ror r1
   34fc4:	andeq	r5, r3, ip, lsr r1
   34fc8:	andeq	r5, r3, r8, asr r1
   34fcc:	andeq	r5, r3, r4, ror r1
   34fd0:	andeq	r5, r3, r4, ror r1
   34fd4:	andeq	r5, r3, r4, ror r1
   34fd8:	andeq	r5, r3, r4, ror r1
   34fdc:	andeq	r5, r3, r4, ror r1
   34fe0:	andeq	r5, r3, r4, ror r1
   34fe4:	andeq	r5, r3, r4, ror r1
   34fe8:	andeq	r5, r3, r0, asr #32
   34fec:	andeq	r5, r3, r0, ror r0
   34ff0:	andeq	r5, r3, r4, ror r1
   34ff4:	andeq	r5, r3, r4, ror r1
   34ff8:	andeq	r5, r3, r4, ror r1
   34ffc:	muleq	r3, r8, r0
   35000:	andeq	r5, r3, r4, ror r1
   35004:	andeq	r5, r3, r4, ror r1
   35008:	andeq	r5, r3, r4, ror r1
   3500c:	strheq	r5, [r3], -r4
   35010:	andeq	r5, r3, r4, ror r1
   35014:	ldrdeq	r5, [r3], -r0
   35018:	andeq	r5, r3, r4, ror r1
   3501c:	andeq	r5, r3, r4, ror r1
   35020:	andeq	r5, r3, r4, ror r1
   35024:	andeq	r5, r3, r4, ror r1
   35028:	andeq	r5, r3, r4, ror r1
   3502c:	andeq	r5, r3, r4, ror r1
   35030:	andeq	r5, r3, r8, lsl #2
   35034:	andeq	r5, r3, r4, ror r1
   35038:	andeq	r5, r3, r4, ror r1
   3503c:	andeq	r5, r3, r4, lsr #2
   35040:	sub	r3, fp, #36	; 0x24
   35044:	mov	r1, #512	; 0x200
   35048:	mov	r0, r3
   3504c:	bl	348f8 <ftello64@plt+0x23220>
   35050:	str	r0, [fp, #-20]	; 0xffffffec
   35054:	b	3518c <ftello64@plt+0x23ab4>
   35058:	sub	r3, fp, #36	; 0x24
   3505c:	mov	r1, #1024	; 0x400
   35060:	mov	r0, r3
   35064:	bl	348f8 <ftello64@plt+0x23220>
   35068:	str	r0, [fp, #-20]	; 0xffffffec
   3506c:	b	3518c <ftello64@plt+0x23ab4>
   35070:	mov	r3, #0
   35074:	str	r3, [fp, #-20]	; 0xffffffec
   35078:	b	3518c <ftello64@plt+0x23ab4>
   3507c:	sub	r3, fp, #36	; 0x24
   35080:	mov	r2, #6
   35084:	ldr	r1, [fp, #-12]
   35088:	mov	r0, r3
   3508c:	bl	34bc4 <ftello64@plt+0x234ec>
   35090:	str	r0, [fp, #-20]	; 0xffffffec
   35094:	b	3518c <ftello64@plt+0x23ab4>
   35098:	sub	r3, fp, #36	; 0x24
   3509c:	mov	r2, #3
   350a0:	ldr	r1, [fp, #-12]
   350a4:	mov	r0, r3
   350a8:	bl	34bc4 <ftello64@plt+0x234ec>
   350ac:	str	r0, [fp, #-20]	; 0xffffffec
   350b0:	b	3518c <ftello64@plt+0x23ab4>
   350b4:	sub	r3, fp, #36	; 0x24
   350b8:	mov	r2, #1
   350bc:	ldr	r1, [fp, #-12]
   350c0:	mov	r0, r3
   350c4:	bl	34bc4 <ftello64@plt+0x234ec>
   350c8:	str	r0, [fp, #-20]	; 0xffffffec
   350cc:	b	3518c <ftello64@plt+0x23ab4>
   350d0:	sub	r3, fp, #36	; 0x24
   350d4:	mov	r2, #2
   350d8:	ldr	r1, [fp, #-12]
   350dc:	mov	r0, r3
   350e0:	bl	34bc4 <ftello64@plt+0x234ec>
   350e4:	str	r0, [fp, #-20]	; 0xffffffec
   350e8:	b	3518c <ftello64@plt+0x23ab4>
   350ec:	sub	r3, fp, #36	; 0x24
   350f0:	mov	r2, #5
   350f4:	ldr	r1, [fp, #-12]
   350f8:	mov	r0, r3
   350fc:	bl	34bc4 <ftello64@plt+0x234ec>
   35100:	str	r0, [fp, #-20]	; 0xffffffec
   35104:	b	3518c <ftello64@plt+0x23ab4>
   35108:	sub	r3, fp, #36	; 0x24
   3510c:	mov	r2, #4
   35110:	ldr	r1, [fp, #-12]
   35114:	mov	r0, r3
   35118:	bl	34bc4 <ftello64@plt+0x234ec>
   3511c:	str	r0, [fp, #-20]	; 0xffffffec
   35120:	b	3518c <ftello64@plt+0x23ab4>
   35124:	sub	r3, fp, #36	; 0x24
   35128:	mov	r1, #2
   3512c:	mov	r0, r3
   35130:	bl	348f8 <ftello64@plt+0x23220>
   35134:	str	r0, [fp, #-20]	; 0xffffffec
   35138:	b	3518c <ftello64@plt+0x23ab4>
   3513c:	sub	r3, fp, #36	; 0x24
   35140:	mov	r2, #8
   35144:	ldr	r1, [fp, #-12]
   35148:	mov	r0, r3
   3514c:	bl	34bc4 <ftello64@plt+0x234ec>
   35150:	str	r0, [fp, #-20]	; 0xffffffec
   35154:	b	3518c <ftello64@plt+0x23ab4>
   35158:	sub	r3, fp, #36	; 0x24
   3515c:	mov	r2, #7
   35160:	ldr	r1, [fp, #-12]
   35164:	mov	r0, r3
   35168:	bl	34bc4 <ftello64@plt+0x234ec>
   3516c:	str	r0, [fp, #-20]	; 0xffffffec
   35170:	b	3518c <ftello64@plt+0x23ab4>
   35174:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   35178:	ldr	r1, [fp, #-52]	; 0xffffffcc
   3517c:	strd	r2, [r1]
   35180:	ldr	r3, [fp, #-8]
   35184:	orr	r3, r3, #2
   35188:	b	351e4 <ftello64@plt+0x23b0c>
   3518c:	ldr	r2, [fp, #-8]
   35190:	ldr	r3, [fp, #-20]	; 0xffffffec
   35194:	orr	r3, r2, r3
   35198:	str	r3, [fp, #-8]
   3519c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   351a0:	ldr	r2, [r3]
   351a4:	ldr	r3, [fp, #-16]
   351a8:	add	r2, r2, r3
   351ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   351b0:	str	r2, [r3]
   351b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   351b8:	ldr	r3, [r3]
   351bc:	ldrb	r3, [r3]
   351c0:	cmp	r3, #0
   351c4:	beq	351d4 <ftello64@plt+0x23afc>
   351c8:	ldr	r3, [fp, #-8]
   351cc:	orr	r3, r3, #2
   351d0:	str	r3, [fp, #-8]
   351d4:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   351d8:	ldr	r1, [fp, #-52]	; 0xffffffcc
   351dc:	strd	r2, [r1]
   351e0:	ldr	r3, [fp, #-8]
   351e4:	mov	r0, r3
   351e8:	sub	sp, fp, #4
   351ec:	pop	{fp, pc}
   351f0:	andeq	sl, r3, r0, ror #14
   351f4:	andeq	sl, r3, r8, lsr #14
   351f8:	andeq	sl, r3, r8, lsr r7
   351fc:	push	{r4, r5, fp, lr}
   35200:	add	fp, sp, #12
   35204:	sub	sp, sp, #16
   35208:	str	r0, [fp, #-24]	; 0xffffffe8
   3520c:	str	r1, [fp, #-28]	; 0xffffffe4
   35210:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35214:	cmp	r3, #0
   35218:	beq	35228 <ftello64@plt+0x23b50>
   3521c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35220:	cmp	r3, #0
   35224:	bne	35238 <ftello64@plt+0x23b60>
   35228:	mov	r3, #1
   3522c:	str	r3, [fp, #-28]	; 0xffffffe4
   35230:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35234:	str	r3, [fp, #-24]	; 0xffffffe8
   35238:	mov	r1, #0
   3523c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   35240:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35244:	umull	r2, r3, r2, r3
   35248:	mov	r4, r3
   3524c:	mov	r5, #0
   35250:	cmp	r4, #0
   35254:	beq	3525c <ftello64@plt+0x23b84>
   35258:	mov	r1, #1
   3525c:	cmp	r2, #0
   35260:	bge	35268 <ftello64@plt+0x23b90>
   35264:	mov	r1, #1
   35268:	mov	r3, r2
   3526c:	str	r3, [fp, #-20]	; 0xffffffec
   35270:	mov	r3, r1
   35274:	and	r3, r3, #1
   35278:	uxtb	r3, r3
   3527c:	cmp	r3, #0
   35280:	beq	3529c <ftello64@plt+0x23bc4>
   35284:	bl	1157c <__errno_location@plt>
   35288:	mov	r2, r0
   3528c:	mov	r3, #12
   35290:	str	r3, [r2]
   35294:	mov	r3, #0
   35298:	b	352b4 <ftello64@plt+0x23bdc>
   3529c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   352a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   352a4:	bl	112d0 <calloc@plt>
   352a8:	mov	r3, r0
   352ac:	str	r3, [fp, #-16]
   352b0:	ldr	r3, [fp, #-16]
   352b4:	mov	r0, r3
   352b8:	sub	sp, fp, #12
   352bc:	pop	{r4, r5, fp, pc}
   352c0:	push	{r4, r5, fp, lr}
   352c4:	add	fp, sp, #12
   352c8:	sub	sp, sp, #16
   352cc:	str	r0, [fp, #-24]	; 0xffffffe8
   352d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   352d4:	cmp	r3, #0
   352d8:	bne	352e4 <ftello64@plt+0x23c0c>
   352dc:	mov	r3, #1
   352e0:	str	r3, [fp, #-24]	; 0xffffffe8
   352e4:	mov	r1, #0
   352e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   352ec:	mov	r2, r3
   352f0:	mov	r3, #0
   352f4:	mov	r4, r3
   352f8:	mov	r5, #0
   352fc:	cmp	r4, #0
   35300:	beq	35308 <ftello64@plt+0x23c30>
   35304:	mov	r1, #1
   35308:	cmp	r2, #0
   3530c:	bge	35314 <ftello64@plt+0x23c3c>
   35310:	mov	r1, #1
   35314:	mov	r3, r2
   35318:	str	r3, [fp, #-20]	; 0xffffffec
   3531c:	mov	r3, r1
   35320:	and	r3, r3, #1
   35324:	uxtb	r3, r3
   35328:	cmp	r3, #0
   3532c:	beq	35348 <ftello64@plt+0x23c70>
   35330:	bl	1157c <__errno_location@plt>
   35334:	mov	r2, r0
   35338:	mov	r3, #12
   3533c:	str	r3, [r2]
   35340:	mov	r3, #0
   35344:	b	3535c <ftello64@plt+0x23c84>
   35348:	ldr	r0, [fp, #-24]	; 0xffffffe8
   3534c:	bl	114d4 <malloc@plt>
   35350:	mov	r3, r0
   35354:	str	r3, [fp, #-16]
   35358:	ldr	r3, [fp, #-16]
   3535c:	mov	r0, r3
   35360:	sub	sp, fp, #12
   35364:	pop	{r4, r5, fp, pc}
   35368:	push	{r4, r5, fp, lr}
   3536c:	add	fp, sp, #12
   35370:	sub	sp, sp, #16
   35374:	str	r0, [fp, #-24]	; 0xffffffe8
   35378:	str	r1, [fp, #-28]	; 0xffffffe4
   3537c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35380:	cmp	r3, #0
   35384:	bne	35398 <ftello64@plt+0x23cc0>
   35388:	ldr	r0, [fp, #-28]	; 0xffffffe4
   3538c:	bl	352c0 <ftello64@plt+0x23be8>
   35390:	mov	r3, r0
   35394:	b	3542c <ftello64@plt+0x23d54>
   35398:	ldr	r3, [fp, #-28]	; 0xffffffe4
   3539c:	cmp	r3, #0
   353a0:	bne	353b4 <ftello64@plt+0x23cdc>
   353a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   353a8:	bl	16624 <ftello64@plt+0x4f4c>
   353ac:	mov	r3, #0
   353b0:	b	3542c <ftello64@plt+0x23d54>
   353b4:	mov	r1, #0
   353b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   353bc:	mov	r2, r3
   353c0:	mov	r3, #0
   353c4:	mov	r4, r3
   353c8:	mov	r5, #0
   353cc:	cmp	r4, #0
   353d0:	beq	353d8 <ftello64@plt+0x23d00>
   353d4:	mov	r1, #1
   353d8:	cmp	r2, #0
   353dc:	bge	353e4 <ftello64@plt+0x23d0c>
   353e0:	mov	r1, #1
   353e4:	mov	r3, r2
   353e8:	str	r3, [fp, #-20]	; 0xffffffec
   353ec:	mov	r3, r1
   353f0:	and	r3, r3, #1
   353f4:	uxtb	r3, r3
   353f8:	cmp	r3, #0
   353fc:	beq	35418 <ftello64@plt+0x23d40>
   35400:	bl	1157c <__errno_location@plt>
   35404:	mov	r2, r0
   35408:	mov	r3, #12
   3540c:	str	r3, [r2]
   35410:	mov	r3, #0
   35414:	b	3542c <ftello64@plt+0x23d54>
   35418:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3541c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35420:	bl	1142c <realloc@plt>
   35424:	str	r0, [fp, #-16]
   35428:	ldr	r3, [fp, #-16]
   3542c:	mov	r0, r3
   35430:	sub	sp, fp, #12
   35434:	pop	{r4, r5, fp, pc}
   35438:	push	{r4, r5, fp, lr}
   3543c:	add	fp, sp, #12
   35440:	sub	sp, sp, #16
   35444:	str	r0, [fp, #-24]	; 0xffffffe8
   35448:	str	r1, [fp, #-28]	; 0xffffffe4
   3544c:	ldr	r5, [fp, #-24]	; 0xffffffe8
   35450:	ldr	r4, [fp, #-28]	; 0xffffffe4
   35454:	cmp	r5, r4
   35458:	bne	35464 <ftello64@plt+0x23d8c>
   3545c:	mov	r3, #0
   35460:	b	354c4 <ftello64@plt+0x23dec>
   35464:	ldrb	r3, [r5]
   35468:	mov	r0, r3
   3546c:	bl	38598 <ftello64@plt+0x26ec0>
   35470:	mov	r3, r0
   35474:	strb	r3, [fp, #-13]
   35478:	ldrb	r3, [r4]
   3547c:	mov	r0, r3
   35480:	bl	38598 <ftello64@plt+0x26ec0>
   35484:	mov	r3, r0
   35488:	strb	r3, [fp, #-14]
   3548c:	ldrb	r3, [fp, #-13]
   35490:	cmp	r3, #0
   35494:	beq	354b4 <ftello64@plt+0x23ddc>
   35498:	add	r5, r5, #1
   3549c:	add	r4, r4, #1
   354a0:	ldrb	r2, [fp, #-13]
   354a4:	ldrb	r3, [fp, #-14]
   354a8:	cmp	r2, r3
   354ac:	beq	35464 <ftello64@plt+0x23d8c>
   354b0:	b	354b8 <ftello64@plt+0x23de0>
   354b4:	nop			; (mov r0, r0)
   354b8:	ldrb	r2, [fp, #-13]
   354bc:	ldrb	r3, [fp, #-14]
   354c0:	sub	r3, r2, r3
   354c4:	mov	r0, r3
   354c8:	sub	sp, fp, #12
   354cc:	pop	{r4, r5, fp, pc}
   354d0:	push	{fp, lr}
   354d4:	add	fp, sp, #4
   354d8:	sub	sp, sp, #16
   354dc:	str	r0, [fp, #-16]
   354e0:	ldr	r0, [fp, #-16]
   354e4:	bl	11498 <__fpending@plt>
   354e8:	mov	r3, r0
   354ec:	cmp	r3, #0
   354f0:	movne	r3, #1
   354f4:	moveq	r3, #0
   354f8:	strb	r3, [fp, #-5]
   354fc:	ldr	r0, [fp, #-16]
   35500:	bl	114a4 <ferror_unlocked@plt>
   35504:	mov	r3, r0
   35508:	cmp	r3, #0
   3550c:	movne	r3, #1
   35510:	moveq	r3, #0
   35514:	strb	r3, [fp, #-6]
   35518:	ldr	r0, [fp, #-16]
   3551c:	bl	35aa4 <ftello64@plt+0x243cc>
   35520:	mov	r3, r0
   35524:	cmp	r3, #0
   35528:	movne	r3, #1
   3552c:	moveq	r3, #0
   35530:	strb	r3, [fp, #-7]
   35534:	ldrb	r3, [fp, #-6]
   35538:	cmp	r3, #0
   3553c:	bne	3556c <ftello64@plt+0x23e94>
   35540:	ldrb	r3, [fp, #-7]
   35544:	cmp	r3, #0
   35548:	beq	35598 <ftello64@plt+0x23ec0>
   3554c:	ldrb	r3, [fp, #-5]
   35550:	cmp	r3, #0
   35554:	bne	3556c <ftello64@plt+0x23e94>
   35558:	bl	1157c <__errno_location@plt>
   3555c:	mov	r3, r0
   35560:	ldr	r3, [r3]
   35564:	cmp	r3, #9
   35568:	beq	35598 <ftello64@plt+0x23ec0>
   3556c:	ldrb	r3, [fp, #-7]
   35570:	eor	r3, r3, #1
   35574:	uxtb	r3, r3
   35578:	cmp	r3, #0
   3557c:	beq	35590 <ftello64@plt+0x23eb8>
   35580:	bl	1157c <__errno_location@plt>
   35584:	mov	r2, r0
   35588:	mov	r3, #0
   3558c:	str	r3, [r2]
   35590:	mvn	r3, #0
   35594:	b	3559c <ftello64@plt+0x23ec4>
   35598:	mov	r3, #0
   3559c:	mov	r0, r3
   355a0:	sub	sp, fp, #4
   355a4:	pop	{fp, pc}
   355a8:	push	{fp, lr}
   355ac:	add	fp, sp, #4
   355b0:	sub	sp, sp, #32
   355b4:	str	r0, [fp, #-24]	; 0xffffffe8
   355b8:	str	r1, [fp, #-28]	; 0xffffffe4
   355bc:	str	r2, [fp, #-32]	; 0xffffffe0
   355c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   355c4:	ldr	r3, [r3, #4]
   355c8:	cmp	r3, #0
   355cc:	bne	3560c <ftello64@plt+0x23f34>
   355d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   355d4:	cmp	r3, #3
   355d8:	bhi	355e8 <ftello64@plt+0x23f10>
   355dc:	mov	r3, #16
   355e0:	str	r3, [fp, #-8]
   355e4:	b	35658 <ftello64@plt+0x23f80>
   355e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   355ec:	cmp	r3, #7
   355f0:	bhi	35600 <ftello64@plt+0x23f28>
   355f4:	mov	r3, #8
   355f8:	str	r3, [fp, #-8]
   355fc:	b	35658 <ftello64@plt+0x23f80>
   35600:	mov	r3, #4
   35604:	str	r3, [fp, #-8]
   35608:	b	35658 <ftello64@plt+0x23f80>
   3560c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35610:	ldr	r2, [r3, #4]
   35614:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35618:	ldr	r3, [r3, #4]
   3561c:	lsr	r3, r3, #1
   35620:	add	r3, r2, r3
   35624:	add	r3, r3, #1
   35628:	str	r3, [fp, #-8]
   3562c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35630:	ldr	r2, [r3, #4]
   35634:	ldr	r3, [fp, #-8]
   35638:	cmp	r2, r3
   3563c:	bcc	35658 <ftello64@plt+0x23f80>
   35640:	bl	1157c <__errno_location@plt>
   35644:	mov	r2, r0
   35648:	mov	r3, #12
   3564c:	str	r3, [r2]
   35650:	mov	r3, #0
   35654:	b	35778 <ftello64@plt+0x240a0>
   35658:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3565c:	cmp	r3, #0
   35660:	beq	3569c <ftello64@plt+0x23fc4>
   35664:	ldr	r1, [fp, #-32]	; 0xffffffe0
   35668:	mvn	r0, #0
   3566c:	bl	38c78 <ftello64@plt+0x275a0>
   35670:	mov	r3, r0
   35674:	mov	r2, r3
   35678:	ldr	r3, [fp, #-8]
   3567c:	cmp	r2, r3
   35680:	bcs	3569c <ftello64@plt+0x23fc4>
   35684:	ldr	r3, [fp, #-8]
   35688:	ldr	r2, [fp, #-32]	; 0xffffffe0
   3568c:	mul	r3, r2, r3
   35690:	str	r3, [fp, #-16]
   35694:	mov	r3, #1
   35698:	b	356b0 <ftello64@plt+0x23fd8>
   3569c:	ldr	r3, [fp, #-8]
   356a0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   356a4:	mul	r3, r2, r3
   356a8:	str	r3, [fp, #-16]
   356ac:	mov	r3, #0
   356b0:	cmp	r3, #0
   356b4:	beq	356c0 <ftello64@plt+0x23fe8>
   356b8:	mov	r3, #0
   356bc:	b	35778 <ftello64@plt+0x240a0>
   356c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   356c4:	ldr	r2, [r3, #8]
   356c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   356cc:	cmp	r2, r3
   356d0:	bne	3572c <ftello64@plt+0x24054>
   356d4:	ldr	r3, [fp, #-16]
   356d8:	mov	r0, r3
   356dc:	bl	352c0 <ftello64@plt+0x23be8>
   356e0:	mov	r3, r0
   356e4:	str	r3, [fp, #-12]
   356e8:	ldr	r3, [fp, #-12]
   356ec:	cmp	r3, #0
   356f0:	beq	35748 <ftello64@plt+0x24070>
   356f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   356f8:	ldr	r3, [r3, #8]
   356fc:	cmp	r3, #0
   35700:	beq	35748 <ftello64@plt+0x24070>
   35704:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35708:	ldr	r1, [r3, #8]
   3570c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35710:	ldr	r3, [r3]
   35714:	ldr	r2, [fp, #-32]	; 0xffffffe0
   35718:	mul	r3, r2, r3
   3571c:	mov	r2, r3
   35720:	ldr	r0, [fp, #-12]
   35724:	bl	113a8 <memcpy@plt>
   35728:	b	35748 <ftello64@plt+0x24070>
   3572c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35730:	ldr	r3, [r3, #8]
   35734:	ldr	r2, [fp, #-16]
   35738:	mov	r1, r2
   3573c:	mov	r0, r3
   35740:	bl	35368 <ftello64@plt+0x23c90>
   35744:	str	r0, [fp, #-12]
   35748:	ldr	r3, [fp, #-12]
   3574c:	cmp	r3, #0
   35750:	bne	3575c <ftello64@plt+0x24084>
   35754:	mov	r3, #0
   35758:	b	35778 <ftello64@plt+0x240a0>
   3575c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35760:	ldr	r2, [fp, #-12]
   35764:	str	r2, [r3, #8]
   35768:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3576c:	ldr	r2, [fp, #-8]
   35770:	str	r2, [r3, #4]
   35774:	mov	r3, #1
   35778:	mov	r0, r3
   3577c:	sub	sp, fp, #4
   35780:	pop	{fp, pc}
   35784:	push	{fp}		; (str fp, [sp, #-4]!)
   35788:	add	fp, sp, #0
   3578c:	mvn	r3, #0
   35790:	mov	r0, r3
   35794:	add	sp, fp, #0
   35798:	pop	{fp}		; (ldr fp, [sp], #4)
   3579c:	bx	lr
   357a0:	push	{r4, fp, lr}
   357a4:	add	fp, sp, #8
   357a8:	sub	sp, sp, #12
   357ac:	str	r0, [fp, #-16]
   357b0:	ldr	r3, [fp, #-16]
   357b4:	ldr	r4, [r3, #4]
   357b8:	bl	35784 <ftello64@plt+0x240ac>
   357bc:	mov	r3, r0
   357c0:	cmp	r4, r3
   357c4:	moveq	r3, #1
   357c8:	movne	r3, #0
   357cc:	uxtb	r3, r3
   357d0:	mov	r0, r3
   357d4:	sub	sp, fp, #8
   357d8:	pop	{r4, fp, pc}
   357dc:	push	{fp, lr}
   357e0:	add	fp, sp, #4
   357e4:	sub	sp, sp, #32
   357e8:	str	r0, [fp, #-24]	; 0xffffffe8
   357ec:	str	r1, [fp, #-28]	; 0xffffffe4
   357f0:	str	r2, [fp, #-32]	; 0xffffffe0
   357f4:	str	r3, [fp, #-36]	; 0xffffffdc
   357f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   357fc:	bl	357a0 <ftello64@plt+0x240c8>
   35800:	mov	r3, r0
   35804:	cmp	r3, #0
   35808:	beq	35814 <ftello64@plt+0x2413c>
   3580c:	mov	r3, #0
   35810:	b	3590c <ftello64@plt+0x24234>
   35814:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35818:	ldr	r3, [r3]
   3581c:	str	r3, [fp, #-8]
   35820:	ldr	r3, [fp, #-8]
   35824:	cmp	r3, #0
   35828:	bne	35870 <ftello64@plt+0x24198>
   3582c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35830:	ldr	r2, [r3, #8]
   35834:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35838:	cmp	r2, r3
   3583c:	beq	35850 <ftello64@plt+0x24178>
   35840:	ldr	r3, [fp, #-24]	; 0xffffffe8
   35844:	ldr	r3, [r3, #8]
   35848:	mov	r0, r3
   3584c:	bl	16624 <ftello64@plt+0x4f4c>
   35850:	ldr	r3, [fp, #-36]	; 0xffffffdc
   35854:	mov	r2, #0
   35858:	str	r2, [r3]
   3585c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   35860:	mov	r2, #0
   35864:	str	r2, [r3, #4]
   35868:	mov	r3, #1
   3586c:	b	3590c <ftello64@plt+0x24234>
   35870:	ldr	r3, [fp, #-8]
   35874:	ldr	r2, [fp, #-32]	; 0xffffffe0
   35878:	mul	r3, r2, r3
   3587c:	str	r3, [fp, #-12]
   35880:	ldr	r0, [fp, #-12]
   35884:	bl	352c0 <ftello64@plt+0x23be8>
   35888:	mov	r3, r0
   3588c:	str	r3, [fp, #-16]
   35890:	ldr	r3, [fp, #-16]
   35894:	cmp	r3, #0
   35898:	beq	35908 <ftello64@plt+0x24230>
   3589c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   358a0:	ldr	r3, [r3, #8]
   358a4:	cmp	r3, #0
   358a8:	beq	358c4 <ftello64@plt+0x241ec>
   358ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   358b0:	ldr	r3, [r3, #8]
   358b4:	ldr	r2, [fp, #-12]
   358b8:	mov	r1, r3
   358bc:	ldr	r0, [fp, #-16]
   358c0:	bl	113a8 <memcpy@plt>
   358c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   358c8:	ldr	r2, [r3, #8]
   358cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   358d0:	cmp	r2, r3
   358d4:	beq	358e8 <ftello64@plt+0x24210>
   358d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   358dc:	ldr	r3, [r3, #8]
   358e0:	mov	r0, r3
   358e4:	bl	16624 <ftello64@plt+0x4f4c>
   358e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   358ec:	ldr	r2, [fp, #-16]
   358f0:	str	r2, [r3]
   358f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   358f8:	ldr	r2, [fp, #-8]
   358fc:	str	r2, [r3, #4]
   35900:	mov	r3, #1
   35904:	b	3590c <ftello64@plt+0x24234>
   35908:	mov	r3, #0
   3590c:	mov	r0, r3
   35910:	sub	sp, fp, #4
   35914:	pop	{fp, pc}
   35918:	push	{fp, lr}
   3591c:	add	fp, sp, #4
   35920:	sub	sp, sp, #24
   35924:	str	r0, [fp, #-16]
   35928:	str	r1, [fp, #-20]	; 0xffffffec
   3592c:	str	r2, [fp, #-24]	; 0xffffffe8
   35930:	str	r3, [fp, #-28]	; 0xffffffe4
   35934:	ldr	r3, [fp, #-16]
   35938:	ldr	r2, [r3, #4]
   3593c:	ldr	r3, [fp, #-20]	; 0xffffffec
   35940:	cmp	r2, r3
   35944:	bcc	3595c <ftello64@plt+0x24284>
   35948:	ldr	r3, [fp, #-16]
   3594c:	ldr	r2, [fp, #-20]	; 0xffffffec
   35950:	str	r2, [r3]
   35954:	mov	r3, #1
   35958:	b	35a98 <ftello64@plt+0x243c0>
   3595c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   35960:	cmp	r3, #0
   35964:	beq	359a0 <ftello64@plt+0x242c8>
   35968:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3596c:	mvn	r0, #0
   35970:	bl	38c78 <ftello64@plt+0x275a0>
   35974:	mov	r3, r0
   35978:	mov	r2, r3
   3597c:	ldr	r3, [fp, #-20]	; 0xffffffec
   35980:	cmp	r2, r3
   35984:	bcs	359a0 <ftello64@plt+0x242c8>
   35988:	ldr	r3, [fp, #-20]	; 0xffffffec
   3598c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   35990:	mul	r3, r2, r3
   35994:	str	r3, [fp, #-12]
   35998:	mov	r3, #1
   3599c:	b	359b4 <ftello64@plt+0x242dc>
   359a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   359a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   359a8:	mul	r3, r2, r3
   359ac:	str	r3, [fp, #-12]
   359b0:	mov	r3, #0
   359b4:	cmp	r3, #0
   359b8:	beq	359d4 <ftello64@plt+0x242fc>
   359bc:	bl	1157c <__errno_location@plt>
   359c0:	mov	r2, r0
   359c4:	mov	r3, #12
   359c8:	str	r3, [r2]
   359cc:	mov	r3, #0
   359d0:	b	35a98 <ftello64@plt+0x243c0>
   359d4:	ldr	r3, [fp, #-16]
   359d8:	ldr	r2, [r3, #8]
   359dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   359e0:	cmp	r2, r3
   359e4:	bne	35a40 <ftello64@plt+0x24368>
   359e8:	ldr	r3, [fp, #-12]
   359ec:	mov	r0, r3
   359f0:	bl	352c0 <ftello64@plt+0x23be8>
   359f4:	mov	r3, r0
   359f8:	str	r3, [fp, #-8]
   359fc:	ldr	r3, [fp, #-8]
   35a00:	cmp	r3, #0
   35a04:	beq	35a5c <ftello64@plt+0x24384>
   35a08:	ldr	r3, [fp, #-16]
   35a0c:	ldr	r3, [r3, #8]
   35a10:	cmp	r3, #0
   35a14:	beq	35a5c <ftello64@plt+0x24384>
   35a18:	ldr	r3, [fp, #-16]
   35a1c:	ldr	r1, [r3, #8]
   35a20:	ldr	r3, [fp, #-16]
   35a24:	ldr	r3, [r3]
   35a28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   35a2c:	mul	r3, r2, r3
   35a30:	mov	r2, r3
   35a34:	ldr	r0, [fp, #-8]
   35a38:	bl	113a8 <memcpy@plt>
   35a3c:	b	35a5c <ftello64@plt+0x24384>
   35a40:	ldr	r3, [fp, #-16]
   35a44:	ldr	r3, [r3, #8]
   35a48:	ldr	r2, [fp, #-12]
   35a4c:	mov	r1, r2
   35a50:	mov	r0, r3
   35a54:	bl	35368 <ftello64@plt+0x23c90>
   35a58:	str	r0, [fp, #-8]
   35a5c:	ldr	r3, [fp, #-8]
   35a60:	cmp	r3, #0
   35a64:	bne	35a70 <ftello64@plt+0x24398>
   35a68:	mov	r3, #0
   35a6c:	b	35a98 <ftello64@plt+0x243c0>
   35a70:	ldr	r3, [fp, #-16]
   35a74:	ldr	r2, [fp, #-8]
   35a78:	str	r2, [r3, #8]
   35a7c:	ldr	r3, [fp, #-16]
   35a80:	ldr	r2, [fp, #-20]	; 0xffffffec
   35a84:	str	r2, [r3, #4]
   35a88:	ldr	r3, [fp, #-16]
   35a8c:	ldr	r2, [fp, #-20]	; 0xffffffec
   35a90:	str	r2, [r3]
   35a94:	mov	r3, #1
   35a98:	mov	r0, r3
   35a9c:	sub	sp, fp, #4
   35aa0:	pop	{fp, pc}
   35aa4:	push	{fp, lr}
   35aa8:	add	fp, sp, #4
   35aac:	sub	sp, sp, #32
   35ab0:	str	r0, [fp, #-24]	; 0xffffffe8
   35ab4:	mov	r3, #0
   35ab8:	str	r3, [fp, #-8]
   35abc:	mov	r3, #0
   35ac0:	str	r3, [fp, #-12]
   35ac4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ac8:	bl	115c4 <fileno@plt>
   35acc:	str	r0, [fp, #-16]
   35ad0:	ldr	r3, [fp, #-16]
   35ad4:	cmp	r3, #0
   35ad8:	bge	35aec <ftello64@plt+0x24414>
   35adc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35ae0:	bl	115e8 <fclose@plt>
   35ae4:	mov	r3, r0
   35ae8:	b	35b90 <ftello64@plt+0x244b8>
   35aec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35af0:	bl	114f8 <__freading@plt>
   35af4:	mov	r3, r0
   35af8:	cmp	r3, #0
   35afc:	beq	35b38 <ftello64@plt+0x24460>
   35b00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b04:	bl	115c4 <fileno@plt>
   35b08:	mov	r1, r0
   35b0c:	mov	r3, #1
   35b10:	str	r3, [sp]
   35b14:	mov	r2, #0
   35b18:	mov	r3, #0
   35b1c:	mov	r0, r1
   35b20:	bl	11474 <lseek64@plt>
   35b24:	mvn	r2, #0
   35b28:	mvn	r3, #0
   35b2c:	cmp	r1, r3
   35b30:	cmpeq	r0, r2
   35b34:	beq	35b5c <ftello64@plt+0x24484>
   35b38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b3c:	bl	35be4 <ftello64@plt+0x2450c>
   35b40:	mov	r3, r0
   35b44:	cmp	r3, #0
   35b48:	beq	35b5c <ftello64@plt+0x24484>
   35b4c:	bl	1157c <__errno_location@plt>
   35b50:	mov	r3, r0
   35b54:	ldr	r3, [r3]
   35b58:	str	r3, [fp, #-8]
   35b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   35b60:	bl	115e8 <fclose@plt>
   35b64:	str	r0, [fp, #-12]
   35b68:	ldr	r3, [fp, #-8]
   35b6c:	cmp	r3, #0
   35b70:	beq	35b8c <ftello64@plt+0x244b4>
   35b74:	bl	1157c <__errno_location@plt>
   35b78:	mov	r2, r0
   35b7c:	ldr	r3, [fp, #-8]
   35b80:	str	r3, [r2]
   35b84:	mvn	r3, #0
   35b88:	str	r3, [fp, #-12]
   35b8c:	ldr	r3, [fp, #-12]
   35b90:	mov	r0, r3
   35b94:	sub	sp, fp, #4
   35b98:	pop	{fp, pc}
   35b9c:	push	{fp, lr}
   35ba0:	add	fp, sp, #4
   35ba4:	sub	sp, sp, #16
   35ba8:	str	r0, [fp, #-8]
   35bac:	ldr	r3, [fp, #-8]
   35bb0:	ldr	r3, [r3]
   35bb4:	and	r3, r3, #256	; 0x100
   35bb8:	cmp	r3, #0
   35bbc:	beq	35bd8 <ftello64@plt+0x24500>
   35bc0:	mov	r3, #1
   35bc4:	str	r3, [sp]
   35bc8:	mov	r2, #0
   35bcc:	mov	r3, #0
   35bd0:	ldr	r0, [fp, #-8]
   35bd4:	bl	35c44 <ftello64@plt+0x2456c>
   35bd8:	nop			; (mov r0, r0)
   35bdc:	sub	sp, fp, #4
   35be0:	pop	{fp, pc}
   35be4:	push	{fp, lr}
   35be8:	add	fp, sp, #4
   35bec:	sub	sp, sp, #8
   35bf0:	str	r0, [fp, #-8]
   35bf4:	ldr	r3, [fp, #-8]
   35bf8:	cmp	r3, #0
   35bfc:	beq	35c14 <ftello64@plt+0x2453c>
   35c00:	ldr	r0, [fp, #-8]
   35c04:	bl	114f8 <__freading@plt>
   35c08:	mov	r3, r0
   35c0c:	cmp	r3, #0
   35c10:	bne	35c24 <ftello64@plt+0x2454c>
   35c14:	ldr	r0, [fp, #-8]
   35c18:	bl	11354 <fflush@plt>
   35c1c:	mov	r3, r0
   35c20:	b	35c38 <ftello64@plt+0x24560>
   35c24:	ldr	r0, [fp, #-8]
   35c28:	bl	35b9c <ftello64@plt+0x244c4>
   35c2c:	ldr	r0, [fp, #-8]
   35c30:	bl	11354 <fflush@plt>
   35c34:	mov	r3, r0
   35c38:	mov	r0, r3
   35c3c:	sub	sp, fp, #4
   35c40:	pop	{fp, pc}
   35c44:	push	{fp, lr}
   35c48:	add	fp, sp, #4
   35c4c:	sub	sp, sp, #32
   35c50:	str	r0, [fp, #-16]
   35c54:	strd	r2, [fp, #-28]	; 0xffffffe4
   35c58:	ldr	r3, [fp, #-16]
   35c5c:	ldr	r2, [r3, #8]
   35c60:	ldr	r3, [fp, #-16]
   35c64:	ldr	r3, [r3, #4]
   35c68:	cmp	r2, r3
   35c6c:	bne	35d04 <ftello64@plt+0x2462c>
   35c70:	ldr	r3, [fp, #-16]
   35c74:	ldr	r2, [r3, #20]
   35c78:	ldr	r3, [fp, #-16]
   35c7c:	ldr	r3, [r3, #16]
   35c80:	cmp	r2, r3
   35c84:	bne	35d04 <ftello64@plt+0x2462c>
   35c88:	ldr	r3, [fp, #-16]
   35c8c:	ldr	r3, [r3, #36]	; 0x24
   35c90:	cmp	r3, #0
   35c94:	bne	35d04 <ftello64@plt+0x2462c>
   35c98:	ldr	r0, [fp, #-16]
   35c9c:	bl	115c4 <fileno@plt>
   35ca0:	mov	r1, r0
   35ca4:	ldr	r3, [fp, #4]
   35ca8:	str	r3, [sp]
   35cac:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   35cb0:	mov	r0, r1
   35cb4:	bl	11474 <lseek64@plt>
   35cb8:	strd	r0, [fp, #-12]
   35cbc:	ldrd	r2, [fp, #-12]
   35cc0:	mvn	r0, #0
   35cc4:	mvn	r1, #0
   35cc8:	cmp	r3, r1
   35ccc:	cmpeq	r2, r0
   35cd0:	bne	35cdc <ftello64@plt+0x24604>
   35cd4:	mvn	r3, #0
   35cd8:	b	35d1c <ftello64@plt+0x24644>
   35cdc:	ldr	r3, [fp, #-16]
   35ce0:	ldr	r3, [r3]
   35ce4:	bic	r2, r3, #16
   35ce8:	ldr	r3, [fp, #-16]
   35cec:	str	r2, [r3]
   35cf0:	ldr	r1, [fp, #-16]
   35cf4:	ldrd	r2, [fp, #-12]
   35cf8:	strd	r2, [r1, #80]	; 0x50
   35cfc:	mov	r3, #0
   35d00:	b	35d1c <ftello64@plt+0x24644>
   35d04:	ldr	r3, [fp, #4]
   35d08:	str	r3, [sp]
   35d0c:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   35d10:	ldr	r0, [fp, #-16]
   35d14:	bl	11600 <fseeko64@plt>
   35d18:	mov	r3, r0
   35d1c:	mov	r0, r3
   35d20:	sub	sp, fp, #4
   35d24:	pop	{fp, pc}
   35d28:	push	{fp, lr}
   35d2c:	add	fp, sp, #4
   35d30:	bl	1157c <__errno_location@plt>
   35d34:	mov	r2, r0
   35d38:	mov	r3, #12
   35d3c:	str	r3, [r2]
   35d40:	mov	r3, #0
   35d44:	mov	r0, r3
   35d48:	pop	{fp, pc}
   35d4c:	push	{fp, lr}
   35d50:	add	fp, sp, #4
   35d54:	sub	sp, sp, #8
   35d58:	str	r0, [fp, #-8]
   35d5c:	ldr	r3, [fp, #-8]
   35d60:	mov	r0, r3
   35d64:	bl	352c0 <ftello64@plt+0x23be8>
   35d68:	mov	r3, r0
   35d6c:	mov	r0, r3
   35d70:	sub	sp, fp, #4
   35d74:	pop	{fp, pc}
   35d78:	push	{fp, lr}
   35d7c:	add	fp, sp, #4
   35d80:	sub	sp, sp, #8
   35d84:	str	r0, [fp, #-8]
   35d88:	str	r1, [fp, #-12]
   35d8c:	ldr	r3, [fp, #-12]
   35d90:	cmp	r3, #0
   35d94:	moveq	r3, #1
   35d98:	movne	r3, #0
   35d9c:	uxtb	r3, r3
   35da0:	mov	r2, r3
   35da4:	ldr	r3, [fp, #-12]
   35da8:	orr	r3, r2, r3
   35dac:	mov	r1, r3
   35db0:	ldr	r0, [fp, #-8]
   35db4:	bl	35368 <ftello64@plt+0x23c90>
   35db8:	mov	r3, r0
   35dbc:	mov	r0, r3
   35dc0:	sub	sp, fp, #4
   35dc4:	pop	{fp, pc}
   35dc8:	push	{fp, lr}
   35dcc:	add	fp, sp, #4
   35dd0:	sub	sp, sp, #8
   35dd4:	str	r0, [fp, #-8]
   35dd8:	str	r1, [fp, #-12]
   35ddc:	ldr	r3, [fp, #-8]
   35de0:	ldr	r2, [fp, #-12]
   35de4:	mov	r1, r2
   35de8:	mov	r0, r3
   35dec:	bl	351fc <ftello64@plt+0x23b24>
   35df0:	mov	r3, r0
   35df4:	mov	r0, r3
   35df8:	sub	sp, fp, #4
   35dfc:	pop	{fp, pc}
   35e00:	push	{fp, lr}
   35e04:	add	fp, sp, #4
   35e08:	sub	sp, sp, #16
   35e0c:	str	r0, [fp, #-8]
   35e10:	str	r1, [fp, #-12]
   35e14:	str	r2, [fp, #-16]
   35e18:	ldr	r3, [fp, #-12]
   35e1c:	cmp	r3, #0
   35e20:	beq	35e30 <ftello64@plt+0x24758>
   35e24:	ldr	r3, [fp, #-16]
   35e28:	cmp	r3, #0
   35e2c:	bne	35e40 <ftello64@plt+0x24768>
   35e30:	mov	r3, #1
   35e34:	str	r3, [fp, #-16]
   35e38:	ldr	r3, [fp, #-16]
   35e3c:	str	r3, [fp, #-12]
   35e40:	ldr	r3, [fp, #-12]
   35e44:	ldr	r2, [fp, #-16]
   35e48:	mov	r1, r3
   35e4c:	ldr	r0, [fp, #-8]
   35e50:	bl	377c4 <ftello64@plt+0x260ec>
   35e54:	mov	r3, r0
   35e58:	mov	r0, r3
   35e5c:	sub	sp, fp, #4
   35e60:	pop	{fp, pc}
   35e64:	push	{fp, lr}
   35e68:	add	fp, sp, #4
   35e6c:	sub	sp, sp, #8
   35e70:	mov	r0, #14
   35e74:	bl	11630 <nl_langinfo@plt>
   35e78:	str	r0, [fp, #-8]
   35e7c:	ldr	r3, [fp, #-8]
   35e80:	cmp	r3, #0
   35e84:	bne	35e90 <ftello64@plt+0x247b8>
   35e88:	ldr	r3, [pc, #40]	; 35eb8 <ftello64@plt+0x247e0>
   35e8c:	str	r3, [fp, #-8]
   35e90:	ldr	r3, [fp, #-8]
   35e94:	ldrb	r3, [r3]
   35e98:	cmp	r3, #0
   35e9c:	bne	35ea8 <ftello64@plt+0x247d0>
   35ea0:	ldr	r3, [pc, #20]	; 35ebc <ftello64@plt+0x247e4>
   35ea4:	str	r3, [fp, #-8]
   35ea8:	ldr	r3, [fp, #-8]
   35eac:	mov	r0, r3
   35eb0:	sub	sp, fp, #4
   35eb4:	pop	{fp, pc}
   35eb8:	andeq	sl, r3, ip, ror #14
   35ebc:	andeq	sl, r3, r0, ror r7
   35ec0:	push	{fp, lr}
   35ec4:	add	fp, sp, #4
   35ec8:	sub	sp, sp, #8
   35ecc:	str	r0, [fp, #-8]
   35ed0:	ldr	r3, [fp, #-8]
   35ed4:	ldrb	r3, [r3, #16]
   35ed8:	cmp	r3, #0
   35edc:	bne	360e8 <ftello64@plt+0x24a10>
   35ee0:	ldr	r3, [fp, #-8]
   35ee4:	ldrb	r3, [r3, #4]
   35ee8:	cmp	r3, #0
   35eec:	bne	35f84 <ftello64@plt+0x248ac>
   35ef0:	ldr	r3, [fp, #-8]
   35ef4:	ldr	r3, [r3, #20]
   35ef8:	ldrb	r3, [r3]
   35efc:	mov	r0, r3
   35f00:	bl	389d0 <ftello64@plt+0x272f8>
   35f04:	mov	r3, r0
   35f08:	cmp	r3, #0
   35f0c:	beq	35f44 <ftello64@plt+0x2486c>
   35f10:	ldr	r3, [fp, #-8]
   35f14:	mov	r2, #1
   35f18:	str	r2, [r3, #24]
   35f1c:	ldr	r3, [fp, #-8]
   35f20:	ldr	r3, [r3, #20]
   35f24:	ldrb	r3, [r3]
   35f28:	mov	r2, r3
   35f2c:	ldr	r3, [fp, #-8]
   35f30:	str	r2, [r3, #32]
   35f34:	ldr	r3, [fp, #-8]
   35f38:	mov	r2, #1
   35f3c:	strb	r2, [r3, #28]
   35f40:	b	360d8 <ftello64@plt+0x24a00>
   35f44:	ldr	r3, [fp, #-8]
   35f48:	add	r3, r3, #8
   35f4c:	mov	r0, r3
   35f50:	bl	113d8 <mbsinit@plt>
   35f54:	mov	r3, r0
   35f58:	cmp	r3, #0
   35f5c:	bne	35f74 <ftello64@plt+0x2489c>
   35f60:	ldr	r3, [pc, #396]	; 360f4 <ftello64@plt+0x24a1c>
   35f64:	mov	r2, #135	; 0x87
   35f68:	ldr	r1, [pc, #392]	; 360f8 <ftello64@plt+0x24a20>
   35f6c:	ldr	r0, [pc, #392]	; 360fc <ftello64@plt+0x24a24>
   35f70:	bl	116c0 <__assert_fail@plt>
   35f74:	ldr	r3, [fp, #-8]
   35f78:	mov	r2, #1
   35f7c:	strb	r2, [r3, #4]
   35f80:	b	35f88 <ftello64@plt+0x248b0>
   35f84:	nop			; (mov r0, r0)
   35f88:	ldr	r3, [fp, #-8]
   35f8c:	add	r0, r3, #32
   35f90:	ldr	r3, [fp, #-8]
   35f94:	ldr	r1, [r3, #20]
   35f98:	ldr	r3, [fp, #-8]
   35f9c:	ldr	r3, [r3]
   35fa0:	mov	r2, r3
   35fa4:	ldr	r3, [fp, #-8]
   35fa8:	ldr	r3, [r3, #20]
   35fac:	sub	r3, r2, r3
   35fb0:	mov	r2, r3
   35fb4:	ldr	r3, [fp, #-8]
   35fb8:	add	r3, r3, #8
   35fbc:	bl	36210 <ftello64@plt+0x24b38>
   35fc0:	mov	r2, r0
   35fc4:	ldr	r3, [fp, #-8]
   35fc8:	str	r2, [r3, #24]
   35fcc:	ldr	r3, [fp, #-8]
   35fd0:	ldr	r3, [r3, #24]
   35fd4:	cmn	r3, #1
   35fd8:	bne	35ff8 <ftello64@plt+0x24920>
   35fdc:	ldr	r3, [fp, #-8]
   35fe0:	mov	r2, #1
   35fe4:	str	r2, [r3, #24]
   35fe8:	ldr	r3, [fp, #-8]
   35fec:	mov	r2, #0
   35ff0:	strb	r2, [r3, #28]
   35ff4:	b	360d8 <ftello64@plt+0x24a00>
   35ff8:	ldr	r3, [fp, #-8]
   35ffc:	ldr	r3, [r3, #24]
   36000:	cmn	r3, #2
   36004:	bne	3603c <ftello64@plt+0x24964>
   36008:	ldr	r3, [fp, #-8]
   3600c:	ldr	r3, [r3]
   36010:	mov	r2, r3
   36014:	ldr	r3, [fp, #-8]
   36018:	ldr	r3, [r3, #20]
   3601c:	sub	r3, r2, r3
   36020:	mov	r2, r3
   36024:	ldr	r3, [fp, #-8]
   36028:	str	r2, [r3, #24]
   3602c:	ldr	r3, [fp, #-8]
   36030:	mov	r2, #0
   36034:	strb	r2, [r3, #28]
   36038:	b	360d8 <ftello64@plt+0x24a00>
   3603c:	ldr	r3, [fp, #-8]
   36040:	ldr	r3, [r3, #24]
   36044:	cmp	r3, #0
   36048:	bne	360a4 <ftello64@plt+0x249cc>
   3604c:	ldr	r3, [fp, #-8]
   36050:	mov	r2, #1
   36054:	str	r2, [r3, #24]
   36058:	ldr	r3, [fp, #-8]
   3605c:	ldr	r3, [r3, #20]
   36060:	ldrb	r3, [r3]
   36064:	cmp	r3, #0
   36068:	beq	36080 <ftello64@plt+0x249a8>
   3606c:	ldr	r3, [pc, #128]	; 360f4 <ftello64@plt+0x24a1c>
   36070:	mov	r2, #162	; 0xa2
   36074:	ldr	r1, [pc, #124]	; 360f8 <ftello64@plt+0x24a20>
   36078:	ldr	r0, [pc, #128]	; 36100 <ftello64@plt+0x24a28>
   3607c:	bl	116c0 <__assert_fail@plt>
   36080:	ldr	r3, [fp, #-8]
   36084:	ldr	r3, [r3, #32]
   36088:	cmp	r3, #0
   3608c:	beq	360a4 <ftello64@plt+0x249cc>
   36090:	ldr	r3, [pc, #92]	; 360f4 <ftello64@plt+0x24a1c>
   36094:	mov	r2, #163	; 0xa3
   36098:	ldr	r1, [pc, #88]	; 360f8 <ftello64@plt+0x24a20>
   3609c:	ldr	r0, [pc, #96]	; 36104 <ftello64@plt+0x24a2c>
   360a0:	bl	116c0 <__assert_fail@plt>
   360a4:	ldr	r3, [fp, #-8]
   360a8:	mov	r2, #1
   360ac:	strb	r2, [r3, #28]
   360b0:	ldr	r3, [fp, #-8]
   360b4:	add	r3, r3, #8
   360b8:	mov	r0, r3
   360bc:	bl	113d8 <mbsinit@plt>
   360c0:	mov	r3, r0
   360c4:	cmp	r3, #0
   360c8:	beq	360d8 <ftello64@plt+0x24a00>
   360cc:	ldr	r3, [fp, #-8]
   360d0:	mov	r2, #0
   360d4:	strb	r2, [r3, #4]
   360d8:	ldr	r3, [fp, #-8]
   360dc:	mov	r2, #1
   360e0:	strb	r2, [r3, #16]
   360e4:	b	360ec <ftello64@plt+0x24a14>
   360e8:	nop			; (mov r0, r0)
   360ec:	sub	sp, fp, #4
   360f0:	pop	{fp, pc}
   360f4:	andeq	sl, r3, ip, asr #15
   360f8:	andeq	sl, r3, r8, ror r7
   360fc:	andeq	sl, r3, r8, lsl #15
   36100:	andeq	sl, r3, r0, lsr #15
   36104:			; <UNDEFINED> instruction: 0x0003a7b8
   36108:	push	{fp}		; (str fp, [sp, #-4]!)
   3610c:	add	fp, sp, #0
   36110:	sub	sp, sp, #12
   36114:	str	r0, [fp, #-8]
   36118:	str	r1, [fp, #-12]
   3611c:	ldr	r3, [fp, #-8]
   36120:	ldr	r2, [r3, #20]
   36124:	ldr	r3, [fp, #-12]
   36128:	add	r2, r2, r3
   3612c:	ldr	r3, [fp, #-8]
   36130:	str	r2, [r3, #20]
   36134:	ldr	r3, [fp, #-8]
   36138:	ldr	r2, [r3]
   3613c:	ldr	r3, [fp, #-12]
   36140:	add	r2, r2, r3
   36144:	ldr	r3, [fp, #-8]
   36148:	str	r2, [r3]
   3614c:	nop			; (mov r0, r0)
   36150:	add	sp, fp, #0
   36154:	pop	{fp}		; (ldr fp, [sp], #4)
   36158:	bx	lr
   3615c:	push	{fp, lr}
   36160:	add	fp, sp, #4
   36164:	sub	sp, sp, #8
   36168:	str	r0, [fp, #-8]
   3616c:	str	r1, [fp, #-12]
   36170:	ldr	r3, [fp, #-12]
   36174:	ldr	r2, [r3]
   36178:	ldr	r3, [fp, #-8]
   3617c:	str	r2, [r3]
   36180:	ldr	r3, [fp, #-12]
   36184:	ldrb	r2, [r3, #4]
   36188:	ldr	r3, [fp, #-8]
   3618c:	strb	r2, [r3, #4]
   36190:	ldr	r3, [fp, #-8]
   36194:	ldrb	r3, [r3, #4]
   36198:	cmp	r3, #0
   3619c:	beq	361c0 <ftello64@plt+0x24ae8>
   361a0:	ldr	r3, [fp, #-8]
   361a4:	add	r0, r3, #8
   361a8:	ldr	r3, [fp, #-12]
   361ac:	add	r3, r3, #8
   361b0:	mov	r2, #8
   361b4:	mov	r1, r3
   361b8:	bl	113a8 <memcpy@plt>
   361bc:	b	361d8 <ftello64@plt+0x24b00>
   361c0:	ldr	r3, [fp, #-8]
   361c4:	add	r3, r3, #8
   361c8:	mov	r2, #8
   361cc:	mov	r1, #0
   361d0:	mov	r0, r3
   361d4:	bl	115ac <memset@plt>
   361d8:	ldr	r3, [fp, #-12]
   361dc:	ldrb	r2, [r3, #16]
   361e0:	ldr	r3, [fp, #-8]
   361e4:	strb	r2, [r3, #16]
   361e8:	ldr	r3, [fp, #-8]
   361ec:	add	r2, r3, #20
   361f0:	ldr	r3, [fp, #-12]
   361f4:	add	r3, r3, #20
   361f8:	mov	r1, r3
   361fc:	mov	r0, r2
   36200:	bl	38914 <ftello64@plt+0x2723c>
   36204:	nop			; (mov r0, r0)
   36208:	sub	sp, fp, #4
   3620c:	pop	{fp, pc}
   36210:	push	{fp, lr}
   36214:	add	fp, sp, #4
   36218:	sub	sp, sp, #32
   3621c:	str	r0, [fp, #-24]	; 0xffffffe8
   36220:	str	r1, [fp, #-28]	; 0xffffffe4
   36224:	str	r2, [fp, #-32]	; 0xffffffe0
   36228:	str	r3, [fp, #-36]	; 0xffffffdc
   3622c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36230:	cmp	r3, #0
   36234:	bne	36240 <ftello64@plt+0x24b68>
   36238:	sub	r3, fp, #16
   3623c:	str	r3, [fp, #-24]	; 0xffffffe8
   36240:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36244:	ldr	r2, [fp, #-32]	; 0xffffffe0
   36248:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3624c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   36250:	bl	114b0 <mbrtowc@plt>
   36254:	str	r0, [fp, #-8]
   36258:	ldr	r3, [fp, #-8]
   3625c:	cmn	r3, #3
   36260:	bls	362ac <ftello64@plt+0x24bd4>
   36264:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36268:	cmp	r3, #0
   3626c:	beq	362ac <ftello64@plt+0x24bd4>
   36270:	mov	r0, #0
   36274:	bl	38618 <ftello64@plt+0x26f40>
   36278:	mov	r3, r0
   3627c:	eor	r3, r3, #1
   36280:	uxtb	r3, r3
   36284:	cmp	r3, #0
   36288:	beq	362ac <ftello64@plt+0x24bd4>
   3628c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36290:	ldrb	r3, [r3]
   36294:	strb	r3, [fp, #-9]
   36298:	ldrb	r2, [fp, #-9]
   3629c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   362a0:	str	r2, [r3]
   362a4:	mov	r3, #1
   362a8:	b	362b0 <ftello64@plt+0x24bd8>
   362ac:	ldr	r3, [fp, #-8]
   362b0:	mov	r0, r3
   362b4:	sub	sp, fp, #4
   362b8:	pop	{fp, pc}
   362bc:	push	{r4, r5, r6, r7, fp, lr}
   362c0:	add	fp, sp, #20
   362c4:	sub	sp, sp, #56	; 0x38
   362c8:	str	r0, [fp, #-64]	; 0xffffffc0
   362cc:	str	r1, [fp, #-68]	; 0xffffffbc
   362d0:	str	r2, [fp, #-72]	; 0xffffffb8
   362d4:	str	r3, [fp, #-76]	; 0xffffffb4
   362d8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   362dc:	str	r3, [fp, #-44]	; 0xffffffd4
   362e0:	mov	r1, #0
   362e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   362e8:	mov	r2, r3
   362ec:	mov	r3, #0
   362f0:	lsl	r5, r3, #2
   362f4:	orr	r5, r5, r2, lsr #30
   362f8:	lsl	r4, r2, #2
   362fc:	mov	r6, r5
   36300:	mov	r7, #0
   36304:	cmp	r6, #0
   36308:	beq	36310 <ftello64@plt+0x24c38>
   3630c:	mov	r1, #1
   36310:	cmp	r4, #0
   36314:	bge	3631c <ftello64@plt+0x24c44>
   36318:	mov	r1, #1
   3631c:	mov	r3, r4
   36320:	str	r3, [fp, #-56]	; 0xffffffc8
   36324:	mov	r3, r1
   36328:	and	r3, r3, #1
   3632c:	uxtb	r3, r3
   36330:	cmp	r3, #0
   36334:	bne	363a0 <ftello64@plt+0x24cc8>
   36338:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3633c:	lsl	r3, r3, #2
   36340:	cmp	r3, #4016	; 0xfb0
   36344:	bhi	36388 <ftello64@plt+0x24cb0>
   36348:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3634c:	add	r3, r3, #4
   36350:	lsl	r3, r3, #2
   36354:	sub	r3, r3, #1
   36358:	add	r3, r3, #7
   3635c:	add	r3, r3, #7
   36360:	lsr	r3, r3, #3
   36364:	lsl	r3, r3, #3
   36368:	sub	sp, sp, r3
   3636c:	mov	r3, sp
   36370:	add	r3, r3, #7
   36374:	lsr	r3, r3, #3
   36378:	lsl	r3, r3, #3
   3637c:	add	r3, r3, #15
   36380:	bic	r3, r3, #15
   36384:	b	363a4 <ftello64@plt+0x24ccc>
   36388:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3638c:	lsl	r3, r3, #2
   36390:	mov	r0, r3
   36394:	bl	386b4 <ftello64@plt+0x26fdc>
   36398:	mov	r3, r0
   3639c:	b	363a4 <ftello64@plt+0x24ccc>
   363a0:	mov	r3, #0
   363a4:	str	r3, [fp, #-48]	; 0xffffffd0
   363a8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   363ac:	cmp	r3, #0
   363b0:	bne	363bc <ftello64@plt+0x24ce4>
   363b4:	mov	r3, #0
   363b8:	b	365b0 <ftello64@plt+0x24ed8>
   363bc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   363c0:	add	r3, r3, #4
   363c4:	mov	r2, #1
   363c8:	str	r2, [r3]
   363cc:	mov	r3, #0
   363d0:	str	r3, [fp, #-28]	; 0xffffffe4
   363d4:	mov	r3, #2
   363d8:	str	r3, [fp, #-24]	; 0xffffffe8
   363dc:	b	3649c <ftello64@plt+0x24dc4>
   363e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   363e4:	sub	r3, r3, #1
   363e8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   363ec:	add	r3, r2, r3
   363f0:	ldrb	r3, [r3]
   363f4:	strb	r3, [fp, #-49]	; 0xffffffcf
   363f8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   363fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36400:	add	r3, r2, r3
   36404:	ldrb	r3, [r3]
   36408:	ldrb	r2, [fp, #-49]	; 0xffffffcf
   3640c:	cmp	r2, r3
   36410:	bne	36444 <ftello64@plt+0x24d6c>
   36414:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36418:	lsl	r3, r3, #2
   3641c:	ldr	r2, [fp, #-48]	; 0xffffffd0
   36420:	add	r3, r2, r3
   36424:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36428:	add	r2, r2, #1
   3642c:	str	r2, [fp, #-28]	; 0xffffffe4
   36430:	ldr	r1, [fp, #-24]	; 0xffffffe8
   36434:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36438:	sub	r2, r1, r2
   3643c:	str	r2, [r3]
   36440:	b	36490 <ftello64@plt+0x24db8>
   36444:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36448:	cmp	r3, #0
   3644c:	bne	3646c <ftello64@plt+0x24d94>
   36450:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36454:	lsl	r3, r3, #2
   36458:	ldr	r2, [fp, #-48]	; 0xffffffd0
   3645c:	add	r3, r2, r3
   36460:	ldr	r2, [fp, #-24]	; 0xffffffe8
   36464:	str	r2, [r3]
   36468:	b	36490 <ftello64@plt+0x24db8>
   3646c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36470:	lsl	r3, r3, #2
   36474:	ldr	r2, [fp, #-48]	; 0xffffffd0
   36478:	add	r3, r2, r3
   3647c:	ldr	r3, [r3]
   36480:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36484:	sub	r3, r2, r3
   36488:	str	r3, [fp, #-28]	; 0xffffffe4
   3648c:	b	363f8 <ftello64@plt+0x24d20>
   36490:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36494:	add	r3, r3, #1
   36498:	str	r3, [fp, #-24]	; 0xffffffe8
   3649c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   364a0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   364a4:	cmp	r2, r3
   364a8:	bcc	363e0 <ftello64@plt+0x24d08>
   364ac:	ldr	r3, [fp, #-76]	; 0xffffffb4
   364b0:	mov	r2, #0
   364b4:	str	r2, [r3]
   364b8:	mov	r3, #0
   364bc:	str	r3, [fp, #-32]	; 0xffffffe0
   364c0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   364c4:	str	r3, [fp, #-36]	; 0xffffffdc
   364c8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   364cc:	str	r3, [fp, #-40]	; 0xffffffd8
   364d0:	b	36594 <ftello64@plt+0x24ebc>
   364d4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   364d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   364dc:	add	r3, r2, r3
   364e0:	ldrb	r2, [r3]
   364e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   364e8:	ldrb	r3, [r3]
   364ec:	cmp	r2, r3
   364f0:	bne	3652c <ftello64@plt+0x24e54>
   364f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   364f8:	add	r3, r3, #1
   364fc:	str	r3, [fp, #-32]	; 0xffffffe0
   36500:	ldr	r3, [fp, #-40]	; 0xffffffd8
   36504:	add	r3, r3, #1
   36508:	str	r3, [fp, #-40]	; 0xffffffd8
   3650c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   36510:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36514:	cmp	r2, r3
   36518:	bne	36594 <ftello64@plt+0x24ebc>
   3651c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   36520:	ldr	r2, [fp, #-36]	; 0xffffffdc
   36524:	str	r2, [r3]
   36528:	b	365a4 <ftello64@plt+0x24ecc>
   3652c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36530:	cmp	r3, #0
   36534:	beq	3657c <ftello64@plt+0x24ea4>
   36538:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3653c:	lsl	r3, r3, #2
   36540:	ldr	r2, [fp, #-48]	; 0xffffffd0
   36544:	add	r3, r2, r3
   36548:	ldr	r3, [r3]
   3654c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   36550:	add	r3, r2, r3
   36554:	str	r3, [fp, #-36]	; 0xffffffdc
   36558:	ldr	r3, [fp, #-32]	; 0xffffffe0
   3655c:	lsl	r3, r3, #2
   36560:	ldr	r2, [fp, #-48]	; 0xffffffd0
   36564:	add	r3, r2, r3
   36568:	ldr	r3, [r3]
   3656c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   36570:	sub	r3, r2, r3
   36574:	str	r3, [fp, #-32]	; 0xffffffe0
   36578:	b	36594 <ftello64@plt+0x24ebc>
   3657c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36580:	add	r3, r3, #1
   36584:	str	r3, [fp, #-36]	; 0xffffffdc
   36588:	ldr	r3, [fp, #-40]	; 0xffffffd8
   3658c:	add	r3, r3, #1
   36590:	str	r3, [fp, #-40]	; 0xffffffd8
   36594:	ldr	r3, [fp, #-40]	; 0xffffffd8
   36598:	ldrb	r3, [r3]
   3659c:	cmp	r3, #0
   365a0:	bne	364d4 <ftello64@plt+0x24dfc>
   365a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   365a8:	bl	38858 <ftello64@plt+0x27180>
   365ac:	mov	r3, #1
   365b0:	mov	r0, r3
   365b4:	sub	sp, fp, #20
   365b8:	pop	{r4, r5, r6, r7, fp, pc}
   365bc:	push	{r4, r5, fp, lr}
   365c0:	add	fp, sp, #12
   365c4:	sub	sp, sp, #176	; 0xb0
   365c8:	str	r0, [fp, #-176]	; 0xffffff50
   365cc:	str	r1, [fp, #-180]	; 0xffffff4c
   365d0:	str	r2, [fp, #-184]	; 0xffffff48
   365d4:	ldr	r0, [fp, #-180]	; 0xffffff4c
   365d8:	bl	38a30 <ftello64@plt+0x27358>
   365dc:	str	r0, [fp, #-36]	; 0xffffffdc
   365e0:	mov	r1, #0
   365e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   365e8:	mov	r2, #44	; 0x2c
   365ec:	umull	r2, r3, r3, r2
   365f0:	mov	r4, r3
   365f4:	mov	r5, #0
   365f8:	cmp	r4, #0
   365fc:	beq	36604 <ftello64@plt+0x24f2c>
   36600:	mov	r1, #1
   36604:	cmp	r2, #0
   36608:	bge	36610 <ftello64@plt+0x24f38>
   3660c:	mov	r1, #1
   36610:	mov	r3, r2
   36614:	str	r3, [fp, #-60]	; 0xffffffc4
   36618:	mov	r3, r1
   3661c:	and	r3, r3, #1
   36620:	uxtb	r3, r3
   36624:	cmp	r3, #0
   36628:	bne	3669c <ftello64@plt+0x24fc4>
   3662c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36630:	mov	r2, #44	; 0x2c
   36634:	mul	r3, r2, r3
   36638:	cmp	r3, #4016	; 0xfb0
   3663c:	bhi	36680 <ftello64@plt+0x24fa8>
   36640:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36644:	mov	r2, #44	; 0x2c
   36648:	mul	r3, r2, r3
   3664c:	add	r3, r3, #15
   36650:	add	r3, r3, #7
   36654:	add	r3, r3, #7
   36658:	lsr	r3, r3, #3
   3665c:	lsl	r3, r3, #3
   36660:	sub	sp, sp, r3
   36664:	mov	r3, sp
   36668:	add	r3, r3, #7
   3666c:	lsr	r3, r3, #3
   36670:	lsl	r3, r3, #3
   36674:	add	r3, r3, #15
   36678:	bic	r3, r3, #15
   3667c:	b	366a0 <ftello64@plt+0x24fc8>
   36680:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36684:	mov	r2, #44	; 0x2c
   36688:	mul	r3, r2, r3
   3668c:	mov	r0, r3
   36690:	bl	386b4 <ftello64@plt+0x26fdc>
   36694:	mov	r3, r0
   36698:	b	366a0 <ftello64@plt+0x24fc8>
   3669c:	mov	r3, #0
   366a0:	str	r3, [fp, #-40]	; 0xffffffd8
   366a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   366a8:	cmp	r3, #0
   366ac:	bne	366b8 <ftello64@plt+0x24fe0>
   366b0:	mov	r3, #0
   366b4:	b	36d00 <ftello64@plt+0x25628>
   366b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   366bc:	str	r3, [fp, #-44]	; 0xffffffd4
   366c0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   366c4:	mov	r3, r2
   366c8:	lsl	r3, r3, #2
   366cc:	add	r3, r3, r2
   366d0:	lsl	r3, r3, #3
   366d4:	mov	r2, r3
   366d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   366dc:	add	r3, r3, r2
   366e0:	str	r3, [fp, #-48]	; 0xffffffd0
   366e4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   366e8:	str	r3, [fp, #-52]	; 0xffffffcc
   366ec:	mov	r3, #0
   366f0:	str	r3, [fp, #-16]
   366f4:	ldr	r3, [fp, #-180]	; 0xffffff4c
   366f8:	str	r3, [fp, #-100]	; 0xffffff9c
   366fc:	mov	r3, #0
   36700:	strb	r3, [fp, #-116]	; 0xffffff8c
   36704:	sub	r3, fp, #116	; 0x74
   36708:	add	r3, r3, #4
   3670c:	mov	r2, #8
   36710:	mov	r1, #0
   36714:	mov	r0, r3
   36718:	bl	115ac <memset@plt>
   3671c:	mov	r3, #0
   36720:	strb	r3, [fp, #-104]	; 0xffffff98
   36724:	b	36780 <ftello64@plt+0x250a8>
   36728:	ldr	r2, [fp, #-16]
   3672c:	mov	r3, r2
   36730:	lsl	r3, r3, #2
   36734:	add	r3, r3, r2
   36738:	lsl	r3, r3, #3
   3673c:	mov	r2, r3
   36740:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36744:	add	r2, r3, r2
   36748:	sub	r3, fp, #116	; 0x74
   3674c:	add	r3, r3, #16
   36750:	mov	r1, r3
   36754:	mov	r0, r2
   36758:	bl	38914 <ftello64@plt+0x2723c>
   3675c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   36760:	ldr	r3, [fp, #-96]	; 0xffffffa0
   36764:	add	r3, r2, r3
   36768:	str	r3, [fp, #-100]	; 0xffffff9c
   3676c:	mov	r3, #0
   36770:	strb	r3, [fp, #-104]	; 0xffffff98
   36774:	ldr	r3, [fp, #-16]
   36778:	add	r3, r3, #1
   3677c:	str	r3, [fp, #-16]
   36780:	sub	r3, fp, #116	; 0x74
   36784:	mov	r0, r3
   36788:	bl	37498 <ftello64@plt+0x25dc0>
   3678c:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   36790:	eor	r3, r3, #1
   36794:	uxtb	r3, r3
   36798:	cmp	r3, #0
   3679c:	bne	367ac <ftello64@plt+0x250d4>
   367a0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   367a4:	cmp	r3, #0
   367a8:	beq	367b4 <ftello64@plt+0x250dc>
   367ac:	mov	r3, #1
   367b0:	b	367b8 <ftello64@plt+0x250e0>
   367b4:	mov	r3, #0
   367b8:	cmp	r3, #0
   367bc:	bne	36728 <ftello64@plt+0x25050>
   367c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
   367c4:	add	r3, r3, #4
   367c8:	mov	r2, #1
   367cc:	str	r2, [r3]
   367d0:	mov	r3, #0
   367d4:	str	r3, [fp, #-24]	; 0xffffffe8
   367d8:	mov	r3, #2
   367dc:	str	r3, [fp, #-20]	; 0xffffffec
   367e0:	b	369a4 <ftello64@plt+0x252cc>
   367e4:	ldr	r2, [fp, #-20]	; 0xffffffec
   367e8:	mov	r3, r2
   367ec:	lsl	r3, r3, #2
   367f0:	add	r3, r3, r2
   367f4:	lsl	r3, r3, #3
   367f8:	sub	r3, r3, #40	; 0x28
   367fc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   36800:	add	r3, r2, r3
   36804:	str	r3, [fp, #-56]	; 0xffffffc8
   36808:	ldr	r3, [fp, #-56]	; 0xffffffc8
   3680c:	ldrb	r3, [r3, #8]
   36810:	cmp	r3, #0
   36814:	beq	36884 <ftello64@plt+0x251ac>
   36818:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3681c:	mov	r3, r2
   36820:	lsl	r3, r3, #2
   36824:	add	r3, r3, r2
   36828:	lsl	r3, r3, #3
   3682c:	mov	r2, r3
   36830:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36834:	add	r3, r3, r2
   36838:	ldrb	r3, [r3, #8]
   3683c:	cmp	r3, #0
   36840:	beq	36884 <ftello64@plt+0x251ac>
   36844:	ldr	r3, [fp, #-56]	; 0xffffffc8
   36848:	ldr	r1, [r3, #12]
   3684c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   36850:	mov	r3, r2
   36854:	lsl	r3, r3, #2
   36858:	add	r3, r3, r2
   3685c:	lsl	r3, r3, #3
   36860:	mov	r2, r3
   36864:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36868:	add	r3, r3, r2
   3686c:	ldr	r3, [r3, #12]
   36870:	cmp	r1, r3
   36874:	moveq	r3, #1
   36878:	movne	r3, #0
   3687c:	uxtb	r3, r3
   36880:	b	36914 <ftello64@plt+0x2523c>
   36884:	ldr	r3, [fp, #-56]	; 0xffffffc8
   36888:	ldr	r1, [r3, #4]
   3688c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   36890:	mov	r3, r2
   36894:	lsl	r3, r3, #2
   36898:	add	r3, r3, r2
   3689c:	lsl	r3, r3, #3
   368a0:	mov	r2, r3
   368a4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   368a8:	add	r3, r3, r2
   368ac:	ldr	r3, [r3, #4]
   368b0:	cmp	r1, r3
   368b4:	bne	36908 <ftello64@plt+0x25230>
   368b8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   368bc:	ldr	r0, [r3]
   368c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   368c4:	mov	r3, r2
   368c8:	lsl	r3, r3, #2
   368cc:	add	r3, r3, r2
   368d0:	lsl	r3, r3, #3
   368d4:	mov	r2, r3
   368d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   368dc:	add	r3, r3, r2
   368e0:	ldr	r1, [r3]
   368e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   368e8:	ldr	r3, [r3, #4]
   368ec:	mov	r2, r3
   368f0:	bl	113f0 <memcmp@plt>
   368f4:	mov	r3, r0
   368f8:	cmp	r3, #0
   368fc:	bne	36908 <ftello64@plt+0x25230>
   36900:	mov	r3, #1
   36904:	b	3690c <ftello64@plt+0x25234>
   36908:	mov	r3, #0
   3690c:	and	r3, r3, #1
   36910:	uxtb	r3, r3
   36914:	cmp	r3, #0
   36918:	beq	3694c <ftello64@plt+0x25274>
   3691c:	ldr	r3, [fp, #-20]	; 0xffffffec
   36920:	lsl	r3, r3, #2
   36924:	ldr	r2, [fp, #-52]	; 0xffffffcc
   36928:	add	r3, r2, r3
   3692c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   36930:	add	r2, r2, #1
   36934:	str	r2, [fp, #-24]	; 0xffffffe8
   36938:	ldr	r1, [fp, #-20]	; 0xffffffec
   3693c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   36940:	sub	r2, r1, r2
   36944:	str	r2, [r3]
   36948:	b	36998 <ftello64@plt+0x252c0>
   3694c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36950:	cmp	r3, #0
   36954:	bne	36974 <ftello64@plt+0x2529c>
   36958:	ldr	r3, [fp, #-20]	; 0xffffffec
   3695c:	lsl	r3, r3, #2
   36960:	ldr	r2, [fp, #-52]	; 0xffffffcc
   36964:	add	r3, r2, r3
   36968:	ldr	r2, [fp, #-20]	; 0xffffffec
   3696c:	str	r2, [r3]
   36970:	b	36998 <ftello64@plt+0x252c0>
   36974:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36978:	lsl	r3, r3, #2
   3697c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   36980:	add	r3, r2, r3
   36984:	ldr	r3, [r3]
   36988:	ldr	r2, [fp, #-24]	; 0xffffffe8
   3698c:	sub	r3, r2, r3
   36990:	str	r3, [fp, #-24]	; 0xffffffe8
   36994:	b	36808 <ftello64@plt+0x25130>
   36998:	ldr	r3, [fp, #-20]	; 0xffffffec
   3699c:	add	r3, r3, #1
   369a0:	str	r3, [fp, #-20]	; 0xffffffec
   369a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   369a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   369ac:	cmp	r2, r3
   369b0:	bcc	367e4 <ftello64@plt+0x2510c>
   369b4:	ldr	r3, [fp, #-184]	; 0xffffff48
   369b8:	mov	r2, #0
   369bc:	str	r2, [r3]
   369c0:	mov	r3, #0
   369c4:	str	r3, [fp, #-28]	; 0xffffffe4
   369c8:	ldr	r3, [fp, #-176]	; 0xffffff50
   369cc:	str	r3, [fp, #-156]	; 0xffffff64
   369d0:	mov	r3, #0
   369d4:	strb	r3, [fp, #-172]	; 0xffffff54
   369d8:	sub	r3, fp, #172	; 0xac
   369dc:	add	r3, r3, #4
   369e0:	mov	r2, #8
   369e4:	mov	r1, #0
   369e8:	mov	r0, r3
   369ec:	bl	115ac <memset@plt>
   369f0:	mov	r3, #0
   369f4:	strb	r3, [fp, #-160]	; 0xffffff60
   369f8:	ldr	r3, [fp, #-176]	; 0xffffff50
   369fc:	str	r3, [fp, #-100]	; 0xffffff9c
   36a00:	mov	r3, #0
   36a04:	strb	r3, [fp, #-116]	; 0xffffff8c
   36a08:	sub	r3, fp, #116	; 0x74
   36a0c:	add	r3, r3, #4
   36a10:	mov	r2, #8
   36a14:	mov	r1, #0
   36a18:	mov	r0, r3
   36a1c:	bl	115ac <memset@plt>
   36a20:	mov	r3, #0
   36a24:	strb	r3, [fp, #-104]	; 0xffffff98
   36a28:	b	36cb4 <ftello64@plt+0x255dc>
   36a2c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36a30:	mov	r3, r2
   36a34:	lsl	r3, r3, #2
   36a38:	add	r3, r3, r2
   36a3c:	lsl	r3, r3, #3
   36a40:	mov	r2, r3
   36a44:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36a48:	add	r3, r3, r2
   36a4c:	ldrb	r3, [r3, #8]
   36a50:	cmp	r3, #0
   36a54:	beq	36aa0 <ftello64@plt+0x253c8>
   36a58:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   36a5c:	cmp	r3, #0
   36a60:	beq	36aa0 <ftello64@plt+0x253c8>
   36a64:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36a68:	mov	r3, r2
   36a6c:	lsl	r3, r3, #2
   36a70:	add	r3, r3, r2
   36a74:	lsl	r3, r3, #3
   36a78:	mov	r2, r3
   36a7c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36a80:	add	r3, r3, r2
   36a84:	ldr	r2, [r3, #12]
   36a88:	ldr	r3, [fp, #-88]	; 0xffffffa8
   36a8c:	cmp	r2, r3
   36a90:	moveq	r3, #1
   36a94:	movne	r3, #0
   36a98:	uxtb	r3, r3
   36a9c:	b	36b44 <ftello64@plt+0x2546c>
   36aa0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36aa4:	mov	r3, r2
   36aa8:	lsl	r3, r3, #2
   36aac:	add	r3, r3, r2
   36ab0:	lsl	r3, r3, #3
   36ab4:	mov	r2, r3
   36ab8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36abc:	add	r3, r3, r2
   36ac0:	ldr	r2, [r3, #4]
   36ac4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   36ac8:	cmp	r2, r3
   36acc:	bne	36b38 <ftello64@plt+0x25460>
   36ad0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36ad4:	mov	r3, r2
   36ad8:	lsl	r3, r3, #2
   36adc:	add	r3, r3, r2
   36ae0:	lsl	r3, r3, #3
   36ae4:	mov	r2, r3
   36ae8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36aec:	add	r3, r3, r2
   36af0:	ldr	r0, [r3]
   36af4:	ldr	r1, [fp, #-100]	; 0xffffff9c
   36af8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36afc:	mov	r3, r2
   36b00:	lsl	r3, r3, #2
   36b04:	add	r3, r3, r2
   36b08:	lsl	r3, r3, #3
   36b0c:	mov	r2, r3
   36b10:	ldr	r3, [fp, #-44]	; 0xffffffd4
   36b14:	add	r3, r3, r2
   36b18:	ldr	r3, [r3, #4]
   36b1c:	mov	r2, r3
   36b20:	bl	113f0 <memcmp@plt>
   36b24:	mov	r3, r0
   36b28:	cmp	r3, #0
   36b2c:	bne	36b38 <ftello64@plt+0x25460>
   36b30:	mov	r3, #1
   36b34:	b	36b3c <ftello64@plt+0x25464>
   36b38:	mov	r3, #0
   36b3c:	and	r3, r3, #1
   36b40:	uxtb	r3, r3
   36b44:	cmp	r3, #0
   36b48:	beq	36b90 <ftello64@plt+0x254b8>
   36b4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36b50:	add	r3, r3, #1
   36b54:	str	r3, [fp, #-28]	; 0xffffffe4
   36b58:	ldr	r2, [fp, #-100]	; 0xffffff9c
   36b5c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   36b60:	add	r3, r2, r3
   36b64:	str	r3, [fp, #-100]	; 0xffffff9c
   36b68:	mov	r3, #0
   36b6c:	strb	r3, [fp, #-104]	; 0xffffff98
   36b70:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36b74:	ldr	r3, [fp, #-36]	; 0xffffffdc
   36b78:	cmp	r2, r3
   36b7c:	bne	36cb4 <ftello64@plt+0x255dc>
   36b80:	ldr	r2, [fp, #-156]	; 0xffffff64
   36b84:	ldr	r3, [fp, #-184]	; 0xffffff48
   36b88:	str	r2, [r3]
   36b8c:	b	36cf4 <ftello64@plt+0x2561c>
   36b90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36b94:	cmp	r3, #0
   36b98:	beq	36c40 <ftello64@plt+0x25568>
   36b9c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36ba0:	lsl	r3, r3, #2
   36ba4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   36ba8:	add	r3, r2, r3
   36bac:	ldr	r3, [r3]
   36bb0:	str	r3, [fp, #-32]	; 0xffffffe0
   36bb4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   36bb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36bbc:	sub	r3, r2, r3
   36bc0:	str	r3, [fp, #-28]	; 0xffffffe4
   36bc4:	b	36c30 <ftello64@plt+0x25558>
   36bc8:	sub	r3, fp, #172	; 0xac
   36bcc:	mov	r0, r3
   36bd0:	bl	37498 <ftello64@plt+0x25dc0>
   36bd4:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   36bd8:	eor	r3, r3, #1
   36bdc:	uxtb	r3, r3
   36be0:	cmp	r3, #0
   36be4:	bne	36bf4 <ftello64@plt+0x2551c>
   36be8:	ldr	r3, [fp, #-144]	; 0xffffff70
   36bec:	cmp	r3, #0
   36bf0:	beq	36bfc <ftello64@plt+0x25524>
   36bf4:	mov	r3, #1
   36bf8:	b	36c00 <ftello64@plt+0x25528>
   36bfc:	mov	r3, #0
   36c00:	cmp	r3, #0
   36c04:	bne	36c0c <ftello64@plt+0x25534>
   36c08:	bl	1169c <abort@plt>
   36c0c:	ldr	r2, [fp, #-156]	; 0xffffff64
   36c10:	ldr	r3, [fp, #-152]	; 0xffffff68
   36c14:	add	r3, r2, r3
   36c18:	str	r3, [fp, #-156]	; 0xffffff64
   36c1c:	mov	r3, #0
   36c20:	strb	r3, [fp, #-160]	; 0xffffff60
   36c24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36c28:	sub	r3, r3, #1
   36c2c:	str	r3, [fp, #-32]	; 0xffffffe0
   36c30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36c34:	cmp	r3, #0
   36c38:	bne	36bc8 <ftello64@plt+0x254f0>
   36c3c:	b	36cb4 <ftello64@plt+0x255dc>
   36c40:	sub	r3, fp, #172	; 0xac
   36c44:	mov	r0, r3
   36c48:	bl	37498 <ftello64@plt+0x25dc0>
   36c4c:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   36c50:	eor	r3, r3, #1
   36c54:	uxtb	r3, r3
   36c58:	cmp	r3, #0
   36c5c:	bne	36c6c <ftello64@plt+0x25594>
   36c60:	ldr	r3, [fp, #-144]	; 0xffffff70
   36c64:	cmp	r3, #0
   36c68:	beq	36c74 <ftello64@plt+0x2559c>
   36c6c:	mov	r3, #1
   36c70:	b	36c78 <ftello64@plt+0x255a0>
   36c74:	mov	r3, #0
   36c78:	cmp	r3, #0
   36c7c:	bne	36c84 <ftello64@plt+0x255ac>
   36c80:	bl	1169c <abort@plt>
   36c84:	ldr	r2, [fp, #-156]	; 0xffffff64
   36c88:	ldr	r3, [fp, #-152]	; 0xffffff68
   36c8c:	add	r3, r2, r3
   36c90:	str	r3, [fp, #-156]	; 0xffffff64
   36c94:	mov	r3, #0
   36c98:	strb	r3, [fp, #-160]	; 0xffffff60
   36c9c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   36ca0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   36ca4:	add	r3, r2, r3
   36ca8:	str	r3, [fp, #-100]	; 0xffffff9c
   36cac:	mov	r3, #0
   36cb0:	strb	r3, [fp, #-104]	; 0xffffff98
   36cb4:	sub	r3, fp, #116	; 0x74
   36cb8:	mov	r0, r3
   36cbc:	bl	37498 <ftello64@plt+0x25dc0>
   36cc0:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   36cc4:	eor	r3, r3, #1
   36cc8:	uxtb	r3, r3
   36ccc:	cmp	r3, #0
   36cd0:	bne	36ce0 <ftello64@plt+0x25608>
   36cd4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   36cd8:	cmp	r3, #0
   36cdc:	beq	36ce8 <ftello64@plt+0x25610>
   36ce0:	mov	r3, #1
   36ce4:	b	36cec <ftello64@plt+0x25614>
   36ce8:	mov	r3, #0
   36cec:	cmp	r3, #0
   36cf0:	bne	36a2c <ftello64@plt+0x25354>
   36cf4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   36cf8:	bl	38858 <ftello64@plt+0x27180>
   36cfc:	mov	r3, #1
   36d00:	mov	r0, r3
   36d04:	sub	sp, fp, #12
   36d08:	pop	{r4, r5, fp, pc}
   36d0c:	push	{r4, fp, lr}
   36d10:	add	fp, sp, #8
   36d14:	sub	sp, sp, #356	; 0x164
   36d18:	str	r0, [fp, #-360]	; 0xfffffe98
   36d1c:	str	r1, [fp, #-364]	; 0xfffffe94
   36d20:	bl	11480 <__ctype_get_mb_cur_max@plt>
   36d24:	mov	r3, r0
   36d28:	cmp	r3, #1
   36d2c:	bls	3727c <ftello64@plt+0x25ba4>
   36d30:	ldr	r3, [fp, #-364]	; 0xfffffe94
   36d34:	str	r3, [fp, #-336]	; 0xfffffeb0
   36d38:	mov	r3, #0
   36d3c:	strb	r3, [fp, #-352]	; 0xfffffea0
   36d40:	sub	r3, fp, #352	; 0x160
   36d44:	add	r3, r3, #4
   36d48:	mov	r2, #8
   36d4c:	mov	r1, #0
   36d50:	mov	r0, r3
   36d54:	bl	115ac <memset@plt>
   36d58:	mov	r3, #0
   36d5c:	strb	r3, [fp, #-340]	; 0xfffffeac
   36d60:	sub	r3, fp, #352	; 0x160
   36d64:	mov	r0, r3
   36d68:	bl	37498 <ftello64@plt+0x25dc0>
   36d6c:	ldrb	r3, [fp, #-328]	; 0xfffffeb8
   36d70:	eor	r3, r3, #1
   36d74:	uxtb	r3, r3
   36d78:	cmp	r3, #0
   36d7c:	bne	36d8c <ftello64@plt+0x256b4>
   36d80:	ldr	r3, [fp, #-324]	; 0xfffffebc
   36d84:	cmp	r3, #0
   36d88:	beq	36d94 <ftello64@plt+0x256bc>
   36d8c:	mov	r3, #1
   36d90:	b	36d98 <ftello64@plt+0x256c0>
   36d94:	mov	r3, #0
   36d98:	cmp	r3, #0
   36d9c:	beq	37274 <ftello64@plt+0x25b9c>
   36da0:	mov	r3, #1
   36da4:	strb	r3, [fp, #-13]
   36da8:	mov	r3, #0
   36dac:	str	r3, [fp, #-20]	; 0xffffffec
   36db0:	mov	r3, #0
   36db4:	str	r3, [fp, #-24]	; 0xffffffe8
   36db8:	mov	r3, #0
   36dbc:	str	r3, [fp, #-28]	; 0xffffffe4
   36dc0:	ldr	r3, [fp, #-364]	; 0xfffffe94
   36dc4:	str	r3, [fp, #-280]	; 0xfffffee8
   36dc8:	mov	r3, #0
   36dcc:	strb	r3, [fp, #-296]	; 0xfffffed8
   36dd0:	sub	r3, fp, #296	; 0x128
   36dd4:	add	r3, r3, #4
   36dd8:	mov	r2, #8
   36ddc:	mov	r1, #0
   36de0:	mov	r0, r3
   36de4:	bl	115ac <memset@plt>
   36de8:	mov	r3, #0
   36dec:	strb	r3, [fp, #-284]	; 0xfffffee4
   36df0:	ldr	r3, [fp, #-360]	; 0xfffffe98
   36df4:	str	r3, [fp, #-224]	; 0xffffff20
   36df8:	mov	r3, #0
   36dfc:	strb	r3, [fp, #-240]	; 0xffffff10
   36e00:	sub	r3, fp, #240	; 0xf0
   36e04:	add	r3, r3, #4
   36e08:	mov	r2, #8
   36e0c:	mov	r1, #0
   36e10:	mov	r0, r3
   36e14:	bl	115ac <memset@plt>
   36e18:	mov	r3, #0
   36e1c:	strb	r3, [fp, #-228]	; 0xffffff1c
   36e20:	sub	r3, fp, #240	; 0xf0
   36e24:	mov	r0, r3
   36e28:	bl	37498 <ftello64@plt+0x25dc0>
   36e2c:	ldrb	r3, [fp, #-216]	; 0xffffff28
   36e30:	eor	r3, r3, #1
   36e34:	uxtb	r3, r3
   36e38:	cmp	r3, #0
   36e3c:	bne	36e4c <ftello64@plt+0x25774>
   36e40:	ldr	r3, [fp, #-212]	; 0xffffff2c
   36e44:	cmp	r3, #0
   36e48:	beq	36e54 <ftello64@plt+0x2577c>
   36e4c:	mov	r3, #1
   36e50:	b	36e58 <ftello64@plt+0x25780>
   36e54:	mov	r3, #0
   36e58:	cmp	r3, #0
   36e5c:	bne	36e68 <ftello64@plt+0x25790>
   36e60:	mov	r3, #0
   36e64:	b	3748c <ftello64@plt+0x25db4>
   36e68:	ldrb	r3, [fp, #-13]
   36e6c:	cmp	r3, #0
   36e70:	beq	36fa0 <ftello64@plt+0x258c8>
   36e74:	ldr	r3, [fp, #-20]	; 0xffffffec
   36e78:	cmp	r3, #9
   36e7c:	bls	36fa0 <ftello64@plt+0x258c8>
   36e80:	ldr	r2, [fp, #-20]	; 0xffffffec
   36e84:	mov	r3, r2
   36e88:	lsl	r3, r3, #2
   36e8c:	add	r2, r3, r2
   36e90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36e94:	cmp	r2, r3
   36e98:	bhi	36fa0 <ftello64@plt+0x258c8>
   36e9c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   36ea0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   36ea4:	sub	r3, r2, r3
   36ea8:	str	r3, [fp, #-32]	; 0xffffffe0
   36eac:	b	36ed4 <ftello64@plt+0x257fc>
   36eb0:	ldr	r2, [fp, #-280]	; 0xfffffee8
   36eb4:	ldr	r3, [fp, #-276]	; 0xfffffeec
   36eb8:	add	r3, r2, r3
   36ebc:	str	r3, [fp, #-280]	; 0xfffffee8
   36ec0:	mov	r3, #0
   36ec4:	strb	r3, [fp, #-284]	; 0xfffffee4
   36ec8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36ecc:	sub	r3, r3, #1
   36ed0:	str	r3, [fp, #-32]	; 0xffffffe0
   36ed4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   36ed8:	cmp	r3, #0
   36edc:	beq	36f20 <ftello64@plt+0x25848>
   36ee0:	sub	r3, fp, #296	; 0x128
   36ee4:	mov	r0, r3
   36ee8:	bl	37498 <ftello64@plt+0x25dc0>
   36eec:	ldrb	r3, [fp, #-272]	; 0xfffffef0
   36ef0:	eor	r3, r3, #1
   36ef4:	uxtb	r3, r3
   36ef8:	cmp	r3, #0
   36efc:	bne	36f0c <ftello64@plt+0x25834>
   36f00:	ldr	r3, [fp, #-268]	; 0xfffffef4
   36f04:	cmp	r3, #0
   36f08:	beq	36f14 <ftello64@plt+0x2583c>
   36f0c:	mov	r3, #1
   36f10:	b	36f18 <ftello64@plt+0x25840>
   36f14:	mov	r3, #0
   36f18:	cmp	r3, #0
   36f1c:	bne	36eb0 <ftello64@plt+0x257d8>
   36f20:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36f24:	str	r3, [fp, #-28]	; 0xffffffe4
   36f28:	sub	r3, fp, #296	; 0x128
   36f2c:	mov	r0, r3
   36f30:	bl	37498 <ftello64@plt+0x25dc0>
   36f34:	ldrb	r3, [fp, #-272]	; 0xfffffef0
   36f38:	eor	r3, r3, #1
   36f3c:	uxtb	r3, r3
   36f40:	cmp	r3, #0
   36f44:	bne	36f54 <ftello64@plt+0x2587c>
   36f48:	ldr	r3, [fp, #-268]	; 0xfffffef4
   36f4c:	cmp	r3, #0
   36f50:	beq	36f5c <ftello64@plt+0x25884>
   36f54:	mov	r3, #1
   36f58:	b	36f60 <ftello64@plt+0x25888>
   36f5c:	mov	r3, #0
   36f60:	cmp	r3, #0
   36f64:	bne	36fa0 <ftello64@plt+0x258c8>
   36f68:	sub	r3, fp, #68	; 0x44
   36f6c:	mov	r2, r3
   36f70:	ldr	r1, [fp, #-364]	; 0xfffffe94
   36f74:	ldr	r0, [fp, #-360]	; 0xfffffe98
   36f78:	bl	365bc <ftello64@plt+0x24ee4>
   36f7c:	mov	r3, r0
   36f80:	strb	r3, [fp, #-61]	; 0xffffffc3
   36f84:	ldrb	r3, [fp, #-61]	; 0xffffffc3
   36f88:	cmp	r3, #0
   36f8c:	beq	36f98 <ftello64@plt+0x258c0>
   36f90:	ldr	r3, [fp, #-68]	; 0xffffffbc
   36f94:	b	3748c <ftello64@plt+0x25db4>
   36f98:	mov	r3, #0
   36f9c:	strb	r3, [fp, #-13]
   36fa0:	ldr	r3, [fp, #-20]	; 0xffffffec
   36fa4:	add	r3, r3, #1
   36fa8:	str	r3, [fp, #-20]	; 0xffffffec
   36fac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   36fb0:	add	r3, r3, #1
   36fb4:	str	r3, [fp, #-24]	; 0xffffffe8
   36fb8:	ldrb	r3, [fp, #-216]	; 0xffffff28
   36fbc:	cmp	r3, #0
   36fc0:	beq	36fec <ftello64@plt+0x25914>
   36fc4:	ldrb	r3, [fp, #-328]	; 0xfffffeb8
   36fc8:	cmp	r3, #0
   36fcc:	beq	36fec <ftello64@plt+0x25914>
   36fd0:	ldr	r2, [fp, #-212]	; 0xffffff2c
   36fd4:	ldr	r3, [fp, #-324]	; 0xfffffebc
   36fd8:	cmp	r2, r3
   36fdc:	moveq	r3, #1
   36fe0:	movne	r3, #0
   36fe4:	uxtb	r3, r3
   36fe8:	b	37030 <ftello64@plt+0x25958>
   36fec:	ldr	r2, [fp, #-220]	; 0xffffff24
   36ff0:	ldr	r3, [fp, #-332]	; 0xfffffeb4
   36ff4:	cmp	r2, r3
   36ff8:	bne	37024 <ftello64@plt+0x2594c>
   36ffc:	ldr	r3, [fp, #-224]	; 0xffffff20
   37000:	ldr	r1, [fp, #-336]	; 0xfffffeb0
   37004:	ldr	r2, [fp, #-220]	; 0xffffff24
   37008:	mov	r0, r3
   3700c:	bl	113f0 <memcmp@plt>
   37010:	mov	r3, r0
   37014:	cmp	r3, #0
   37018:	bne	37024 <ftello64@plt+0x2594c>
   3701c:	mov	r3, #1
   37020:	b	37028 <ftello64@plt+0x25950>
   37024:	mov	r3, #0
   37028:	and	r3, r3, #1
   3702c:	uxtb	r3, r3
   37030:	cmp	r3, #0
   37034:	beq	37258 <ftello64@plt+0x25b80>
   37038:	sub	ip, fp, #184	; 0xb8
   3703c:	sub	lr, fp, #240	; 0xf0
   37040:	ldm	lr!, {r0, r1, r2, r3}
   37044:	stmia	ip!, {r0, r1, r2, r3}
   37048:	ldm	lr!, {r0, r1, r2, r3}
   3704c:	stmia	ip!, {r0, r1, r2, r3}
   37050:	ldm	lr!, {r0, r1, r2, r3}
   37054:	stmia	ip!, {r0, r1, r2, r3}
   37058:	ldm	lr, {r0, r1}
   3705c:	stm	ip, {r0, r1}
   37060:	ldr	r2, [fp, #-168]	; 0xffffff58
   37064:	ldr	r3, [fp, #-164]	; 0xffffff5c
   37068:	add	r3, r2, r3
   3706c:	str	r3, [fp, #-168]	; 0xffffff58
   37070:	mov	r3, #0
   37074:	strb	r3, [fp, #-172]	; 0xffffff54
   37078:	ldr	r3, [fp, #-364]	; 0xfffffe94
   3707c:	str	r3, [fp, #-112]	; 0xffffff90
   37080:	mov	r3, #0
   37084:	strb	r3, [fp, #-128]	; 0xffffff80
   37088:	sub	r3, fp, #128	; 0x80
   3708c:	add	r3, r3, #4
   37090:	mov	r2, #8
   37094:	mov	r1, #0
   37098:	mov	r0, r3
   3709c:	bl	115ac <memset@plt>
   370a0:	mov	r3, #0
   370a4:	strb	r3, [fp, #-116]	; 0xffffff8c
   370a8:	sub	r3, fp, #128	; 0x80
   370ac:	mov	r0, r3
   370b0:	bl	37498 <ftello64@plt+0x25dc0>
   370b4:	ldrb	r3, [fp, #-104]	; 0xffffff98
   370b8:	eor	r3, r3, #1
   370bc:	uxtb	r3, r3
   370c0:	cmp	r3, #0
   370c4:	bne	370d4 <ftello64@plt+0x259fc>
   370c8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   370cc:	cmp	r3, #0
   370d0:	beq	370dc <ftello64@plt+0x25a04>
   370d4:	mov	r3, #1
   370d8:	b	370e0 <ftello64@plt+0x25a08>
   370dc:	mov	r3, #0
   370e0:	cmp	r3, #0
   370e4:	bne	370ec <ftello64@plt+0x25a14>
   370e8:	bl	1169c <abort@plt>
   370ec:	ldr	r2, [fp, #-112]	; 0xffffff90
   370f0:	ldr	r3, [fp, #-108]	; 0xffffff94
   370f4:	add	r3, r2, r3
   370f8:	str	r3, [fp, #-112]	; 0xffffff90
   370fc:	mov	r3, #0
   37100:	strb	r3, [fp, #-116]	; 0xffffff8c
   37104:	sub	r3, fp, #128	; 0x80
   37108:	mov	r0, r3
   3710c:	bl	37498 <ftello64@plt+0x25dc0>
   37110:	ldrb	r3, [fp, #-104]	; 0xffffff98
   37114:	eor	r3, r3, #1
   37118:	uxtb	r3, r3
   3711c:	cmp	r3, #0
   37120:	bne	37130 <ftello64@plt+0x25a58>
   37124:	ldr	r3, [fp, #-100]	; 0xffffff9c
   37128:	cmp	r3, #0
   3712c:	beq	37138 <ftello64@plt+0x25a60>
   37130:	mov	r3, #1
   37134:	b	3713c <ftello64@plt+0x25a64>
   37138:	mov	r3, #0
   3713c:	cmp	r3, #0
   37140:	bne	3714c <ftello64@plt+0x25a74>
   37144:	ldr	r3, [fp, #-224]	; 0xffffff20
   37148:	b	3748c <ftello64@plt+0x25db4>
   3714c:	sub	r3, fp, #184	; 0xb8
   37150:	mov	r0, r3
   37154:	bl	37498 <ftello64@plt+0x25dc0>
   37158:	ldrb	r3, [fp, #-160]	; 0xffffff60
   3715c:	eor	r3, r3, #1
   37160:	uxtb	r3, r3
   37164:	cmp	r3, #0
   37168:	bne	37178 <ftello64@plt+0x25aa0>
   3716c:	ldr	r3, [fp, #-156]	; 0xffffff64
   37170:	cmp	r3, #0
   37174:	beq	37180 <ftello64@plt+0x25aa8>
   37178:	mov	r3, #1
   3717c:	b	37184 <ftello64@plt+0x25aac>
   37180:	mov	r3, #0
   37184:	cmp	r3, #0
   37188:	bne	37194 <ftello64@plt+0x25abc>
   3718c:	mov	r3, #0
   37190:	b	3748c <ftello64@plt+0x25db4>
   37194:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37198:	add	r3, r3, #1
   3719c:	str	r3, [fp, #-24]	; 0xffffffe8
   371a0:	ldrb	r3, [fp, #-160]	; 0xffffff60
   371a4:	cmp	r3, #0
   371a8:	beq	371d4 <ftello64@plt+0x25afc>
   371ac:	ldrb	r3, [fp, #-104]	; 0xffffff98
   371b0:	cmp	r3, #0
   371b4:	beq	371d4 <ftello64@plt+0x25afc>
   371b8:	ldr	r2, [fp, #-156]	; 0xffffff64
   371bc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   371c0:	cmp	r2, r3
   371c4:	movne	r3, #1
   371c8:	moveq	r3, #0
   371cc:	uxtb	r3, r3
   371d0:	b	37218 <ftello64@plt+0x25b40>
   371d4:	ldr	r2, [fp, #-164]	; 0xffffff5c
   371d8:	ldr	r3, [fp, #-108]	; 0xffffff94
   371dc:	cmp	r2, r3
   371e0:	bne	37204 <ftello64@plt+0x25b2c>
   371e4:	ldr	r3, [fp, #-168]	; 0xffffff58
   371e8:	ldr	r1, [fp, #-112]	; 0xffffff90
   371ec:	ldr	r2, [fp, #-164]	; 0xffffff5c
   371f0:	mov	r0, r3
   371f4:	bl	113f0 <memcmp@plt>
   371f8:	mov	r3, r0
   371fc:	cmp	r3, #0
   37200:	beq	3720c <ftello64@plt+0x25b34>
   37204:	mov	r3, #1
   37208:	b	37210 <ftello64@plt+0x25b38>
   3720c:	mov	r3, #0
   37210:	and	r3, r3, #1
   37214:	uxtb	r3, r3
   37218:	cmp	r3, #0
   3721c:	bne	37254 <ftello64@plt+0x25b7c>
   37220:	ldr	r2, [fp, #-168]	; 0xffffff58
   37224:	ldr	r3, [fp, #-164]	; 0xffffff5c
   37228:	add	r3, r2, r3
   3722c:	str	r3, [fp, #-168]	; 0xffffff58
   37230:	mov	r3, #0
   37234:	strb	r3, [fp, #-172]	; 0xffffff54
   37238:	ldr	r2, [fp, #-112]	; 0xffffff90
   3723c:	ldr	r3, [fp, #-108]	; 0xffffff94
   37240:	add	r3, r2, r3
   37244:	str	r3, [fp, #-112]	; 0xffffff90
   37248:	mov	r3, #0
   3724c:	strb	r3, [fp, #-116]	; 0xffffff8c
   37250:	b	37104 <ftello64@plt+0x25a2c>
   37254:	nop			; (mov r0, r0)
   37258:	ldr	r2, [fp, #-224]	; 0xffffff20
   3725c:	ldr	r3, [fp, #-220]	; 0xffffff24
   37260:	add	r3, r2, r3
   37264:	str	r3, [fp, #-224]	; 0xffffff20
   37268:	mov	r3, #0
   3726c:	strb	r3, [fp, #-228]	; 0xffffff1c
   37270:	b	36e20 <ftello64@plt+0x25748>
   37274:	ldr	r3, [fp, #-360]	; 0xfffffe98
   37278:	b	3748c <ftello64@plt+0x25db4>
   3727c:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37280:	ldrb	r3, [r3]
   37284:	cmp	r3, #0
   37288:	beq	37488 <ftello64@plt+0x25db0>
   3728c:	mov	r3, #1
   37290:	strb	r3, [fp, #-33]	; 0xffffffdf
   37294:	mov	r3, #0
   37298:	str	r3, [fp, #-40]	; 0xffffffd8
   3729c:	mov	r3, #0
   372a0:	str	r3, [fp, #-44]	; 0xffffffd4
   372a4:	mov	r3, #0
   372a8:	str	r3, [fp, #-48]	; 0xffffffd0
   372ac:	ldr	r3, [fp, #-364]	; 0xfffffe94
   372b0:	str	r3, [fp, #-52]	; 0xffffffcc
   372b4:	ldr	r3, [fp, #-364]	; 0xfffffe94
   372b8:	add	r2, r3, #1
   372bc:	str	r2, [fp, #-364]	; 0xfffffe94
   372c0:	ldrb	r3, [r3]
   372c4:	strb	r3, [fp, #-62]	; 0xffffffc2
   372c8:	ldr	r3, [fp, #-360]	; 0xfffffe98
   372cc:	ldrb	r3, [r3]
   372d0:	cmp	r3, #0
   372d4:	bne	372e0 <ftello64@plt+0x25c08>
   372d8:	mov	r3, #0
   372dc:	b	3748c <ftello64@plt+0x25db4>
   372e0:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   372e4:	cmp	r3, #0
   372e8:	beq	373c4 <ftello64@plt+0x25cec>
   372ec:	ldr	r3, [fp, #-40]	; 0xffffffd8
   372f0:	cmp	r3, #9
   372f4:	bls	373c4 <ftello64@plt+0x25cec>
   372f8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   372fc:	mov	r3, r2
   37300:	lsl	r3, r3, #2
   37304:	add	r2, r3, r2
   37308:	ldr	r3, [fp, #-44]	; 0xffffffd4
   3730c:	cmp	r2, r3
   37310:	bhi	373c4 <ftello64@plt+0x25cec>
   37314:	ldr	r3, [fp, #-52]	; 0xffffffcc
   37318:	cmp	r3, #0
   3731c:	beq	37368 <ftello64@plt+0x25c90>
   37320:	ldr	r2, [fp, #-44]	; 0xffffffd4
   37324:	ldr	r3, [fp, #-48]	; 0xffffffd0
   37328:	sub	r3, r2, r3
   3732c:	mov	r1, r3
   37330:	ldr	r0, [fp, #-52]	; 0xffffffcc
   37334:	bl	115f4 <strnlen@plt>
   37338:	mov	r2, r0
   3733c:	ldr	r3, [fp, #-52]	; 0xffffffcc
   37340:	add	r3, r3, r2
   37344:	str	r3, [fp, #-52]	; 0xffffffcc
   37348:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3734c:	ldrb	r3, [r3]
   37350:	cmp	r3, #0
   37354:	bne	37360 <ftello64@plt+0x25c88>
   37358:	mov	r3, #0
   3735c:	str	r3, [fp, #-52]	; 0xffffffcc
   37360:	ldr	r3, [fp, #-44]	; 0xffffffd4
   37364:	str	r3, [fp, #-48]	; 0xffffffd0
   37368:	ldr	r3, [fp, #-52]	; 0xffffffcc
   3736c:	cmp	r3, #0
   37370:	bne	373c4 <ftello64@plt+0x25cec>
   37374:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37378:	sub	r4, r3, #1
   3737c:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37380:	sub	r3, r3, #1
   37384:	mov	r0, r3
   37388:	bl	11558 <strlen@plt>
   3738c:	mov	r2, r0
   37390:	sub	r3, fp, #72	; 0x48
   37394:	mov	r1, r4
   37398:	ldr	r0, [fp, #-360]	; 0xfffffe98
   3739c:	bl	362bc <ftello64@plt+0x24be4>
   373a0:	mov	r3, r0
   373a4:	strb	r3, [fp, #-63]	; 0xffffffc1
   373a8:	ldrb	r3, [fp, #-63]	; 0xffffffc1
   373ac:	cmp	r3, #0
   373b0:	beq	373bc <ftello64@plt+0x25ce4>
   373b4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   373b8:	b	3748c <ftello64@plt+0x25db4>
   373bc:	mov	r3, #0
   373c0:	strb	r3, [fp, #-33]	; 0xffffffdf
   373c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   373c8:	add	r3, r3, #1
   373cc:	str	r3, [fp, #-40]	; 0xffffffd8
   373d0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   373d4:	add	r3, r3, #1
   373d8:	str	r3, [fp, #-44]	; 0xffffffd4
   373dc:	ldr	r3, [fp, #-360]	; 0xfffffe98
   373e0:	ldrb	r3, [r3]
   373e4:	ldrb	r2, [fp, #-62]	; 0xffffffc2
   373e8:	cmp	r2, r3
   373ec:	bne	37478 <ftello64@plt+0x25da0>
   373f0:	ldr	r3, [fp, #-360]	; 0xfffffe98
   373f4:	add	r3, r3, #1
   373f8:	str	r3, [fp, #-56]	; 0xffffffc8
   373fc:	ldr	r3, [fp, #-364]	; 0xfffffe94
   37400:	str	r3, [fp, #-60]	; 0xffffffc4
   37404:	ldr	r3, [fp, #-60]	; 0xffffffc4
   37408:	ldrb	r3, [r3]
   3740c:	cmp	r3, #0
   37410:	bne	3741c <ftello64@plt+0x25d44>
   37414:	ldr	r3, [fp, #-360]	; 0xfffffe98
   37418:	b	3748c <ftello64@plt+0x25db4>
   3741c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   37420:	ldrb	r3, [r3]
   37424:	cmp	r3, #0
   37428:	bne	37434 <ftello64@plt+0x25d5c>
   3742c:	mov	r3, #0
   37430:	b	3748c <ftello64@plt+0x25db4>
   37434:	ldr	r3, [fp, #-44]	; 0xffffffd4
   37438:	add	r3, r3, #1
   3743c:	str	r3, [fp, #-44]	; 0xffffffd4
   37440:	ldr	r3, [fp, #-56]	; 0xffffffc8
   37444:	ldrb	r2, [r3]
   37448:	ldr	r3, [fp, #-60]	; 0xffffffc4
   3744c:	ldrb	r3, [r3]
   37450:	cmp	r2, r3
   37454:	bne	37474 <ftello64@plt+0x25d9c>
   37458:	ldr	r3, [fp, #-56]	; 0xffffffc8
   3745c:	add	r3, r3, #1
   37460:	str	r3, [fp, #-56]	; 0xffffffc8
   37464:	ldr	r3, [fp, #-60]	; 0xffffffc4
   37468:	add	r3, r3, #1
   3746c:	str	r3, [fp, #-60]	; 0xffffffc4
   37470:	b	37404 <ftello64@plt+0x25d2c>
   37474:	nop			; (mov r0, r0)
   37478:	ldr	r3, [fp, #-360]	; 0xfffffe98
   3747c:	add	r3, r3, #1
   37480:	str	r3, [fp, #-360]	; 0xfffffe98
   37484:	b	372c8 <ftello64@plt+0x25bf0>
   37488:	ldr	r3, [fp, #-360]	; 0xfffffe98
   3748c:	mov	r0, r3
   37490:	sub	sp, fp, #8
   37494:	pop	{r4, fp, pc}
   37498:	push	{r4, r5, r6, fp, lr}
   3749c:	add	fp, sp, #16
   374a0:	sub	sp, sp, #12
   374a4:	str	r0, [fp, #-24]	; 0xffffffe8
   374a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   374ac:	ldrb	r3, [r3, #12]
   374b0:	cmp	r3, #0
   374b4:	bne	376c4 <ftello64@plt+0x25fec>
   374b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   374bc:	ldrb	r3, [r3]
   374c0:	cmp	r3, #0
   374c4:	bne	3755c <ftello64@plt+0x25e84>
   374c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   374cc:	ldr	r3, [r3, #16]
   374d0:	ldrb	r3, [r3]
   374d4:	mov	r0, r3
   374d8:	bl	389d0 <ftello64@plt+0x272f8>
   374dc:	mov	r3, r0
   374e0:	cmp	r3, #0
   374e4:	beq	3751c <ftello64@plt+0x25e44>
   374e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   374ec:	mov	r2, #1
   374f0:	str	r2, [r3, #20]
   374f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   374f8:	ldr	r3, [r3, #16]
   374fc:	ldrb	r3, [r3]
   37500:	mov	r2, r3
   37504:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37508:	str	r2, [r3, #28]
   3750c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37510:	mov	r2, #1
   37514:	strb	r2, [r3, #24]
   37518:	b	376b4 <ftello64@plt+0x25fdc>
   3751c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37520:	add	r3, r3, #4
   37524:	mov	r0, r3
   37528:	bl	113d8 <mbsinit@plt>
   3752c:	mov	r3, r0
   37530:	cmp	r3, #0
   37534:	bne	3754c <ftello64@plt+0x25e74>
   37538:	ldr	r3, [pc, #400]	; 376d0 <ftello64@plt+0x25ff8>
   3753c:	mov	r2, #143	; 0x8f
   37540:	ldr	r1, [pc, #396]	; 376d4 <ftello64@plt+0x25ffc>
   37544:	ldr	r0, [pc, #396]	; 376d8 <ftello64@plt+0x26000>
   37548:	bl	116c0 <__assert_fail@plt>
   3754c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37550:	mov	r2, #1
   37554:	strb	r2, [r3]
   37558:	b	37560 <ftello64@plt+0x25e88>
   3755c:	nop			; (mov r0, r0)
   37560:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37564:	add	r4, r3, #28
   37568:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3756c:	ldr	r5, [r3, #16]
   37570:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37574:	ldr	r6, [r3, #16]
   37578:	bl	11480 <__ctype_get_mb_cur_max@plt>
   3757c:	mov	r3, r0
   37580:	mov	r1, r3
   37584:	mov	r0, r6
   37588:	bl	380cc <ftello64@plt+0x269f4>
   3758c:	mov	r2, r0
   37590:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37594:	add	r3, r3, #4
   37598:	mov	r1, r5
   3759c:	mov	r0, r4
   375a0:	bl	36210 <ftello64@plt+0x24b38>
   375a4:	mov	r2, r0
   375a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   375ac:	str	r2, [r3, #20]
   375b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   375b4:	ldr	r3, [r3, #20]
   375b8:	cmn	r3, #1
   375bc:	bne	375dc <ftello64@plt+0x25f04>
   375c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   375c4:	mov	r2, #1
   375c8:	str	r2, [r3, #20]
   375cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   375d0:	mov	r2, #0
   375d4:	strb	r2, [r3, #24]
   375d8:	b	376b4 <ftello64@plt+0x25fdc>
   375dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   375e0:	ldr	r3, [r3, #20]
   375e4:	cmn	r3, #2
   375e8:	bne	37618 <ftello64@plt+0x25f40>
   375ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   375f0:	ldr	r3, [r3, #16]
   375f4:	mov	r0, r3
   375f8:	bl	11558 <strlen@plt>
   375fc:	mov	r2, r0
   37600:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37604:	str	r2, [r3, #20]
   37608:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3760c:	mov	r2, #0
   37610:	strb	r2, [r3, #24]
   37614:	b	376b4 <ftello64@plt+0x25fdc>
   37618:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3761c:	ldr	r3, [r3, #20]
   37620:	cmp	r3, #0
   37624:	bne	37680 <ftello64@plt+0x25fa8>
   37628:	ldr	r3, [fp, #-24]	; 0xffffffe8
   3762c:	mov	r2, #1
   37630:	str	r2, [r3, #20]
   37634:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37638:	ldr	r3, [r3, #16]
   3763c:	ldrb	r3, [r3]
   37640:	cmp	r3, #0
   37644:	beq	3765c <ftello64@plt+0x25f84>
   37648:	ldr	r3, [pc, #128]	; 376d0 <ftello64@plt+0x25ff8>
   3764c:	mov	r2, #171	; 0xab
   37650:	ldr	r1, [pc, #124]	; 376d4 <ftello64@plt+0x25ffc>
   37654:	ldr	r0, [pc, #128]	; 376dc <ftello64@plt+0x26004>
   37658:	bl	116c0 <__assert_fail@plt>
   3765c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37660:	ldr	r3, [r3, #28]
   37664:	cmp	r3, #0
   37668:	beq	37680 <ftello64@plt+0x25fa8>
   3766c:	ldr	r3, [pc, #92]	; 376d0 <ftello64@plt+0x25ff8>
   37670:	mov	r2, #172	; 0xac
   37674:	ldr	r1, [pc, #88]	; 376d4 <ftello64@plt+0x25ffc>
   37678:	ldr	r0, [pc, #96]	; 376e0 <ftello64@plt+0x26008>
   3767c:	bl	116c0 <__assert_fail@plt>
   37680:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37684:	mov	r2, #1
   37688:	strb	r2, [r3, #24]
   3768c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37690:	add	r3, r3, #4
   37694:	mov	r0, r3
   37698:	bl	113d8 <mbsinit@plt>
   3769c:	mov	r3, r0
   376a0:	cmp	r3, #0
   376a4:	beq	376b4 <ftello64@plt+0x25fdc>
   376a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   376ac:	mov	r2, #0
   376b0:	strb	r2, [r3]
   376b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   376b8:	mov	r2, #1
   376bc:	strb	r2, [r3, #12]
   376c0:	b	376c8 <ftello64@plt+0x25ff0>
   376c4:	nop			; (mov r0, r0)
   376c8:	sub	sp, fp, #16
   376cc:	pop	{r4, r5, r6, fp, pc}
   376d0:	andeq	sl, r3, r4, lsr r8
   376d4:	andeq	sl, r3, r0, ror #15
   376d8:	strdeq	sl, [r3], -r0
   376dc:	andeq	sl, r3, r8, lsl #16
   376e0:	andeq	sl, r3, r0, lsr #16
   376e4:	push	{fp}		; (str fp, [sp, #-4]!)
   376e8:	add	fp, sp, #0
   376ec:	sub	sp, sp, #12
   376f0:	str	r0, [fp, #-8]
   376f4:	str	r1, [fp, #-12]
   376f8:	ldr	r3, [fp, #-8]
   376fc:	ldr	r2, [r3, #16]
   37700:	ldr	r3, [fp, #-12]
   37704:	add	r2, r2, r3
   37708:	ldr	r3, [fp, #-8]
   3770c:	str	r2, [r3, #16]
   37710:	nop			; (mov r0, r0)
   37714:	add	sp, fp, #0
   37718:	pop	{fp}		; (ldr fp, [sp], #4)
   3771c:	bx	lr
   37720:	push	{fp, lr}
   37724:	add	fp, sp, #4
   37728:	sub	sp, sp, #8
   3772c:	str	r0, [fp, #-8]
   37730:	str	r1, [fp, #-12]
   37734:	ldr	r3, [fp, #-12]
   37738:	ldrb	r2, [r3]
   3773c:	ldr	r3, [fp, #-8]
   37740:	strb	r2, [r3]
   37744:	ldr	r3, [fp, #-8]
   37748:	ldrb	r3, [r3]
   3774c:	cmp	r3, #0
   37750:	beq	37774 <ftello64@plt+0x2609c>
   37754:	ldr	r3, [fp, #-8]
   37758:	add	r0, r3, #4
   3775c:	ldr	r3, [fp, #-12]
   37760:	add	r3, r3, #4
   37764:	mov	r2, #8
   37768:	mov	r1, r3
   3776c:	bl	113a8 <memcpy@plt>
   37770:	b	3778c <ftello64@plt+0x260b4>
   37774:	ldr	r3, [fp, #-8]
   37778:	add	r3, r3, #4
   3777c:	mov	r2, #8
   37780:	mov	r1, #0
   37784:	mov	r0, r3
   37788:	bl	115ac <memset@plt>
   3778c:	ldr	r3, [fp, #-12]
   37790:	ldrb	r2, [r3, #12]
   37794:	ldr	r3, [fp, #-8]
   37798:	strb	r2, [r3, #12]
   3779c:	ldr	r3, [fp, #-8]
   377a0:	add	r2, r3, #16
   377a4:	ldr	r3, [fp, #-12]
   377a8:	add	r3, r3, #16
   377ac:	mov	r1, r3
   377b0:	mov	r0, r2
   377b4:	bl	38914 <ftello64@plt+0x2723c>
   377b8:	nop			; (mov r0, r0)
   377bc:	sub	sp, fp, #4
   377c0:	pop	{fp, pc}
   377c4:	push	{fp, lr}
   377c8:	add	fp, sp, #4
   377cc:	sub	sp, sp, #24
   377d0:	str	r0, [fp, #-16]
   377d4:	str	r1, [fp, #-20]	; 0xffffffec
   377d8:	str	r2, [fp, #-24]	; 0xffffffe8
   377dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   377e0:	cmp	r3, #0
   377e4:	beq	37820 <ftello64@plt+0x26148>
   377e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   377ec:	mvn	r0, #0
   377f0:	bl	38c78 <ftello64@plt+0x275a0>
   377f4:	mov	r3, r0
   377f8:	mov	r2, r3
   377fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   37800:	cmp	r2, r3
   37804:	bcs	37820 <ftello64@plt+0x26148>
   37808:	ldr	r3, [fp, #-20]	; 0xffffffec
   3780c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   37810:	mul	r3, r2, r3
   37814:	str	r3, [fp, #-8]
   37818:	mov	r3, #1
   3781c:	b	37834 <ftello64@plt+0x2615c>
   37820:	ldr	r3, [fp, #-20]	; 0xffffffec
   37824:	ldr	r2, [fp, #-24]	; 0xffffffe8
   37828:	mul	r3, r2, r3
   3782c:	str	r3, [fp, #-8]
   37830:	mov	r3, #0
   37834:	cmp	r3, #0
   37838:	beq	37854 <ftello64@plt+0x2617c>
   3783c:	bl	1157c <__errno_location@plt>
   37840:	mov	r2, r0
   37844:	mov	r3, #12
   37848:	str	r3, [r2]
   3784c:	mov	r3, #0
   37850:	b	37868 <ftello64@plt+0x26190>
   37854:	ldr	r3, [fp, #-8]
   37858:	mov	r1, r3
   3785c:	ldr	r0, [fp, #-16]
   37860:	bl	35368 <ftello64@plt+0x23c90>
   37864:	mov	r3, r0
   37868:	mov	r0, r3
   3786c:	sub	sp, fp, #4
   37870:	pop	{fp, pc}
   37874:	push	{fp, lr}
   37878:	add	fp, sp, #4
   3787c:	sub	sp, sp, #4160	; 0x1040
   37880:	sub	sp, sp, #32
   37884:	sub	ip, fp, #4096	; 0x1000
   37888:	sub	ip, ip, #4
   3788c:	str	r0, [ip, #-76]	; 0xffffffb4
   37890:	sub	r0, fp, #4096	; 0x1000
   37894:	sub	r0, r0, #4
   37898:	str	r1, [r0, #-80]	; 0xffffffb0
   3789c:	sub	r1, fp, #4096	; 0x1000
   378a0:	sub	r1, r1, #4
   378a4:	str	r2, [r1, #-84]	; 0xffffffac
   378a8:	sub	r2, fp, #4096	; 0x1000
   378ac:	sub	r2, r2, #4
   378b0:	str	r3, [r2, #-88]	; 0xffffffa8
   378b4:	sub	r3, fp, #4096	; 0x1000
   378b8:	sub	r3, r3, #4
   378bc:	mov	r0, r3
   378c0:	mov	r3, #0
   378c4:	str	r3, [sp]
   378c8:	mov	r3, #0
   378cc:	mov	r2, #0
   378d0:	mov	r1, #0
   378d4:	ldr	r0, [r0, #-84]	; 0xffffffac
   378d8:	bl	11324 <iconv@plt>
   378dc:	mov	r3, #0
   378e0:	str	r3, [fp, #-12]
   378e4:	sub	r3, fp, #4096	; 0x1000
   378e8:	sub	r3, r3, #4
   378ec:	ldr	r3, [r3, #-76]	; 0xffffffb4
   378f0:	str	r3, [fp, #-36]	; 0xffffffdc
   378f4:	sub	r3, fp, #4096	; 0x1000
   378f8:	sub	r3, r3, #4
   378fc:	ldr	r3, [r3, #-80]	; 0xffffffb0
   37900:	str	r3, [fp, #-40]	; 0xffffffd8
   37904:	b	379b4 <ftello64@plt+0x262dc>
   37908:	sub	r3, fp, #4160	; 0x1040
   3790c:	sub	r3, r3, #4
   37910:	sub	r3, r3, #4
   37914:	str	r3, [fp, #-44]	; 0xffffffd4
   37918:	mov	r3, #4096	; 0x1000
   3791c:	str	r3, [fp, #-48]	; 0xffffffd0
   37920:	sub	ip, fp, #44	; 0x2c
   37924:	sub	r2, fp, #40	; 0x28
   37928:	sub	r1, fp, #36	; 0x24
   3792c:	sub	r3, fp, #4096	; 0x1000
   37930:	sub	r3, r3, #4
   37934:	mov	r0, r3
   37938:	sub	r3, fp, #48	; 0x30
   3793c:	str	r3, [sp]
   37940:	mov	r3, ip
   37944:	ldr	r0, [r0, #-84]	; 0xffffffac
   37948:	bl	11324 <iconv@plt>
   3794c:	str	r0, [fp, #-16]
   37950:	ldr	r3, [fp, #-16]
   37954:	cmn	r3, #1
   37958:	bne	3798c <ftello64@plt+0x262b4>
   3795c:	bl	1157c <__errno_location@plt>
   37960:	mov	r3, r0
   37964:	ldr	r3, [r3]
   37968:	cmp	r3, #7
   3796c:	beq	3798c <ftello64@plt+0x262b4>
   37970:	bl	1157c <__errno_location@plt>
   37974:	mov	r3, r0
   37978:	ldr	r3, [r3]
   3797c:	cmp	r3, #22
   37980:	beq	379c4 <ftello64@plt+0x262ec>
   37984:	mvn	r3, #0
   37988:	b	37c50 <ftello64@plt+0x26578>
   3798c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   37990:	mov	r2, r3
   37994:	sub	r3, fp, #4160	; 0x1040
   37998:	sub	r3, r3, #4
   3799c:	sub	r3, r3, #4
   379a0:	sub	r3, r2, r3
   379a4:	mov	r2, r3
   379a8:	ldr	r3, [fp, #-12]
   379ac:	add	r3, r3, r2
   379b0:	str	r3, [fp, #-12]
   379b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   379b8:	cmp	r3, #0
   379bc:	bne	37908 <ftello64@plt+0x26230>
   379c0:	b	379c8 <ftello64@plt+0x262f0>
   379c4:	nop			; (mov r0, r0)
   379c8:	sub	r3, fp, #4160	; 0x1040
   379cc:	sub	r3, r3, #4
   379d0:	sub	r3, r3, #4
   379d4:	str	r3, [fp, #-52]	; 0xffffffcc
   379d8:	mov	r3, #4096	; 0x1000
   379dc:	str	r3, [fp, #-56]	; 0xffffffc8
   379e0:	sub	r2, fp, #52	; 0x34
   379e4:	sub	r3, fp, #4096	; 0x1000
   379e8:	sub	r3, r3, #4
   379ec:	mov	r0, r3
   379f0:	sub	r3, fp, #56	; 0x38
   379f4:	str	r3, [sp]
   379f8:	mov	r3, r2
   379fc:	mov	r2, #0
   37a00:	mov	r1, #0
   37a04:	ldr	r0, [r0, #-84]	; 0xffffffac
   37a08:	bl	11324 <iconv@plt>
   37a0c:	str	r0, [fp, #-20]	; 0xffffffec
   37a10:	ldr	r3, [fp, #-20]	; 0xffffffec
   37a14:	cmn	r3, #1
   37a18:	bne	37a24 <ftello64@plt+0x2634c>
   37a1c:	mvn	r3, #0
   37a20:	b	37c50 <ftello64@plt+0x26578>
   37a24:	ldr	r3, [fp, #-52]	; 0xffffffcc
   37a28:	mov	r2, r3
   37a2c:	sub	r3, fp, #4160	; 0x1040
   37a30:	sub	r3, r3, #4
   37a34:	sub	r3, r3, #4
   37a38:	sub	r3, r2, r3
   37a3c:	mov	r2, r3
   37a40:	ldr	r3, [fp, #-12]
   37a44:	add	r3, r3, r2
   37a48:	str	r3, [fp, #-12]
   37a4c:	ldr	r3, [fp, #-12]
   37a50:	str	r3, [fp, #-24]	; 0xffffffe8
   37a54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37a58:	cmp	r3, #0
   37a5c:	bne	37a74 <ftello64@plt+0x2639c>
   37a60:	ldr	r3, [fp, #4]
   37a64:	mov	r2, #0
   37a68:	str	r2, [r3]
   37a6c:	mov	r3, #0
   37a70:	b	37c50 <ftello64@plt+0x26578>
   37a74:	sub	r3, fp, #4096	; 0x1000
   37a78:	sub	r3, r3, #4
   37a7c:	ldr	r3, [r3, #-88]	; 0xffffffa8
   37a80:	ldr	r3, [r3]
   37a84:	cmp	r3, #0
   37a88:	beq	37ab8 <ftello64@plt+0x263e0>
   37a8c:	ldr	r3, [fp, #4]
   37a90:	ldr	r2, [r3]
   37a94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37a98:	cmp	r2, r3
   37a9c:	bcc	37ab8 <ftello64@plt+0x263e0>
   37aa0:	sub	r3, fp, #4096	; 0x1000
   37aa4:	sub	r3, r3, #4
   37aa8:	ldr	r3, [r3, #-88]	; 0xffffffa8
   37aac:	ldr	r3, [r3]
   37ab0:	str	r3, [fp, #-8]
   37ab4:	b	37aec <ftello64@plt+0x26414>
   37ab8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   37abc:	bl	352c0 <ftello64@plt+0x23be8>
   37ac0:	mov	r3, r0
   37ac4:	str	r3, [fp, #-8]
   37ac8:	ldr	r3, [fp, #-8]
   37acc:	cmp	r3, #0
   37ad0:	bne	37aec <ftello64@plt+0x26414>
   37ad4:	bl	1157c <__errno_location@plt>
   37ad8:	mov	r2, r0
   37adc:	mov	r3, #12
   37ae0:	str	r3, [r2]
   37ae4:	mvn	r3, #0
   37ae8:	b	37c50 <ftello64@plt+0x26578>
   37aec:	sub	r3, fp, #4096	; 0x1000
   37af0:	sub	r3, r3, #4
   37af4:	mov	r0, r3
   37af8:	mov	r3, #0
   37afc:	str	r3, [sp]
   37b00:	mov	r3, #0
   37b04:	mov	r2, #0
   37b08:	mov	r1, #0
   37b0c:	ldr	r0, [r0, #-84]	; 0xffffffac
   37b10:	bl	11324 <iconv@plt>
   37b14:	sub	r3, fp, #4096	; 0x1000
   37b18:	sub	r3, r3, #4
   37b1c:	ldr	r3, [r3, #-76]	; 0xffffffb4
   37b20:	str	r3, [fp, #-60]	; 0xffffffc4
   37b24:	sub	r3, fp, #4096	; 0x1000
   37b28:	sub	r3, r3, #4
   37b2c:	ldr	r3, [r3, #-80]	; 0xffffffb0
   37b30:	str	r3, [fp, #-64]	; 0xffffffc0
   37b34:	ldr	r3, [fp, #-8]
   37b38:	str	r3, [fp, #-68]	; 0xffffffbc
   37b3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37b40:	str	r3, [fp, #-72]	; 0xffffffb8
   37b44:	b	37b9c <ftello64@plt+0x264c4>
   37b48:	sub	ip, fp, #68	; 0x44
   37b4c:	sub	r2, fp, #64	; 0x40
   37b50:	sub	r1, fp, #60	; 0x3c
   37b54:	sub	r3, fp, #4096	; 0x1000
   37b58:	sub	r3, r3, #4
   37b5c:	mov	r0, r3
   37b60:	sub	r3, fp, #72	; 0x48
   37b64:	str	r3, [sp]
   37b68:	mov	r3, ip
   37b6c:	ldr	r0, [r0, #-84]	; 0xffffffac
   37b70:	bl	11324 <iconv@plt>
   37b74:	str	r0, [fp, #-28]	; 0xffffffe4
   37b78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   37b7c:	cmn	r3, #1
   37b80:	bne	37b9c <ftello64@plt+0x264c4>
   37b84:	bl	1157c <__errno_location@plt>
   37b88:	mov	r3, r0
   37b8c:	ldr	r3, [r3]
   37b90:	cmp	r3, #22
   37b94:	bne	37c1c <ftello64@plt+0x26544>
   37b98:	b	37ba8 <ftello64@plt+0x264d0>
   37b9c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   37ba0:	cmp	r3, #0
   37ba4:	bne	37b48 <ftello64@plt+0x26470>
   37ba8:	sub	r2, fp, #68	; 0x44
   37bac:	sub	r3, fp, #4096	; 0x1000
   37bb0:	sub	r3, r3, #4
   37bb4:	mov	r0, r3
   37bb8:	sub	r3, fp, #72	; 0x48
   37bbc:	str	r3, [sp]
   37bc0:	mov	r3, r2
   37bc4:	mov	r2, #0
   37bc8:	mov	r1, #0
   37bcc:	ldr	r0, [r0, #-84]	; 0xffffffac
   37bd0:	bl	11324 <iconv@plt>
   37bd4:	str	r0, [fp, #-32]	; 0xffffffe0
   37bd8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   37bdc:	cmn	r3, #1
   37be0:	beq	37c24 <ftello64@plt+0x2654c>
   37be4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   37be8:	cmp	r3, #0
   37bec:	beq	37bf4 <ftello64@plt+0x2651c>
   37bf0:	bl	1169c <abort@plt>
   37bf4:	sub	r3, fp, #4096	; 0x1000
   37bf8:	sub	r3, r3, #4
   37bfc:	ldr	r3, [r3, #-88]	; 0xffffffa8
   37c00:	ldr	r2, [fp, #-8]
   37c04:	str	r2, [r3]
   37c08:	ldr	r3, [fp, #4]
   37c0c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   37c10:	str	r2, [r3]
   37c14:	mov	r3, #0
   37c18:	b	37c50 <ftello64@plt+0x26578>
   37c1c:	nop			; (mov r0, r0)
   37c20:	b	37c28 <ftello64@plt+0x26550>
   37c24:	nop			; (mov r0, r0)
   37c28:	sub	r3, fp, #4096	; 0x1000
   37c2c:	sub	r3, r3, #4
   37c30:	ldr	r3, [r3, #-88]	; 0xffffffa8
   37c34:	ldr	r2, [r3]
   37c38:	ldr	r3, [fp, #-8]
   37c3c:	cmp	r2, r3
   37c40:	beq	37c4c <ftello64@plt+0x26574>
   37c44:	ldr	r0, [fp, #-8]
   37c48:	bl	16624 <ftello64@plt+0x4f4c>
   37c4c:	mvn	r3, #0
   37c50:	mov	r0, r3
   37c54:	sub	sp, fp, #4
   37c58:	pop	{fp, pc}
   37c5c:	push	{fp, lr}
   37c60:	add	fp, sp, #4
   37c64:	sub	sp, sp, #88	; 0x58
   37c68:	str	r0, [fp, #-80]	; 0xffffffb0
   37c6c:	str	r1, [fp, #-84]	; 0xffffffac
   37c70:	ldr	r3, [fp, #-80]	; 0xffffffb0
   37c74:	str	r3, [fp, #-60]	; 0xffffffc4
   37c78:	ldr	r0, [fp, #-80]	; 0xffffffb0
   37c7c:	bl	11558 <strlen@plt>
   37c80:	mov	r3, r0
   37c84:	str	r3, [fp, #-64]	; 0xffffffc0
   37c88:	ldr	r3, [fp, #-64]	; 0xffffffc0
   37c8c:	str	r3, [fp, #-12]
   37c90:	ldr	r3, [pc, #792]	; 37fb0 <ftello64@plt+0x268d8>
   37c94:	str	r3, [fp, #-16]
   37c98:	ldr	r3, [fp, #-16]
   37c9c:	lsr	r2, r3, #4
   37ca0:	ldr	r3, [fp, #-12]
   37ca4:	cmp	r2, r3
   37ca8:	bcc	37cb8 <ftello64@plt+0x265e0>
   37cac:	ldr	r3, [fp, #-12]
   37cb0:	lsl	r3, r3, #4
   37cb4:	str	r3, [fp, #-12]
   37cb8:	ldr	r3, [fp, #-12]
   37cbc:	add	r3, r3, #1
   37cc0:	str	r3, [fp, #-12]
   37cc4:	ldr	r0, [fp, #-12]
   37cc8:	bl	352c0 <ftello64@plt+0x23be8>
   37ccc:	mov	r3, r0
   37cd0:	str	r3, [fp, #-8]
   37cd4:	ldr	r3, [fp, #-8]
   37cd8:	cmp	r3, #0
   37cdc:	bne	37cf8 <ftello64@plt+0x26620>
   37ce0:	bl	1157c <__errno_location@plt>
   37ce4:	mov	r2, r0
   37ce8:	mov	r3, #12
   37cec:	str	r3, [r2]
   37cf0:	mov	r3, #0
   37cf4:	b	37fa4 <ftello64@plt+0x268cc>
   37cf8:	mov	r3, #0
   37cfc:	str	r3, [sp]
   37d00:	mov	r3, #0
   37d04:	mov	r2, #0
   37d08:	mov	r1, #0
   37d0c:	ldr	r0, [fp, #-84]	; 0xffffffac
   37d10:	bl	11324 <iconv@plt>
   37d14:	ldr	r3, [fp, #-8]
   37d18:	str	r3, [fp, #-68]	; 0xffffffbc
   37d1c:	ldr	r3, [fp, #-12]
   37d20:	sub	r3, r3, #1
   37d24:	str	r3, [fp, #-72]	; 0xffffffb8
   37d28:	sub	r0, fp, #68	; 0x44
   37d2c:	sub	r2, fp, #64	; 0x40
   37d30:	sub	r1, fp, #60	; 0x3c
   37d34:	sub	r3, fp, #72	; 0x48
   37d38:	str	r3, [sp]
   37d3c:	mov	r3, r0
   37d40:	ldr	r0, [fp, #-84]	; 0xffffffac
   37d44:	bl	11324 <iconv@plt>
   37d48:	str	r0, [fp, #-20]	; 0xffffffec
   37d4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   37d50:	cmn	r3, #1
   37d54:	bne	37e30 <ftello64@plt+0x26758>
   37d58:	bl	1157c <__errno_location@plt>
   37d5c:	mov	r3, r0
   37d60:	ldr	r3, [r3]
   37d64:	cmp	r3, #22
   37d68:	bne	37d70 <ftello64@plt+0x26698>
   37d6c:	b	37e30 <ftello64@plt+0x26758>
   37d70:	bl	1157c <__errno_location@plt>
   37d74:	mov	r3, r0
   37d78:	ldr	r3, [r3]
   37d7c:	cmp	r3, #7
   37d80:	bne	37f60 <ftello64@plt+0x26888>
   37d84:	ldr	r3, [fp, #-68]	; 0xffffffbc
   37d88:	mov	r2, r3
   37d8c:	ldr	r3, [fp, #-8]
   37d90:	sub	r3, r2, r3
   37d94:	str	r3, [fp, #-24]	; 0xffffffe8
   37d98:	ldr	r3, [fp, #-12]
   37d9c:	lsl	r3, r3, #1
   37da0:	str	r3, [fp, #-28]	; 0xffffffe4
   37da4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   37da8:	ldr	r3, [fp, #-12]
   37dac:	cmp	r2, r3
   37db0:	bhi	37dc8 <ftello64@plt+0x266f0>
   37db4:	bl	1157c <__errno_location@plt>
   37db8:	mov	r2, r0
   37dbc:	mov	r3, #12
   37dc0:	str	r3, [r2]
   37dc4:	b	37f6c <ftello64@plt+0x26894>
   37dc8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   37dcc:	ldr	r0, [fp, #-8]
   37dd0:	bl	35368 <ftello64@plt+0x23c90>
   37dd4:	str	r0, [fp, #-32]	; 0xffffffe0
   37dd8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   37ddc:	cmp	r3, #0
   37de0:	bne	37df8 <ftello64@plt+0x26720>
   37de4:	bl	1157c <__errno_location@plt>
   37de8:	mov	r2, r0
   37dec:	mov	r3, #12
   37df0:	str	r3, [r2]
   37df4:	b	37f6c <ftello64@plt+0x26894>
   37df8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   37dfc:	str	r3, [fp, #-8]
   37e00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   37e04:	str	r3, [fp, #-12]
   37e08:	ldr	r2, [fp, #-8]
   37e0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37e10:	add	r3, r2, r3
   37e14:	str	r3, [fp, #-68]	; 0xffffffbc
   37e18:	ldr	r2, [fp, #-12]
   37e1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37e20:	sub	r3, r2, r3
   37e24:	sub	r3, r3, #1
   37e28:	str	r3, [fp, #-72]	; 0xffffffb8
   37e2c:	b	37d28 <ftello64@plt+0x26650>
   37e30:	sub	r2, fp, #68	; 0x44
   37e34:	sub	r3, fp, #72	; 0x48
   37e38:	str	r3, [sp]
   37e3c:	mov	r3, r2
   37e40:	mov	r2, #0
   37e44:	mov	r1, #0
   37e48:	ldr	r0, [fp, #-84]	; 0xffffffac
   37e4c:	bl	11324 <iconv@plt>
   37e50:	str	r0, [fp, #-36]	; 0xffffffdc
   37e54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   37e58:	cmn	r3, #1
   37e5c:	bne	37f20 <ftello64@plt+0x26848>
   37e60:	bl	1157c <__errno_location@plt>
   37e64:	mov	r3, r0
   37e68:	ldr	r3, [r3]
   37e6c:	cmp	r3, #7
   37e70:	bne	37f68 <ftello64@plt+0x26890>
   37e74:	ldr	r3, [fp, #-68]	; 0xffffffbc
   37e78:	mov	r2, r3
   37e7c:	ldr	r3, [fp, #-8]
   37e80:	sub	r3, r2, r3
   37e84:	str	r3, [fp, #-40]	; 0xffffffd8
   37e88:	ldr	r3, [fp, #-12]
   37e8c:	lsl	r3, r3, #1
   37e90:	str	r3, [fp, #-44]	; 0xffffffd4
   37e94:	ldr	r2, [fp, #-44]	; 0xffffffd4
   37e98:	ldr	r3, [fp, #-12]
   37e9c:	cmp	r2, r3
   37ea0:	bhi	37eb8 <ftello64@plt+0x267e0>
   37ea4:	bl	1157c <__errno_location@plt>
   37ea8:	mov	r2, r0
   37eac:	mov	r3, #12
   37eb0:	str	r3, [r2]
   37eb4:	b	37f6c <ftello64@plt+0x26894>
   37eb8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   37ebc:	ldr	r0, [fp, #-8]
   37ec0:	bl	35368 <ftello64@plt+0x23c90>
   37ec4:	str	r0, [fp, #-48]	; 0xffffffd0
   37ec8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   37ecc:	cmp	r3, #0
   37ed0:	bne	37ee8 <ftello64@plt+0x26810>
   37ed4:	bl	1157c <__errno_location@plt>
   37ed8:	mov	r2, r0
   37edc:	mov	r3, #12
   37ee0:	str	r3, [r2]
   37ee4:	b	37f6c <ftello64@plt+0x26894>
   37ee8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   37eec:	str	r3, [fp, #-8]
   37ef0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   37ef4:	str	r3, [fp, #-12]
   37ef8:	ldr	r2, [fp, #-8]
   37efc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   37f00:	add	r3, r2, r3
   37f04:	str	r3, [fp, #-68]	; 0xffffffbc
   37f08:	ldr	r2, [fp, #-12]
   37f0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   37f10:	sub	r3, r2, r3
   37f14:	sub	r3, r3, #1
   37f18:	str	r3, [fp, #-72]	; 0xffffffb8
   37f1c:	b	37e30 <ftello64@plt+0x26758>
   37f20:	nop			; (mov r0, r0)
   37f24:	ldr	r3, [fp, #-68]	; 0xffffffbc
   37f28:	add	r2, r3, #1
   37f2c:	str	r2, [fp, #-68]	; 0xffffffbc
   37f30:	mov	r2, #0
   37f34:	strb	r2, [r3]
   37f38:	ldr	r3, [fp, #-68]	; 0xffffffbc
   37f3c:	mov	r2, r3
   37f40:	ldr	r3, [fp, #-8]
   37f44:	sub	r3, r2, r3
   37f48:	str	r3, [fp, #-52]	; 0xffffffcc
   37f4c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   37f50:	ldr	r3, [fp, #-12]
   37f54:	cmp	r2, r3
   37f58:	bcc	37f7c <ftello64@plt+0x268a4>
   37f5c:	b	37fa0 <ftello64@plt+0x268c8>
   37f60:	nop			; (mov r0, r0)
   37f64:	b	37f6c <ftello64@plt+0x26894>
   37f68:	nop			; (mov r0, r0)
   37f6c:	ldr	r0, [fp, #-8]
   37f70:	bl	16624 <ftello64@plt+0x4f4c>
   37f74:	mov	r3, #0
   37f78:	b	37fa4 <ftello64@plt+0x268cc>
   37f7c:	ldr	r1, [fp, #-52]	; 0xffffffcc
   37f80:	ldr	r0, [fp, #-8]
   37f84:	bl	35368 <ftello64@plt+0x23c90>
   37f88:	str	r0, [fp, #-56]	; 0xffffffc8
   37f8c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   37f90:	cmp	r3, #0
   37f94:	beq	37fa0 <ftello64@plt+0x268c8>
   37f98:	ldr	r3, [fp, #-56]	; 0xffffffc8
   37f9c:	str	r3, [fp, #-8]
   37fa0:	ldr	r3, [fp, #-8]
   37fa4:	mov	r0, r3
   37fa8:	sub	sp, fp, #4
   37fac:	pop	{fp, pc}
   37fb0:	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
   37fb4:	push	{fp, lr}
   37fb8:	add	fp, sp, #4
   37fbc:	sub	sp, sp, #32
   37fc0:	str	r0, [fp, #-24]	; 0xffffffe8
   37fc4:	str	r1, [fp, #-28]	; 0xffffffe4
   37fc8:	str	r2, [fp, #-32]	; 0xffffffe0
   37fcc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   37fd0:	ldrb	r3, [r3]
   37fd4:	cmp	r3, #0
   37fd8:	beq	37ff4 <ftello64@plt+0x2691c>
   37fdc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   37fe0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   37fe4:	bl	35438 <ftello64@plt+0x23d60>
   37fe8:	mov	r3, r0
   37fec:	cmp	r3, #0
   37ff0:	bne	38028 <ftello64@plt+0x26950>
   37ff4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   37ff8:	bl	11414 <strdup@plt>
   37ffc:	mov	r3, r0
   38000:	str	r3, [fp, #-20]	; 0xffffffec
   38004:	ldr	r3, [fp, #-20]	; 0xffffffec
   38008:	cmp	r3, #0
   3800c:	bne	38020 <ftello64@plt+0x26948>
   38010:	bl	1157c <__errno_location@plt>
   38014:	mov	r2, r0
   38018:	mov	r3, #12
   3801c:	str	r3, [r2]
   38020:	ldr	r3, [fp, #-20]	; 0xffffffec
   38024:	b	380c0 <ftello64@plt+0x269e8>
   38028:	ldr	r1, [fp, #-28]	; 0xffffffe4
   3802c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   38030:	bl	114e0 <iconv_open@plt>
   38034:	str	r0, [fp, #-8]
   38038:	ldr	r3, [fp, #-8]
   3803c:	cmn	r3, #1
   38040:	bne	3804c <ftello64@plt+0x26974>
   38044:	mov	r3, #0
   38048:	b	380c0 <ftello64@plt+0x269e8>
   3804c:	ldr	r1, [fp, #-8]
   38050:	ldr	r0, [fp, #-24]	; 0xffffffe8
   38054:	bl	37c5c <ftello64@plt+0x26584>
   38058:	mov	r3, r0
   3805c:	str	r3, [fp, #-12]
   38060:	ldr	r3, [fp, #-12]
   38064:	cmp	r3, #0
   38068:	bne	38098 <ftello64@plt+0x269c0>
   3806c:	bl	1157c <__errno_location@plt>
   38070:	mov	r3, r0
   38074:	ldr	r3, [r3]
   38078:	str	r3, [fp, #-16]
   3807c:	ldr	r0, [fp, #-8]
   38080:	bl	1130c <iconv_close@plt>
   38084:	bl	1157c <__errno_location@plt>
   38088:	mov	r2, r0
   3808c:	ldr	r3, [fp, #-16]
   38090:	str	r3, [r2]
   38094:	b	380bc <ftello64@plt+0x269e4>
   38098:	ldr	r0, [fp, #-8]
   3809c:	bl	1130c <iconv_close@plt>
   380a0:	mov	r3, r0
   380a4:	cmp	r3, #0
   380a8:	bge	380bc <ftello64@plt+0x269e4>
   380ac:	ldr	r0, [fp, #-12]
   380b0:	bl	16624 <ftello64@plt+0x4f4c>
   380b4:	mov	r3, #0
   380b8:	b	380c0 <ftello64@plt+0x269e8>
   380bc:	ldr	r3, [fp, #-12]
   380c0:	mov	r0, r3
   380c4:	sub	sp, fp, #4
   380c8:	pop	{fp, pc}
   380cc:	push	{fp, lr}
   380d0:	add	fp, sp, #4
   380d4:	sub	sp, sp, #16
   380d8:	str	r0, [fp, #-16]
   380dc:	str	r1, [fp, #-20]	; 0xffffffec
   380e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   380e4:	mov	r1, #0
   380e8:	ldr	r0, [fp, #-16]
   380ec:	bl	115d0 <memchr@plt>
   380f0:	str	r0, [fp, #-8]
   380f4:	ldr	r3, [fp, #-8]
   380f8:	cmp	r3, #0
   380fc:	beq	38114 <ftello64@plt+0x26a3c>
   38100:	ldr	r2, [fp, #-8]
   38104:	ldr	r3, [fp, #-16]
   38108:	sub	r3, r2, r3
   3810c:	add	r3, r3, #1
   38110:	b	38118 <ftello64@plt+0x26a40>
   38114:	ldr	r3, [fp, #-20]	; 0xffffffec
   38118:	mov	r0, r3
   3811c:	sub	sp, fp, #4
   38120:	pop	{fp, pc}
   38124:	push	{fp}		; (str fp, [sp, #-4]!)
   38128:	add	fp, sp, #0
   3812c:	sub	sp, sp, #12
   38130:	str	r0, [fp, #-8]
   38134:	ldr	r3, [fp, #-8]
   38138:	cmp	r3, #90	; 0x5a
   3813c:	bgt	38158 <ftello64@plt+0x26a80>
   38140:	cmp	r3, #65	; 0x41
   38144:	bge	38164 <ftello64@plt+0x26a8c>
   38148:	sub	r3, r3, #48	; 0x30
   3814c:	cmp	r3, #9
   38150:	bhi	3816c <ftello64@plt+0x26a94>
   38154:	b	38164 <ftello64@plt+0x26a8c>
   38158:	sub	r3, r3, #97	; 0x61
   3815c:	cmp	r3, #25
   38160:	bhi	3816c <ftello64@plt+0x26a94>
   38164:	mov	r3, #1
   38168:	b	38170 <ftello64@plt+0x26a98>
   3816c:	mov	r3, #0
   38170:	mov	r0, r3
   38174:	add	sp, fp, #0
   38178:	pop	{fp}		; (ldr fp, [sp], #4)
   3817c:	bx	lr
   38180:	push	{fp}		; (str fp, [sp, #-4]!)
   38184:	add	fp, sp, #0
   38188:	sub	sp, sp, #12
   3818c:	str	r0, [fp, #-8]
   38190:	ldr	r3, [fp, #-8]
   38194:	cmp	r3, #65	; 0x41
   38198:	blt	381b8 <ftello64@plt+0x26ae0>
   3819c:	cmp	r3, #90	; 0x5a
   381a0:	ble	381b0 <ftello64@plt+0x26ad8>
   381a4:	sub	r3, r3, #97	; 0x61
   381a8:	cmp	r3, #25
   381ac:	bhi	381b8 <ftello64@plt+0x26ae0>
   381b0:	mov	r3, #1
   381b4:	b	381bc <ftello64@plt+0x26ae4>
   381b8:	mov	r3, #0
   381bc:	mov	r0, r3
   381c0:	add	sp, fp, #0
   381c4:	pop	{fp}		; (ldr fp, [sp], #4)
   381c8:	bx	lr
   381cc:	push	{fp}		; (str fp, [sp, #-4]!)
   381d0:	add	fp, sp, #0
   381d4:	sub	sp, sp, #12
   381d8:	str	r0, [fp, #-8]
   381dc:	ldr	r3, [fp, #-8]
   381e0:	add	r3, r3, #0
   381e4:	cmp	r3, #127	; 0x7f
   381e8:	bhi	381f4 <ftello64@plt+0x26b1c>
   381ec:	mov	r3, #1
   381f0:	b	381f8 <ftello64@plt+0x26b20>
   381f4:	mov	r3, #0
   381f8:	mov	r0, r3
   381fc:	add	sp, fp, #0
   38200:	pop	{fp}		; (ldr fp, [sp], #4)
   38204:	bx	lr
   38208:	push	{fp}		; (str fp, [sp, #-4]!)
   3820c:	add	fp, sp, #0
   38210:	sub	sp, sp, #12
   38214:	str	r0, [fp, #-8]
   38218:	ldr	r3, [fp, #-8]
   3821c:	cmp	r3, #32
   38220:	beq	38230 <ftello64@plt+0x26b58>
   38224:	ldr	r3, [fp, #-8]
   38228:	cmp	r3, #9
   3822c:	bne	38238 <ftello64@plt+0x26b60>
   38230:	mov	r3, #1
   38234:	b	3823c <ftello64@plt+0x26b64>
   38238:	mov	r3, #0
   3823c:	and	r3, r3, #1
   38240:	uxtb	r3, r3
   38244:	mov	r0, r3
   38248:	add	sp, fp, #0
   3824c:	pop	{fp}		; (ldr fp, [sp], #4)
   38250:	bx	lr
   38254:	push	{fp}		; (str fp, [sp, #-4]!)
   38258:	add	fp, sp, #0
   3825c:	sub	sp, sp, #12
   38260:	str	r0, [fp, #-8]
   38264:	ldr	r3, [fp, #-8]
   38268:	cmp	r3, #0
   3826c:	blt	38288 <ftello64@plt+0x26bb0>
   38270:	cmp	r3, #31
   38274:	ble	38280 <ftello64@plt+0x26ba8>
   38278:	cmp	r3, #127	; 0x7f
   3827c:	bne	38288 <ftello64@plt+0x26bb0>
   38280:	mov	r3, #1
   38284:	b	3828c <ftello64@plt+0x26bb4>
   38288:	mov	r3, #0
   3828c:	mov	r0, r3
   38290:	add	sp, fp, #0
   38294:	pop	{fp}		; (ldr fp, [sp], #4)
   38298:	bx	lr
   3829c:	push	{fp}		; (str fp, [sp, #-4]!)
   382a0:	add	fp, sp, #0
   382a4:	sub	sp, sp, #12
   382a8:	str	r0, [fp, #-8]
   382ac:	ldr	r3, [fp, #-8]
   382b0:	sub	r3, r3, #48	; 0x30
   382b4:	cmp	r3, #9
   382b8:	bhi	382c4 <ftello64@plt+0x26bec>
   382bc:	mov	r3, #1
   382c0:	b	382c8 <ftello64@plt+0x26bf0>
   382c4:	mov	r3, #0
   382c8:	mov	r0, r3
   382cc:	add	sp, fp, #0
   382d0:	pop	{fp}		; (ldr fp, [sp], #4)
   382d4:	bx	lr
   382d8:	push	{fp}		; (str fp, [sp, #-4]!)
   382dc:	add	fp, sp, #0
   382e0:	sub	sp, sp, #12
   382e4:	str	r0, [fp, #-8]
   382e8:	ldr	r3, [fp, #-8]
   382ec:	sub	r3, r3, #33	; 0x21
   382f0:	cmp	r3, #93	; 0x5d
   382f4:	bhi	38300 <ftello64@plt+0x26c28>
   382f8:	mov	r3, #1
   382fc:	b	38304 <ftello64@plt+0x26c2c>
   38300:	mov	r3, #0
   38304:	mov	r0, r3
   38308:	add	sp, fp, #0
   3830c:	pop	{fp}		; (ldr fp, [sp], #4)
   38310:	bx	lr
   38314:	push	{fp}		; (str fp, [sp, #-4]!)
   38318:	add	fp, sp, #0
   3831c:	sub	sp, sp, #12
   38320:	str	r0, [fp, #-8]
   38324:	ldr	r3, [fp, #-8]
   38328:	sub	r3, r3, #97	; 0x61
   3832c:	cmp	r3, #25
   38330:	bhi	3833c <ftello64@plt+0x26c64>
   38334:	mov	r3, #1
   38338:	b	38340 <ftello64@plt+0x26c68>
   3833c:	mov	r3, #0
   38340:	mov	r0, r3
   38344:	add	sp, fp, #0
   38348:	pop	{fp}		; (ldr fp, [sp], #4)
   3834c:	bx	lr
   38350:	push	{fp}		; (str fp, [sp, #-4]!)
   38354:	add	fp, sp, #0
   38358:	sub	sp, sp, #12
   3835c:	str	r0, [fp, #-8]
   38360:	ldr	r3, [fp, #-8]
   38364:	sub	r3, r3, #32
   38368:	cmp	r3, #94	; 0x5e
   3836c:	bhi	38378 <ftello64@plt+0x26ca0>
   38370:	mov	r3, #1
   38374:	b	3837c <ftello64@plt+0x26ca4>
   38378:	mov	r3, #0
   3837c:	mov	r0, r3
   38380:	add	sp, fp, #0
   38384:	pop	{fp}		; (ldr fp, [sp], #4)
   38388:	bx	lr
   3838c:	push	{fp}		; (str fp, [sp, #-4]!)
   38390:	add	fp, sp, #0
   38394:	sub	sp, sp, #12
   38398:	str	r0, [fp, #-8]
   3839c:	ldr	r3, [fp, #-8]
   383a0:	cmp	r3, #64	; 0x40
   383a4:	bgt	383c0 <ftello64@plt+0x26ce8>
   383a8:	cmp	r3, #58	; 0x3a
   383ac:	bge	383dc <ftello64@plt+0x26d04>
   383b0:	sub	r3, r3, #33	; 0x21
   383b4:	cmp	r3, #14
   383b8:	bhi	383e4 <ftello64@plt+0x26d0c>
   383bc:	b	383dc <ftello64@plt+0x26d04>
   383c0:	cmp	r3, #91	; 0x5b
   383c4:	blt	383e4 <ftello64@plt+0x26d0c>
   383c8:	cmp	r3, #96	; 0x60
   383cc:	ble	383dc <ftello64@plt+0x26d04>
   383d0:	sub	r3, r3, #123	; 0x7b
   383d4:	cmp	r3, #3
   383d8:	bhi	383e4 <ftello64@plt+0x26d0c>
   383dc:	mov	r3, #1
   383e0:	b	383e8 <ftello64@plt+0x26d10>
   383e4:	mov	r3, #0
   383e8:	mov	r0, r3
   383ec:	add	sp, fp, #0
   383f0:	pop	{fp}		; (ldr fp, [sp], #4)
   383f4:	bx	lr
   383f8:	push	{fp}		; (str fp, [sp, #-4]!)
   383fc:	add	fp, sp, #0
   38400:	sub	sp, sp, #12
   38404:	str	r0, [fp, #-8]
   38408:	ldr	r3, [fp, #-8]
   3840c:	cmp	r3, #9
   38410:	blt	3842c <ftello64@plt+0x26d54>
   38414:	cmp	r3, #13
   38418:	ble	38424 <ftello64@plt+0x26d4c>
   3841c:	cmp	r3, #32
   38420:	bne	3842c <ftello64@plt+0x26d54>
   38424:	mov	r3, #1
   38428:	b	38430 <ftello64@plt+0x26d58>
   3842c:	mov	r3, #0
   38430:	mov	r0, r3
   38434:	add	sp, fp, #0
   38438:	pop	{fp}		; (ldr fp, [sp], #4)
   3843c:	bx	lr
   38440:	push	{fp}		; (str fp, [sp, #-4]!)
   38444:	add	fp, sp, #0
   38448:	sub	sp, sp, #12
   3844c:	str	r0, [fp, #-8]
   38450:	ldr	r3, [fp, #-8]
   38454:	sub	r3, r3, #65	; 0x41
   38458:	cmp	r3, #25
   3845c:	bhi	38468 <ftello64@plt+0x26d90>
   38460:	mov	r3, #1
   38464:	b	3846c <ftello64@plt+0x26d94>
   38468:	mov	r3, #0
   3846c:	mov	r0, r3
   38470:	add	sp, fp, #0
   38474:	pop	{fp}		; (ldr fp, [sp], #4)
   38478:	bx	lr
   3847c:	push	{fp}		; (str fp, [sp, #-4]!)
   38480:	add	fp, sp, #0
   38484:	sub	sp, sp, #12
   38488:	str	r0, [fp, #-8]
   3848c:	ldr	r3, [fp, #-8]
   38490:	sub	r3, r3, #48	; 0x30
   38494:	cmp	r3, #54	; 0x36
   38498:	addls	pc, pc, r3, lsl #2
   3849c:	b	38584 <ftello64@plt+0x26eac>
   384a0:	b	3857c <ftello64@plt+0x26ea4>
   384a4:	b	3857c <ftello64@plt+0x26ea4>
   384a8:	b	3857c <ftello64@plt+0x26ea4>
   384ac:	b	3857c <ftello64@plt+0x26ea4>
   384b0:	b	3857c <ftello64@plt+0x26ea4>
   384b4:	b	3857c <ftello64@plt+0x26ea4>
   384b8:	b	3857c <ftello64@plt+0x26ea4>
   384bc:	b	3857c <ftello64@plt+0x26ea4>
   384c0:	b	3857c <ftello64@plt+0x26ea4>
   384c4:	b	3857c <ftello64@plt+0x26ea4>
   384c8:	b	38584 <ftello64@plt+0x26eac>
   384cc:	b	38584 <ftello64@plt+0x26eac>
   384d0:	b	38584 <ftello64@plt+0x26eac>
   384d4:	b	38584 <ftello64@plt+0x26eac>
   384d8:	b	38584 <ftello64@plt+0x26eac>
   384dc:	b	38584 <ftello64@plt+0x26eac>
   384e0:	b	38584 <ftello64@plt+0x26eac>
   384e4:	b	3857c <ftello64@plt+0x26ea4>
   384e8:	b	3857c <ftello64@plt+0x26ea4>
   384ec:	b	3857c <ftello64@plt+0x26ea4>
   384f0:	b	3857c <ftello64@plt+0x26ea4>
   384f4:	b	3857c <ftello64@plt+0x26ea4>
   384f8:	b	3857c <ftello64@plt+0x26ea4>
   384fc:	b	38584 <ftello64@plt+0x26eac>
   38500:	b	38584 <ftello64@plt+0x26eac>
   38504:	b	38584 <ftello64@plt+0x26eac>
   38508:	b	38584 <ftello64@plt+0x26eac>
   3850c:	b	38584 <ftello64@plt+0x26eac>
   38510:	b	38584 <ftello64@plt+0x26eac>
   38514:	b	38584 <ftello64@plt+0x26eac>
   38518:	b	38584 <ftello64@plt+0x26eac>
   3851c:	b	38584 <ftello64@plt+0x26eac>
   38520:	b	38584 <ftello64@plt+0x26eac>
   38524:	b	38584 <ftello64@plt+0x26eac>
   38528:	b	38584 <ftello64@plt+0x26eac>
   3852c:	b	38584 <ftello64@plt+0x26eac>
   38530:	b	38584 <ftello64@plt+0x26eac>
   38534:	b	38584 <ftello64@plt+0x26eac>
   38538:	b	38584 <ftello64@plt+0x26eac>
   3853c:	b	38584 <ftello64@plt+0x26eac>
   38540:	b	38584 <ftello64@plt+0x26eac>
   38544:	b	38584 <ftello64@plt+0x26eac>
   38548:	b	38584 <ftello64@plt+0x26eac>
   3854c:	b	38584 <ftello64@plt+0x26eac>
   38550:	b	38584 <ftello64@plt+0x26eac>
   38554:	b	38584 <ftello64@plt+0x26eac>
   38558:	b	38584 <ftello64@plt+0x26eac>
   3855c:	b	38584 <ftello64@plt+0x26eac>
   38560:	b	38584 <ftello64@plt+0x26eac>
   38564:	b	3857c <ftello64@plt+0x26ea4>
   38568:	b	3857c <ftello64@plt+0x26ea4>
   3856c:	b	3857c <ftello64@plt+0x26ea4>
   38570:	b	3857c <ftello64@plt+0x26ea4>
   38574:	b	3857c <ftello64@plt+0x26ea4>
   38578:	b	3857c <ftello64@plt+0x26ea4>
   3857c:	mov	r3, #1
   38580:	b	38588 <ftello64@plt+0x26eb0>
   38584:	mov	r3, #0
   38588:	mov	r0, r3
   3858c:	add	sp, fp, #0
   38590:	pop	{fp}		; (ldr fp, [sp], #4)
   38594:	bx	lr
   38598:	push	{fp}		; (str fp, [sp, #-4]!)
   3859c:	add	fp, sp, #0
   385a0:	sub	sp, sp, #12
   385a4:	str	r0, [fp, #-8]
   385a8:	ldr	r3, [fp, #-8]
   385ac:	sub	r3, r3, #65	; 0x41
   385b0:	cmp	r3, #25
   385b4:	bhi	385c4 <ftello64@plt+0x26eec>
   385b8:	ldr	r3, [fp, #-8]
   385bc:	add	r3, r3, #32
   385c0:	b	385c8 <ftello64@plt+0x26ef0>
   385c4:	ldr	r3, [fp, #-8]
   385c8:	mov	r0, r3
   385cc:	add	sp, fp, #0
   385d0:	pop	{fp}		; (ldr fp, [sp], #4)
   385d4:	bx	lr
   385d8:	push	{fp}		; (str fp, [sp, #-4]!)
   385dc:	add	fp, sp, #0
   385e0:	sub	sp, sp, #12
   385e4:	str	r0, [fp, #-8]
   385e8:	ldr	r3, [fp, #-8]
   385ec:	sub	r3, r3, #97	; 0x61
   385f0:	cmp	r3, #25
   385f4:	bhi	38604 <ftello64@plt+0x26f2c>
   385f8:	ldr	r3, [fp, #-8]
   385fc:	sub	r3, r3, #32
   38600:	b	38608 <ftello64@plt+0x26f30>
   38604:	ldr	r3, [fp, #-8]
   38608:	mov	r0, r3
   3860c:	add	sp, fp, #0
   38610:	pop	{fp}		; (ldr fp, [sp], #4)
   38614:	bx	lr
   38618:	push	{fp, lr}
   3861c:	add	fp, sp, #4
   38620:	sub	sp, sp, #272	; 0x110
   38624:	str	r0, [fp, #-272]	; 0xfffffef0
   38628:	sub	r3, fp, #264	; 0x108
   3862c:	ldr	r2, [pc, #116]	; 386a8 <ftello64@plt+0x26fd0>
   38630:	mov	r1, r3
   38634:	ldr	r0, [fp, #-272]	; 0xfffffef0
   38638:	bl	38c18 <ftello64@plt+0x27540>
   3863c:	mov	r3, r0
   38640:	cmp	r3, #0
   38644:	beq	38650 <ftello64@plt+0x26f78>
   38648:	mov	r3, #0
   3864c:	b	3869c <ftello64@plt+0x26fc4>
   38650:	sub	r3, fp, #264	; 0x108
   38654:	ldr	r1, [pc, #80]	; 386ac <ftello64@plt+0x26fd4>
   38658:	mov	r0, r3
   3865c:	bl	11330 <strcmp@plt>
   38660:	mov	r3, r0
   38664:	cmp	r3, #0
   38668:	beq	38690 <ftello64@plt+0x26fb8>
   3866c:	sub	r3, fp, #264	; 0x108
   38670:	ldr	r1, [pc, #56]	; 386b0 <ftello64@plt+0x26fd8>
   38674:	mov	r0, r3
   38678:	bl	11330 <strcmp@plt>
   3867c:	mov	r3, r0
   38680:	cmp	r3, #0
   38684:	beq	38690 <ftello64@plt+0x26fb8>
   38688:	mov	r3, #1
   3868c:	b	38694 <ftello64@plt+0x26fbc>
   38690:	mov	r3, #0
   38694:	and	r3, r3, #1
   38698:	uxtb	r3, r3
   3869c:	mov	r0, r3
   386a0:	sub	sp, fp, #4
   386a4:	pop	{fp, pc}
   386a8:	andeq	r0, r0, r1, lsl #2
   386ac:	andeq	sl, r3, r8, asr #16
   386b0:	andeq	sl, r3, ip, asr #16
   386b4:	push	{fp, lr}
   386b8:	add	fp, sp, #4
   386bc:	sub	sp, sp, #48	; 0x30
   386c0:	str	r0, [fp, #-48]	; 0xffffffd0
   386c4:	mov	r3, #15
   386c8:	str	r3, [fp, #-8]
   386cc:	ldr	r3, [fp, #-8]
   386d0:	add	r3, r3, #1
   386d4:	str	r3, [fp, #-12]
   386d8:	ldr	r3, [fp, #-12]
   386dc:	cmp	r3, #0
   386e0:	bge	3871c <ftello64@plt+0x27044>
   386e4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   386e8:	cmp	r3, #0
   386ec:	bge	3870c <ftello64@plt+0x27034>
   386f0:	ldr	r2, [fp, #-12]
   386f4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   386f8:	add	r3, r2, r3
   386fc:	cmp	r3, #0
   38700:	bge	3870c <ftello64@plt+0x27034>
   38704:	mov	r3, #1
   38708:	b	38710 <ftello64@plt+0x27038>
   3870c:	mov	r3, #0
   38710:	and	r3, r3, #1
   38714:	uxtb	r3, r3
   38718:	b	38740 <ftello64@plt+0x27068>
   3871c:	ldr	r2, [fp, #-12]
   38720:	mvn	r3, #-2147483648	; 0x80000000
   38724:	sub	r3, r3, r2
   38728:	mov	r2, r3
   3872c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   38730:	cmp	r2, r3
   38734:	movcc	r3, #1
   38738:	movcs	r3, #0
   3873c:	uxtb	r3, r3
   38740:	cmp	r3, #0
   38744:	beq	38760 <ftello64@plt+0x27088>
   38748:	ldr	r2, [fp, #-12]
   3874c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   38750:	add	r3, r2, r3
   38754:	str	r3, [fp, #-36]	; 0xffffffdc
   38758:	mov	r3, #0
   3875c:	b	38774 <ftello64@plt+0x2709c>
   38760:	ldr	r2, [fp, #-12]
   38764:	ldr	r3, [fp, #-48]	; 0xffffffd0
   38768:	add	r3, r2, r3
   3876c:	str	r3, [fp, #-36]	; 0xffffffdc
   38770:	mov	r3, #1
   38774:	cmp	r3, #0
   38778:	beq	38848 <ftello64@plt+0x27170>
   3877c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   38780:	mov	r2, #0
   38784:	str	r3, [fp, #-40]	; 0xffffffd8
   38788:	mov	r3, r2
   3878c:	and	r3, r3, #1
   38790:	uxtb	r3, r3
   38794:	eor	r3, r3, #1
   38798:	uxtb	r3, r3
   3879c:	cmp	r3, #0
   387a0:	beq	38848 <ftello64@plt+0x27170>
   387a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   387a8:	mov	r0, r3
   387ac:	bl	114d4 <malloc@plt>
   387b0:	mov	r3, r0
   387b4:	str	r3, [fp, #-16]
   387b8:	ldr	r3, [fp, #-16]
   387bc:	cmp	r3, #0
   387c0:	beq	38848 <ftello64@plt+0x27170>
   387c4:	ldr	r3, [fp, #-16]
   387c8:	str	r3, [fp, #-20]	; 0xffffffec
   387cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   387d0:	cmn	r3, #9
   387d4:	bls	387e8 <ftello64@plt+0x27110>
   387d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   387dc:	add	r3, r3, #8
   387e0:	str	r3, [fp, #-44]	; 0xffffffd4
   387e4:	b	387f4 <ftello64@plt+0x2711c>
   387e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   387ec:	add	r3, r3, #8
   387f0:	str	r3, [fp, #-44]	; 0xffffffd4
   387f4:	ldr	r3, [fp, #-8]
   387f8:	mvn	r2, r3
   387fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   38800:	and	r2, r2, r3
   38804:	ldr	r3, [fp, #-20]	; 0xffffffec
   38808:	sub	r3, r2, r3
   3880c:	add	r3, r3, #8
   38810:	str	r3, [fp, #-24]	; 0xffffffe8
   38814:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38818:	ldr	r2, [fp, #-16]
   3881c:	add	r3, r2, r3
   38820:	str	r3, [fp, #-28]	; 0xffffffe4
   38824:	ldr	r3, [fp, #-28]	; 0xffffffe4
   38828:	str	r3, [fp, #-32]	; 0xffffffe0
   3882c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   38830:	sub	r3, r3, #1
   38834:	ldr	r2, [fp, #-24]	; 0xffffffe8
   38838:	uxtb	r2, r2
   3883c:	strb	r2, [r3]
   38840:	ldr	r3, [fp, #-32]	; 0xffffffe0
   38844:	b	3884c <ftello64@plt+0x27174>
   38848:	mov	r3, #0
   3884c:	mov	r0, r3
   38850:	sub	sp, fp, #4
   38854:	pop	{fp, pc}
   38858:	push	{fp, lr}
   3885c:	add	fp, sp, #4
   38860:	sub	sp, sp, #16
   38864:	str	r0, [fp, #-16]
   38868:	ldr	r3, [fp, #-16]
   3886c:	and	r3, r3, #7
   38870:	cmp	r3, #0
   38874:	beq	3887c <ftello64@plt+0x271a4>
   38878:	bl	1169c <abort@plt>
   3887c:	ldr	r3, [fp, #-16]
   38880:	and	r3, r3, #8
   38884:	cmp	r3, #0
   38888:	beq	388b0 <ftello64@plt+0x271d8>
   3888c:	ldr	r3, [fp, #-16]
   38890:	sub	r3, r3, #1
   38894:	ldrb	r3, [r3]
   38898:	rsb	r3, r3, #0
   3889c:	ldr	r2, [fp, #-16]
   388a0:	add	r3, r2, r3
   388a4:	str	r3, [fp, #-8]
   388a8:	ldr	r0, [fp, #-8]
   388ac:	bl	16624 <ftello64@plt+0x4f4c>
   388b0:	nop			; (mov r0, r0)
   388b4:	sub	sp, fp, #4
   388b8:	pop	{fp, pc}
   388bc:	push	{fp, lr}
   388c0:	add	fp, sp, #4
   388c4:	sub	sp, sp, #16
   388c8:	str	r0, [fp, #-16]
   388cc:	ldr	r0, [fp, #-16]
   388d0:	bl	11360 <wcwidth@plt>
   388d4:	str	r0, [fp, #-8]
   388d8:	ldr	r3, [fp, #-8]
   388dc:	cmp	r3, #0
   388e0:	bge	38904 <ftello64@plt+0x2722c>
   388e4:	ldr	r0, [fp, #-16]
   388e8:	bl	11444 <iswcntrl@plt>
   388ec:	mov	r3, r0
   388f0:	cmp	r3, #0
   388f4:	moveq	r3, #1
   388f8:	movne	r3, #0
   388fc:	uxtb	r3, r3
   38900:	b	38908 <ftello64@plt+0x27230>
   38904:	ldr	r3, [fp, #-8]
   38908:	mov	r0, r3
   3890c:	sub	sp, fp, #4
   38910:	pop	{fp, pc}
   38914:	push	{fp, lr}
   38918:	add	fp, sp, #4
   3891c:	sub	sp, sp, #8
   38920:	str	r0, [fp, #-8]
   38924:	str	r1, [fp, #-12]
   38928:	ldr	r3, [fp, #-12]
   3892c:	ldr	r2, [r3]
   38930:	ldr	r3, [fp, #-12]
   38934:	add	r3, r3, #16
   38938:	cmp	r2, r3
   3893c:	bne	38974 <ftello64@plt+0x2729c>
   38940:	ldr	r3, [fp, #-8]
   38944:	add	r0, r3, #16
   38948:	ldr	r3, [fp, #-12]
   3894c:	add	r1, r3, #16
   38950:	ldr	r3, [fp, #-12]
   38954:	ldr	r3, [r3, #4]
   38958:	mov	r2, r3
   3895c:	bl	113a8 <memcpy@plt>
   38960:	ldr	r3, [fp, #-8]
   38964:	add	r2, r3, #16
   38968:	ldr	r3, [fp, #-8]
   3896c:	str	r2, [r3]
   38970:	b	38984 <ftello64@plt+0x272ac>
   38974:	ldr	r3, [fp, #-12]
   38978:	ldr	r2, [r3]
   3897c:	ldr	r3, [fp, #-8]
   38980:	str	r2, [r3]
   38984:	ldr	r3, [fp, #-12]
   38988:	ldr	r2, [r3, #4]
   3898c:	ldr	r3, [fp, #-8]
   38990:	str	r2, [r3, #4]
   38994:	ldr	r3, [fp, #-12]
   38998:	ldrb	r2, [r3, #8]
   3899c:	ldr	r3, [fp, #-8]
   389a0:	strb	r2, [r3, #8]
   389a4:	ldr	r3, [fp, #-8]
   389a8:	ldrb	r3, [r3, #8]
   389ac:	cmp	r3, #0
   389b0:	beq	389c4 <ftello64@plt+0x272ec>
   389b4:	ldr	r3, [fp, #-12]
   389b8:	ldr	r2, [r3, #12]
   389bc:	ldr	r3, [fp, #-8]
   389c0:	str	r2, [r3, #12]
   389c4:	nop			; (mov r0, r0)
   389c8:	sub	sp, fp, #4
   389cc:	pop	{fp, pc}
   389d0:	push	{fp}		; (str fp, [sp, #-4]!)
   389d4:	add	fp, sp, #0
   389d8:	sub	sp, sp, #12
   389dc:	mov	r3, r0
   389e0:	strb	r3, [fp, #-5]
   389e4:	ldrb	r3, [fp, #-5]
   389e8:	lsr	r3, r3, #5
   389ec:	uxtb	r3, r3
   389f0:	mov	r2, r3
   389f4:	ldr	r3, [pc, #48]	; 38a2c <ftello64@plt+0x27354>
   389f8:	ldr	r2, [r3, r2, lsl #2]
   389fc:	ldrb	r3, [fp, #-5]
   38a00:	and	r3, r3, #31
   38a04:	lsr	r3, r2, r3
   38a08:	and	r3, r3, #1
   38a0c:	cmp	r3, #0
   38a10:	movne	r3, #1
   38a14:	moveq	r3, #0
   38a18:	uxtb	r3, r3
   38a1c:	mov	r0, r3
   38a20:	add	sp, fp, #0
   38a24:	pop	{fp}		; (ldr fp, [sp], #4)
   38a28:	bx	lr
   38a2c:	andeq	sl, r3, r4, asr r8
   38a30:	push	{fp, lr}
   38a34:	add	fp, sp, #4
   38a38:	sub	sp, sp, #72	; 0x48
   38a3c:	str	r0, [fp, #-72]	; 0xffffffb8
   38a40:	bl	11480 <__ctype_get_mb_cur_max@plt>
   38a44:	mov	r3, r0
   38a48:	cmp	r3, #1
   38a4c:	bls	38af8 <ftello64@plt+0x27420>
   38a50:	mov	r3, #0
   38a54:	str	r3, [fp, #-8]
   38a58:	ldr	r3, [fp, #-72]	; 0xffffffb8
   38a5c:	str	r3, [fp, #-48]	; 0xffffffd0
   38a60:	mov	r3, #0
   38a64:	strb	r3, [fp, #-64]	; 0xffffffc0
   38a68:	sub	r3, fp, #64	; 0x40
   38a6c:	add	r3, r3, #4
   38a70:	mov	r2, #8
   38a74:	mov	r1, #0
   38a78:	mov	r0, r3
   38a7c:	bl	115ac <memset@plt>
   38a80:	mov	r3, #0
   38a84:	strb	r3, [fp, #-52]	; 0xffffffcc
   38a88:	b	38ab0 <ftello64@plt+0x273d8>
   38a8c:	ldr	r3, [fp, #-8]
   38a90:	add	r3, r3, #1
   38a94:	str	r3, [fp, #-8]
   38a98:	ldr	r2, [fp, #-48]	; 0xffffffd0
   38a9c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   38aa0:	add	r3, r2, r3
   38aa4:	str	r3, [fp, #-48]	; 0xffffffd0
   38aa8:	mov	r3, #0
   38aac:	strb	r3, [fp, #-52]	; 0xffffffcc
   38ab0:	sub	r3, fp, #64	; 0x40
   38ab4:	mov	r0, r3
   38ab8:	bl	37498 <ftello64@plt+0x25dc0>
   38abc:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   38ac0:	eor	r3, r3, #1
   38ac4:	uxtb	r3, r3
   38ac8:	cmp	r3, #0
   38acc:	bne	38adc <ftello64@plt+0x27404>
   38ad0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   38ad4:	cmp	r3, #0
   38ad8:	beq	38ae4 <ftello64@plt+0x2740c>
   38adc:	mov	r3, #1
   38ae0:	b	38ae8 <ftello64@plt+0x27410>
   38ae4:	mov	r3, #0
   38ae8:	cmp	r3, #0
   38aec:	bne	38a8c <ftello64@plt+0x273b4>
   38af0:	ldr	r3, [fp, #-8]
   38af4:	b	38b04 <ftello64@plt+0x2742c>
   38af8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   38afc:	bl	11558 <strlen@plt>
   38b00:	mov	r3, r0
   38b04:	mov	r0, r3
   38b08:	sub	sp, fp, #4
   38b0c:	pop	{fp, pc}
   38b10:	push	{fp, lr}
   38b14:	add	fp, sp, #4
   38b18:	sub	sp, sp, #16
   38b1c:	str	r0, [fp, #-16]
   38b20:	mov	r1, #0
   38b24:	ldr	r0, [fp, #-16]
   38b28:	bl	1160c <setlocale@plt>
   38b2c:	str	r0, [fp, #-8]
   38b30:	ldr	r3, [fp, #-8]
   38b34:	mov	r0, r3
   38b38:	sub	sp, fp, #4
   38b3c:	pop	{fp, pc}
   38b40:	push	{fp, lr}
   38b44:	add	fp, sp, #4
   38b48:	sub	sp, sp, #24
   38b4c:	str	r0, [fp, #-16]
   38b50:	str	r1, [fp, #-20]	; 0xffffffec
   38b54:	str	r2, [fp, #-24]	; 0xffffffe8
   38b58:	ldr	r0, [fp, #-16]
   38b5c:	bl	38b10 <ftello64@plt+0x27438>
   38b60:	str	r0, [fp, #-8]
   38b64:	ldr	r3, [fp, #-8]
   38b68:	cmp	r3, #0
   38b6c:	bne	38b90 <ftello64@plt+0x274b8>
   38b70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38b74:	cmp	r3, #0
   38b78:	beq	38b88 <ftello64@plt+0x274b0>
   38b7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   38b80:	mov	r2, #0
   38b84:	strb	r2, [r3]
   38b88:	mov	r3, #22
   38b8c:	b	38c0c <ftello64@plt+0x27534>
   38b90:	ldr	r0, [fp, #-8]
   38b94:	bl	11558 <strlen@plt>
   38b98:	str	r0, [fp, #-12]
   38b9c:	ldr	r2, [fp, #-12]
   38ba0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38ba4:	cmp	r2, r3
   38ba8:	bcs	38bcc <ftello64@plt+0x274f4>
   38bac:	ldr	r3, [fp, #-12]
   38bb0:	add	r3, r3, #1
   38bb4:	mov	r2, r3
   38bb8:	ldr	r1, [fp, #-8]
   38bbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   38bc0:	bl	113a8 <memcpy@plt>
   38bc4:	mov	r3, #0
   38bc8:	b	38c0c <ftello64@plt+0x27534>
   38bcc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38bd0:	cmp	r3, #0
   38bd4:	beq	38c08 <ftello64@plt+0x27530>
   38bd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38bdc:	sub	r3, r3, #1
   38be0:	mov	r2, r3
   38be4:	ldr	r1, [fp, #-8]
   38be8:	ldr	r0, [fp, #-20]	; 0xffffffec
   38bec:	bl	113a8 <memcpy@plt>
   38bf0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   38bf4:	sub	r3, r3, #1
   38bf8:	ldr	r2, [fp, #-20]	; 0xffffffec
   38bfc:	add	r3, r2, r3
   38c00:	mov	r2, #0
   38c04:	strb	r2, [r3]
   38c08:	mov	r3, #34	; 0x22
   38c0c:	mov	r0, r3
   38c10:	sub	sp, fp, #4
   38c14:	pop	{fp, pc}
   38c18:	push	{fp, lr}
   38c1c:	add	fp, sp, #4
   38c20:	sub	sp, sp, #16
   38c24:	str	r0, [fp, #-8]
   38c28:	str	r1, [fp, #-12]
   38c2c:	str	r2, [fp, #-16]
   38c30:	ldr	r2, [fp, #-16]
   38c34:	ldr	r1, [fp, #-12]
   38c38:	ldr	r0, [fp, #-8]
   38c3c:	bl	38b40 <ftello64@plt+0x27468>
   38c40:	mov	r3, r0
   38c44:	mov	r0, r3
   38c48:	sub	sp, fp, #4
   38c4c:	pop	{fp, pc}
   38c50:	push	{fp, lr}
   38c54:	add	fp, sp, #4
   38c58:	sub	sp, sp, #8
   38c5c:	str	r0, [fp, #-8]
   38c60:	ldr	r0, [fp, #-8]
   38c64:	bl	38b10 <ftello64@plt+0x27438>
   38c68:	mov	r3, r0
   38c6c:	mov	r0, r3
   38c70:	sub	sp, fp, #4
   38c74:	pop	{fp, pc}
   38c78:	subs	r2, r1, #1
   38c7c:	bxeq	lr
   38c80:	bcc	38e58 <ftello64@plt+0x27780>
   38c84:	cmp	r0, r1
   38c88:	bls	38e3c <ftello64@plt+0x27764>
   38c8c:	tst	r1, r2
   38c90:	beq	38e48 <ftello64@plt+0x27770>
   38c94:	clz	r3, r0
   38c98:	clz	r2, r1
   38c9c:	sub	r3, r2, r3
   38ca0:	rsbs	r3, r3, #31
   38ca4:	addne	r3, r3, r3, lsl #1
   38ca8:	mov	r2, #0
   38cac:	addne	pc, pc, r3, lsl #2
   38cb0:	nop			; (mov r0, r0)
   38cb4:	cmp	r0, r1, lsl #31
   38cb8:	adc	r2, r2, r2
   38cbc:	subcs	r0, r0, r1, lsl #31
   38cc0:	cmp	r0, r1, lsl #30
   38cc4:	adc	r2, r2, r2
   38cc8:	subcs	r0, r0, r1, lsl #30
   38ccc:	cmp	r0, r1, lsl #29
   38cd0:	adc	r2, r2, r2
   38cd4:	subcs	r0, r0, r1, lsl #29
   38cd8:	cmp	r0, r1, lsl #28
   38cdc:	adc	r2, r2, r2
   38ce0:	subcs	r0, r0, r1, lsl #28
   38ce4:	cmp	r0, r1, lsl #27
   38ce8:	adc	r2, r2, r2
   38cec:	subcs	r0, r0, r1, lsl #27
   38cf0:	cmp	r0, r1, lsl #26
   38cf4:	adc	r2, r2, r2
   38cf8:	subcs	r0, r0, r1, lsl #26
   38cfc:	cmp	r0, r1, lsl #25
   38d00:	adc	r2, r2, r2
   38d04:	subcs	r0, r0, r1, lsl #25
   38d08:	cmp	r0, r1, lsl #24
   38d0c:	adc	r2, r2, r2
   38d10:	subcs	r0, r0, r1, lsl #24
   38d14:	cmp	r0, r1, lsl #23
   38d18:	adc	r2, r2, r2
   38d1c:	subcs	r0, r0, r1, lsl #23
   38d20:	cmp	r0, r1, lsl #22
   38d24:	adc	r2, r2, r2
   38d28:	subcs	r0, r0, r1, lsl #22
   38d2c:	cmp	r0, r1, lsl #21
   38d30:	adc	r2, r2, r2
   38d34:	subcs	r0, r0, r1, lsl #21
   38d38:	cmp	r0, r1, lsl #20
   38d3c:	adc	r2, r2, r2
   38d40:	subcs	r0, r0, r1, lsl #20
   38d44:	cmp	r0, r1, lsl #19
   38d48:	adc	r2, r2, r2
   38d4c:	subcs	r0, r0, r1, lsl #19
   38d50:	cmp	r0, r1, lsl #18
   38d54:	adc	r2, r2, r2
   38d58:	subcs	r0, r0, r1, lsl #18
   38d5c:	cmp	r0, r1, lsl #17
   38d60:	adc	r2, r2, r2
   38d64:	subcs	r0, r0, r1, lsl #17
   38d68:	cmp	r0, r1, lsl #16
   38d6c:	adc	r2, r2, r2
   38d70:	subcs	r0, r0, r1, lsl #16
   38d74:	cmp	r0, r1, lsl #15
   38d78:	adc	r2, r2, r2
   38d7c:	subcs	r0, r0, r1, lsl #15
   38d80:	cmp	r0, r1, lsl #14
   38d84:	adc	r2, r2, r2
   38d88:	subcs	r0, r0, r1, lsl #14
   38d8c:	cmp	r0, r1, lsl #13
   38d90:	adc	r2, r2, r2
   38d94:	subcs	r0, r0, r1, lsl #13
   38d98:	cmp	r0, r1, lsl #12
   38d9c:	adc	r2, r2, r2
   38da0:	subcs	r0, r0, r1, lsl #12
   38da4:	cmp	r0, r1, lsl #11
   38da8:	adc	r2, r2, r2
   38dac:	subcs	r0, r0, r1, lsl #11
   38db0:	cmp	r0, r1, lsl #10
   38db4:	adc	r2, r2, r2
   38db8:	subcs	r0, r0, r1, lsl #10
   38dbc:	cmp	r0, r1, lsl #9
   38dc0:	adc	r2, r2, r2
   38dc4:	subcs	r0, r0, r1, lsl #9
   38dc8:	cmp	r0, r1, lsl #8
   38dcc:	adc	r2, r2, r2
   38dd0:	subcs	r0, r0, r1, lsl #8
   38dd4:	cmp	r0, r1, lsl #7
   38dd8:	adc	r2, r2, r2
   38ddc:	subcs	r0, r0, r1, lsl #7
   38de0:	cmp	r0, r1, lsl #6
   38de4:	adc	r2, r2, r2
   38de8:	subcs	r0, r0, r1, lsl #6
   38dec:	cmp	r0, r1, lsl #5
   38df0:	adc	r2, r2, r2
   38df4:	subcs	r0, r0, r1, lsl #5
   38df8:	cmp	r0, r1, lsl #4
   38dfc:	adc	r2, r2, r2
   38e00:	subcs	r0, r0, r1, lsl #4
   38e04:	cmp	r0, r1, lsl #3
   38e08:	adc	r2, r2, r2
   38e0c:	subcs	r0, r0, r1, lsl #3
   38e10:	cmp	r0, r1, lsl #2
   38e14:	adc	r2, r2, r2
   38e18:	subcs	r0, r0, r1, lsl #2
   38e1c:	cmp	r0, r1, lsl #1
   38e20:	adc	r2, r2, r2
   38e24:	subcs	r0, r0, r1, lsl #1
   38e28:	cmp	r0, r1
   38e2c:	adc	r2, r2, r2
   38e30:	subcs	r0, r0, r1
   38e34:	mov	r0, r2
   38e38:	bx	lr
   38e3c:	moveq	r0, #1
   38e40:	movne	r0, #0
   38e44:	bx	lr
   38e48:	clz	r2, r1
   38e4c:	rsb	r2, r2, #31
   38e50:	lsr	r0, r0, r2
   38e54:	bx	lr
   38e58:	cmp	r0, #0
   38e5c:	mvnne	r0, #0
   38e60:	b	39198 <ftello64@plt+0x27ac0>
   38e64:	cmp	r1, #0
   38e68:	beq	38e58 <ftello64@plt+0x27780>
   38e6c:	push	{r0, r1, lr}
   38e70:	bl	38c78 <ftello64@plt+0x275a0>
   38e74:	pop	{r1, r2, lr}
   38e78:	mul	r3, r2, r0
   38e7c:	sub	r1, r1, r3
   38e80:	bx	lr
   38e84:	cmp	r1, #0
   38e88:	beq	39094 <ftello64@plt+0x279bc>
   38e8c:	eor	ip, r0, r1
   38e90:	rsbmi	r1, r1, #0
   38e94:	subs	r2, r1, #1
   38e98:	beq	39060 <ftello64@plt+0x27988>
   38e9c:	movs	r3, r0
   38ea0:	rsbmi	r3, r0, #0
   38ea4:	cmp	r3, r1
   38ea8:	bls	3906c <ftello64@plt+0x27994>
   38eac:	tst	r1, r2
   38eb0:	beq	3907c <ftello64@plt+0x279a4>
   38eb4:	clz	r2, r3
   38eb8:	clz	r0, r1
   38ebc:	sub	r2, r0, r2
   38ec0:	rsbs	r2, r2, #31
   38ec4:	addne	r2, r2, r2, lsl #1
   38ec8:	mov	r0, #0
   38ecc:	addne	pc, pc, r2, lsl #2
   38ed0:	nop			; (mov r0, r0)
   38ed4:	cmp	r3, r1, lsl #31
   38ed8:	adc	r0, r0, r0
   38edc:	subcs	r3, r3, r1, lsl #31
   38ee0:	cmp	r3, r1, lsl #30
   38ee4:	adc	r0, r0, r0
   38ee8:	subcs	r3, r3, r1, lsl #30
   38eec:	cmp	r3, r1, lsl #29
   38ef0:	adc	r0, r0, r0
   38ef4:	subcs	r3, r3, r1, lsl #29
   38ef8:	cmp	r3, r1, lsl #28
   38efc:	adc	r0, r0, r0
   38f00:	subcs	r3, r3, r1, lsl #28
   38f04:	cmp	r3, r1, lsl #27
   38f08:	adc	r0, r0, r0
   38f0c:	subcs	r3, r3, r1, lsl #27
   38f10:	cmp	r3, r1, lsl #26
   38f14:	adc	r0, r0, r0
   38f18:	subcs	r3, r3, r1, lsl #26
   38f1c:	cmp	r3, r1, lsl #25
   38f20:	adc	r0, r0, r0
   38f24:	subcs	r3, r3, r1, lsl #25
   38f28:	cmp	r3, r1, lsl #24
   38f2c:	adc	r0, r0, r0
   38f30:	subcs	r3, r3, r1, lsl #24
   38f34:	cmp	r3, r1, lsl #23
   38f38:	adc	r0, r0, r0
   38f3c:	subcs	r3, r3, r1, lsl #23
   38f40:	cmp	r3, r1, lsl #22
   38f44:	adc	r0, r0, r0
   38f48:	subcs	r3, r3, r1, lsl #22
   38f4c:	cmp	r3, r1, lsl #21
   38f50:	adc	r0, r0, r0
   38f54:	subcs	r3, r3, r1, lsl #21
   38f58:	cmp	r3, r1, lsl #20
   38f5c:	adc	r0, r0, r0
   38f60:	subcs	r3, r3, r1, lsl #20
   38f64:	cmp	r3, r1, lsl #19
   38f68:	adc	r0, r0, r0
   38f6c:	subcs	r3, r3, r1, lsl #19
   38f70:	cmp	r3, r1, lsl #18
   38f74:	adc	r0, r0, r0
   38f78:	subcs	r3, r3, r1, lsl #18
   38f7c:	cmp	r3, r1, lsl #17
   38f80:	adc	r0, r0, r0
   38f84:	subcs	r3, r3, r1, lsl #17
   38f88:	cmp	r3, r1, lsl #16
   38f8c:	adc	r0, r0, r0
   38f90:	subcs	r3, r3, r1, lsl #16
   38f94:	cmp	r3, r1, lsl #15
   38f98:	adc	r0, r0, r0
   38f9c:	subcs	r3, r3, r1, lsl #15
   38fa0:	cmp	r3, r1, lsl #14
   38fa4:	adc	r0, r0, r0
   38fa8:	subcs	r3, r3, r1, lsl #14
   38fac:	cmp	r3, r1, lsl #13
   38fb0:	adc	r0, r0, r0
   38fb4:	subcs	r3, r3, r1, lsl #13
   38fb8:	cmp	r3, r1, lsl #12
   38fbc:	adc	r0, r0, r0
   38fc0:	subcs	r3, r3, r1, lsl #12
   38fc4:	cmp	r3, r1, lsl #11
   38fc8:	adc	r0, r0, r0
   38fcc:	subcs	r3, r3, r1, lsl #11
   38fd0:	cmp	r3, r1, lsl #10
   38fd4:	adc	r0, r0, r0
   38fd8:	subcs	r3, r3, r1, lsl #10
   38fdc:	cmp	r3, r1, lsl #9
   38fe0:	adc	r0, r0, r0
   38fe4:	subcs	r3, r3, r1, lsl #9
   38fe8:	cmp	r3, r1, lsl #8
   38fec:	adc	r0, r0, r0
   38ff0:	subcs	r3, r3, r1, lsl #8
   38ff4:	cmp	r3, r1, lsl #7
   38ff8:	adc	r0, r0, r0
   38ffc:	subcs	r3, r3, r1, lsl #7
   39000:	cmp	r3, r1, lsl #6
   39004:	adc	r0, r0, r0
   39008:	subcs	r3, r3, r1, lsl #6
   3900c:	cmp	r3, r1, lsl #5
   39010:	adc	r0, r0, r0
   39014:	subcs	r3, r3, r1, lsl #5
   39018:	cmp	r3, r1, lsl #4
   3901c:	adc	r0, r0, r0
   39020:	subcs	r3, r3, r1, lsl #4
   39024:	cmp	r3, r1, lsl #3
   39028:	adc	r0, r0, r0
   3902c:	subcs	r3, r3, r1, lsl #3
   39030:	cmp	r3, r1, lsl #2
   39034:	adc	r0, r0, r0
   39038:	subcs	r3, r3, r1, lsl #2
   3903c:	cmp	r3, r1, lsl #1
   39040:	adc	r0, r0, r0
   39044:	subcs	r3, r3, r1, lsl #1
   39048:	cmp	r3, r1
   3904c:	adc	r0, r0, r0
   39050:	subcs	r3, r3, r1
   39054:	cmp	ip, #0
   39058:	rsbmi	r0, r0, #0
   3905c:	bx	lr
   39060:	teq	ip, r0
   39064:	rsbmi	r0, r0, #0
   39068:	bx	lr
   3906c:	movcc	r0, #0
   39070:	asreq	r0, ip, #31
   39074:	orreq	r0, r0, #1
   39078:	bx	lr
   3907c:	clz	r2, r1
   39080:	rsb	r2, r2, #31
   39084:	cmp	ip, #0
   39088:	lsr	r0, r3, r2
   3908c:	rsbmi	r0, r0, #0
   39090:	bx	lr
   39094:	cmp	r0, #0
   39098:	mvngt	r0, #-2147483648	; 0x80000000
   3909c:	movlt	r0, #-2147483648	; 0x80000000
   390a0:	b	39198 <ftello64@plt+0x27ac0>
   390a4:	cmp	r1, #0
   390a8:	beq	39094 <ftello64@plt+0x279bc>
   390ac:	push	{r0, r1, lr}
   390b0:	bl	38e8c <ftello64@plt+0x277b4>
   390b4:	pop	{r1, r2, lr}
   390b8:	mul	r3, r2, r0
   390bc:	sub	r1, r1, r3
   390c0:	bx	lr
   390c4:	cmp	r3, #0
   390c8:	cmpeq	r2, #0
   390cc:	bne	390f0 <ftello64@plt+0x27a18>
   390d0:	cmp	r1, #0
   390d4:	movlt	r1, #-2147483648	; 0x80000000
   390d8:	movlt	r0, #0
   390dc:	blt	390ec <ftello64@plt+0x27a14>
   390e0:	cmpeq	r0, #0
   390e4:	mvnne	r1, #-2147483648	; 0x80000000
   390e8:	mvnne	r0, #0
   390ec:	b	39198 <ftello64@plt+0x27ac0>
   390f0:	sub	sp, sp, #8
   390f4:	push	{sp, lr}
   390f8:	cmp	r1, #0
   390fc:	blt	3911c <ftello64@plt+0x27a44>
   39100:	cmp	r3, #0
   39104:	blt	39150 <ftello64@plt+0x27a78>
   39108:	bl	391a8 <ftello64@plt+0x27ad0>
   3910c:	ldr	lr, [sp, #4]
   39110:	add	sp, sp, #8
   39114:	pop	{r2, r3}
   39118:	bx	lr
   3911c:	rsbs	r0, r0, #0
   39120:	sbc	r1, r1, r1, lsl #1
   39124:	cmp	r3, #0
   39128:	blt	39174 <ftello64@plt+0x27a9c>
   3912c:	bl	391a8 <ftello64@plt+0x27ad0>
   39130:	ldr	lr, [sp, #4]
   39134:	add	sp, sp, #8
   39138:	pop	{r2, r3}
   3913c:	rsbs	r0, r0, #0
   39140:	sbc	r1, r1, r1, lsl #1
   39144:	rsbs	r2, r2, #0
   39148:	sbc	r3, r3, r3, lsl #1
   3914c:	bx	lr
   39150:	rsbs	r2, r2, #0
   39154:	sbc	r3, r3, r3, lsl #1
   39158:	bl	391a8 <ftello64@plt+0x27ad0>
   3915c:	ldr	lr, [sp, #4]
   39160:	add	sp, sp, #8
   39164:	pop	{r2, r3}
   39168:	rsbs	r0, r0, #0
   3916c:	sbc	r1, r1, r1, lsl #1
   39170:	bx	lr
   39174:	rsbs	r2, r2, #0
   39178:	sbc	r3, r3, r3, lsl #1
   3917c:	bl	391a8 <ftello64@plt+0x27ad0>
   39180:	ldr	lr, [sp, #4]
   39184:	add	sp, sp, #8
   39188:	pop	{r2, r3}
   3918c:	rsbs	r2, r2, #0
   39190:	sbc	r3, r3, r3, lsl #1
   39194:	bx	lr
   39198:	push	{r1, lr}
   3919c:	mov	r0, #8
   391a0:	bl	112f4 <raise@plt>
   391a4:	pop	{r1, pc}
   391a8:	cmp	r1, r3
   391ac:	push	{r4, r5, r6, r7, r8, r9, lr}
   391b0:	cmpeq	r0, r2
   391b4:	mov	r4, r0
   391b8:	mov	r5, r1
   391bc:	ldr	r9, [sp, #28]
   391c0:	movcc	r0, #0
   391c4:	movcc	r1, #0
   391c8:	bcc	392c0 <ftello64@plt+0x27be8>
   391cc:	cmp	r3, #0
   391d0:	clzeq	ip, r2
   391d4:	clzne	ip, r3
   391d8:	addeq	ip, ip, #32
   391dc:	cmp	r5, #0
   391e0:	clzeq	r1, r4
   391e4:	addeq	r1, r1, #32
   391e8:	clzne	r1, r5
   391ec:	sub	ip, ip, r1
   391f0:	sub	lr, ip, #32
   391f4:	lsl	r7, r3, ip
   391f8:	rsb	r8, ip, #32
   391fc:	orr	r7, r7, r2, lsl lr
   39200:	orr	r7, r7, r2, lsr r8
   39204:	lsl	r6, r2, ip
   39208:	cmp	r5, r7
   3920c:	cmpeq	r4, r6
   39210:	movcc	r0, #0
   39214:	movcc	r1, #0
   39218:	bcc	39234 <ftello64@plt+0x27b5c>
   3921c:	mov	r3, #1
   39220:	subs	r4, r4, r6
   39224:	lsl	r1, r3, lr
   39228:	lsl	r0, r3, ip
   3922c:	orr	r1, r1, r3, lsr r8
   39230:	sbc	r5, r5, r7
   39234:	cmp	ip, #0
   39238:	beq	392c0 <ftello64@plt+0x27be8>
   3923c:	lsrs	r3, r7, #1
   39240:	rrx	r2, r6
   39244:	mov	r6, ip
   39248:	b	3926c <ftello64@plt+0x27b94>
   3924c:	subs	r4, r4, r2
   39250:	sbc	r5, r5, r3
   39254:	adds	r4, r4, r4
   39258:	adc	r5, r5, r5
   3925c:	adds	r4, r4, #1
   39260:	adc	r5, r5, #0
   39264:	subs	r6, r6, #1
   39268:	beq	39288 <ftello64@plt+0x27bb0>
   3926c:	cmp	r5, r3
   39270:	cmpeq	r4, r2
   39274:	bcs	3924c <ftello64@plt+0x27b74>
   39278:	adds	r4, r4, r4
   3927c:	adc	r5, r5, r5
   39280:	subs	r6, r6, #1
   39284:	bne	3926c <ftello64@plt+0x27b94>
   39288:	lsr	r6, r4, ip
   3928c:	lsr	r7, r5, ip
   39290:	orr	r6, r6, r5, lsl r8
   39294:	adds	r2, r0, r4
   39298:	orr	r6, r6, r5, lsr lr
   3929c:	adc	r3, r1, r5
   392a0:	lsl	r1, r7, ip
   392a4:	orr	r1, r1, r6, lsl lr
   392a8:	lsl	r0, r6, ip
   392ac:	orr	r1, r1, r6, lsr r8
   392b0:	subs	r0, r2, r0
   392b4:	mov	r4, r6
   392b8:	mov	r5, r7
   392bc:	sbc	r1, r3, r1
   392c0:	cmp	r9, #0
   392c4:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   392c8:	strd	r4, [r9]
   392cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   392d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   392d4:	mov	r7, r0
   392d8:	ldr	r6, [pc, #72]	; 39328 <ftello64@plt+0x27c50>
   392dc:	ldr	r5, [pc, #72]	; 3932c <ftello64@plt+0x27c54>
   392e0:	add	r6, pc, r6
   392e4:	add	r5, pc, r5
   392e8:	sub	r6, r6, r5
   392ec:	mov	r8, r1
   392f0:	mov	r9, r2
   392f4:	bl	112a4 <pthread_mutex_unlock@plt-0x20>
   392f8:	asrs	r6, r6, #2
   392fc:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   39300:	mov	r4, #0
   39304:	add	r4, r4, #1
   39308:	ldr	r3, [r5], #4
   3930c:	mov	r2, r9
   39310:	mov	r1, r8
   39314:	mov	r0, r7
   39318:	blx	r3
   3931c:	cmp	r6, r4
   39320:	bne	39304 <ftello64@plt+0x27c2c>
   39324:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39328:	andeq	r1, r1, r8, lsr #24
   3932c:	andeq	r1, r1, r0, lsr #24
   39330:	bx	lr
   39334:	ldr	r3, [pc, #12]	; 39348 <ftello64@plt+0x27c70>
   39338:	mov	r1, #0
   3933c:	add	r3, pc, r3
   39340:	ldr	r2, [r3]
   39344:	b	11594 <__cxa_atexit@plt>
   39348:	andeq	r1, r1, r0, lsr lr
   3934c:	mov	r2, r1
   39350:	mov	r1, r0
   39354:	mov	r0, #3
   39358:	b	1145c <__fxstat64@plt>

Disassembly of section .fini:

0003935c <.fini>:
   3935c:	push	{r3, lr}
   39360:	pop	{r3, pc}
