#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x205b7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x205b940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x204e2d0 .functor NOT 1, L_0x20a8fb0, C4<0>, C4<0>, C4<0>;
L_0x20a8d90 .functor XOR 2, L_0x20a8c30, L_0x20a8cf0, C4<00>, C4<00>;
L_0x20a8ea0 .functor XOR 2, L_0x20a8d90, L_0x20a8e00, C4<00>, C4<00>;
v0x20a4950_0 .net *"_ivl_10", 1 0, L_0x20a8e00;  1 drivers
v0x20a4a50_0 .net *"_ivl_12", 1 0, L_0x20a8ea0;  1 drivers
v0x20a4b30_0 .net *"_ivl_2", 1 0, L_0x20a7d10;  1 drivers
v0x20a4bf0_0 .net *"_ivl_4", 1 0, L_0x20a8c30;  1 drivers
v0x20a4cd0_0 .net *"_ivl_6", 1 0, L_0x20a8cf0;  1 drivers
v0x20a4e00_0 .net *"_ivl_8", 1 0, L_0x20a8d90;  1 drivers
v0x20a4ee0_0 .net "a", 0 0, v0x20a1b60_0;  1 drivers
v0x20a4f80_0 .net "b", 0 0, v0x20a1c00_0;  1 drivers
v0x20a5020_0 .net "c", 0 0, v0x20a1ca0_0;  1 drivers
v0x20a50c0_0 .var "clk", 0 0;
v0x20a5160_0 .net "d", 0 0, v0x20a1de0_0;  1 drivers
v0x20a5200_0 .net "out_pos_dut", 0 0, L_0x20a89b0;  1 drivers
v0x20a52a0_0 .net "out_pos_ref", 0 0, L_0x20a67d0;  1 drivers
v0x20a5340_0 .net "out_sop_dut", 0 0, L_0x20a7860;  1 drivers
v0x20a53e0_0 .net "out_sop_ref", 0 0, L_0x207c310;  1 drivers
v0x20a5480_0 .var/2u "stats1", 223 0;
v0x20a5520_0 .var/2u "strobe", 0 0;
v0x20a55c0_0 .net "tb_match", 0 0, L_0x20a8fb0;  1 drivers
v0x20a5690_0 .net "tb_mismatch", 0 0, L_0x204e2d0;  1 drivers
v0x20a5730_0 .net "wavedrom_enable", 0 0, v0x20a20b0_0;  1 drivers
v0x20a5800_0 .net "wavedrom_title", 511 0, v0x20a2150_0;  1 drivers
L_0x20a7d10 .concat [ 1 1 0 0], L_0x20a67d0, L_0x207c310;
L_0x20a8c30 .concat [ 1 1 0 0], L_0x20a67d0, L_0x207c310;
L_0x20a8cf0 .concat [ 1 1 0 0], L_0x20a89b0, L_0x20a7860;
L_0x20a8e00 .concat [ 1 1 0 0], L_0x20a67d0, L_0x207c310;
L_0x20a8fb0 .cmp/eeq 2, L_0x20a7d10, L_0x20a8ea0;
S_0x205bad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x205b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x204e6b0 .functor AND 1, v0x20a1ca0_0, v0x20a1de0_0, C4<1>, C4<1>;
L_0x204ea90 .functor NOT 1, v0x20a1b60_0, C4<0>, C4<0>, C4<0>;
L_0x204ee70 .functor NOT 1, v0x20a1c00_0, C4<0>, C4<0>, C4<0>;
L_0x204f0f0 .functor AND 1, L_0x204ea90, L_0x204ee70, C4<1>, C4<1>;
L_0x2066340 .functor AND 1, L_0x204f0f0, v0x20a1ca0_0, C4<1>, C4<1>;
L_0x207c310 .functor OR 1, L_0x204e6b0, L_0x2066340, C4<0>, C4<0>;
L_0x20a5c50 .functor NOT 1, v0x20a1c00_0, C4<0>, C4<0>, C4<0>;
L_0x20a5cc0 .functor OR 1, L_0x20a5c50, v0x20a1de0_0, C4<0>, C4<0>;
L_0x20a5dd0 .functor AND 1, v0x20a1ca0_0, L_0x20a5cc0, C4<1>, C4<1>;
L_0x20a5e90 .functor NOT 1, v0x20a1b60_0, C4<0>, C4<0>, C4<0>;
L_0x20a5f60 .functor OR 1, L_0x20a5e90, v0x20a1c00_0, C4<0>, C4<0>;
L_0x20a5fd0 .functor AND 1, L_0x20a5dd0, L_0x20a5f60, C4<1>, C4<1>;
L_0x20a6150 .functor NOT 1, v0x20a1c00_0, C4<0>, C4<0>, C4<0>;
L_0x20a61c0 .functor OR 1, L_0x20a6150, v0x20a1de0_0, C4<0>, C4<0>;
L_0x20a60e0 .functor AND 1, v0x20a1ca0_0, L_0x20a61c0, C4<1>, C4<1>;
L_0x20a6350 .functor NOT 1, v0x20a1b60_0, C4<0>, C4<0>, C4<0>;
L_0x20a6450 .functor OR 1, L_0x20a6350, v0x20a1de0_0, C4<0>, C4<0>;
L_0x20a6510 .functor AND 1, L_0x20a60e0, L_0x20a6450, C4<1>, C4<1>;
L_0x20a66c0 .functor XNOR 1, L_0x20a5fd0, L_0x20a6510, C4<0>, C4<0>;
v0x204dc00_0 .net *"_ivl_0", 0 0, L_0x204e6b0;  1 drivers
v0x204e000_0 .net *"_ivl_12", 0 0, L_0x20a5c50;  1 drivers
v0x204e3e0_0 .net *"_ivl_14", 0 0, L_0x20a5cc0;  1 drivers
v0x204e7c0_0 .net *"_ivl_16", 0 0, L_0x20a5dd0;  1 drivers
v0x204eba0_0 .net *"_ivl_18", 0 0, L_0x20a5e90;  1 drivers
v0x204ef80_0 .net *"_ivl_2", 0 0, L_0x204ea90;  1 drivers
v0x204f200_0 .net *"_ivl_20", 0 0, L_0x20a5f60;  1 drivers
v0x20a00d0_0 .net *"_ivl_24", 0 0, L_0x20a6150;  1 drivers
v0x20a01b0_0 .net *"_ivl_26", 0 0, L_0x20a61c0;  1 drivers
v0x20a0290_0 .net *"_ivl_28", 0 0, L_0x20a60e0;  1 drivers
v0x20a0370_0 .net *"_ivl_30", 0 0, L_0x20a6350;  1 drivers
v0x20a0450_0 .net *"_ivl_32", 0 0, L_0x20a6450;  1 drivers
v0x20a0530_0 .net *"_ivl_36", 0 0, L_0x20a66c0;  1 drivers
L_0x7f4099525018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20a05f0_0 .net *"_ivl_38", 0 0, L_0x7f4099525018;  1 drivers
v0x20a06d0_0 .net *"_ivl_4", 0 0, L_0x204ee70;  1 drivers
v0x20a07b0_0 .net *"_ivl_6", 0 0, L_0x204f0f0;  1 drivers
v0x20a0890_0 .net *"_ivl_8", 0 0, L_0x2066340;  1 drivers
v0x20a0970_0 .net "a", 0 0, v0x20a1b60_0;  alias, 1 drivers
v0x20a0a30_0 .net "b", 0 0, v0x20a1c00_0;  alias, 1 drivers
v0x20a0af0_0 .net "c", 0 0, v0x20a1ca0_0;  alias, 1 drivers
v0x20a0bb0_0 .net "d", 0 0, v0x20a1de0_0;  alias, 1 drivers
v0x20a0c70_0 .net "out_pos", 0 0, L_0x20a67d0;  alias, 1 drivers
v0x20a0d30_0 .net "out_sop", 0 0, L_0x207c310;  alias, 1 drivers
v0x20a0df0_0 .net "pos0", 0 0, L_0x20a5fd0;  1 drivers
v0x20a0eb0_0 .net "pos1", 0 0, L_0x20a6510;  1 drivers
L_0x20a67d0 .functor MUXZ 1, L_0x7f4099525018, L_0x20a5fd0, L_0x20a66c0, C4<>;
S_0x20a1030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x205b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20a1b60_0 .var "a", 0 0;
v0x20a1c00_0 .var "b", 0 0;
v0x20a1ca0_0 .var "c", 0 0;
v0x20a1d40_0 .net "clk", 0 0, v0x20a50c0_0;  1 drivers
v0x20a1de0_0 .var "d", 0 0;
v0x20a1ed0_0 .var/2u "fail", 0 0;
v0x20a1f70_0 .var/2u "fail1", 0 0;
v0x20a2010_0 .net "tb_match", 0 0, L_0x20a8fb0;  alias, 1 drivers
v0x20a20b0_0 .var "wavedrom_enable", 0 0;
v0x20a2150_0 .var "wavedrom_title", 511 0;
E_0x205a120/0 .event negedge, v0x20a1d40_0;
E_0x205a120/1 .event posedge, v0x20a1d40_0;
E_0x205a120 .event/or E_0x205a120/0, E_0x205a120/1;
S_0x20a1360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20a1030;
 .timescale -12 -12;
v0x20a15a0_0 .var/2s "i", 31 0;
E_0x2059fc0 .event posedge, v0x20a1d40_0;
S_0x20a16a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20a1030;
 .timescale -12 -12;
v0x20a18a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20a1980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20a1030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20a2330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x205b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20a6980 .functor NOT 1, v0x20a1b60_0, C4<0>, C4<0>, C4<0>;
L_0x20a6a10 .functor NOT 1, v0x20a1c00_0, C4<0>, C4<0>, C4<0>;
L_0x20a6bb0 .functor AND 1, L_0x20a6980, L_0x20a6a10, C4<1>, C4<1>;
L_0x20a6cc0 .functor AND 1, L_0x20a6bb0, v0x20a1ca0_0, C4<1>, C4<1>;
L_0x20a6ec0 .functor AND 1, L_0x20a6cc0, v0x20a1de0_0, C4<1>, C4<1>;
L_0x20a7090 .functor AND 1, v0x20a1b60_0, v0x20a1c00_0, C4<1>, C4<1>;
L_0x20a7250 .functor AND 1, L_0x20a7090, v0x20a1ca0_0, C4<1>, C4<1>;
L_0x20a7310 .functor NOT 1, v0x20a1de0_0, C4<0>, C4<0>, C4<0>;
L_0x20a73d0 .functor AND 1, L_0x20a7250, L_0x20a7310, C4<1>, C4<1>;
L_0x20a74e0 .functor OR 1, L_0x20a6ec0, L_0x20a73d0, C4<0>, C4<0>;
L_0x20a7650 .functor AND 1, v0x20a1b60_0, v0x20a1c00_0, C4<1>, C4<1>;
L_0x20a76c0 .functor AND 1, L_0x20a7650, v0x20a1ca0_0, C4<1>, C4<1>;
L_0x20a77a0 .functor AND 1, L_0x20a76c0, v0x20a1de0_0, C4<1>, C4<1>;
L_0x20a7860 .functor OR 1, L_0x20a74e0, L_0x20a77a0, C4<0>, C4<0>;
L_0x20a7730 .functor OR 1, v0x20a1b60_0, v0x20a1c00_0, C4<0>, C4<0>;
L_0x20a7a40 .functor OR 1, L_0x20a7730, v0x20a1ca0_0, C4<0>, C4<0>;
L_0x20a7b90 .functor NOT 1, v0x20a1de0_0, C4<0>, C4<0>, C4<0>;
L_0x20a7c00 .functor OR 1, L_0x20a7a40, L_0x20a7b90, C4<0>, C4<0>;
L_0x20a7db0 .functor NOT 1, v0x20a1c00_0, C4<0>, C4<0>, C4<0>;
L_0x20a7e20 .functor OR 1, v0x20a1b60_0, L_0x20a7db0, C4<0>, C4<0>;
L_0x20a7f90 .functor NOT 1, v0x20a1ca0_0, C4<0>, C4<0>, C4<0>;
L_0x20a8000 .functor OR 1, L_0x20a7e20, L_0x20a7f90, C4<0>, C4<0>;
L_0x20a81d0 .functor OR 1, L_0x20a8000, v0x20a1de0_0, C4<0>, C4<0>;
L_0x20a8290 .functor AND 1, L_0x20a7c00, L_0x20a81d0, C4<1>, C4<1>;
L_0x20a8470 .functor NOT 1, v0x20a1b60_0, C4<0>, C4<0>, C4<0>;
L_0x20a84e0 .functor NOT 1, v0x20a1c00_0, C4<0>, C4<0>, C4<0>;
L_0x20a8630 .functor OR 1, L_0x20a8470, L_0x20a84e0, C4<0>, C4<0>;
L_0x20a8740 .functor OR 1, L_0x20a8630, v0x20a1ca0_0, C4<0>, C4<0>;
L_0x20a88f0 .functor OR 1, L_0x20a8740, v0x20a1de0_0, C4<0>, C4<0>;
L_0x20a89b0 .functor AND 1, L_0x20a8290, L_0x20a88f0, C4<1>, C4<1>;
v0x20a24f0_0 .net *"_ivl_0", 0 0, L_0x20a6980;  1 drivers
v0x20a25d0_0 .net *"_ivl_10", 0 0, L_0x20a7090;  1 drivers
v0x20a26b0_0 .net *"_ivl_12", 0 0, L_0x20a7250;  1 drivers
v0x20a27a0_0 .net *"_ivl_14", 0 0, L_0x20a7310;  1 drivers
v0x20a2880_0 .net *"_ivl_16", 0 0, L_0x20a73d0;  1 drivers
v0x20a29b0_0 .net *"_ivl_18", 0 0, L_0x20a74e0;  1 drivers
v0x20a2a90_0 .net *"_ivl_2", 0 0, L_0x20a6a10;  1 drivers
v0x20a2b70_0 .net *"_ivl_20", 0 0, L_0x20a7650;  1 drivers
v0x20a2c50_0 .net *"_ivl_22", 0 0, L_0x20a76c0;  1 drivers
v0x20a2dc0_0 .net *"_ivl_24", 0 0, L_0x20a77a0;  1 drivers
v0x20a2ea0_0 .net *"_ivl_28", 0 0, L_0x20a7730;  1 drivers
v0x20a2f80_0 .net *"_ivl_30", 0 0, L_0x20a7a40;  1 drivers
v0x20a3060_0 .net *"_ivl_32", 0 0, L_0x20a7b90;  1 drivers
v0x20a3140_0 .net *"_ivl_34", 0 0, L_0x20a7c00;  1 drivers
v0x20a3220_0 .net *"_ivl_36", 0 0, L_0x20a7db0;  1 drivers
v0x20a3300_0 .net *"_ivl_38", 0 0, L_0x20a7e20;  1 drivers
v0x20a33e0_0 .net *"_ivl_4", 0 0, L_0x20a6bb0;  1 drivers
v0x20a35d0_0 .net *"_ivl_40", 0 0, L_0x20a7f90;  1 drivers
v0x20a36b0_0 .net *"_ivl_42", 0 0, L_0x20a8000;  1 drivers
v0x20a3790_0 .net *"_ivl_44", 0 0, L_0x20a81d0;  1 drivers
v0x20a3870_0 .net *"_ivl_46", 0 0, L_0x20a8290;  1 drivers
v0x20a3950_0 .net *"_ivl_48", 0 0, L_0x20a8470;  1 drivers
v0x20a3a30_0 .net *"_ivl_50", 0 0, L_0x20a84e0;  1 drivers
v0x20a3b10_0 .net *"_ivl_52", 0 0, L_0x20a8630;  1 drivers
v0x20a3bf0_0 .net *"_ivl_54", 0 0, L_0x20a8740;  1 drivers
v0x20a3cd0_0 .net *"_ivl_56", 0 0, L_0x20a88f0;  1 drivers
v0x20a3db0_0 .net *"_ivl_6", 0 0, L_0x20a6cc0;  1 drivers
v0x20a3e90_0 .net *"_ivl_8", 0 0, L_0x20a6ec0;  1 drivers
v0x20a3f70_0 .net "a", 0 0, v0x20a1b60_0;  alias, 1 drivers
v0x20a4010_0 .net "b", 0 0, v0x20a1c00_0;  alias, 1 drivers
v0x20a4100_0 .net "c", 0 0, v0x20a1ca0_0;  alias, 1 drivers
v0x20a41f0_0 .net "d", 0 0, v0x20a1de0_0;  alias, 1 drivers
v0x20a42e0_0 .net "out_pos", 0 0, L_0x20a89b0;  alias, 1 drivers
v0x20a45b0_0 .net "out_sop", 0 0, L_0x20a7860;  alias, 1 drivers
S_0x20a4730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x205b940;
 .timescale -12 -12;
E_0x20439f0 .event anyedge, v0x20a5520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20a5520_0;
    %nor/r;
    %assign/vec4 v0x20a5520_0, 0;
    %wait E_0x20439f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20a1030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a1ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a1f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20a1030;
T_4 ;
    %wait E_0x205a120;
    %load/vec4 v0x20a2010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20a1ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20a1030;
T_5 ;
    %wait E_0x2059fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %wait E_0x2059fc0;
    %load/vec4 v0x20a1ed0_0;
    %store/vec4 v0x20a1f70_0, 0, 1;
    %fork t_1, S_0x20a1360;
    %jmp t_0;
    .scope S_0x20a1360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20a15a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20a15a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2059fc0;
    %load/vec4 v0x20a15a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a15a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20a15a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20a1030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x205a120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20a1de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20a1c00_0, 0;
    %assign/vec4 v0x20a1b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20a1ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20a1f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x205b940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a50c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20a5520_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x205b940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20a50c0_0;
    %inv;
    %store/vec4 v0x20a50c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x205b940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20a1d40_0, v0x20a5690_0, v0x20a4ee0_0, v0x20a4f80_0, v0x20a5020_0, v0x20a5160_0, v0x20a53e0_0, v0x20a5340_0, v0x20a52a0_0, v0x20a5200_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x205b940;
T_9 ;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x205b940;
T_10 ;
    %wait E_0x205a120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a5480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5480_0, 4, 32;
    %load/vec4 v0x20a55c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5480_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20a5480_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5480_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20a53e0_0;
    %load/vec4 v0x20a53e0_0;
    %load/vec4 v0x20a5340_0;
    %xor;
    %load/vec4 v0x20a53e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5480_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5480_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20a52a0_0;
    %load/vec4 v0x20a52a0_0;
    %load/vec4 v0x20a5200_0;
    %xor;
    %load/vec4 v0x20a52a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5480_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20a5480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20a5480_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response6/top_module.sv";
