;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV @-127, <106
	MOV @-127, <106
	MOV @-127, @-102
	MOV @-127, <106
	DJN 0, -8
	MOV #-137, <104
	ADD 300, 90
	ADD 300, 90
	ADD 300, 90
	MOV #12, @6
	MOV #12, @6
	DJN -1, @-20
	ADD 270, 0
	DJN 0, -8
	SUB -7, <-20
	JMN 300, 90
	MOV -1, <-20
	MOV -427, <-726
	ADD 270, 60
	ADD -977, <-726
	MOV -1, <-20
	MOV -121, 60
	ADD 270, 60
	JMP @-137, 194
	CMP -7, <-420
	CMP #0, -8
	CMP #0, -8
	CMP -7, <-420
	SUB 12, 0
	CMP #0, -8
	SUB 12, 0
	SUB @0, @2
	SUB @0, @2
	SPL <10, <2
	JMP 0, @903
	JMP @-137, @104
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMP <-127, @106
	SUB 2, @0
	SUB 12, 0
	MOV -1, <-20
	MOV -427, <-726
	SUB #270, 60
	MOV -427, <-726
