$date
	Sun Oct  4 14:24:50 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! qp $end
$upscope $end
$scope module main $end
$var wire 1 " clock $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
x!
$end
#12
1!
1"
#16
0!
#20
1!
#24
0!
0"
#28
1!
#32
0!
#36
1!
1"
#40
0!
#48
0"
#60
1!
1"
#64
0!
#68
1!
#72
0!
0"
#76
1!
#80
0!
#84
1!
1"
#88
0!
#96
0"
#108
1!
1"
#112
0!
#116
1!
#120
0!
0"
