// Seed: 3616810597
`timescale 1 ps / 1 ps
module module_0 (
    input  logic id_0,
    output tri0  id_1
);
  logic id_2;
  logic id_3;
  assign id_3 = 'b0;
  logic id_4;
  type_11 id_5 (
      .id_0 (""),
      .id_1 (id_1[1 : 1]),
      .id_2 (1),
      .id_3 (1 >= id_3),
      .id_4 (1),
      .id_5 (1),
      .id_6 (id_1),
      .id_7 (id_4),
      .id_8 (id_2),
      .id_9 (id_4),
      .id_10(1)
  );
endmodule
