
First_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b014  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800b1b0  0800b1b0  0001b1b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b788  0800b788  00020bf8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b788  0800b788  00020bf8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b788  0800b788  00020bf8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b788  0800b788  0001b788  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b78c  0800b78c  0001b78c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000bf8  20000000  0800b790  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c634  20000bf8  0800c388  00020bf8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000d22c  0800c388  0002d22c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020bf8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bca  00000000  00000000  00020c28  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000026f9  00000000  00000000  000347f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001198  00000000  00000000  00036ef0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010a8  00000000  00000000  00038088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022adf  00000000  00000000  00039130  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011a78  00000000  00000000  0005bc0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d62a6  00000000  00000000  0006d687  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014392d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054f4  00000000  00000000  001439a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000bf8 	.word	0x20000bf8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800b194 	.word	0x0800b194

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000bfc 	.word	0x20000bfc
 80001d4:	0800b194 	.word	0x0800b194

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	; 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800033a:	f1a4 0401 	sub.w	r4, r4, #1
 800033e:	d1e9      	bne.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__gedf2>:
 8000998:	f04f 3cff 	mov.w	ip, #4294967295
 800099c:	e006      	b.n	80009ac <__cmpdf2+0x4>
 800099e:	bf00      	nop

080009a0 <__ledf2>:
 80009a0:	f04f 0c01 	mov.w	ip, #1
 80009a4:	e002      	b.n	80009ac <__cmpdf2+0x4>
 80009a6:	bf00      	nop

080009a8 <__cmpdf2>:
 80009a8:	f04f 0c01 	mov.w	ip, #1
 80009ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009bc:	bf18      	it	ne
 80009be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c2:	d01b      	beq.n	80009fc <__cmpdf2+0x54>
 80009c4:	b001      	add	sp, #4
 80009c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ca:	bf0c      	ite	eq
 80009cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d0:	ea91 0f03 	teqne	r1, r3
 80009d4:	bf02      	ittt	eq
 80009d6:	ea90 0f02 	teqeq	r0, r2
 80009da:	2000      	moveq	r0, #0
 80009dc:	4770      	bxeq	lr
 80009de:	f110 0f00 	cmn.w	r0, #0
 80009e2:	ea91 0f03 	teq	r1, r3
 80009e6:	bf58      	it	pl
 80009e8:	4299      	cmppl	r1, r3
 80009ea:	bf08      	it	eq
 80009ec:	4290      	cmpeq	r0, r2
 80009ee:	bf2c      	ite	cs
 80009f0:	17d8      	asrcs	r0, r3, #31
 80009f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009f6:	f040 0001 	orr.w	r0, r0, #1
 80009fa:	4770      	bx	lr
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__cmpdf2+0x64>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d107      	bne.n	8000a1c <__cmpdf2+0x74>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d1d6      	bne.n	80009c4 <__cmpdf2+0x1c>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d0d3      	beq.n	80009c4 <__cmpdf2+0x1c>
 8000a1c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <__aeabi_cdrcmple>:
 8000a24:	4684      	mov	ip, r0
 8000a26:	4610      	mov	r0, r2
 8000a28:	4662      	mov	r2, ip
 8000a2a:	468c      	mov	ip, r1
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4663      	mov	r3, ip
 8000a30:	e000      	b.n	8000a34 <__aeabi_cdcmpeq>
 8000a32:	bf00      	nop

08000a34 <__aeabi_cdcmpeq>:
 8000a34:	b501      	push	{r0, lr}
 8000a36:	f7ff ffb7 	bl	80009a8 <__cmpdf2>
 8000a3a:	2800      	cmp	r0, #0
 8000a3c:	bf48      	it	mi
 8000a3e:	f110 0f00 	cmnmi.w	r0, #0
 8000a42:	bd01      	pop	{r0, pc}

08000a44 <__aeabi_dcmpeq>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff fff4 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a4c:	bf0c      	ite	eq
 8000a4e:	2001      	moveq	r0, #1
 8000a50:	2000      	movne	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmplt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffea 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmple>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffe0 	bl	8000a34 <__aeabi_cdcmpeq>
 8000a74:	bf94      	ite	ls
 8000a76:	2001      	movls	r0, #1
 8000a78:	2000      	movhi	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmpge>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffce 	bl	8000a24 <__aeabi_cdrcmple>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpgt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffc4 	bl	8000a24 <__aeabi_cdrcmple>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2uiz>:
 8000af8:	004a      	lsls	r2, r1, #1
 8000afa:	d211      	bcs.n	8000b20 <__aeabi_d2uiz+0x28>
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d211      	bcs.n	8000b26 <__aeabi_d2uiz+0x2e>
 8000b02:	d50d      	bpl.n	8000b20 <__aeabi_d2uiz+0x28>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d40e      	bmi.n	8000b2c <__aeabi_d2uiz+0x34>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_d2uiz+0x3a>
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0000 	mov.w	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <serialOut>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void serialOut(UART_HandleTypeDef *huart, char _out[], uint32_t len){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	60f8      	str	r0, [r7, #12]
 8000b40:	60b9      	str	r1, [r7, #8]
 8000b42:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(huart, (uint8_t *) _out, len, 100);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	b29a      	uxth	r2, r3
 8000b48:	2364      	movs	r3, #100	; 0x64
 8000b4a:	68b9      	ldr	r1, [r7, #8]
 8000b4c:	68f8      	ldr	r0, [r7, #12]
 8000b4e:	f007 fa75 	bl	800803c <HAL_UART_Transmit>
}
 8000b52:	bf00      	nop
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <printStr>:

void printStr(char str[])
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	serialOut(&huart2, str, strlen(str));
 8000b64:	6878      	ldr	r0, [r7, #4]
 8000b66:	f7ff fb41 	bl	80001ec <strlen>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	461a      	mov	r2, r3
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	4803      	ldr	r0, [pc, #12]	; (8000b80 <printStr+0x24>)
 8000b72:	f7ff ffe1 	bl	8000b38 <serialOut>
}
 8000b76:	bf00      	nop
 8000b78:	3708      	adds	r7, #8
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	2000d15c 	.word	0x2000d15c

08000b84 <printChar>:

void printChar(char chr)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
	char str1[2] = {chr , '\0'};
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	753b      	strb	r3, [r7, #20]
 8000b92:	2300      	movs	r3, #0
 8000b94:	757b      	strb	r3, [r7, #21]
	char str2[5] = "";
 8000b96:	2300      	movs	r3, #0
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	743b      	strb	r3, [r7, #16]
	strcpy(str2,str1);
 8000b9e:	f107 0214 	add.w	r2, r7, #20
 8000ba2:	f107 030c 	add.w	r3, r7, #12
 8000ba6:	4611      	mov	r1, r2
 8000ba8:	4618      	mov	r0, r3
 8000baa:	f008 fc0d 	bl	80093c8 <strcpy>
	serialOut(&huart2, str2, strlen(str2));
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff fb1a 	bl	80001ec <strlen>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	f107 030c 	add.w	r3, r7, #12
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4803      	ldr	r0, [pc, #12]	; (8000bd0 <printChar+0x4c>)
 8000bc2:	f7ff ffb9 	bl	8000b38 <serialOut>
}
 8000bc6:	bf00      	nop
 8000bc8:	3718      	adds	r7, #24
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	2000d15c 	.word	0x2000d15c

08000bd4 <printInt>:

void printInt(int i)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
	char str[5];
	itoa(i, str, 10);
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	220a      	movs	r2, #10
 8000be2:	4619      	mov	r1, r3
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f008 fbe5 	bl	80093b4 <itoa>
	serialOut(&huart2, str, strlen(str));
 8000bea:	f107 0308 	add.w	r3, r7, #8
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fafc 	bl	80001ec <strlen>
 8000bf4:	4602      	mov	r2, r0
 8000bf6:	f107 0308 	add.w	r3, r7, #8
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4803      	ldr	r0, [pc, #12]	; (8000c0c <printInt+0x38>)
 8000bfe:	f7ff ff9b 	bl	8000b38 <serialOut>
}
 8000c02:	bf00      	nop
 8000c04:	3710      	adds	r7, #16
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	2000d15c 	.word	0x2000d15c

08000c10 <printStrLn>:

/**
 * Print string and go to next line (currently broken)
 */
void printStrLn(char str[])
{
 8000c10:	b5b0      	push	{r4, r5, r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	466b      	mov	r3, sp
 8000c1a:	461d      	mov	r5, r3
	char newstr[strlen(str)+5];
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f7ff fae5 	bl	80001ec <strlen>
 8000c22:	4603      	mov	r3, r0
 8000c24:	1d58      	adds	r0, r3, #5
 8000c26:	4603      	mov	r3, r0
 8000c28:	3b01      	subs	r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	f04f 0200 	mov.w	r2, #0
 8000c32:	f04f 0300 	mov.w	r3, #0
 8000c36:	f04f 0400 	mov.w	r4, #0
 8000c3a:	00d4      	lsls	r4, r2, #3
 8000c3c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000c40:	00cb      	lsls	r3, r1, #3
 8000c42:	4601      	mov	r1, r0
 8000c44:	f04f 0200 	mov.w	r2, #0
 8000c48:	f04f 0300 	mov.w	r3, #0
 8000c4c:	f04f 0400 	mov.w	r4, #0
 8000c50:	00d4      	lsls	r4, r2, #3
 8000c52:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000c56:	00cb      	lsls	r3, r1, #3
 8000c58:	1dc3      	adds	r3, r0, #7
 8000c5a:	08db      	lsrs	r3, r3, #3
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	ebad 0d03 	sub.w	sp, sp, r3
 8000c62:	466b      	mov	r3, sp
 8000c64:	3300      	adds	r3, #0
 8000c66:	60bb      	str	r3, [r7, #8]
	strcpy(newstr, str);
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	6879      	ldr	r1, [r7, #4]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f008 fbab 	bl	80093c8 <strcpy>
	strcat(newstr, "\r\n");
 8000c72:	68bc      	ldr	r4, [r7, #8]
 8000c74:	4620      	mov	r0, r4
 8000c76:	f7ff fab9 	bl	80001ec <strlen>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4423      	add	r3, r4
 8000c7e:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <printStrLn+0x98>)
 8000c80:	8811      	ldrh	r1, [r2, #0]
 8000c82:	7892      	ldrb	r2, [r2, #2]
 8000c84:	8019      	strh	r1, [r3, #0]
 8000c86:	709a      	strb	r2, [r3, #2]
	serialOut(&huart2, str, strlen(newstr));
 8000c88:	68bb      	ldr	r3, [r7, #8]
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff faae 	bl	80001ec <strlen>
 8000c90:	4603      	mov	r3, r0
 8000c92:	461a      	mov	r2, r3
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	4805      	ldr	r0, [pc, #20]	; (8000cac <printStrLn+0x9c>)
 8000c98:	f7ff ff4e 	bl	8000b38 <serialOut>
 8000c9c:	46ad      	mov	sp, r5
}
 8000c9e:	bf00      	nop
 8000ca0:	3710      	adds	r7, #16
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	0800b1b0 	.word	0x0800b1b0
 8000cac:	2000d15c 	.word	0x2000d15c

08000cb0 <printWaveform>:

void printWaveform(short data[], int size)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b084      	sub	sp, #16
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	6039      	str	r1, [r7, #0]
	for(int i = 0; i<size; i++)
 8000cba:	2300      	movs	r3, #0
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	e00e      	b.n	8000cde <printWaveform+0x2e>
	{
		printStr("|");
 8000cc0:	480b      	ldr	r0, [pc, #44]	; (8000cf0 <printWaveform+0x40>)
 8000cc2:	f7ff ff4b 	bl	8000b5c <printStr>
		printInt(data[i]);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ff7e 	bl	8000bd4 <printInt>
	for(int i = 0; i<size; i++)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	60fb      	str	r3, [r7, #12]
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	dbec      	blt.n	8000cc0 <printWaveform+0x10>
	}
}
 8000ce6:	bf00      	nop
 8000ce8:	3710      	adds	r7, #16
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	0800b1b4 	.word	0x0800b1b4

08000cf4 <readSerial>:
 * Read "readsize" number of characters from serial port, and outputs to outputString
 * Returns 1 if timed out, else 0
 * printchar echoes the typed character back to the PC
 */
int readSerial(char* outputString, int readsize, int timeout, int printchar)
{
 8000cf4:	b5b0      	push	{r4, r5, r7, lr}
 8000cf6:	b08c      	sub	sp, #48	; 0x30
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
 8000d00:	603b      	str	r3, [r7, #0]
 8000d02:	466b      	mov	r3, sp
 8000d04:	461d      	mov	r5, r3
	int starttime = HAL_GetTick();
 8000d06:	f001 fd57 	bl	80027b8 <HAL_GetTick>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	61fb      	str	r3, [r7, #28]
	char rxedString[readsize+1];
 8000d0e:	68bb      	ldr	r3, [r7, #8]
 8000d10:	1c58      	adds	r0, r3, #1
 8000d12:	1e43      	subs	r3, r0, #1
 8000d14:	61bb      	str	r3, [r7, #24]
 8000d16:	4603      	mov	r3, r0
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f04f 0200 	mov.w	r2, #0
 8000d1e:	f04f 0300 	mov.w	r3, #0
 8000d22:	f04f 0400 	mov.w	r4, #0
 8000d26:	00d4      	lsls	r4, r2, #3
 8000d28:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d2c:	00cb      	lsls	r3, r1, #3
 8000d2e:	4603      	mov	r3, r0
 8000d30:	4619      	mov	r1, r3
 8000d32:	f04f 0200 	mov.w	r2, #0
 8000d36:	f04f 0300 	mov.w	r3, #0
 8000d3a:	f04f 0400 	mov.w	r4, #0
 8000d3e:	00d4      	lsls	r4, r2, #3
 8000d40:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8000d44:	00cb      	lsls	r3, r1, #3
 8000d46:	4603      	mov	r3, r0
 8000d48:	3307      	adds	r3, #7
 8000d4a:	08db      	lsrs	r3, r3, #3
 8000d4c:	00db      	lsls	r3, r3, #3
 8000d4e:	ebad 0d03 	sub.w	sp, sp, r3
 8000d52:	466b      	mov	r3, sp
 8000d54:	3300      	adds	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
	for(int i = 0; i<readsize; i++)
 8000d58:	2300      	movs	r3, #0
 8000d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8000d5c:	e007      	b.n	8000d6e <readSerial+0x7a>
	{
		rxedString[i] = '#';
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d62:	4413      	add	r3, r2
 8000d64:	2223      	movs	r2, #35	; 0x23
 8000d66:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<readsize; i++)
 8000d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	429a      	cmp	r2, r3
 8000d74:	dbf3      	blt.n	8000d5e <readSerial+0x6a>
	}
	char rxedChar[1] = "#";
 8000d76:	2323      	movs	r3, #35	; 0x23
 8000d78:	743b      	strb	r3, [r7, #16]
	int charnum = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	62bb      	str	r3, [r7, #40]	; 0x28
	while (1)
	{
		  HAL_UART_Receive(&huart2, (uint8_t *)rxedChar, 1, 100);
 8000d7e:	f107 0110 	add.w	r1, r7, #16
 8000d82:	2364      	movs	r3, #100	; 0x64
 8000d84:	2201      	movs	r2, #1
 8000d86:	482b      	ldr	r0, [pc, #172]	; (8000e34 <readSerial+0x140>)
 8000d88:	f007 f9ec 	bl	8008164 <HAL_UART_Receive>

		  if (rxedChar[0] == '\n' || rxedChar[0] == '\r' || rxedChar[0] == ' ') {
 8000d8c:	7c3b      	ldrb	r3, [r7, #16]
 8000d8e:	2b0a      	cmp	r3, #10
 8000d90:	d02b      	beq.n	8000dea <readSerial+0xf6>
 8000d92:	7c3b      	ldrb	r3, [r7, #16]
 8000d94:	2b0d      	cmp	r3, #13
 8000d96:	d028      	beq.n	8000dea <readSerial+0xf6>
 8000d98:	7c3b      	ldrb	r3, [r7, #16]
 8000d9a:	2b20      	cmp	r3, #32
 8000d9c:	d025      	beq.n	8000dea <readSerial+0xf6>
			  break;
		  }

		  if(rxedChar[0] != '#')
 8000d9e:	7c3b      	ldrb	r3, [r7, #16]
 8000da0:	2b23      	cmp	r3, #35	; 0x23
 8000da2:	d011      	beq.n	8000dc8 <readSerial+0xd4>
		  {
			  rxedString[charnum] = rxedChar[0];
 8000da4:	7c39      	ldrb	r1, [r7, #16]
 8000da6:	697a      	ldr	r2, [r7, #20]
 8000da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000daa:	4413      	add	r3, r2
 8000dac:	460a      	mov	r2, r1
 8000dae:	701a      	strb	r2, [r3, #0]
			  charnum += 1;
 8000db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000db2:	3301      	adds	r3, #1
 8000db4:	62bb      	str	r3, [r7, #40]	; 0x28
			  if(printchar == 1)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	d103      	bne.n	8000dc4 <readSerial+0xd0>
			  {
				  printChar(rxedChar[0]);
 8000dbc:	7c3b      	ldrb	r3, [r7, #16]
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f7ff fee0 	bl	8000b84 <printChar>
			  }
			  rxedChar[0] = '#';
 8000dc4:	2323      	movs	r3, #35	; 0x23
 8000dc6:	743b      	strb	r3, [r7, #16]
		  }

		  if(rxedString[readsize-1] != '#')
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	697a      	ldr	r2, [r7, #20]
 8000dce:	5cd3      	ldrb	r3, [r2, r3]
 8000dd0:	2b23      	cmp	r3, #35	; 0x23
 8000dd2:	d109      	bne.n	8000de8 <readSerial+0xf4>
		  {
			  break; //String is full
		  }

		  if(HAL_GetTick()-starttime > timeout)
 8000dd4:	f001 fcf0 	bl	80027b8 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	69fb      	ldr	r3, [r7, #28]
 8000ddc:	1ad2      	subs	r2, r2, r3
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d9cc      	bls.n	8000d7e <readSerial+0x8a>
		  {
			  return 1;
 8000de4:	2301      	movs	r3, #1
 8000de6:	e020      	b.n	8000e2a <readSerial+0x136>
			  break; //String is full
 8000de8:	bf00      	nop
		  }
	}

	int truesize = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i<readsize; i++)
 8000dee:	2300      	movs	r3, #0
 8000df0:	623b      	str	r3, [r7, #32]
 8000df2:	e00b      	b.n	8000e0c <readSerial+0x118>
	{
		if(rxedString[i] != '#')
 8000df4:	697a      	ldr	r2, [r7, #20]
 8000df6:	6a3b      	ldr	r3, [r7, #32]
 8000df8:	4413      	add	r3, r2
 8000dfa:	781b      	ldrb	r3, [r3, #0]
 8000dfc:	2b23      	cmp	r3, #35	; 0x23
 8000dfe:	d002      	beq.n	8000e06 <readSerial+0x112>
		{
			truesize += 1;
 8000e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e02:	3301      	adds	r3, #1
 8000e04:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i<readsize; i++)
 8000e06:	6a3b      	ldr	r3, [r7, #32]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	623b      	str	r3, [r7, #32]
 8000e0c:	6a3a      	ldr	r2, [r7, #32]
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	dbef      	blt.n	8000df4 <readSerial+0x100>
		}
	}
	rxedString[truesize] = 0; //Terminates string correctly
 8000e14:	697a      	ldr	r2, [r7, #20]
 8000e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e18:	4413      	add	r3, r2
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	701a      	strb	r2, [r3, #0]

	strcpy(outputString, rxedString);
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	4619      	mov	r1, r3
 8000e22:	68f8      	ldr	r0, [r7, #12]
 8000e24:	f008 fad0 	bl	80093c8 <strcpy>
	return 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	46ad      	mov	sp, r5
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3730      	adds	r7, #48	; 0x30
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bdb0      	pop	{r4, r5, r7, pc}
 8000e34:	2000d15c 	.word	0x2000d15c

08000e38 <compressWaveform>:

/**
 * Either extrapolates between samples to fit resolution_x or uses multiple samples per pixel
 */
void compressWaveform(short* data, short *newdata, int samples_taken, int resolution_x, int output_offset)
{
 8000e38:	b5b0      	push	{r4, r5, r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
 8000e44:	603b      	str	r3, [r7, #0]
	if(debug)
 8000e46:	4b25      	ldr	r3, [pc, #148]	; (8000edc <compressWaveform+0xa4>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d002      	beq.n	8000e54 <compressWaveform+0x1c>
	{
		printStrLn("Compressing waveform...");
 8000e4e:	4824      	ldr	r0, [pc, #144]	; (8000ee0 <compressWaveform+0xa8>)
 8000e50:	f7ff fede 	bl	8000c10 <printStrLn>
	}
	for(int current_pixel = 0; current_pixel<resolution_x; current_pixel++)
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	e030      	b.n	8000ebc <compressWaveform+0x84>
	{
		newdata[current_pixel+output_offset] = data[(int)(((double)current_pixel/resolution_x)*samples_taken)];
 8000e5a:	6978      	ldr	r0, [r7, #20]
 8000e5c:	f7ff fb20 	bl	80004a0 <__aeabi_i2d>
 8000e60:	4604      	mov	r4, r0
 8000e62:	460d      	mov	r5, r1
 8000e64:	6838      	ldr	r0, [r7, #0]
 8000e66:	f7ff fb1b 	bl	80004a0 <__aeabi_i2d>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	4620      	mov	r0, r4
 8000e70:	4629      	mov	r1, r5
 8000e72:	f7ff fca9 	bl	80007c8 <__aeabi_ddiv>
 8000e76:	4603      	mov	r3, r0
 8000e78:	460c      	mov	r4, r1
 8000e7a:	4625      	mov	r5, r4
 8000e7c:	461c      	mov	r4, r3
 8000e7e:	6878      	ldr	r0, [r7, #4]
 8000e80:	f7ff fb0e 	bl	80004a0 <__aeabi_i2d>
 8000e84:	4602      	mov	r2, r0
 8000e86:	460b      	mov	r3, r1
 8000e88:	4620      	mov	r0, r4
 8000e8a:	4629      	mov	r1, r5
 8000e8c:	f7ff fb72 	bl	8000574 <__aeabi_dmul>
 8000e90:	4603      	mov	r3, r0
 8000e92:	460c      	mov	r4, r1
 8000e94:	4618      	mov	r0, r3
 8000e96:	4621      	mov	r1, r4
 8000e98:	f7ff fe06 	bl	8000aa8 <__aeabi_d2iz>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	005b      	lsls	r3, r3, #1
 8000ea0:	68fa      	ldr	r2, [r7, #12]
 8000ea2:	441a      	add	r2, r3
 8000ea4:	6979      	ldr	r1, [r7, #20]
 8000ea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ea8:	440b      	add	r3, r1
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	440b      	add	r3, r1
 8000eb0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000eb4:	801a      	strh	r2, [r3, #0]
	for(int current_pixel = 0; current_pixel<resolution_x; current_pixel++)
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	697a      	ldr	r2, [r7, #20]
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	dbca      	blt.n	8000e5a <compressWaveform+0x22>
	}
	if(debug)
 8000ec4:	4b05      	ldr	r3, [pc, #20]	; (8000edc <compressWaveform+0xa4>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d002      	beq.n	8000ed2 <compressWaveform+0x9a>
	{
		printStrLn("Compression complete \n\r");
 8000ecc:	4805      	ldr	r0, [pc, #20]	; (8000ee4 <compressWaveform+0xac>)
 8000ece:	f7ff fe9f 	bl	8000c10 <printStrLn>
			current_pixel++;
		}
		newdata[current_pixel] += data[current_sample];
		current_sample++;
	}*/
}
 8000ed2:	bf00      	nop
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bdb0      	pop	{r4, r5, r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000c14 	.word	0x20000c14
 8000ee0:	0800b1b8 	.word	0x0800b1b8
 8000ee4:	0800b1d0 	.word	0x0800b1d0

08000ee8 <getDataAndWait>:

void getDataAndWait(short* data, int samples)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
	sample_completed = 0;
 8000ef2:	4b0b      	ldr	r3, [pc, #44]	; (8000f20 <getDataAndWait+0x38>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, samples);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	6879      	ldr	r1, [r7, #4]
 8000efe:	4809      	ldr	r0, [pc, #36]	; (8000f24 <getDataAndWait+0x3c>)
 8000f00:	f002 f8c4 	bl	800308c <HAL_ADC_Start_DMA>
	while(sample_completed == 0)
 8000f04:	e001      	b.n	8000f0a <getDataAndWait+0x22>
	{
		int a = 1;
 8000f06:	2301      	movs	r3, #1
 8000f08:	60fb      	str	r3, [r7, #12]
	while(sample_completed == 0)
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <getDataAndWait+0x38>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0f9      	beq.n	8000f06 <getDataAndWait+0x1e>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 8000f12:	4804      	ldr	r0, [pc, #16]	; (8000f24 <getDataAndWait+0x3c>)
 8000f14:	f002 f9d6 	bl	80032c4 <HAL_ADC_Stop_DMA>
}
 8000f18:	bf00      	nop
 8000f1a:	3710      	adds	r7, #16
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000c24 	.word	0x20000c24
 8000f24:	20000d2c 	.word	0x20000d2c

08000f28 <getTriggeredWaveform>:

int getTriggeredWaveform(short* data_out, int resolution_x, double sample_time)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	ed87 0b00 	vstr	d0, [r7]
	interrupted = 0;
 8000f36:	4b23      	ldr	r3, [pc, #140]	; (8000fc4 <getTriggeredWaveform+0x9c>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
	char rx[2];
	HAL_UART_Receive_IT(&huart2,rx,1);
 8000f3c:	f107 0310 	add.w	r3, r7, #16
 8000f40:	2201      	movs	r2, #1
 8000f42:	4619      	mov	r1, r3
 8000f44:	4820      	ldr	r0, [pc, #128]	; (8000fc8 <getTriggeredWaveform+0xa0>)
 8000f46:	f007 f9de 	bl	8008306 <HAL_UART_Receive_IT>
	HAL_ADC_Start(&hadc1);
 8000f4a:	4820      	ldr	r0, [pc, #128]	; (8000fcc <getTriggeredWaveform+0xa4>)
 8000f4c:	f001 fe58 	bl	8002c00 <HAL_ADC_Start>
	while(1)
	{
		HAL_ADC_PollForConversion(&hadc1, 10);
 8000f50:	210a      	movs	r1, #10
 8000f52:	481e      	ldr	r0, [pc, #120]	; (8000fcc <getTriggeredWaveform+0xa4>)
 8000f54:	f001 ffa0 	bl	8002e98 <HAL_ADC_PollForConversion>
		uint32_t value = HAL_ADC_GetValue(&hadc1);
 8000f58:	481c      	ldr	r0, [pc, #112]	; (8000fcc <getTriggeredWaveform+0xa4>)
 8000f5a:	f002 fa15 	bl	8003388 <HAL_ADC_GetValue>
 8000f5e:	6178      	str	r0, [r7, #20]
		if(trigger_rising == 1)
 8000f60:	4b1b      	ldr	r3, [pc, #108]	; (8000fd0 <getTriggeredWaveform+0xa8>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	2b01      	cmp	r3, #1
 8000f66:	d109      	bne.n	8000f7c <getTriggeredWaveform+0x54>
		{
			if(value > trigger_level)
 8000f68:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <getTriggeredWaveform+0xac>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d90d      	bls.n	8000f90 <getTriggeredWaveform+0x68>
			{
				HAL_ADC_Stop(&hadc1);
 8000f74:	4815      	ldr	r0, [pc, #84]	; (8000fcc <getTriggeredWaveform+0xa4>)
 8000f76:	f001 ff59 	bl	8002e2c <HAL_ADC_Stop>
				break;
 8000f7a:	e00f      	b.n	8000f9c <getTriggeredWaveform+0x74>
			}
		}
		else
		{
			if(value < trigger_level)
 8000f7c:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <getTriggeredWaveform+0xac>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	461a      	mov	r2, r3
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d203      	bcs.n	8000f90 <getTriggeredWaveform+0x68>
			{
				HAL_ADC_Stop(&hadc1);
 8000f88:	4810      	ldr	r0, [pc, #64]	; (8000fcc <getTriggeredWaveform+0xa4>)
 8000f8a:	f001 ff4f 	bl	8002e2c <HAL_ADC_Stop>
				break;
 8000f8e:	e005      	b.n	8000f9c <getTriggeredWaveform+0x74>
			}
		}
		if(interrupted == 1)
 8000f90:	4b0c      	ldr	r3, [pc, #48]	; (8000fc4 <getTriggeredWaveform+0x9c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d000      	beq.n	8000f9a <getTriggeredWaveform+0x72>
	{
 8000f98:	e7da      	b.n	8000f50 <getTriggeredWaveform+0x28>
		{
			break;
 8000f9a:	bf00      	nop
		}
	}
	if(interrupted == 0)
 8000f9c:	4b09      	ldr	r3, [pc, #36]	; (8000fc4 <getTriggeredWaveform+0x9c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d107      	bne.n	8000fb4 <getTriggeredWaveform+0x8c>
	{
		getWaveform(data_out, resolution_x, sample_time);
 8000fa4:	ed97 0b00 	vldr	d0, [r7]
 8000fa8:	68b9      	ldr	r1, [r7, #8]
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f000 f814 	bl	8000fd8 <getWaveform>
		return 1;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e003      	b.n	8000fbc <getTriggeredWaveform+0x94>
	}
	else
	{
		HAL_UART_AbortReceive_IT(&huart2);
 8000fb4:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <getTriggeredWaveform+0xa0>)
 8000fb6:	f007 f9e3 	bl	8008380 <HAL_UART_AbortReceive_IT>
		return 0;
 8000fba:	2300      	movs	r3, #0
	}
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	3718      	adds	r7, #24
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}
 8000fc4:	20000a18 	.word	0x20000a18
 8000fc8:	2000d15c 	.word	0x2000d15c
 8000fcc:	20000d2c 	.word	0x20000d2c
 8000fd0:	20000a14 	.word	0x20000a14
 8000fd4:	20000a10 	.word	0x20000a10

08000fd8 <getWaveform>:

/**
 * Get the set amount of samples in the timeframe, and store in data
 */
void getWaveform(short* data_out, int resolution_x, double sample_time)
{
 8000fd8:	b5b0      	push	{r4, r5, r7, lr}
 8000fda:	b090      	sub	sp, #64	; 0x40
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	ed87 0b00 	vstr	d0, [r7]

	//samples_needed = 220000*timeframe*0.001;
	//printInt(samples_needed);
	//int samples_needed = (double)samples_per_ms*timeframe;

	int samples_needed = (sample_time/7.96)*MAX_SAMPLES; //At 19.5 cycles per reading, 25000 samples are taken in 25.1ms
 8000fe6:	a396      	add	r3, pc, #600	; (adr r3, 8001240 <getWaveform+0x268>)
 8000fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fec:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ff0:	f7ff fbea 	bl	80007c8 <__aeabi_ddiv>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	460c      	mov	r4, r1
 8000ff8:	4625      	mov	r5, r4
 8000ffa:	461c      	mov	r4, r3
 8000ffc:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff fa4d 	bl	80004a0 <__aeabi_i2d>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	4620      	mov	r0, r4
 800100c:	4629      	mov	r1, r5
 800100e:	f7ff fab1 	bl	8000574 <__aeabi_dmul>
 8001012:	4603      	mov	r3, r0
 8001014:	460c      	mov	r4, r1
 8001016:	4618      	mov	r0, r3
 8001018:	4621      	mov	r1, r4
 800101a:	f7ff fd45 	bl	8000aa8 <__aeabi_d2iz>
 800101e:	4603      	mov	r3, r0
 8001020:	633b      	str	r3, [r7, #48]	; 0x30
	if(samples_needed < MAX_SAMPLES)
 8001022:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8001026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001028:	4293      	cmp	r3, r2
 800102a:	da3b      	bge.n	80010a4 <getWaveform+0xcc>
	{
		if(debug)
 800102c:	4b7a      	ldr	r3, [pc, #488]	; (8001218 <getWaveform+0x240>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d008      	beq.n	8001046 <getWaveform+0x6e>
		{
			printStr("High sample rate mode\n\r");
 8001034:	4879      	ldr	r0, [pc, #484]	; (800121c <getWaveform+0x244>)
 8001036:	f7ff fd91 	bl	8000b5c <printStr>
			printInt(samples_needed);
 800103a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800103c:	f7ff fdca 	bl	8000bd4 <printInt>
			printStr(" samples needed\n\r");
 8001040:	4877      	ldr	r0, [pc, #476]	; (8001220 <getWaveform+0x248>)
 8001042:	f7ff fd8b 	bl	8000b5c <printStr>
		}
		sample_completed = 0;
 8001046:	4b77      	ldr	r3, [pc, #476]	; (8001224 <getWaveform+0x24c>)
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data, samples_needed);
 800104c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800104e:	461a      	mov	r2, r3
 8001050:	4975      	ldr	r1, [pc, #468]	; (8001228 <getWaveform+0x250>)
 8001052:	4876      	ldr	r0, [pc, #472]	; (800122c <getWaveform+0x254>)
 8001054:	f002 f81a 	bl	800308c <HAL_ADC_Start_DMA>
		unsigned long t1 = DWT->CYCCNT; //32400
 8001058:	4b75      	ldr	r3, [pc, #468]	; (8001230 <getWaveform+0x258>)
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	61fb      	str	r3, [r7, #28]
		while(sample_completed == 0)
 800105e:	e001      	b.n	8001064 <getWaveform+0x8c>
		{
			int a = 1;
 8001060:	2301      	movs	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
		while(sample_completed == 0)
 8001064:	4b6f      	ldr	r3, [pc, #444]	; (8001224 <getWaveform+0x24c>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0f9      	beq.n	8001060 <getWaveform+0x88>
		}
		unsigned long time2 = (DWT->CYCCNT);
 800106c:	4b70      	ldr	r3, [pc, #448]	; (8001230 <getWaveform+0x258>)
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	61bb      	str	r3, [r7, #24]
		HAL_ADC_Stop_DMA(&hadc1);
 8001072:	486e      	ldr	r0, [pc, #440]	; (800122c <getWaveform+0x254>)
 8001074:	f002 f926 	bl	80032c4 <HAL_ADC_Stop_DMA>
		//printStr("Time:");
		//printInt(time2);
		/*
		printStr("Time2:");
		printInt(t1);*/
		if(debug)
 8001078:	4b67      	ldr	r3, [pc, #412]	; (8001218 <getWaveform+0x240>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d008      	beq.n	8001092 <getWaveform+0xba>
		{
			printStr("time delta:");
 8001080:	486c      	ldr	r0, [pc, #432]	; (8001234 <getWaveform+0x25c>)
 8001082:	f7ff fd6b 	bl	8000b5c <printStr>
			printInt(time2-t1);
 8001086:	69ba      	ldr	r2, [r7, #24]
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	1ad3      	subs	r3, r2, r3
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fda1 	bl	8000bd4 <printInt>

		//HAL_ADC_Start_IT(&hadc1);
		//printStr("Data:");
		//printInt(data[0]);

		compressWaveform(data, data_out, samples_needed, resolution_x, 0);
 8001092:	2300      	movs	r3, #0
 8001094:	9300      	str	r3, [sp, #0]
 8001096:	68bb      	ldr	r3, [r7, #8]
 8001098:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800109a:	68f9      	ldr	r1, [r7, #12]
 800109c:	4862      	ldr	r0, [pc, #392]	; (8001228 <getWaveform+0x250>)
 800109e:	f7ff fecb 	bl	8000e38 <compressWaveform>
			printInt(datasets_done);
			printStr(" out of ");
			printInt(datasets_needed);*/
		}
	}
}
 80010a2:	e0b4      	b.n	800120e <getWaveform+0x236>
		if(debug)
 80010a4:	4b5c      	ldr	r3, [pc, #368]	; (8001218 <getWaveform+0x240>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d008      	beq.n	80010be <getWaveform+0xe6>
			printStr("mode 2\n\r");
 80010ac:	4862      	ldr	r0, [pc, #392]	; (8001238 <getWaveform+0x260>)
 80010ae:	f7ff fd55 	bl	8000b5c <printStr>
			printInt(samples_needed);
 80010b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010b4:	f7ff fd8e 	bl	8000bd4 <printInt>
			printStr(" samples needed\n\r");
 80010b8:	4859      	ldr	r0, [pc, #356]	; (8001220 <getWaveform+0x248>)
 80010ba:	f7ff fd4f 	bl	8000b5c <printStr>
		double datasets_needed = (double)samples_needed/MAX_SAMPLES;
 80010be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010c0:	f7ff f9ee 	bl	80004a0 <__aeabi_i2d>
 80010c4:	4604      	mov	r4, r0
 80010c6:	460d      	mov	r5, r1
 80010c8:	f246 13a8 	movw	r3, #25000	; 0x61a8
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff f9e7 	bl	80004a0 <__aeabi_i2d>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4620      	mov	r0, r4
 80010d8:	4629      	mov	r1, r5
 80010da:	f7ff fb75 	bl	80007c8 <__aeabi_ddiv>
 80010de:	4603      	mov	r3, r0
 80010e0:	460c      	mov	r4, r1
 80010e2:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
		int datasets_done = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	637b      	str	r3, [r7, #52]	; 0x34
		int samples_per_dataset = ((double)MAX_SAMPLES/samples_needed)*resolution_x;
 80010ea:	f246 13a8 	movw	r3, #25000	; 0x61a8
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff f9d6 	bl	80004a0 <__aeabi_i2d>
 80010f4:	4604      	mov	r4, r0
 80010f6:	460d      	mov	r5, r1
 80010f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80010fa:	f7ff f9d1 	bl	80004a0 <__aeabi_i2d>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4620      	mov	r0, r4
 8001104:	4629      	mov	r1, r5
 8001106:	f7ff fb5f 	bl	80007c8 <__aeabi_ddiv>
 800110a:	4603      	mov	r3, r0
 800110c:	460c      	mov	r4, r1
 800110e:	4625      	mov	r5, r4
 8001110:	461c      	mov	r4, r3
 8001112:	68b8      	ldr	r0, [r7, #8]
 8001114:	f7ff f9c4 	bl	80004a0 <__aeabi_i2d>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4620      	mov	r0, r4
 800111e:	4629      	mov	r1, r5
 8001120:	f7ff fa28 	bl	8000574 <__aeabi_dmul>
 8001124:	4603      	mov	r3, r0
 8001126:	460c      	mov	r4, r1
 8001128:	4618      	mov	r0, r3
 800112a:	4621      	mov	r1, r4
 800112c:	f7ff fcbc 	bl	8000aa8 <__aeabi_d2iz>
 8001130:	4603      	mov	r3, r0
 8001132:	627b      	str	r3, [r7, #36]	; 0x24
		while(datasets_done < datasets_needed)
 8001134:	e05d      	b.n	80011f2 <getWaveform+0x21a>
			sample_completed = 0;
 8001136:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <getWaveform+0x24c>)
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
			if(datasets_needed - datasets_done > 1)
 800113c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800113e:	f7ff f9af 	bl	80004a0 <__aeabi_i2d>
 8001142:	4603      	mov	r3, r0
 8001144:	460c      	mov	r4, r1
 8001146:	461a      	mov	r2, r3
 8001148:	4623      	mov	r3, r4
 800114a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800114e:	f7ff f859 	bl	8000204 <__aeabi_dsub>
 8001152:	4603      	mov	r3, r0
 8001154:	460c      	mov	r4, r1
 8001156:	4618      	mov	r0, r3
 8001158:	4621      	mov	r1, r4
 800115a:	f04f 0200 	mov.w	r2, #0
 800115e:	4b37      	ldr	r3, [pc, #220]	; (800123c <getWaveform+0x264>)
 8001160:	f7ff fc98 	bl	8000a94 <__aeabi_dcmpgt>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d013      	beq.n	8001192 <getWaveform+0x1ba>
				getDataAndWait(data, MAX_SAMPLES);
 800116a:	f246 13a8 	movw	r3, #25000	; 0x61a8
 800116e:	4619      	mov	r1, r3
 8001170:	482d      	ldr	r0, [pc, #180]	; (8001228 <getWaveform+0x250>)
 8001172:	f7ff feb9 	bl	8000ee8 <getDataAndWait>
				compressWaveform(data, data_out, MAX_SAMPLES, samples_per_dataset, datasets_done * samples_per_dataset);
 8001176:	f246 11a8 	movw	r1, #25000	; 0x61a8
 800117a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800117c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117e:	fb02 f303 	mul.w	r3, r2, r3
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001186:	460a      	mov	r2, r1
 8001188:	68f9      	ldr	r1, [r7, #12]
 800118a:	4827      	ldr	r0, [pc, #156]	; (8001228 <getWaveform+0x250>)
 800118c:	f7ff fe54 	bl	8000e38 <compressWaveform>
 8001190:	e02c      	b.n	80011ec <getWaveform+0x214>
				int samples_current_dataset = MAX_SAMPLES*(datasets_needed - datasets_done);
 8001192:	f246 13a8 	movw	r3, #25000	; 0x61a8
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff f982 	bl	80004a0 <__aeabi_i2d>
 800119c:	4604      	mov	r4, r0
 800119e:	460d      	mov	r5, r1
 80011a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80011a2:	f7ff f97d 	bl	80004a0 <__aeabi_i2d>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011ae:	f7ff f829 	bl	8000204 <__aeabi_dsub>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4620      	mov	r0, r4
 80011b8:	4629      	mov	r1, r5
 80011ba:	f7ff f9db 	bl	8000574 <__aeabi_dmul>
 80011be:	4603      	mov	r3, r0
 80011c0:	460c      	mov	r4, r1
 80011c2:	4618      	mov	r0, r3
 80011c4:	4621      	mov	r1, r4
 80011c6:	f7ff fc6f 	bl	8000aa8 <__aeabi_d2iz>
 80011ca:	4603      	mov	r3, r0
 80011cc:	623b      	str	r3, [r7, #32]
				getDataAndWait(data, samples_current_dataset);
 80011ce:	6a39      	ldr	r1, [r7, #32]
 80011d0:	4815      	ldr	r0, [pc, #84]	; (8001228 <getWaveform+0x250>)
 80011d2:	f7ff fe89 	bl	8000ee8 <getDataAndWait>
				compressWaveform(data, data_out, samples_current_dataset, samples_per_dataset, datasets_done * samples_per_dataset);
 80011d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011da:	fb02 f303 	mul.w	r3, r2, r3
 80011de:	9300      	str	r3, [sp, #0]
 80011e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e2:	6a3a      	ldr	r2, [r7, #32]
 80011e4:	68f9      	ldr	r1, [r7, #12]
 80011e6:	4810      	ldr	r0, [pc, #64]	; (8001228 <getWaveform+0x250>)
 80011e8:	f7ff fe26 	bl	8000e38 <compressWaveform>
			datasets_done++;
 80011ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011ee:	3301      	adds	r3, #1
 80011f0:	637b      	str	r3, [r7, #52]	; 0x34
		while(datasets_done < datasets_needed)
 80011f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80011f4:	f7ff f954 	bl	80004a0 <__aeabi_i2d>
 80011f8:	4603      	mov	r3, r0
 80011fa:	460c      	mov	r4, r1
 80011fc:	461a      	mov	r2, r3
 80011fe:	4623      	mov	r3, r4
 8001200:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001204:	f7ff fc46 	bl	8000a94 <__aeabi_dcmpgt>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d193      	bne.n	8001136 <getWaveform+0x15e>
}
 800120e:	bf00      	nop
 8001210:	3738      	adds	r7, #56	; 0x38
 8001212:	46bd      	mov	sp, r7
 8001214:	bdb0      	pop	{r4, r5, r7, pc}
 8001216:	bf00      	nop
 8001218:	20000c14 	.word	0x20000c14
 800121c:	0800b1e8 	.word	0x0800b1e8
 8001220:	0800b200 	.word	0x0800b200
 8001224:	20000c24 	.word	0x20000c24
 8001228:	20000dc0 	.word	0x20000dc0
 800122c:	20000d2c 	.word	0x20000d2c
 8001230:	e0001000 	.word	0xe0001000
 8001234:	0800b214 	.word	0x0800b214
 8001238:	0800b220 	.word	0x0800b220
 800123c:	3ff00000 	.word	0x3ff00000
 8001240:	3d70a3d7 	.word	0x3d70a3d7
 8001244:	401fd70a 	.word	0x401fd70a

08001248 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* AdcHandle)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
	sample_completed = 1;
 8001250:	4b04      	ldr	r3, [pc, #16]	; (8001264 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001252:	2201      	movs	r2, #1
 8001254:	601a      	str	r2, [r3, #0]
}
 8001256:	bf00      	nop
 8001258:	370c      	adds	r7, #12
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	20000c24 	.word	0x20000c24

08001268 <afgAmplitudeAdjustment>:
{
    HAL_ADC_IRQHandler(&hadc1);
}

void afgAmplitudeAdjustment(int new_amplitude)
{
 8001268:	b480      	push	{r7}
 800126a:	b087      	sub	sp, #28
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
	AFG_Amplitude = new_amplitude;
 8001270:	4a2a      	ldr	r2, [pc, #168]	; (800131c <afgAmplitudeAdjustment+0xb4>)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6013      	str	r3, [r2, #0]
	float ratio = AFG_Amplitude/3300.0f;
 8001276:	4b29      	ldr	r3, [pc, #164]	; (800131c <afgAmplitudeAdjustment+0xb4>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001282:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001320 <afgAmplitudeAdjustment+0xb8>
 8001286:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800128a:	edc7 7a04 	vstr	s15, [r7, #16]
	for(int i = 0; i<128; i++)
 800128e:	2300      	movs	r3, #0
 8001290:	617b      	str	r3, [r7, #20]
 8001292:	e03a      	b.n	800130a <afgAmplitudeAdjustment+0xa2>
	{
		int previous_amplitude = LUT_CurrentWave[i];
 8001294:	4a23      	ldr	r2, [pc, #140]	; (8001324 <afgAmplitudeAdjustment+0xbc>)
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129c:	60fb      	str	r3, [r7, #12]
		if(previous_amplitude > 2048)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80012a4:	dd17      	ble.n	80012d6 <afgAmplitudeAdjustment+0x6e>
		{
			LUT_CurrentWave[i] = 2048+((previous_amplitude-2048)*ratio);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80012ac:	ee07 3a90 	vmov	s15, r3
 80012b0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012bc:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001328 <afgAmplitudeAdjustment+0xc0>
 80012c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80012c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012c8:	ee17 1a90 	vmov	r1, s15
 80012cc:	4a15      	ldr	r2, [pc, #84]	; (8001324 <afgAmplitudeAdjustment+0xbc>)
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80012d4:	e016      	b.n	8001304 <afgAmplitudeAdjustment+0x9c>
		}
		else
		{
			LUT_CurrentWave[i] = 2048-((2048-previous_amplitude)*ratio);
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012e4:	edd7 7a04 	vldr	s15, [r7, #16]
 80012e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012ec:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001328 <afgAmplitudeAdjustment+0xc0>
 80012f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012f8:	ee17 1a90 	vmov	r1, s15
 80012fc:	4a09      	ldr	r2, [pc, #36]	; (8001324 <afgAmplitudeAdjustment+0xbc>)
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i<128; i++)
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	3301      	adds	r3, #1
 8001308:	617b      	str	r3, [r7, #20]
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	2b7f      	cmp	r3, #127	; 0x7f
 800130e:	ddc1      	ble.n	8001294 <afgAmplitudeAdjustment+0x2c>
		}
	}
}
 8001310:	bf00      	nop
 8001312:	371c      	adds	r7, #28
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	20000c1c 	.word	0x20000c1c
 8001320:	454e4000 	.word	0x454e4000
 8001324:	20000800 	.word	0x20000800
 8001328:	45000000 	.word	0x45000000

0800132c <changeAFGWaveform>:

void changeAFGWaveform(char* name)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	if(strcmp(name, "square") == 0)
 8001334:	4935      	ldr	r1, [pc, #212]	; (800140c <changeAFGWaveform+0xe0>)
 8001336:	6878      	ldr	r0, [r7, #4]
 8001338:	f7fe ff4e 	bl	80001d8 <strcmp>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d111      	bne.n	8001366 <changeAFGWaveform+0x3a>
	{
		for(int i = 0; i<128; i++)
 8001342:	2300      	movs	r3, #0
 8001344:	617b      	str	r3, [r7, #20]
 8001346:	e00a      	b.n	800135e <changeAFGWaveform+0x32>
		{
			LUT_CurrentWave[i] = LUT_SquareWave[i];
 8001348:	4a31      	ldr	r2, [pc, #196]	; (8001410 <changeAFGWaveform+0xe4>)
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001350:	4930      	ldr	r1, [pc, #192]	; (8001414 <changeAFGWaveform+0xe8>)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	3301      	adds	r3, #1
 800135c:	617b      	str	r3, [r7, #20]
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	2b7f      	cmp	r3, #127	; 0x7f
 8001362:	ddf1      	ble.n	8001348 <changeAFGWaveform+0x1c>
	}
	else
	{
		printStr("Invalid waveform name");
	}
}
 8001364:	e04d      	b.n	8001402 <changeAFGWaveform+0xd6>
	else if(strcmp(name, "sine") == 0)
 8001366:	492c      	ldr	r1, [pc, #176]	; (8001418 <changeAFGWaveform+0xec>)
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7fe ff35 	bl	80001d8 <strcmp>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d111      	bne.n	8001398 <changeAFGWaveform+0x6c>
		for(int i = 0; i<128; i++)
 8001374:	2300      	movs	r3, #0
 8001376:	613b      	str	r3, [r7, #16]
 8001378:	e00a      	b.n	8001390 <changeAFGWaveform+0x64>
			LUT_CurrentWave[i] = LUT_SineWave[i];
 800137a:	4a28      	ldr	r2, [pc, #160]	; (800141c <changeAFGWaveform+0xf0>)
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001382:	4924      	ldr	r1, [pc, #144]	; (8001414 <changeAFGWaveform+0xe8>)
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	3301      	adds	r3, #1
 800138e:	613b      	str	r3, [r7, #16]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	2b7f      	cmp	r3, #127	; 0x7f
 8001394:	ddf1      	ble.n	800137a <changeAFGWaveform+0x4e>
}
 8001396:	e034      	b.n	8001402 <changeAFGWaveform+0xd6>
	else if(strcmp(name, "sawtooth") == 0)
 8001398:	4921      	ldr	r1, [pc, #132]	; (8001420 <changeAFGWaveform+0xf4>)
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7fe ff1c 	bl	80001d8 <strcmp>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d111      	bne.n	80013ca <changeAFGWaveform+0x9e>
		for(int i = 0; i<128; i++)
 80013a6:	2300      	movs	r3, #0
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	e00a      	b.n	80013c2 <changeAFGWaveform+0x96>
			LUT_CurrentWave[i] = LUT_SawtoothWave[i];
 80013ac:	4a1d      	ldr	r2, [pc, #116]	; (8001424 <changeAFGWaveform+0xf8>)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013b4:	4917      	ldr	r1, [pc, #92]	; (8001414 <changeAFGWaveform+0xe8>)
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	3301      	adds	r3, #1
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	2b7f      	cmp	r3, #127	; 0x7f
 80013c6:	ddf1      	ble.n	80013ac <changeAFGWaveform+0x80>
}
 80013c8:	e01b      	b.n	8001402 <changeAFGWaveform+0xd6>
	else if(strcmp(name, "noise") == 0)
 80013ca:	4917      	ldr	r1, [pc, #92]	; (8001428 <changeAFGWaveform+0xfc>)
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f7fe ff03 	bl	80001d8 <strcmp>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d111      	bne.n	80013fc <changeAFGWaveform+0xd0>
		for(int i = 0; i<128; i++)
 80013d8:	2300      	movs	r3, #0
 80013da:	60bb      	str	r3, [r7, #8]
 80013dc:	e00a      	b.n	80013f4 <changeAFGWaveform+0xc8>
			LUT_CurrentWave[i] = LUT_Noise[i];
 80013de:	4a13      	ldr	r2, [pc, #76]	; (800142c <changeAFGWaveform+0x100>)
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013e6:	490b      	ldr	r1, [pc, #44]	; (8001414 <changeAFGWaveform+0xe8>)
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i<128; i++)
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	3301      	adds	r3, #1
 80013f2:	60bb      	str	r3, [r7, #8]
 80013f4:	68bb      	ldr	r3, [r7, #8]
 80013f6:	2b7f      	cmp	r3, #127	; 0x7f
 80013f8:	ddf1      	ble.n	80013de <changeAFGWaveform+0xb2>
}
 80013fa:	e002      	b.n	8001402 <changeAFGWaveform+0xd6>
		printStr("Invalid waveform name");
 80013fc:	480c      	ldr	r0, [pc, #48]	; (8001430 <changeAFGWaveform+0x104>)
 80013fe:	f7ff fbad 	bl	8000b5c <printStr>
}
 8001402:	bf00      	nop
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	0800b22c 	.word	0x0800b22c
 8001410:	20000200 	.word	0x20000200
 8001414:	20000800 	.word	0x20000800
 8001418:	0800b234 	.word	0x0800b234
 800141c:	20000000 	.word	0x20000000
 8001420:	0800b23c 	.word	0x0800b23c
 8001424:	20000400 	.word	0x20000400
 8001428:	0800b248 	.word	0x0800b248
 800142c:	20000600 	.word	0x20000600
 8001430:	0800b250 	.word	0x0800b250

08001434 <startAFG>:

void startAFG()
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af02      	add	r7, sp, #8
    HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)LUT_CurrentWave, 128, DAC_ALIGN_12B_R);
 800143a:	2300      	movs	r3, #0
 800143c:	9300      	str	r3, [sp, #0]
 800143e:	2380      	movs	r3, #128	; 0x80
 8001440:	4a05      	ldr	r2, [pc, #20]	; (8001458 <startAFG+0x24>)
 8001442:	2100      	movs	r1, #0
 8001444:	4805      	ldr	r0, [pc, #20]	; (800145c <startAFG+0x28>)
 8001446:	f003 fa3d 	bl	80048c4 <HAL_DAC_Start_DMA>
    HAL_TIM_Base_Start(&htim2);
 800144a:	4805      	ldr	r0, [pc, #20]	; (8001460 <startAFG+0x2c>)
 800144c:	f005 fbb2 	bl	8006bb4 <HAL_TIM_Base_Start>
}
 8001450:	bf00      	nop
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000800 	.word	0x20000800
 800145c:	20000c38 	.word	0x20000c38
 8001460:	2000d110 	.word	0x2000d110

08001464 <stopAFG>:

void stopAFG()
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001468:	2100      	movs	r1, #0
 800146a:	4802      	ldr	r0, [pc, #8]	; (8001474 <stopAFG+0x10>)
 800146c:	f003 f9b1 	bl	80047d2 <HAL_DAC_Stop_DMA>
}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000c38 	.word	0x20000c38

08001478 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	interrupted = 1;
 800147c:	4b03      	ldr	r3, [pc, #12]	; (800148c <USART2_IRQHandler+0x14>)
 800147e:	2201      	movs	r2, #1
 8001480:	601a      	str	r2, [r3, #0]
	HAL_UART_IRQHandler(&huart2);
 8001482:	4803      	ldr	r0, [pc, #12]	; (8001490 <USART2_IRQHandler+0x18>)
 8001484:	f006 fffc 	bl	8008480 <HAL_UART_IRQHandler>
}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	20000a18 	.word	0x20000a18
 8001490:	2000d15c 	.word	0x2000d15c

08001494 <HAL_TIM_PeriodElapsedCallback>:
    }
  }
}
*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
	  }
	  GPIO_time++;
  }*/
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr

080014a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a8:	b5b0      	push	{r4, r5, r7, lr}
 80014aa:	b0a6      	sub	sp, #152	; 0x98
 80014ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014ae:	f001 f929 	bl	8002704 <HAL_Init>

  /* USER CODE BEGIN Init */

  //Enable clock cycle counter
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80014b2:	4bb7      	ldr	r3, [pc, #732]	; (8001790 <main+0x2e8>)
 80014b4:	68db      	ldr	r3, [r3, #12]
 80014b6:	4ab6      	ldr	r2, [pc, #728]	; (8001790 <main+0x2e8>)
 80014b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014bc:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 80014be:	4bb5      	ldr	r3, [pc, #724]	; (8001794 <main+0x2ec>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80014c4:	4bb3      	ldr	r3, [pc, #716]	; (8001794 <main+0x2ec>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4ab2      	ldr	r2, [pc, #712]	; (8001794 <main+0x2ec>)
 80014ca:	f043 0301 	orr.w	r3, r3, #1
 80014ce:	6013      	str	r3, [r2, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014d0:	f000 faf0 	bl	8001ab4 <SystemClock_Config>
  // RCC->APB1ENR |= RCC_APB1ENR_DAC1EN;

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014d4:	f000 fd7c 	bl	8001fd0 <MX_GPIO_Init>
  MX_DMA_Init();
 80014d8:	f000 fd40 	bl	8001f5c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80014dc:	f000 fd0e 	bl	8001efc <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80014e0:	f000 fb50 	bl	8001b84 <MX_ADC1_Init>
  MX_DAC1_Init();
 80014e4:	f000 fc1c 	bl	8001d20 <MX_DAC1_Init>
  MX_TIM2_Init();
 80014e8:	f000 fc44 	bl	8001d74 <MX_TIM2_Init>
  MX_ADC2_Init();
 80014ec:	f000 fbba 	bl	8001c64 <MX_ADC2_Init>
  MX_TIM3_Init();
 80014f0:	f000 fc8e 	bl	8001e10 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  //HAL_TIM_Base_Start_IT(&htim3);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80014f4:	2108      	movs	r1, #8
 80014f6:	48a8      	ldr	r0, [pc, #672]	; (8001798 <main+0x2f0>)
 80014f8:	f005 fc26 	bl	8006d48 <HAL_TIM_PWM_Start>

  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, 32);
 80014fc:	4ba6      	ldr	r3, [pc, #664]	; (8001798 <main+0x2f0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2220      	movs	r2, #32
 8001502:	63da      	str	r2, [r3, #60]	; 0x3c

  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8001504:	4ba5      	ldr	r3, [pc, #660]	; (800179c <main+0x2f4>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	4ba4      	ldr	r3, [pc, #656]	; (800179c <main+0x2f4>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f042 0220 	orr.w	r2, r2, #32
 8001512:	601a      	str	r2, [r3, #0]

  //HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_2, DAC_Offset, 2, DAC_ALIGN_12B_R);

  //HAL_TIM_Base_Start(&htim2);

  if(debug) { printStr("Ready\n\r"); }
 8001514:	4ba2      	ldr	r3, [pc, #648]	; (80017a0 <main+0x2f8>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d002      	beq.n	8001522 <main+0x7a>
 800151c:	48a1      	ldr	r0, [pc, #644]	; (80017a4 <main+0x2fc>)
 800151e:	f7ff fb1d 	bl	8000b5c <printStr>

  while(1)
  {

	  printStr(">");
 8001522:	48a1      	ldr	r0, [pc, #644]	; (80017a8 <main+0x300>)
 8001524:	f7ff fb1a 	bl	8000b5c <printStr>
	  char input[2];
	  while(readSerial(input, 1, 100000, debug) == 1)
 8001528:	e002      	b.n	8001530 <main+0x88>
	  {
		  printStr(">");
 800152a:	489f      	ldr	r0, [pc, #636]	; (80017a8 <main+0x300>)
 800152c:	f7ff fb16 	bl	8000b5c <printStr>
	  while(readSerial(input, 1, 100000, debug) == 1)
 8001530:	4b9b      	ldr	r3, [pc, #620]	; (80017a0 <main+0x2f8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8001538:	4a9c      	ldr	r2, [pc, #624]	; (80017ac <main+0x304>)
 800153a:	2101      	movs	r1, #1
 800153c:	f7ff fbda 	bl	8000cf4 <readSerial>
 8001540:	4603      	mov	r3, r0
 8001542:	2b01      	cmp	r3, #1
 8001544:	d0f1      	beq.n	800152a <main+0x82>
	  }

	  if(input[0] == 'A') //Acquire data
 8001546:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800154a:	2b41      	cmp	r3, #65	; 0x41
 800154c:	d155      	bne.n	80015fa <main+0x152>
	  {
 800154e:	466b      	mov	r3, sp
 8001550:	461d      	mov	r5, r3
		  short newdata[resolution_x];
 8001552:	4b97      	ldr	r3, [pc, #604]	; (80017b0 <main+0x308>)
 8001554:	6818      	ldr	r0, [r3, #0]
 8001556:	1e43      	subs	r3, r0, #1
 8001558:	65fb      	str	r3, [r7, #92]	; 0x5c
 800155a:	4603      	mov	r3, r0
 800155c:	4619      	mov	r1, r3
 800155e:	f04f 0200 	mov.w	r2, #0
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	f04f 0400 	mov.w	r4, #0
 800156a:	0114      	lsls	r4, r2, #4
 800156c:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8001570:	010b      	lsls	r3, r1, #4
 8001572:	4603      	mov	r3, r0
 8001574:	4619      	mov	r1, r3
 8001576:	f04f 0200 	mov.w	r2, #0
 800157a:	f04f 0300 	mov.w	r3, #0
 800157e:	f04f 0400 	mov.w	r4, #0
 8001582:	0114      	lsls	r4, r2, #4
 8001584:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8001588:	010b      	lsls	r3, r1, #4
 800158a:	4603      	mov	r3, r0
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	3301      	adds	r3, #1
 8001590:	3307      	adds	r3, #7
 8001592:	08db      	lsrs	r3, r3, #3
 8001594:	00db      	lsls	r3, r3, #3
 8001596:	ebad 0d03 	sub.w	sp, sp, r3
 800159a:	466b      	mov	r3, sp
 800159c:	3301      	adds	r3, #1
 800159e:	085b      	lsrs	r3, r3, #1
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	65bb      	str	r3, [r7, #88]	; 0x58
		  for(int i = 0; i<resolution_x; i++)
 80015a4:	2300      	movs	r3, #0
 80015a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015aa:	e00a      	b.n	80015c2 <main+0x11a>
		  {
			  newdata[i] = 0;
 80015ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80015ae:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80015b2:	2100      	movs	r1, #0
 80015b4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		  for(int i = 0; i<resolution_x; i++)
 80015b8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80015bc:	3301      	adds	r3, #1
 80015be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015c2:	4b7b      	ldr	r3, [pc, #492]	; (80017b0 <main+0x308>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80015ca:	429a      	cmp	r2, r3
 80015cc:	dbee      	blt.n	80015ac <main+0x104>
		  }
		  getWaveform(newdata, resolution_x, sample_time);
 80015ce:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80015d0:	4b77      	ldr	r3, [pc, #476]	; (80017b0 <main+0x308>)
 80015d2:	6819      	ldr	r1, [r3, #0]
 80015d4:	4b77      	ldr	r3, [pc, #476]	; (80017b4 <main+0x30c>)
 80015d6:	ed93 7b00 	vldr	d7, [r3]
 80015da:	eeb0 0a47 	vmov.f32	s0, s14
 80015de:	eef0 0a67 	vmov.f32	s1, s15
 80015e2:	4610      	mov	r0, r2
 80015e4:	f7ff fcf8 	bl	8000fd8 <getWaveform>
		  printWaveform(newdata, resolution_x);
 80015e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80015ea:	4b71      	ldr	r3, [pc, #452]	; (80017b0 <main+0x308>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4610      	mov	r0, r2
 80015f2:	f7ff fb5d 	bl	8000cb0 <printWaveform>
 80015f6:	46ad      	mov	sp, r5
 80015f8:	e793      	b.n	8001522 <main+0x7a>
		  //printInt(measureFrequency(newdata, 1920, sample_time, 3000));
	  }
	  else if(input[0] == 'T') //Acquire data on trigger
 80015fa:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80015fe:	2b54      	cmp	r3, #84	; 0x54
 8001600:	d16a      	bne.n	80016d8 <main+0x230>
	  {
 8001602:	466b      	mov	r3, sp
 8001604:	461d      	mov	r5, r3
		  printStr(" ");
 8001606:	486c      	ldr	r0, [pc, #432]	; (80017b8 <main+0x310>)
 8001608:	f7ff faa8 	bl	8000b5c <printStr>
		  if(debug)
 800160c:	4b64      	ldr	r3, [pc, #400]	; (80017a0 <main+0x2f8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d002      	beq.n	800161a <main+0x172>
		  {
			  printStr("Waiting for trigger... ");
 8001614:	4869      	ldr	r0, [pc, #420]	; (80017bc <main+0x314>)
 8001616:	f7ff faa1 	bl	8000b5c <printStr>
		  }
		  short newdata[resolution_x];
 800161a:	4b65      	ldr	r3, [pc, #404]	; (80017b0 <main+0x308>)
 800161c:	6818      	ldr	r0, [r3, #0]
 800161e:	1e43      	subs	r3, r0, #1
 8001620:	667b      	str	r3, [r7, #100]	; 0x64
 8001622:	4603      	mov	r3, r0
 8001624:	4619      	mov	r1, r3
 8001626:	f04f 0200 	mov.w	r2, #0
 800162a:	f04f 0300 	mov.w	r3, #0
 800162e:	f04f 0400 	mov.w	r4, #0
 8001632:	0114      	lsls	r4, r2, #4
 8001634:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8001638:	010b      	lsls	r3, r1, #4
 800163a:	4603      	mov	r3, r0
 800163c:	4619      	mov	r1, r3
 800163e:	f04f 0200 	mov.w	r2, #0
 8001642:	f04f 0300 	mov.w	r3, #0
 8001646:	f04f 0400 	mov.w	r4, #0
 800164a:	0114      	lsls	r4, r2, #4
 800164c:	ea44 7411 	orr.w	r4, r4, r1, lsr #28
 8001650:	010b      	lsls	r3, r1, #4
 8001652:	4603      	mov	r3, r0
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	3301      	adds	r3, #1
 8001658:	3307      	adds	r3, #7
 800165a:	08db      	lsrs	r3, r3, #3
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	ebad 0d03 	sub.w	sp, sp, r3
 8001662:	466b      	mov	r3, sp
 8001664:	3301      	adds	r3, #1
 8001666:	085b      	lsrs	r3, r3, #1
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	663b      	str	r3, [r7, #96]	; 0x60
		  for(int i = 0; i<resolution_x; i++)
 800166c:	2300      	movs	r3, #0
 800166e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001672:	e00a      	b.n	800168a <main+0x1e2>
		  {
			  newdata[i] = 0;
 8001674:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001676:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800167a:	2100      	movs	r1, #0
 800167c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		  for(int i = 0; i<resolution_x; i++)
 8001680:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001684:	3301      	adds	r3, #1
 8001686:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800168a:	4b49      	ldr	r3, [pc, #292]	; (80017b0 <main+0x308>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001692:	429a      	cmp	r2, r3
 8001694:	dbee      	blt.n	8001674 <main+0x1cc>
		  }
		  if(getTriggeredWaveform(newdata, resolution_x, sample_time) == 1)
 8001696:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001698:	4b45      	ldr	r3, [pc, #276]	; (80017b0 <main+0x308>)
 800169a:	6819      	ldr	r1, [r3, #0]
 800169c:	4b45      	ldr	r3, [pc, #276]	; (80017b4 <main+0x30c>)
 800169e:	ed93 7b00 	vldr	d7, [r3]
 80016a2:	eeb0 0a47 	vmov.f32	s0, s14
 80016a6:	eef0 0a67 	vmov.f32	s1, s15
 80016aa:	4610      	mov	r0, r2
 80016ac:	f7ff fc3c 	bl	8000f28 <getTriggeredWaveform>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b01      	cmp	r3, #1
 80016b4:	d107      	bne.n	80016c6 <main+0x21e>
		  {
			  printWaveform(newdata, resolution_x);
 80016b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80016b8:	4b3d      	ldr	r3, [pc, #244]	; (80017b0 <main+0x308>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4619      	mov	r1, r3
 80016be:	4610      	mov	r0, r2
 80016c0:	f7ff faf6 	bl	8000cb0 <printWaveform>
 80016c4:	e006      	b.n	80016d4 <main+0x22c>
		  }
		  else
		  {
			  if(debug)
 80016c6:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <main+0x2f8>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d002      	beq.n	80016d4 <main+0x22c>
			  {
				  printStr("Cancelled");
 80016ce:	483c      	ldr	r0, [pc, #240]	; (80017c0 <main+0x318>)
 80016d0:	f7ff fa44 	bl	8000b5c <printStr>
 80016d4:	46ad      	mov	sp, r5
 80016d6:	e724      	b.n	8001522 <main+0x7a>
			  }
		  }
		  //printInt(measureFrequency(newdata, 1920, sample_time, 3000));
	  }
	  else if(input[0] == 'S') //Set variable
 80016d8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80016dc:	2b53      	cmp	r3, #83	; 0x53
 80016de:	f040 81ac 	bne.w	8001a3a <main+0x592>
	  {
		  if(debug) { printStr("SetVar"); }
 80016e2:	4b2f      	ldr	r3, [pc, #188]	; (80017a0 <main+0x2f8>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d002      	beq.n	80016f0 <main+0x248>
 80016ea:	4836      	ldr	r0, [pc, #216]	; (80017c4 <main+0x31c>)
 80016ec:	f7ff fa36 	bl	8000b5c <printStr>

		  char variable_name[21];
		  readSerial(variable_name, 20, 20000, 1);
 80016f0:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80016f4:	2301      	movs	r3, #1
 80016f6:	f644 6220 	movw	r2, #20000	; 0x4e20
 80016fa:	2114      	movs	r1, #20
 80016fc:	f7ff fafa 	bl	8000cf4 <readSerial>
		  variable_name[20] = '\0';
 8001700:	2300      	movs	r3, #0
 8001702:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

		  char variable_value[21];
		  readSerial(variable_value, 20, 20000, 1);
 8001706:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800170a:	2301      	movs	r3, #1
 800170c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8001710:	2114      	movs	r1, #20
 8001712:	f7ff faef 	bl	8000cf4 <readSerial>
		  variable_value[20] = '\0';
 8001716:	2300      	movs	r3, #0
 8001718:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38

		  if(strcmp(variable_name, "resolution_x") == 0)
 800171c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001720:	4929      	ldr	r1, [pc, #164]	; (80017c8 <main+0x320>)
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fd58 	bl	80001d8 <strcmp>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d113      	bne.n	8001756 <main+0x2ae>
		  {
			  char *end;
			  int newval = strtol(variable_value, &end, 10);
 800172e:	f107 0120 	add.w	r1, r7, #32
 8001732:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001736:	220a      	movs	r2, #10
 8001738:	4618      	mov	r0, r3
 800173a:	f008 fced 	bl	800a118 <strtol>
 800173e:	66b8      	str	r0, [r7, #104]	; 0x68
			  if(newval == 0)
 8001740:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001742:	2b00      	cmp	r3, #0
 8001744:	d103      	bne.n	800174e <main+0x2a6>
			  {
				  printStr("Invalid number");
 8001746:	4821      	ldr	r0, [pc, #132]	; (80017cc <main+0x324>)
 8001748:	f7ff fa08 	bl	8000b5c <printStr>
 800174c:	e6e9      	b.n	8001522 <main+0x7a>
			  }
			  else
			  {
				  resolution_x = newval;
 800174e:	4a18      	ldr	r2, [pc, #96]	; (80017b0 <main+0x308>)
 8001750:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	e6e5      	b.n	8001522 <main+0x7a>
			  }
		  }
		  else if(strcmp(variable_name, "resolution_y") == 0)
 8001756:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800175a:	491d      	ldr	r1, [pc, #116]	; (80017d0 <main+0x328>)
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fd3b 	bl	80001d8 <strcmp>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d137      	bne.n	80017d8 <main+0x330>
		  {
			  char *end;
			  int newval = strtol(variable_value, &end, 10);
 8001768:	f107 011c 	add.w	r1, r7, #28
 800176c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001770:	220a      	movs	r2, #10
 8001772:	4618      	mov	r0, r3
 8001774:	f008 fcd0 	bl	800a118 <strtol>
 8001778:	66f8      	str	r0, [r7, #108]	; 0x6c
			  if(newval == 0)
 800177a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800177c:	2b00      	cmp	r3, #0
 800177e:	d103      	bne.n	8001788 <main+0x2e0>
			  {
				  printStr("Invalid number");
 8001780:	4812      	ldr	r0, [pc, #72]	; (80017cc <main+0x324>)
 8001782:	f7ff f9eb 	bl	8000b5c <printStr>
 8001786:	e6cc      	b.n	8001522 <main+0x7a>
			  }
			  else
			  {
				  resolution_y = newval;
 8001788:	4a12      	ldr	r2, [pc, #72]	; (80017d4 <main+0x32c>)
 800178a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800178c:	6013      	str	r3, [r2, #0]
 800178e:	e6c8      	b.n	8001522 <main+0x7a>
 8001790:	e000edf0 	.word	0xe000edf0
 8001794:	e0001000 	.word	0xe0001000
 8001798:	20000ce0 	.word	0x20000ce0
 800179c:	2000d15c 	.word	0x2000d15c
 80017a0:	20000c14 	.word	0x20000c14
 80017a4:	0800b268 	.word	0x0800b268
 80017a8:	0800b270 	.word	0x0800b270
 80017ac:	000186a0 	.word	0x000186a0
 80017b0:	20000a00 	.word	0x20000a00
 80017b4:	20000a08 	.word	0x20000a08
 80017b8:	0800b274 	.word	0x0800b274
 80017bc:	0800b278 	.word	0x0800b278
 80017c0:	0800b290 	.word	0x0800b290
 80017c4:	0800b29c 	.word	0x0800b29c
 80017c8:	0800b2a4 	.word	0x0800b2a4
 80017cc:	0800b2b4 	.word	0x0800b2b4
 80017d0:	0800b2c4 	.word	0x0800b2c4
 80017d4:	20000a04 	.word	0x20000a04
			  }
		  }
		  else if(strcmp(variable_name, "sample_time") == 0)
 80017d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017dc:	499e      	ldr	r1, [pc, #632]	; (8001a58 <main+0x5b0>)
 80017de:	4618      	mov	r0, r3
 80017e0:	f7fe fcfa 	bl	80001d8 <strcmp>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d11e      	bne.n	8001828 <main+0x380>
		  {
			  char *end;
			  double newval = strtod(variable_value, &end);
 80017ea:	f107 0218 	add.w	r2, r7, #24
 80017ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017f2:	4611      	mov	r1, r2
 80017f4:	4618      	mov	r0, r3
 80017f6:	f008 fbff 	bl	8009ff8 <strtod>
 80017fa:	ed87 0b1c 	vstr	d0, [r7, #112]	; 0x70
			  if(newval == 0)
 80017fe:	f04f 0200 	mov.w	r2, #0
 8001802:	f04f 0300 	mov.w	r3, #0
 8001806:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800180a:	f7ff f91b 	bl	8000a44 <__aeabi_dcmpeq>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d003      	beq.n	800181c <main+0x374>
			  {
				  printStr("Invalid number");
 8001814:	4891      	ldr	r0, [pc, #580]	; (8001a5c <main+0x5b4>)
 8001816:	f7ff f9a1 	bl	8000b5c <printStr>
 800181a:	e682      	b.n	8001522 <main+0x7a>
			  }
			  else
			  {
				  sample_time = newval;
 800181c:	4a90      	ldr	r2, [pc, #576]	; (8001a60 <main+0x5b8>)
 800181e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8001822:	e9c2 3400 	strd	r3, r4, [r2]
 8001826:	e67c      	b.n	8001522 <main+0x7a>
			  }
		  }
		  else if(strcmp(variable_name, "trigger_level") == 0)
 8001828:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800182c:	498d      	ldr	r1, [pc, #564]	; (8001a64 <main+0x5bc>)
 800182e:	4618      	mov	r0, r3
 8001830:	f7fe fcd2 	bl	80001d8 <strcmp>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d11a      	bne.n	8001870 <main+0x3c8>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 800183a:	f107 0114 	add.w	r1, r7, #20
 800183e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001842:	220a      	movs	r2, #10
 8001844:	4618      	mov	r0, r3
 8001846:	f008 fc67 	bl	800a118 <strtol>
 800184a:	67b8      	str	r0, [r7, #120]	; 0x78
			  if(endptr == variable_value || newval > 4097)
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001852:	429a      	cmp	r2, r3
 8001854:	d004      	beq.n	8001860 <main+0x3b8>
 8001856:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001858:	f241 0201 	movw	r2, #4097	; 0x1001
 800185c:	4293      	cmp	r3, r2
 800185e:	dd03      	ble.n	8001868 <main+0x3c0>
			  {
				  printStr("Invalid number, must be <= 4096");
 8001860:	4881      	ldr	r0, [pc, #516]	; (8001a68 <main+0x5c0>)
 8001862:	f7ff f97b 	bl	8000b5c <printStr>
 8001866:	e0f6      	b.n	8001a56 <main+0x5ae>
			  }
			  else
			  {
				  trigger_level = newval;
 8001868:	4a80      	ldr	r2, [pc, #512]	; (8001a6c <main+0x5c4>)
 800186a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800186c:	6013      	str	r3, [r2, #0]
 800186e:	e658      	b.n	8001522 <main+0x7a>
			  }
		  }
		  else if(strcmp(variable_name, "trigger_rising") == 0)
 8001870:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001874:	497e      	ldr	r1, [pc, #504]	; (8001a70 <main+0x5c8>)
 8001876:	4618      	mov	r0, r3
 8001878:	f7fe fcae 	bl	80001d8 <strcmp>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d118      	bne.n	80018b4 <main+0x40c>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 8001882:	f107 0110 	add.w	r1, r7, #16
 8001886:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800188a:	220a      	movs	r2, #10
 800188c:	4618      	mov	r0, r3
 800188e:	f008 fc43 	bl	800a118 <strtol>
 8001892:	67f8      	str	r0, [r7, #124]	; 0x7c
			  if(endptr == variable_value || newval > 1)
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800189a:	429a      	cmp	r2, r3
 800189c:	d002      	beq.n	80018a4 <main+0x3fc>
 800189e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	dd03      	ble.n	80018ac <main+0x404>
			  {
				  printStr("Invalid number, must be 1 for rising or 0 for falling edge");
 80018a4:	4873      	ldr	r0, [pc, #460]	; (8001a74 <main+0x5cc>)
 80018a6:	f7ff f959 	bl	8000b5c <printStr>
 80018aa:	e0d4      	b.n	8001a56 <main+0x5ae>
			  }
			  else
			  {
				  trigger_rising = newval;
 80018ac:	4a72      	ldr	r2, [pc, #456]	; (8001a78 <main+0x5d0>)
 80018ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e636      	b.n	8001522 <main+0x7a>
			  }
		  }
		  else if(strcmp(variable_name, "amplifier_x10") == 0)
 80018b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80018b8:	4970      	ldr	r1, [pc, #448]	; (8001a7c <main+0x5d4>)
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fc8c 	bl	80001d8 <strcmp>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d12a      	bne.n	800191c <main+0x474>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 80018c6:	f107 010c 	add.w	r1, r7, #12
 80018ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ce:	220a      	movs	r2, #10
 80018d0:	4618      	mov	r0, r3
 80018d2:	f008 fc21 	bl	800a118 <strtol>
 80018d6:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
			  if(endptr == variable_value || newval > 1)
 80018da:	68fa      	ldr	r2, [r7, #12]
 80018dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d003      	beq.n	80018ec <main+0x444>
 80018e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	dd03      	ble.n	80018f4 <main+0x44c>
			  {
				  printStr("Invalid number, must be 1 for x10, 0 for x1");
 80018ec:	4864      	ldr	r0, [pc, #400]	; (8001a80 <main+0x5d8>)
 80018ee:	f7ff f935 	bl	8000b5c <printStr>
 80018f2:	e0b0      	b.n	8001a56 <main+0x5ae>
			  }
			  else
			  {
				  if(newval == 1)
 80018f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d107      	bne.n	800190c <main+0x464>
				  {
					  amplifier_x10 = 1;
 80018fc:	4b61      	ldr	r3, [pc, #388]	; (8001a84 <main+0x5dc>)
 80018fe:	2201      	movs	r2, #1
 8001900:	601a      	str	r2, [r3, #0]
					  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, 5);
 8001902:	4b61      	ldr	r3, [pc, #388]	; (8001a88 <main+0x5e0>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2205      	movs	r2, #5
 8001908:	63da      	str	r2, [r3, #60]	; 0x3c
 800190a:	e60a      	b.n	8001522 <main+0x7a>
				  }
				  else
				  {
					  amplifier_x10 = 0;
 800190c:	4b5d      	ldr	r3, [pc, #372]	; (8001a84 <main+0x5dc>)
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
					  __HAL_TIM_SetCompare(&htim3, TIM_CHANNEL_3, 32);
 8001912:	4b5d      	ldr	r3, [pc, #372]	; (8001a88 <main+0x5e0>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2220      	movs	r2, #32
 8001918:	63da      	str	r2, [r3, #60]	; 0x3c
 800191a:	e602      	b.n	8001522 <main+0x7a>
				  }
			  }
		  }
		  else if(strcmp(variable_name, "afg_freq") == 0)
 800191c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001920:	495a      	ldr	r1, [pc, #360]	; (8001a8c <main+0x5e4>)
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fc58 	bl	80001d8 <strcmp>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d132      	bne.n	8001994 <main+0x4ec>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 800192e:	f107 0108 	add.w	r1, r7, #8
 8001932:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001936:	220a      	movs	r2, #10
 8001938:	4618      	mov	r0, r3
 800193a:	f008 fbed 	bl	800a118 <strtol>
 800193e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			  if(endptr == variable_value)
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001948:	429a      	cmp	r2, r3
 800194a:	d103      	bne.n	8001954 <main+0x4ac>
			  {
				  printStr("Invalid number");
 800194c:	4843      	ldr	r0, [pc, #268]	; (8001a5c <main+0x5b4>)
 800194e:	f7ff f905 	bl	8000b5c <printStr>
 8001952:	e5e6      	b.n	8001522 <main+0x7a>
			  }
			  else
			  {
				  if(newval>0)
 8001954:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001958:	2b00      	cmp	r3, #0
 800195a:	dd18      	ble.n	800198e <main+0x4e6>
				  {
					  TIM2->ARR = round(TIMER_FREQ_TIMES_ARR/newval);
 800195c:	4a4c      	ldr	r2, [pc, #304]	; (8001a90 <main+0x5e8>)
 800195e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001962:	fb92 f3f3 	sdiv	r3, r2, r3
 8001966:	4618      	mov	r0, r3
 8001968:	f7fe fd9a 	bl	80004a0 <__aeabi_i2d>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 8001974:	4610      	mov	r0, r2
 8001976:	4619      	mov	r1, r3
 8001978:	f7ff f8be 	bl	8000af8 <__aeabi_d2uiz>
 800197c:	4603      	mov	r3, r0
 800197e:	62e3      	str	r3, [r4, #44]	; 0x2c
					  AFG_Freq = newval;
 8001980:	4a44      	ldr	r2, [pc, #272]	; (8001a94 <main+0x5ec>)
 8001982:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001986:	6013      	str	r3, [r2, #0]
					  startAFG();
 8001988:	f7ff fd54 	bl	8001434 <startAFG>
 800198c:	e5c9      	b.n	8001522 <main+0x7a>
				  }
				  else
				  {
					  stopAFG();
 800198e:	f7ff fd69 	bl	8001464 <stopAFG>
 8001992:	e5c6      	b.n	8001522 <main+0x7a>
				  }
			  }
		  }
		  else if(strcmp(variable_name, "afg_amplitude") == 0)
 8001994:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001998:	493f      	ldr	r1, [pc, #252]	; (8001a98 <main+0x5f0>)
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fc1c 	bl	80001d8 <strcmp>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d116      	bne.n	80019d4 <main+0x52c>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 80019a6:	1d39      	adds	r1, r7, #4
 80019a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ac:	220a      	movs	r2, #10
 80019ae:	4618      	mov	r0, r3
 80019b0:	f008 fbb2 	bl	800a118 <strtol>
 80019b4:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
			  if(endptr == variable_value)
 80019b8:	687a      	ldr	r2, [r7, #4]
 80019ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019be:	429a      	cmp	r2, r3
 80019c0:	d103      	bne.n	80019ca <main+0x522>
			  {
				  printStr("Invalid number");
 80019c2:	4826      	ldr	r0, [pc, #152]	; (8001a5c <main+0x5b4>)
 80019c4:	f7ff f8ca 	bl	8000b5c <printStr>
 80019c8:	e5ab      	b.n	8001522 <main+0x7a>
			  }
			  else
			  {
				  afgAmplitudeAdjustment(newval);
 80019ca:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 80019ce:	f7ff fc4b 	bl	8001268 <afgAmplitudeAdjustment>
 80019d2:	e5a6      	b.n	8001522 <main+0x7a>
			  }
		  }
		  else if(strcmp(variable_name, "afg_waveform") == 0)
 80019d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019d8:	4930      	ldr	r1, [pc, #192]	; (8001a9c <main+0x5f4>)
 80019da:	4618      	mov	r0, r3
 80019dc:	f7fe fbfc 	bl	80001d8 <strcmp>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d105      	bne.n	80019f2 <main+0x54a>
		  {
			  changeAFGWaveform(variable_value);
 80019e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fc9e 	bl	800132c <changeAFGWaveform>
 80019f0:	e597      	b.n	8001522 <main+0x7a>
		  }
		  else if(strcmp(variable_name, "DEBUG") == 0)
 80019f2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80019f6:	492a      	ldr	r1, [pc, #168]	; (8001aa0 <main+0x5f8>)
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe fbed 	bl	80001d8 <strcmp>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d116      	bne.n	8001a32 <main+0x58a>
		  {
			  char *endptr;
			  int newval = strtol(variable_value, &endptr, 10);
 8001a04:	4639      	mov	r1, r7
 8001a06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0a:	220a      	movs	r2, #10
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f008 fb83 	bl	800a118 <strtol>
 8001a12:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
			  if(endptr == variable_value)
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d103      	bne.n	8001a28 <main+0x580>
			  {
				  printStr("Invalid number");
 8001a20:	480e      	ldr	r0, [pc, #56]	; (8001a5c <main+0x5b4>)
 8001a22:	f7ff f89b 	bl	8000b5c <printStr>
 8001a26:	e57c      	b.n	8001522 <main+0x7a>
			  }
			  else
			  {
				  debug = newval;
 8001a28:	4a1e      	ldr	r2, [pc, #120]	; (8001aa4 <main+0x5fc>)
 8001a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a2e:	6013      	str	r3, [r2, #0]
 8001a30:	e577      	b.n	8001522 <main+0x7a>
			  }
		  }
		  else
		  {
			  printStr("Variable not found. Valid variables are resolution_x, sample_time, afg_freq, afg_waveform, afg_amplitude and DEBUG");
 8001a32:	481d      	ldr	r0, [pc, #116]	; (8001aa8 <main+0x600>)
 8001a34:	f7ff f892 	bl	8000b5c <printStr>
 8001a38:	e573      	b.n	8001522 <main+0x7a>
		  }
	  }
	  else
	  {
		  printStr("'");
 8001a3a:	481c      	ldr	r0, [pc, #112]	; (8001aac <main+0x604>)
 8001a3c:	f7ff f88e 	bl	8000b5c <printStr>
		  printStr(input[0]);
 8001a40:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7ff f889 	bl	8000b5c <printStr>
		  printStr("'");
 8001a4a:	4818      	ldr	r0, [pc, #96]	; (8001aac <main+0x604>)
 8001a4c:	f7ff f886 	bl	8000b5c <printStr>
		  printStr("is an invalid command. Use A to acquire data or S to set a variable");
 8001a50:	4817      	ldr	r0, [pc, #92]	; (8001ab0 <main+0x608>)
 8001a52:	f7ff f883 	bl	8000b5c <printStr>
  {
 8001a56:	e564      	b.n	8001522 <main+0x7a>
 8001a58:	0800b2d4 	.word	0x0800b2d4
 8001a5c:	0800b2b4 	.word	0x0800b2b4
 8001a60:	20000a08 	.word	0x20000a08
 8001a64:	0800b2e0 	.word	0x0800b2e0
 8001a68:	0800b2f0 	.word	0x0800b2f0
 8001a6c:	20000a10 	.word	0x20000a10
 8001a70:	0800b310 	.word	0x0800b310
 8001a74:	0800b320 	.word	0x0800b320
 8001a78:	20000a14 	.word	0x20000a14
 8001a7c:	0800b35c 	.word	0x0800b35c
 8001a80:	0800b36c 	.word	0x0800b36c
 8001a84:	20000c20 	.word	0x20000c20
 8001a88:	20000ce0 	.word	0x20000ce0
 8001a8c:	0800b398 	.word	0x0800b398
 8001a90:	00088b80 	.word	0x00088b80
 8001a94:	20000c18 	.word	0x20000c18
 8001a98:	0800b3a4 	.word	0x0800b3a4
 8001a9c:	0800b3b4 	.word	0x0800b3b4
 8001aa0:	0800b3c4 	.word	0x0800b3c4
 8001aa4:	20000c14 	.word	0x20000c14
 8001aa8:	0800b3cc 	.word	0x0800b3cc
 8001aac:	0800b440 	.word	0x0800b440
 8001ab0:	0800b444 	.word	0x0800b444

08001ab4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b0a6      	sub	sp, #152	; 0x98
 8001ab8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001abe:	2228      	movs	r2, #40	; 0x28
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f007 fc78 	bl	80093b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2258      	movs	r2, #88	; 0x58
 8001adc:	2100      	movs	r1, #0
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f007 fc6a 	bl	80093b8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aec:	2310      	movs	r3, #16
 8001aee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001af2:	2302      	movs	r3, #2
 8001af4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001af8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001afc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001b00:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001b04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b0e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001b12:	4618      	mov	r0, r3
 8001b14:	f003 fc8c 	bl	8005430 <HAL_RCC_OscConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001b1e:	f000 fabf 	bl	80020a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b22:	230f      	movs	r3, #15
 8001b24:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b26:	2302      	movs	r3, #2
 8001b28:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b32:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b38:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f004 fb8c 	bl	800625c <HAL_RCC_ClockConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b4a:	f000 faa9 	bl	80020a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 8001b4e:	4b0c      	ldr	r3, [pc, #48]	; (8001b80 <SystemClock_Config+0xcc>)
 8001b50:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001b56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8001b60:	2300      	movs	r3, #0
 8001b62:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	4618      	mov	r0, r3
 8001b68:	f004 fdae 	bl	80066c8 <HAL_RCCEx_PeriphCLKConfig>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d001      	beq.n	8001b76 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b72:	f000 fa95 	bl	80020a0 <Error_Handler>
  }
}
 8001b76:	bf00      	nop
 8001b78:	3798      	adds	r7, #152	; 0x98
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	00300082 	.word	0x00300082

08001b84 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	; 0x28
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b8a:	f107 031c 	add.w	r3, r7, #28
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]
 8001b94:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
 8001ba4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ba6:	4b2e      	ldr	r3, [pc, #184]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001ba8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001bac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001bae:	4b2c      	ldr	r3, [pc, #176]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001bb4:	4b2a      	ldr	r3, [pc, #168]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001bba:	4b29      	ldr	r3, [pc, #164]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001bc0:	4b27      	ldr	r3, [pc, #156]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bc6:	4b26      	ldr	r3, [pc, #152]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bce:	4b24      	ldr	r3, [pc, #144]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bd4:	4b22      	ldr	r3, [pc, #136]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bda:	4b21      	ldr	r3, [pc, #132]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001be0:	4b1f      	ldr	r3, [pc, #124]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001be6:	4b1e      	ldr	r3, [pc, #120]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bee:	4b1c      	ldr	r3, [pc, #112]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001bf4:	4b1a      	ldr	r3, [pc, #104]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001bfa:	4b19      	ldr	r3, [pc, #100]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c00:	4817      	ldr	r0, [pc, #92]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001c02:	f000 fe03 	bl	800280c <HAL_ADC_Init>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8001c0c:	f000 fa48 	bl	80020a0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c14:	f107 031c 	add.w	r3, r7, #28
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4811      	ldr	r0, [pc, #68]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001c1c:	f002 f9e2 	bl	8003fe4 <HAL_ADCEx_MultiModeConfigChannel>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001c26:	f000 fa3b 	bl	80020a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8001c36:	2304      	movs	r3, #4
 8001c38:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c42:	1d3b      	adds	r3, r7, #4
 8001c44:	4619      	mov	r1, r3
 8001c46:	4806      	ldr	r0, [pc, #24]	; (8001c60 <MX_ADC1_Init+0xdc>)
 8001c48:	f001 fee0 	bl	8003a0c <HAL_ADC_ConfigChannel>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8001c52:	f000 fa25 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c56:	bf00      	nop
 8001c58:	3728      	adds	r7, #40	; 0x28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	20000d2c 	.word	0x20000d2c

08001c64 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b086      	sub	sp, #24
 8001c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c6a:	463b      	mov	r3, r7
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	605a      	str	r2, [r3, #4]
 8001c72:	609a      	str	r2, [r3, #8]
 8001c74:	60da      	str	r2, [r3, #12]
 8001c76:	611a      	str	r2, [r3, #16]
 8001c78:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8001c7a:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001c7c:	4a27      	ldr	r2, [pc, #156]	; (8001d1c <MX_ADC2_Init+0xb8>)
 8001c7e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001c80:	4b25      	ldr	r3, [pc, #148]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001c86:	4b24      	ldr	r3, [pc, #144]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c8c:	4b22      	ldr	r3, [pc, #136]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001c92:	4b21      	ldr	r3, [pc, #132]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001c98:	4b1f      	ldr	r3, [pc, #124]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ca0:	4b1d      	ldr	r3, [pc, #116]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ca6:	4b1c      	ldr	r3, [pc, #112]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cac:	4b1a      	ldr	r3, [pc, #104]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001cb2:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001cb8:	4b17      	ldr	r3, [pc, #92]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001cc0:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001cc2:	2204      	movs	r2, #4
 8001cc4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001cc6:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001ccc:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001cd2:	4811      	ldr	r0, [pc, #68]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001cd4:	f000 fd9a 	bl	800280c <HAL_ADC_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001cde:	f000 f9df 	bl	80020a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cea:	2300      	movs	r3, #0
 8001cec:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001cfa:	463b      	mov	r3, r7
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	4806      	ldr	r0, [pc, #24]	; (8001d18 <MX_ADC2_Init+0xb4>)
 8001d00:	f001 fe84 	bl	8003a0c <HAL_ADC_ConfigChannel>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8001d0a:	f000 f9c9 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001d0e:	bf00      	nop
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000c4c 	.word	0x20000c4c
 8001d1c:	50000100 	.word	0x50000100

08001d20 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001d30:	4b0e      	ldr	r3, [pc, #56]	; (8001d6c <MX_DAC1_Init+0x4c>)
 8001d32:	4a0f      	ldr	r2, [pc, #60]	; (8001d70 <MX_DAC1_Init+0x50>)
 8001d34:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001d36:	480d      	ldr	r0, [pc, #52]	; (8001d6c <MX_DAC1_Init+0x4c>)
 8001d38:	f002 fd29 	bl	800478e <HAL_DAC_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8001d42:	f000 f9ad 	bl	80020a0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001d46:	2324      	movs	r3, #36	; 0x24
 8001d48:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001d4e:	1d3b      	adds	r3, r7, #4
 8001d50:	2200      	movs	r2, #0
 8001d52:	4619      	mov	r1, r3
 8001d54:	4805      	ldr	r0, [pc, #20]	; (8001d6c <MX_DAC1_Init+0x4c>)
 8001d56:	f002 febd 	bl	8004ad4 <HAL_DAC_ConfigChannel>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8001d60:	f000 f99e 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001d64:	bf00      	nop
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	20000c38 	.word	0x20000c38
 8001d70:	40007400 	.word	0x40007400

08001d74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b088      	sub	sp, #32
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d7a:	f107 0310 	add.w	r3, r7, #16
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	609a      	str	r2, [r3, #8]
 8001d86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d88:	1d3b      	adds	r3, r7, #4
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	601a      	str	r2, [r3, #0]
 8001d8e:	605a      	str	r2, [r3, #4]
 8001d90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d92:	4b1e      	ldr	r3, [pc, #120]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001d94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001d98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d9a:	4b1c      	ldr	r3, [pc, #112]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da0:	4b1a      	ldr	r3, [pc, #104]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 624;
 8001da6:	4b19      	ldr	r3, [pc, #100]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001da8:	f44f 721c 	mov.w	r2, #624	; 0x270
 8001dac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dae:	4b17      	ldr	r3, [pc, #92]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db4:	4b15      	ldr	r3, [pc, #84]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dba:	4814      	ldr	r0, [pc, #80]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001dbc:	f004 fea2 	bl	8006b04 <HAL_TIM_Base_Init>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001dc6:	f000 f96b 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dd0:	f107 0310 	add.w	r3, r7, #16
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	480d      	ldr	r0, [pc, #52]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001dd8:	f005 faf2 	bl	80073c0 <HAL_TIM_ConfigClockSource>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001de2:	f000 f95d 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001de6:	2320      	movs	r3, #32
 8001de8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dea:	2300      	movs	r3, #0
 8001dec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001dee:	1d3b      	adds	r3, r7, #4
 8001df0:	4619      	mov	r1, r3
 8001df2:	4806      	ldr	r0, [pc, #24]	; (8001e0c <MX_TIM2_Init+0x98>)
 8001df4:	f006 f82a 	bl	8007e4c <HAL_TIMEx_MasterConfigSynchronization>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001dfe:	f000 f94f 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e02:	bf00      	nop
 8001e04:	3720      	adds	r7, #32
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	2000d110 	.word	0x2000d110

08001e10 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08e      	sub	sp, #56	; 0x38
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e30:	463b      	mov	r3, r7
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
 8001e3c:	611a      	str	r2, [r3, #16]
 8001e3e:	615a      	str	r2, [r3, #20]
 8001e40:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001e42:	4b2c      	ldr	r3, [pc, #176]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e44:	4a2c      	ldr	r2, [pc, #176]	; (8001ef8 <MX_TIM3_Init+0xe8>)
 8001e46:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 8001e48:	4b2a      	ldr	r3, [pc, #168]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e4a:	2203      	movs	r2, #3
 8001e4c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e4e:	4b29      	ldr	r3, [pc, #164]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50;
 8001e54:	4b27      	ldr	r3, [pc, #156]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e56:	2232      	movs	r2, #50	; 0x32
 8001e58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e5a:	4b26      	ldr	r3, [pc, #152]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e60:	4b24      	ldr	r3, [pc, #144]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001e66:	4823      	ldr	r0, [pc, #140]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e68:	f004 fe4c 	bl	8006b04 <HAL_TIM_Base_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001e72:	f000 f915 	bl	80020a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e80:	4619      	mov	r1, r3
 8001e82:	481c      	ldr	r0, [pc, #112]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e84:	f005 fa9c 	bl	80073c0 <HAL_TIM_ConfigClockSource>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001e8e:	f000 f907 	bl	80020a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e92:	4818      	ldr	r0, [pc, #96]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001e94:	f004 fef6 	bl	8006c84 <HAL_TIM_PWM_Init>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001e9e:	f000 f8ff 	bl	80020a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001eaa:	f107 031c 	add.w	r3, r7, #28
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4810      	ldr	r0, [pc, #64]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001eb2:	f005 ffcb 	bl	8007e4c <HAL_TIMEx_MasterConfigSynchronization>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001ebc:	f000 f8f0 	bl	80020a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ec0:	2360      	movs	r3, #96	; 0x60
 8001ec2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ed0:	463b      	mov	r3, r7
 8001ed2:	2208      	movs	r2, #8
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4807      	ldr	r0, [pc, #28]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001ed8:	f005 f962 	bl	80071a0 <HAL_TIM_PWM_ConfigChannel>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001ee2:	f000 f8dd 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ee6:	4803      	ldr	r0, [pc, #12]	; (8001ef4 <MX_TIM3_Init+0xe4>)
 8001ee8:	f000 fa9c 	bl	8002424 <HAL_TIM_MspPostInit>

}
 8001eec:	bf00      	nop
 8001eee:	3738      	adds	r7, #56	; 0x38
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20000ce0 	.word	0x20000ce0
 8001ef8:	40000400 	.word	0x40000400

08001efc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f00:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f02:	4a15      	ldr	r2, [pc, #84]	; (8001f58 <MX_USART2_UART_Init+0x5c>)
 8001f04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1843200;
 8001f06:	4b13      	ldr	r3, [pc, #76]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f08:	f44f 12e1 	mov.w	r2, #1843200	; 0x1c2000
 8001f0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f0e:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f14:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f22:	220c      	movs	r2, #12
 8001f24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f26:	4b0b      	ldr	r3, [pc, #44]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f32:	4b08      	ldr	r3, [pc, #32]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f3e:	4805      	ldr	r0, [pc, #20]	; (8001f54 <MX_USART2_UART_Init+0x58>)
 8001f40:	f006 f82e 	bl	8007fa0 <HAL_UART_Init>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001f4a:	f000 f8a9 	bl	80020a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f4e:	bf00      	nop
 8001f50:	bd80      	pop	{r7, pc}
 8001f52:	bf00      	nop
 8001f54:	2000d15c 	.word	0x2000d15c
 8001f58:	40004400 	.word	0x40004400

08001f5c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b082      	sub	sp, #8
 8001f60:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f62:	4b1a      	ldr	r3, [pc, #104]	; (8001fcc <MX_DMA_Init+0x70>)
 8001f64:	695b      	ldr	r3, [r3, #20]
 8001f66:	4a19      	ldr	r2, [pc, #100]	; (8001fcc <MX_DMA_Init+0x70>)
 8001f68:	f043 0301 	orr.w	r3, r3, #1
 8001f6c:	6153      	str	r3, [r2, #20]
 8001f6e:	4b17      	ldr	r3, [pc, #92]	; (8001fcc <MX_DMA_Init+0x70>)
 8001f70:	695b      	ldr	r3, [r3, #20]
 8001f72:	f003 0301 	and.w	r3, r3, #1
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f7a:	4b14      	ldr	r3, [pc, #80]	; (8001fcc <MX_DMA_Init+0x70>)
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	4a13      	ldr	r2, [pc, #76]	; (8001fcc <MX_DMA_Init+0x70>)
 8001f80:	f043 0302 	orr.w	r3, r3, #2
 8001f84:	6153      	str	r3, [r2, #20]
 8001f86:	4b11      	ldr	r3, [pc, #68]	; (8001fcc <MX_DMA_Init+0x70>)
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	f003 0302 	and.w	r3, r3, #2
 8001f8e:	603b      	str	r3, [r7, #0]
 8001f90:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001f92:	2200      	movs	r2, #0
 8001f94:	2100      	movs	r1, #0
 8001f96:	200b      	movs	r0, #11
 8001f98:	f002 fbc3 	bl	8004722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f9c:	200b      	movs	r0, #11
 8001f9e:	f002 fbdc 	bl	800475a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	200d      	movs	r0, #13
 8001fa8:	f002 fbbb 	bl	8004722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001fac:	200d      	movs	r0, #13
 8001fae:	f002 fbd4 	bl	800475a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	2038      	movs	r0, #56	; 0x38
 8001fb8:	f002 fbb3 	bl	8004722 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001fbc:	2038      	movs	r0, #56	; 0x38
 8001fbe:	f002 fbcc 	bl	800475a <HAL_NVIC_EnableIRQ>

}
 8001fc2:	bf00      	nop
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40021000 	.word	0x40021000

08001fd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b08a      	sub	sp, #40	; 0x28
 8001fd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd6:	f107 0314 	add.w	r3, r7, #20
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]
 8001fe2:	60da      	str	r2, [r3, #12]
 8001fe4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	; (8002094 <MX_GPIO_Init+0xc4>)
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	4a2a      	ldr	r2, [pc, #168]	; (8002094 <MX_GPIO_Init+0xc4>)
 8001fec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001ff0:	6153      	str	r3, [r2, #20]
 8001ff2:	4b28      	ldr	r3, [pc, #160]	; (8002094 <MX_GPIO_Init+0xc4>)
 8001ff4:	695b      	ldr	r3, [r3, #20]
 8001ff6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ffe:	4b25      	ldr	r3, [pc, #148]	; (8002094 <MX_GPIO_Init+0xc4>)
 8002000:	695b      	ldr	r3, [r3, #20]
 8002002:	4a24      	ldr	r2, [pc, #144]	; (8002094 <MX_GPIO_Init+0xc4>)
 8002004:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002008:	6153      	str	r3, [r2, #20]
 800200a:	4b22      	ldr	r3, [pc, #136]	; (8002094 <MX_GPIO_Init+0xc4>)
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002016:	4b1f      	ldr	r3, [pc, #124]	; (8002094 <MX_GPIO_Init+0xc4>)
 8002018:	695b      	ldr	r3, [r3, #20]
 800201a:	4a1e      	ldr	r2, [pc, #120]	; (8002094 <MX_GPIO_Init+0xc4>)
 800201c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002020:	6153      	str	r3, [r2, #20]
 8002022:	4b1c      	ldr	r3, [pc, #112]	; (8002094 <MX_GPIO_Init+0xc4>)
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800202e:	4b19      	ldr	r3, [pc, #100]	; (8002094 <MX_GPIO_Init+0xc4>)
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	4a18      	ldr	r2, [pc, #96]	; (8002094 <MX_GPIO_Init+0xc4>)
 8002034:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002038:	6153      	str	r3, [r2, #20]
 800203a:	4b16      	ldr	r3, [pc, #88]	; (8002094 <MX_GPIO_Init+0xc4>)
 800203c:	695b      	ldr	r3, [r3, #20]
 800203e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002042:	607b      	str	r3, [r7, #4]
 8002044:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8002046:	2200      	movs	r2, #0
 8002048:	2120      	movs	r1, #32
 800204a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800204e:	f003 f9d7 	bl	8005400 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002052:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002058:	4b0f      	ldr	r3, [pc, #60]	; (8002098 <MX_GPIO_Init+0xc8>)
 800205a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002060:	f107 0314 	add.w	r3, r7, #20
 8002064:	4619      	mov	r1, r3
 8002066:	480d      	ldr	r0, [pc, #52]	; (800209c <MX_GPIO_Init+0xcc>)
 8002068:	f003 f840 	bl	80050ec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800206c:	2320      	movs	r3, #32
 800206e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002070:	2301      	movs	r3, #1
 8002072:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002074:	2302      	movs	r3, #2
 8002076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002078:	2303      	movs	r3, #3
 800207a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800207c:	f107 0314 	add.w	r3, r7, #20
 8002080:	4619      	mov	r1, r3
 8002082:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002086:	f003 f831 	bl	80050ec <HAL_GPIO_Init>

}
 800208a:	bf00      	nop
 800208c:	3728      	adds	r7, #40	; 0x28
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	40021000 	.word	0x40021000
 8002098:	10210000 	.word	0x10210000
 800209c:	48000800 	.word	0x48000800

080020a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020a6:	e7fe      	b.n	80020a6 <Error_Handler+0x6>

080020a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020ae:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <HAL_MspInit+0x44>)
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	4a0e      	ldr	r2, [pc, #56]	; (80020ec <HAL_MspInit+0x44>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6193      	str	r3, [r2, #24]
 80020ba:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <HAL_MspInit+0x44>)
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	607b      	str	r3, [r7, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020c6:	4b09      	ldr	r3, [pc, #36]	; (80020ec <HAL_MspInit+0x44>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	4a08      	ldr	r2, [pc, #32]	; (80020ec <HAL_MspInit+0x44>)
 80020cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020d0:	61d3      	str	r3, [r2, #28]
 80020d2:	4b06      	ldr	r3, [pc, #24]	; (80020ec <HAL_MspInit+0x44>)
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020da:	603b      	str	r3, [r7, #0]
 80020dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80020de:	2007      	movs	r0, #7
 80020e0:	f002 fb14 	bl	800470c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020e4:	bf00      	nop
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40021000 	.word	0x40021000

080020f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	; 0x30
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f8:	f107 031c 	add.w	r3, r7, #28
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
 8002106:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002110:	d15e      	bne.n	80021d0 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002112:	4b63      	ldr	r3, [pc, #396]	; (80022a0 <HAL_ADC_MspInit+0x1b0>)
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3301      	adds	r3, #1
 8002118:	4a61      	ldr	r2, [pc, #388]	; (80022a0 <HAL_ADC_MspInit+0x1b0>)
 800211a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800211c:	4b60      	ldr	r3, [pc, #384]	; (80022a0 <HAL_ADC_MspInit+0x1b0>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d10b      	bne.n	800213c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002124:	4b5f      	ldr	r3, [pc, #380]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 8002126:	695b      	ldr	r3, [r3, #20]
 8002128:	4a5e      	ldr	r2, [pc, #376]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 800212a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800212e:	6153      	str	r3, [r2, #20]
 8002130:	4b5c      	ldr	r3, [pc, #368]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 8002132:	695b      	ldr	r3, [r3, #20]
 8002134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002138:	61bb      	str	r3, [r7, #24]
 800213a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800213c:	4b59      	ldr	r3, [pc, #356]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 800213e:	695b      	ldr	r3, [r3, #20]
 8002140:	4a58      	ldr	r2, [pc, #352]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 8002142:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002146:	6153      	str	r3, [r2, #20]
 8002148:	4b56      	ldr	r3, [pc, #344]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 800214a:	695b      	ldr	r3, [r3, #20]
 800214c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002154:	2301      	movs	r3, #1
 8002156:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002158:	2303      	movs	r3, #3
 800215a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002160:	f107 031c 	add.w	r3, r7, #28
 8002164:	4619      	mov	r1, r3
 8002166:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800216a:	f002 ffbf 	bl	80050ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800216e:	4b4e      	ldr	r3, [pc, #312]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 8002170:	4a4e      	ldr	r2, [pc, #312]	; (80022ac <HAL_ADC_MspInit+0x1bc>)
 8002172:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002174:	4b4c      	ldr	r3, [pc, #304]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 8002176:	2200      	movs	r2, #0
 8002178:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800217a:	4b4b      	ldr	r3, [pc, #300]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 800217c:	2200      	movs	r2, #0
 800217e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002180:	4b49      	ldr	r3, [pc, #292]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 8002182:	2280      	movs	r2, #128	; 0x80
 8002184:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002186:	4b48      	ldr	r3, [pc, #288]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 8002188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800218c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800218e:	4b46      	ldr	r3, [pc, #280]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 8002190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002194:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002196:	4b44      	ldr	r3, [pc, #272]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 8002198:	2220      	movs	r2, #32
 800219a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800219c:	4b42      	ldr	r3, [pc, #264]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 800219e:	2200      	movs	r2, #0
 80021a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021a2:	4841      	ldr	r0, [pc, #260]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 80021a4:	f002 fd77 	bl	8004c96 <HAL_DMA_Init>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d001      	beq.n	80021b2 <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 80021ae:	f7ff ff77 	bl	80020a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4a3c      	ldr	r2, [pc, #240]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 80021b6:	639a      	str	r2, [r3, #56]	; 0x38
 80021b8:	4a3b      	ldr	r2, [pc, #236]	; (80022a8 <HAL_ADC_MspInit+0x1b8>)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80021be:	2200      	movs	r2, #0
 80021c0:	2100      	movs	r1, #0
 80021c2:	2012      	movs	r0, #18
 80021c4:	f002 faad 	bl	8004722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80021c8:	2012      	movs	r0, #18
 80021ca:	f002 fac6 	bl	800475a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80021ce:	e062      	b.n	8002296 <HAL_ADC_MspInit+0x1a6>
  else if(hadc->Instance==ADC2)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a36      	ldr	r2, [pc, #216]	; (80022b0 <HAL_ADC_MspInit+0x1c0>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d15d      	bne.n	8002296 <HAL_ADC_MspInit+0x1a6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80021da:	4b31      	ldr	r3, [pc, #196]	; (80022a0 <HAL_ADC_MspInit+0x1b0>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	3301      	adds	r3, #1
 80021e0:	4a2f      	ldr	r2, [pc, #188]	; (80022a0 <HAL_ADC_MspInit+0x1b0>)
 80021e2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80021e4:	4b2e      	ldr	r3, [pc, #184]	; (80022a0 <HAL_ADC_MspInit+0x1b0>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d10b      	bne.n	8002204 <HAL_ADC_MspInit+0x114>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80021ec:	4b2d      	ldr	r3, [pc, #180]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	4a2c      	ldr	r2, [pc, #176]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 80021f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021f6:	6153      	str	r3, [r2, #20]
 80021f8:	4b2a      	ldr	r3, [pc, #168]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002204:	4b27      	ldr	r3, [pc, #156]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	4a26      	ldr	r2, [pc, #152]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 800220a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800220e:	6153      	str	r3, [r2, #20]
 8002210:	4b24      	ldr	r3, [pc, #144]	; (80022a4 <HAL_ADC_MspInit+0x1b4>)
 8002212:	695b      	ldr	r3, [r3, #20]
 8002214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800221c:	2340      	movs	r3, #64	; 0x40
 800221e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002220:	2303      	movs	r3, #3
 8002222:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002228:	f107 031c 	add.w	r3, r7, #28
 800222c:	4619      	mov	r1, r3
 800222e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002232:	f002 ff5b 	bl	80050ec <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8002236:	4b1f      	ldr	r3, [pc, #124]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 8002238:	4a1f      	ldr	r2, [pc, #124]	; (80022b8 <HAL_ADC_MspInit+0x1c8>)
 800223a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800223c:	4b1d      	ldr	r3, [pc, #116]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 800223e:	2200      	movs	r2, #0
 8002240:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002242:	4b1c      	ldr	r3, [pc, #112]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 8002244:	2200      	movs	r2, #0
 8002246:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8002248:	4b1a      	ldr	r3, [pc, #104]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 800224a:	2280      	movs	r2, #128	; 0x80
 800224c:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800224e:	4b19      	ldr	r3, [pc, #100]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 8002250:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002254:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002256:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 8002258:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800225c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800225e:	4b15      	ldr	r3, [pc, #84]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 8002260:	2220      	movs	r2, #32
 8002262:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8002264:	4b13      	ldr	r3, [pc, #76]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 8002266:	2200      	movs	r2, #0
 8002268:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800226a:	4812      	ldr	r0, [pc, #72]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 800226c:	f002 fd13 	bl	8004c96 <HAL_DMA_Init>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <HAL_ADC_MspInit+0x18a>
      Error_Handler();
 8002276:	f7ff ff13 	bl	80020a0 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a0d      	ldr	r2, [pc, #52]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 800227e:	639a      	str	r2, [r3, #56]	; 0x38
 8002280:	4a0c      	ldr	r2, [pc, #48]	; (80022b4 <HAL_ADC_MspInit+0x1c4>)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002286:	2200      	movs	r2, #0
 8002288:	2100      	movs	r1, #0
 800228a:	2012      	movs	r0, #18
 800228c:	f002 fa49 	bl	8004722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002290:	2012      	movs	r0, #18
 8002292:	f002 fa62 	bl	800475a <HAL_NVIC_EnableIRQ>
}
 8002296:	bf00      	nop
 8002298:	3730      	adds	r7, #48	; 0x30
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000c28 	.word	0x20000c28
 80022a4:	40021000 	.word	0x40021000
 80022a8:	20000d7c 	.word	0x20000d7c
 80022ac:	40020008 	.word	0x40020008
 80022b0:	50000100 	.word	0x50000100
 80022b4:	2000d1e0 	.word	0x2000d1e0
 80022b8:	40020408 	.word	0x40020408

080022bc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b08a      	sub	sp, #40	; 0x28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022c4:	f107 0314 	add.w	r3, r7, #20
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
 80022ce:	609a      	str	r2, [r3, #8]
 80022d0:	60da      	str	r2, [r3, #12]
 80022d2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a31      	ldr	r2, [pc, #196]	; (80023a0 <HAL_DAC_MspInit+0xe4>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d15b      	bne.n	8002396 <HAL_DAC_MspInit+0xda>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80022de:	4b31      	ldr	r3, [pc, #196]	; (80023a4 <HAL_DAC_MspInit+0xe8>)
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	4a30      	ldr	r2, [pc, #192]	; (80023a4 <HAL_DAC_MspInit+0xe8>)
 80022e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80022e8:	61d3      	str	r3, [r2, #28]
 80022ea:	4b2e      	ldr	r3, [pc, #184]	; (80023a4 <HAL_DAC_MspInit+0xe8>)
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80022f2:	613b      	str	r3, [r7, #16]
 80022f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022f6:	4b2b      	ldr	r3, [pc, #172]	; (80023a4 <HAL_DAC_MspInit+0xe8>)
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	4a2a      	ldr	r2, [pc, #168]	; (80023a4 <HAL_DAC_MspInit+0xe8>)
 80022fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002300:	6153      	str	r3, [r2, #20]
 8002302:	4b28      	ldr	r3, [pc, #160]	; (80023a4 <HAL_DAC_MspInit+0xe8>)
 8002304:	695b      	ldr	r3, [r3, #20]
 8002306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230a:	60fb      	str	r3, [r7, #12]
 800230c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800230e:	2310      	movs	r3, #16
 8002310:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002312:	2303      	movs	r3, #3
 8002314:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800231a:	f107 0314 	add.w	r3, r7, #20
 800231e:	4619      	mov	r1, r3
 8002320:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002324:	f002 fee2 	bl	80050ec <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8002328:	4b1f      	ldr	r3, [pc, #124]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 800232a:	4a20      	ldr	r2, [pc, #128]	; (80023ac <HAL_DAC_MspInit+0xf0>)
 800232c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800232e:	4b1e      	ldr	r3, [pc, #120]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 8002330:	2210      	movs	r2, #16
 8002332:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002334:	4b1c      	ldr	r3, [pc, #112]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 8002336:	2200      	movs	r2, #0
 8002338:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800233a:	4b1b      	ldr	r3, [pc, #108]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 800233c:	2280      	movs	r2, #128	; 0x80
 800233e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002340:	4b19      	ldr	r3, [pc, #100]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 8002342:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002346:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002348:	4b17      	ldr	r3, [pc, #92]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 800234a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800234e:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002350:	4b15      	ldr	r3, [pc, #84]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 8002352:	2220      	movs	r2, #32
 8002354:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8002356:	4b14      	ldr	r3, [pc, #80]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 8002358:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800235c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 800235e:	4812      	ldr	r0, [pc, #72]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 8002360:	f002 fc99 	bl	8004c96 <HAL_DMA_Init>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <HAL_DAC_MspInit+0xb2>
    {
      Error_Handler();
 800236a:	f7ff fe99 	bl	80020a0 <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 800236e:	4b10      	ldr	r3, [pc, #64]	; (80023b0 <HAL_DAC_MspInit+0xf4>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a0f      	ldr	r2, [pc, #60]	; (80023b0 <HAL_DAC_MspInit+0xf4>)
 8002374:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002378:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a0a      	ldr	r2, [pc, #40]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	4a09      	ldr	r2, [pc, #36]	; (80023a8 <HAL_DAC_MspInit+0xec>)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6253      	str	r3, [r2, #36]	; 0x24

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002386:	2200      	movs	r2, #0
 8002388:	2100      	movs	r1, #0
 800238a:	2036      	movs	r0, #54	; 0x36
 800238c:	f002 f9c9 	bl	8004722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002390:	2036      	movs	r0, #54	; 0x36
 8002392:	f002 f9e2 	bl	800475a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002396:	bf00      	nop
 8002398:	3728      	adds	r7, #40	; 0x28
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40007400 	.word	0x40007400
 80023a4:	40021000 	.word	0x40021000
 80023a8:	20000c9c 	.word	0x20000c9c
 80023ac:	40020030 	.word	0x40020030
 80023b0:	40010000 	.word	0x40010000

080023b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023c4:	d114      	bne.n	80023f0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023c6:	4b15      	ldr	r3, [pc, #84]	; (800241c <HAL_TIM_Base_MspInit+0x68>)
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	4a14      	ldr	r2, [pc, #80]	; (800241c <HAL_TIM_Base_MspInit+0x68>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	61d3      	str	r3, [r2, #28]
 80023d2:	4b12      	ldr	r3, [pc, #72]	; (800241c <HAL_TIM_Base_MspInit+0x68>)
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023de:	2200      	movs	r2, #0
 80023e0:	2100      	movs	r1, #0
 80023e2:	201c      	movs	r0, #28
 80023e4:	f002 f99d 	bl	8004722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023e8:	201c      	movs	r0, #28
 80023ea:	f002 f9b6 	bl	800475a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80023ee:	e010      	b.n	8002412 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a0a      	ldr	r2, [pc, #40]	; (8002420 <HAL_TIM_Base_MspInit+0x6c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d10b      	bne.n	8002412 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023fa:	4b08      	ldr	r3, [pc, #32]	; (800241c <HAL_TIM_Base_MspInit+0x68>)
 80023fc:	69db      	ldr	r3, [r3, #28]
 80023fe:	4a07      	ldr	r2, [pc, #28]	; (800241c <HAL_TIM_Base_MspInit+0x68>)
 8002400:	f043 0302 	orr.w	r3, r3, #2
 8002404:	61d3      	str	r3, [r2, #28]
 8002406:	4b05      	ldr	r3, [pc, #20]	; (800241c <HAL_TIM_Base_MspInit+0x68>)
 8002408:	69db      	ldr	r3, [r3, #28]
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	60bb      	str	r3, [r7, #8]
 8002410:	68bb      	ldr	r3, [r7, #8]
}
 8002412:	bf00      	nop
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40021000 	.word	0x40021000
 8002420:	40000400 	.word	0x40000400

08002424 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b088      	sub	sp, #32
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800242c:	f107 030c 	add.w	r3, r7, #12
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	60da      	str	r2, [r3, #12]
 800243a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a11      	ldr	r2, [pc, #68]	; (8002488 <HAL_TIM_MspPostInit+0x64>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d11b      	bne.n	800247e <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002446:	4b11      	ldr	r3, [pc, #68]	; (800248c <HAL_TIM_MspPostInit+0x68>)
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	4a10      	ldr	r2, [pc, #64]	; (800248c <HAL_TIM_MspPostInit+0x68>)
 800244c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002450:	6153      	str	r3, [r2, #20]
 8002452:	4b0e      	ldr	r3, [pc, #56]	; (800248c <HAL_TIM_MspPostInit+0x68>)
 8002454:	695b      	ldr	r3, [r3, #20]
 8002456:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800245a:	60bb      	str	r3, [r7, #8]
 800245c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800245e:	2301      	movs	r3, #1
 8002460:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002462:	2302      	movs	r3, #2
 8002464:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246a:	2300      	movs	r3, #0
 800246c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800246e:	2302      	movs	r3, #2
 8002470:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002472:	f107 030c 	add.w	r3, r7, #12
 8002476:	4619      	mov	r1, r3
 8002478:	4805      	ldr	r0, [pc, #20]	; (8002490 <HAL_TIM_MspPostInit+0x6c>)
 800247a:	f002 fe37 	bl	80050ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800247e:	bf00      	nop
 8002480:	3720      	adds	r7, #32
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40000400 	.word	0x40000400
 800248c:	40021000 	.word	0x40021000
 8002490:	48000400 	.word	0x48000400

08002494 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b08a      	sub	sp, #40	; 0x28
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800249c:	f107 0314 	add.w	r3, r7, #20
 80024a0:	2200      	movs	r2, #0
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	605a      	str	r2, [r3, #4]
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	60da      	str	r2, [r3, #12]
 80024aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a1b      	ldr	r2, [pc, #108]	; (8002520 <HAL_UART_MspInit+0x8c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d130      	bne.n	8002518 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80024b6:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024b8:	69db      	ldr	r3, [r3, #28]
 80024ba:	4a1a      	ldr	r2, [pc, #104]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c0:	61d3      	str	r3, [r2, #28]
 80024c2:	4b18      	ldr	r3, [pc, #96]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024c4:	69db      	ldr	r3, [r3, #28]
 80024c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ce:	4b15      	ldr	r3, [pc, #84]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	4a14      	ldr	r2, [pc, #80]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024d8:	6153      	str	r3, [r2, #20]
 80024da:	4b12      	ldr	r3, [pc, #72]	; (8002524 <HAL_UART_MspInit+0x90>)
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80024e6:	230c      	movs	r3, #12
 80024e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ea:	2302      	movs	r3, #2
 80024ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f2:	2300      	movs	r3, #0
 80024f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024f6:	2307      	movs	r3, #7
 80024f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002504:	f002 fdf2 	bl	80050ec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002508:	2200      	movs	r2, #0
 800250a:	2100      	movs	r1, #0
 800250c:	2026      	movs	r0, #38	; 0x26
 800250e:	f002 f908 	bl	8004722 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002512:	2026      	movs	r0, #38	; 0x26
 8002514:	f002 f921 	bl	800475a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002518:	bf00      	nop
 800251a:	3728      	adds	r7, #40	; 0x28
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40004400 	.word	0x40004400
 8002524:	40021000 	.word	0x40021000

08002528 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800252c:	e7fe      	b.n	800252c <NMI_Handler+0x4>
	...

08002530 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  printStr("Error: Hard fault");
 8002534:	4801      	ldr	r0, [pc, #4]	; (800253c <HardFault_Handler+0xc>)
 8002536:	f7fe fb11 	bl	8000b5c <printStr>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800253a:	e7fe      	b.n	800253a <HardFault_Handler+0xa>
 800253c:	0800b488 	.word	0x0800b488

08002540 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002540:	b480      	push	{r7}
 8002542:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002544:	e7fe      	b.n	8002544 <MemManage_Handler+0x4>
	...

08002548 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
  printStr("Error: Bus fault");
 800254c:	4801      	ldr	r0, [pc, #4]	; (8002554 <BusFault_Handler+0xc>)
 800254e:	f7fe fb05 	bl	8000b5c <printStr>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002552:	e7fe      	b.n	8002552 <BusFault_Handler+0xa>
 8002554:	0800b49c 	.word	0x0800b49c

08002558 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
  printStr("Error: Usage fault");
 800255c:	4801      	ldr	r0, [pc, #4]	; (8002564 <UsageFault_Handler+0xc>)
 800255e:	f7fe fafd 	bl	8000b5c <printStr>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002562:	e7fe      	b.n	8002562 <UsageFault_Handler+0xa>
 8002564:	0800b4b0 	.word	0x0800b4b0

08002568 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002576:	b480      	push	{r7}
 8002578:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002596:	f000 f8fb 	bl	8002790 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80025a4:	4802      	ldr	r0, [pc, #8]	; (80025b0 <DMA1_Channel1_IRQHandler+0x10>)
 80025a6:	f002 fc93 	bl	8004ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000d7c 	.word	0x20000d7c

080025b4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80025b8:	4802      	ldr	r0, [pc, #8]	; (80025c4 <DMA1_Channel3_IRQHandler+0x10>)
 80025ba:	f002 fc89 	bl	8004ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	20000c9c 	.word	0x20000c9c

080025c8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80025cc:	4803      	ldr	r0, [pc, #12]	; (80025dc <ADC1_2_IRQHandler+0x14>)
 80025ce:	f000 fee9 	bl	80033a4 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80025d2:	4803      	ldr	r0, [pc, #12]	; (80025e0 <ADC1_2_IRQHandler+0x18>)
 80025d4:	f000 fee6 	bl	80033a4 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	20000d2c 	.word	0x20000d2c
 80025e0:	20000c4c 	.word	0x20000c4c

080025e4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025e8:	4802      	ldr	r0, [pc, #8]	; (80025f4 <TIM2_IRQHandler+0x10>)
 80025ea:	f004 fcb9 	bl	8006f60 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	2000d110 	.word	0x2000d110

080025f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80025fc:	4802      	ldr	r0, [pc, #8]	; (8002608 <TIM6_DAC_IRQHandler+0x10>)
 80025fe:	f002 fa0f 	bl	8004a20 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	20000c38 	.word	0x20000c38

0800260c <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002610:	4802      	ldr	r0, [pc, #8]	; (800261c <DMA2_Channel1_IRQHandler+0x10>)
 8002612:	f002 fc5d 	bl	8004ed0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	2000d1e0 	.word	0x2000d1e0

08002620 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002628:	4a14      	ldr	r2, [pc, #80]	; (800267c <_sbrk+0x5c>)
 800262a:	4b15      	ldr	r3, [pc, #84]	; (8002680 <_sbrk+0x60>)
 800262c:	1ad3      	subs	r3, r2, r3
 800262e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002634:	4b13      	ldr	r3, [pc, #76]	; (8002684 <_sbrk+0x64>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2b00      	cmp	r3, #0
 800263a:	d102      	bne.n	8002642 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800263c:	4b11      	ldr	r3, [pc, #68]	; (8002684 <_sbrk+0x64>)
 800263e:	4a12      	ldr	r2, [pc, #72]	; (8002688 <_sbrk+0x68>)
 8002640:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002642:	4b10      	ldr	r3, [pc, #64]	; (8002684 <_sbrk+0x64>)
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4413      	add	r3, r2
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	429a      	cmp	r2, r3
 800264e:	d207      	bcs.n	8002660 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002650:	f006 fe6e 	bl	8009330 <__errno>
 8002654:	4602      	mov	r2, r0
 8002656:	230c      	movs	r3, #12
 8002658:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800265a:	f04f 33ff 	mov.w	r3, #4294967295
 800265e:	e009      	b.n	8002674 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002660:	4b08      	ldr	r3, [pc, #32]	; (8002684 <_sbrk+0x64>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002666:	4b07      	ldr	r3, [pc, #28]	; (8002684 <_sbrk+0x64>)
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4413      	add	r3, r2
 800266e:	4a05      	ldr	r2, [pc, #20]	; (8002684 <_sbrk+0x64>)
 8002670:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002672:	68fb      	ldr	r3, [r7, #12]
}
 8002674:	4618      	mov	r0, r3
 8002676:	3718      	adds	r7, #24
 8002678:	46bd      	mov	sp, r7
 800267a:	bd80      	pop	{r7, pc}
 800267c:	20010000 	.word	0x20010000
 8002680:	00000400 	.word	0x00000400
 8002684:	20000c2c 	.word	0x20000c2c
 8002688:	2000d230 	.word	0x2000d230

0800268c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <SystemInit+0x20>)
 8002692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002696:	4a05      	ldr	r2, [pc, #20]	; (80026ac <SystemInit+0x20>)
 8002698:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800269c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	e000ed00 	.word	0xe000ed00

080026b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026e8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026b4:	480d      	ldr	r0, [pc, #52]	; (80026ec <LoopForever+0x6>)
  ldr r1, =_edata
 80026b6:	490e      	ldr	r1, [pc, #56]	; (80026f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026b8:	4a0e      	ldr	r2, [pc, #56]	; (80026f4 <LoopForever+0xe>)
  movs r3, #0
 80026ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026bc:	e002      	b.n	80026c4 <LoopCopyDataInit>

080026be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026c2:	3304      	adds	r3, #4

080026c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026c8:	d3f9      	bcc.n	80026be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ca:	4a0b      	ldr	r2, [pc, #44]	; (80026f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026cc:	4c0b      	ldr	r4, [pc, #44]	; (80026fc <LoopForever+0x16>)
  movs r3, #0
 80026ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026d0:	e001      	b.n	80026d6 <LoopFillZerobss>

080026d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d4:	3204      	adds	r2, #4

080026d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026d8:	d3fb      	bcc.n	80026d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026da:	f7ff ffd7 	bl	800268c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026de:	f006 fe2d 	bl	800933c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026e2:	f7fe fee1 	bl	80014a8 <main>

080026e6 <LoopForever>:

LoopForever:
    b LoopForever
 80026e6:	e7fe      	b.n	80026e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80026e8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80026ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026f0:	20000bf8 	.word	0x20000bf8
  ldr r2, =_sidata
 80026f4:	0800b790 	.word	0x0800b790
  ldr r2, =_sbss
 80026f8:	20000bf8 	.word	0x20000bf8
  ldr r4, =_ebss
 80026fc:	2000d22c 	.word	0x2000d22c

08002700 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002700:	e7fe      	b.n	8002700 <ADC3_IRQHandler>
	...

08002704 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002708:	4b08      	ldr	r3, [pc, #32]	; (800272c <HAL_Init+0x28>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a07      	ldr	r2, [pc, #28]	; (800272c <HAL_Init+0x28>)
 800270e:	f043 0310 	orr.w	r3, r3, #16
 8002712:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002714:	2003      	movs	r0, #3
 8002716:	f001 fff9 	bl	800470c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800271a:	2000      	movs	r0, #0
 800271c:	f000 f808 	bl	8002730 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002720:	f7ff fcc2 	bl	80020a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002724:	2300      	movs	r3, #0
}
 8002726:	4618      	mov	r0, r3
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	40022000 	.word	0x40022000

08002730 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002738:	4b12      	ldr	r3, [pc, #72]	; (8002784 <HAL_InitTick+0x54>)
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	4b12      	ldr	r3, [pc, #72]	; (8002788 <HAL_InitTick+0x58>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	4619      	mov	r1, r3
 8002742:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002746:	fbb3 f3f1 	udiv	r3, r3, r1
 800274a:	fbb2 f3f3 	udiv	r3, r2, r3
 800274e:	4618      	mov	r0, r3
 8002750:	f002 f811 	bl	8004776 <HAL_SYSTICK_Config>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e00e      	b.n	800277c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2b0f      	cmp	r3, #15
 8002762:	d80a      	bhi.n	800277a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002764:	2200      	movs	r2, #0
 8002766:	6879      	ldr	r1, [r7, #4]
 8002768:	f04f 30ff 	mov.w	r0, #4294967295
 800276c:	f001 ffd9 	bl	8004722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002770:	4a06      	ldr	r2, [pc, #24]	; (800278c <HAL_InitTick+0x5c>)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
 8002778:	e000      	b.n	800277c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
}
 800277c:	4618      	mov	r0, r3
 800277e:	3708      	adds	r7, #8
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20000a1c 	.word	0x20000a1c
 8002788:	20000a24 	.word	0x20000a24
 800278c:	20000a20 	.word	0x20000a20

08002790 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002794:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <HAL_IncTick+0x20>)
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	4b06      	ldr	r3, [pc, #24]	; (80027b4 <HAL_IncTick+0x24>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4413      	add	r3, r2
 80027a0:	4a04      	ldr	r2, [pc, #16]	; (80027b4 <HAL_IncTick+0x24>)
 80027a2:	6013      	str	r3, [r2, #0]
}
 80027a4:	bf00      	nop
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	20000a24 	.word	0x20000a24
 80027b4:	2000d224 	.word	0x2000d224

080027b8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  return uwTick;  
 80027bc:	4b03      	ldr	r3, [pc, #12]	; (80027cc <HAL_GetTick+0x14>)
 80027be:	681b      	ldr	r3, [r3, #0]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	2000d224 	.word	0x2000d224

080027d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b09a      	sub	sp, #104	; 0x68
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002814:	2300      	movs	r3, #0
 8002816:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800281a:	2300      	movs	r3, #0
 800281c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800281e:	2300      	movs	r3, #0
 8002820:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e1e3      	b.n	8002bf4 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	f003 0310 	and.w	r3, r3, #16
 800283a:	2b00      	cmp	r3, #0
 800283c:	d176      	bne.n	800292c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002842:	2b00      	cmp	r3, #0
 8002844:	d152      	bne.n	80028ec <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002860:	6878      	ldr	r0, [r7, #4]
 8002862:	f7ff fc45 	bl	80020f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d13b      	bne.n	80028ec <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f001 fd6b 	bl	8004350 <ADC_Disable>
 800287a:	4603      	mov	r3, r0
 800287c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002884:	f003 0310 	and.w	r3, r3, #16
 8002888:	2b00      	cmp	r3, #0
 800288a:	d12f      	bne.n	80028ec <HAL_ADC_Init+0xe0>
 800288c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002890:	2b00      	cmp	r3, #0
 8002892:	d12b      	bne.n	80028ec <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002898:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800289c:	f023 0302 	bic.w	r3, r3, #2
 80028a0:	f043 0202 	orr.w	r2, r3, #2
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028b6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689a      	ldr	r2, [r3, #8]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80028c6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028c8:	4b92      	ldr	r3, [pc, #584]	; (8002b14 <HAL_ADC_Init+0x308>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a92      	ldr	r2, [pc, #584]	; (8002b18 <HAL_ADC_Init+0x30c>)
 80028ce:	fba2 2303 	umull	r2, r3, r2, r3
 80028d2:	0c9a      	lsrs	r2, r3, #18
 80028d4:	4613      	mov	r3, r2
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	4413      	add	r3, r2
 80028da:	005b      	lsls	r3, r3, #1
 80028dc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028de:	e002      	b.n	80028e6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	3b01      	subs	r3, #1
 80028e4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1f9      	bne.n	80028e0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d007      	beq.n	800290a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002904:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002908:	d110      	bne.n	800292c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290e:	f023 0312 	bic.w	r3, r3, #18
 8002912:	f043 0210 	orr.w	r2, r3, #16
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291e:	f043 0201 	orr.w	r2, r3, #1
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002930:	f003 0310 	and.w	r3, r3, #16
 8002934:	2b00      	cmp	r3, #0
 8002936:	f040 8150 	bne.w	8002bda <HAL_ADC_Init+0x3ce>
 800293a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800293e:	2b00      	cmp	r3, #0
 8002940:	f040 814b 	bne.w	8002bda <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800294e:	2b00      	cmp	r3, #0
 8002950:	f040 8143 	bne.w	8002bda <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800295c:	f043 0202 	orr.w	r2, r3, #2
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800296c:	d004      	beq.n	8002978 <HAL_ADC_Init+0x16c>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a6a      	ldr	r2, [pc, #424]	; (8002b1c <HAL_ADC_Init+0x310>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d101      	bne.n	800297c <HAL_ADC_Init+0x170>
 8002978:	4b69      	ldr	r3, [pc, #420]	; (8002b20 <HAL_ADC_Init+0x314>)
 800297a:	e000      	b.n	800297e <HAL_ADC_Init+0x172>
 800297c:	4b69      	ldr	r3, [pc, #420]	; (8002b24 <HAL_ADC_Init+0x318>)
 800297e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002988:	d102      	bne.n	8002990 <HAL_ADC_Init+0x184>
 800298a:	4b64      	ldr	r3, [pc, #400]	; (8002b1c <HAL_ADC_Init+0x310>)
 800298c:	60fb      	str	r3, [r7, #12]
 800298e:	e01a      	b.n	80029c6 <HAL_ADC_Init+0x1ba>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a61      	ldr	r2, [pc, #388]	; (8002b1c <HAL_ADC_Init+0x310>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d103      	bne.n	80029a2 <HAL_ADC_Init+0x196>
 800299a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	e011      	b.n	80029c6 <HAL_ADC_Init+0x1ba>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a60      	ldr	r2, [pc, #384]	; (8002b28 <HAL_ADC_Init+0x31c>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d102      	bne.n	80029b2 <HAL_ADC_Init+0x1a6>
 80029ac:	4b5f      	ldr	r3, [pc, #380]	; (8002b2c <HAL_ADC_Init+0x320>)
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	e009      	b.n	80029c6 <HAL_ADC_Init+0x1ba>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a5d      	ldr	r2, [pc, #372]	; (8002b2c <HAL_ADC_Init+0x320>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d102      	bne.n	80029c2 <HAL_ADC_Init+0x1b6>
 80029bc:	4b5a      	ldr	r3, [pc, #360]	; (8002b28 <HAL_ADC_Init+0x31c>)
 80029be:	60fb      	str	r3, [r7, #12]
 80029c0:	e001      	b.n	80029c6 <HAL_ADC_Init+0x1ba>
 80029c2:	2300      	movs	r3, #0
 80029c4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	689b      	ldr	r3, [r3, #8]
 80029cc:	f003 0303 	and.w	r3, r3, #3
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d108      	bne.n	80029e6 <HAL_ADC_Init+0x1da>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d101      	bne.n	80029e6 <HAL_ADC_Init+0x1da>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e000      	b.n	80029e8 <HAL_ADC_Init+0x1dc>
 80029e6:	2300      	movs	r3, #0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d11c      	bne.n	8002a26 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029ec:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d010      	beq.n	8002a14 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d107      	bne.n	8002a0e <HAL_ADC_Init+0x202>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_ADC_Init+0x202>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_ADC_Init+0x204>
 8002a0e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d108      	bne.n	8002a26 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002a14:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	431a      	orrs	r2, r3
 8002a22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a24:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	7e5b      	ldrb	r3, [r3, #25]
 8002a2a:	035b      	lsls	r3, r3, #13
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002a30:	2a01      	cmp	r2, #1
 8002a32:	d002      	beq.n	8002a3a <HAL_ADC_Init+0x22e>
 8002a34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a38:	e000      	b.n	8002a3c <HAL_ADC_Init+0x230>
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	431a      	orrs	r2, r3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a56:	2b01      	cmp	r3, #1
 8002a58:	d11b      	bne.n	8002a92 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	7e5b      	ldrb	r3, [r3, #25]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d109      	bne.n	8002a76 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a66:	3b01      	subs	r3, #1
 8002a68:	045a      	lsls	r2, r3, #17
 8002a6a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a72:	663b      	str	r3, [r7, #96]	; 0x60
 8002a74:	e00d      	b.n	8002a92 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8002a7e:	f043 0220 	orr.w	r2, r3, #32
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8a:	f043 0201 	orr.w	r2, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d054      	beq.n	8002b44 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a22      	ldr	r2, [pc, #136]	; (8002b28 <HAL_ADC_Init+0x31c>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d004      	beq.n	8002aae <HAL_ADC_Init+0x2a2>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a20      	ldr	r2, [pc, #128]	; (8002b2c <HAL_ADC_Init+0x320>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d140      	bne.n	8002b30 <HAL_ADC_Init+0x324>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab2:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8002ab6:	d02a      	beq.n	8002b0e <HAL_ADC_Init+0x302>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ac0:	d022      	beq.n	8002b08 <HAL_ADC_Init+0x2fc>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ac6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8002aca:	d01a      	beq.n	8002b02 <HAL_ADC_Init+0x2f6>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad0:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8002ad4:	d012      	beq.n	8002afc <HAL_ADC_Init+0x2f0>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ada:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8002ade:	d00a      	beq.n	8002af6 <HAL_ADC_Init+0x2ea>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ae4:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8002ae8:	d002      	beq.n	8002af0 <HAL_ADC_Init+0x2e4>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aee:	e023      	b.n	8002b38 <HAL_ADC_Init+0x32c>
 8002af0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002af4:	e020      	b.n	8002b38 <HAL_ADC_Init+0x32c>
 8002af6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002afa:	e01d      	b.n	8002b38 <HAL_ADC_Init+0x32c>
 8002afc:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002b00:	e01a      	b.n	8002b38 <HAL_ADC_Init+0x32c>
 8002b02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b06:	e017      	b.n	8002b38 <HAL_ADC_Init+0x32c>
 8002b08:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8002b0c:	e014      	b.n	8002b38 <HAL_ADC_Init+0x32c>
 8002b0e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002b12:	e011      	b.n	8002b38 <HAL_ADC_Init+0x32c>
 8002b14:	20000a1c 	.word	0x20000a1c
 8002b18:	431bde83 	.word	0x431bde83
 8002b1c:	50000100 	.word	0x50000100
 8002b20:	50000300 	.word	0x50000300
 8002b24:	50000700 	.word	0x50000700
 8002b28:	50000400 	.word	0x50000400
 8002b2c:	50000500 	.word	0x50000500
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b40:	4313      	orrs	r3, r2
 8002b42:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	f003 030c 	and.w	r3, r3, #12
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d114      	bne.n	8002b7c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	6812      	ldr	r2, [r2, #0]
 8002b5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b60:	f023 0302 	bic.w	r3, r3, #2
 8002b64:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7e1b      	ldrb	r3, [r3, #24]
 8002b6a:	039a      	lsls	r2, r3, #14
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b72:	005b      	lsls	r3, r3, #1
 8002b74:	4313      	orrs	r3, r2
 8002b76:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68da      	ldr	r2, [r3, #12]
 8002b82:	4b1e      	ldr	r3, [pc, #120]	; (8002bfc <HAL_ADC_Init+0x3f0>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	6812      	ldr	r2, [r2, #0]
 8002b8a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002b8c:	430b      	orrs	r3, r1
 8002b8e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d10c      	bne.n	8002bb2 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9e:	f023 010f 	bic.w	r1, r3, #15
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	1e5a      	subs	r2, r3, #1
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	631a      	str	r2, [r3, #48]	; 0x30
 8002bb0:	e007      	b.n	8002bc2 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f022 020f 	bic.w	r2, r2, #15
 8002bc0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	f023 0303 	bic.w	r3, r3, #3
 8002bd0:	f043 0201 	orr.w	r2, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	641a      	str	r2, [r3, #64]	; 0x40
 8002bd8:	e00a      	b.n	8002bf0 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bde:	f023 0312 	bic.w	r3, r3, #18
 8002be2:	f043 0210 	orr.w	r2, r3, #16
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8002bea:	2301      	movs	r3, #1
 8002bec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002bf0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3768      	adds	r7, #104	; 0x68
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	fff0c007 	.word	0xfff0c007

08002c00 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	f003 0304 	and.w	r3, r3, #4
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f040 80f9 	bne.w	8002e0e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d101      	bne.n	8002c2a <HAL_ADC_Start+0x2a>
 8002c26:	2302      	movs	r3, #2
 8002c28:	e0f4      	b.n	8002e14 <HAL_ADC_Start+0x214>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f001 fb2e 	bl	8004294 <ADC_Enable>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f040 80e0 	bne.w	8002e04 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c48:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c60:	d004      	beq.n	8002c6c <HAL_ADC_Start+0x6c>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a6d      	ldr	r2, [pc, #436]	; (8002e1c <HAL_ADC_Start+0x21c>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d106      	bne.n	8002c7a <HAL_ADC_Start+0x7a>
 8002c6c:	4b6c      	ldr	r3, [pc, #432]	; (8002e20 <HAL_ADC_Start+0x220>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 031f 	and.w	r3, r3, #31
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d010      	beq.n	8002c9a <HAL_ADC_Start+0x9a>
 8002c78:	e005      	b.n	8002c86 <HAL_ADC_Start+0x86>
 8002c7a:	4b6a      	ldr	r3, [pc, #424]	; (8002e24 <HAL_ADC_Start+0x224>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 031f 	and.w	r3, r3, #31
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d009      	beq.n	8002c9a <HAL_ADC_Start+0x9a>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c8e:	d004      	beq.n	8002c9a <HAL_ADC_Start+0x9a>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a64      	ldr	r2, [pc, #400]	; (8002e28 <HAL_ADC_Start+0x228>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d115      	bne.n	8002cc6 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	68db      	ldr	r3, [r3, #12]
 8002cac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d036      	beq.n	8002d22 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002cbc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002cc4:	e02d      	b.n	8002d22 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cda:	d004      	beq.n	8002ce6 <HAL_ADC_Start+0xe6>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a4e      	ldr	r2, [pc, #312]	; (8002e1c <HAL_ADC_Start+0x21c>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d10a      	bne.n	8002cfc <HAL_ADC_Start+0xfc>
 8002ce6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	bf14      	ite	ne
 8002cf4:	2301      	movne	r3, #1
 8002cf6:	2300      	moveq	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	e008      	b.n	8002d0e <HAL_ADC_Start+0x10e>
 8002cfc:	4b4a      	ldr	r3, [pc, #296]	; (8002e28 <HAL_ADC_Start+0x228>)
 8002cfe:	68db      	ldr	r3, [r3, #12]
 8002d00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	bf14      	ite	ne
 8002d08:	2301      	movne	r3, #1
 8002d0a:	2300      	moveq	r3, #0
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d007      	beq.n	8002d22 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d1a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d2e:	d106      	bne.n	8002d3e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d34:	f023 0206 	bic.w	r2, r3, #6
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	645a      	str	r2, [r3, #68]	; 0x44
 8002d3c:	e002      	b.n	8002d44 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	221c      	movs	r2, #28
 8002d52:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d5c:	d004      	beq.n	8002d68 <HAL_ADC_Start+0x168>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a2e      	ldr	r2, [pc, #184]	; (8002e1c <HAL_ADC_Start+0x21c>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d106      	bne.n	8002d76 <HAL_ADC_Start+0x176>
 8002d68:	4b2d      	ldr	r3, [pc, #180]	; (8002e20 <HAL_ADC_Start+0x220>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	f003 031f 	and.w	r3, r3, #31
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d03e      	beq.n	8002df2 <HAL_ADC_Start+0x1f2>
 8002d74:	e005      	b.n	8002d82 <HAL_ADC_Start+0x182>
 8002d76:	4b2b      	ldr	r3, [pc, #172]	; (8002e24 <HAL_ADC_Start+0x224>)
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f003 031f 	and.w	r3, r3, #31
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d037      	beq.n	8002df2 <HAL_ADC_Start+0x1f2>
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d8a:	d004      	beq.n	8002d96 <HAL_ADC_Start+0x196>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a22      	ldr	r2, [pc, #136]	; (8002e1c <HAL_ADC_Start+0x21c>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d106      	bne.n	8002da4 <HAL_ADC_Start+0x1a4>
 8002d96:	4b22      	ldr	r3, [pc, #136]	; (8002e20 <HAL_ADC_Start+0x220>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 031f 	and.w	r3, r3, #31
 8002d9e:	2b05      	cmp	r3, #5
 8002da0:	d027      	beq.n	8002df2 <HAL_ADC_Start+0x1f2>
 8002da2:	e005      	b.n	8002db0 <HAL_ADC_Start+0x1b0>
 8002da4:	4b1f      	ldr	r3, [pc, #124]	; (8002e24 <HAL_ADC_Start+0x224>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 031f 	and.w	r3, r3, #31
 8002dac:	2b05      	cmp	r3, #5
 8002dae:	d020      	beq.n	8002df2 <HAL_ADC_Start+0x1f2>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002db8:	d004      	beq.n	8002dc4 <HAL_ADC_Start+0x1c4>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a17      	ldr	r2, [pc, #92]	; (8002e1c <HAL_ADC_Start+0x21c>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d106      	bne.n	8002dd2 <HAL_ADC_Start+0x1d2>
 8002dc4:	4b16      	ldr	r3, [pc, #88]	; (8002e20 <HAL_ADC_Start+0x220>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f003 031f 	and.w	r3, r3, #31
 8002dcc:	2b09      	cmp	r3, #9
 8002dce:	d010      	beq.n	8002df2 <HAL_ADC_Start+0x1f2>
 8002dd0:	e005      	b.n	8002dde <HAL_ADC_Start+0x1de>
 8002dd2:	4b14      	ldr	r3, [pc, #80]	; (8002e24 <HAL_ADC_Start+0x224>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 031f 	and.w	r3, r3, #31
 8002dda:	2b09      	cmp	r3, #9
 8002ddc:	d009      	beq.n	8002df2 <HAL_ADC_Start+0x1f2>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002de6:	d004      	beq.n	8002df2 <HAL_ADC_Start+0x1f2>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a0e      	ldr	r2, [pc, #56]	; (8002e28 <HAL_ADC_Start+0x228>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d10f      	bne.n	8002e12 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f042 0204 	orr.w	r2, r2, #4
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	e006      	b.n	8002e12 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002e0c:	e001      	b.n	8002e12 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002e0e:	2302      	movs	r3, #2
 8002e10:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	50000100 	.word	0x50000100
 8002e20:	50000300 	.word	0x50000300
 8002e24:	50000700 	.word	0x50000700
 8002e28:	50000400 	.word	0x50000400

08002e2c <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_ADC_Stop+0x1a>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e023      	b.n	8002e8e <HAL_ADC_Stop+0x62>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002e4e:	216c      	movs	r1, #108	; 0x6c
 8002e50:	6878      	ldr	r0, [r7, #4]
 8002e52:	f001 fadd 	bl	8004410 <ADC_ConversionStop>
 8002e56:	4603      	mov	r3, r0
 8002e58:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d111      	bne.n	8002e84 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f001 fa75 	bl	8004350 <ADC_Disable>
 8002e66:	4603      	mov	r3, r0
 8002e68:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d109      	bne.n	8002e84 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e74:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e78:	f023 0301 	bic.w	r3, r3, #1
 8002e7c:	f043 0201 	orr.w	r2, r3, #1
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	695b      	ldr	r3, [r3, #20]
 8002eaa:	2b08      	cmp	r3, #8
 8002eac:	d102      	bne.n	8002eb4 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8002eae:	2308      	movs	r3, #8
 8002eb0:	617b      	str	r3, [r7, #20]
 8002eb2:	e03a      	b.n	8002f2a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ebc:	d004      	beq.n	8002ec8 <HAL_ADC_PollForConversion+0x30>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a6e      	ldr	r2, [pc, #440]	; (800307c <HAL_ADC_PollForConversion+0x1e4>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d101      	bne.n	8002ecc <HAL_ADC_PollForConversion+0x34>
 8002ec8:	4b6d      	ldr	r3, [pc, #436]	; (8003080 <HAL_ADC_PollForConversion+0x1e8>)
 8002eca:	e000      	b.n	8002ece <HAL_ADC_PollForConversion+0x36>
 8002ecc:	4b6d      	ldr	r3, [pc, #436]	; (8003084 <HAL_ADC_PollForConversion+0x1ec>)
 8002ece:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 031f 	and.w	r3, r3, #31
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d112      	bne.n	8002f02 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d11d      	bne.n	8002f26 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eee:	f043 0220 	orr.w	r2, r3, #32
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e0b8      	b.n	8003074 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d00b      	beq.n	8002f26 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f043 0220 	orr.w	r2, r3, #32
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e0a6      	b.n	8003074 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002f26:	230c      	movs	r3, #12
 8002f28:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f32:	d004      	beq.n	8002f3e <HAL_ADC_PollForConversion+0xa6>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a50      	ldr	r2, [pc, #320]	; (800307c <HAL_ADC_PollForConversion+0x1e4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d106      	bne.n	8002f4c <HAL_ADC_PollForConversion+0xb4>
 8002f3e:	4b50      	ldr	r3, [pc, #320]	; (8003080 <HAL_ADC_PollForConversion+0x1e8>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d010      	beq.n	8002f6c <HAL_ADC_PollForConversion+0xd4>
 8002f4a:	e005      	b.n	8002f58 <HAL_ADC_PollForConversion+0xc0>
 8002f4c:	4b4d      	ldr	r3, [pc, #308]	; (8003084 <HAL_ADC_PollForConversion+0x1ec>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f003 031f 	and.w	r3, r3, #31
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d009      	beq.n	8002f6c <HAL_ADC_PollForConversion+0xd4>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f60:	d004      	beq.n	8002f6c <HAL_ADC_PollForConversion+0xd4>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a48      	ldr	r2, [pc, #288]	; (8003088 <HAL_ADC_PollForConversion+0x1f0>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d104      	bne.n	8002f76 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	e00f      	b.n	8002f96 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002f7e:	d004      	beq.n	8002f8a <HAL_ADC_PollForConversion+0xf2>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a3d      	ldr	r2, [pc, #244]	; (800307c <HAL_ADC_PollForConversion+0x1e4>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d102      	bne.n	8002f90 <HAL_ADC_PollForConversion+0xf8>
 8002f8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002f8e:	e000      	b.n	8002f92 <HAL_ADC_PollForConversion+0xfa>
 8002f90:	4b3d      	ldr	r3, [pc, #244]	; (8003088 <HAL_ADC_PollForConversion+0x1f0>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002f96:	f7ff fc0f 	bl	80027b8 <HAL_GetTick>
 8002f9a:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002f9c:	e01a      	b.n	8002fd4 <HAL_ADC_PollForConversion+0x13c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fa4:	d016      	beq.n	8002fd4 <HAL_ADC_PollForConversion+0x13c>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d007      	beq.n	8002fbc <HAL_ADC_PollForConversion+0x124>
 8002fac:	f7ff fc04 	bl	80027b8 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	683a      	ldr	r2, [r7, #0]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d20b      	bcs.n	8002fd4 <HAL_ADC_PollForConversion+0x13c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f043 0204 	orr.w	r2, r3, #4
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e04f      	b.n	8003074 <HAL_ADC_PollForConversion+0x1dc>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d0dd      	beq.n	8002f9e <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d131      	bne.n	8003060 <HAL_ADC_PollForConversion+0x1c8>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8003002:	2b00      	cmp	r3, #0
 8003004:	d12c      	bne.n	8003060 <HAL_ADC_PollForConversion+0x1c8>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0308 	and.w	r3, r3, #8
 8003010:	2b08      	cmp	r3, #8
 8003012:	d125      	bne.n	8003060 <HAL_ADC_PollForConversion+0x1c8>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	d112      	bne.n	8003048 <HAL_ADC_PollForConversion+0x1b0>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003026:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003032:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d112      	bne.n	8003060 <HAL_ADC_PollForConversion+0x1c8>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303e:	f043 0201 	orr.w	r2, r3, #1
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	641a      	str	r2, [r3, #64]	; 0x40
 8003046:	e00b      	b.n	8003060 <HAL_ADC_PollForConversion+0x1c8>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	f043 0220 	orr.w	r2, r3, #32
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003058:	f043 0201 	orr.w	r2, r3, #1
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003066:	2b00      	cmp	r3, #0
 8003068:	d103      	bne.n	8003072 <HAL_ADC_PollForConversion+0x1da>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3718      	adds	r7, #24
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	50000100 	.word	0x50000100
 8003080:	50000300 	.word	0x50000300
 8003084:	50000700 	.word	0x50000700
 8003088:	50000400 	.word	0x50000400

0800308c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003098:	2300      	movs	r3, #0
 800309a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 0304 	and.w	r3, r3, #4
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	f040 80f7 	bne.w	800329a <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_ADC_Start_DMA+0x2e>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e0f2      	b.n	80032a0 <HAL_ADC_Start_DMA+0x214>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030ca:	d004      	beq.n	80030d6 <HAL_ADC_Start_DMA+0x4a>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4a75      	ldr	r2, [pc, #468]	; (80032a8 <HAL_ADC_Start_DMA+0x21c>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d109      	bne.n	80030ea <HAL_ADC_Start_DMA+0x5e>
 80030d6:	4b75      	ldr	r3, [pc, #468]	; (80032ac <HAL_ADC_Start_DMA+0x220>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 031f 	and.w	r3, r3, #31
 80030de:	2b00      	cmp	r3, #0
 80030e0:	bf0c      	ite	eq
 80030e2:	2301      	moveq	r3, #1
 80030e4:	2300      	movne	r3, #0
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	e008      	b.n	80030fc <HAL_ADC_Start_DMA+0x70>
 80030ea:	4b71      	ldr	r3, [pc, #452]	; (80032b0 <HAL_ADC_Start_DMA+0x224>)
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f003 031f 	and.w	r3, r3, #31
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	bf0c      	ite	eq
 80030f6:	2301      	moveq	r3, #1
 80030f8:	2300      	movne	r3, #0
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80c5 	beq.w	800328c <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f001 f8c6 	bl	8004294 <ADC_Enable>
 8003108:	4603      	mov	r3, r0
 800310a:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800310c:	7dfb      	ldrb	r3, [r7, #23]
 800310e:	2b00      	cmp	r3, #0
 8003110:	f040 80b7 	bne.w	8003282 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800311c:	f023 0301 	bic.w	r3, r3, #1
 8003120:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003130:	d004      	beq.n	800313c <HAL_ADC_Start_DMA+0xb0>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a5c      	ldr	r2, [pc, #368]	; (80032a8 <HAL_ADC_Start_DMA+0x21c>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d106      	bne.n	800314a <HAL_ADC_Start_DMA+0xbe>
 800313c:	4b5b      	ldr	r3, [pc, #364]	; (80032ac <HAL_ADC_Start_DMA+0x220>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f003 031f 	and.w	r3, r3, #31
 8003144:	2b00      	cmp	r3, #0
 8003146:	d010      	beq.n	800316a <HAL_ADC_Start_DMA+0xde>
 8003148:	e005      	b.n	8003156 <HAL_ADC_Start_DMA+0xca>
 800314a:	4b59      	ldr	r3, [pc, #356]	; (80032b0 <HAL_ADC_Start_DMA+0x224>)
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	2b00      	cmp	r3, #0
 8003154:	d009      	beq.n	800316a <HAL_ADC_Start_DMA+0xde>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800315e:	d004      	beq.n	800316a <HAL_ADC_Start_DMA+0xde>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a53      	ldr	r2, [pc, #332]	; (80032b4 <HAL_ADC_Start_DMA+0x228>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d115      	bne.n	8003196 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d036      	beq.n	80031f2 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800318c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003194:	e02d      	b.n	80031f2 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031aa:	d004      	beq.n	80031b6 <HAL_ADC_Start_DMA+0x12a>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a3d      	ldr	r2, [pc, #244]	; (80032a8 <HAL_ADC_Start_DMA+0x21c>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d10a      	bne.n	80031cc <HAL_ADC_Start_DMA+0x140>
 80031b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	bf14      	ite	ne
 80031c4:	2301      	movne	r3, #1
 80031c6:	2300      	moveq	r3, #0
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	e008      	b.n	80031de <HAL_ADC_Start_DMA+0x152>
 80031cc:	4b39      	ldr	r3, [pc, #228]	; (80032b4 <HAL_ADC_Start_DMA+0x228>)
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	bf14      	ite	ne
 80031d8:	2301      	movne	r3, #1
 80031da:	2300      	moveq	r3, #0
 80031dc:	b2db      	uxtb	r3, r3
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d007      	beq.n	80031f2 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031ea:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80031fe:	d106      	bne.n	800320e <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003204:	f023 0206 	bic.w	r2, r3, #6
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	645a      	str	r2, [r3, #68]	; 0x44
 800320c:	e002      	b.n	8003214 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	2200      	movs	r2, #0
 8003212:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003220:	4a25      	ldr	r2, [pc, #148]	; (80032b8 <HAL_ADC_Start_DMA+0x22c>)
 8003222:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003228:	4a24      	ldr	r2, [pc, #144]	; (80032bc <HAL_ADC_Start_DMA+0x230>)
 800322a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003230:	4a23      	ldr	r2, [pc, #140]	; (80032c0 <HAL_ADC_Start_DMA+0x234>)
 8003232:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	221c      	movs	r2, #28
 800323a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	685a      	ldr	r2, [r3, #4]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0210 	orr.w	r2, r2, #16
 800324a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68da      	ldr	r2, [r3, #12]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0201 	orr.w	r2, r2, #1
 800325a:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3340      	adds	r3, #64	; 0x40
 8003266:	4619      	mov	r1, r3
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f001 fd5a 	bl	8004d24 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0204 	orr.w	r2, r2, #4
 800327e:	609a      	str	r2, [r3, #8]
 8003280:	e00d      	b.n	800329e <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800328a:	e008      	b.n	800329e <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003298:	e001      	b.n	800329e <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800329a:	2302      	movs	r3, #2
 800329c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800329e:	7dfb      	ldrb	r3, [r7, #23]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3718      	adds	r7, #24
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	50000100 	.word	0x50000100
 80032ac:	50000300 	.word	0x50000300
 80032b0:	50000700 	.word	0x50000700
 80032b4:	50000400 	.word	0x50000400
 80032b8:	080041c9 	.word	0x080041c9
 80032bc:	08004243 	.word	0x08004243
 80032c0:	0800425f 	.word	0x0800425f

080032c4 <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032cc:	2300      	movs	r3, #0
 80032ce:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d101      	bne.n	80032de <HAL_ADC_Stop_DMA+0x1a>
 80032da:	2302      	movs	r3, #2
 80032dc:	e050      	b.n	8003380 <HAL_ADC_Stop_DMA+0xbc>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2201      	movs	r2, #1
 80032e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80032e6:	216c      	movs	r1, #108	; 0x6c
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f001 f891 	bl	8004410 <ADC_ConversionStop>
 80032ee:	4603      	mov	r3, r0
 80032f0:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d13e      	bne.n	8003376 <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68da      	ldr	r2, [r3, #12]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0201 	bic.w	r2, r2, #1
 8003306:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003310:	2b02      	cmp	r3, #2
 8003312:	d10f      	bne.n	8003334 <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003318:	4618      	mov	r0, r3
 800331a:	f001 fd62 	bl	8004de2 <HAL_DMA_Abort>
 800331e:	4603      	mov	r3, r0
 8003320:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003322:	7bfb      	ldrb	r3, [r7, #15]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d005      	beq.n	8003334 <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0210 	bic.w	r2, r2, #16
 8003342:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8003344:	7bfb      	ldrb	r3, [r7, #15]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d105      	bne.n	8003356 <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f001 f800 	bl	8004350 <ADC_Disable>
 8003350:	4603      	mov	r3, r0
 8003352:	73fb      	strb	r3, [r7, #15]
 8003354:	e002      	b.n	800335c <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 fffa 	bl	8004350 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800335c:	7bfb      	ldrb	r3, [r7, #15]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d109      	bne.n	8003376 <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800336a:	f023 0301 	bic.w	r3, r3, #1
 800336e:	f043 0201 	orr.w	r2, r3, #1
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800337e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003396:	4618      	mov	r0, r3
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr
	...

080033a4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80033b0:	2300      	movs	r3, #0
 80033b2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 80033b4:	2300      	movs	r3, #0
 80033b6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0304 	and.w	r3, r3, #4
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d106      	bne.n	80033d4 <HAL_ADC_IRQHandler+0x30>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d00f      	beq.n	80033f4 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80033de:	2b08      	cmp	r3, #8
 80033e0:	f040 80c0 	bne.w	8003564 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f003 0308 	and.w	r3, r3, #8
 80033ee:	2b08      	cmp	r3, #8
 80033f0:	f040 80b8 	bne.w	8003564 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	f003 0310 	and.w	r3, r3, #16
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d105      	bne.n	800340c <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003404:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003414:	d004      	beq.n	8003420 <HAL_ADC_IRQHandler+0x7c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a95      	ldr	r2, [pc, #596]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d106      	bne.n	800342e <HAL_ADC_IRQHandler+0x8a>
 8003420:	4b94      	ldr	r3, [pc, #592]	; (8003674 <HAL_ADC_IRQHandler+0x2d0>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 031f 	and.w	r3, r3, #31
 8003428:	2b00      	cmp	r3, #0
 800342a:	d03e      	beq.n	80034aa <HAL_ADC_IRQHandler+0x106>
 800342c:	e005      	b.n	800343a <HAL_ADC_IRQHandler+0x96>
 800342e:	4b92      	ldr	r3, [pc, #584]	; (8003678 <HAL_ADC_IRQHandler+0x2d4>)
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f003 031f 	and.w	r3, r3, #31
 8003436:	2b00      	cmp	r3, #0
 8003438:	d037      	beq.n	80034aa <HAL_ADC_IRQHandler+0x106>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003442:	d004      	beq.n	800344e <HAL_ADC_IRQHandler+0xaa>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a89      	ldr	r2, [pc, #548]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d106      	bne.n	800345c <HAL_ADC_IRQHandler+0xb8>
 800344e:	4b89      	ldr	r3, [pc, #548]	; (8003674 <HAL_ADC_IRQHandler+0x2d0>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 031f 	and.w	r3, r3, #31
 8003456:	2b05      	cmp	r3, #5
 8003458:	d027      	beq.n	80034aa <HAL_ADC_IRQHandler+0x106>
 800345a:	e005      	b.n	8003468 <HAL_ADC_IRQHandler+0xc4>
 800345c:	4b86      	ldr	r3, [pc, #536]	; (8003678 <HAL_ADC_IRQHandler+0x2d4>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f003 031f 	and.w	r3, r3, #31
 8003464:	2b05      	cmp	r3, #5
 8003466:	d020      	beq.n	80034aa <HAL_ADC_IRQHandler+0x106>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003470:	d004      	beq.n	800347c <HAL_ADC_IRQHandler+0xd8>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a7e      	ldr	r2, [pc, #504]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d106      	bne.n	800348a <HAL_ADC_IRQHandler+0xe6>
 800347c:	4b7d      	ldr	r3, [pc, #500]	; (8003674 <HAL_ADC_IRQHandler+0x2d0>)
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 031f 	and.w	r3, r3, #31
 8003484:	2b09      	cmp	r3, #9
 8003486:	d010      	beq.n	80034aa <HAL_ADC_IRQHandler+0x106>
 8003488:	e005      	b.n	8003496 <HAL_ADC_IRQHandler+0xf2>
 800348a:	4b7b      	ldr	r3, [pc, #492]	; (8003678 <HAL_ADC_IRQHandler+0x2d4>)
 800348c:	689b      	ldr	r3, [r3, #8]
 800348e:	f003 031f 	and.w	r3, r3, #31
 8003492:	2b09      	cmp	r3, #9
 8003494:	d009      	beq.n	80034aa <HAL_ADC_IRQHandler+0x106>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800349e:	d004      	beq.n	80034aa <HAL_ADC_IRQHandler+0x106>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a75      	ldr	r2, [pc, #468]	; (800367c <HAL_ADC_IRQHandler+0x2d8>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d104      	bne.n	80034b4 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	613b      	str	r3, [r7, #16]
 80034b2:	e00f      	b.n	80034d4 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034bc:	d004      	beq.n	80034c8 <HAL_ADC_IRQHandler+0x124>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a6b      	ldr	r2, [pc, #428]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d102      	bne.n	80034ce <HAL_ADC_IRQHandler+0x12a>
 80034c8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034cc:	e000      	b.n	80034d0 <HAL_ADC_IRQHandler+0x12c>
 80034ce:	4b6b      	ldr	r3, [pc, #428]	; (800367c <HAL_ADC_IRQHandler+0x2d8>)
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d139      	bne.n	8003556 <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d134      	bne.n	8003556 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0308 	and.w	r3, r3, #8
 80034f6:	2b08      	cmp	r3, #8
 80034f8:	d12d      	bne.n	8003556 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d11a      	bne.n	800353e <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	685a      	ldr	r2, [r3, #4]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 020c 	bic.w	r2, r2, #12
 8003516:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800352c:	2b00      	cmp	r3, #0
 800352e:	d112      	bne.n	8003556 <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f043 0201 	orr.w	r2, r3, #1
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40
 800353c:	e00b      	b.n	8003556 <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003542:	f043 0210 	orr.w	r2, r3, #16
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354e:	f043 0201 	orr.w	r2, r3, #1
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7fd fe76 	bl	8001248 <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	220c      	movs	r2, #12
 8003562:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0320 	and.w	r3, r3, #32
 800356e:	2b20      	cmp	r3, #32
 8003570:	d106      	bne.n	8003580 <HAL_ADC_IRQHandler+0x1dc>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b20      	cmp	r3, #32
 800357e:	d00f      	beq.n	80035a0 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 800358a:	2b40      	cmp	r3, #64	; 0x40
 800358c:	f040 813c 	bne.w	8003808 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359a:	2b40      	cmp	r3, #64	; 0x40
 800359c:	f040 8134 	bne.w	8003808 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035b4:	d004      	beq.n	80035c0 <HAL_ADC_IRQHandler+0x21c>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a2d      	ldr	r2, [pc, #180]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d106      	bne.n	80035ce <HAL_ADC_IRQHandler+0x22a>
 80035c0:	4b2c      	ldr	r3, [pc, #176]	; (8003674 <HAL_ADC_IRQHandler+0x2d0>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f003 031f 	and.w	r3, r3, #31
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d03e      	beq.n	800364a <HAL_ADC_IRQHandler+0x2a6>
 80035cc:	e005      	b.n	80035da <HAL_ADC_IRQHandler+0x236>
 80035ce:	4b2a      	ldr	r3, [pc, #168]	; (8003678 <HAL_ADC_IRQHandler+0x2d4>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 031f 	and.w	r3, r3, #31
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d037      	beq.n	800364a <HAL_ADC_IRQHandler+0x2a6>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035e2:	d004      	beq.n	80035ee <HAL_ADC_IRQHandler+0x24a>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a21      	ldr	r2, [pc, #132]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d106      	bne.n	80035fc <HAL_ADC_IRQHandler+0x258>
 80035ee:	4b21      	ldr	r3, [pc, #132]	; (8003674 <HAL_ADC_IRQHandler+0x2d0>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 031f 	and.w	r3, r3, #31
 80035f6:	2b05      	cmp	r3, #5
 80035f8:	d027      	beq.n	800364a <HAL_ADC_IRQHandler+0x2a6>
 80035fa:	e005      	b.n	8003608 <HAL_ADC_IRQHandler+0x264>
 80035fc:	4b1e      	ldr	r3, [pc, #120]	; (8003678 <HAL_ADC_IRQHandler+0x2d4>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f003 031f 	and.w	r3, r3, #31
 8003604:	2b05      	cmp	r3, #5
 8003606:	d020      	beq.n	800364a <HAL_ADC_IRQHandler+0x2a6>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003610:	d004      	beq.n	800361c <HAL_ADC_IRQHandler+0x278>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a16      	ldr	r2, [pc, #88]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d106      	bne.n	800362a <HAL_ADC_IRQHandler+0x286>
 800361c:	4b15      	ldr	r3, [pc, #84]	; (8003674 <HAL_ADC_IRQHandler+0x2d0>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 031f 	and.w	r3, r3, #31
 8003624:	2b09      	cmp	r3, #9
 8003626:	d010      	beq.n	800364a <HAL_ADC_IRQHandler+0x2a6>
 8003628:	e005      	b.n	8003636 <HAL_ADC_IRQHandler+0x292>
 800362a:	4b13      	ldr	r3, [pc, #76]	; (8003678 <HAL_ADC_IRQHandler+0x2d4>)
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 031f 	and.w	r3, r3, #31
 8003632:	2b09      	cmp	r3, #9
 8003634:	d009      	beq.n	800364a <HAL_ADC_IRQHandler+0x2a6>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800363e:	d004      	beq.n	800364a <HAL_ADC_IRQHandler+0x2a6>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4a0d      	ldr	r2, [pc, #52]	; (800367c <HAL_ADC_IRQHandler+0x2d8>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d104      	bne.n	8003654 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68db      	ldr	r3, [r3, #12]
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	e018      	b.n	8003686 <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800365c:	d004      	beq.n	8003668 <HAL_ADC_IRQHandler+0x2c4>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a03      	ldr	r2, [pc, #12]	; (8003670 <HAL_ADC_IRQHandler+0x2cc>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d10b      	bne.n	8003680 <HAL_ADC_IRQHandler+0x2dc>
 8003668:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800366c:	e009      	b.n	8003682 <HAL_ADC_IRQHandler+0x2de>
 800366e:	bf00      	nop
 8003670:	50000100 	.word	0x50000100
 8003674:	50000300 	.word	0x50000300
 8003678:	50000700 	.word	0x50000700
 800367c:	50000400 	.word	0x50000400
 8003680:	4b9d      	ldr	r3, [pc, #628]	; (80038f8 <HAL_ADC_IRQHandler+0x554>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800368c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003690:	2b00      	cmp	r3, #0
 8003692:	f040 80b2 	bne.w	80037fa <HAL_ADC_IRQHandler+0x456>
    {
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00d      	beq.n	80036bc <HAL_ADC_IRQHandler+0x318>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	f040 80a5 	bne.w	80037fa <HAL_ADC_IRQHandler+0x456>
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f040 809f 	bne.w	80037fa <HAL_ADC_IRQHandler+0x456>
      {
        /* If End of Sequence is reached, disable interrupts */
        if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c6:	2b40      	cmp	r3, #64	; 0x40
 80036c8:	f040 8097 	bne.w	80037fa <HAL_ADC_IRQHandler+0x456>
        {
          
          /* Get relevant register CFGR in ADC instance of ADC master or slave  */
          /* in function of multimode state (for devices with multimode         */
          /* available).                                                        */
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036d4:	d004      	beq.n	80036e0 <HAL_ADC_IRQHandler+0x33c>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a88      	ldr	r2, [pc, #544]	; (80038fc <HAL_ADC_IRQHandler+0x558>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d106      	bne.n	80036ee <HAL_ADC_IRQHandler+0x34a>
 80036e0:	4b87      	ldr	r3, [pc, #540]	; (8003900 <HAL_ADC_IRQHandler+0x55c>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d03e      	beq.n	800376a <HAL_ADC_IRQHandler+0x3c6>
 80036ec:	e005      	b.n	80036fa <HAL_ADC_IRQHandler+0x356>
 80036ee:	4b85      	ldr	r3, [pc, #532]	; (8003904 <HAL_ADC_IRQHandler+0x560>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 031f 	and.w	r3, r3, #31
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d037      	beq.n	800376a <HAL_ADC_IRQHandler+0x3c6>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003702:	d004      	beq.n	800370e <HAL_ADC_IRQHandler+0x36a>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a7c      	ldr	r2, [pc, #496]	; (80038fc <HAL_ADC_IRQHandler+0x558>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d106      	bne.n	800371c <HAL_ADC_IRQHandler+0x378>
 800370e:	4b7c      	ldr	r3, [pc, #496]	; (8003900 <HAL_ADC_IRQHandler+0x55c>)
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	f003 031f 	and.w	r3, r3, #31
 8003716:	2b06      	cmp	r3, #6
 8003718:	d027      	beq.n	800376a <HAL_ADC_IRQHandler+0x3c6>
 800371a:	e005      	b.n	8003728 <HAL_ADC_IRQHandler+0x384>
 800371c:	4b79      	ldr	r3, [pc, #484]	; (8003904 <HAL_ADC_IRQHandler+0x560>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 031f 	and.w	r3, r3, #31
 8003724:	2b06      	cmp	r3, #6
 8003726:	d020      	beq.n	800376a <HAL_ADC_IRQHandler+0x3c6>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003730:	d004      	beq.n	800373c <HAL_ADC_IRQHandler+0x398>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a71      	ldr	r2, [pc, #452]	; (80038fc <HAL_ADC_IRQHandler+0x558>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d106      	bne.n	800374a <HAL_ADC_IRQHandler+0x3a6>
 800373c:	4b70      	ldr	r3, [pc, #448]	; (8003900 <HAL_ADC_IRQHandler+0x55c>)
 800373e:	689b      	ldr	r3, [r3, #8]
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	2b07      	cmp	r3, #7
 8003746:	d010      	beq.n	800376a <HAL_ADC_IRQHandler+0x3c6>
 8003748:	e005      	b.n	8003756 <HAL_ADC_IRQHandler+0x3b2>
 800374a:	4b6e      	ldr	r3, [pc, #440]	; (8003904 <HAL_ADC_IRQHandler+0x560>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 031f 	and.w	r3, r3, #31
 8003752:	2b07      	cmp	r3, #7
 8003754:	d009      	beq.n	800376a <HAL_ADC_IRQHandler+0x3c6>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800375e:	d004      	beq.n	800376a <HAL_ADC_IRQHandler+0x3c6>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a64      	ldr	r2, [pc, #400]	; (80038f8 <HAL_ADC_IRQHandler+0x554>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d104      	bne.n	8003774 <HAL_ADC_IRQHandler+0x3d0>
          {
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	60fb      	str	r3, [r7, #12]
 8003772:	e00f      	b.n	8003794 <HAL_ADC_IRQHandler+0x3f0>
          }
          else
          {
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800377c:	d004      	beq.n	8003788 <HAL_ADC_IRQHandler+0x3e4>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a5e      	ldr	r2, [pc, #376]	; (80038fc <HAL_ADC_IRQHandler+0x558>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d102      	bne.n	800378e <HAL_ADC_IRQHandler+0x3ea>
 8003788:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800378c:	e000      	b.n	8003790 <HAL_ADC_IRQHandler+0x3ec>
 800378e:	4b5a      	ldr	r3, [pc, #360]	; (80038f8 <HAL_ADC_IRQHandler+0x554>)
 8003790:	68db      	ldr	r3, [r3, #12]
 8003792:	60fb      	str	r3, [r7, #12]
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d12d      	bne.n	80037fa <HAL_ADC_IRQHandler+0x456>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 0308 	and.w	r3, r3, #8
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d11a      	bne.n	80037e2 <HAL_ADC_IRQHandler+0x43e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80037ba:	605a      	str	r2, [r3, #4]
              
              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	641a      	str	r2, [r3, #64]	; 0x40
              
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d112      	bne.n	80037fa <HAL_ADC_IRQHandler+0x456>
              { 
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d8:	f043 0201 	orr.w	r2, r3, #1
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	641a      	str	r2, [r3, #64]	; 0x40
 80037e0:	e00b      	b.n	80037fa <HAL_ADC_IRQHandler+0x456>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e6:	f043 0210 	orr.w	r2, r3, #16
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	641a      	str	r2, [r3, #64]	; 0x40
              
              /* Set ADC error code to ADC IP internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037f2:	f043 0201 	orr.w	r2, r3, #1
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f000 f8de 	bl	80039bc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	2260      	movs	r2, #96	; 0x60
 8003806:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003812:	2b80      	cmp	r3, #128	; 0x80
 8003814:	d113      	bne.n	800383e <HAL_ADC_IRQHandler+0x49a>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003820:	2b80      	cmp	r3, #128	; 0x80
 8003822:	d10c      	bne.n	800383e <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003828:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f7fe ffd7 	bl	80027e4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2280      	movs	r2, #128	; 0x80
 800383c:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003848:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800384c:	d115      	bne.n	800387a <HAL_ADC_IRQHandler+0x4d6>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800385c:	d10d      	bne.n	800387a <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 f8ba 	bl	80039e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003878:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003884:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003888:	d115      	bne.n	80038b6 <HAL_ADC_IRQHandler+0x512>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003894:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003898:	d10d      	bne.n	80038b6 <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800389e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f8a6 	bl	80039f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038b4:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 0310 	and.w	r3, r3, #16
 80038c0:	2b10      	cmp	r3, #16
 80038c2:	d151      	bne.n	8003968 <HAL_ADC_IRQHandler+0x5c4>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f003 0310 	and.w	r3, r3, #16
 80038ce:	2b10      	cmp	r3, #16
 80038d0:	d14a      	bne.n	8003968 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d102      	bne.n	80038e0 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 80038da:	2301      	movs	r3, #1
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	e02d      	b.n	800393c <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038e8:	d004      	beq.n	80038f4 <HAL_ADC_IRQHandler+0x550>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a03      	ldr	r2, [pc, #12]	; (80038fc <HAL_ADC_IRQHandler+0x558>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d109      	bne.n	8003908 <HAL_ADC_IRQHandler+0x564>
 80038f4:	4b02      	ldr	r3, [pc, #8]	; (8003900 <HAL_ADC_IRQHandler+0x55c>)
 80038f6:	e008      	b.n	800390a <HAL_ADC_IRQHandler+0x566>
 80038f8:	50000400 	.word	0x50000400
 80038fc:	50000100 	.word	0x50000100
 8003900:	50000300 	.word	0x50000300
 8003904:	50000700 	.word	0x50000700
 8003908:	4b2b      	ldr	r3, [pc, #172]	; (80039b8 <HAL_ADC_IRQHandler+0x614>)
 800390a:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 031f 	and.w	r3, r3, #31
 8003914:	2b00      	cmp	r3, #0
 8003916:	d109      	bne.n	800392c <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b01      	cmp	r3, #1
 8003924:	d10a      	bne.n	800393c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003926:	2301      	movs	r3, #1
 8003928:	617b      	str	r3, [r7, #20]
 800392a:	e007      	b.n	800393c <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d001      	beq.n	800393c <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8003938:	2301      	movs	r3, #1
 800393a:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d10e      	bne.n	8003960 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003946:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003952:	f043 0202 	orr.w	r2, r3, #2
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7fe ff4c 	bl	80027f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2210      	movs	r2, #16
 8003966:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003972:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003976:	d11b      	bne.n	80039b0 <HAL_ADC_IRQHandler+0x60c>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003986:	d113      	bne.n	80039b0 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003998:	f043 0208 	orr.w	r2, r3, #8
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80039a8:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f810 	bl	80039d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 80039b0:	bf00      	nop
 80039b2:	3718      	adds	r7, #24
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}
 80039b8:	50000700 	.word	0x50000700

080039bc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr

080039d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 80039d8:	bf00      	nop
 80039da:	370c      	adds	r7, #12
 80039dc:	46bd      	mov	sp, r7
 80039de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e2:	4770      	bx	lr

080039e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b083      	sub	sp, #12
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003a00:	bf00      	nop
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b09b      	sub	sp, #108	; 0x6c
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a16:	2300      	movs	r3, #0
 8003a18:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d101      	bne.n	8003a2e <HAL_ADC_ConfigChannel+0x22>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e2cb      	b.n	8003fc6 <HAL_ADC_ConfigChannel+0x5ba>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f003 0304 	and.w	r3, r3, #4
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f040 82af 	bne.w	8003fa4 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d81c      	bhi.n	8003a88 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685a      	ldr	r2, [r3, #4]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	4413      	add	r3, r2
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	461a      	mov	r2, r3
 8003a62:	231f      	movs	r3, #31
 8003a64:	4093      	lsls	r3, r2
 8003a66:	43db      	mvns	r3, r3
 8003a68:	4019      	ands	r1, r3
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	6818      	ldr	r0, [r3, #0]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685a      	ldr	r2, [r3, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	005b      	lsls	r3, r3, #1
 8003a76:	4413      	add	r3, r2
 8003a78:	005b      	lsls	r3, r3, #1
 8003a7a:	fa00 f203 	lsl.w	r2, r0, r3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	430a      	orrs	r2, r1
 8003a84:	631a      	str	r2, [r3, #48]	; 0x30
 8003a86:	e063      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	2b09      	cmp	r3, #9
 8003a8e:	d81e      	bhi.n	8003ace <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685a      	ldr	r2, [r3, #4]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	005b      	lsls	r3, r3, #1
 8003a9e:	4413      	add	r3, r2
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	3b1e      	subs	r3, #30
 8003aa4:	221f      	movs	r2, #31
 8003aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003aaa:	43db      	mvns	r3, r3
 8003aac:	4019      	ands	r1, r3
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	6818      	ldr	r0, [r3, #0]
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	005b      	lsls	r3, r3, #1
 8003aba:	4413      	add	r3, r2
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	3b1e      	subs	r3, #30
 8003ac0:	fa00 f203 	lsl.w	r2, r0, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	635a      	str	r2, [r3, #52]	; 0x34
 8003acc:	e040      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b0e      	cmp	r3, #14
 8003ad4:	d81e      	bhi.n	8003b14 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	005b      	lsls	r3, r3, #1
 8003ae4:	4413      	add	r3, r2
 8003ae6:	005b      	lsls	r3, r3, #1
 8003ae8:	3b3c      	subs	r3, #60	; 0x3c
 8003aea:	221f      	movs	r2, #31
 8003aec:	fa02 f303 	lsl.w	r3, r2, r3
 8003af0:	43db      	mvns	r3, r3
 8003af2:	4019      	ands	r1, r3
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	6818      	ldr	r0, [r3, #0]
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	4613      	mov	r3, r2
 8003afe:	005b      	lsls	r3, r3, #1
 8003b00:	4413      	add	r3, r2
 8003b02:	005b      	lsls	r3, r3, #1
 8003b04:	3b3c      	subs	r3, #60	; 0x3c
 8003b06:	fa00 f203 	lsl.w	r2, r0, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	639a      	str	r2, [r3, #56]	; 0x38
 8003b12:	e01d      	b.n	8003b50 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	685a      	ldr	r2, [r3, #4]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	4413      	add	r3, r2
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	3b5a      	subs	r3, #90	; 0x5a
 8003b28:	221f      	movs	r2, #31
 8003b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	4019      	ands	r1, r3
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	6818      	ldr	r0, [r3, #0]
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685a      	ldr	r2, [r3, #4]
 8003b3a:	4613      	mov	r3, r2
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	4413      	add	r3, r2
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	3b5a      	subs	r3, #90	; 0x5a
 8003b44:	fa00 f203 	lsl.w	r2, r0, r3
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f040 80e5 	bne.w	8003d2a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2b09      	cmp	r3, #9
 8003b66:	d91c      	bls.n	8003ba2 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6999      	ldr	r1, [r3, #24]
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	4613      	mov	r3, r2
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	4413      	add	r3, r2
 8003b78:	3b1e      	subs	r3, #30
 8003b7a:	2207      	movs	r2, #7
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	43db      	mvns	r3, r3
 8003b82:	4019      	ands	r1, r3
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	6898      	ldr	r0, [r3, #8]
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	4413      	add	r3, r2
 8003b92:	3b1e      	subs	r3, #30
 8003b94:	fa00 f203 	lsl.w	r2, r0, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	430a      	orrs	r2, r1
 8003b9e:	619a      	str	r2, [r3, #24]
 8003ba0:	e019      	b.n	8003bd6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	6959      	ldr	r1, [r3, #20]
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4613      	mov	r3, r2
 8003bae:	005b      	lsls	r3, r3, #1
 8003bb0:	4413      	add	r3, r2
 8003bb2:	2207      	movs	r2, #7
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	4019      	ands	r1, r3
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	6898      	ldr	r0, [r3, #8]
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	005b      	lsls	r3, r3, #1
 8003bc8:	4413      	add	r3, r2
 8003bca:	fa00 f203 	lsl.w	r2, r0, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	695a      	ldr	r2, [r3, #20]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	08db      	lsrs	r3, r3, #3
 8003be2:	f003 0303 	and.w	r3, r3, #3
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	2b03      	cmp	r3, #3
 8003bf6:	d84f      	bhi.n	8003c98 <HAL_ADC_ConfigChannel+0x28c>
 8003bf8:	a201      	add	r2, pc, #4	; (adr r2, 8003c00 <HAL_ADC_ConfigChannel+0x1f4>)
 8003bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bfe:	bf00      	nop
 8003c00:	08003c11 	.word	0x08003c11
 8003c04:	08003c33 	.word	0x08003c33
 8003c08:	08003c55 	.word	0x08003c55
 8003c0c:	08003c77 	.word	0x08003c77
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003c16:	4b9f      	ldr	r3, [pc, #636]	; (8003e94 <HAL_ADC_ConfigChannel+0x488>)
 8003c18:	4013      	ands	r3, r2
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	6812      	ldr	r2, [r2, #0]
 8003c1e:	0691      	lsls	r1, r2, #26
 8003c20:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003c22:	430a      	orrs	r2, r1
 8003c24:	431a      	orrs	r2, r3
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003c2e:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003c30:	e07e      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003c38:	4b96      	ldr	r3, [pc, #600]	; (8003e94 <HAL_ADC_ConfigChannel+0x488>)
 8003c3a:	4013      	ands	r3, r2
 8003c3c:	683a      	ldr	r2, [r7, #0]
 8003c3e:	6812      	ldr	r2, [r2, #0]
 8003c40:	0691      	lsls	r1, r2, #26
 8003c42:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003c44:	430a      	orrs	r2, r1
 8003c46:	431a      	orrs	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003c50:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003c52:	e06d      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c5a:	4b8e      	ldr	r3, [pc, #568]	; (8003e94 <HAL_ADC_ConfigChannel+0x488>)
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	6812      	ldr	r2, [r2, #0]
 8003c62:	0691      	lsls	r1, r2, #26
 8003c64:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003c66:	430a      	orrs	r2, r1
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003c72:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003c74:	e05c      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003c7c:	4b85      	ldr	r3, [pc, #532]	; (8003e94 <HAL_ADC_ConfigChannel+0x488>)
 8003c7e:	4013      	ands	r3, r2
 8003c80:	683a      	ldr	r2, [r7, #0]
 8003c82:	6812      	ldr	r2, [r2, #0]
 8003c84:	0691      	lsls	r1, r2, #26
 8003c86:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003c94:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003c96:	e04b      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	069b      	lsls	r3, r3, #26
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d107      	bne.n	8003cbc <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003cba:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003cc2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	069b      	lsls	r3, r3, #26
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d107      	bne.n	8003ce0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003cde:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ce6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	069b      	lsls	r3, r3, #26
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d107      	bne.n	8003d04 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003d02:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d0a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	069b      	lsls	r3, r3, #26
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d10a      	bne.n	8003d2e <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003d26:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8003d28:	e001      	b.n	8003d2e <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8003d2a:	bf00      	nop
 8003d2c:	e000      	b.n	8003d30 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003d2e:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f003 0303 	and.w	r3, r3, #3
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d108      	bne.n	8003d50 <HAL_ADC_ConfigChannel+0x344>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d101      	bne.n	8003d50 <HAL_ADC_ConfigChannel+0x344>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <HAL_ADC_ConfigChannel+0x346>
 8003d50:	2300      	movs	r3, #0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	f040 8131 	bne.w	8003fba <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
 8003d5c:	2b01      	cmp	r3, #1
 8003d5e:	d00f      	beq.n	8003d80 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	43da      	mvns	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	400a      	ands	r2, r1
 8003d7a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8003d7e:	e049      	b.n	8003e14 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	409a      	lsls	r2, r3
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	430a      	orrs	r2, r1
 8003d96:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	2b09      	cmp	r3, #9
 8003da0:	d91c      	bls.n	8003ddc <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	6999      	ldr	r1, [r3, #24]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	681a      	ldr	r2, [r3, #0]
 8003dac:	4613      	mov	r3, r2
 8003dae:	005b      	lsls	r3, r3, #1
 8003db0:	4413      	add	r3, r2
 8003db2:	3b1b      	subs	r3, #27
 8003db4:	2207      	movs	r2, #7
 8003db6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dba:	43db      	mvns	r3, r3
 8003dbc:	4019      	ands	r1, r3
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	6898      	ldr	r0, [r3, #8]
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	681a      	ldr	r2, [r3, #0]
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	005b      	lsls	r3, r3, #1
 8003dca:	4413      	add	r3, r2
 8003dcc:	3b1b      	subs	r3, #27
 8003dce:	fa00 f203 	lsl.w	r2, r0, r3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	430a      	orrs	r2, r1
 8003dd8:	619a      	str	r2, [r3, #24]
 8003dda:	e01b      	b.n	8003e14 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6959      	ldr	r1, [r3, #20]
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	1c5a      	adds	r2, r3, #1
 8003de8:	4613      	mov	r3, r2
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	4413      	add	r3, r2
 8003dee:	2207      	movs	r2, #7
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	43db      	mvns	r3, r3
 8003df6:	4019      	ands	r1, r3
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	6898      	ldr	r0, [r3, #8]
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	1c5a      	adds	r2, r3, #1
 8003e02:	4613      	mov	r3, r2
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	4413      	add	r3, r2
 8003e08:	fa00 f203 	lsl.w	r2, r0, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e1c:	d004      	beq.n	8003e28 <HAL_ADC_ConfigChannel+0x41c>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a1d      	ldr	r2, [pc, #116]	; (8003e98 <HAL_ADC_ConfigChannel+0x48c>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d101      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x420>
 8003e28:	4b1c      	ldr	r3, [pc, #112]	; (8003e9c <HAL_ADC_ConfigChannel+0x490>)
 8003e2a:	e000      	b.n	8003e2e <HAL_ADC_ConfigChannel+0x422>
 8003e2c:	4b1c      	ldr	r3, [pc, #112]	; (8003ea0 <HAL_ADC_ConfigChannel+0x494>)
 8003e2e:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2b10      	cmp	r3, #16
 8003e36:	d105      	bne.n	8003e44 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003e38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d015      	beq.n	8003e70 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8003e48:	2b11      	cmp	r3, #17
 8003e4a:	d105      	bne.n	8003e58 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003e4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00b      	beq.n	8003e70 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003e5c:	2b12      	cmp	r3, #18
 8003e5e:	f040 80ac 	bne.w	8003fba <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8003e62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f040 80a5 	bne.w	8003fba <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e78:	d102      	bne.n	8003e80 <HAL_ADC_ConfigChannel+0x474>
 8003e7a:	4b07      	ldr	r3, [pc, #28]	; (8003e98 <HAL_ADC_ConfigChannel+0x48c>)
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	e023      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x4bc>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a04      	ldr	r2, [pc, #16]	; (8003e98 <HAL_ADC_ConfigChannel+0x48c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d10c      	bne.n	8003ea4 <HAL_ADC_ConfigChannel+0x498>
 8003e8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003e8e:	60fb      	str	r3, [r7, #12]
 8003e90:	e01a      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x4bc>
 8003e92:	bf00      	nop
 8003e94:	83fff000 	.word	0x83fff000
 8003e98:	50000100 	.word	0x50000100
 8003e9c:	50000300 	.word	0x50000300
 8003ea0:	50000700 	.word	0x50000700
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a4a      	ldr	r2, [pc, #296]	; (8003fd4 <HAL_ADC_ConfigChannel+0x5c8>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d102      	bne.n	8003eb4 <HAL_ADC_ConfigChannel+0x4a8>
 8003eae:	4b4a      	ldr	r3, [pc, #296]	; (8003fd8 <HAL_ADC_ConfigChannel+0x5cc>)
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	e009      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x4bc>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a47      	ldr	r2, [pc, #284]	; (8003fd8 <HAL_ADC_ConfigChannel+0x5cc>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d102      	bne.n	8003ec4 <HAL_ADC_ConfigChannel+0x4b8>
 8003ebe:	4b45      	ldr	r3, [pc, #276]	; (8003fd4 <HAL_ADC_ConfigChannel+0x5c8>)
 8003ec0:	60fb      	str	r3, [r7, #12]
 8003ec2:	e001      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x4bc>
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f003 0303 	and.w	r3, r3, #3
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d108      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x4dc>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0301 	and.w	r3, r3, #1
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d101      	bne.n	8003ee8 <HAL_ADC_ConfigChannel+0x4dc>
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e000      	b.n	8003eea <HAL_ADC_ConfigChannel+0x4de>
 8003ee8:	2300      	movs	r3, #0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d150      	bne.n	8003f90 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003eee:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d010      	beq.n	8003f16 <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f003 0303 	and.w	r3, r3, #3
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d107      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x504>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d101      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x504>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	e000      	b.n	8003f12 <HAL_ADC_ConfigChannel+0x506>
 8003f10:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d13c      	bne.n	8003f90 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2b10      	cmp	r3, #16
 8003f1c:	d11d      	bne.n	8003f5a <HAL_ADC_ConfigChannel+0x54e>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f26:	d118      	bne.n	8003f5a <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8003f28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003f30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f32:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003f34:	4b29      	ldr	r3, [pc, #164]	; (8003fdc <HAL_ADC_ConfigChannel+0x5d0>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a29      	ldr	r2, [pc, #164]	; (8003fe0 <HAL_ADC_ConfigChannel+0x5d4>)
 8003f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3e:	0c9a      	lsrs	r2, r3, #18
 8003f40:	4613      	mov	r3, r2
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4413      	add	r3, r2
 8003f46:	005b      	lsls	r3, r3, #1
 8003f48:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f4a:	e002      	b.n	8003f52 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	3b01      	subs	r3, #1
 8003f50:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1f9      	bne.n	8003f4c <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003f58:	e02e      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	2b11      	cmp	r3, #17
 8003f60:	d10b      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x56e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f6a:	d106      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003f6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8003f74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f76:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003f78:	e01e      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2b12      	cmp	r3, #18
 8003f80:	d11a      	bne.n	8003fb8 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8003f82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003f8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f8c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003f8e:	e013      	b.n	8003fb8 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f94:	f043 0220 	orr.w	r2, r3, #32
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003fa2:	e00a      	b.n	8003fba <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa8:	f043 0220 	orr.w	r2, r3, #32
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8003fb6:	e000      	b.n	8003fba <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003fb8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003fc2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	376c      	adds	r7, #108	; 0x6c
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	50000400 	.word	0x50000400
 8003fd8:	50000500 	.word	0x50000500
 8003fdc:	20000a1c 	.word	0x20000a1c
 8003fe0:	431bde83 	.word	0x431bde83

08003fe4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b099      	sub	sp, #100	; 0x64
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
 8003fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ffc:	d102      	bne.n	8004004 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003ffe:	4b6d      	ldr	r3, [pc, #436]	; (80041b4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004000:	60bb      	str	r3, [r7, #8]
 8004002:	e01a      	b.n	800403a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a6a      	ldr	r2, [pc, #424]	; (80041b4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d103      	bne.n	8004016 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800400e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004012:	60bb      	str	r3, [r7, #8]
 8004014:	e011      	b.n	800403a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a67      	ldr	r2, [pc, #412]	; (80041b8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d102      	bne.n	8004026 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004020:	4b66      	ldr	r3, [pc, #408]	; (80041bc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8004022:	60bb      	str	r3, [r7, #8]
 8004024:	e009      	b.n	800403a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a64      	ldr	r2, [pc, #400]	; (80041bc <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d102      	bne.n	8004036 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004030:	4b61      	ldr	r3, [pc, #388]	; (80041b8 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8004032:	60bb      	str	r3, [r7, #8]
 8004034:	e001      	b.n	800403a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004036:	2300      	movs	r3, #0
 8004038:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e0b0      	b.n	80041a6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800404a:	2b01      	cmp	r3, #1
 800404c:	d101      	bne.n	8004052 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800404e:	2302      	movs	r3, #2
 8004050:	e0a9      	b.n	80041a6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2201      	movs	r2, #1
 8004056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b00      	cmp	r3, #0
 8004066:	f040 808d 	bne.w	8004184 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	f040 8086 	bne.w	8004184 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004080:	d004      	beq.n	800408c <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a4b      	ldr	r2, [pc, #300]	; (80041b4 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d101      	bne.n	8004090 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800408c:	4b4c      	ldr	r3, [pc, #304]	; (80041c0 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800408e:	e000      	b.n	8004092 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004090:	4b4c      	ldr	r3, [pc, #304]	; (80041c4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8004092:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d040      	beq.n	800411e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800409c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	6859      	ldr	r1, [r3, #4]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80040ae:	035b      	lsls	r3, r3, #13
 80040b0:	430b      	orrs	r3, r1
 80040b2:	431a      	orrs	r2, r3
 80040b4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040b6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d108      	bne.n	80040d8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0301 	and.w	r3, r3, #1
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d101      	bne.n	80040d8 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80040d4:	2301      	movs	r3, #1
 80040d6:	e000      	b.n	80040da <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80040d8:	2300      	movs	r3, #0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d15c      	bne.n	8004198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	f003 0303 	and.w	r3, r3, #3
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d107      	bne.n	80040fa <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d101      	bne.n	80040fa <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80040f6:	2301      	movs	r3, #1
 80040f8:	e000      	b.n	80040fc <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80040fa:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d14b      	bne.n	8004198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004100:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004108:	f023 030f 	bic.w	r3, r3, #15
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	6811      	ldr	r1, [r2, #0]
 8004110:	683a      	ldr	r2, [r7, #0]
 8004112:	6892      	ldr	r2, [r2, #8]
 8004114:	430a      	orrs	r2, r1
 8004116:	431a      	orrs	r2, r3
 8004118:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800411a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800411c:	e03c      	b.n	8004198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800411e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004126:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004128:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0303 	and.w	r3, r3, #3
 8004134:	2b01      	cmp	r3, #1
 8004136:	d108      	bne.n	800414a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b01      	cmp	r3, #1
 8004144:	d101      	bne.n	800414a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004146:	2301      	movs	r3, #1
 8004148:	e000      	b.n	800414c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800414a:	2300      	movs	r3, #0
 800414c:	2b00      	cmp	r3, #0
 800414e:	d123      	bne.n	8004198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f003 0303 	and.w	r3, r3, #3
 8004158:	2b01      	cmp	r3, #1
 800415a:	d107      	bne.n	800416c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0301 	and.w	r3, r3, #1
 8004164:	2b01      	cmp	r3, #1
 8004166:	d101      	bne.n	800416c <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8004168:	2301      	movs	r3, #1
 800416a:	e000      	b.n	800416e <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 800416c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800416e:	2b00      	cmp	r3, #0
 8004170:	d112      	bne.n	8004198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8004172:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800417a:	f023 030f 	bic.w	r3, r3, #15
 800417e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004180:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004182:	e009      	b.n	8004198 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004188:	f043 0220 	orr.w	r2, r3, #32
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8004196:	e000      	b.n	800419a <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004198:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80041a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80041a6:	4618      	mov	r0, r3
 80041a8:	3764      	adds	r7, #100	; 0x64
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	50000100 	.word	0x50000100
 80041b8:	50000400 	.word	0x50000400
 80041bc:	50000500 	.word	0x50000500
 80041c0:	50000300 	.word	0x50000300
 80041c4:	50000700 	.word	0x50000700

080041c8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041da:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d126      	bne.n	8004230 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d115      	bne.n	8004228 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004200:	2b00      	cmp	r3, #0
 8004202:	d111      	bne.n	8004228 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004208:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004214:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d105      	bne.n	8004228 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004220:	f043 0201 	orr.w	r2, r3, #1
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	f7fd f80d 	bl	8001248 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800422e:	e004      	b.n	800423a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	4798      	blx	r3
}
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}

08004242 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f7fe fabd 	bl	80027d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8004256:	bf00      	nop
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b084      	sub	sp, #16
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004270:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427c:	f043 0204 	orr.w	r2, r3, #4
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004284:	68f8      	ldr	r0, [r7, #12]
 8004286:	f7fe fab7 	bl	80027f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
	...

08004294 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 0303 	and.w	r3, r3, #3
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d108      	bne.n	80042c0 <ADC_Enable+0x2c>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <ADC_Enable+0x2c>
 80042bc:	2301      	movs	r3, #1
 80042be:	e000      	b.n	80042c2 <ADC_Enable+0x2e>
 80042c0:	2300      	movs	r3, #0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d13c      	bne.n	8004340 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	4b1f      	ldr	r3, [pc, #124]	; (800434c <ADC_Enable+0xb8>)
 80042ce:	4013      	ands	r3, r2
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00d      	beq.n	80042f0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	f043 0210 	orr.w	r2, r3, #16
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e4:	f043 0201 	orr.w	r2, r3, #1
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e028      	b.n	8004342 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 0201 	orr.w	r2, r2, #1
 80042fe:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004300:	f7fe fa5a 	bl	80027b8 <HAL_GetTick>
 8004304:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004306:	e014      	b.n	8004332 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004308:	f7fe fa56 	bl	80027b8 <HAL_GetTick>
 800430c:	4602      	mov	r2, r0
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d90d      	bls.n	8004332 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431a:	f043 0210 	orr.w	r2, r3, #16
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004326:	f043 0201 	orr.w	r2, r3, #1
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e007      	b.n	8004342 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0301 	and.w	r3, r3, #1
 800433c:	2b01      	cmp	r3, #1
 800433e:	d1e3      	bne.n	8004308 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}
 800434a:	bf00      	nop
 800434c:	8000003f 	.word	0x8000003f

08004350 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	689b      	ldr	r3, [r3, #8]
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	2b01      	cmp	r3, #1
 8004368:	d108      	bne.n	800437c <ADC_Disable+0x2c>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b01      	cmp	r3, #1
 8004376:	d101      	bne.n	800437c <ADC_Disable+0x2c>
 8004378:	2301      	movs	r3, #1
 800437a:	e000      	b.n	800437e <ADC_Disable+0x2e>
 800437c:	2300      	movs	r3, #0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d040      	beq.n	8004404 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	f003 030d 	and.w	r3, r3, #13
 800438c:	2b01      	cmp	r3, #1
 800438e:	d10f      	bne.n	80043b0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	689a      	ldr	r2, [r3, #8]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0202 	orr.w	r2, r2, #2
 800439e:	609a      	str	r2, [r3, #8]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2203      	movs	r2, #3
 80043a6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80043a8:	f7fe fa06 	bl	80027b8 <HAL_GetTick>
 80043ac:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80043ae:	e022      	b.n	80043f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	f043 0210 	orr.w	r2, r3, #16
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043c0:	f043 0201 	orr.w	r2, r3, #1
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e01c      	b.n	8004406 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80043cc:	f7fe f9f4 	bl	80027b8 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d90d      	bls.n	80043f6 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043de:	f043 0210 	orr.w	r2, r3, #16
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ea:	f043 0201 	orr.w	r2, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e007      	b.n	8004406 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f003 0301 	and.w	r3, r3, #1
 8004400:	2b01      	cmp	r3, #1
 8004402:	d0e3      	beq.n	80043cc <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
	...

08004410 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004422:	2300      	movs	r3, #0
 8004424:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f003 030c 	and.w	r3, r3, #12
 8004430:	2b00      	cmp	r3, #0
 8004432:	f000 8093 	beq.w	800455c <ADC_ConversionStop+0x14c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004440:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004444:	d12a      	bne.n	800449c <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800444a:	2b01      	cmp	r3, #1
 800444c:	d126      	bne.n	800449c <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004452:	2b01      	cmp	r3, #1
 8004454:	d122      	bne.n	800449c <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8004456:	230c      	movs	r3, #12
 8004458:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800445a:	e014      	b.n	8004486 <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	4a42      	ldr	r2, [pc, #264]	; (8004568 <ADC_ConversionStop+0x158>)
 8004460:	4293      	cmp	r3, r2
 8004462:	d90d      	bls.n	8004480 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004468:	f043 0210 	orr.w	r2, r3, #16
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004474:	f043 0201 	orr.w	r2, r3, #1
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e06e      	b.n	800455e <ADC_ConversionStop+0x14e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	3301      	adds	r3, #1
 8004484:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004490:	2b40      	cmp	r3, #64	; 0x40
 8004492:	d1e3      	bne.n	800445c <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2240      	movs	r2, #64	; 0x40
 800449a:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	2b60      	cmp	r3, #96	; 0x60
 80044a0:	d015      	beq.n	80044ce <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	f003 0304 	and.w	r3, r3, #4
 80044ac:	2b04      	cmp	r3, #4
 80044ae:	d10e      	bne.n	80044ce <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d107      	bne.n	80044ce <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f042 0210 	orr.w	r2, r2, #16
 80044cc:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	2b0c      	cmp	r3, #12
 80044d2:	d015      	beq.n	8004500 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f003 0308 	and.w	r3, r3, #8
 80044de:	2b08      	cmp	r3, #8
 80044e0:	d10e      	bne.n	8004500 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d107      	bne.n	8004500 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	689a      	ldr	r2, [r3, #8]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f042 0220 	orr.w	r2, r2, #32
 80044fe:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	2b60      	cmp	r3, #96	; 0x60
 8004504:	d004      	beq.n	8004510 <ADC_ConversionStop+0x100>
 8004506:	2b6c      	cmp	r3, #108	; 0x6c
 8004508:	d105      	bne.n	8004516 <ADC_ConversionStop+0x106>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800450a:	230c      	movs	r3, #12
 800450c:	617b      	str	r3, [r7, #20]
        break;
 800450e:	e005      	b.n	800451c <ADC_ConversionStop+0x10c>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004510:	2308      	movs	r3, #8
 8004512:	617b      	str	r3, [r7, #20]
        break;
 8004514:	e002      	b.n	800451c <ADC_ConversionStop+0x10c>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004516:	2304      	movs	r3, #4
 8004518:	617b      	str	r3, [r7, #20]
        break;
 800451a:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800451c:	f7fe f94c 	bl	80027b8 <HAL_GetTick>
 8004520:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004522:	e014      	b.n	800454e <ADC_ConversionStop+0x13e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004524:	f7fe f948 	bl	80027b8 <HAL_GetTick>
 8004528:	4602      	mov	r2, r0
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	2b0b      	cmp	r3, #11
 8004530:	d90d      	bls.n	800454e <ADC_ConversionStop+0x13e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004536:	f043 0210 	orr.w	r2, r3, #16
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004542:	f043 0201 	orr.w	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e007      	b.n	800455e <ADC_ConversionStop+0x14e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	689a      	ldr	r2, [r3, #8]
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	4013      	ands	r3, r2
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e3      	bne.n	8004524 <ADC_ConversionStop+0x114>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	4618      	mov	r0, r3
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	000993ff 	.word	0x000993ff

0800456c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f003 0307 	and.w	r3, r3, #7
 800457a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800457c:	4b0c      	ldr	r3, [pc, #48]	; (80045b0 <__NVIC_SetPriorityGrouping+0x44>)
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004588:	4013      	ands	r3, r2
 800458a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004594:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004598:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800459c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800459e:	4a04      	ldr	r2, [pc, #16]	; (80045b0 <__NVIC_SetPriorityGrouping+0x44>)
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	60d3      	str	r3, [r2, #12]
}
 80045a4:	bf00      	nop
 80045a6:	3714      	adds	r7, #20
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr
 80045b0:	e000ed00 	.word	0xe000ed00

080045b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045b4:	b480      	push	{r7}
 80045b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045b8:	4b04      	ldr	r3, [pc, #16]	; (80045cc <__NVIC_GetPriorityGrouping+0x18>)
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	0a1b      	lsrs	r3, r3, #8
 80045be:	f003 0307 	and.w	r3, r3, #7
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	e000ed00 	.word	0xe000ed00

080045d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	4603      	mov	r3, r0
 80045d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	db0b      	blt.n	80045fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045e2:	79fb      	ldrb	r3, [r7, #7]
 80045e4:	f003 021f 	and.w	r2, r3, #31
 80045e8:	4907      	ldr	r1, [pc, #28]	; (8004608 <__NVIC_EnableIRQ+0x38>)
 80045ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ee:	095b      	lsrs	r3, r3, #5
 80045f0:	2001      	movs	r0, #1
 80045f2:	fa00 f202 	lsl.w	r2, r0, r2
 80045f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80045fa:	bf00      	nop
 80045fc:	370c      	adds	r7, #12
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	e000e100 	.word	0xe000e100

0800460c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	4603      	mov	r3, r0
 8004614:	6039      	str	r1, [r7, #0]
 8004616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800461c:	2b00      	cmp	r3, #0
 800461e:	db0a      	blt.n	8004636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	b2da      	uxtb	r2, r3
 8004624:	490c      	ldr	r1, [pc, #48]	; (8004658 <__NVIC_SetPriority+0x4c>)
 8004626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800462a:	0112      	lsls	r2, r2, #4
 800462c:	b2d2      	uxtb	r2, r2
 800462e:	440b      	add	r3, r1
 8004630:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004634:	e00a      	b.n	800464c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	b2da      	uxtb	r2, r3
 800463a:	4908      	ldr	r1, [pc, #32]	; (800465c <__NVIC_SetPriority+0x50>)
 800463c:	79fb      	ldrb	r3, [r7, #7]
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	3b04      	subs	r3, #4
 8004644:	0112      	lsls	r2, r2, #4
 8004646:	b2d2      	uxtb	r2, r2
 8004648:	440b      	add	r3, r1
 800464a:	761a      	strb	r2, [r3, #24]
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr
 8004658:	e000e100 	.word	0xe000e100
 800465c:	e000ed00 	.word	0xe000ed00

08004660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004660:	b480      	push	{r7}
 8004662:	b089      	sub	sp, #36	; 0x24
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	f1c3 0307 	rsb	r3, r3, #7
 800467a:	2b04      	cmp	r3, #4
 800467c:	bf28      	it	cs
 800467e:	2304      	movcs	r3, #4
 8004680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	3304      	adds	r3, #4
 8004686:	2b06      	cmp	r3, #6
 8004688:	d902      	bls.n	8004690 <NVIC_EncodePriority+0x30>
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	3b03      	subs	r3, #3
 800468e:	e000      	b.n	8004692 <NVIC_EncodePriority+0x32>
 8004690:	2300      	movs	r3, #0
 8004692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004694:	f04f 32ff 	mov.w	r2, #4294967295
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	43da      	mvns	r2, r3
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	401a      	ands	r2, r3
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046a8:	f04f 31ff 	mov.w	r1, #4294967295
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	fa01 f303 	lsl.w	r3, r1, r3
 80046b2:	43d9      	mvns	r1, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046b8:	4313      	orrs	r3, r2
         );
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3724      	adds	r7, #36	; 0x24
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr
	...

080046c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b082      	sub	sp, #8
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3b01      	subs	r3, #1
 80046d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046d8:	d301      	bcc.n	80046de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046da:	2301      	movs	r3, #1
 80046dc:	e00f      	b.n	80046fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046de:	4a0a      	ldr	r2, [pc, #40]	; (8004708 <SysTick_Config+0x40>)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046e6:	210f      	movs	r1, #15
 80046e8:	f04f 30ff 	mov.w	r0, #4294967295
 80046ec:	f7ff ff8e 	bl	800460c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046f0:	4b05      	ldr	r3, [pc, #20]	; (8004708 <SysTick_Config+0x40>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046f6:	4b04      	ldr	r3, [pc, #16]	; (8004708 <SysTick_Config+0x40>)
 80046f8:	2207      	movs	r2, #7
 80046fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3708      	adds	r7, #8
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	e000e010 	.word	0xe000e010

0800470c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7ff ff29 	bl	800456c <__NVIC_SetPriorityGrouping>
}
 800471a:	bf00      	nop
 800471c:	3708      	adds	r7, #8
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b086      	sub	sp, #24
 8004726:	af00      	add	r7, sp, #0
 8004728:	4603      	mov	r3, r0
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	607a      	str	r2, [r7, #4]
 800472e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004730:	2300      	movs	r3, #0
 8004732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004734:	f7ff ff3e 	bl	80045b4 <__NVIC_GetPriorityGrouping>
 8004738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	68b9      	ldr	r1, [r7, #8]
 800473e:	6978      	ldr	r0, [r7, #20]
 8004740:	f7ff ff8e 	bl	8004660 <NVIC_EncodePriority>
 8004744:	4602      	mov	r2, r0
 8004746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800474a:	4611      	mov	r1, r2
 800474c:	4618      	mov	r0, r3
 800474e:	f7ff ff5d 	bl	800460c <__NVIC_SetPriority>
}
 8004752:	bf00      	nop
 8004754:	3718      	adds	r7, #24
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}

0800475a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800475a:	b580      	push	{r7, lr}
 800475c:	b082      	sub	sp, #8
 800475e:	af00      	add	r7, sp, #0
 8004760:	4603      	mov	r3, r0
 8004762:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004768:	4618      	mov	r0, r3
 800476a:	f7ff ff31 	bl	80045d0 <__NVIC_EnableIRQ>
}
 800476e:	bf00      	nop
 8004770:	3708      	adds	r7, #8
 8004772:	46bd      	mov	sp, r7
 8004774:	bd80      	pop	{r7, pc}

08004776 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004776:	b580      	push	{r7, lr}
 8004778:	b082      	sub	sp, #8
 800477a:	af00      	add	r7, sp, #0
 800477c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7ff ffa2 	bl	80046c8 <SysTick_Config>
 8004784:	4603      	mov	r3, r0
}
 8004786:	4618      	mov	r0, r3
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 800478e:	b580      	push	{r7, lr}
 8004790:	b082      	sub	sp, #8
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e014      	b.n	80047ca <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	791b      	ldrb	r3, [r3, #4]
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d105      	bne.n	80047b6 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f7fd fd83 	bl	80022bc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2202      	movs	r2, #2
 80047ba:	711a      	strb	r2, [r3, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80047c8:	2300      	movs	r3, #0
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	3708      	adds	r7, #8
 80047ce:	46bd      	mov	sp, r7
 80047d0:	bd80      	pop	{r7, pc}

080047d2 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected  
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80047d2:	b580      	push	{r7, lr}
 80047d4:	b084      	sub	sp, #16
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047dc:	2300      	movs	r3, #0
 80047de:	73fb      	strb	r3, [r7, #15]
    
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Disable the selected DAC channel DMA request */
    hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6819      	ldr	r1, [r3, #0]
 80047e6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	fa02 f303 	lsl.w	r3, r2, r3
 80047f0:	43da      	mvns	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	400a      	ands	r2, r1
 80047f8:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	6819      	ldr	r1, [r3, #0]
 8004800:	2201      	movs	r2, #1
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	fa02 f303 	lsl.w	r3, r2, r3
 8004808:	43da      	mvns	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	400a      	ands	r2, r1
 8004810:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA channel */
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10f      	bne.n	8004838 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);   
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	4618      	mov	r0, r3
 800481e:	f000 fae0 	bl	8004de2 <HAL_DMA_Abort>
 8004822:	4603      	mov	r3, r0
 8004824:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004834:	601a      	str	r2, [r3, #0]
 8004836:	e00e      	b.n	8004856 <HAL_DAC_Stop_DMA+0x84>
  /* For all products including channel 2U */
  /* DAC channel 2 is available on top of DAC channel 1U */
  else /* Channel2 is used */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);   
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	68db      	ldr	r3, [r3, #12]
 800483c:	4618      	mov	r0, r3
 800483e:	f000 fad0 	bl	8004de2 <HAL_DMA_Abort>
 8004842:	4603      	mov	r3, r0
 8004844:	73fb      	strb	r3, [r7, #15]
    
    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004854:	601a      	str	r2, [r3, #0]
  }
#endif /* DAC_CHANNEL2_SUPPORT */
    
  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8004856:	7bfb      	ldrb	r3, [r7, #15]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d003      	beq.n	8004864 <HAL_DAC_Stop_DMA+0x92>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2204      	movs	r2, #4
 8004860:	711a      	strb	r2, [r3, #4]
 8004862:	e002      	b.n	800486a <HAL_DAC_Stop_DMA+0x98>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	711a      	strb	r2, [r3, #4]
  }
  
  /* Return function status */
  return status;
 800486a:	7bfb      	ldrb	r3, [r7, #15]
}
 800486c:	4618      	mov	r0, r3
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 800487c:	bf00      	nop
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8004888:	b480      	push	{r7}
 800488a:	b083      	sub	sp, #12
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8004890:	bf00      	nop
 8004892:	370c      	adds	r7, #12
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800489c:	b480      	push	{r7}
 800489e:	b083      	sub	sp, #12
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 80048a4:	bf00      	nop
 80048a6:	370c      	adds	r7, #12
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr

080048b0 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b086      	sub	sp, #24
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	795b      	ldrb	r3, [r3, #5]
 80048da:	2b01      	cmp	r3, #1
 80048dc:	d101      	bne.n	80048e2 <HAL_DAC_Start_DMA+0x1e>
 80048de:	2302      	movs	r3, #2
 80048e0:	e08e      	b.n	8004a00 <HAL_DAC_Start_DMA+0x13c>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2202      	movs	r2, #2
 80048ec:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d12a      	bne.n	800494a <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	4a43      	ldr	r2, [pc, #268]	; (8004a08 <HAL_DAC_Start_DMA+0x144>)
 80048fa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	4a42      	ldr	r2, [pc, #264]	; (8004a0c <HAL_DAC_Start_DMA+0x148>)
 8004902:	62da      	str	r2, [r3, #44]	; 0x2c
      
    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	4a41      	ldr	r2, [pc, #260]	; (8004a10 <HAL_DAC_Start_DMA+0x14c>)
 800490a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800491a:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1U */
    switch(Alignment)
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	2b04      	cmp	r3, #4
 8004920:	d009      	beq.n	8004936 <HAL_DAC_Start_DMA+0x72>
 8004922:	2b08      	cmp	r3, #8
 8004924:	d00c      	beq.n	8004940 <HAL_DAC_Start_DMA+0x7c>
 8004926:	2b00      	cmp	r3, #0
 8004928:	d000      	beq.n	800492c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800492a:	e039      	b.n	80049a0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	3308      	adds	r3, #8
 8004932:	617b      	str	r3, [r7, #20]
        break;
 8004934:	e034      	b.n	80049a0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	330c      	adds	r3, #12
 800493c:	617b      	str	r3, [r7, #20]
        break;
 800493e:	e02f      	b.n	80049a0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	3310      	adds	r3, #16
 8004946:	617b      	str	r3, [r7, #20]
        break;
 8004948:	e02a      	b.n	80049a0 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	4a31      	ldr	r2, [pc, #196]	; (8004a14 <HAL_DAC_Start_DMA+0x150>)
 8004950:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	4a30      	ldr	r2, [pc, #192]	; (8004a18 <HAL_DAC_Start_DMA+0x154>)
 8004958:	62da      	str	r2, [r3, #44]	; 0x2c
       
    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	4a2f      	ldr	r2, [pc, #188]	; (8004a1c <HAL_DAC_Start_DMA+0x158>)
 8004960:	631a      	str	r2, [r3, #48]	; 0x30
 
    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004970:	601a      	str	r2, [r3, #0]
   
    /* Case of use of channel 2U */
    switch(Alignment)
 8004972:	6a3b      	ldr	r3, [r7, #32]
 8004974:	2b04      	cmp	r3, #4
 8004976:	d009      	beq.n	800498c <HAL_DAC_Start_DMA+0xc8>
 8004978:	2b08      	cmp	r3, #8
 800497a:	d00c      	beq.n	8004996 <HAL_DAC_Start_DMA+0xd2>
 800497c:	2b00      	cmp	r3, #0
 800497e:	d000      	beq.n	8004982 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8004980:	e00e      	b.n	80049a0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	3314      	adds	r3, #20
 8004988:	617b      	str	r3, [r7, #20]
        break;
 800498a:	e009      	b.n	80049a0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	3318      	adds	r3, #24
 8004992:	617b      	str	r3, [r7, #20]
        break;
 8004994:	e004      	b.n	80049a0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	331c      	adds	r3, #28
 800499c:	617b      	str	r3, [r7, #20]
        break;
 800499e:	bf00      	nop
    }
  }
 
  /* Enable the DMA Channel */
  if(Channel == DAC_CHANNEL_1)
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10f      	bne.n	80049c6 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049b4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6898      	ldr	r0, [r3, #8]
 80049ba:	6879      	ldr	r1, [r7, #4]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	697a      	ldr	r2, [r7, #20]
 80049c0:	f000 f9b0 	bl	8004d24 <HAL_DMA_Start_IT>
 80049c4:	e00e      	b.n	80049e4 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80049d4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	68d8      	ldr	r0, [r3, #12]
 80049da:	6879      	ldr	r1, [r7, #4]
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	f000 f9a0 	bl	8004d24 <HAL_DMA_Start_IT>
  }
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	6819      	ldr	r1, [r3, #0]
 80049f0:	2201      	movs	r2, #1
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	409a      	lsls	r2, r3
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3718      	adds	r7, #24
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	08004bbf 	.word	0x08004bbf
 8004a0c:	08004be1 	.word	0x08004be1
 8004a10:	08004bfd 	.word	0x08004bfd
 8004a14:	08004c2b 	.word	0x08004c2b
 8004a18:	08004c4d 	.word	0x08004c4d
 8004a1c:	08004c69 	.word	0x08004c69

08004a20 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(struct __DAC_HandleTypeDef* hdac)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b082      	sub	sp, #8
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a36:	d120      	bne.n	8004a7a <HAL_DAC_IRQHandler+0x5a>
  { 
    /* Check underrun flag of DAC channel 1U */
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a3e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a46:	d118      	bne.n	8004a7a <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2204      	movs	r2, #4
 8004a4c:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	f043 0201 	orr.w	r2, r3, #1
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	611a      	str	r2, [r3, #16]
          
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a62:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a72:	601a      	str	r2, [r3, #0]
    
      /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff ff1b 	bl	80048b0 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif
    }
  }
  
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a88:	d120      	bne.n	8004acc <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004a94:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004a98:	d118      	bne.n	8004acc <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2204      	movs	r2, #4
 8004a9e:	711a      	strb	r2, [r3, #4]
    
      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	f043 0202 	orr.w	r2, r3, #2
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	611a      	str	r2, [r3, #16]
    
      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004ab4:	635a      	str	r2, [r3, #52]	; 0x34
    
      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004ac4:	601a      	str	r2, [r3, #0]
   
      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f86f 	bl	8004baa <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif
    }
  }
}
 8004acc:	bf00      	nop
 8004ace:	3708      	adds	r7, #8
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b087      	sub	sp, #28
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	60f8      	str	r0, [r7, #12]
 8004adc:	60b9      	str	r1, [r7, #8]
 8004ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	795b      	ldrb	r3, [r3, #5]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d101      	bne.n	8004af4 <HAL_DAC_ConfigChannel+0x20>
 8004af0:	2302      	movs	r3, #2
 8004af2:	e036      	b.n	8004b62 <HAL_DAC_ConfigChannel+0x8e>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2201      	movs	r2, #1
 8004af8:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2202      	movs	r2, #2
 8004afe:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004b08:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	43db      	mvns	r3, r3
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	4013      	ands	r3, r2
 8004b18:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004b26:	693a      	ldr	r2, [r7, #16]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2e:	697a      	ldr	r2, [r7, #20]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	697a      	ldr	r2, [r7, #20]
 8004b3a:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6819      	ldr	r1, [r3, #0]
 8004b42:	22c0      	movs	r2, #192	; 0xc0
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4a:	43da      	mvns	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	400a      	ands	r2, r1
 8004b52:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2201      	movs	r2, #1
 8004b58:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr

08004b6e <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b083      	sub	sp, #12
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004b76:	bf00      	nop
 8004b78:	370c      	adds	r7, #12
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004b82:	b480      	push	{r7}
 8004b84:	b083      	sub	sp, #12
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004b8a:	bf00      	nop
 8004b8c:	370c      	adds	r7, #12
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr

08004b96 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b083      	sub	sp, #12
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004b9e:	bf00      	nop
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004bbe:	b580      	push	{r7, lr}
 8004bc0:	b084      	sub	sp, #16
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bca:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f7ff fe51 	bl	8004874 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	711a      	strb	r2, [r3, #4]
}
 8004bd8:	bf00      	nop
 8004bda:	3710      	adds	r7, #16
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}

08004be0 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b084      	sub	sp, #16
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bec:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f7ff fe4a 	bl	8004888 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 8004bf4:	bf00      	nop
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b084      	sub	sp, #16
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c08:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	691b      	ldr	r3, [r3, #16]
 8004c0e:	f043 0204 	orr.w	r2, r3, #4
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f7ff fe40 	bl	800489c <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2201      	movs	r2, #1
 8004c20:	711a      	strb	r2, [r3, #4]
}
 8004c22:	bf00      	nop
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b084      	sub	sp, #16
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c36:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 8004c38:	68f8      	ldr	r0, [r7, #12]
 8004c3a:	f7ff ff98 	bl	8004b6e <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	711a      	strb	r2, [r3, #4]
}
 8004c44:	bf00      	nop
 8004c46:	3710      	adds	r7, #16
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	bd80      	pop	{r7, pc}

08004c4c <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b084      	sub	sp, #16
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c58:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f7ff ff91 	bl	8004b82 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 8004c60:	bf00      	nop
 8004c62:	3710      	adds	r7, #16
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c74:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	f043 0204 	orr.w	r2, r3, #4
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8004c82:	68f8      	ldr	r0, [r7, #12]
 8004c84:	f7ff ff87 	bl	8004b96 <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	711a      	strb	r2, [r3, #4]
}
 8004c8e:	bf00      	nop
 8004c90:	3710      	adds	r7, #16
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004c96:	b580      	push	{r7, lr}
 8004c98:	b084      	sub	sp, #16
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e037      	b.n	8004d1c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004cc2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004cc6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68db      	ldr	r3, [r3, #12]
 8004cd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cdc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ce8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	69db      	ldr	r3, [r3, #28]
 8004cee:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 f9b8 	bl	8005074 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2200      	movs	r2, #0
 8004d08:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}  
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
 8004d30:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004d32:	2300      	movs	r3, #0
 8004d34:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d101      	bne.n	8004d44 <HAL_DMA_Start_IT+0x20>
 8004d40:	2302      	movs	r3, #2
 8004d42:	e04a      	b.n	8004dda <HAL_DMA_Start_IT+0xb6>
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004d52:	2b01      	cmp	r3, #1
 8004d54:	d13a      	bne.n	8004dcc <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2202      	movs	r2, #2
 8004d5a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0201 	bic.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	68b9      	ldr	r1, [r7, #8]
 8004d7a:	68f8      	ldr	r0, [r7, #12]
 8004d7c:	f000 f94b 	bl	8005016 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d008      	beq.n	8004d9a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f042 020e 	orr.w	r2, r2, #14
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	e00f      	b.n	8004dba <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f042 020a 	orr.w	r2, r2, #10
 8004da8:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f022 0204 	bic.w	r2, r2, #4
 8004db8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f042 0201 	orr.w	r2, r2, #1
 8004dc8:	601a      	str	r2, [r3, #0]
 8004dca:	e005      	b.n	8004dd8 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004dd8:	7dfb      	ldrb	r3, [r7, #23]
} 
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3718      	adds	r7, #24
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}

08004de2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004de2:	b480      	push	{r7}
 8004de4:	b083      	sub	sp, #12
 8004de6:	af00      	add	r7, sp, #0
 8004de8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004df0:	2b02      	cmp	r3, #2
 8004df2:	d008      	beq.n	8004e06 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2204      	movs	r2, #4
 8004df8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e020      	b.n	8004e48 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 020e 	bic.w	r2, r2, #14
 8004e14:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0201 	bic.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e2e:	2101      	movs	r1, #1
 8004e30:	fa01 f202 	lsl.w	r2, r1, r2
 8004e34:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004e46:	2300      	movs	r3, #0
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d005      	beq.n	8004e76 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2204      	movs	r2, #4
 8004e6e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	73fb      	strb	r3, [r7, #15]
 8004e74:	e027      	b.n	8004ec6 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 020e 	bic.w	r2, r2, #14
 8004e84:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f022 0201 	bic.w	r2, r2, #1
 8004e94:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ea4:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	4798      	blx	r3
    } 
  }
  return status;
 8004ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eec:	2204      	movs	r2, #4
 8004eee:	409a      	lsls	r2, r3
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d024      	beq.n	8004f42 <HAL_DMA_IRQHandler+0x72>
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d01f      	beq.n	8004f42 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0320 	and.w	r3, r3, #32
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d107      	bne.n	8004f20 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f022 0204 	bic.w	r2, r2, #4
 8004f1e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f28:	2104      	movs	r1, #4
 8004f2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004f2e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d06a      	beq.n	800500e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004f40:	e065      	b.n	800500e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f46:	2202      	movs	r2, #2
 8004f48:	409a      	lsls	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d02c      	beq.n	8004fac <HAL_DMA_IRQHandler+0xdc>
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d027      	beq.n	8004fac <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0320 	and.w	r3, r3, #32
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10b      	bne.n	8004f82 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 020a 	bic.w	r2, r2, #10
 8004f78:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8a:	2102      	movs	r1, #2
 8004f8c:	fa01 f202 	lsl.w	r2, r1, r2
 8004f90:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d035      	beq.n	800500e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004faa:	e030      	b.n	800500e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb0:	2208      	movs	r2, #8
 8004fb2:	409a      	lsls	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	4013      	ands	r3, r2
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d028      	beq.n	800500e <HAL_DMA_IRQHandler+0x13e>
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	f003 0308 	and.w	r3, r3, #8
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d023      	beq.n	800500e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f022 020e 	bic.w	r2, r2, #14
 8004fd4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fde:	2101      	movs	r1, #1
 8004fe0:	fa01 f202 	lsl.w	r2, r1, r2
 8004fe4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005000:	2b00      	cmp	r3, #0
 8005002:	d004      	beq.n	800500e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	4798      	blx	r3
    }
  }
}  
 800500c:	e7ff      	b.n	800500e <HAL_DMA_IRQHandler+0x13e>
 800500e:	bf00      	nop
 8005010:	3710      	adds	r7, #16
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005016:	b480      	push	{r7}
 8005018:	b085      	sub	sp, #20
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	607a      	str	r2, [r7, #4]
 8005022:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800502c:	2101      	movs	r1, #1
 800502e:	fa01 f202 	lsl.w	r2, r1, r2
 8005032:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	2b10      	cmp	r3, #16
 8005042:	d108      	bne.n	8005056 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68ba      	ldr	r2, [r7, #8]
 8005052:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005054:	e007      	b.n	8005066 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	60da      	str	r2, [r3, #12]
}
 8005066:	bf00      	nop
 8005068:	3714      	adds	r7, #20
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
	...

08005074 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	461a      	mov	r2, r3
 8005082:	4b14      	ldr	r3, [pc, #80]	; (80050d4 <DMA_CalcBaseAndBitshift+0x60>)
 8005084:	429a      	cmp	r2, r3
 8005086:	d80f      	bhi.n	80050a8 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	461a      	mov	r2, r3
 800508e:	4b12      	ldr	r3, [pc, #72]	; (80050d8 <DMA_CalcBaseAndBitshift+0x64>)
 8005090:	4413      	add	r3, r2
 8005092:	4a12      	ldr	r2, [pc, #72]	; (80050dc <DMA_CalcBaseAndBitshift+0x68>)
 8005094:	fba2 2303 	umull	r2, r3, r2, r3
 8005098:	091b      	lsrs	r3, r3, #4
 800509a:	009a      	lsls	r2, r3, #2
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	4a0f      	ldr	r2, [pc, #60]	; (80050e0 <DMA_CalcBaseAndBitshift+0x6c>)
 80050a4:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 80050a6:	e00e      	b.n	80050c6 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	4b0d      	ldr	r3, [pc, #52]	; (80050e4 <DMA_CalcBaseAndBitshift+0x70>)
 80050b0:	4413      	add	r3, r2
 80050b2:	4a0a      	ldr	r2, [pc, #40]	; (80050dc <DMA_CalcBaseAndBitshift+0x68>)
 80050b4:	fba2 2303 	umull	r2, r3, r2, r3
 80050b8:	091b      	lsrs	r3, r3, #4
 80050ba:	009a      	lsls	r2, r3, #2
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a09      	ldr	r2, [pc, #36]	; (80050e8 <DMA_CalcBaseAndBitshift+0x74>)
 80050c4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	40020407 	.word	0x40020407
 80050d8:	bffdfff8 	.word	0xbffdfff8
 80050dc:	cccccccd 	.word	0xcccccccd
 80050e0:	40020000 	.word	0x40020000
 80050e4:	bffdfbf8 	.word	0xbffdfbf8
 80050e8:	40020400 	.word	0x40020400

080050ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b087      	sub	sp, #28
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80050f6:	2300      	movs	r3, #0
 80050f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050fa:	e160      	b.n	80053be <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	2101      	movs	r1, #1
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	fa01 f303 	lsl.w	r3, r1, r3
 8005108:	4013      	ands	r3, r2
 800510a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 8152 	beq.w	80053b8 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d00b      	beq.n	8005134 <HAL_GPIO_Init+0x48>
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	2b02      	cmp	r3, #2
 8005122:	d007      	beq.n	8005134 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005128:	2b11      	cmp	r3, #17
 800512a:	d003      	beq.n	8005134 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	2b12      	cmp	r3, #18
 8005132:	d130      	bne.n	8005196 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	005b      	lsls	r3, r3, #1
 800513e:	2203      	movs	r2, #3
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	43db      	mvns	r3, r3
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	4013      	ands	r3, r2
 800514a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	68da      	ldr	r2, [r3, #12]
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	005b      	lsls	r3, r3, #1
 8005154:	fa02 f303 	lsl.w	r3, r2, r3
 8005158:	693a      	ldr	r2, [r7, #16]
 800515a:	4313      	orrs	r3, r2
 800515c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	693a      	ldr	r2, [r7, #16]
 8005162:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800516a:	2201      	movs	r2, #1
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	fa02 f303 	lsl.w	r3, r2, r3
 8005172:	43db      	mvns	r3, r3
 8005174:	693a      	ldr	r2, [r7, #16]
 8005176:	4013      	ands	r3, r2
 8005178:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	091b      	lsrs	r3, r3, #4
 8005180:	f003 0201 	and.w	r2, r3, #1
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	693a      	ldr	r2, [r7, #16]
 800518c:	4313      	orrs	r3, r2
 800518e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	693a      	ldr	r2, [r7, #16]
 8005194:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	005b      	lsls	r3, r3, #1
 80051a0:	2203      	movs	r2, #3
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	43db      	mvns	r3, r3
 80051a8:	693a      	ldr	r2, [r7, #16]
 80051aa:	4013      	ands	r3, r2
 80051ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	689a      	ldr	r2, [r3, #8]
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	fa02 f303 	lsl.w	r3, r2, r3
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d003      	beq.n	80051d6 <HAL_GPIO_Init+0xea>
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	2b12      	cmp	r3, #18
 80051d4:	d123      	bne.n	800521e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	08da      	lsrs	r2, r3, #3
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	3208      	adds	r2, #8
 80051de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80051e4:	697b      	ldr	r3, [r7, #20]
 80051e6:	f003 0307 	and.w	r3, r3, #7
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	220f      	movs	r2, #15
 80051ee:	fa02 f303 	lsl.w	r3, r2, r3
 80051f2:	43db      	mvns	r3, r3
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	4013      	ands	r3, r2
 80051f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	691a      	ldr	r2, [r3, #16]
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	f003 0307 	and.w	r3, r3, #7
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	fa02 f303 	lsl.w	r3, r2, r3
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	4313      	orrs	r3, r2
 800520e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	08da      	lsrs	r2, r3, #3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	3208      	adds	r2, #8
 8005218:	6939      	ldr	r1, [r7, #16]
 800521a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	2203      	movs	r2, #3
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	43db      	mvns	r3, r3
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	4013      	ands	r3, r2
 8005234:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	f003 0203 	and.w	r2, r3, #3
 800523e:	697b      	ldr	r3, [r7, #20]
 8005240:	005b      	lsls	r3, r3, #1
 8005242:	fa02 f303 	lsl.w	r3, r2, r3
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	4313      	orrs	r3, r2
 800524a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800525a:	2b00      	cmp	r3, #0
 800525c:	f000 80ac 	beq.w	80053b8 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005260:	4b5e      	ldr	r3, [pc, #376]	; (80053dc <HAL_GPIO_Init+0x2f0>)
 8005262:	699b      	ldr	r3, [r3, #24]
 8005264:	4a5d      	ldr	r2, [pc, #372]	; (80053dc <HAL_GPIO_Init+0x2f0>)
 8005266:	f043 0301 	orr.w	r3, r3, #1
 800526a:	6193      	str	r3, [r2, #24]
 800526c:	4b5b      	ldr	r3, [pc, #364]	; (80053dc <HAL_GPIO_Init+0x2f0>)
 800526e:	699b      	ldr	r3, [r3, #24]
 8005270:	f003 0301 	and.w	r3, r3, #1
 8005274:	60bb      	str	r3, [r7, #8]
 8005276:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005278:	4a59      	ldr	r2, [pc, #356]	; (80053e0 <HAL_GPIO_Init+0x2f4>)
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	089b      	lsrs	r3, r3, #2
 800527e:	3302      	adds	r3, #2
 8005280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005284:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f003 0303 	and.w	r3, r3, #3
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	220f      	movs	r2, #15
 8005290:	fa02 f303 	lsl.w	r3, r2, r3
 8005294:	43db      	mvns	r3, r3
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	4013      	ands	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80052a2:	d025      	beq.n	80052f0 <HAL_GPIO_Init+0x204>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a4f      	ldr	r2, [pc, #316]	; (80053e4 <HAL_GPIO_Init+0x2f8>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d01f      	beq.n	80052ec <HAL_GPIO_Init+0x200>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a4e      	ldr	r2, [pc, #312]	; (80053e8 <HAL_GPIO_Init+0x2fc>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d019      	beq.n	80052e8 <HAL_GPIO_Init+0x1fc>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	4a4d      	ldr	r2, [pc, #308]	; (80053ec <HAL_GPIO_Init+0x300>)
 80052b8:	4293      	cmp	r3, r2
 80052ba:	d013      	beq.n	80052e4 <HAL_GPIO_Init+0x1f8>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a4c      	ldr	r2, [pc, #304]	; (80053f0 <HAL_GPIO_Init+0x304>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d00d      	beq.n	80052e0 <HAL_GPIO_Init+0x1f4>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a4b      	ldr	r2, [pc, #300]	; (80053f4 <HAL_GPIO_Init+0x308>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d007      	beq.n	80052dc <HAL_GPIO_Init+0x1f0>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a4a      	ldr	r2, [pc, #296]	; (80053f8 <HAL_GPIO_Init+0x30c>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d101      	bne.n	80052d8 <HAL_GPIO_Init+0x1ec>
 80052d4:	2306      	movs	r3, #6
 80052d6:	e00c      	b.n	80052f2 <HAL_GPIO_Init+0x206>
 80052d8:	2307      	movs	r3, #7
 80052da:	e00a      	b.n	80052f2 <HAL_GPIO_Init+0x206>
 80052dc:	2305      	movs	r3, #5
 80052de:	e008      	b.n	80052f2 <HAL_GPIO_Init+0x206>
 80052e0:	2304      	movs	r3, #4
 80052e2:	e006      	b.n	80052f2 <HAL_GPIO_Init+0x206>
 80052e4:	2303      	movs	r3, #3
 80052e6:	e004      	b.n	80052f2 <HAL_GPIO_Init+0x206>
 80052e8:	2302      	movs	r3, #2
 80052ea:	e002      	b.n	80052f2 <HAL_GPIO_Init+0x206>
 80052ec:	2301      	movs	r3, #1
 80052ee:	e000      	b.n	80052f2 <HAL_GPIO_Init+0x206>
 80052f0:	2300      	movs	r3, #0
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	f002 0203 	and.w	r2, r2, #3
 80052f8:	0092      	lsls	r2, r2, #2
 80052fa:	4093      	lsls	r3, r2
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	4313      	orrs	r3, r2
 8005300:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005302:	4937      	ldr	r1, [pc, #220]	; (80053e0 <HAL_GPIO_Init+0x2f4>)
 8005304:	697b      	ldr	r3, [r7, #20]
 8005306:	089b      	lsrs	r3, r3, #2
 8005308:	3302      	adds	r3, #2
 800530a:	693a      	ldr	r2, [r7, #16]
 800530c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005310:	4b3a      	ldr	r3, [pc, #232]	; (80053fc <HAL_GPIO_Init+0x310>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	43db      	mvns	r3, r3
 800531a:	693a      	ldr	r2, [r7, #16]
 800531c:	4013      	ands	r3, r2
 800531e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 800532c:	693a      	ldr	r2, [r7, #16]
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	4313      	orrs	r3, r2
 8005332:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005334:	4a31      	ldr	r2, [pc, #196]	; (80053fc <HAL_GPIO_Init+0x310>)
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800533a:	4b30      	ldr	r3, [pc, #192]	; (80053fc <HAL_GPIO_Init+0x310>)
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	43db      	mvns	r3, r3
 8005344:	693a      	ldr	r2, [r7, #16]
 8005346:	4013      	ands	r3, r2
 8005348:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	4313      	orrs	r3, r2
 800535c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800535e:	4a27      	ldr	r2, [pc, #156]	; (80053fc <HAL_GPIO_Init+0x310>)
 8005360:	693b      	ldr	r3, [r7, #16]
 8005362:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005364:	4b25      	ldr	r3, [pc, #148]	; (80053fc <HAL_GPIO_Init+0x310>)
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	43db      	mvns	r3, r3
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	4013      	ands	r3, r2
 8005372:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800537c:	2b00      	cmp	r3, #0
 800537e:	d003      	beq.n	8005388 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	4313      	orrs	r3, r2
 8005386:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005388:	4a1c      	ldr	r2, [pc, #112]	; (80053fc <HAL_GPIO_Init+0x310>)
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800538e:	4b1b      	ldr	r3, [pc, #108]	; (80053fc <HAL_GPIO_Init+0x310>)
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	43db      	mvns	r3, r3
 8005398:	693a      	ldr	r2, [r7, #16]
 800539a:	4013      	ands	r3, r2
 800539c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800539e:	683b      	ldr	r3, [r7, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d003      	beq.n	80053b2 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80053b2:	4a12      	ldr	r2, [pc, #72]	; (80053fc <HAL_GPIO_Init+0x310>)
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	3301      	adds	r3, #1
 80053bc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	697b      	ldr	r3, [r7, #20]
 80053c4:	fa22 f303 	lsr.w	r3, r2, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f47f ae97 	bne.w	80050fc <HAL_GPIO_Init+0x10>
  }
}
 80053ce:	bf00      	nop
 80053d0:	371c      	adds	r7, #28
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40021000 	.word	0x40021000
 80053e0:	40010000 	.word	0x40010000
 80053e4:	48000400 	.word	0x48000400
 80053e8:	48000800 	.word	0x48000800
 80053ec:	48000c00 	.word	0x48000c00
 80053f0:	48001000 	.word	0x48001000
 80053f4:	48001400 	.word	0x48001400
 80053f8:	48001800 	.word	0x48001800
 80053fc:	40010400 	.word	0x40010400

08005400 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	460b      	mov	r3, r1
 800540a:	807b      	strh	r3, [r7, #2]
 800540c:	4613      	mov	r3, r2
 800540e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005410:	787b      	ldrb	r3, [r7, #1]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005416:	887a      	ldrh	r2, [r7, #2]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800541c:	e002      	b.n	8005424 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800541e:	887a      	ldrh	r2, [r7, #2]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8005436:	af00      	add	r7, sp, #0
 8005438:	1d3b      	adds	r3, r7, #4
 800543a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800543c:	1d3b      	adds	r3, r7, #4
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d102      	bne.n	800544a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	f000 bf01 	b.w	800624c <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800544a:	1d3b      	adds	r3, r7, #4
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 8160 	beq.w	800571a <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800545a:	4bae      	ldr	r3, [pc, #696]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	f003 030c 	and.w	r3, r3, #12
 8005462:	2b04      	cmp	r3, #4
 8005464:	d00c      	beq.n	8005480 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005466:	4bab      	ldr	r3, [pc, #684]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f003 030c 	and.w	r3, r3, #12
 800546e:	2b08      	cmp	r3, #8
 8005470:	d159      	bne.n	8005526 <HAL_RCC_OscConfig+0xf6>
 8005472:	4ba8      	ldr	r3, [pc, #672]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800547a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800547e:	d152      	bne.n	8005526 <HAL_RCC_OscConfig+0xf6>
 8005480:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005484:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005488:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800548c:	fa93 f3a3 	rbit	r3, r3
 8005490:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005494:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005498:	fab3 f383 	clz	r3, r3
 800549c:	b2db      	uxtb	r3, r3
 800549e:	095b      	lsrs	r3, r3, #5
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	f043 0301 	orr.w	r3, r3, #1
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d102      	bne.n	80054b2 <HAL_RCC_OscConfig+0x82>
 80054ac:	4b99      	ldr	r3, [pc, #612]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	e015      	b.n	80054de <HAL_RCC_OscConfig+0xae>
 80054b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054b6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054ba:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80054be:	fa93 f3a3 	rbit	r3, r3
 80054c2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80054c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054ca:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80054ce:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80054d2:	fa93 f3a3 	rbit	r3, r3
 80054d6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80054da:	4b8e      	ldr	r3, [pc, #568]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 80054dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80054e2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80054e6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80054ea:	fa92 f2a2 	rbit	r2, r2
 80054ee:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80054f2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80054f6:	fab2 f282 	clz	r2, r2
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	f042 0220 	orr.w	r2, r2, #32
 8005500:	b2d2      	uxtb	r2, r2
 8005502:	f002 021f 	and.w	r2, r2, #31
 8005506:	2101      	movs	r1, #1
 8005508:	fa01 f202 	lsl.w	r2, r1, r2
 800550c:	4013      	ands	r3, r2
 800550e:	2b00      	cmp	r3, #0
 8005510:	f000 8102 	beq.w	8005718 <HAL_RCC_OscConfig+0x2e8>
 8005514:	1d3b      	adds	r3, r7, #4
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	f040 80fc 	bne.w	8005718 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	f000 be93 	b.w	800624c <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005526:	1d3b      	adds	r3, r7, #4
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005530:	d106      	bne.n	8005540 <HAL_RCC_OscConfig+0x110>
 8005532:	4b78      	ldr	r3, [pc, #480]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a77      	ldr	r2, [pc, #476]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005538:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800553c:	6013      	str	r3, [r2, #0]
 800553e:	e030      	b.n	80055a2 <HAL_RCC_OscConfig+0x172>
 8005540:	1d3b      	adds	r3, r7, #4
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d10c      	bne.n	8005564 <HAL_RCC_OscConfig+0x134>
 800554a:	4b72      	ldr	r3, [pc, #456]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a71      	ldr	r2, [pc, #452]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005550:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005554:	6013      	str	r3, [r2, #0]
 8005556:	4b6f      	ldr	r3, [pc, #444]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a6e      	ldr	r2, [pc, #440]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 800555c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005560:	6013      	str	r3, [r2, #0]
 8005562:	e01e      	b.n	80055a2 <HAL_RCC_OscConfig+0x172>
 8005564:	1d3b      	adds	r3, r7, #4
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800556e:	d10c      	bne.n	800558a <HAL_RCC_OscConfig+0x15a>
 8005570:	4b68      	ldr	r3, [pc, #416]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	4a67      	ldr	r2, [pc, #412]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005576:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800557a:	6013      	str	r3, [r2, #0]
 800557c:	4b65      	ldr	r3, [pc, #404]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a64      	ldr	r2, [pc, #400]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005586:	6013      	str	r3, [r2, #0]
 8005588:	e00b      	b.n	80055a2 <HAL_RCC_OscConfig+0x172>
 800558a:	4b62      	ldr	r3, [pc, #392]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a61      	ldr	r2, [pc, #388]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005590:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005594:	6013      	str	r3, [r2, #0]
 8005596:	4b5f      	ldr	r3, [pc, #380]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a5e      	ldr	r2, [pc, #376]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 800559c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055a0:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055a2:	1d3b      	adds	r3, r7, #4
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d059      	beq.n	8005660 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055ac:	f7fd f904 	bl	80027b8 <HAL_GetTick>
 80055b0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055b4:	e00a      	b.n	80055cc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055b6:	f7fd f8ff 	bl	80027b8 <HAL_GetTick>
 80055ba:	4602      	mov	r2, r0
 80055bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	2b64      	cmp	r3, #100	; 0x64
 80055c4:	d902      	bls.n	80055cc <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	f000 be40 	b.w	800624c <HAL_RCC_OscConfig+0xe1c>
 80055cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055d0:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055d4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80055d8:	fa93 f3a3 	rbit	r3, r3
 80055dc:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80055e0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055e4:	fab3 f383 	clz	r3, r3
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	f043 0301 	orr.w	r3, r3, #1
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d102      	bne.n	80055fe <HAL_RCC_OscConfig+0x1ce>
 80055f8:	4b46      	ldr	r3, [pc, #280]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	e015      	b.n	800562a <HAL_RCC_OscConfig+0x1fa>
 80055fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005602:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005606:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800560a:	fa93 f3a3 	rbit	r3, r3
 800560e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8005612:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005616:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800561a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800561e:	fa93 f3a3 	rbit	r3, r3
 8005622:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005626:	4b3b      	ldr	r3, [pc, #236]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 8005628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800562a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800562e:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8005632:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8005636:	fa92 f2a2 	rbit	r2, r2
 800563a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800563e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005642:	fab2 f282 	clz	r2, r2
 8005646:	b2d2      	uxtb	r2, r2
 8005648:	f042 0220 	orr.w	r2, r2, #32
 800564c:	b2d2      	uxtb	r2, r2
 800564e:	f002 021f 	and.w	r2, r2, #31
 8005652:	2101      	movs	r1, #1
 8005654:	fa01 f202 	lsl.w	r2, r1, r2
 8005658:	4013      	ands	r3, r2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d0ab      	beq.n	80055b6 <HAL_RCC_OscConfig+0x186>
 800565e:	e05c      	b.n	800571a <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005660:	f7fd f8aa 	bl	80027b8 <HAL_GetTick>
 8005664:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005668:	e00a      	b.n	8005680 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800566a:	f7fd f8a5 	bl	80027b8 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	2b64      	cmp	r3, #100	; 0x64
 8005678:	d902      	bls.n	8005680 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 800567a:	2303      	movs	r3, #3
 800567c:	f000 bde6 	b.w	800624c <HAL_RCC_OscConfig+0xe1c>
 8005680:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005684:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005688:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800568c:	fa93 f3a3 	rbit	r3, r3
 8005690:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8005694:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005698:	fab3 f383 	clz	r3, r3
 800569c:	b2db      	uxtb	r3, r3
 800569e:	095b      	lsrs	r3, r3, #5
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d102      	bne.n	80056b2 <HAL_RCC_OscConfig+0x282>
 80056ac:	4b19      	ldr	r3, [pc, #100]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	e015      	b.n	80056de <HAL_RCC_OscConfig+0x2ae>
 80056b2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056b6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ba:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80056be:	fa93 f3a3 	rbit	r3, r3
 80056c2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80056c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056ca:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80056ce:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80056d2:	fa93 f3a3 	rbit	r3, r3
 80056d6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80056da:	4b0e      	ldr	r3, [pc, #56]	; (8005714 <HAL_RCC_OscConfig+0x2e4>)
 80056dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056de:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056e2:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80056e6:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80056ea:	fa92 f2a2 	rbit	r2, r2
 80056ee:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80056f2:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80056f6:	fab2 f282 	clz	r2, r2
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	f042 0220 	orr.w	r2, r2, #32
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	f002 021f 	and.w	r2, r2, #31
 8005706:	2101      	movs	r1, #1
 8005708:	fa01 f202 	lsl.w	r2, r1, r2
 800570c:	4013      	ands	r3, r2
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1ab      	bne.n	800566a <HAL_RCC_OscConfig+0x23a>
 8005712:	e002      	b.n	800571a <HAL_RCC_OscConfig+0x2ea>
 8005714:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005718:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800571a:	1d3b      	adds	r3, r7, #4
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 8170 	beq.w	8005a0a <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800572a:	4bd0      	ldr	r3, [pc, #832]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f003 030c 	and.w	r3, r3, #12
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00c      	beq.n	8005750 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005736:	4bcd      	ldr	r3, [pc, #820]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f003 030c 	and.w	r3, r3, #12
 800573e:	2b08      	cmp	r3, #8
 8005740:	d16d      	bne.n	800581e <HAL_RCC_OscConfig+0x3ee>
 8005742:	4bca      	ldr	r3, [pc, #808]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 800574a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800574e:	d166      	bne.n	800581e <HAL_RCC_OscConfig+0x3ee>
 8005750:	2302      	movs	r3, #2
 8005752:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005756:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800575a:	fa93 f3a3 	rbit	r3, r3
 800575e:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8005762:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005766:	fab3 f383 	clz	r3, r3
 800576a:	b2db      	uxtb	r3, r3
 800576c:	095b      	lsrs	r3, r3, #5
 800576e:	b2db      	uxtb	r3, r3
 8005770:	f043 0301 	orr.w	r3, r3, #1
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b01      	cmp	r3, #1
 8005778:	d102      	bne.n	8005780 <HAL_RCC_OscConfig+0x350>
 800577a:	4bbc      	ldr	r3, [pc, #752]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	e013      	b.n	80057a8 <HAL_RCC_OscConfig+0x378>
 8005780:	2302      	movs	r3, #2
 8005782:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005786:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800578a:	fa93 f3a3 	rbit	r3, r3
 800578e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8005792:	2302      	movs	r3, #2
 8005794:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005798:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 800579c:	fa93 f3a3 	rbit	r3, r3
 80057a0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80057a4:	4bb1      	ldr	r3, [pc, #708]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 80057a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a8:	2202      	movs	r2, #2
 80057aa:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80057ae:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80057b2:	fa92 f2a2 	rbit	r2, r2
 80057b6:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80057ba:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80057be:	fab2 f282 	clz	r2, r2
 80057c2:	b2d2      	uxtb	r2, r2
 80057c4:	f042 0220 	orr.w	r2, r2, #32
 80057c8:	b2d2      	uxtb	r2, r2
 80057ca:	f002 021f 	and.w	r2, r2, #31
 80057ce:	2101      	movs	r1, #1
 80057d0:	fa01 f202 	lsl.w	r2, r1, r2
 80057d4:	4013      	ands	r3, r2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d007      	beq.n	80057ea <HAL_RCC_OscConfig+0x3ba>
 80057da:	1d3b      	adds	r3, r7, #4
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d002      	beq.n	80057ea <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 80057e4:	2301      	movs	r3, #1
 80057e6:	f000 bd31 	b.w	800624c <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ea:	4ba0      	ldr	r3, [pc, #640]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057f2:	1d3b      	adds	r3, r7, #4
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	21f8      	movs	r1, #248	; 0xf8
 80057fa:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057fe:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8005802:	fa91 f1a1 	rbit	r1, r1
 8005806:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800580a:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800580e:	fab1 f181 	clz	r1, r1
 8005812:	b2c9      	uxtb	r1, r1
 8005814:	408b      	lsls	r3, r1
 8005816:	4995      	ldr	r1, [pc, #596]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 8005818:	4313      	orrs	r3, r2
 800581a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800581c:	e0f5      	b.n	8005a0a <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800581e:	1d3b      	adds	r3, r7, #4
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	2b00      	cmp	r3, #0
 8005826:	f000 8085 	beq.w	8005934 <HAL_RCC_OscConfig+0x504>
 800582a:	2301      	movs	r3, #1
 800582c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005830:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8005834:	fa93 f3a3 	rbit	r3, r3
 8005838:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800583c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005840:	fab3 f383 	clz	r3, r3
 8005844:	b2db      	uxtb	r3, r3
 8005846:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800584a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	461a      	mov	r2, r3
 8005852:	2301      	movs	r3, #1
 8005854:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005856:	f7fc ffaf 	bl	80027b8 <HAL_GetTick>
 800585a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800585e:	e00a      	b.n	8005876 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005860:	f7fc ffaa 	bl	80027b8 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d902      	bls.n	8005876 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	f000 bceb 	b.w	800624c <HAL_RCC_OscConfig+0xe1c>
 8005876:	2302      	movs	r3, #2
 8005878:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800587c:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8005880:	fa93 f3a3 	rbit	r3, r3
 8005884:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8005888:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800588c:	fab3 f383 	clz	r3, r3
 8005890:	b2db      	uxtb	r3, r3
 8005892:	095b      	lsrs	r3, r3, #5
 8005894:	b2db      	uxtb	r3, r3
 8005896:	f043 0301 	orr.w	r3, r3, #1
 800589a:	b2db      	uxtb	r3, r3
 800589c:	2b01      	cmp	r3, #1
 800589e:	d102      	bne.n	80058a6 <HAL_RCC_OscConfig+0x476>
 80058a0:	4b72      	ldr	r3, [pc, #456]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	e013      	b.n	80058ce <HAL_RCC_OscConfig+0x49e>
 80058a6:	2302      	movs	r3, #2
 80058a8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ac:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80058b0:	fa93 f3a3 	rbit	r3, r3
 80058b4:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80058b8:	2302      	movs	r3, #2
 80058ba:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80058be:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80058c2:	fa93 f3a3 	rbit	r3, r3
 80058c6:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80058ca:	4b68      	ldr	r3, [pc, #416]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 80058cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ce:	2202      	movs	r2, #2
 80058d0:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80058d4:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80058d8:	fa92 f2a2 	rbit	r2, r2
 80058dc:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80058e0:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80058e4:	fab2 f282 	clz	r2, r2
 80058e8:	b2d2      	uxtb	r2, r2
 80058ea:	f042 0220 	orr.w	r2, r2, #32
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	f002 021f 	and.w	r2, r2, #31
 80058f4:	2101      	movs	r1, #1
 80058f6:	fa01 f202 	lsl.w	r2, r1, r2
 80058fa:	4013      	ands	r3, r2
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0af      	beq.n	8005860 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005900:	4b5a      	ldr	r3, [pc, #360]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005908:	1d3b      	adds	r3, r7, #4
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	691b      	ldr	r3, [r3, #16]
 800590e:	21f8      	movs	r1, #248	; 0xf8
 8005910:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005914:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8005918:	fa91 f1a1 	rbit	r1, r1
 800591c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8005920:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005924:	fab1 f181 	clz	r1, r1
 8005928:	b2c9      	uxtb	r1, r1
 800592a:	408b      	lsls	r3, r1
 800592c:	494f      	ldr	r1, [pc, #316]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 800592e:	4313      	orrs	r3, r2
 8005930:	600b      	str	r3, [r1, #0]
 8005932:	e06a      	b.n	8005a0a <HAL_RCC_OscConfig+0x5da>
 8005934:	2301      	movs	r3, #1
 8005936:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800593a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800593e:	fa93 f3a3 	rbit	r3, r3
 8005942:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8005946:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800594a:	fab3 f383 	clz	r3, r3
 800594e:	b2db      	uxtb	r3, r3
 8005950:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005954:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	461a      	mov	r2, r3
 800595c:	2300      	movs	r3, #0
 800595e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005960:	f7fc ff2a 	bl	80027b8 <HAL_GetTick>
 8005964:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005968:	e00a      	b.n	8005980 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800596a:	f7fc ff25 	bl	80027b8 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005974:	1ad3      	subs	r3, r2, r3
 8005976:	2b02      	cmp	r3, #2
 8005978:	d902      	bls.n	8005980 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800597a:	2303      	movs	r3, #3
 800597c:	f000 bc66 	b.w	800624c <HAL_RCC_OscConfig+0xe1c>
 8005980:	2302      	movs	r3, #2
 8005982:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005986:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800598a:	fa93 f3a3 	rbit	r3, r3
 800598e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8005992:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005996:	fab3 f383 	clz	r3, r3
 800599a:	b2db      	uxtb	r3, r3
 800599c:	095b      	lsrs	r3, r3, #5
 800599e:	b2db      	uxtb	r3, r3
 80059a0:	f043 0301 	orr.w	r3, r3, #1
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d102      	bne.n	80059b0 <HAL_RCC_OscConfig+0x580>
 80059aa:	4b30      	ldr	r3, [pc, #192]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	e013      	b.n	80059d8 <HAL_RCC_OscConfig+0x5a8>
 80059b0:	2302      	movs	r3, #2
 80059b2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80059ba:	fa93 f3a3 	rbit	r3, r3
 80059be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80059c2:	2302      	movs	r3, #2
 80059c4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80059c8:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80059cc:	fa93 f3a3 	rbit	r3, r3
 80059d0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80059d4:	4b25      	ldr	r3, [pc, #148]	; (8005a6c <HAL_RCC_OscConfig+0x63c>)
 80059d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059d8:	2202      	movs	r2, #2
 80059da:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80059de:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80059e2:	fa92 f2a2 	rbit	r2, r2
 80059e6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80059ea:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80059ee:	fab2 f282 	clz	r2, r2
 80059f2:	b2d2      	uxtb	r2, r2
 80059f4:	f042 0220 	orr.w	r2, r2, #32
 80059f8:	b2d2      	uxtb	r2, r2
 80059fa:	f002 021f 	and.w	r2, r2, #31
 80059fe:	2101      	movs	r1, #1
 8005a00:	fa01 f202 	lsl.w	r2, r1, r2
 8005a04:	4013      	ands	r3, r2
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d1af      	bne.n	800596a <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a0a:	1d3b      	adds	r3, r7, #4
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0308 	and.w	r3, r3, #8
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 80da 	beq.w	8005bce <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a1a:	1d3b      	adds	r3, r7, #4
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	695b      	ldr	r3, [r3, #20]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d069      	beq.n	8005af8 <HAL_RCC_OscConfig+0x6c8>
 8005a24:	2301      	movs	r3, #1
 8005a26:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8005a2e:	fa93 f3a3 	rbit	r3, r3
 8005a32:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8005a36:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a3a:	fab3 f383 	clz	r3, r3
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	461a      	mov	r2, r3
 8005a42:	4b0b      	ldr	r3, [pc, #44]	; (8005a70 <HAL_RCC_OscConfig+0x640>)
 8005a44:	4413      	add	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	461a      	mov	r2, r3
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a4e:	f7fc feb3 	bl	80027b8 <HAL_GetTick>
 8005a52:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a56:	e00d      	b.n	8005a74 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a58:	f7fc feae 	bl	80027b8 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d905      	bls.n	8005a74 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e3ef      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
 8005a6c:	40021000 	.word	0x40021000
 8005a70:	10908120 	.word	0x10908120
 8005a74:	2302      	movs	r3, #2
 8005a76:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005a7e:	fa93 f2a3 	rbit	r2, r3
 8005a82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8005a86:	601a      	str	r2, [r3, #0]
 8005a88:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005a8c:	2202      	movs	r2, #2
 8005a8e:	601a      	str	r2, [r3, #0]
 8005a90:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	fa93 f2a3 	rbit	r2, r3
 8005a9a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005aa4:	2202      	movs	r2, #2
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	fa93 f2a3 	rbit	r2, r3
 8005ab2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005ab6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ab8:	4ba4      	ldr	r3, [pc, #656]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005aba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005abc:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005ac0:	2102      	movs	r1, #2
 8005ac2:	6019      	str	r1, [r3, #0]
 8005ac4:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	fa93 f1a3 	rbit	r1, r3
 8005ace:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005ad2:	6019      	str	r1, [r3, #0]
  return result;
 8005ad4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	fab3 f383 	clz	r3, r3
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005ae4:	b2db      	uxtb	r3, r3
 8005ae6:	f003 031f 	and.w	r3, r3, #31
 8005aea:	2101      	movs	r1, #1
 8005aec:	fa01 f303 	lsl.w	r3, r1, r3
 8005af0:	4013      	ands	r3, r2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0b0      	beq.n	8005a58 <HAL_RCC_OscConfig+0x628>
 8005af6:	e06a      	b.n	8005bce <HAL_RCC_OscConfig+0x79e>
 8005af8:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005afc:	2201      	movs	r2, #1
 8005afe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b00:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	fa93 f2a3 	rbit	r2, r3
 8005b0a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005b0e:	601a      	str	r2, [r3, #0]
  return result;
 8005b10:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005b14:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b16:	fab3 f383 	clz	r3, r3
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	4b8c      	ldr	r3, [pc, #560]	; (8005d50 <HAL_RCC_OscConfig+0x920>)
 8005b20:	4413      	add	r3, r2
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	461a      	mov	r2, r3
 8005b26:	2300      	movs	r3, #0
 8005b28:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b2a:	f7fc fe45 	bl	80027b8 <HAL_GetTick>
 8005b2e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b32:	e009      	b.n	8005b48 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b34:	f7fc fe40 	bl	80027b8 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005b3e:	1ad3      	subs	r3, r2, r3
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d901      	bls.n	8005b48 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8005b44:	2303      	movs	r3, #3
 8005b46:	e381      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
 8005b48:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005b4c:	2202      	movs	r2, #2
 8005b4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b50:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	fa93 f2a3 	rbit	r2, r3
 8005b5a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005b5e:	601a      	str	r2, [r3, #0]
 8005b60:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005b64:	2202      	movs	r2, #2
 8005b66:	601a      	str	r2, [r3, #0]
 8005b68:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	fa93 f2a3 	rbit	r2, r3
 8005b72:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005b76:	601a      	str	r2, [r3, #0]
 8005b78:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005b7c:	2202      	movs	r2, #2
 8005b7e:	601a      	str	r2, [r3, #0]
 8005b80:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	fa93 f2a3 	rbit	r2, r3
 8005b8a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005b8e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b90:	4b6e      	ldr	r3, [pc, #440]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005b92:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b94:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005b98:	2102      	movs	r1, #2
 8005b9a:	6019      	str	r1, [r3, #0]
 8005b9c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	fa93 f1a3 	rbit	r1, r3
 8005ba6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005baa:	6019      	str	r1, [r3, #0]
  return result;
 8005bac:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	fab3 f383 	clz	r3, r3
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	f003 031f 	and.w	r3, r3, #31
 8005bc2:	2101      	movs	r1, #1
 8005bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc8:	4013      	ands	r3, r2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d1b2      	bne.n	8005b34 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bce:	1d3b      	adds	r3, r7, #4
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f003 0304 	and.w	r3, r3, #4
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	f000 8157 	beq.w	8005e8c <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bde:	2300      	movs	r3, #0
 8005be0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005be4:	4b59      	ldr	r3, [pc, #356]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005be6:	69db      	ldr	r3, [r3, #28]
 8005be8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d112      	bne.n	8005c16 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bf0:	4b56      	ldr	r3, [pc, #344]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005bf2:	69db      	ldr	r3, [r3, #28]
 8005bf4:	4a55      	ldr	r2, [pc, #340]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005bf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bfa:	61d3      	str	r3, [r2, #28]
 8005bfc:	4b53      	ldr	r3, [pc, #332]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005c04:	f107 030c 	add.w	r3, r7, #12
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	f107 030c 	add.w	r3, r7, #12
 8005c0e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005c10:	2301      	movs	r3, #1
 8005c12:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c16:	4b4f      	ldr	r3, [pc, #316]	; (8005d54 <HAL_RCC_OscConfig+0x924>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d11a      	bne.n	8005c58 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c22:	4b4c      	ldr	r3, [pc, #304]	; (8005d54 <HAL_RCC_OscConfig+0x924>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a4b      	ldr	r2, [pc, #300]	; (8005d54 <HAL_RCC_OscConfig+0x924>)
 8005c28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c2c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c2e:	f7fc fdc3 	bl	80027b8 <HAL_GetTick>
 8005c32:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c36:	e009      	b.n	8005c4c <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c38:	f7fc fdbe 	bl	80027b8 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b64      	cmp	r3, #100	; 0x64
 8005c46:	d901      	bls.n	8005c4c <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e2ff      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c4c:	4b41      	ldr	r3, [pc, #260]	; (8005d54 <HAL_RCC_OscConfig+0x924>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0ef      	beq.n	8005c38 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c58:	1d3b      	adds	r3, r7, #4
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d106      	bne.n	8005c70 <HAL_RCC_OscConfig+0x840>
 8005c62:	4b3a      	ldr	r3, [pc, #232]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	4a39      	ldr	r2, [pc, #228]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005c68:	f043 0301 	orr.w	r3, r3, #1
 8005c6c:	6213      	str	r3, [r2, #32]
 8005c6e:	e02f      	b.n	8005cd0 <HAL_RCC_OscConfig+0x8a0>
 8005c70:	1d3b      	adds	r3, r7, #4
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d10c      	bne.n	8005c94 <HAL_RCC_OscConfig+0x864>
 8005c7a:	4b34      	ldr	r3, [pc, #208]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	4a33      	ldr	r2, [pc, #204]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005c80:	f023 0301 	bic.w	r3, r3, #1
 8005c84:	6213      	str	r3, [r2, #32]
 8005c86:	4b31      	ldr	r3, [pc, #196]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	4a30      	ldr	r2, [pc, #192]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005c8c:	f023 0304 	bic.w	r3, r3, #4
 8005c90:	6213      	str	r3, [r2, #32]
 8005c92:	e01d      	b.n	8005cd0 <HAL_RCC_OscConfig+0x8a0>
 8005c94:	1d3b      	adds	r3, r7, #4
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	2b05      	cmp	r3, #5
 8005c9c:	d10c      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x888>
 8005c9e:	4b2b      	ldr	r3, [pc, #172]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	4a2a      	ldr	r2, [pc, #168]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005ca4:	f043 0304 	orr.w	r3, r3, #4
 8005ca8:	6213      	str	r3, [r2, #32]
 8005caa:	4b28      	ldr	r3, [pc, #160]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005cac:	6a1b      	ldr	r3, [r3, #32]
 8005cae:	4a27      	ldr	r2, [pc, #156]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005cb0:	f043 0301 	orr.w	r3, r3, #1
 8005cb4:	6213      	str	r3, [r2, #32]
 8005cb6:	e00b      	b.n	8005cd0 <HAL_RCC_OscConfig+0x8a0>
 8005cb8:	4b24      	ldr	r3, [pc, #144]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	4a23      	ldr	r2, [pc, #140]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005cbe:	f023 0301 	bic.w	r3, r3, #1
 8005cc2:	6213      	str	r3, [r2, #32]
 8005cc4:	4b21      	ldr	r3, [pc, #132]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005cc6:	6a1b      	ldr	r3, [r3, #32]
 8005cc8:	4a20      	ldr	r2, [pc, #128]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005cca:	f023 0304 	bic.w	r3, r3, #4
 8005cce:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cd0:	1d3b      	adds	r3, r7, #4
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d06a      	beq.n	8005db0 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cda:	f7fc fd6d 	bl	80027b8 <HAL_GetTick>
 8005cde:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce2:	e00b      	b.n	8005cfc <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ce4:	f7fc fd68 	bl	80027b8 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d901      	bls.n	8005cfc <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8005cf8:	2303      	movs	r3, #3
 8005cfa:	e2a7      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
 8005cfc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005d00:	2202      	movs	r2, #2
 8005d02:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d04:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	fa93 f2a3 	rbit	r2, r3
 8005d0e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005d12:	601a      	str	r2, [r3, #0]
 8005d14:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005d18:	2202      	movs	r2, #2
 8005d1a:	601a      	str	r2, [r3, #0]
 8005d1c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	fa93 f2a3 	rbit	r2, r3
 8005d26:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005d2a:	601a      	str	r2, [r3, #0]
  return result;
 8005d2c:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005d30:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d32:	fab3 f383 	clz	r3, r3
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	095b      	lsrs	r3, r3, #5
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	f043 0302 	orr.w	r3, r3, #2
 8005d40:	b2db      	uxtb	r3, r3
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d108      	bne.n	8005d58 <HAL_RCC_OscConfig+0x928>
 8005d46:	4b01      	ldr	r3, [pc, #4]	; (8005d4c <HAL_RCC_OscConfig+0x91c>)
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	e013      	b.n	8005d74 <HAL_RCC_OscConfig+0x944>
 8005d4c:	40021000 	.word	0x40021000
 8005d50:	10908120 	.word	0x10908120
 8005d54:	40007000 	.word	0x40007000
 8005d58:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005d5c:	2202      	movs	r2, #2
 8005d5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d60:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	fa93 f2a3 	rbit	r2, r3
 8005d6a:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	4bc0      	ldr	r3, [pc, #768]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d74:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005d78:	2102      	movs	r1, #2
 8005d7a:	6011      	str	r1, [r2, #0]
 8005d7c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8005d80:	6812      	ldr	r2, [r2, #0]
 8005d82:	fa92 f1a2 	rbit	r1, r2
 8005d86:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005d8a:	6011      	str	r1, [r2, #0]
  return result;
 8005d8c:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005d90:	6812      	ldr	r2, [r2, #0]
 8005d92:	fab2 f282 	clz	r2, r2
 8005d96:	b2d2      	uxtb	r2, r2
 8005d98:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d9c:	b2d2      	uxtb	r2, r2
 8005d9e:	f002 021f 	and.w	r2, r2, #31
 8005da2:	2101      	movs	r1, #1
 8005da4:	fa01 f202 	lsl.w	r2, r1, r2
 8005da8:	4013      	ands	r3, r2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d09a      	beq.n	8005ce4 <HAL_RCC_OscConfig+0x8b4>
 8005dae:	e063      	b.n	8005e78 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005db0:	f7fc fd02 	bl	80027b8 <HAL_GetTick>
 8005db4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005db8:	e00b      	b.n	8005dd2 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dba:	f7fc fcfd 	bl	80027b8 <HAL_GetTick>
 8005dbe:	4602      	mov	r2, r0
 8005dc0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d901      	bls.n	8005dd2 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8005dce:	2303      	movs	r3, #3
 8005dd0:	e23c      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
 8005dd2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dda:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	fa93 f2a3 	rbit	r2, r3
 8005de4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005de8:	601a      	str	r2, [r3, #0]
 8005dea:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005dee:	2202      	movs	r2, #2
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	fa93 f2a3 	rbit	r2, r3
 8005dfc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005e00:	601a      	str	r2, [r3, #0]
  return result;
 8005e02:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005e06:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e08:	fab3 f383 	clz	r3, r3
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	095b      	lsrs	r3, r3, #5
 8005e10:	b2db      	uxtb	r3, r3
 8005e12:	f043 0302 	orr.w	r3, r3, #2
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d102      	bne.n	8005e22 <HAL_RCC_OscConfig+0x9f2>
 8005e1c:	4b95      	ldr	r3, [pc, #596]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005e1e:	6a1b      	ldr	r3, [r3, #32]
 8005e20:	e00d      	b.n	8005e3e <HAL_RCC_OscConfig+0xa0e>
 8005e22:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005e26:	2202      	movs	r2, #2
 8005e28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e2a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	fa93 f2a3 	rbit	r2, r3
 8005e34:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005e38:	601a      	str	r2, [r3, #0]
 8005e3a:	4b8e      	ldr	r3, [pc, #568]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e3e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005e42:	2102      	movs	r1, #2
 8005e44:	6011      	str	r1, [r2, #0]
 8005e46:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8005e4a:	6812      	ldr	r2, [r2, #0]
 8005e4c:	fa92 f1a2 	rbit	r1, r2
 8005e50:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005e54:	6011      	str	r1, [r2, #0]
  return result;
 8005e56:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005e5a:	6812      	ldr	r2, [r2, #0]
 8005e5c:	fab2 f282 	clz	r2, r2
 8005e60:	b2d2      	uxtb	r2, r2
 8005e62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	f002 021f 	and.w	r2, r2, #31
 8005e6c:	2101      	movs	r1, #1
 8005e6e:	fa01 f202 	lsl.w	r2, r1, r2
 8005e72:	4013      	ands	r3, r2
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1a0      	bne.n	8005dba <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e78:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d105      	bne.n	8005e8c <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e80:	4b7c      	ldr	r3, [pc, #496]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	4a7b      	ldr	r2, [pc, #492]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005e86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e8a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e8c:	1d3b      	adds	r3, r7, #4
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	699b      	ldr	r3, [r3, #24]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f000 81d9 	beq.w	800624a <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e98:	4b76      	ldr	r3, [pc, #472]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f003 030c 	and.w	r3, r3, #12
 8005ea0:	2b08      	cmp	r3, #8
 8005ea2:	f000 81a6 	beq.w	80061f2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ea6:	1d3b      	adds	r3, r7, #4
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	699b      	ldr	r3, [r3, #24]
 8005eac:	2b02      	cmp	r3, #2
 8005eae:	f040 811e 	bne.w	80060ee <HAL_RCC_OscConfig+0xcbe>
 8005eb2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005eb6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005eba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ebc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	fa93 f2a3 	rbit	r2, r3
 8005ec6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005eca:	601a      	str	r2, [r3, #0]
  return result;
 8005ecc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005ed0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ed2:	fab3 f383 	clz	r3, r3
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005edc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	461a      	mov	r2, r3
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee8:	f7fc fc66 	bl	80027b8 <HAL_GetTick>
 8005eec:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ef0:	e009      	b.n	8005f06 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ef2:	f7fc fc61 	bl	80027b8 <HAL_GetTick>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d901      	bls.n	8005f06 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e1a2      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
 8005f06:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005f0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f10:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	fa93 f2a3 	rbit	r2, r3
 8005f1a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005f1e:	601a      	str	r2, [r3, #0]
  return result;
 8005f20:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005f24:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f26:	fab3 f383 	clz	r3, r3
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	095b      	lsrs	r3, r3, #5
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	f043 0301 	orr.w	r3, r3, #1
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d102      	bne.n	8005f40 <HAL_RCC_OscConfig+0xb10>
 8005f3a:	4b4e      	ldr	r3, [pc, #312]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	e01b      	b.n	8005f78 <HAL_RCC_OscConfig+0xb48>
 8005f40:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005f44:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f4a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	fa93 f2a3 	rbit	r2, r3
 8005f54:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005f58:	601a      	str	r2, [r3, #0]
 8005f5a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005f5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	fa93 f2a3 	rbit	r2, r3
 8005f6e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005f72:	601a      	str	r2, [r3, #0]
 8005f74:	4b3f      	ldr	r3, [pc, #252]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f78:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005f7c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005f80:	6011      	str	r1, [r2, #0]
 8005f82:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8005f86:	6812      	ldr	r2, [r2, #0]
 8005f88:	fa92 f1a2 	rbit	r1, r2
 8005f8c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005f90:	6011      	str	r1, [r2, #0]
  return result;
 8005f92:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005f96:	6812      	ldr	r2, [r2, #0]
 8005f98:	fab2 f282 	clz	r2, r2
 8005f9c:	b2d2      	uxtb	r2, r2
 8005f9e:	f042 0220 	orr.w	r2, r2, #32
 8005fa2:	b2d2      	uxtb	r2, r2
 8005fa4:	f002 021f 	and.w	r2, r2, #31
 8005fa8:	2101      	movs	r1, #1
 8005faa:	fa01 f202 	lsl.w	r2, r1, r2
 8005fae:	4013      	ands	r3, r2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d19e      	bne.n	8005ef2 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fb4:	4b2f      	ldr	r3, [pc, #188]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb8:	f023 020f 	bic.w	r2, r3, #15
 8005fbc:	1d3b      	adds	r3, r7, #4
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc2:	492c      	ldr	r1, [pc, #176]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	62cb      	str	r3, [r1, #44]	; 0x2c
 8005fc8:	4b2a      	ldr	r3, [pc, #168]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8005fd0:	1d3b      	adds	r3, r7, #4
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	6a19      	ldr	r1, [r3, #32]
 8005fd6:	1d3b      	adds	r3, r7, #4
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	69db      	ldr	r3, [r3, #28]
 8005fdc:	430b      	orrs	r3, r1
 8005fde:	4925      	ldr	r1, [pc, #148]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	604b      	str	r3, [r1, #4]
 8005fe4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005fe8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005fec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fee:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	fa93 f2a3 	rbit	r2, r3
 8005ff8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005ffc:	601a      	str	r2, [r3, #0]
  return result;
 8005ffe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8006002:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006004:	fab3 f383 	clz	r3, r3
 8006008:	b2db      	uxtb	r3, r3
 800600a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800600e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	461a      	mov	r2, r3
 8006016:	2301      	movs	r3, #1
 8006018:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800601a:	f7fc fbcd 	bl	80027b8 <HAL_GetTick>
 800601e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006022:	e009      	b.n	8006038 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006024:	f7fc fbc8 	bl	80027b8 <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	2b02      	cmp	r3, #2
 8006032:	d901      	bls.n	8006038 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8006034:	2303      	movs	r3, #3
 8006036:	e109      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
 8006038:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800603c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006040:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006042:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	fa93 f2a3 	rbit	r2, r3
 800604c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006050:	601a      	str	r2, [r3, #0]
  return result;
 8006052:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006056:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006058:	fab3 f383 	clz	r3, r3
 800605c:	b2db      	uxtb	r3, r3
 800605e:	095b      	lsrs	r3, r3, #5
 8006060:	b2db      	uxtb	r3, r3
 8006062:	f043 0301 	orr.w	r3, r3, #1
 8006066:	b2db      	uxtb	r3, r3
 8006068:	2b01      	cmp	r3, #1
 800606a:	d105      	bne.n	8006078 <HAL_RCC_OscConfig+0xc48>
 800606c:	4b01      	ldr	r3, [pc, #4]	; (8006074 <HAL_RCC_OscConfig+0xc44>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	e01e      	b.n	80060b0 <HAL_RCC_OscConfig+0xc80>
 8006072:	bf00      	nop
 8006074:	40021000 	.word	0x40021000
 8006078:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800607c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006082:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	fa93 f2a3 	rbit	r2, r3
 800608c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006090:	601a      	str	r2, [r3, #0]
 8006092:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006096:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800609a:	601a      	str	r2, [r3, #0]
 800609c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	fa93 f2a3 	rbit	r2, r3
 80060a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	4b6a      	ldr	r3, [pc, #424]	; (8006258 <HAL_RCC_OscConfig+0xe28>)
 80060ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80060b4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80060b8:	6011      	str	r1, [r2, #0]
 80060ba:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80060be:	6812      	ldr	r2, [r2, #0]
 80060c0:	fa92 f1a2 	rbit	r1, r2
 80060c4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80060c8:	6011      	str	r1, [r2, #0]
  return result;
 80060ca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80060ce:	6812      	ldr	r2, [r2, #0]
 80060d0:	fab2 f282 	clz	r2, r2
 80060d4:	b2d2      	uxtb	r2, r2
 80060d6:	f042 0220 	orr.w	r2, r2, #32
 80060da:	b2d2      	uxtb	r2, r2
 80060dc:	f002 021f 	and.w	r2, r2, #31
 80060e0:	2101      	movs	r1, #1
 80060e2:	fa01 f202 	lsl.w	r2, r1, r2
 80060e6:	4013      	ands	r3, r2
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d09b      	beq.n	8006024 <HAL_RCC_OscConfig+0xbf4>
 80060ec:	e0ad      	b.n	800624a <HAL_RCC_OscConfig+0xe1a>
 80060ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80060f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80060f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	fa93 f2a3 	rbit	r2, r3
 8006102:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006106:	601a      	str	r2, [r3, #0]
  return result;
 8006108:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800610c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800610e:	fab3 f383 	clz	r3, r3
 8006112:	b2db      	uxtb	r3, r3
 8006114:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006118:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800611c:	009b      	lsls	r3, r3, #2
 800611e:	461a      	mov	r2, r3
 8006120:	2300      	movs	r3, #0
 8006122:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006124:	f7fc fb48 	bl	80027b8 <HAL_GetTick>
 8006128:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800612c:	e009      	b.n	8006142 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800612e:	f7fc fb43 	bl	80027b8 <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	2b02      	cmp	r3, #2
 800613c:	d901      	bls.n	8006142 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e084      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
 8006142:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006146:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800614a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800614c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	fa93 f2a3 	rbit	r2, r3
 8006156:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800615a:	601a      	str	r2, [r3, #0]
  return result;
 800615c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006160:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006162:	fab3 f383 	clz	r3, r3
 8006166:	b2db      	uxtb	r3, r3
 8006168:	095b      	lsrs	r3, r3, #5
 800616a:	b2db      	uxtb	r3, r3
 800616c:	f043 0301 	orr.w	r3, r3, #1
 8006170:	b2db      	uxtb	r3, r3
 8006172:	2b01      	cmp	r3, #1
 8006174:	d102      	bne.n	800617c <HAL_RCC_OscConfig+0xd4c>
 8006176:	4b38      	ldr	r3, [pc, #224]	; (8006258 <HAL_RCC_OscConfig+0xe28>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	e01b      	b.n	80061b4 <HAL_RCC_OscConfig+0xd84>
 800617c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006180:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006184:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006186:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	fa93 f2a3 	rbit	r2, r3
 8006190:	f107 0320 	add.w	r3, r7, #32
 8006194:	601a      	str	r2, [r3, #0]
 8006196:	f107 031c 	add.w	r3, r7, #28
 800619a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800619e:	601a      	str	r2, [r3, #0]
 80061a0:	f107 031c 	add.w	r3, r7, #28
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	fa93 f2a3 	rbit	r2, r3
 80061aa:	f107 0318 	add.w	r3, r7, #24
 80061ae:	601a      	str	r2, [r3, #0]
 80061b0:	4b29      	ldr	r3, [pc, #164]	; (8006258 <HAL_RCC_OscConfig+0xe28>)
 80061b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b4:	f107 0214 	add.w	r2, r7, #20
 80061b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80061bc:	6011      	str	r1, [r2, #0]
 80061be:	f107 0214 	add.w	r2, r7, #20
 80061c2:	6812      	ldr	r2, [r2, #0]
 80061c4:	fa92 f1a2 	rbit	r1, r2
 80061c8:	f107 0210 	add.w	r2, r7, #16
 80061cc:	6011      	str	r1, [r2, #0]
  return result;
 80061ce:	f107 0210 	add.w	r2, r7, #16
 80061d2:	6812      	ldr	r2, [r2, #0]
 80061d4:	fab2 f282 	clz	r2, r2
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	f042 0220 	orr.w	r2, r2, #32
 80061de:	b2d2      	uxtb	r2, r2
 80061e0:	f002 021f 	and.w	r2, r2, #31
 80061e4:	2101      	movs	r1, #1
 80061e6:	fa01 f202 	lsl.w	r2, r1, r2
 80061ea:	4013      	ands	r3, r2
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d19e      	bne.n	800612e <HAL_RCC_OscConfig+0xcfe>
 80061f0:	e02b      	b.n	800624a <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061f2:	1d3b      	adds	r3, r7, #4
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	699b      	ldr	r3, [r3, #24]
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d101      	bne.n	8006200 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e025      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006200:	4b15      	ldr	r3, [pc, #84]	; (8006258 <HAL_RCC_OscConfig+0xe28>)
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8006208:	4b13      	ldr	r3, [pc, #76]	; (8006258 <HAL_RCC_OscConfig+0xe28>)
 800620a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006210:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006214:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8006218:	1d3b      	adds	r3, r7, #4
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	69db      	ldr	r3, [r3, #28]
 800621e:	429a      	cmp	r2, r3
 8006220:	d111      	bne.n	8006246 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8006222:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006226:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800622a:	1d3b      	adds	r3, r7, #4
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006230:	429a      	cmp	r2, r3
 8006232:	d108      	bne.n	8006246 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8006234:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006238:	f003 020f 	and.w	r2, r3, #15
 800623c:	1d3b      	adds	r3, r7, #4
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8006242:	429a      	cmp	r2, r3
 8006244:	d001      	beq.n	800624a <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8006246:	2301      	movs	r3, #1
 8006248:	e000      	b.n	800624c <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	40021000 	.word	0x40021000

0800625c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b09e      	sub	sp, #120	; 0x78
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006266:	2300      	movs	r3, #0
 8006268:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d101      	bne.n	8006274 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e162      	b.n	800653a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006274:	4b90      	ldr	r3, [pc, #576]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f003 0307 	and.w	r3, r3, #7
 800627c:	683a      	ldr	r2, [r7, #0]
 800627e:	429a      	cmp	r2, r3
 8006280:	d910      	bls.n	80062a4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006282:	4b8d      	ldr	r3, [pc, #564]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f023 0207 	bic.w	r2, r3, #7
 800628a:	498b      	ldr	r1, [pc, #556]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	4313      	orrs	r3, r2
 8006290:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006292:	4b89      	ldr	r3, [pc, #548]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	683a      	ldr	r2, [r7, #0]
 800629c:	429a      	cmp	r2, r3
 800629e:	d001      	beq.n	80062a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e14a      	b.n	800653a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 0302 	and.w	r3, r3, #2
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d008      	beq.n	80062c2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062b0:	4b82      	ldr	r3, [pc, #520]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	497f      	ldr	r1, [pc, #508]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f003 0301 	and.w	r3, r3, #1
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 80dc 	beq.w	8006488 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d13c      	bne.n	8006352 <HAL_RCC_ClockConfig+0xf6>
 80062d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80062dc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80062e0:	fa93 f3a3 	rbit	r3, r3
 80062e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80062e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062e8:	fab3 f383 	clz	r3, r3
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	095b      	lsrs	r3, r3, #5
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	f043 0301 	orr.w	r3, r3, #1
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d102      	bne.n	8006302 <HAL_RCC_ClockConfig+0xa6>
 80062fc:	4b6f      	ldr	r3, [pc, #444]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	e00f      	b.n	8006322 <HAL_RCC_ClockConfig+0xc6>
 8006302:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006306:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006308:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800630a:	fa93 f3a3 	rbit	r3, r3
 800630e:	667b      	str	r3, [r7, #100]	; 0x64
 8006310:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006314:	663b      	str	r3, [r7, #96]	; 0x60
 8006316:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006318:	fa93 f3a3 	rbit	r3, r3
 800631c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800631e:	4b67      	ldr	r3, [pc, #412]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 8006320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006322:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006326:	65ba      	str	r2, [r7, #88]	; 0x58
 8006328:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800632a:	fa92 f2a2 	rbit	r2, r2
 800632e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8006330:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006332:	fab2 f282 	clz	r2, r2
 8006336:	b2d2      	uxtb	r2, r2
 8006338:	f042 0220 	orr.w	r2, r2, #32
 800633c:	b2d2      	uxtb	r2, r2
 800633e:	f002 021f 	and.w	r2, r2, #31
 8006342:	2101      	movs	r1, #1
 8006344:	fa01 f202 	lsl.w	r2, r1, r2
 8006348:	4013      	ands	r3, r2
 800634a:	2b00      	cmp	r3, #0
 800634c:	d17b      	bne.n	8006446 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800634e:	2301      	movs	r3, #1
 8006350:	e0f3      	b.n	800653a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	2b02      	cmp	r3, #2
 8006358:	d13c      	bne.n	80063d4 <HAL_RCC_ClockConfig+0x178>
 800635a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800635e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006360:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006362:	fa93 f3a3 	rbit	r3, r3
 8006366:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8006368:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800636a:	fab3 f383 	clz	r3, r3
 800636e:	b2db      	uxtb	r3, r3
 8006370:	095b      	lsrs	r3, r3, #5
 8006372:	b2db      	uxtb	r3, r3
 8006374:	f043 0301 	orr.w	r3, r3, #1
 8006378:	b2db      	uxtb	r3, r3
 800637a:	2b01      	cmp	r3, #1
 800637c:	d102      	bne.n	8006384 <HAL_RCC_ClockConfig+0x128>
 800637e:	4b4f      	ldr	r3, [pc, #316]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	e00f      	b.n	80063a4 <HAL_RCC_ClockConfig+0x148>
 8006384:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006388:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800638c:	fa93 f3a3 	rbit	r3, r3
 8006390:	647b      	str	r3, [r7, #68]	; 0x44
 8006392:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006396:	643b      	str	r3, [r7, #64]	; 0x40
 8006398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800639a:	fa93 f3a3 	rbit	r3, r3
 800639e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063a0:	4b46      	ldr	r3, [pc, #280]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 80063a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80063a8:	63ba      	str	r2, [r7, #56]	; 0x38
 80063aa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063ac:	fa92 f2a2 	rbit	r2, r2
 80063b0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80063b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80063b4:	fab2 f282 	clz	r2, r2
 80063b8:	b2d2      	uxtb	r2, r2
 80063ba:	f042 0220 	orr.w	r2, r2, #32
 80063be:	b2d2      	uxtb	r2, r2
 80063c0:	f002 021f 	and.w	r2, r2, #31
 80063c4:	2101      	movs	r1, #1
 80063c6:	fa01 f202 	lsl.w	r2, r1, r2
 80063ca:	4013      	ands	r3, r2
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d13a      	bne.n	8006446 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e0b2      	b.n	800653a <HAL_RCC_ClockConfig+0x2de>
 80063d4:	2302      	movs	r3, #2
 80063d6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063da:	fa93 f3a3 	rbit	r3, r3
 80063de:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80063e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063e2:	fab3 f383 	clz	r3, r3
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	095b      	lsrs	r3, r3, #5
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d102      	bne.n	80063fc <HAL_RCC_ClockConfig+0x1a0>
 80063f6:	4b31      	ldr	r3, [pc, #196]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	e00d      	b.n	8006418 <HAL_RCC_ClockConfig+0x1bc>
 80063fc:	2302      	movs	r3, #2
 80063fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006402:	fa93 f3a3 	rbit	r3, r3
 8006406:	627b      	str	r3, [r7, #36]	; 0x24
 8006408:	2302      	movs	r3, #2
 800640a:	623b      	str	r3, [r7, #32]
 800640c:	6a3b      	ldr	r3, [r7, #32]
 800640e:	fa93 f3a3 	rbit	r3, r3
 8006412:	61fb      	str	r3, [r7, #28]
 8006414:	4b29      	ldr	r3, [pc, #164]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 8006416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006418:	2202      	movs	r2, #2
 800641a:	61ba      	str	r2, [r7, #24]
 800641c:	69ba      	ldr	r2, [r7, #24]
 800641e:	fa92 f2a2 	rbit	r2, r2
 8006422:	617a      	str	r2, [r7, #20]
  return result;
 8006424:	697a      	ldr	r2, [r7, #20]
 8006426:	fab2 f282 	clz	r2, r2
 800642a:	b2d2      	uxtb	r2, r2
 800642c:	f042 0220 	orr.w	r2, r2, #32
 8006430:	b2d2      	uxtb	r2, r2
 8006432:	f002 021f 	and.w	r2, r2, #31
 8006436:	2101      	movs	r1, #1
 8006438:	fa01 f202 	lsl.w	r2, r1, r2
 800643c:	4013      	ands	r3, r2
 800643e:	2b00      	cmp	r3, #0
 8006440:	d101      	bne.n	8006446 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e079      	b.n	800653a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006446:	4b1d      	ldr	r3, [pc, #116]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f023 0203 	bic.w	r2, r3, #3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	491a      	ldr	r1, [pc, #104]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 8006454:	4313      	orrs	r3, r2
 8006456:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006458:	f7fc f9ae 	bl	80027b8 <HAL_GetTick>
 800645c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800645e:	e00a      	b.n	8006476 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006460:	f7fc f9aa 	bl	80027b8 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	f241 3288 	movw	r2, #5000	; 0x1388
 800646e:	4293      	cmp	r3, r2
 8006470:	d901      	bls.n	8006476 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	e061      	b.n	800653a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006476:	4b11      	ldr	r3, [pc, #68]	; (80064bc <HAL_RCC_ClockConfig+0x260>)
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	f003 020c 	and.w	r2, r3, #12
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	009b      	lsls	r3, r3, #2
 8006484:	429a      	cmp	r2, r3
 8006486:	d1eb      	bne.n	8006460 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006488:	4b0b      	ldr	r3, [pc, #44]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0307 	and.w	r3, r3, #7
 8006490:	683a      	ldr	r2, [r7, #0]
 8006492:	429a      	cmp	r2, r3
 8006494:	d214      	bcs.n	80064c0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006496:	4b08      	ldr	r3, [pc, #32]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f023 0207 	bic.w	r2, r3, #7
 800649e:	4906      	ldr	r1, [pc, #24]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a6:	4b04      	ldr	r3, [pc, #16]	; (80064b8 <HAL_RCC_ClockConfig+0x25c>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f003 0307 	and.w	r3, r3, #7
 80064ae:	683a      	ldr	r2, [r7, #0]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d005      	beq.n	80064c0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	e040      	b.n	800653a <HAL_RCC_ClockConfig+0x2de>
 80064b8:	40022000 	.word	0x40022000
 80064bc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d008      	beq.n	80064de <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80064cc:	4b1d      	ldr	r3, [pc, #116]	; (8006544 <HAL_RCC_ClockConfig+0x2e8>)
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	491a      	ldr	r1, [pc, #104]	; (8006544 <HAL_RCC_ClockConfig+0x2e8>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0308 	and.w	r3, r3, #8
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d009      	beq.n	80064fe <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064ea:	4b16      	ldr	r3, [pc, #88]	; (8006544 <HAL_RCC_ClockConfig+0x2e8>)
 80064ec:	685b      	ldr	r3, [r3, #4]
 80064ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	00db      	lsls	r3, r3, #3
 80064f8:	4912      	ldr	r1, [pc, #72]	; (8006544 <HAL_RCC_ClockConfig+0x2e8>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80064fe:	f000 f829 	bl	8006554 <HAL_RCC_GetSysClockFreq>
 8006502:	4601      	mov	r1, r0
 8006504:	4b0f      	ldr	r3, [pc, #60]	; (8006544 <HAL_RCC_ClockConfig+0x2e8>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800650c:	22f0      	movs	r2, #240	; 0xf0
 800650e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	fa92 f2a2 	rbit	r2, r2
 8006516:	60fa      	str	r2, [r7, #12]
  return result;
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	fab2 f282 	clz	r2, r2
 800651e:	b2d2      	uxtb	r2, r2
 8006520:	40d3      	lsrs	r3, r2
 8006522:	4a09      	ldr	r2, [pc, #36]	; (8006548 <HAL_RCC_ClockConfig+0x2ec>)
 8006524:	5cd3      	ldrb	r3, [r2, r3]
 8006526:	fa21 f303 	lsr.w	r3, r1, r3
 800652a:	4a08      	ldr	r2, [pc, #32]	; (800654c <HAL_RCC_ClockConfig+0x2f0>)
 800652c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800652e:	4b08      	ldr	r3, [pc, #32]	; (8006550 <HAL_RCC_ClockConfig+0x2f4>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4618      	mov	r0, r3
 8006534:	f7fc f8fc 	bl	8002730 <HAL_InitTick>
  
  return HAL_OK;
 8006538:	2300      	movs	r3, #0
}
 800653a:	4618      	mov	r0, r3
 800653c:	3778      	adds	r7, #120	; 0x78
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	40021000 	.word	0x40021000
 8006548:	0800b4c4 	.word	0x0800b4c4
 800654c:	20000a1c 	.word	0x20000a1c
 8006550:	20000a20 	.word	0x20000a20

08006554 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006554:	b480      	push	{r7}
 8006556:	b08b      	sub	sp, #44	; 0x2c
 8006558:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800655a:	2300      	movs	r3, #0
 800655c:	61fb      	str	r3, [r7, #28]
 800655e:	2300      	movs	r3, #0
 8006560:	61bb      	str	r3, [r7, #24]
 8006562:	2300      	movs	r3, #0
 8006564:	627b      	str	r3, [r7, #36]	; 0x24
 8006566:	2300      	movs	r3, #0
 8006568:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800656a:	2300      	movs	r3, #0
 800656c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800656e:	4b2a      	ldr	r3, [pc, #168]	; (8006618 <HAL_RCC_GetSysClockFreq+0xc4>)
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	f003 030c 	and.w	r3, r3, #12
 800657a:	2b04      	cmp	r3, #4
 800657c:	d002      	beq.n	8006584 <HAL_RCC_GetSysClockFreq+0x30>
 800657e:	2b08      	cmp	r3, #8
 8006580:	d003      	beq.n	800658a <HAL_RCC_GetSysClockFreq+0x36>
 8006582:	e03f      	b.n	8006604 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006584:	4b25      	ldr	r3, [pc, #148]	; (800661c <HAL_RCC_GetSysClockFreq+0xc8>)
 8006586:	623b      	str	r3, [r7, #32]
      break;
 8006588:	e03f      	b.n	800660a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800658a:	69fb      	ldr	r3, [r7, #28]
 800658c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006590:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006594:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006596:	68ba      	ldr	r2, [r7, #8]
 8006598:	fa92 f2a2 	rbit	r2, r2
 800659c:	607a      	str	r2, [r7, #4]
  return result;
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	fab2 f282 	clz	r2, r2
 80065a4:	b2d2      	uxtb	r2, r2
 80065a6:	40d3      	lsrs	r3, r2
 80065a8:	4a1d      	ldr	r2, [pc, #116]	; (8006620 <HAL_RCC_GetSysClockFreq+0xcc>)
 80065aa:	5cd3      	ldrb	r3, [r2, r3]
 80065ac:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80065ae:	4b1a      	ldr	r3, [pc, #104]	; (8006618 <HAL_RCC_GetSysClockFreq+0xc4>)
 80065b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b2:	f003 030f 	and.w	r3, r3, #15
 80065b6:	220f      	movs	r2, #15
 80065b8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ba:	693a      	ldr	r2, [r7, #16]
 80065bc:	fa92 f2a2 	rbit	r2, r2
 80065c0:	60fa      	str	r2, [r7, #12]
  return result;
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	fab2 f282 	clz	r2, r2
 80065c8:	b2d2      	uxtb	r2, r2
 80065ca:	40d3      	lsrs	r3, r2
 80065cc:	4a15      	ldr	r2, [pc, #84]	; (8006624 <HAL_RCC_GetSysClockFreq+0xd0>)
 80065ce:	5cd3      	ldrb	r3, [r2, r3]
 80065d0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80065d2:	69fb      	ldr	r3, [r7, #28]
 80065d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d008      	beq.n	80065ee <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80065dc:	4a0f      	ldr	r2, [pc, #60]	; (800661c <HAL_RCC_GetSysClockFreq+0xc8>)
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	fb02 f303 	mul.w	r3, r2, r3
 80065ea:	627b      	str	r3, [r7, #36]	; 0x24
 80065ec:	e007      	b.n	80065fe <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80065ee:	4a0b      	ldr	r2, [pc, #44]	; (800661c <HAL_RCC_GetSysClockFreq+0xc8>)
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	fb02 f303 	mul.w	r3, r2, r3
 80065fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80065fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006600:	623b      	str	r3, [r7, #32]
      break;
 8006602:	e002      	b.n	800660a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006604:	4b05      	ldr	r3, [pc, #20]	; (800661c <HAL_RCC_GetSysClockFreq+0xc8>)
 8006606:	623b      	str	r3, [r7, #32]
      break;
 8006608:	bf00      	nop
    }
  }
  return sysclockfreq;
 800660a:	6a3b      	ldr	r3, [r7, #32]
}
 800660c:	4618      	mov	r0, r3
 800660e:	372c      	adds	r7, #44	; 0x2c
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr
 8006618:	40021000 	.word	0x40021000
 800661c:	007a1200 	.word	0x007a1200
 8006620:	0800b4dc 	.word	0x0800b4dc
 8006624:	0800b4ec 	.word	0x0800b4ec

08006628 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006628:	b480      	push	{r7}
 800662a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800662c:	4b03      	ldr	r3, [pc, #12]	; (800663c <HAL_RCC_GetHCLKFreq+0x14>)
 800662e:	681b      	ldr	r3, [r3, #0]
}
 8006630:	4618      	mov	r0, r3
 8006632:	46bd      	mov	sp, r7
 8006634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	20000a1c 	.word	0x20000a1c

08006640 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006646:	f7ff ffef 	bl	8006628 <HAL_RCC_GetHCLKFreq>
 800664a:	4601      	mov	r1, r0
 800664c:	4b0b      	ldr	r3, [pc, #44]	; (800667c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006654:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006658:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	fa92 f2a2 	rbit	r2, r2
 8006660:	603a      	str	r2, [r7, #0]
  return result;
 8006662:	683a      	ldr	r2, [r7, #0]
 8006664:	fab2 f282 	clz	r2, r2
 8006668:	b2d2      	uxtb	r2, r2
 800666a:	40d3      	lsrs	r3, r2
 800666c:	4a04      	ldr	r2, [pc, #16]	; (8006680 <HAL_RCC_GetPCLK1Freq+0x40>)
 800666e:	5cd3      	ldrb	r3, [r2, r3]
 8006670:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006674:	4618      	mov	r0, r3
 8006676:	3708      	adds	r7, #8
 8006678:	46bd      	mov	sp, r7
 800667a:	bd80      	pop	{r7, pc}
 800667c:	40021000 	.word	0x40021000
 8006680:	0800b4d4 	.word	0x0800b4d4

08006684 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800668a:	f7ff ffcd 	bl	8006628 <HAL_RCC_GetHCLKFreq>
 800668e:	4601      	mov	r1, r0
 8006690:	4b0b      	ldr	r3, [pc, #44]	; (80066c0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8006698:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800669c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	fa92 f2a2 	rbit	r2, r2
 80066a4:	603a      	str	r2, [r7, #0]
  return result;
 80066a6:	683a      	ldr	r2, [r7, #0]
 80066a8:	fab2 f282 	clz	r2, r2
 80066ac:	b2d2      	uxtb	r2, r2
 80066ae:	40d3      	lsrs	r3, r2
 80066b0:	4a04      	ldr	r2, [pc, #16]	; (80066c4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80066b2:	5cd3      	ldrb	r3, [r2, r3]
 80066b4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80066b8:	4618      	mov	r0, r3
 80066ba:	3708      	adds	r7, #8
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	40021000 	.word	0x40021000
 80066c4:	0800b4d4 	.word	0x0800b4d4

080066c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b092      	sub	sp, #72	; 0x48
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80066d0:	2300      	movs	r3, #0
 80066d2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80066d4:	2300      	movs	r3, #0
 80066d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80066d8:	2300      	movs	r3, #0
 80066da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	f000 80d4 	beq.w	8006894 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80066ec:	4b4e      	ldr	r3, [pc, #312]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066ee:	69db      	ldr	r3, [r3, #28]
 80066f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10e      	bne.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80066f8:	4b4b      	ldr	r3, [pc, #300]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	4a4a      	ldr	r2, [pc, #296]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80066fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006702:	61d3      	str	r3, [r2, #28]
 8006704:	4b48      	ldr	r3, [pc, #288]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800670c:	60bb      	str	r3, [r7, #8]
 800670e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006710:	2301      	movs	r3, #1
 8006712:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006716:	4b45      	ldr	r3, [pc, #276]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800671e:	2b00      	cmp	r3, #0
 8006720:	d118      	bne.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006722:	4b42      	ldr	r3, [pc, #264]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4a41      	ldr	r2, [pc, #260]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800672c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800672e:	f7fc f843 	bl	80027b8 <HAL_GetTick>
 8006732:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006734:	e008      	b.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006736:	f7fc f83f 	bl	80027b8 <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	2b64      	cmp	r3, #100	; 0x64
 8006742:	d901      	bls.n	8006748 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006744:	2303      	movs	r3, #3
 8006746:	e1d6      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006748:	4b38      	ldr	r3, [pc, #224]	; (800682c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006750:	2b00      	cmp	r3, #0
 8006752:	d0f0      	beq.n	8006736 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006754:	4b34      	ldr	r3, [pc, #208]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006756:	6a1b      	ldr	r3, [r3, #32]
 8006758:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800675c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800675e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 8084 	beq.w	800686e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800676e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006770:	429a      	cmp	r2, r3
 8006772:	d07c      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006774:	4b2c      	ldr	r3, [pc, #176]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006776:	6a1b      	ldr	r3, [r3, #32]
 8006778:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800677c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800677e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006782:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006786:	fa93 f3a3 	rbit	r3, r3
 800678a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800678c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800678e:	fab3 f383 	clz	r3, r3
 8006792:	b2db      	uxtb	r3, r3
 8006794:	461a      	mov	r2, r3
 8006796:	4b26      	ldr	r3, [pc, #152]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006798:	4413      	add	r3, r2
 800679a:	009b      	lsls	r3, r3, #2
 800679c:	461a      	mov	r2, r3
 800679e:	2301      	movs	r3, #1
 80067a0:	6013      	str	r3, [r2, #0]
 80067a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067a6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067aa:	fa93 f3a3 	rbit	r3, r3
 80067ae:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80067b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067b2:	fab3 f383 	clz	r3, r3
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	461a      	mov	r2, r3
 80067ba:	4b1d      	ldr	r3, [pc, #116]	; (8006830 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80067bc:	4413      	add	r3, r2
 80067be:	009b      	lsls	r3, r3, #2
 80067c0:	461a      	mov	r2, r3
 80067c2:	2300      	movs	r3, #0
 80067c4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80067c6:	4a18      	ldr	r2, [pc, #96]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067ca:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80067cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067ce:	f003 0301 	and.w	r3, r3, #1
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d04b      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d6:	f7fb ffef 	bl	80027b8 <HAL_GetTick>
 80067da:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067dc:	e00a      	b.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067de:	f7fb ffeb 	bl	80027b8 <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d901      	bls.n	80067f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e180      	b.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80067f4:	2302      	movs	r3, #2
 80067f6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067fa:	fa93 f3a3 	rbit	r3, r3
 80067fe:	627b      	str	r3, [r7, #36]	; 0x24
 8006800:	2302      	movs	r3, #2
 8006802:	623b      	str	r3, [r7, #32]
 8006804:	6a3b      	ldr	r3, [r7, #32]
 8006806:	fa93 f3a3 	rbit	r3, r3
 800680a:	61fb      	str	r3, [r7, #28]
  return result;
 800680c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800680e:	fab3 f383 	clz	r3, r3
 8006812:	b2db      	uxtb	r3, r3
 8006814:	095b      	lsrs	r3, r3, #5
 8006816:	b2db      	uxtb	r3, r3
 8006818:	f043 0302 	orr.w	r3, r3, #2
 800681c:	b2db      	uxtb	r3, r3
 800681e:	2b02      	cmp	r3, #2
 8006820:	d108      	bne.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8006822:	4b01      	ldr	r3, [pc, #4]	; (8006828 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006824:	6a1b      	ldr	r3, [r3, #32]
 8006826:	e00d      	b.n	8006844 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006828:	40021000 	.word	0x40021000
 800682c:	40007000 	.word	0x40007000
 8006830:	10908100 	.word	0x10908100
 8006834:	2302      	movs	r3, #2
 8006836:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	fa93 f3a3 	rbit	r3, r3
 800683e:	617b      	str	r3, [r7, #20]
 8006840:	4ba0      	ldr	r3, [pc, #640]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006844:	2202      	movs	r2, #2
 8006846:	613a      	str	r2, [r7, #16]
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	fa92 f2a2 	rbit	r2, r2
 800684e:	60fa      	str	r2, [r7, #12]
  return result;
 8006850:	68fa      	ldr	r2, [r7, #12]
 8006852:	fab2 f282 	clz	r2, r2
 8006856:	b2d2      	uxtb	r2, r2
 8006858:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800685c:	b2d2      	uxtb	r2, r2
 800685e:	f002 021f 	and.w	r2, r2, #31
 8006862:	2101      	movs	r1, #1
 8006864:	fa01 f202 	lsl.w	r2, r1, r2
 8006868:	4013      	ands	r3, r2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d0b7      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800686e:	4b95      	ldr	r3, [pc, #596]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	4992      	ldr	r1, [pc, #584]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800687c:	4313      	orrs	r3, r2
 800687e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006880:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8006884:	2b01      	cmp	r3, #1
 8006886:	d105      	bne.n	8006894 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006888:	4b8e      	ldr	r3, [pc, #568]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800688a:	69db      	ldr	r3, [r3, #28]
 800688c:	4a8d      	ldr	r2, [pc, #564]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800688e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006892:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b00      	cmp	r3, #0
 800689e:	d008      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068a0:	4b88      	ldr	r3, [pc, #544]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068a4:	f023 0203 	bic.w	r2, r3, #3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	4985      	ldr	r1, [pc, #532]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f003 0302 	and.w	r3, r3, #2
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d008      	beq.n	80068d0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80068be:	4b81      	ldr	r3, [pc, #516]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	68db      	ldr	r3, [r3, #12]
 80068ca:	497e      	ldr	r1, [pc, #504]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068cc:	4313      	orrs	r3, r2
 80068ce:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f003 0304 	and.w	r3, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d008      	beq.n	80068ee <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80068dc:	4b79      	ldr	r3, [pc, #484]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068e0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	691b      	ldr	r3, [r3, #16]
 80068e8:	4976      	ldr	r1, [pc, #472]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068ea:	4313      	orrs	r3, r2
 80068ec:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d008      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80068fa:	4b72      	ldr	r3, [pc, #456]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80068fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068fe:	f023 0210 	bic.w	r2, r3, #16
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	69db      	ldr	r3, [r3, #28]
 8006906:	496f      	ldr	r1, [pc, #444]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006908:	4313      	orrs	r3, r2
 800690a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d008      	beq.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006918:	4b6a      	ldr	r3, [pc, #424]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006924:	4967      	ldr	r1, [pc, #412]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006926:	4313      	orrs	r3, r2
 8006928:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006932:	2b00      	cmp	r3, #0
 8006934:	d008      	beq.n	8006948 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006936:	4b63      	ldr	r3, [pc, #396]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800693a:	f023 0220 	bic.w	r2, r3, #32
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	4960      	ldr	r1, [pc, #384]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006944:	4313      	orrs	r3, r2
 8006946:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d008      	beq.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006954:	4b5b      	ldr	r3, [pc, #364]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006958:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006960:	4958      	ldr	r1, [pc, #352]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006962:	4313      	orrs	r3, r2
 8006964:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0308 	and.w	r3, r3, #8
 800696e:	2b00      	cmp	r3, #0
 8006970:	d008      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006972:	4b54      	ldr	r3, [pc, #336]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006976:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	4951      	ldr	r1, [pc, #324]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006980:	4313      	orrs	r3, r2
 8006982:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0310 	and.w	r3, r3, #16
 800698c:	2b00      	cmp	r3, #0
 800698e:	d008      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006990:	4b4c      	ldr	r3, [pc, #304]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006994:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	699b      	ldr	r3, [r3, #24]
 800699c:	4949      	ldr	r1, [pc, #292]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800699e:	4313      	orrs	r3, r2
 80069a0:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d008      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80069ae:	4b45      	ldr	r3, [pc, #276]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069ba:	4942      	ldr	r1, [pc, #264]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d008      	beq.n	80069de <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80069cc:	4b3d      	ldr	r3, [pc, #244]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80069ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069d0:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d8:	493a      	ldr	r1, [pc, #232]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d008      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80069ea:	4b36      	ldr	r3, [pc, #216]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80069ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ee:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f6:	4933      	ldr	r1, [pc, #204]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d008      	beq.n	8006a1a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006a08:	4b2e      	ldr	r3, [pc, #184]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a14:	492b      	ldr	r1, [pc, #172]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a16:	4313      	orrs	r3, r2
 8006a18:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d008      	beq.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006a26:	4b27      	ldr	r3, [pc, #156]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a2a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a32:	4924      	ldr	r1, [pc, #144]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a34:	4313      	orrs	r3, r2
 8006a36:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d008      	beq.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8006a44:	4b1f      	ldr	r3, [pc, #124]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a48:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a50:	491c      	ldr	r1, [pc, #112]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d008      	beq.n	8006a74 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8006a62:	4b18      	ldr	r3, [pc, #96]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a66:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a6e:	4915      	ldr	r1, [pc, #84]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a70:	4313      	orrs	r3, r2
 8006a72:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d008      	beq.n	8006a92 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8006a80:	4b10      	ldr	r3, [pc, #64]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a84:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a8c:	490d      	ldr	r1, [pc, #52]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d008      	beq.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8006a9e:	4b09      	ldr	r3, [pc, #36]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aaa:	4906      	ldr	r1, [pc, #24]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006aac:	4313      	orrs	r3, r2
 8006aae:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00c      	beq.n	8006ad6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8006abc:	4b01      	ldr	r3, [pc, #4]	; (8006ac4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8006abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ac0:	e002      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8006ac2:	bf00      	nop
 8006ac4:	40021000 	.word	0x40021000
 8006ac8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ad0:	490b      	ldr	r1, [pc, #44]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d008      	beq.n	8006af4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8006ae2:	4b07      	ldr	r3, [pc, #28]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aee:	4904      	ldr	r1, [pc, #16]	; (8006b00 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8006af0:	4313      	orrs	r3, r2
 8006af2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3748      	adds	r7, #72	; 0x48
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	40021000 	.word	0x40021000

08006b04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b082      	sub	sp, #8
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d101      	bne.n	8006b16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b12:	2301      	movs	r3, #1
 8006b14:	e049      	b.n	8006baa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d106      	bne.n	8006b30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f7fb fc42 	bl	80023b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2202      	movs	r2, #2
 8006b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	3304      	adds	r3, #4
 8006b40:	4619      	mov	r1, r3
 8006b42:	4610      	mov	r0, r2
 8006b44:	f000 fd1e 	bl	8007584 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2201      	movs	r2, #1
 8006b94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3708      	adds	r7, #8
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
	...

08006bb4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bc2:	b2db      	uxtb	r3, r3
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d001      	beq.n	8006bcc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e047      	b.n	8006c5c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2202      	movs	r2, #2
 8006bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a23      	ldr	r2, [pc, #140]	; (8006c68 <HAL_TIM_Base_Start+0xb4>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d01d      	beq.n	8006c1a <HAL_TIM_Base_Start+0x66>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006be6:	d018      	beq.n	8006c1a <HAL_TIM_Base_Start+0x66>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a1f      	ldr	r2, [pc, #124]	; (8006c6c <HAL_TIM_Base_Start+0xb8>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d013      	beq.n	8006c1a <HAL_TIM_Base_Start+0x66>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a1e      	ldr	r2, [pc, #120]	; (8006c70 <HAL_TIM_Base_Start+0xbc>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d00e      	beq.n	8006c1a <HAL_TIM_Base_Start+0x66>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a1c      	ldr	r2, [pc, #112]	; (8006c74 <HAL_TIM_Base_Start+0xc0>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d009      	beq.n	8006c1a <HAL_TIM_Base_Start+0x66>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a1b      	ldr	r2, [pc, #108]	; (8006c78 <HAL_TIM_Base_Start+0xc4>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d004      	beq.n	8006c1a <HAL_TIM_Base_Start+0x66>
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a19      	ldr	r2, [pc, #100]	; (8006c7c <HAL_TIM_Base_Start+0xc8>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d115      	bne.n	8006c46 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	689a      	ldr	r2, [r3, #8]
 8006c20:	4b17      	ldr	r3, [pc, #92]	; (8006c80 <HAL_TIM_Base_Start+0xcc>)
 8006c22:	4013      	ands	r3, r2
 8006c24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	2b06      	cmp	r3, #6
 8006c2a:	d015      	beq.n	8006c58 <HAL_TIM_Base_Start+0xa4>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c32:	d011      	beq.n	8006c58 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681a      	ldr	r2, [r3, #0]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f042 0201 	orr.w	r2, r2, #1
 8006c42:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c44:	e008      	b.n	8006c58 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f042 0201 	orr.w	r2, r2, #1
 8006c54:	601a      	str	r2, [r3, #0]
 8006c56:	e000      	b.n	8006c5a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c58:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006c5a:	2300      	movs	r3, #0
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3714      	adds	r7, #20
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr
 8006c68:	40012c00 	.word	0x40012c00
 8006c6c:	40000400 	.word	0x40000400
 8006c70:	40000800 	.word	0x40000800
 8006c74:	40013400 	.word	0x40013400
 8006c78:	40014000 	.word	0x40014000
 8006c7c:	40015000 	.word	0x40015000
 8006c80:	00010007 	.word	0x00010007

08006c84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b082      	sub	sp, #8
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d101      	bne.n	8006c96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	e049      	b.n	8006d2a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c9c:	b2db      	uxtb	r3, r3
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d106      	bne.n	8006cb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 f841 	bl	8006d32 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2202      	movs	r2, #2
 8006cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	3304      	adds	r3, #4
 8006cc0:	4619      	mov	r1, r3
 8006cc2:	4610      	mov	r0, r2
 8006cc4:	f000 fc5e 	bl	8007584 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	2201      	movs	r2, #1
 8006cf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d32:	b480      	push	{r7}
 8006d34:	b083      	sub	sp, #12
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006d3a:	bf00      	nop
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr
	...

08006d48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
 8006d50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d109      	bne.n	8006d6c <HAL_TIM_PWM_Start+0x24>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	bf14      	ite	ne
 8006d64:	2301      	movne	r3, #1
 8006d66:	2300      	moveq	r3, #0
 8006d68:	b2db      	uxtb	r3, r3
 8006d6a:	e03c      	b.n	8006de6 <HAL_TIM_PWM_Start+0x9e>
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d109      	bne.n	8006d86 <HAL_TIM_PWM_Start+0x3e>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	bf14      	ite	ne
 8006d7e:	2301      	movne	r3, #1
 8006d80:	2300      	moveq	r3, #0
 8006d82:	b2db      	uxtb	r3, r3
 8006d84:	e02f      	b.n	8006de6 <HAL_TIM_PWM_Start+0x9e>
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b08      	cmp	r3, #8
 8006d8a:	d109      	bne.n	8006da0 <HAL_TIM_PWM_Start+0x58>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d92:	b2db      	uxtb	r3, r3
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	bf14      	ite	ne
 8006d98:	2301      	movne	r3, #1
 8006d9a:	2300      	moveq	r3, #0
 8006d9c:	b2db      	uxtb	r3, r3
 8006d9e:	e022      	b.n	8006de6 <HAL_TIM_PWM_Start+0x9e>
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	2b0c      	cmp	r3, #12
 8006da4:	d109      	bne.n	8006dba <HAL_TIM_PWM_Start+0x72>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006dac:	b2db      	uxtb	r3, r3
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	bf14      	ite	ne
 8006db2:	2301      	movne	r3, #1
 8006db4:	2300      	moveq	r3, #0
 8006db6:	b2db      	uxtb	r3, r3
 8006db8:	e015      	b.n	8006de6 <HAL_TIM_PWM_Start+0x9e>
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	2b10      	cmp	r3, #16
 8006dbe:	d109      	bne.n	8006dd4 <HAL_TIM_PWM_Start+0x8c>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	bf14      	ite	ne
 8006dcc:	2301      	movne	r3, #1
 8006dce:	2300      	moveq	r3, #0
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	e008      	b.n	8006de6 <HAL_TIM_PWM_Start+0x9e>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	2b01      	cmp	r3, #1
 8006dde:	bf14      	ite	ne
 8006de0:	2301      	movne	r3, #1
 8006de2:	2300      	moveq	r3, #0
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d001      	beq.n	8006dee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e0a1      	b.n	8006f32 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d104      	bne.n	8006dfe <HAL_TIM_PWM_Start+0xb6>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dfc:	e023      	b.n	8006e46 <HAL_TIM_PWM_Start+0xfe>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	2b04      	cmp	r3, #4
 8006e02:	d104      	bne.n	8006e0e <HAL_TIM_PWM_Start+0xc6>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e0c:	e01b      	b.n	8006e46 <HAL_TIM_PWM_Start+0xfe>
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	2b08      	cmp	r3, #8
 8006e12:	d104      	bne.n	8006e1e <HAL_TIM_PWM_Start+0xd6>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2202      	movs	r2, #2
 8006e18:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e1c:	e013      	b.n	8006e46 <HAL_TIM_PWM_Start+0xfe>
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b0c      	cmp	r3, #12
 8006e22:	d104      	bne.n	8006e2e <HAL_TIM_PWM_Start+0xe6>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2202      	movs	r2, #2
 8006e28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006e2c:	e00b      	b.n	8006e46 <HAL_TIM_PWM_Start+0xfe>
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	2b10      	cmp	r3, #16
 8006e32:	d104      	bne.n	8006e3e <HAL_TIM_PWM_Start+0xf6>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2202      	movs	r2, #2
 8006e38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e3c:	e003      	b.n	8006e46 <HAL_TIM_PWM_Start+0xfe>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2202      	movs	r2, #2
 8006e42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	6839      	ldr	r1, [r7, #0]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 ffd6 	bl	8007e00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a38      	ldr	r2, [pc, #224]	; (8006f3c <HAL_TIM_PWM_Start+0x1f4>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d018      	beq.n	8006e90 <HAL_TIM_PWM_Start+0x148>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4a37      	ldr	r2, [pc, #220]	; (8006f40 <HAL_TIM_PWM_Start+0x1f8>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d013      	beq.n	8006e90 <HAL_TIM_PWM_Start+0x148>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a35      	ldr	r2, [pc, #212]	; (8006f44 <HAL_TIM_PWM_Start+0x1fc>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d00e      	beq.n	8006e90 <HAL_TIM_PWM_Start+0x148>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	4a34      	ldr	r2, [pc, #208]	; (8006f48 <HAL_TIM_PWM_Start+0x200>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d009      	beq.n	8006e90 <HAL_TIM_PWM_Start+0x148>
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	4a32      	ldr	r2, [pc, #200]	; (8006f4c <HAL_TIM_PWM_Start+0x204>)
 8006e82:	4293      	cmp	r3, r2
 8006e84:	d004      	beq.n	8006e90 <HAL_TIM_PWM_Start+0x148>
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a31      	ldr	r2, [pc, #196]	; (8006f50 <HAL_TIM_PWM_Start+0x208>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d101      	bne.n	8006e94 <HAL_TIM_PWM_Start+0x14c>
 8006e90:	2301      	movs	r3, #1
 8006e92:	e000      	b.n	8006e96 <HAL_TIM_PWM_Start+0x14e>
 8006e94:	2300      	movs	r3, #0
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d007      	beq.n	8006eaa <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ea8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a23      	ldr	r2, [pc, #140]	; (8006f3c <HAL_TIM_PWM_Start+0x1f4>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d01d      	beq.n	8006ef0 <HAL_TIM_PWM_Start+0x1a8>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ebc:	d018      	beq.n	8006ef0 <HAL_TIM_PWM_Start+0x1a8>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a24      	ldr	r2, [pc, #144]	; (8006f54 <HAL_TIM_PWM_Start+0x20c>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d013      	beq.n	8006ef0 <HAL_TIM_PWM_Start+0x1a8>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a22      	ldr	r2, [pc, #136]	; (8006f58 <HAL_TIM_PWM_Start+0x210>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00e      	beq.n	8006ef0 <HAL_TIM_PWM_Start+0x1a8>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a1a      	ldr	r2, [pc, #104]	; (8006f40 <HAL_TIM_PWM_Start+0x1f8>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d009      	beq.n	8006ef0 <HAL_TIM_PWM_Start+0x1a8>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a18      	ldr	r2, [pc, #96]	; (8006f44 <HAL_TIM_PWM_Start+0x1fc>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d004      	beq.n	8006ef0 <HAL_TIM_PWM_Start+0x1a8>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a19      	ldr	r2, [pc, #100]	; (8006f50 <HAL_TIM_PWM_Start+0x208>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d115      	bne.n	8006f1c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	689a      	ldr	r2, [r3, #8]
 8006ef6:	4b19      	ldr	r3, [pc, #100]	; (8006f5c <HAL_TIM_PWM_Start+0x214>)
 8006ef8:	4013      	ands	r3, r2
 8006efa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2b06      	cmp	r3, #6
 8006f00:	d015      	beq.n	8006f2e <HAL_TIM_PWM_Start+0x1e6>
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f08:	d011      	beq.n	8006f2e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f042 0201 	orr.w	r2, r2, #1
 8006f18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f1a:	e008      	b.n	8006f2e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f042 0201 	orr.w	r2, r2, #1
 8006f2a:	601a      	str	r2, [r3, #0]
 8006f2c:	e000      	b.n	8006f30 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f2e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
 8006f3a:	bf00      	nop
 8006f3c:	40012c00 	.word	0x40012c00
 8006f40:	40013400 	.word	0x40013400
 8006f44:	40014000 	.word	0x40014000
 8006f48:	40014400 	.word	0x40014400
 8006f4c:	40014800 	.word	0x40014800
 8006f50:	40015000 	.word	0x40015000
 8006f54:	40000400 	.word	0x40000400
 8006f58:	40000800 	.word	0x40000800
 8006f5c:	00010007 	.word	0x00010007

08006f60 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	691b      	ldr	r3, [r3, #16]
 8006f6e:	f003 0302 	and.w	r3, r3, #2
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d122      	bne.n	8006fbc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	f003 0302 	and.w	r3, r3, #2
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d11b      	bne.n	8006fbc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f06f 0202 	mvn.w	r2, #2
 8006f8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2201      	movs	r2, #1
 8006f92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	699b      	ldr	r3, [r3, #24]
 8006f9a:	f003 0303 	and.w	r3, r3, #3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d003      	beq.n	8006faa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 facf 	bl	8007546 <HAL_TIM_IC_CaptureCallback>
 8006fa8:	e005      	b.n	8006fb6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f000 fac1 	bl	8007532 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 fad2 	bl	800755a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	691b      	ldr	r3, [r3, #16]
 8006fc2:	f003 0304 	and.w	r3, r3, #4
 8006fc6:	2b04      	cmp	r3, #4
 8006fc8:	d122      	bne.n	8007010 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f003 0304 	and.w	r3, r3, #4
 8006fd4:	2b04      	cmp	r3, #4
 8006fd6:	d11b      	bne.n	8007010 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f06f 0204 	mvn.w	r2, #4
 8006fe0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2202      	movs	r2, #2
 8006fe6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	699b      	ldr	r3, [r3, #24]
 8006fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d003      	beq.n	8006ffe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 faa5 	bl	8007546 <HAL_TIM_IC_CaptureCallback>
 8006ffc:	e005      	b.n	800700a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f000 fa97 	bl	8007532 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 faa8 	bl	800755a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	691b      	ldr	r3, [r3, #16]
 8007016:	f003 0308 	and.w	r3, r3, #8
 800701a:	2b08      	cmp	r3, #8
 800701c:	d122      	bne.n	8007064 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	f003 0308 	and.w	r3, r3, #8
 8007028:	2b08      	cmp	r3, #8
 800702a:	d11b      	bne.n	8007064 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f06f 0208 	mvn.w	r2, #8
 8007034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2204      	movs	r2, #4
 800703a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	69db      	ldr	r3, [r3, #28]
 8007042:	f003 0303 	and.w	r3, r3, #3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d003      	beq.n	8007052 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 fa7b 	bl	8007546 <HAL_TIM_IC_CaptureCallback>
 8007050:	e005      	b.n	800705e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 fa6d 	bl	8007532 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f000 fa7e 	bl	800755a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2200      	movs	r2, #0
 8007062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	691b      	ldr	r3, [r3, #16]
 800706a:	f003 0310 	and.w	r3, r3, #16
 800706e:	2b10      	cmp	r3, #16
 8007070:	d122      	bne.n	80070b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	f003 0310 	and.w	r3, r3, #16
 800707c:	2b10      	cmp	r3, #16
 800707e:	d11b      	bne.n	80070b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f06f 0210 	mvn.w	r2, #16
 8007088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2208      	movs	r2, #8
 800708e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	69db      	ldr	r3, [r3, #28]
 8007096:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800709a:	2b00      	cmp	r3, #0
 800709c:	d003      	beq.n	80070a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fa51 	bl	8007546 <HAL_TIM_IC_CaptureCallback>
 80070a4:	e005      	b.n	80070b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f000 fa43 	bl	8007532 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070ac:	6878      	ldr	r0, [r7, #4]
 80070ae:	f000 fa54 	bl	800755a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d10e      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	68db      	ldr	r3, [r3, #12]
 80070cc:	f003 0301 	and.w	r3, r3, #1
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d107      	bne.n	80070e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f06f 0201 	mvn.w	r2, #1
 80070dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f7fa f9d8 	bl	8001494 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070ee:	2b80      	cmp	r3, #128	; 0x80
 80070f0:	d10e      	bne.n	8007110 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070fc:	2b80      	cmp	r3, #128	; 0x80
 80070fe:	d107      	bne.n	8007110 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007108:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 ff34 	bl	8007f78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	691b      	ldr	r3, [r3, #16]
 8007116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800711e:	d10e      	bne.n	800713e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800712a:	2b80      	cmp	r3, #128	; 0x80
 800712c:	d107      	bne.n	800713e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007136:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 ff27 	bl	8007f8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	691b      	ldr	r3, [r3, #16]
 8007144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007148:	2b40      	cmp	r3, #64	; 0x40
 800714a:	d10e      	bne.n	800716a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007156:	2b40      	cmp	r3, #64	; 0x40
 8007158:	d107      	bne.n	800716a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007162:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007164:	6878      	ldr	r0, [r7, #4]
 8007166:	f000 fa02 	bl	800756e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	691b      	ldr	r3, [r3, #16]
 8007170:	f003 0320 	and.w	r3, r3, #32
 8007174:	2b20      	cmp	r3, #32
 8007176:	d10e      	bne.n	8007196 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	f003 0320 	and.w	r3, r3, #32
 8007182:	2b20      	cmp	r3, #32
 8007184:	d107      	bne.n	8007196 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f06f 0220 	mvn.w	r2, #32
 800718e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007190:	6878      	ldr	r0, [r7, #4]
 8007192:	f000 fee7 	bl	8007f64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007196:	bf00      	nop
 8007198:	3708      	adds	r7, #8
 800719a:	46bd      	mov	sp, r7
 800719c:	bd80      	pop	{r7, pc}
	...

080071a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b084      	sub	sp, #16
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	60f8      	str	r0, [r7, #12]
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d101      	bne.n	80071ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80071b6:	2302      	movs	r3, #2
 80071b8:	e0fd      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x216>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2b14      	cmp	r3, #20
 80071c6:	f200 80f0 	bhi.w	80073aa <HAL_TIM_PWM_ConfigChannel+0x20a>
 80071ca:	a201      	add	r2, pc, #4	; (adr r2, 80071d0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80071cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d0:	08007225 	.word	0x08007225
 80071d4:	080073ab 	.word	0x080073ab
 80071d8:	080073ab 	.word	0x080073ab
 80071dc:	080073ab 	.word	0x080073ab
 80071e0:	08007265 	.word	0x08007265
 80071e4:	080073ab 	.word	0x080073ab
 80071e8:	080073ab 	.word	0x080073ab
 80071ec:	080073ab 	.word	0x080073ab
 80071f0:	080072a7 	.word	0x080072a7
 80071f4:	080073ab 	.word	0x080073ab
 80071f8:	080073ab 	.word	0x080073ab
 80071fc:	080073ab 	.word	0x080073ab
 8007200:	080072e7 	.word	0x080072e7
 8007204:	080073ab 	.word	0x080073ab
 8007208:	080073ab 	.word	0x080073ab
 800720c:	080073ab 	.word	0x080073ab
 8007210:	08007329 	.word	0x08007329
 8007214:	080073ab 	.word	0x080073ab
 8007218:	080073ab 	.word	0x080073ab
 800721c:	080073ab 	.word	0x080073ab
 8007220:	08007369 	.word	0x08007369
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68b9      	ldr	r1, [r7, #8]
 800722a:	4618      	mov	r0, r3
 800722c:	f000 fa48 	bl	80076c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	699a      	ldr	r2, [r3, #24]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f042 0208 	orr.w	r2, r2, #8
 800723e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	699a      	ldr	r2, [r3, #24]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f022 0204 	bic.w	r2, r2, #4
 800724e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6999      	ldr	r1, [r3, #24]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	691a      	ldr	r2, [r3, #16]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	430a      	orrs	r2, r1
 8007260:	619a      	str	r2, [r3, #24]
      break;
 8007262:	e0a3      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68b9      	ldr	r1, [r7, #8]
 800726a:	4618      	mov	r0, r3
 800726c:	f000 fac2 	bl	80077f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	699a      	ldr	r2, [r3, #24]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800727e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	699a      	ldr	r2, [r3, #24]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800728e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6999      	ldr	r1, [r3, #24]
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	021a      	lsls	r2, r3, #8
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	430a      	orrs	r2, r1
 80072a2:	619a      	str	r2, [r3, #24]
      break;
 80072a4:	e082      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68b9      	ldr	r1, [r7, #8]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 fb35 	bl	800791c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	69da      	ldr	r2, [r3, #28]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f042 0208 	orr.w	r2, r2, #8
 80072c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	69da      	ldr	r2, [r3, #28]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f022 0204 	bic.w	r2, r2, #4
 80072d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	69d9      	ldr	r1, [r3, #28]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	691a      	ldr	r2, [r3, #16]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	430a      	orrs	r2, r1
 80072e2:	61da      	str	r2, [r3, #28]
      break;
 80072e4:	e062      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68b9      	ldr	r1, [r7, #8]
 80072ec:	4618      	mov	r0, r3
 80072ee:	f000 fba7 	bl	8007a40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	69da      	ldr	r2, [r3, #28]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007300:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	69da      	ldr	r2, [r3, #28]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007310:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	69d9      	ldr	r1, [r3, #28]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	021a      	lsls	r2, r3, #8
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	430a      	orrs	r2, r1
 8007324:	61da      	str	r2, [r3, #28]
      break;
 8007326:	e041      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68b9      	ldr	r1, [r7, #8]
 800732e:	4618      	mov	r0, r3
 8007330:	f000 fbf6 	bl	8007b20 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f042 0208 	orr.w	r2, r2, #8
 8007342:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f022 0204 	bic.w	r2, r2, #4
 8007352:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	691a      	ldr	r2, [r3, #16]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	430a      	orrs	r2, r1
 8007364:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007366:	e021      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68b9      	ldr	r1, [r7, #8]
 800736e:	4618      	mov	r0, r3
 8007370:	f000 fc40 	bl	8007bf4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007382:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007392:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	021a      	lsls	r2, r3, #8
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	430a      	orrs	r2, r1
 80073a6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80073a8:	e000      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80073aa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3710      	adds	r7, #16
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop

080073c0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d101      	bne.n	80073d8 <HAL_TIM_ConfigClockSource+0x18>
 80073d4:	2302      	movs	r3, #2
 80073d6:	e0a8      	b.n	800752a <HAL_TIM_ConfigClockSource+0x16a>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073f6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80073fa:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007402:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	2b40      	cmp	r3, #64	; 0x40
 8007412:	d067      	beq.n	80074e4 <HAL_TIM_ConfigClockSource+0x124>
 8007414:	2b40      	cmp	r3, #64	; 0x40
 8007416:	d80b      	bhi.n	8007430 <HAL_TIM_ConfigClockSource+0x70>
 8007418:	2b10      	cmp	r3, #16
 800741a:	d073      	beq.n	8007504 <HAL_TIM_ConfigClockSource+0x144>
 800741c:	2b10      	cmp	r3, #16
 800741e:	d802      	bhi.n	8007426 <HAL_TIM_ConfigClockSource+0x66>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d06f      	beq.n	8007504 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007424:	e078      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007426:	2b20      	cmp	r3, #32
 8007428:	d06c      	beq.n	8007504 <HAL_TIM_ConfigClockSource+0x144>
 800742a:	2b30      	cmp	r3, #48	; 0x30
 800742c:	d06a      	beq.n	8007504 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800742e:	e073      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007430:	2b70      	cmp	r3, #112	; 0x70
 8007432:	d00d      	beq.n	8007450 <HAL_TIM_ConfigClockSource+0x90>
 8007434:	2b70      	cmp	r3, #112	; 0x70
 8007436:	d804      	bhi.n	8007442 <HAL_TIM_ConfigClockSource+0x82>
 8007438:	2b50      	cmp	r3, #80	; 0x50
 800743a:	d033      	beq.n	80074a4 <HAL_TIM_ConfigClockSource+0xe4>
 800743c:	2b60      	cmp	r3, #96	; 0x60
 800743e:	d041      	beq.n	80074c4 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8007440:	e06a      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007446:	d066      	beq.n	8007516 <HAL_TIM_ConfigClockSource+0x156>
 8007448:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800744c:	d017      	beq.n	800747e <HAL_TIM_ConfigClockSource+0xbe>
      break;
 800744e:	e063      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6818      	ldr	r0, [r3, #0]
 8007454:	683b      	ldr	r3, [r7, #0]
 8007456:	6899      	ldr	r1, [r3, #8]
 8007458:	683b      	ldr	r3, [r7, #0]
 800745a:	685a      	ldr	r2, [r3, #4]
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	f000 fcae 	bl	8007dc0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	689b      	ldr	r3, [r3, #8]
 800746a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007472:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	68fa      	ldr	r2, [r7, #12]
 800747a:	609a      	str	r2, [r3, #8]
      break;
 800747c:	e04c      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6818      	ldr	r0, [r3, #0]
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	6899      	ldr	r1, [r3, #8]
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	685a      	ldr	r2, [r3, #4]
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	68db      	ldr	r3, [r3, #12]
 800748e:	f000 fc97 	bl	8007dc0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	689a      	ldr	r2, [r3, #8]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074a0:	609a      	str	r2, [r3, #8]
      break;
 80074a2:	e039      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6818      	ldr	r0, [r3, #0]
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	6859      	ldr	r1, [r3, #4]
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	68db      	ldr	r3, [r3, #12]
 80074b0:	461a      	mov	r2, r3
 80074b2:	f000 fc0b 	bl	8007ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2150      	movs	r1, #80	; 0x50
 80074bc:	4618      	mov	r0, r3
 80074be:	f000 fc64 	bl	8007d8a <TIM_ITRx_SetConfig>
      break;
 80074c2:	e029      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6818      	ldr	r0, [r3, #0]
 80074c8:	683b      	ldr	r3, [r7, #0]
 80074ca:	6859      	ldr	r1, [r3, #4]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	461a      	mov	r2, r3
 80074d2:	f000 fc2a 	bl	8007d2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	2160      	movs	r1, #96	; 0x60
 80074dc:	4618      	mov	r0, r3
 80074de:	f000 fc54 	bl	8007d8a <TIM_ITRx_SetConfig>
      break;
 80074e2:	e019      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6818      	ldr	r0, [r3, #0]
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	6859      	ldr	r1, [r3, #4]
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	68db      	ldr	r3, [r3, #12]
 80074f0:	461a      	mov	r2, r3
 80074f2:	f000 fbeb 	bl	8007ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2140      	movs	r1, #64	; 0x40
 80074fc:	4618      	mov	r0, r3
 80074fe:	f000 fc44 	bl	8007d8a <TIM_ITRx_SetConfig>
      break;
 8007502:	e009      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681a      	ldr	r2, [r3, #0]
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4619      	mov	r1, r3
 800750e:	4610      	mov	r0, r2
 8007510:	f000 fc3b 	bl	8007d8a <TIM_ITRx_SetConfig>
        break;
 8007514:	e000      	b.n	8007518 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8007516:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}

08007532 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007532:	b480      	push	{r7}
 8007534:	b083      	sub	sp, #12
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800753a:	bf00      	nop
 800753c:	370c      	adds	r7, #12
 800753e:	46bd      	mov	sp, r7
 8007540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007544:	4770      	bx	lr

08007546 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800754e:	bf00      	nop
 8007550:	370c      	adds	r7, #12
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr

0800755a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800755a:	b480      	push	{r7}
 800755c:	b083      	sub	sp, #12
 800755e:	af00      	add	r7, sp, #0
 8007560:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007562:	bf00      	nop
 8007564:	370c      	adds	r7, #12
 8007566:	46bd      	mov	sp, r7
 8007568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756c:	4770      	bx	lr

0800756e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800756e:	b480      	push	{r7}
 8007570:	b083      	sub	sp, #12
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007576:	bf00      	nop
 8007578:	370c      	adds	r7, #12
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
	...

08007584 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007584:	b480      	push	{r7}
 8007586:	b085      	sub	sp, #20
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	4a42      	ldr	r2, [pc, #264]	; (80076a0 <TIM_Base_SetConfig+0x11c>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d013      	beq.n	80075c4 <TIM_Base_SetConfig+0x40>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075a2:	d00f      	beq.n	80075c4 <TIM_Base_SetConfig+0x40>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	4a3f      	ldr	r2, [pc, #252]	; (80076a4 <TIM_Base_SetConfig+0x120>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d00b      	beq.n	80075c4 <TIM_Base_SetConfig+0x40>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a3e      	ldr	r2, [pc, #248]	; (80076a8 <TIM_Base_SetConfig+0x124>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d007      	beq.n	80075c4 <TIM_Base_SetConfig+0x40>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	4a3d      	ldr	r2, [pc, #244]	; (80076ac <TIM_Base_SetConfig+0x128>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d003      	beq.n	80075c4 <TIM_Base_SetConfig+0x40>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	4a3c      	ldr	r2, [pc, #240]	; (80076b0 <TIM_Base_SetConfig+0x12c>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d108      	bne.n	80075d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	4a31      	ldr	r2, [pc, #196]	; (80076a0 <TIM_Base_SetConfig+0x11c>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d01f      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075e4:	d01b      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	4a2e      	ldr	r2, [pc, #184]	; (80076a4 <TIM_Base_SetConfig+0x120>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d017      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	4a2d      	ldr	r2, [pc, #180]	; (80076a8 <TIM_Base_SetConfig+0x124>)
 80075f2:	4293      	cmp	r3, r2
 80075f4:	d013      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	4a2c      	ldr	r2, [pc, #176]	; (80076ac <TIM_Base_SetConfig+0x128>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d00f      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	4a2c      	ldr	r2, [pc, #176]	; (80076b4 <TIM_Base_SetConfig+0x130>)
 8007602:	4293      	cmp	r3, r2
 8007604:	d00b      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	4a2b      	ldr	r2, [pc, #172]	; (80076b8 <TIM_Base_SetConfig+0x134>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d007      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	4a2a      	ldr	r2, [pc, #168]	; (80076bc <TIM_Base_SetConfig+0x138>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d003      	beq.n	800761e <TIM_Base_SetConfig+0x9a>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a25      	ldr	r2, [pc, #148]	; (80076b0 <TIM_Base_SetConfig+0x12c>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d108      	bne.n	8007630 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007624:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	68db      	ldr	r3, [r3, #12]
 800762a:	68fa      	ldr	r2, [r7, #12]
 800762c:	4313      	orrs	r3, r2
 800762e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	695b      	ldr	r3, [r3, #20]
 800763a:	4313      	orrs	r3, r2
 800763c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	689a      	ldr	r2, [r3, #8]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a12      	ldr	r2, [pc, #72]	; (80076a0 <TIM_Base_SetConfig+0x11c>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d013      	beq.n	8007684 <TIM_Base_SetConfig+0x100>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a13      	ldr	r2, [pc, #76]	; (80076ac <TIM_Base_SetConfig+0x128>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d00f      	beq.n	8007684 <TIM_Base_SetConfig+0x100>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a13      	ldr	r2, [pc, #76]	; (80076b4 <TIM_Base_SetConfig+0x130>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d00b      	beq.n	8007684 <TIM_Base_SetConfig+0x100>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	4a12      	ldr	r2, [pc, #72]	; (80076b8 <TIM_Base_SetConfig+0x134>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d007      	beq.n	8007684 <TIM_Base_SetConfig+0x100>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	4a11      	ldr	r2, [pc, #68]	; (80076bc <TIM_Base_SetConfig+0x138>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d003      	beq.n	8007684 <TIM_Base_SetConfig+0x100>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	4a0c      	ldr	r2, [pc, #48]	; (80076b0 <TIM_Base_SetConfig+0x12c>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d103      	bne.n	800768c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	691a      	ldr	r2, [r3, #16]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2201      	movs	r2, #1
 8007690:	615a      	str	r2, [r3, #20]
}
 8007692:	bf00      	nop
 8007694:	3714      	adds	r7, #20
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	40012c00 	.word	0x40012c00
 80076a4:	40000400 	.word	0x40000400
 80076a8:	40000800 	.word	0x40000800
 80076ac:	40013400 	.word	0x40013400
 80076b0:	40015000 	.word	0x40015000
 80076b4:	40014000 	.word	0x40014000
 80076b8:	40014400 	.word	0x40014400
 80076bc:	40014800 	.word	0x40014800

080076c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076c0:	b480      	push	{r7}
 80076c2:	b087      	sub	sp, #28
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a1b      	ldr	r3, [r3, #32]
 80076ce:	f023 0201 	bic.w	r2, r3, #1
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	699b      	ldr	r3, [r3, #24]
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f023 0303 	bic.w	r3, r3, #3
 80076fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	4313      	orrs	r3, r2
 8007704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007706:	697b      	ldr	r3, [r7, #20]
 8007708:	f023 0302 	bic.w	r3, r3, #2
 800770c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	697a      	ldr	r2, [r7, #20]
 8007714:	4313      	orrs	r3, r2
 8007716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	4a30      	ldr	r2, [pc, #192]	; (80077dc <TIM_OC1_SetConfig+0x11c>)
 800771c:	4293      	cmp	r3, r2
 800771e:	d013      	beq.n	8007748 <TIM_OC1_SetConfig+0x88>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a2f      	ldr	r2, [pc, #188]	; (80077e0 <TIM_OC1_SetConfig+0x120>)
 8007724:	4293      	cmp	r3, r2
 8007726:	d00f      	beq.n	8007748 <TIM_OC1_SetConfig+0x88>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	4a2e      	ldr	r2, [pc, #184]	; (80077e4 <TIM_OC1_SetConfig+0x124>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d00b      	beq.n	8007748 <TIM_OC1_SetConfig+0x88>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a2d      	ldr	r2, [pc, #180]	; (80077e8 <TIM_OC1_SetConfig+0x128>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d007      	beq.n	8007748 <TIM_OC1_SetConfig+0x88>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a2c      	ldr	r2, [pc, #176]	; (80077ec <TIM_OC1_SetConfig+0x12c>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d003      	beq.n	8007748 <TIM_OC1_SetConfig+0x88>
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	4a2b      	ldr	r2, [pc, #172]	; (80077f0 <TIM_OC1_SetConfig+0x130>)
 8007744:	4293      	cmp	r3, r2
 8007746:	d10c      	bne.n	8007762 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	f023 0308 	bic.w	r3, r3, #8
 800774e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	697a      	ldr	r2, [r7, #20]
 8007756:	4313      	orrs	r3, r2
 8007758:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	f023 0304 	bic.w	r3, r3, #4
 8007760:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a1d      	ldr	r2, [pc, #116]	; (80077dc <TIM_OC1_SetConfig+0x11c>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d013      	beq.n	8007792 <TIM_OC1_SetConfig+0xd2>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a1c      	ldr	r2, [pc, #112]	; (80077e0 <TIM_OC1_SetConfig+0x120>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d00f      	beq.n	8007792 <TIM_OC1_SetConfig+0xd2>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a1b      	ldr	r2, [pc, #108]	; (80077e4 <TIM_OC1_SetConfig+0x124>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d00b      	beq.n	8007792 <TIM_OC1_SetConfig+0xd2>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a1a      	ldr	r2, [pc, #104]	; (80077e8 <TIM_OC1_SetConfig+0x128>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d007      	beq.n	8007792 <TIM_OC1_SetConfig+0xd2>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a19      	ldr	r2, [pc, #100]	; (80077ec <TIM_OC1_SetConfig+0x12c>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d003      	beq.n	8007792 <TIM_OC1_SetConfig+0xd2>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a18      	ldr	r2, [pc, #96]	; (80077f0 <TIM_OC1_SetConfig+0x130>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d111      	bne.n	80077b6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80077a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	695b      	ldr	r3, [r3, #20]
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	699b      	ldr	r3, [r3, #24]
 80077b0:	693a      	ldr	r2, [r7, #16]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	693a      	ldr	r2, [r7, #16]
 80077ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	68fa      	ldr	r2, [r7, #12]
 80077c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	685a      	ldr	r2, [r3, #4]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	697a      	ldr	r2, [r7, #20]
 80077ce:	621a      	str	r2, [r3, #32]
}
 80077d0:	bf00      	nop
 80077d2:	371c      	adds	r7, #28
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr
 80077dc:	40012c00 	.word	0x40012c00
 80077e0:	40013400 	.word	0x40013400
 80077e4:	40014000 	.word	0x40014000
 80077e8:	40014400 	.word	0x40014400
 80077ec:	40014800 	.word	0x40014800
 80077f0:	40015000 	.word	0x40015000

080077f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b087      	sub	sp, #28
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a1b      	ldr	r3, [r3, #32]
 8007802:	f023 0210 	bic.w	r2, r3, #16
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6a1b      	ldr	r3, [r3, #32]
 800780e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007822:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007826:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800782e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	021b      	lsls	r3, r3, #8
 8007836:	68fa      	ldr	r2, [r7, #12]
 8007838:	4313      	orrs	r3, r2
 800783a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	f023 0320 	bic.w	r3, r3, #32
 8007842:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	011b      	lsls	r3, r3, #4
 800784a:	697a      	ldr	r2, [r7, #20]
 800784c:	4313      	orrs	r3, r2
 800784e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a2c      	ldr	r2, [pc, #176]	; (8007904 <TIM_OC2_SetConfig+0x110>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d007      	beq.n	8007868 <TIM_OC2_SetConfig+0x74>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a2b      	ldr	r2, [pc, #172]	; (8007908 <TIM_OC2_SetConfig+0x114>)
 800785c:	4293      	cmp	r3, r2
 800785e:	d003      	beq.n	8007868 <TIM_OC2_SetConfig+0x74>
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a2a      	ldr	r2, [pc, #168]	; (800790c <TIM_OC2_SetConfig+0x118>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d10d      	bne.n	8007884 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800786e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	011b      	lsls	r3, r3, #4
 8007876:	697a      	ldr	r2, [r7, #20]
 8007878:	4313      	orrs	r3, r2
 800787a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007882:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a1f      	ldr	r2, [pc, #124]	; (8007904 <TIM_OC2_SetConfig+0x110>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d013      	beq.n	80078b4 <TIM_OC2_SetConfig+0xc0>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	4a1e      	ldr	r2, [pc, #120]	; (8007908 <TIM_OC2_SetConfig+0x114>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d00f      	beq.n	80078b4 <TIM_OC2_SetConfig+0xc0>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	4a1e      	ldr	r2, [pc, #120]	; (8007910 <TIM_OC2_SetConfig+0x11c>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d00b      	beq.n	80078b4 <TIM_OC2_SetConfig+0xc0>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	4a1d      	ldr	r2, [pc, #116]	; (8007914 <TIM_OC2_SetConfig+0x120>)
 80078a0:	4293      	cmp	r3, r2
 80078a2:	d007      	beq.n	80078b4 <TIM_OC2_SetConfig+0xc0>
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a1c      	ldr	r2, [pc, #112]	; (8007918 <TIM_OC2_SetConfig+0x124>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d003      	beq.n	80078b4 <TIM_OC2_SetConfig+0xc0>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a17      	ldr	r2, [pc, #92]	; (800790c <TIM_OC2_SetConfig+0x118>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d113      	bne.n	80078dc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80078b4:	693b      	ldr	r3, [r7, #16]
 80078b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078ba:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078c2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	695b      	ldr	r3, [r3, #20]
 80078c8:	009b      	lsls	r3, r3, #2
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078d0:	683b      	ldr	r3, [r7, #0]
 80078d2:	699b      	ldr	r3, [r3, #24]
 80078d4:	009b      	lsls	r3, r3, #2
 80078d6:	693a      	ldr	r2, [r7, #16]
 80078d8:	4313      	orrs	r3, r2
 80078da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	693a      	ldr	r2, [r7, #16]
 80078e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	68fa      	ldr	r2, [r7, #12]
 80078e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	685a      	ldr	r2, [r3, #4]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	621a      	str	r2, [r3, #32]
}
 80078f6:	bf00      	nop
 80078f8:	371c      	adds	r7, #28
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	40012c00 	.word	0x40012c00
 8007908:	40013400 	.word	0x40013400
 800790c:	40015000 	.word	0x40015000
 8007910:	40014000 	.word	0x40014000
 8007914:	40014400 	.word	0x40014400
 8007918:	40014800 	.word	0x40014800

0800791c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800791c:	b480      	push	{r7}
 800791e:	b087      	sub	sp, #28
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a1b      	ldr	r3, [r3, #32]
 8007936:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	69db      	ldr	r3, [r3, #28]
 8007942:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800794a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800794e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f023 0303 	bic.w	r3, r3, #3
 8007956:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	68fa      	ldr	r2, [r7, #12]
 800795e:	4313      	orrs	r3, r2
 8007960:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007968:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	689b      	ldr	r3, [r3, #8]
 800796e:	021b      	lsls	r3, r3, #8
 8007970:	697a      	ldr	r2, [r7, #20]
 8007972:	4313      	orrs	r3, r2
 8007974:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	4a2b      	ldr	r2, [pc, #172]	; (8007a28 <TIM_OC3_SetConfig+0x10c>)
 800797a:	4293      	cmp	r3, r2
 800797c:	d007      	beq.n	800798e <TIM_OC3_SetConfig+0x72>
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	4a2a      	ldr	r2, [pc, #168]	; (8007a2c <TIM_OC3_SetConfig+0x110>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d003      	beq.n	800798e <TIM_OC3_SetConfig+0x72>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	4a29      	ldr	r2, [pc, #164]	; (8007a30 <TIM_OC3_SetConfig+0x114>)
 800798a:	4293      	cmp	r3, r2
 800798c:	d10d      	bne.n	80079aa <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	021b      	lsls	r3, r3, #8
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	4313      	orrs	r3, r2
 80079a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80079a8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a1e      	ldr	r2, [pc, #120]	; (8007a28 <TIM_OC3_SetConfig+0x10c>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d013      	beq.n	80079da <TIM_OC3_SetConfig+0xbe>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4a1d      	ldr	r2, [pc, #116]	; (8007a2c <TIM_OC3_SetConfig+0x110>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d00f      	beq.n	80079da <TIM_OC3_SetConfig+0xbe>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a1d      	ldr	r2, [pc, #116]	; (8007a34 <TIM_OC3_SetConfig+0x118>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d00b      	beq.n	80079da <TIM_OC3_SetConfig+0xbe>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a1c      	ldr	r2, [pc, #112]	; (8007a38 <TIM_OC3_SetConfig+0x11c>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d007      	beq.n	80079da <TIM_OC3_SetConfig+0xbe>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a1b      	ldr	r2, [pc, #108]	; (8007a3c <TIM_OC3_SetConfig+0x120>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d003      	beq.n	80079da <TIM_OC3_SetConfig+0xbe>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a16      	ldr	r2, [pc, #88]	; (8007a30 <TIM_OC3_SetConfig+0x114>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d113      	bne.n	8007a02 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80079e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	011b      	lsls	r3, r3, #4
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	011b      	lsls	r3, r3, #4
 80079fc:	693a      	ldr	r2, [r7, #16]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	68fa      	ldr	r2, [r7, #12]
 8007a0c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	621a      	str	r2, [r3, #32]
}
 8007a1c:	bf00      	nop
 8007a1e:	371c      	adds	r7, #28
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr
 8007a28:	40012c00 	.word	0x40012c00
 8007a2c:	40013400 	.word	0x40013400
 8007a30:	40015000 	.word	0x40015000
 8007a34:	40014000 	.word	0x40014000
 8007a38:	40014400 	.word	0x40014400
 8007a3c:	40014800 	.word	0x40014800

08007a40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a40:	b480      	push	{r7}
 8007a42:	b087      	sub	sp, #28
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6a1b      	ldr	r3, [r3, #32]
 8007a4e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a1b      	ldr	r3, [r3, #32]
 8007a5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	685b      	ldr	r3, [r3, #4]
 8007a60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	69db      	ldr	r3, [r3, #28]
 8007a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	021b      	lsls	r3, r3, #8
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	031b      	lsls	r3, r3, #12
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a1a      	ldr	r2, [pc, #104]	; (8007b08 <TIM_OC4_SetConfig+0xc8>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d013      	beq.n	8007acc <TIM_OC4_SetConfig+0x8c>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a19      	ldr	r2, [pc, #100]	; (8007b0c <TIM_OC4_SetConfig+0xcc>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d00f      	beq.n	8007acc <TIM_OC4_SetConfig+0x8c>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a18      	ldr	r2, [pc, #96]	; (8007b10 <TIM_OC4_SetConfig+0xd0>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d00b      	beq.n	8007acc <TIM_OC4_SetConfig+0x8c>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	4a17      	ldr	r2, [pc, #92]	; (8007b14 <TIM_OC4_SetConfig+0xd4>)
 8007ab8:	4293      	cmp	r3, r2
 8007aba:	d007      	beq.n	8007acc <TIM_OC4_SetConfig+0x8c>
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a16      	ldr	r2, [pc, #88]	; (8007b18 <TIM_OC4_SetConfig+0xd8>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d003      	beq.n	8007acc <TIM_OC4_SetConfig+0x8c>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a15      	ldr	r2, [pc, #84]	; (8007b1c <TIM_OC4_SetConfig+0xdc>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d109      	bne.n	8007ae0 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ad2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	695b      	ldr	r3, [r3, #20]
 8007ad8:	019b      	lsls	r3, r3, #6
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	685a      	ldr	r2, [r3, #4]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	621a      	str	r2, [r3, #32]
}
 8007afa:	bf00      	nop
 8007afc:	371c      	adds	r7, #28
 8007afe:	46bd      	mov	sp, r7
 8007b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b04:	4770      	bx	lr
 8007b06:	bf00      	nop
 8007b08:	40012c00 	.word	0x40012c00
 8007b0c:	40013400 	.word	0x40013400
 8007b10:	40014000 	.word	0x40014000
 8007b14:	40014400 	.word	0x40014400
 8007b18:	40014800 	.word	0x40014800
 8007b1c:	40015000 	.word	0x40015000

08007b20 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b087      	sub	sp, #28
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a1b      	ldr	r3, [r3, #32]
 8007b3a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	4313      	orrs	r3, r2
 8007b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007b64:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	041b      	lsls	r3, r3, #16
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	4a19      	ldr	r2, [pc, #100]	; (8007bdc <TIM_OC5_SetConfig+0xbc>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d013      	beq.n	8007ba2 <TIM_OC5_SetConfig+0x82>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a18      	ldr	r2, [pc, #96]	; (8007be0 <TIM_OC5_SetConfig+0xc0>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d00f      	beq.n	8007ba2 <TIM_OC5_SetConfig+0x82>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a17      	ldr	r2, [pc, #92]	; (8007be4 <TIM_OC5_SetConfig+0xc4>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d00b      	beq.n	8007ba2 <TIM_OC5_SetConfig+0x82>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a16      	ldr	r2, [pc, #88]	; (8007be8 <TIM_OC5_SetConfig+0xc8>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d007      	beq.n	8007ba2 <TIM_OC5_SetConfig+0x82>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a15      	ldr	r2, [pc, #84]	; (8007bec <TIM_OC5_SetConfig+0xcc>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d003      	beq.n	8007ba2 <TIM_OC5_SetConfig+0x82>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a14      	ldr	r2, [pc, #80]	; (8007bf0 <TIM_OC5_SetConfig+0xd0>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d109      	bne.n	8007bb6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ba8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	695b      	ldr	r3, [r3, #20]
 8007bae:	021b      	lsls	r3, r3, #8
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	697a      	ldr	r2, [r7, #20]
 8007bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	68fa      	ldr	r2, [r7, #12]
 8007bc0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007bc2:	683b      	ldr	r3, [r7, #0]
 8007bc4:	685a      	ldr	r2, [r3, #4]
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	693a      	ldr	r2, [r7, #16]
 8007bce:	621a      	str	r2, [r3, #32]
}
 8007bd0:	bf00      	nop
 8007bd2:	371c      	adds	r7, #28
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr
 8007bdc:	40012c00 	.word	0x40012c00
 8007be0:	40013400 	.word	0x40013400
 8007be4:	40014000 	.word	0x40014000
 8007be8:	40014400 	.word	0x40014400
 8007bec:	40014800 	.word	0x40014800
 8007bf0:	40015000 	.word	0x40015000

08007bf4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b087      	sub	sp, #28
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a1b      	ldr	r3, [r3, #32]
 8007c02:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	685b      	ldr	r3, [r3, #4]
 8007c14:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	021b      	lsls	r3, r3, #8
 8007c2e:	68fa      	ldr	r2, [r7, #12]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007c3a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	051b      	lsls	r3, r3, #20
 8007c42:	693a      	ldr	r2, [r7, #16]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a1a      	ldr	r2, [pc, #104]	; (8007cb4 <TIM_OC6_SetConfig+0xc0>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d013      	beq.n	8007c78 <TIM_OC6_SetConfig+0x84>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a19      	ldr	r2, [pc, #100]	; (8007cb8 <TIM_OC6_SetConfig+0xc4>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d00f      	beq.n	8007c78 <TIM_OC6_SetConfig+0x84>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a18      	ldr	r2, [pc, #96]	; (8007cbc <TIM_OC6_SetConfig+0xc8>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d00b      	beq.n	8007c78 <TIM_OC6_SetConfig+0x84>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	4a17      	ldr	r2, [pc, #92]	; (8007cc0 <TIM_OC6_SetConfig+0xcc>)
 8007c64:	4293      	cmp	r3, r2
 8007c66:	d007      	beq.n	8007c78 <TIM_OC6_SetConfig+0x84>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	4a16      	ldr	r2, [pc, #88]	; (8007cc4 <TIM_OC6_SetConfig+0xd0>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d003      	beq.n	8007c78 <TIM_OC6_SetConfig+0x84>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	4a15      	ldr	r2, [pc, #84]	; (8007cc8 <TIM_OC6_SetConfig+0xd4>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d109      	bne.n	8007c8c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	695b      	ldr	r3, [r3, #20]
 8007c84:	029b      	lsls	r3, r3, #10
 8007c86:	697a      	ldr	r2, [r7, #20]
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	68fa      	ldr	r2, [r7, #12]
 8007c96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	685a      	ldr	r2, [r3, #4]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	621a      	str	r2, [r3, #32]
}
 8007ca6:	bf00      	nop
 8007ca8:	371c      	adds	r7, #28
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr
 8007cb2:	bf00      	nop
 8007cb4:	40012c00 	.word	0x40012c00
 8007cb8:	40013400 	.word	0x40013400
 8007cbc:	40014000 	.word	0x40014000
 8007cc0:	40014400 	.word	0x40014400
 8007cc4:	40014800 	.word	0x40014800
 8007cc8:	40015000 	.word	0x40015000

08007ccc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b087      	sub	sp, #28
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6a1b      	ldr	r3, [r3, #32]
 8007cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6a1b      	ldr	r3, [r3, #32]
 8007ce2:	f023 0201 	bic.w	r2, r3, #1
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	699b      	ldr	r3, [r3, #24]
 8007cee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007cf0:	693b      	ldr	r3, [r7, #16]
 8007cf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	011b      	lsls	r3, r3, #4
 8007cfc:	693a      	ldr	r2, [r7, #16]
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d02:	697b      	ldr	r3, [r7, #20]
 8007d04:	f023 030a 	bic.w	r3, r3, #10
 8007d08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d0a:	697a      	ldr	r2, [r7, #20]
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	697a      	ldr	r2, [r7, #20]
 8007d1c:	621a      	str	r2, [r3, #32]
}
 8007d1e:	bf00      	nop
 8007d20:	371c      	adds	r7, #28
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr

08007d2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d2a:	b480      	push	{r7}
 8007d2c:	b087      	sub	sp, #28
 8007d2e:	af00      	add	r7, sp, #0
 8007d30:	60f8      	str	r0, [r7, #12]
 8007d32:	60b9      	str	r1, [r7, #8]
 8007d34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	6a1b      	ldr	r3, [r3, #32]
 8007d3a:	f023 0210 	bic.w	r2, r3, #16
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	699b      	ldr	r3, [r3, #24]
 8007d46:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	6a1b      	ldr	r3, [r3, #32]
 8007d4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d54:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	031b      	lsls	r3, r3, #12
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d60:	693b      	ldr	r3, [r7, #16]
 8007d62:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007d66:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	011b      	lsls	r3, r3, #4
 8007d6c:	693a      	ldr	r2, [r7, #16]
 8007d6e:	4313      	orrs	r3, r2
 8007d70:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	697a      	ldr	r2, [r7, #20]
 8007d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	693a      	ldr	r2, [r7, #16]
 8007d7c:	621a      	str	r2, [r3, #32]
}
 8007d7e:	bf00      	nop
 8007d80:	371c      	adds	r7, #28
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d8a:	b480      	push	{r7}
 8007d8c:	b085      	sub	sp, #20
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
 8007d92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	689b      	ldr	r3, [r3, #8]
 8007d98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007da0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007da2:	683a      	ldr	r2, [r7, #0]
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	f043 0307 	orr.w	r3, r3, #7
 8007dac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	609a      	str	r2, [r3, #8]
}
 8007db4:	bf00      	nop
 8007db6:	3714      	adds	r7, #20
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr

08007dc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b087      	sub	sp, #28
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	60f8      	str	r0, [r7, #12]
 8007dc8:	60b9      	str	r1, [r7, #8]
 8007dca:	607a      	str	r2, [r7, #4]
 8007dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	689b      	ldr	r3, [r3, #8]
 8007dd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007dda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	021a      	lsls	r2, r3, #8
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	431a      	orrs	r2, r3
 8007de4:	68bb      	ldr	r3, [r7, #8]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	697a      	ldr	r2, [r7, #20]
 8007df2:	609a      	str	r2, [r3, #8]
}
 8007df4:	bf00      	nop
 8007df6:	371c      	adds	r7, #28
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfe:	4770      	bx	lr

08007e00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b087      	sub	sp, #28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	f003 031f 	and.w	r3, r3, #31
 8007e12:	2201      	movs	r2, #1
 8007e14:	fa02 f303 	lsl.w	r3, r2, r3
 8007e18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	6a1a      	ldr	r2, [r3, #32]
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	43db      	mvns	r3, r3
 8007e22:	401a      	ands	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6a1a      	ldr	r2, [r3, #32]
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	f003 031f 	and.w	r3, r3, #31
 8007e32:	6879      	ldr	r1, [r7, #4]
 8007e34:	fa01 f303 	lsl.w	r3, r1, r3
 8007e38:	431a      	orrs	r2, r3
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	621a      	str	r2, [r3, #32]
}
 8007e3e:	bf00      	nop
 8007e40:	371c      	adds	r7, #28
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr
	...

08007e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b085      	sub	sp, #20
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d101      	bne.n	8007e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e60:	2302      	movs	r3, #2
 8007e62:	e06d      	b.n	8007f40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2201      	movs	r2, #1
 8007e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2202      	movs	r2, #2
 8007e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a30      	ldr	r2, [pc, #192]	; (8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d009      	beq.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a2f      	ldr	r2, [pc, #188]	; (8007f50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d004      	beq.n	8007ea2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a2d      	ldr	r2, [pc, #180]	; (8007f54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d108      	bne.n	8007eb4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007ea8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007eba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	68fa      	ldr	r2, [r7, #12]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a1e      	ldr	r2, [pc, #120]	; (8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d01d      	beq.n	8007f14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ee0:	d018      	beq.n	8007f14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a1c      	ldr	r2, [pc, #112]	; (8007f58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d013      	beq.n	8007f14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a1a      	ldr	r2, [pc, #104]	; (8007f5c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d00e      	beq.n	8007f14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a15      	ldr	r2, [pc, #84]	; (8007f50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d009      	beq.n	8007f14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a16      	ldr	r2, [pc, #88]	; (8007f60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d004      	beq.n	8007f14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a11      	ldr	r2, [pc, #68]	; (8007f54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d10c      	bne.n	8007f2e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	689b      	ldr	r3, [r3, #8]
 8007f20:	68ba      	ldr	r2, [r7, #8]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	68ba      	ldr	r2, [r7, #8]
 8007f2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2201      	movs	r2, #1
 8007f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f3e:	2300      	movs	r3, #0
}
 8007f40:	4618      	mov	r0, r3
 8007f42:	3714      	adds	r7, #20
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr
 8007f4c:	40012c00 	.word	0x40012c00
 8007f50:	40013400 	.word	0x40013400
 8007f54:	40015000 	.word	0x40015000
 8007f58:	40000400 	.word	0x40000400
 8007f5c:	40000800 	.word	0x40000800
 8007f60:	40014000 	.word	0x40014000

08007f64 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b083      	sub	sp, #12
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f6c:	bf00      	nop
 8007f6e:	370c      	adds	r7, #12
 8007f70:	46bd      	mov	sp, r7
 8007f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f76:	4770      	bx	lr

08007f78 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f80:	bf00      	nop
 8007f82:	370c      	adds	r7, #12
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d101      	bne.n	8007fb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	e040      	b.n	8008034 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d106      	bne.n	8007fc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f7fa fa66 	bl	8002494 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2224      	movs	r2, #36	; 0x24
 8007fcc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f022 0201 	bic.w	r2, r2, #1
 8007fdc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007fde:	6878      	ldr	r0, [r7, #4]
 8007fe0:	f000 fc82 	bl	80088e8 <UART_SetConfig>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d101      	bne.n	8007fee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007fea:	2301      	movs	r3, #1
 8007fec:	e022      	b.n	8008034 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d002      	beq.n	8007ffc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 fe4a 	bl	8008c90 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	685a      	ldr	r2, [r3, #4]
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800800a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	689a      	ldr	r2, [r3, #8]
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800801a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f042 0201 	orr.w	r2, r2, #1
 800802a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 fed1 	bl	8008dd4 <UART_CheckIdleState>
 8008032:	4603      	mov	r3, r0
}
 8008034:	4618      	mov	r0, r3
 8008036:	3708      	adds	r7, #8
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b08a      	sub	sp, #40	; 0x28
 8008040:	af02      	add	r7, sp, #8
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	603b      	str	r3, [r7, #0]
 8008048:	4613      	mov	r3, r2
 800804a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008050:	2b20      	cmp	r3, #32
 8008052:	f040 8082 	bne.w	800815a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d002      	beq.n	8008062 <HAL_UART_Transmit+0x26>
 800805c:	88fb      	ldrh	r3, [r7, #6]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d101      	bne.n	8008066 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	e07a      	b.n	800815c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800806c:	2b01      	cmp	r3, #1
 800806e:	d101      	bne.n	8008074 <HAL_UART_Transmit+0x38>
 8008070:	2302      	movs	r3, #2
 8008072:	e073      	b.n	800815c <HAL_UART_Transmit+0x120>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2200      	movs	r2, #0
 8008080:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2221      	movs	r2, #33	; 0x21
 8008088:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800808a:	f7fa fb95 	bl	80027b8 <HAL_GetTick>
 800808e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	88fa      	ldrh	r2, [r7, #6]
 8008094:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	88fa      	ldrh	r2, [r7, #6]
 800809c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080a8:	d108      	bne.n	80080bc <HAL_UART_Transmit+0x80>
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	691b      	ldr	r3, [r3, #16]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d104      	bne.n	80080bc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80080b2:	2300      	movs	r3, #0
 80080b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	61bb      	str	r3, [r7, #24]
 80080ba:	e003      	b.n	80080c4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080c0:	2300      	movs	r3, #0
 80080c2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80080cc:	e02d      	b.n	800812a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	9300      	str	r3, [sp, #0]
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	2200      	movs	r2, #0
 80080d6:	2180      	movs	r1, #128	; 0x80
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f000 fec4 	bl	8008e66 <UART_WaitOnFlagUntilTimeout>
 80080de:	4603      	mov	r3, r0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d001      	beq.n	80080e8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80080e4:	2303      	movs	r3, #3
 80080e6:	e039      	b.n	800815c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10b      	bne.n	8008106 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080ee:	69bb      	ldr	r3, [r7, #24]
 80080f0:	881a      	ldrh	r2, [r3, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080fa:	b292      	uxth	r2, r2
 80080fc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	3302      	adds	r3, #2
 8008102:	61bb      	str	r3, [r7, #24]
 8008104:	e008      	b.n	8008118 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	781a      	ldrb	r2, [r3, #0]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	b292      	uxth	r2, r2
 8008110:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	3301      	adds	r3, #1
 8008116:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800811e:	b29b      	uxth	r3, r3
 8008120:	3b01      	subs	r3, #1
 8008122:	b29a      	uxth	r2, r3
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008130:	b29b      	uxth	r3, r3
 8008132:	2b00      	cmp	r3, #0
 8008134:	d1cb      	bne.n	80080ce <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	9300      	str	r3, [sp, #0]
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	2200      	movs	r2, #0
 800813e:	2140      	movs	r1, #64	; 0x40
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f000 fe90 	bl	8008e66 <UART_WaitOnFlagUntilTimeout>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d001      	beq.n	8008150 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800814c:	2303      	movs	r3, #3
 800814e:	e005      	b.n	800815c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2220      	movs	r2, #32
 8008154:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8008156:	2300      	movs	r3, #0
 8008158:	e000      	b.n	800815c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800815a:	2302      	movs	r3, #2
  }
}
 800815c:	4618      	mov	r0, r3
 800815e:	3720      	adds	r7, #32
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b08a      	sub	sp, #40	; 0x28
 8008168:	af02      	add	r7, sp, #8
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	60b9      	str	r1, [r7, #8]
 800816e:	603b      	str	r3, [r7, #0]
 8008170:	4613      	mov	r3, r2
 8008172:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008178:	2b20      	cmp	r3, #32
 800817a:	f040 80bf 	bne.w	80082fc <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d002      	beq.n	800818a <HAL_UART_Receive+0x26>
 8008184:	88fb      	ldrh	r3, [r7, #6]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d101      	bne.n	800818e <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e0b7      	b.n	80082fe <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008194:	2b01      	cmp	r3, #1
 8008196:	d101      	bne.n	800819c <HAL_UART_Receive+0x38>
 8008198:	2302      	movs	r3, #2
 800819a:	e0b0      	b.n	80082fe <HAL_UART_Receive+0x19a>
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2222      	movs	r2, #34	; 0x22
 80081b0:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2200      	movs	r2, #0
 80081b6:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081b8:	f7fa fafe 	bl	80027b8 <HAL_GetTick>
 80081bc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	88fa      	ldrh	r2, [r7, #6]
 80081c2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	88fa      	ldrh	r2, [r7, #6]
 80081ca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081d6:	d10e      	bne.n	80081f6 <HAL_UART_Receive+0x92>
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	691b      	ldr	r3, [r3, #16]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d105      	bne.n	80081ec <HAL_UART_Receive+0x88>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80081e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081ea:	e02d      	b.n	8008248 <HAL_UART_Receive+0xe4>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	22ff      	movs	r2, #255	; 0xff
 80081f0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80081f4:	e028      	b.n	8008248 <HAL_UART_Receive+0xe4>
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d10d      	bne.n	800821a <HAL_UART_Receive+0xb6>
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	691b      	ldr	r3, [r3, #16]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d104      	bne.n	8008210 <HAL_UART_Receive+0xac>
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	22ff      	movs	r2, #255	; 0xff
 800820a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800820e:	e01b      	b.n	8008248 <HAL_UART_Receive+0xe4>
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	227f      	movs	r2, #127	; 0x7f
 8008214:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008218:	e016      	b.n	8008248 <HAL_UART_Receive+0xe4>
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008222:	d10d      	bne.n	8008240 <HAL_UART_Receive+0xdc>
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d104      	bne.n	8008236 <HAL_UART_Receive+0xd2>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	227f      	movs	r2, #127	; 0x7f
 8008230:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008234:	e008      	b.n	8008248 <HAL_UART_Receive+0xe4>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	223f      	movs	r2, #63	; 0x3f
 800823a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800823e:	e003      	b.n	8008248 <HAL_UART_Receive+0xe4>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800824e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008258:	d108      	bne.n	800826c <HAL_UART_Receive+0x108>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	691b      	ldr	r3, [r3, #16]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d104      	bne.n	800826c <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8008262:	2300      	movs	r3, #0
 8008264:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	61bb      	str	r3, [r7, #24]
 800826a:	e003      	b.n	8008274 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008270:	2300      	movs	r3, #0
 8008272:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2200      	movs	r2, #0
 8008278:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800827c:	e033      	b.n	80082e6 <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	2200      	movs	r2, #0
 8008286:	2120      	movs	r1, #32
 8008288:	68f8      	ldr	r0, [r7, #12]
 800828a:	f000 fdec 	bl	8008e66 <UART_WaitOnFlagUntilTimeout>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d001      	beq.n	8008298 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8008294:	2303      	movs	r3, #3
 8008296:	e032      	b.n	80082fe <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8008298:	69fb      	ldr	r3, [r7, #28]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d10c      	bne.n	80082b8 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80082a4:	b29a      	uxth	r2, r3
 80082a6:	8a7b      	ldrh	r3, [r7, #18]
 80082a8:	4013      	ands	r3, r2
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	3302      	adds	r3, #2
 80082b4:	61bb      	str	r3, [r7, #24]
 80082b6:	e00d      	b.n	80082d4 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80082be:	b29b      	uxth	r3, r3
 80082c0:	b2da      	uxtb	r2, r3
 80082c2:	8a7b      	ldrh	r3, [r7, #18]
 80082c4:	b2db      	uxtb	r3, r3
 80082c6:	4013      	ands	r3, r2
 80082c8:	b2da      	uxtb	r2, r3
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	3301      	adds	r3, #1
 80082d2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80082da:	b29b      	uxth	r3, r3
 80082dc:	3b01      	subs	r3, #1
 80082de:	b29a      	uxth	r2, r3
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1c5      	bne.n	800827e <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2220      	movs	r2, #32
 80082f6:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80082f8:	2300      	movs	r3, #0
 80082fa:	e000      	b.n	80082fe <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 80082fc:	2302      	movs	r3, #2
  }
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3720      	adds	r7, #32
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008306:	b580      	push	{r7, lr}
 8008308:	b084      	sub	sp, #16
 800830a:	af00      	add	r7, sp, #0
 800830c:	60f8      	str	r0, [r7, #12]
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	4613      	mov	r3, r2
 8008312:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008318:	2b20      	cmp	r3, #32
 800831a:	d12c      	bne.n	8008376 <HAL_UART_Receive_IT+0x70>
  {
    if ((pData == NULL) || (Size == 0U))
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d002      	beq.n	8008328 <HAL_UART_Receive_IT+0x22>
 8008322:	88fb      	ldrh	r3, [r7, #6]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d101      	bne.n	800832c <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 8008328:	2301      	movs	r3, #1
 800832a:	e025      	b.n	8008378 <HAL_UART_Receive_IT+0x72>
    }

    __HAL_LOCK(huart);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8008332:	2b01      	cmp	r3, #1
 8008334:	d101      	bne.n	800833a <HAL_UART_Receive_IT+0x34>
 8008336:	2302      	movs	r3, #2
 8008338:	e01e      	b.n	8008378 <HAL_UART_Receive_IT+0x72>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008352:	2b00      	cmp	r3, #0
 8008354:	d007      	beq.n	8008366 <HAL_UART_Receive_IT+0x60>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008364:	601a      	str	r2, [r3, #0]
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8008366:	88fb      	ldrh	r3, [r7, #6]
 8008368:	461a      	mov	r2, r3
 800836a:	68b9      	ldr	r1, [r7, #8]
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f000 fdf7 	bl	8008f60 <UART_Start_Receive_IT>
 8008372:	4603      	mov	r3, r0
 8008374:	e000      	b.n	8008378 <HAL_UART_Receive_IT+0x72>
  }
  else
  {
    return HAL_BUSY;
 8008376:	2302      	movs	r3, #2
  }
}
 8008378:	4618      	mov	r0, r3
 800837a:	3710      	adds	r7, #16
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}

08008380 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b082      	sub	sp, #8
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008396:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	689a      	ldr	r2, [r3, #8]
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f022 0201 	bic.w	r2, r2, #1
 80083a6:	609a      	str	r2, [r3, #8]

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d107      	bne.n	80083c0 <HAL_UART_AbortReceive_IT+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f022 0210 	bic.w	r2, r2, #16
 80083be:	601a      	str	r2, [r3, #0]
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083ca:	2b40      	cmp	r3, #64	; 0x40
 80083cc:	d13c      	bne.n	8008448 <HAL_UART_AbortReceive_IT+0xc8>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	689a      	ldr	r2, [r3, #8]
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083dc:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d013      	beq.n	800840e <HAL_UART_AbortReceive_IT+0x8e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083ea:	4a24      	ldr	r2, [pc, #144]	; (800847c <HAL_UART_AbortReceive_IT+0xfc>)
 80083ec:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7fc fd2e 	bl	8004e54 <HAL_DMA_Abort_IT>
 80083f8:	4603      	mov	r3, r0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d038      	beq.n	8008470 <HAL_UART_AbortReceive_IT+0xf0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008404:	687a      	ldr	r2, [r7, #4]
 8008406:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8008408:	4610      	mov	r0, r2
 800840a:	4798      	blx	r3
 800840c:	e030      	b.n	8008470 <HAL_UART_AbortReceive_IT+0xf0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2200      	movs	r2, #0
 8008412:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2200      	movs	r2, #0
 800841a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	220f      	movs	r2, #15
 8008422:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	699a      	ldr	r2, [r3, #24]
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	f042 0208 	orr.w	r2, r2, #8
 8008432:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2220      	movs	r2, #32
 8008438:	67da      	str	r2, [r3, #124]	; 0x7c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fa3b 	bl	80088bc <HAL_UART_AbortReceiveCpltCallback>
 8008446:	e013      	b.n	8008470 <HAL_UART_AbortReceive_IT+0xf0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	2200      	movs	r2, #0
 8008454:	655a      	str	r2, [r3, #84]	; 0x54

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	220f      	movs	r2, #15
 800845c:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2220      	movs	r2, #32
 8008462:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2200      	movs	r2, #0
 8008468:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fa26 	bl	80088bc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	3708      	adds	r7, #8
 8008476:	46bd      	mov	sp, r7
 8008478:	bd80      	pop	{r7, pc}
 800847a:	bf00      	nop
 800847c:	080090fb 	.word	0x080090fb

08008480 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b088      	sub	sp, #32
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80084a0:	69fa      	ldr	r2, [r7, #28]
 80084a2:	f640 030f 	movw	r3, #2063	; 0x80f
 80084a6:	4013      	ands	r3, r2
 80084a8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d113      	bne.n	80084d8 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	f003 0320 	and.w	r3, r3, #32
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d00e      	beq.n	80084d8 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80084ba:	69bb      	ldr	r3, [r7, #24]
 80084bc:	f003 0320 	and.w	r3, r3, #32
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d009      	beq.n	80084d8 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f000 81cd 	beq.w	8008868 <HAL_UART_IRQHandler+0x3e8>
      {
        huart->RxISR(huart);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	4798      	blx	r3
      }
      return;
 80084d6:	e1c7      	b.n	8008868 <HAL_UART_IRQHandler+0x3e8>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f000 80e3 	beq.w	80086a6 <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80084e0:	697b      	ldr	r3, [r7, #20]
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d105      	bne.n	80084f6 <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80084ea:	69ba      	ldr	r2, [r7, #24]
 80084ec:	4ba5      	ldr	r3, [pc, #660]	; (8008784 <HAL_UART_IRQHandler+0x304>)
 80084ee:	4013      	ands	r3, r2
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	f000 80d8 	beq.w	80086a6 <HAL_UART_IRQHandler+0x226>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	f003 0301 	and.w	r3, r3, #1
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d010      	beq.n	8008522 <HAL_UART_IRQHandler+0xa2>
 8008500:	69bb      	ldr	r3, [r7, #24]
 8008502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008506:	2b00      	cmp	r3, #0
 8008508:	d00b      	beq.n	8008522 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2201      	movs	r2, #1
 8008510:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008518:	f043 0201 	orr.w	r2, r3, #1
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008522:	69fb      	ldr	r3, [r7, #28]
 8008524:	f003 0302 	and.w	r3, r3, #2
 8008528:	2b00      	cmp	r3, #0
 800852a:	d010      	beq.n	800854e <HAL_UART_IRQHandler+0xce>
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	f003 0301 	and.w	r3, r3, #1
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00b      	beq.n	800854e <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2202      	movs	r2, #2
 800853c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008544:	f043 0204 	orr.w	r2, r3, #4
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800854e:	69fb      	ldr	r3, [r7, #28]
 8008550:	f003 0304 	and.w	r3, r3, #4
 8008554:	2b00      	cmp	r3, #0
 8008556:	d010      	beq.n	800857a <HAL_UART_IRQHandler+0xfa>
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	2b00      	cmp	r3, #0
 8008560:	d00b      	beq.n	800857a <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	2204      	movs	r2, #4
 8008568:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008570:	f043 0202 	orr.w	r2, r3, #2
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800857a:	69fb      	ldr	r3, [r7, #28]
 800857c:	f003 0308 	and.w	r3, r3, #8
 8008580:	2b00      	cmp	r3, #0
 8008582:	d015      	beq.n	80085b0 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008584:	69bb      	ldr	r3, [r7, #24]
 8008586:	f003 0320 	and.w	r3, r3, #32
 800858a:	2b00      	cmp	r3, #0
 800858c:	d104      	bne.n	8008598 <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008594:	2b00      	cmp	r3, #0
 8008596:	d00b      	beq.n	80085b0 <HAL_UART_IRQHandler+0x130>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2208      	movs	r2, #8
 800859e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085a6:	f043 0208 	orr.w	r2, r3, #8
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d011      	beq.n	80085de <HAL_UART_IRQHandler+0x15e>
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00c      	beq.n	80085de <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80085cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085d4:	f043 0220 	orr.w	r2, r3, #32
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 8141 	beq.w	800886c <HAL_UART_IRQHandler+0x3ec>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80085ea:	69fb      	ldr	r3, [r7, #28]
 80085ec:	f003 0320 	and.w	r3, r3, #32
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d00c      	beq.n	800860e <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80085f4:	69bb      	ldr	r3, [r7, #24]
 80085f6:	f003 0320 	and.w	r3, r3, #32
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d007      	beq.n	800860e <HAL_UART_IRQHandler+0x18e>
      {
        if (huart->RxISR != NULL)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008602:	2b00      	cmp	r3, #0
 8008604:	d003      	beq.n	800860e <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800860a:	6878      	ldr	r0, [r7, #4]
 800860c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008614:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008620:	2b40      	cmp	r3, #64	; 0x40
 8008622:	d004      	beq.n	800862e <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800862a:	2b00      	cmp	r3, #0
 800862c:	d031      	beq.n	8008692 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 fd1e 	bl	8009070 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800863e:	2b40      	cmp	r3, #64	; 0x40
 8008640:	d123      	bne.n	800868a <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	689a      	ldr	r2, [r3, #8]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008650:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008656:	2b00      	cmp	r3, #0
 8008658:	d013      	beq.n	8008682 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800865e:	4a4a      	ldr	r2, [pc, #296]	; (8008788 <HAL_UART_IRQHandler+0x308>)
 8008660:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008666:	4618      	mov	r0, r3
 8008668:	f7fc fbf4 	bl	8004e54 <HAL_DMA_Abort_IT>
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d017      	beq.n	80086a2 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800867c:	4610      	mov	r0, r2
 800867e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008680:	e00f      	b.n	80086a2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 f910 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008688:	e00b      	b.n	80086a2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f000 f90c 	bl	80088a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008690:	e007      	b.n	80086a2 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008692:	6878      	ldr	r0, [r7, #4]
 8008694:	f000 f908 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 80086a0:	e0e4      	b.n	800886c <HAL_UART_IRQHandler+0x3ec>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086a2:	bf00      	nop
    return;
 80086a4:	e0e2      	b.n	800886c <HAL_UART_IRQHandler+0x3ec>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	f040 80a7 	bne.w	80087fe <HAL_UART_IRQHandler+0x37e>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	f003 0310 	and.w	r3, r3, #16
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	f000 80a1 	beq.w	80087fe <HAL_UART_IRQHandler+0x37e>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80086bc:	69bb      	ldr	r3, [r7, #24]
 80086be:	f003 0310 	and.w	r3, r3, #16
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	f000 809b 	beq.w	80087fe <HAL_UART_IRQHandler+0x37e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2210      	movs	r2, #16
 80086ce:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	689b      	ldr	r3, [r3, #8]
 80086d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086da:	2b40      	cmp	r3, #64	; 0x40
 80086dc:	d156      	bne.n	800878c <HAL_UART_IRQHandler+0x30c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80086e8:	893b      	ldrh	r3, [r7, #8]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f000 80c0 	beq.w	8008870 <HAL_UART_IRQHandler+0x3f0>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80086f6:	893a      	ldrh	r2, [r7, #8]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	f080 80b9 	bcs.w	8008870 <HAL_UART_IRQHandler+0x3f0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	893a      	ldrh	r2, [r7, #8]
 8008702:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800870a:	699b      	ldr	r3, [r3, #24]
 800870c:	2b20      	cmp	r3, #32
 800870e:	d02a      	beq.n	8008766 <HAL_UART_IRQHandler+0x2e6>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800871e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	689a      	ldr	r2, [r3, #8]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f022 0201 	bic.w	r2, r2, #1
 800872e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	689a      	ldr	r2, [r3, #8]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800873e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2220      	movs	r2, #32
 8008744:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	681a      	ldr	r2, [r3, #0]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f022 0210 	bic.w	r2, r2, #16
 800875a:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008760:	4618      	mov	r0, r3
 8008762:	f7fc fb3e 	bl	8004de2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008772:	b29b      	uxth	r3, r3
 8008774:	1ad3      	subs	r3, r2, r3
 8008776:	b29b      	uxth	r3, r3
 8008778:	4619      	mov	r1, r3
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f000 f8a8 	bl	80088d0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8008780:	e076      	b.n	8008870 <HAL_UART_IRQHandler+0x3f0>
 8008782:	bf00      	nop
 8008784:	04000120 	.word	0x04000120
 8008788:	080090cf 	.word	0x080090cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008798:	b29b      	uxth	r3, r3
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d064      	beq.n	8008874 <HAL_UART_IRQHandler+0x3f4>
          &&(nb_rx_data > 0U) )
 80087aa:	897b      	ldrh	r3, [r7, #10]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d061      	beq.n	8008874 <HAL_UART_IRQHandler+0x3f4>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80087be:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	689a      	ldr	r2, [r3, #8]
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f022 0201 	bic.w	r2, r2, #1
 80087ce:	609a      	str	r2, [r3, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2220      	movs	r2, #32
 80087d4:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2200      	movs	r2, #0
 80087da:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	2200      	movs	r2, #0
 80087e0:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	681a      	ldr	r2, [r3, #0]
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	f022 0210 	bic.w	r2, r2, #16
 80087f0:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80087f2:	897b      	ldrh	r3, [r7, #10]
 80087f4:	4619      	mov	r1, r3
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 f86a 	bl	80088d0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80087fc:	e03a      	b.n	8008874 <HAL_UART_IRQHandler+0x3f4>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80087fe:	69fb      	ldr	r3, [r7, #28]
 8008800:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008804:	2b00      	cmp	r3, #0
 8008806:	d00d      	beq.n	8008824 <HAL_UART_IRQHandler+0x3a4>
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800880e:	2b00      	cmp	r3, #0
 8008810:	d008      	beq.n	8008824 <HAL_UART_IRQHandler+0x3a4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800881a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f000 fd7d 	bl	800931c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008822:	e02a      	b.n	800887a <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800882a:	2b00      	cmp	r3, #0
 800882c:	d00d      	beq.n	800884a <HAL_UART_IRQHandler+0x3ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008834:	2b00      	cmp	r3, #0
 8008836:	d008      	beq.n	800884a <HAL_UART_IRQHandler+0x3ca>
  {
    if (huart->TxISR != NULL)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800883c:	2b00      	cmp	r3, #0
 800883e:	d01b      	beq.n	8008878 <HAL_UART_IRQHandler+0x3f8>
    {
      huart->TxISR(huart);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	4798      	blx	r3
    }
    return;
 8008848:	e016      	b.n	8008878 <HAL_UART_IRQHandler+0x3f8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008850:	2b00      	cmp	r3, #0
 8008852:	d012      	beq.n	800887a <HAL_UART_IRQHandler+0x3fa>
 8008854:	69bb      	ldr	r3, [r7, #24]
 8008856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800885a:	2b00      	cmp	r3, #0
 800885c:	d00d      	beq.n	800887a <HAL_UART_IRQHandler+0x3fa>
  {
    UART_EndTransmit_IT(huart);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 fc6f 	bl	8009142 <UART_EndTransmit_IT>
    return;
 8008864:	bf00      	nop
 8008866:	e008      	b.n	800887a <HAL_UART_IRQHandler+0x3fa>
      return;
 8008868:	bf00      	nop
 800886a:	e006      	b.n	800887a <HAL_UART_IRQHandler+0x3fa>
    return;
 800886c:	bf00      	nop
 800886e:	e004      	b.n	800887a <HAL_UART_IRQHandler+0x3fa>
      return;
 8008870:	bf00      	nop
 8008872:	e002      	b.n	800887a <HAL_UART_IRQHandler+0x3fa>
      return;
 8008874:	bf00      	nop
 8008876:	e000      	b.n	800887a <HAL_UART_IRQHandler+0x3fa>
    return;
 8008878:	bf00      	nop
  }

}
 800887a:	3720      	adds	r7, #32
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008888:	bf00      	nop
 800888a:	370c      	adds	r7, #12
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008894:	b480      	push	{r7}
 8008896:	b083      	sub	sp, #12
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800889c:	bf00      	nop
 800889e:	370c      	adds	r7, #12
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088b0:	bf00      	nop
 80088b2:	370c      	adds	r7, #12
 80088b4:	46bd      	mov	sp, r7
 80088b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ba:	4770      	bx	lr

080088bc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80088c4:	bf00      	nop
 80088c6:	370c      	adds	r7, #12
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr

080088d0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b083      	sub	sp, #12
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	460b      	mov	r3, r1
 80088da:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088dc:	bf00      	nop
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b088      	sub	sp, #32
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80088f0:	2300      	movs	r3, #0
 80088f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	689a      	ldr	r2, [r3, #8]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	691b      	ldr	r3, [r3, #16]
 80088fc:	431a      	orrs	r2, r3
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	695b      	ldr	r3, [r3, #20]
 8008902:	431a      	orrs	r2, r3
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	69db      	ldr	r3, [r3, #28]
 8008908:	4313      	orrs	r3, r2
 800890a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	4baa      	ldr	r3, [pc, #680]	; (8008bbc <UART_SetConfig+0x2d4>)
 8008914:	4013      	ands	r3, r2
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	6812      	ldr	r2, [r2, #0]
 800891a:	6979      	ldr	r1, [r7, #20]
 800891c:	430b      	orrs	r3, r1
 800891e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	68da      	ldr	r2, [r3, #12]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	430a      	orrs	r2, r1
 8008934:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	699b      	ldr	r3, [r3, #24]
 800893a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6a1b      	ldr	r3, [r3, #32]
 8008940:	697a      	ldr	r2, [r7, #20]
 8008942:	4313      	orrs	r3, r2
 8008944:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	697a      	ldr	r2, [r7, #20]
 8008956:	430a      	orrs	r2, r1
 8008958:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a98      	ldr	r2, [pc, #608]	; (8008bc0 <UART_SetConfig+0x2d8>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d121      	bne.n	80089a8 <UART_SetConfig+0xc0>
 8008964:	4b97      	ldr	r3, [pc, #604]	; (8008bc4 <UART_SetConfig+0x2dc>)
 8008966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008968:	f003 0303 	and.w	r3, r3, #3
 800896c:	2b03      	cmp	r3, #3
 800896e:	d817      	bhi.n	80089a0 <UART_SetConfig+0xb8>
 8008970:	a201      	add	r2, pc, #4	; (adr r2, 8008978 <UART_SetConfig+0x90>)
 8008972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008976:	bf00      	nop
 8008978:	08008989 	.word	0x08008989
 800897c:	08008995 	.word	0x08008995
 8008980:	0800899b 	.word	0x0800899b
 8008984:	0800898f 	.word	0x0800898f
 8008988:	2301      	movs	r3, #1
 800898a:	77fb      	strb	r3, [r7, #31]
 800898c:	e0b2      	b.n	8008af4 <UART_SetConfig+0x20c>
 800898e:	2302      	movs	r3, #2
 8008990:	77fb      	strb	r3, [r7, #31]
 8008992:	e0af      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008994:	2304      	movs	r3, #4
 8008996:	77fb      	strb	r3, [r7, #31]
 8008998:	e0ac      	b.n	8008af4 <UART_SetConfig+0x20c>
 800899a:	2308      	movs	r3, #8
 800899c:	77fb      	strb	r3, [r7, #31]
 800899e:	e0a9      	b.n	8008af4 <UART_SetConfig+0x20c>
 80089a0:	2310      	movs	r3, #16
 80089a2:	77fb      	strb	r3, [r7, #31]
 80089a4:	bf00      	nop
 80089a6:	e0a5      	b.n	8008af4 <UART_SetConfig+0x20c>
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a86      	ldr	r2, [pc, #536]	; (8008bc8 <UART_SetConfig+0x2e0>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d123      	bne.n	80089fa <UART_SetConfig+0x112>
 80089b2:	4b84      	ldr	r3, [pc, #528]	; (8008bc4 <UART_SetConfig+0x2dc>)
 80089b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80089ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089be:	d012      	beq.n	80089e6 <UART_SetConfig+0xfe>
 80089c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80089c4:	d802      	bhi.n	80089cc <UART_SetConfig+0xe4>
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d007      	beq.n	80089da <UART_SetConfig+0xf2>
 80089ca:	e012      	b.n	80089f2 <UART_SetConfig+0x10a>
 80089cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80089d0:	d00c      	beq.n	80089ec <UART_SetConfig+0x104>
 80089d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80089d6:	d003      	beq.n	80089e0 <UART_SetConfig+0xf8>
 80089d8:	e00b      	b.n	80089f2 <UART_SetConfig+0x10a>
 80089da:	2300      	movs	r3, #0
 80089dc:	77fb      	strb	r3, [r7, #31]
 80089de:	e089      	b.n	8008af4 <UART_SetConfig+0x20c>
 80089e0:	2302      	movs	r3, #2
 80089e2:	77fb      	strb	r3, [r7, #31]
 80089e4:	e086      	b.n	8008af4 <UART_SetConfig+0x20c>
 80089e6:	2304      	movs	r3, #4
 80089e8:	77fb      	strb	r3, [r7, #31]
 80089ea:	e083      	b.n	8008af4 <UART_SetConfig+0x20c>
 80089ec:	2308      	movs	r3, #8
 80089ee:	77fb      	strb	r3, [r7, #31]
 80089f0:	e080      	b.n	8008af4 <UART_SetConfig+0x20c>
 80089f2:	2310      	movs	r3, #16
 80089f4:	77fb      	strb	r3, [r7, #31]
 80089f6:	bf00      	nop
 80089f8:	e07c      	b.n	8008af4 <UART_SetConfig+0x20c>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a73      	ldr	r2, [pc, #460]	; (8008bcc <UART_SetConfig+0x2e4>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d123      	bne.n	8008a4c <UART_SetConfig+0x164>
 8008a04:	4b6f      	ldr	r3, [pc, #444]	; (8008bc4 <UART_SetConfig+0x2dc>)
 8008a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a08:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008a0c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008a10:	d012      	beq.n	8008a38 <UART_SetConfig+0x150>
 8008a12:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008a16:	d802      	bhi.n	8008a1e <UART_SetConfig+0x136>
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d007      	beq.n	8008a2c <UART_SetConfig+0x144>
 8008a1c:	e012      	b.n	8008a44 <UART_SetConfig+0x15c>
 8008a1e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008a22:	d00c      	beq.n	8008a3e <UART_SetConfig+0x156>
 8008a24:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008a28:	d003      	beq.n	8008a32 <UART_SetConfig+0x14a>
 8008a2a:	e00b      	b.n	8008a44 <UART_SetConfig+0x15c>
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	77fb      	strb	r3, [r7, #31]
 8008a30:	e060      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a32:	2302      	movs	r3, #2
 8008a34:	77fb      	strb	r3, [r7, #31]
 8008a36:	e05d      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a38:	2304      	movs	r3, #4
 8008a3a:	77fb      	strb	r3, [r7, #31]
 8008a3c:	e05a      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a3e:	2308      	movs	r3, #8
 8008a40:	77fb      	strb	r3, [r7, #31]
 8008a42:	e057      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a44:	2310      	movs	r3, #16
 8008a46:	77fb      	strb	r3, [r7, #31]
 8008a48:	bf00      	nop
 8008a4a:	e053      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a5f      	ldr	r2, [pc, #380]	; (8008bd0 <UART_SetConfig+0x2e8>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d123      	bne.n	8008a9e <UART_SetConfig+0x1b6>
 8008a56:	4b5b      	ldr	r3, [pc, #364]	; (8008bc4 <UART_SetConfig+0x2dc>)
 8008a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a5a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008a5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a62:	d012      	beq.n	8008a8a <UART_SetConfig+0x1a2>
 8008a64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008a68:	d802      	bhi.n	8008a70 <UART_SetConfig+0x188>
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d007      	beq.n	8008a7e <UART_SetConfig+0x196>
 8008a6e:	e012      	b.n	8008a96 <UART_SetConfig+0x1ae>
 8008a70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008a74:	d00c      	beq.n	8008a90 <UART_SetConfig+0x1a8>
 8008a76:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008a7a:	d003      	beq.n	8008a84 <UART_SetConfig+0x19c>
 8008a7c:	e00b      	b.n	8008a96 <UART_SetConfig+0x1ae>
 8008a7e:	2300      	movs	r3, #0
 8008a80:	77fb      	strb	r3, [r7, #31]
 8008a82:	e037      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a84:	2302      	movs	r3, #2
 8008a86:	77fb      	strb	r3, [r7, #31]
 8008a88:	e034      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a8a:	2304      	movs	r3, #4
 8008a8c:	77fb      	strb	r3, [r7, #31]
 8008a8e:	e031      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a90:	2308      	movs	r3, #8
 8008a92:	77fb      	strb	r3, [r7, #31]
 8008a94:	e02e      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a96:	2310      	movs	r3, #16
 8008a98:	77fb      	strb	r3, [r7, #31]
 8008a9a:	bf00      	nop
 8008a9c:	e02a      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a4c      	ldr	r2, [pc, #304]	; (8008bd4 <UART_SetConfig+0x2ec>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d123      	bne.n	8008af0 <UART_SetConfig+0x208>
 8008aa8:	4b46      	ldr	r3, [pc, #280]	; (8008bc4 <UART_SetConfig+0x2dc>)
 8008aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aac:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008ab0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008ab4:	d012      	beq.n	8008adc <UART_SetConfig+0x1f4>
 8008ab6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008aba:	d802      	bhi.n	8008ac2 <UART_SetConfig+0x1da>
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d007      	beq.n	8008ad0 <UART_SetConfig+0x1e8>
 8008ac0:	e012      	b.n	8008ae8 <UART_SetConfig+0x200>
 8008ac2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008ac6:	d00c      	beq.n	8008ae2 <UART_SetConfig+0x1fa>
 8008ac8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008acc:	d003      	beq.n	8008ad6 <UART_SetConfig+0x1ee>
 8008ace:	e00b      	b.n	8008ae8 <UART_SetConfig+0x200>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	77fb      	strb	r3, [r7, #31]
 8008ad4:	e00e      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008ad6:	2302      	movs	r3, #2
 8008ad8:	77fb      	strb	r3, [r7, #31]
 8008ada:	e00b      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008adc:	2304      	movs	r3, #4
 8008ade:	77fb      	strb	r3, [r7, #31]
 8008ae0:	e008      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008ae2:	2308      	movs	r3, #8
 8008ae4:	77fb      	strb	r3, [r7, #31]
 8008ae6:	e005      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008ae8:	2310      	movs	r3, #16
 8008aea:	77fb      	strb	r3, [r7, #31]
 8008aec:	bf00      	nop
 8008aee:	e001      	b.n	8008af4 <UART_SetConfig+0x20c>
 8008af0:	2310      	movs	r3, #16
 8008af2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	69db      	ldr	r3, [r3, #28]
 8008af8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008afc:	d16e      	bne.n	8008bdc <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8008afe:	7ffb      	ldrb	r3, [r7, #31]
 8008b00:	2b08      	cmp	r3, #8
 8008b02:	d828      	bhi.n	8008b56 <UART_SetConfig+0x26e>
 8008b04:	a201      	add	r2, pc, #4	; (adr r2, 8008b0c <UART_SetConfig+0x224>)
 8008b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b0a:	bf00      	nop
 8008b0c:	08008b31 	.word	0x08008b31
 8008b10:	08008b39 	.word	0x08008b39
 8008b14:	08008b41 	.word	0x08008b41
 8008b18:	08008b57 	.word	0x08008b57
 8008b1c:	08008b47 	.word	0x08008b47
 8008b20:	08008b57 	.word	0x08008b57
 8008b24:	08008b57 	.word	0x08008b57
 8008b28:	08008b57 	.word	0x08008b57
 8008b2c:	08008b4f 	.word	0x08008b4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b30:	f7fd fd86 	bl	8006640 <HAL_RCC_GetPCLK1Freq>
 8008b34:	61b8      	str	r0, [r7, #24]
        break;
 8008b36:	e013      	b.n	8008b60 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b38:	f7fd fda4 	bl	8006684 <HAL_RCC_GetPCLK2Freq>
 8008b3c:	61b8      	str	r0, [r7, #24]
        break;
 8008b3e:	e00f      	b.n	8008b60 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b40:	4b25      	ldr	r3, [pc, #148]	; (8008bd8 <UART_SetConfig+0x2f0>)
 8008b42:	61bb      	str	r3, [r7, #24]
        break;
 8008b44:	e00c      	b.n	8008b60 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b46:	f7fd fd05 	bl	8006554 <HAL_RCC_GetSysClockFreq>
 8008b4a:	61b8      	str	r0, [r7, #24]
        break;
 8008b4c:	e008      	b.n	8008b60 <UART_SetConfig+0x278>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b52:	61bb      	str	r3, [r7, #24]
        break;
 8008b54:	e004      	b.n	8008b60 <UART_SetConfig+0x278>
      default:
        pclk = 0U;
 8008b56:	2300      	movs	r3, #0
 8008b58:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	77bb      	strb	r3, [r7, #30]
        break;
 8008b5e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f000 8086 	beq.w	8008c74 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b68:	69bb      	ldr	r3, [r7, #24]
 8008b6a:	005a      	lsls	r2, r3, #1
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	085b      	lsrs	r3, r3, #1
 8008b72:	441a      	add	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	2b0f      	cmp	r3, #15
 8008b84:	d916      	bls.n	8008bb4 <UART_SetConfig+0x2cc>
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b8c:	d212      	bcs.n	8008bb4 <UART_SetConfig+0x2cc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	f023 030f 	bic.w	r3, r3, #15
 8008b96:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	085b      	lsrs	r3, r3, #1
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	f003 0307 	and.w	r3, r3, #7
 8008ba2:	b29a      	uxth	r2, r3
 8008ba4:	89fb      	ldrh	r3, [r7, #14]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	89fa      	ldrh	r2, [r7, #14]
 8008bb0:	60da      	str	r2, [r3, #12]
 8008bb2:	e05f      	b.n	8008c74 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	77bb      	strb	r3, [r7, #30]
 8008bb8:	e05c      	b.n	8008c74 <UART_SetConfig+0x38c>
 8008bba:	bf00      	nop
 8008bbc:	efff69f3 	.word	0xefff69f3
 8008bc0:	40013800 	.word	0x40013800
 8008bc4:	40021000 	.word	0x40021000
 8008bc8:	40004400 	.word	0x40004400
 8008bcc:	40004800 	.word	0x40004800
 8008bd0:	40004c00 	.word	0x40004c00
 8008bd4:	40005000 	.word	0x40005000
 8008bd8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 8008bdc:	7ffb      	ldrb	r3, [r7, #31]
 8008bde:	2b08      	cmp	r3, #8
 8008be0:	d827      	bhi.n	8008c32 <UART_SetConfig+0x34a>
 8008be2:	a201      	add	r2, pc, #4	; (adr r2, 8008be8 <UART_SetConfig+0x300>)
 8008be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008be8:	08008c0d 	.word	0x08008c0d
 8008bec:	08008c15 	.word	0x08008c15
 8008bf0:	08008c1d 	.word	0x08008c1d
 8008bf4:	08008c33 	.word	0x08008c33
 8008bf8:	08008c23 	.word	0x08008c23
 8008bfc:	08008c33 	.word	0x08008c33
 8008c00:	08008c33 	.word	0x08008c33
 8008c04:	08008c33 	.word	0x08008c33
 8008c08:	08008c2b 	.word	0x08008c2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c0c:	f7fd fd18 	bl	8006640 <HAL_RCC_GetPCLK1Freq>
 8008c10:	61b8      	str	r0, [r7, #24]
        break;
 8008c12:	e013      	b.n	8008c3c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c14:	f7fd fd36 	bl	8006684 <HAL_RCC_GetPCLK2Freq>
 8008c18:	61b8      	str	r0, [r7, #24]
        break;
 8008c1a:	e00f      	b.n	8008c3c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c1c:	4b1b      	ldr	r3, [pc, #108]	; (8008c8c <UART_SetConfig+0x3a4>)
 8008c1e:	61bb      	str	r3, [r7, #24]
        break;
 8008c20:	e00c      	b.n	8008c3c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c22:	f7fd fc97 	bl	8006554 <HAL_RCC_GetSysClockFreq>
 8008c26:	61b8      	str	r0, [r7, #24]
        break;
 8008c28:	e008      	b.n	8008c3c <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c2e:	61bb      	str	r3, [r7, #24]
        break;
 8008c30:	e004      	b.n	8008c3c <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8008c32:	2300      	movs	r3, #0
 8008c34:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008c36:	2301      	movs	r3, #1
 8008c38:	77bb      	strb	r3, [r7, #30]
        break;
 8008c3a:	bf00      	nop
    }

    if (pclk != 0U)
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d018      	beq.n	8008c74 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	085a      	lsrs	r2, r3, #1
 8008c48:	69bb      	ldr	r3, [r7, #24]
 8008c4a:	441a      	add	r2, r3
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	2b0f      	cmp	r3, #15
 8008c5c:	d908      	bls.n	8008c70 <UART_SetConfig+0x388>
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c64:	d204      	bcs.n	8008c70 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = usartdiv;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	693a      	ldr	r2, [r7, #16]
 8008c6c:	60da      	str	r2, [r3, #12]
 8008c6e:	e001      	b.n	8008c74 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8008c70:	2301      	movs	r3, #1
 8008c72:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8008c80:	7fbb      	ldrb	r3, [r7, #30]
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3720      	adds	r7, #32
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	007a1200 	.word	0x007a1200

08008c90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b083      	sub	sp, #12
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c9c:	f003 0301 	and.w	r3, r3, #1
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d00a      	beq.n	8008cba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	430a      	orrs	r2, r1
 8008cb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cbe:	f003 0302 	and.w	r3, r3, #2
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00a      	beq.n	8008cdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	685b      	ldr	r3, [r3, #4]
 8008ccc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	430a      	orrs	r2, r1
 8008cda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce0:	f003 0304 	and.w	r3, r3, #4
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d00a      	beq.n	8008cfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d02:	f003 0308 	and.w	r3, r3, #8
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d00a      	beq.n	8008d20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	685b      	ldr	r3, [r3, #4]
 8008d10:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d24:	f003 0310 	and.w	r3, r3, #16
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d00a      	beq.n	8008d42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	689b      	ldr	r3, [r3, #8]
 8008d32:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	430a      	orrs	r2, r1
 8008d40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d46:	f003 0320 	and.w	r3, r3, #32
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d00a      	beq.n	8008d64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	430a      	orrs	r2, r1
 8008d62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d01a      	beq.n	8008da6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	430a      	orrs	r2, r1
 8008d84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d8e:	d10a      	bne.n	8008da6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	430a      	orrs	r2, r1
 8008da4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008daa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00a      	beq.n	8008dc8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	430a      	orrs	r2, r1
 8008dc6:	605a      	str	r2, [r3, #4]
  }
}
 8008dc8:	bf00      	nop
 8008dca:	370c      	adds	r7, #12
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd2:	4770      	bx	lr

08008dd4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b086      	sub	sp, #24
 8008dd8:	af02      	add	r7, sp, #8
 8008dda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008de4:	f7f9 fce8 	bl	80027b8 <HAL_GetTick>
 8008de8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f003 0308 	and.w	r3, r3, #8
 8008df4:	2b08      	cmp	r3, #8
 8008df6:	d10e      	bne.n	8008e16 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008df8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008dfc:	9300      	str	r3, [sp, #0]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2200      	movs	r2, #0
 8008e02:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f82d 	bl	8008e66 <UART_WaitOnFlagUntilTimeout>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d001      	beq.n	8008e16 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e12:	2303      	movs	r3, #3
 8008e14:	e023      	b.n	8008e5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f003 0304 	and.w	r3, r3, #4
 8008e20:	2b04      	cmp	r3, #4
 8008e22:	d10e      	bne.n	8008e42 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e24:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 f817 	bl	8008e66 <UART_WaitOnFlagUntilTimeout>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d001      	beq.n	8008e42 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e3e:	2303      	movs	r3, #3
 8008e40:	e00d      	b.n	8008e5e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	2220      	movs	r2, #32
 8008e46:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2220      	movs	r2, #32
 8008e4c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008e5c:	2300      	movs	r3, #0
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}

08008e66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e66:	b580      	push	{r7, lr}
 8008e68:	b084      	sub	sp, #16
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	60f8      	str	r0, [r7, #12]
 8008e6e:	60b9      	str	r1, [r7, #8]
 8008e70:	603b      	str	r3, [r7, #0]
 8008e72:	4613      	mov	r3, r2
 8008e74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e76:	e05e      	b.n	8008f36 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e78:	69bb      	ldr	r3, [r7, #24]
 8008e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e7e:	d05a      	beq.n	8008f36 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e80:	f7f9 fc9a 	bl	80027b8 <HAL_GetTick>
 8008e84:	4602      	mov	r2, r0
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	1ad3      	subs	r3, r2, r3
 8008e8a:	69ba      	ldr	r2, [r7, #24]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d302      	bcc.n	8008e96 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e90:	69bb      	ldr	r3, [r7, #24]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d11b      	bne.n	8008ece <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008ea4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	689a      	ldr	r2, [r3, #8]
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	f022 0201 	bic.w	r2, r2, #1
 8008eb4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2220      	movs	r2, #32
 8008ec0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	e043      	b.n	8008f56 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	f003 0304 	and.w	r3, r3, #4
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d02c      	beq.n	8008f36 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	69db      	ldr	r3, [r3, #28]
 8008ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ee6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008eea:	d124      	bne.n	8008f36 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008ef4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008f04:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	689a      	ldr	r2, [r3, #8]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f022 0201 	bic.w	r2, r2, #1
 8008f14:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2220      	movs	r2, #32
 8008f1a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2220      	movs	r2, #32
 8008f20:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	2220      	movs	r2, #32
 8008f26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	2200      	movs	r2, #0
 8008f2e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008f32:	2303      	movs	r3, #3
 8008f34:	e00f      	b.n	8008f56 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	69da      	ldr	r2, [r3, #28]
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	4013      	ands	r3, r2
 8008f40:	68ba      	ldr	r2, [r7, #8]
 8008f42:	429a      	cmp	r2, r3
 8008f44:	bf0c      	ite	eq
 8008f46:	2301      	moveq	r3, #1
 8008f48:	2300      	movne	r3, #0
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	461a      	mov	r2, r3
 8008f4e:	79fb      	ldrb	r3, [r7, #7]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d091      	beq.n	8008e78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3710      	adds	r7, #16
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	bd80      	pop	{r7, pc}
	...

08008f60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b085      	sub	sp, #20
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	60f8      	str	r0, [r7, #12]
 8008f68:	60b9      	str	r1, [r7, #8]
 8008f6a:	4613      	mov	r3, r2
 8008f6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	68ba      	ldr	r2, [r7, #8]
 8008f72:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	88fa      	ldrh	r2, [r7, #6]
 8008f78:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	88fa      	ldrh	r2, [r7, #6]
 8008f80:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	2200      	movs	r2, #0
 8008f88:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	689b      	ldr	r3, [r3, #8]
 8008f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f92:	d10e      	bne.n	8008fb2 <UART_Start_Receive_IT+0x52>
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	691b      	ldr	r3, [r3, #16]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d105      	bne.n	8008fa8 <UART_Start_Receive_IT+0x48>
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008fa2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008fa6:	e02d      	b.n	8009004 <UART_Start_Receive_IT+0xa4>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	22ff      	movs	r2, #255	; 0xff
 8008fac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008fb0:	e028      	b.n	8009004 <UART_Start_Receive_IT+0xa4>
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10d      	bne.n	8008fd6 <UART_Start_Receive_IT+0x76>
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	691b      	ldr	r3, [r3, #16]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d104      	bne.n	8008fcc <UART_Start_Receive_IT+0x6c>
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	22ff      	movs	r2, #255	; 0xff
 8008fc6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008fca:	e01b      	b.n	8009004 <UART_Start_Receive_IT+0xa4>
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	227f      	movs	r2, #127	; 0x7f
 8008fd0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008fd4:	e016      	b.n	8009004 <UART_Start_Receive_IT+0xa4>
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008fde:	d10d      	bne.n	8008ffc <UART_Start_Receive_IT+0x9c>
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d104      	bne.n	8008ff2 <UART_Start_Receive_IT+0x92>
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	227f      	movs	r2, #127	; 0x7f
 8008fec:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008ff0:	e008      	b.n	8009004 <UART_Start_Receive_IT+0xa4>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	223f      	movs	r2, #63	; 0x3f
 8008ff6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008ffa:	e003      	b.n	8009004 <UART_Start_Receive_IT+0xa4>
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2200      	movs	r2, #0
 8009000:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2222      	movs	r2, #34	; 0x22
 8009010:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	689a      	ldr	r2, [r3, #8]
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f042 0201 	orr.w	r2, r2, #1
 8009020:	609a      	str	r2, [r3, #8]

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800902a:	d107      	bne.n	800903c <UART_Start_Receive_IT+0xdc>
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d103      	bne.n	800903c <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	4a0c      	ldr	r2, [pc, #48]	; (8009068 <UART_Start_Receive_IT+0x108>)
 8009038:	665a      	str	r2, [r3, #100]	; 0x64
 800903a:	e002      	b.n	8009042 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	4a0b      	ldr	r2, [pc, #44]	; (800906c <UART_Start_Receive_IT+0x10c>)
 8009040:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	681a      	ldr	r2, [r3, #0]
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8009058:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800905a:	2300      	movs	r3, #0
}
 800905c:	4618      	mov	r0, r3
 800905e:	3714      	adds	r7, #20
 8009060:	46bd      	mov	sp, r7
 8009062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009066:	4770      	bx	lr
 8009068:	08009249 	.word	0x08009249
 800906c:	08009175 	.word	0x08009175

08009070 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009070:	b480      	push	{r7}
 8009072:	b083      	sub	sp, #12
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009086:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	689a      	ldr	r2, [r3, #8]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f022 0201 	bic.w	r2, r2, #1
 8009096:	609a      	str	r2, [r3, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800909c:	2b01      	cmp	r3, #1
 800909e:	d107      	bne.n	80090b0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f022 0210 	bic.w	r2, r2, #16
 80090ae:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2220      	movs	r2, #32
 80090b4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2200      	movs	r2, #0
 80090c0:	665a      	str	r2, [r3, #100]	; 0x64
}
 80090c2:	bf00      	nop
 80090c4:	370c      	adds	r7, #12
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b084      	sub	sp, #16
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2200      	movs	r2, #0
 80090e0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	2200      	movs	r2, #0
 80090e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090ec:	68f8      	ldr	r0, [r7, #12]
 80090ee:	f7ff fbdb 	bl	80088a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090f2:	bf00      	nop
 80090f4:	3710      	adds	r7, #16
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b084      	sub	sp, #16
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009106:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	2200      	movs	r2, #0
 800910c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	220f      	movs	r2, #15
 8009116:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	699a      	ldr	r2, [r3, #24]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f042 0208 	orr.w	r2, r2, #8
 8009126:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2220      	movs	r2, #32
 800912c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2200      	movs	r2, #0
 8009132:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8009134:	68f8      	ldr	r0, [r7, #12]
 8009136:	f7ff fbc1 	bl	80088bc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800913a:	bf00      	nop
 800913c:	3710      	adds	r7, #16
 800913e:	46bd      	mov	sp, r7
 8009140:	bd80      	pop	{r7, pc}

08009142 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b082      	sub	sp, #8
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009158:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2220      	movs	r2, #32
 800915e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2200      	movs	r2, #0
 8009164:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f7ff fb8a 	bl	8008880 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800916c:	bf00      	nop
 800916e:	3708      	adds	r7, #8
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009182:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009188:	2b22      	cmp	r3, #34	; 0x22
 800918a:	d151      	bne.n	8009230 <UART_RxISR_8BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009192:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009194:	89bb      	ldrh	r3, [r7, #12]
 8009196:	b2d9      	uxtb	r1, r3
 8009198:	89fb      	ldrh	r3, [r7, #14]
 800919a:	b2da      	uxtb	r2, r3
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091a0:	400a      	ands	r2, r1
 80091a2:	b2d2      	uxtb	r2, r2
 80091a4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091aa:	1c5a      	adds	r2, r3, #1
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80091b6:	b29b      	uxth	r3, r3
 80091b8:	3b01      	subs	r3, #1
 80091ba:	b29a      	uxth	r2, r3
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80091c8:	b29b      	uxth	r3, r3
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d138      	bne.n	8009240 <UART_RxISR_8BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80091dc:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	689a      	ldr	r2, [r3, #8]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f022 0201 	bic.w	r2, r2, #1
 80091ec:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	2220      	movs	r2, #32
 80091f2:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2200      	movs	r2, #0
 80091f8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d10f      	bne.n	8009222 <UART_RxISR_8BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	681a      	ldr	r2, [r3, #0]
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f022 0210 	bic.w	r2, r2, #16
 8009210:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009218:	4619      	mov	r1, r3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f7ff fb58 	bl	80088d0 <HAL_UARTEx_RxEventCallback>
 8009220:	e002      	b.n	8009228 <UART_RxISR_8BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f7ff fb36 	bl	8008894 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2200      	movs	r2, #0
 800922c:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800922e:	e007      	b.n	8009240 <UART_RxISR_8BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	699a      	ldr	r2, [r3, #24]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f042 0208 	orr.w	r2, r2, #8
 800923e:	619a      	str	r2, [r3, #24]
}
 8009240:	bf00      	nop
 8009242:	3710      	adds	r7, #16
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}

08009248 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b084      	sub	sp, #16
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009256:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800925c:	2b22      	cmp	r3, #34	; 0x22
 800925e:	d151      	bne.n	8009304 <UART_RxISR_16BIT+0xbc>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009266:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800926c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800926e:	89ba      	ldrh	r2, [r7, #12]
 8009270:	89fb      	ldrh	r3, [r7, #14]
 8009272:	4013      	ands	r3, r2
 8009274:	b29a      	uxth	r2, r3
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800927e:	1c9a      	adds	r2, r3, #2
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800928a:	b29b      	uxth	r3, r3
 800928c:	3b01      	subs	r3, #1
 800928e:	b29a      	uxth	r2, r3
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800929c:	b29b      	uxth	r3, r3
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d138      	bne.n	8009314 <UART_RxISR_16BIT+0xcc>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80092b0:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	689a      	ldr	r2, [r3, #8]
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f022 0201 	bic.w	r2, r2, #1
 80092c0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2220      	movs	r2, #32
 80092c6:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2200      	movs	r2, #0
 80092cc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d10f      	bne.n	80092f6 <UART_RxISR_16BIT+0xae>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	681a      	ldr	r2, [r3, #0]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f022 0210 	bic.w	r2, r2, #16
 80092e4:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80092ec:	4619      	mov	r1, r3
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7ff faee 	bl	80088d0 <HAL_UARTEx_RxEventCallback>
 80092f4:	e002      	b.n	80092fc <UART_RxISR_16BIT+0xb4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f7ff facc 	bl	8008894 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	661a      	str	r2, [r3, #96]	; 0x60
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009302:	e007      	b.n	8009314 <UART_RxISR_16BIT+0xcc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	699a      	ldr	r2, [r3, #24]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f042 0208 	orr.w	r2, r2, #8
 8009312:	619a      	str	r2, [r3, #24]
}
 8009314:	bf00      	nop
 8009316:	3710      	adds	r7, #16
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}

0800931c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <__errno>:
 8009330:	4b01      	ldr	r3, [pc, #4]	; (8009338 <__errno+0x8>)
 8009332:	6818      	ldr	r0, [r3, #0]
 8009334:	4770      	bx	lr
 8009336:	bf00      	nop
 8009338:	20000a28 	.word	0x20000a28

0800933c <__libc_init_array>:
 800933c:	b570      	push	{r4, r5, r6, lr}
 800933e:	4e0d      	ldr	r6, [pc, #52]	; (8009374 <__libc_init_array+0x38>)
 8009340:	4c0d      	ldr	r4, [pc, #52]	; (8009378 <__libc_init_array+0x3c>)
 8009342:	1ba4      	subs	r4, r4, r6
 8009344:	10a4      	asrs	r4, r4, #2
 8009346:	2500      	movs	r5, #0
 8009348:	42a5      	cmp	r5, r4
 800934a:	d109      	bne.n	8009360 <__libc_init_array+0x24>
 800934c:	4e0b      	ldr	r6, [pc, #44]	; (800937c <__libc_init_array+0x40>)
 800934e:	4c0c      	ldr	r4, [pc, #48]	; (8009380 <__libc_init_array+0x44>)
 8009350:	f001 ff20 	bl	800b194 <_init>
 8009354:	1ba4      	subs	r4, r4, r6
 8009356:	10a4      	asrs	r4, r4, #2
 8009358:	2500      	movs	r5, #0
 800935a:	42a5      	cmp	r5, r4
 800935c:	d105      	bne.n	800936a <__libc_init_array+0x2e>
 800935e:	bd70      	pop	{r4, r5, r6, pc}
 8009360:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009364:	4798      	blx	r3
 8009366:	3501      	adds	r5, #1
 8009368:	e7ee      	b.n	8009348 <__libc_init_array+0xc>
 800936a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800936e:	4798      	blx	r3
 8009370:	3501      	adds	r5, #1
 8009372:	e7f2      	b.n	800935a <__libc_init_array+0x1e>
 8009374:	0800b788 	.word	0x0800b788
 8009378:	0800b788 	.word	0x0800b788
 800937c:	0800b788 	.word	0x0800b788
 8009380:	0800b78c 	.word	0x0800b78c

08009384 <__itoa>:
 8009384:	1e93      	subs	r3, r2, #2
 8009386:	2b22      	cmp	r3, #34	; 0x22
 8009388:	b510      	push	{r4, lr}
 800938a:	460c      	mov	r4, r1
 800938c:	d904      	bls.n	8009398 <__itoa+0x14>
 800938e:	2300      	movs	r3, #0
 8009390:	700b      	strb	r3, [r1, #0]
 8009392:	461c      	mov	r4, r3
 8009394:	4620      	mov	r0, r4
 8009396:	bd10      	pop	{r4, pc}
 8009398:	2a0a      	cmp	r2, #10
 800939a:	d109      	bne.n	80093b0 <__itoa+0x2c>
 800939c:	2800      	cmp	r0, #0
 800939e:	da07      	bge.n	80093b0 <__itoa+0x2c>
 80093a0:	232d      	movs	r3, #45	; 0x2d
 80093a2:	700b      	strb	r3, [r1, #0]
 80093a4:	4240      	negs	r0, r0
 80093a6:	2101      	movs	r1, #1
 80093a8:	4421      	add	r1, r4
 80093aa:	f000 fecb 	bl	800a144 <__utoa>
 80093ae:	e7f1      	b.n	8009394 <__itoa+0x10>
 80093b0:	2100      	movs	r1, #0
 80093b2:	e7f9      	b.n	80093a8 <__itoa+0x24>

080093b4 <itoa>:
 80093b4:	f7ff bfe6 	b.w	8009384 <__itoa>

080093b8 <memset>:
 80093b8:	4402      	add	r2, r0
 80093ba:	4603      	mov	r3, r0
 80093bc:	4293      	cmp	r3, r2
 80093be:	d100      	bne.n	80093c2 <memset+0xa>
 80093c0:	4770      	bx	lr
 80093c2:	f803 1b01 	strb.w	r1, [r3], #1
 80093c6:	e7f9      	b.n	80093bc <memset+0x4>

080093c8 <strcpy>:
 80093c8:	4603      	mov	r3, r0
 80093ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80093ce:	f803 2b01 	strb.w	r2, [r3], #1
 80093d2:	2a00      	cmp	r2, #0
 80093d4:	d1f9      	bne.n	80093ca <strcpy+0x2>
 80093d6:	4770      	bx	lr

080093d8 <sulp>:
 80093d8:	b570      	push	{r4, r5, r6, lr}
 80093da:	4604      	mov	r4, r0
 80093dc:	460d      	mov	r5, r1
 80093de:	ec45 4b10 	vmov	d0, r4, r5
 80093e2:	4616      	mov	r6, r2
 80093e4:	f001 fd00 	bl	800ade8 <__ulp>
 80093e8:	ec51 0b10 	vmov	r0, r1, d0
 80093ec:	b17e      	cbz	r6, 800940e <sulp+0x36>
 80093ee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80093f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	dd09      	ble.n	800940e <sulp+0x36>
 80093fa:	051b      	lsls	r3, r3, #20
 80093fc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009400:	2400      	movs	r4, #0
 8009402:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009406:	4622      	mov	r2, r4
 8009408:	462b      	mov	r3, r5
 800940a:	f7f7 f8b3 	bl	8000574 <__aeabi_dmul>
 800940e:	bd70      	pop	{r4, r5, r6, pc}

08009410 <_strtod_l>:
 8009410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009414:	461f      	mov	r7, r3
 8009416:	b0a1      	sub	sp, #132	; 0x84
 8009418:	2300      	movs	r3, #0
 800941a:	4681      	mov	r9, r0
 800941c:	4638      	mov	r0, r7
 800941e:	460e      	mov	r6, r1
 8009420:	9217      	str	r2, [sp, #92]	; 0x5c
 8009422:	931c      	str	r3, [sp, #112]	; 0x70
 8009424:	f001 f9f5 	bl	800a812 <__localeconv_l>
 8009428:	4680      	mov	r8, r0
 800942a:	6800      	ldr	r0, [r0, #0]
 800942c:	f7f6 fede 	bl	80001ec <strlen>
 8009430:	f04f 0a00 	mov.w	sl, #0
 8009434:	4604      	mov	r4, r0
 8009436:	f04f 0b00 	mov.w	fp, #0
 800943a:	961b      	str	r6, [sp, #108]	; 0x6c
 800943c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800943e:	781a      	ldrb	r2, [r3, #0]
 8009440:	2a0d      	cmp	r2, #13
 8009442:	d832      	bhi.n	80094aa <_strtod_l+0x9a>
 8009444:	2a09      	cmp	r2, #9
 8009446:	d236      	bcs.n	80094b6 <_strtod_l+0xa6>
 8009448:	2a00      	cmp	r2, #0
 800944a:	d03e      	beq.n	80094ca <_strtod_l+0xba>
 800944c:	2300      	movs	r3, #0
 800944e:	930d      	str	r3, [sp, #52]	; 0x34
 8009450:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8009452:	782b      	ldrb	r3, [r5, #0]
 8009454:	2b30      	cmp	r3, #48	; 0x30
 8009456:	f040 80ac 	bne.w	80095b2 <_strtod_l+0x1a2>
 800945a:	786b      	ldrb	r3, [r5, #1]
 800945c:	2b58      	cmp	r3, #88	; 0x58
 800945e:	d001      	beq.n	8009464 <_strtod_l+0x54>
 8009460:	2b78      	cmp	r3, #120	; 0x78
 8009462:	d167      	bne.n	8009534 <_strtod_l+0x124>
 8009464:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009466:	9301      	str	r3, [sp, #4]
 8009468:	ab1c      	add	r3, sp, #112	; 0x70
 800946a:	9300      	str	r3, [sp, #0]
 800946c:	9702      	str	r7, [sp, #8]
 800946e:	ab1d      	add	r3, sp, #116	; 0x74
 8009470:	4a88      	ldr	r2, [pc, #544]	; (8009694 <_strtod_l+0x284>)
 8009472:	a91b      	add	r1, sp, #108	; 0x6c
 8009474:	4648      	mov	r0, r9
 8009476:	f000 fef2 	bl	800a25e <__gethex>
 800947a:	f010 0407 	ands.w	r4, r0, #7
 800947e:	4606      	mov	r6, r0
 8009480:	d005      	beq.n	800948e <_strtod_l+0x7e>
 8009482:	2c06      	cmp	r4, #6
 8009484:	d12b      	bne.n	80094de <_strtod_l+0xce>
 8009486:	3501      	adds	r5, #1
 8009488:	2300      	movs	r3, #0
 800948a:	951b      	str	r5, [sp, #108]	; 0x6c
 800948c:	930d      	str	r3, [sp, #52]	; 0x34
 800948e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009490:	2b00      	cmp	r3, #0
 8009492:	f040 859a 	bne.w	8009fca <_strtod_l+0xbba>
 8009496:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009498:	b1e3      	cbz	r3, 80094d4 <_strtod_l+0xc4>
 800949a:	4652      	mov	r2, sl
 800949c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80094a0:	ec43 2b10 	vmov	d0, r2, r3
 80094a4:	b021      	add	sp, #132	; 0x84
 80094a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094aa:	2a2b      	cmp	r2, #43	; 0x2b
 80094ac:	d015      	beq.n	80094da <_strtod_l+0xca>
 80094ae:	2a2d      	cmp	r2, #45	; 0x2d
 80094b0:	d004      	beq.n	80094bc <_strtod_l+0xac>
 80094b2:	2a20      	cmp	r2, #32
 80094b4:	d1ca      	bne.n	800944c <_strtod_l+0x3c>
 80094b6:	3301      	adds	r3, #1
 80094b8:	931b      	str	r3, [sp, #108]	; 0x6c
 80094ba:	e7bf      	b.n	800943c <_strtod_l+0x2c>
 80094bc:	2201      	movs	r2, #1
 80094be:	920d      	str	r2, [sp, #52]	; 0x34
 80094c0:	1c5a      	adds	r2, r3, #1
 80094c2:	921b      	str	r2, [sp, #108]	; 0x6c
 80094c4:	785b      	ldrb	r3, [r3, #1]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d1c2      	bne.n	8009450 <_strtod_l+0x40>
 80094ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094cc:	961b      	str	r6, [sp, #108]	; 0x6c
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	f040 8579 	bne.w	8009fc6 <_strtod_l+0xbb6>
 80094d4:	4652      	mov	r2, sl
 80094d6:	465b      	mov	r3, fp
 80094d8:	e7e2      	b.n	80094a0 <_strtod_l+0x90>
 80094da:	2200      	movs	r2, #0
 80094dc:	e7ef      	b.n	80094be <_strtod_l+0xae>
 80094de:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80094e0:	b13a      	cbz	r2, 80094f2 <_strtod_l+0xe2>
 80094e2:	2135      	movs	r1, #53	; 0x35
 80094e4:	a81e      	add	r0, sp, #120	; 0x78
 80094e6:	f001 fd77 	bl	800afd8 <__copybits>
 80094ea:	991c      	ldr	r1, [sp, #112]	; 0x70
 80094ec:	4648      	mov	r0, r9
 80094ee:	f001 f9e3 	bl	800a8b8 <_Bfree>
 80094f2:	3c01      	subs	r4, #1
 80094f4:	2c04      	cmp	r4, #4
 80094f6:	d806      	bhi.n	8009506 <_strtod_l+0xf6>
 80094f8:	e8df f004 	tbb	[pc, r4]
 80094fc:	1714030a 	.word	0x1714030a
 8009500:	0a          	.byte	0x0a
 8009501:	00          	.byte	0x00
 8009502:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8009506:	0730      	lsls	r0, r6, #28
 8009508:	d5c1      	bpl.n	800948e <_strtod_l+0x7e>
 800950a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800950e:	e7be      	b.n	800948e <_strtod_l+0x7e>
 8009510:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8009514:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009516:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800951a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800951e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009522:	e7f0      	b.n	8009506 <_strtod_l+0xf6>
 8009524:	f8df b170 	ldr.w	fp, [pc, #368]	; 8009698 <_strtod_l+0x288>
 8009528:	e7ed      	b.n	8009506 <_strtod_l+0xf6>
 800952a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800952e:	f04f 3aff 	mov.w	sl, #4294967295
 8009532:	e7e8      	b.n	8009506 <_strtod_l+0xf6>
 8009534:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009536:	1c5a      	adds	r2, r3, #1
 8009538:	921b      	str	r2, [sp, #108]	; 0x6c
 800953a:	785b      	ldrb	r3, [r3, #1]
 800953c:	2b30      	cmp	r3, #48	; 0x30
 800953e:	d0f9      	beq.n	8009534 <_strtod_l+0x124>
 8009540:	2b00      	cmp	r3, #0
 8009542:	d0a4      	beq.n	800948e <_strtod_l+0x7e>
 8009544:	2301      	movs	r3, #1
 8009546:	2500      	movs	r5, #0
 8009548:	9306      	str	r3, [sp, #24]
 800954a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800954c:	9308      	str	r3, [sp, #32]
 800954e:	9507      	str	r5, [sp, #28]
 8009550:	9505      	str	r5, [sp, #20]
 8009552:	220a      	movs	r2, #10
 8009554:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009556:	7807      	ldrb	r7, [r0, #0]
 8009558:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800955c:	b2d9      	uxtb	r1, r3
 800955e:	2909      	cmp	r1, #9
 8009560:	d929      	bls.n	80095b6 <_strtod_l+0x1a6>
 8009562:	4622      	mov	r2, r4
 8009564:	f8d8 1000 	ldr.w	r1, [r8]
 8009568:	f001 fdea 	bl	800b140 <strncmp>
 800956c:	2800      	cmp	r0, #0
 800956e:	d031      	beq.n	80095d4 <_strtod_l+0x1c4>
 8009570:	2000      	movs	r0, #0
 8009572:	9c05      	ldr	r4, [sp, #20]
 8009574:	9004      	str	r0, [sp, #16]
 8009576:	463b      	mov	r3, r7
 8009578:	4602      	mov	r2, r0
 800957a:	2b65      	cmp	r3, #101	; 0x65
 800957c:	d001      	beq.n	8009582 <_strtod_l+0x172>
 800957e:	2b45      	cmp	r3, #69	; 0x45
 8009580:	d114      	bne.n	80095ac <_strtod_l+0x19c>
 8009582:	b924      	cbnz	r4, 800958e <_strtod_l+0x17e>
 8009584:	b910      	cbnz	r0, 800958c <_strtod_l+0x17c>
 8009586:	9b06      	ldr	r3, [sp, #24]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d09e      	beq.n	80094ca <_strtod_l+0xba>
 800958c:	2400      	movs	r4, #0
 800958e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8009590:	1c73      	adds	r3, r6, #1
 8009592:	931b      	str	r3, [sp, #108]	; 0x6c
 8009594:	7873      	ldrb	r3, [r6, #1]
 8009596:	2b2b      	cmp	r3, #43	; 0x2b
 8009598:	d078      	beq.n	800968c <_strtod_l+0x27c>
 800959a:	2b2d      	cmp	r3, #45	; 0x2d
 800959c:	d070      	beq.n	8009680 <_strtod_l+0x270>
 800959e:	f04f 0c00 	mov.w	ip, #0
 80095a2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80095a6:	2f09      	cmp	r7, #9
 80095a8:	d97c      	bls.n	80096a4 <_strtod_l+0x294>
 80095aa:	961b      	str	r6, [sp, #108]	; 0x6c
 80095ac:	f04f 0e00 	mov.w	lr, #0
 80095b0:	e09a      	b.n	80096e8 <_strtod_l+0x2d8>
 80095b2:	2300      	movs	r3, #0
 80095b4:	e7c7      	b.n	8009546 <_strtod_l+0x136>
 80095b6:	9905      	ldr	r1, [sp, #20]
 80095b8:	2908      	cmp	r1, #8
 80095ba:	bfdd      	ittte	le
 80095bc:	9907      	ldrle	r1, [sp, #28]
 80095be:	fb02 3301 	mlale	r3, r2, r1, r3
 80095c2:	9307      	strle	r3, [sp, #28]
 80095c4:	fb02 3505 	mlagt	r5, r2, r5, r3
 80095c8:	9b05      	ldr	r3, [sp, #20]
 80095ca:	3001      	adds	r0, #1
 80095cc:	3301      	adds	r3, #1
 80095ce:	9305      	str	r3, [sp, #20]
 80095d0:	901b      	str	r0, [sp, #108]	; 0x6c
 80095d2:	e7bf      	b.n	8009554 <_strtod_l+0x144>
 80095d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095d6:	191a      	adds	r2, r3, r4
 80095d8:	921b      	str	r2, [sp, #108]	; 0x6c
 80095da:	9a05      	ldr	r2, [sp, #20]
 80095dc:	5d1b      	ldrb	r3, [r3, r4]
 80095de:	2a00      	cmp	r2, #0
 80095e0:	d037      	beq.n	8009652 <_strtod_l+0x242>
 80095e2:	9c05      	ldr	r4, [sp, #20]
 80095e4:	4602      	mov	r2, r0
 80095e6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80095ea:	2909      	cmp	r1, #9
 80095ec:	d913      	bls.n	8009616 <_strtod_l+0x206>
 80095ee:	2101      	movs	r1, #1
 80095f0:	9104      	str	r1, [sp, #16]
 80095f2:	e7c2      	b.n	800957a <_strtod_l+0x16a>
 80095f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80095f6:	1c5a      	adds	r2, r3, #1
 80095f8:	921b      	str	r2, [sp, #108]	; 0x6c
 80095fa:	785b      	ldrb	r3, [r3, #1]
 80095fc:	3001      	adds	r0, #1
 80095fe:	2b30      	cmp	r3, #48	; 0x30
 8009600:	d0f8      	beq.n	80095f4 <_strtod_l+0x1e4>
 8009602:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8009606:	2a08      	cmp	r2, #8
 8009608:	f200 84e4 	bhi.w	8009fd4 <_strtod_l+0xbc4>
 800960c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800960e:	9208      	str	r2, [sp, #32]
 8009610:	4602      	mov	r2, r0
 8009612:	2000      	movs	r0, #0
 8009614:	4604      	mov	r4, r0
 8009616:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800961a:	f100 0101 	add.w	r1, r0, #1
 800961e:	d012      	beq.n	8009646 <_strtod_l+0x236>
 8009620:	440a      	add	r2, r1
 8009622:	eb00 0c04 	add.w	ip, r0, r4
 8009626:	4621      	mov	r1, r4
 8009628:	270a      	movs	r7, #10
 800962a:	458c      	cmp	ip, r1
 800962c:	d113      	bne.n	8009656 <_strtod_l+0x246>
 800962e:	1821      	adds	r1, r4, r0
 8009630:	2908      	cmp	r1, #8
 8009632:	f104 0401 	add.w	r4, r4, #1
 8009636:	4404      	add	r4, r0
 8009638:	dc19      	bgt.n	800966e <_strtod_l+0x25e>
 800963a:	9b07      	ldr	r3, [sp, #28]
 800963c:	210a      	movs	r1, #10
 800963e:	fb01 e303 	mla	r3, r1, r3, lr
 8009642:	9307      	str	r3, [sp, #28]
 8009644:	2100      	movs	r1, #0
 8009646:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009648:	1c58      	adds	r0, r3, #1
 800964a:	901b      	str	r0, [sp, #108]	; 0x6c
 800964c:	785b      	ldrb	r3, [r3, #1]
 800964e:	4608      	mov	r0, r1
 8009650:	e7c9      	b.n	80095e6 <_strtod_l+0x1d6>
 8009652:	9805      	ldr	r0, [sp, #20]
 8009654:	e7d3      	b.n	80095fe <_strtod_l+0x1ee>
 8009656:	2908      	cmp	r1, #8
 8009658:	f101 0101 	add.w	r1, r1, #1
 800965c:	dc03      	bgt.n	8009666 <_strtod_l+0x256>
 800965e:	9b07      	ldr	r3, [sp, #28]
 8009660:	437b      	muls	r3, r7
 8009662:	9307      	str	r3, [sp, #28]
 8009664:	e7e1      	b.n	800962a <_strtod_l+0x21a>
 8009666:	2910      	cmp	r1, #16
 8009668:	bfd8      	it	le
 800966a:	437d      	mulle	r5, r7
 800966c:	e7dd      	b.n	800962a <_strtod_l+0x21a>
 800966e:	2c10      	cmp	r4, #16
 8009670:	bfdc      	itt	le
 8009672:	210a      	movle	r1, #10
 8009674:	fb01 e505 	mlale	r5, r1, r5, lr
 8009678:	e7e4      	b.n	8009644 <_strtod_l+0x234>
 800967a:	2301      	movs	r3, #1
 800967c:	9304      	str	r3, [sp, #16]
 800967e:	e781      	b.n	8009584 <_strtod_l+0x174>
 8009680:	f04f 0c01 	mov.w	ip, #1
 8009684:	1cb3      	adds	r3, r6, #2
 8009686:	931b      	str	r3, [sp, #108]	; 0x6c
 8009688:	78b3      	ldrb	r3, [r6, #2]
 800968a:	e78a      	b.n	80095a2 <_strtod_l+0x192>
 800968c:	f04f 0c00 	mov.w	ip, #0
 8009690:	e7f8      	b.n	8009684 <_strtod_l+0x274>
 8009692:	bf00      	nop
 8009694:	0800b508 	.word	0x0800b508
 8009698:	7ff00000 	.word	0x7ff00000
 800969c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800969e:	1c5f      	adds	r7, r3, #1
 80096a0:	971b      	str	r7, [sp, #108]	; 0x6c
 80096a2:	785b      	ldrb	r3, [r3, #1]
 80096a4:	2b30      	cmp	r3, #48	; 0x30
 80096a6:	d0f9      	beq.n	800969c <_strtod_l+0x28c>
 80096a8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80096ac:	2f08      	cmp	r7, #8
 80096ae:	f63f af7d 	bhi.w	80095ac <_strtod_l+0x19c>
 80096b2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80096b6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096b8:	930a      	str	r3, [sp, #40]	; 0x28
 80096ba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80096bc:	1c5f      	adds	r7, r3, #1
 80096be:	971b      	str	r7, [sp, #108]	; 0x6c
 80096c0:	785b      	ldrb	r3, [r3, #1]
 80096c2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80096c6:	f1b8 0f09 	cmp.w	r8, #9
 80096ca:	d937      	bls.n	800973c <_strtod_l+0x32c>
 80096cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80096ce:	1a7f      	subs	r7, r7, r1
 80096d0:	2f08      	cmp	r7, #8
 80096d2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80096d6:	dc37      	bgt.n	8009748 <_strtod_l+0x338>
 80096d8:	45be      	cmp	lr, r7
 80096da:	bfa8      	it	ge
 80096dc:	46be      	movge	lr, r7
 80096de:	f1bc 0f00 	cmp.w	ip, #0
 80096e2:	d001      	beq.n	80096e8 <_strtod_l+0x2d8>
 80096e4:	f1ce 0e00 	rsb	lr, lr, #0
 80096e8:	2c00      	cmp	r4, #0
 80096ea:	d151      	bne.n	8009790 <_strtod_l+0x380>
 80096ec:	2800      	cmp	r0, #0
 80096ee:	f47f aece 	bne.w	800948e <_strtod_l+0x7e>
 80096f2:	9a06      	ldr	r2, [sp, #24]
 80096f4:	2a00      	cmp	r2, #0
 80096f6:	f47f aeca 	bne.w	800948e <_strtod_l+0x7e>
 80096fa:	9a04      	ldr	r2, [sp, #16]
 80096fc:	2a00      	cmp	r2, #0
 80096fe:	f47f aee4 	bne.w	80094ca <_strtod_l+0xba>
 8009702:	2b4e      	cmp	r3, #78	; 0x4e
 8009704:	d027      	beq.n	8009756 <_strtod_l+0x346>
 8009706:	dc21      	bgt.n	800974c <_strtod_l+0x33c>
 8009708:	2b49      	cmp	r3, #73	; 0x49
 800970a:	f47f aede 	bne.w	80094ca <_strtod_l+0xba>
 800970e:	49a0      	ldr	r1, [pc, #640]	; (8009990 <_strtod_l+0x580>)
 8009710:	a81b      	add	r0, sp, #108	; 0x6c
 8009712:	f000 ffd7 	bl	800a6c4 <__match>
 8009716:	2800      	cmp	r0, #0
 8009718:	f43f aed7 	beq.w	80094ca <_strtod_l+0xba>
 800971c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800971e:	499d      	ldr	r1, [pc, #628]	; (8009994 <_strtod_l+0x584>)
 8009720:	3b01      	subs	r3, #1
 8009722:	a81b      	add	r0, sp, #108	; 0x6c
 8009724:	931b      	str	r3, [sp, #108]	; 0x6c
 8009726:	f000 ffcd 	bl	800a6c4 <__match>
 800972a:	b910      	cbnz	r0, 8009732 <_strtod_l+0x322>
 800972c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800972e:	3301      	adds	r3, #1
 8009730:	931b      	str	r3, [sp, #108]	; 0x6c
 8009732:	f8df b274 	ldr.w	fp, [pc, #628]	; 80099a8 <_strtod_l+0x598>
 8009736:	f04f 0a00 	mov.w	sl, #0
 800973a:	e6a8      	b.n	800948e <_strtod_l+0x7e>
 800973c:	210a      	movs	r1, #10
 800973e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8009742:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009746:	e7b8      	b.n	80096ba <_strtod_l+0x2aa>
 8009748:	46be      	mov	lr, r7
 800974a:	e7c8      	b.n	80096de <_strtod_l+0x2ce>
 800974c:	2b69      	cmp	r3, #105	; 0x69
 800974e:	d0de      	beq.n	800970e <_strtod_l+0x2fe>
 8009750:	2b6e      	cmp	r3, #110	; 0x6e
 8009752:	f47f aeba 	bne.w	80094ca <_strtod_l+0xba>
 8009756:	4990      	ldr	r1, [pc, #576]	; (8009998 <_strtod_l+0x588>)
 8009758:	a81b      	add	r0, sp, #108	; 0x6c
 800975a:	f000 ffb3 	bl	800a6c4 <__match>
 800975e:	2800      	cmp	r0, #0
 8009760:	f43f aeb3 	beq.w	80094ca <_strtod_l+0xba>
 8009764:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	2b28      	cmp	r3, #40	; 0x28
 800976a:	d10e      	bne.n	800978a <_strtod_l+0x37a>
 800976c:	aa1e      	add	r2, sp, #120	; 0x78
 800976e:	498b      	ldr	r1, [pc, #556]	; (800999c <_strtod_l+0x58c>)
 8009770:	a81b      	add	r0, sp, #108	; 0x6c
 8009772:	f000 ffbb 	bl	800a6ec <__hexnan>
 8009776:	2805      	cmp	r0, #5
 8009778:	d107      	bne.n	800978a <_strtod_l+0x37a>
 800977a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800977c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8009780:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009784:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009788:	e681      	b.n	800948e <_strtod_l+0x7e>
 800978a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80099b0 <_strtod_l+0x5a0>
 800978e:	e7d2      	b.n	8009736 <_strtod_l+0x326>
 8009790:	ebae 0302 	sub.w	r3, lr, r2
 8009794:	9306      	str	r3, [sp, #24]
 8009796:	9b05      	ldr	r3, [sp, #20]
 8009798:	9807      	ldr	r0, [sp, #28]
 800979a:	2b00      	cmp	r3, #0
 800979c:	bf08      	it	eq
 800979e:	4623      	moveq	r3, r4
 80097a0:	2c10      	cmp	r4, #16
 80097a2:	9305      	str	r3, [sp, #20]
 80097a4:	46a0      	mov	r8, r4
 80097a6:	bfa8      	it	ge
 80097a8:	f04f 0810 	movge.w	r8, #16
 80097ac:	f7f6 fe68 	bl	8000480 <__aeabi_ui2d>
 80097b0:	2c09      	cmp	r4, #9
 80097b2:	4682      	mov	sl, r0
 80097b4:	468b      	mov	fp, r1
 80097b6:	dc13      	bgt.n	80097e0 <_strtod_l+0x3d0>
 80097b8:	9b06      	ldr	r3, [sp, #24]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	f43f ae67 	beq.w	800948e <_strtod_l+0x7e>
 80097c0:	9b06      	ldr	r3, [sp, #24]
 80097c2:	dd7a      	ble.n	80098ba <_strtod_l+0x4aa>
 80097c4:	2b16      	cmp	r3, #22
 80097c6:	dc61      	bgt.n	800988c <_strtod_l+0x47c>
 80097c8:	4a75      	ldr	r2, [pc, #468]	; (80099a0 <_strtod_l+0x590>)
 80097ca:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80097ce:	e9de 0100 	ldrd	r0, r1, [lr]
 80097d2:	4652      	mov	r2, sl
 80097d4:	465b      	mov	r3, fp
 80097d6:	f7f6 fecd 	bl	8000574 <__aeabi_dmul>
 80097da:	4682      	mov	sl, r0
 80097dc:	468b      	mov	fp, r1
 80097de:	e656      	b.n	800948e <_strtod_l+0x7e>
 80097e0:	4b6f      	ldr	r3, [pc, #444]	; (80099a0 <_strtod_l+0x590>)
 80097e2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80097e6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80097ea:	f7f6 fec3 	bl	8000574 <__aeabi_dmul>
 80097ee:	4606      	mov	r6, r0
 80097f0:	4628      	mov	r0, r5
 80097f2:	460f      	mov	r7, r1
 80097f4:	f7f6 fe44 	bl	8000480 <__aeabi_ui2d>
 80097f8:	4602      	mov	r2, r0
 80097fa:	460b      	mov	r3, r1
 80097fc:	4630      	mov	r0, r6
 80097fe:	4639      	mov	r1, r7
 8009800:	f7f6 fd02 	bl	8000208 <__adddf3>
 8009804:	2c0f      	cmp	r4, #15
 8009806:	4682      	mov	sl, r0
 8009808:	468b      	mov	fp, r1
 800980a:	ddd5      	ble.n	80097b8 <_strtod_l+0x3a8>
 800980c:	9b06      	ldr	r3, [sp, #24]
 800980e:	eba4 0808 	sub.w	r8, r4, r8
 8009812:	4498      	add	r8, r3
 8009814:	f1b8 0f00 	cmp.w	r8, #0
 8009818:	f340 8096 	ble.w	8009948 <_strtod_l+0x538>
 800981c:	f018 030f 	ands.w	r3, r8, #15
 8009820:	d00a      	beq.n	8009838 <_strtod_l+0x428>
 8009822:	495f      	ldr	r1, [pc, #380]	; (80099a0 <_strtod_l+0x590>)
 8009824:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009828:	4652      	mov	r2, sl
 800982a:	465b      	mov	r3, fp
 800982c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009830:	f7f6 fea0 	bl	8000574 <__aeabi_dmul>
 8009834:	4682      	mov	sl, r0
 8009836:	468b      	mov	fp, r1
 8009838:	f038 080f 	bics.w	r8, r8, #15
 800983c:	d073      	beq.n	8009926 <_strtod_l+0x516>
 800983e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009842:	dd47      	ble.n	80098d4 <_strtod_l+0x4c4>
 8009844:	2400      	movs	r4, #0
 8009846:	46a0      	mov	r8, r4
 8009848:	9407      	str	r4, [sp, #28]
 800984a:	9405      	str	r4, [sp, #20]
 800984c:	2322      	movs	r3, #34	; 0x22
 800984e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80099a8 <_strtod_l+0x598>
 8009852:	f8c9 3000 	str.w	r3, [r9]
 8009856:	f04f 0a00 	mov.w	sl, #0
 800985a:	9b07      	ldr	r3, [sp, #28]
 800985c:	2b00      	cmp	r3, #0
 800985e:	f43f ae16 	beq.w	800948e <_strtod_l+0x7e>
 8009862:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009864:	4648      	mov	r0, r9
 8009866:	f001 f827 	bl	800a8b8 <_Bfree>
 800986a:	9905      	ldr	r1, [sp, #20]
 800986c:	4648      	mov	r0, r9
 800986e:	f001 f823 	bl	800a8b8 <_Bfree>
 8009872:	4641      	mov	r1, r8
 8009874:	4648      	mov	r0, r9
 8009876:	f001 f81f 	bl	800a8b8 <_Bfree>
 800987a:	9907      	ldr	r1, [sp, #28]
 800987c:	4648      	mov	r0, r9
 800987e:	f001 f81b 	bl	800a8b8 <_Bfree>
 8009882:	4621      	mov	r1, r4
 8009884:	4648      	mov	r0, r9
 8009886:	f001 f817 	bl	800a8b8 <_Bfree>
 800988a:	e600      	b.n	800948e <_strtod_l+0x7e>
 800988c:	9a06      	ldr	r2, [sp, #24]
 800988e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8009892:	4293      	cmp	r3, r2
 8009894:	dbba      	blt.n	800980c <_strtod_l+0x3fc>
 8009896:	4d42      	ldr	r5, [pc, #264]	; (80099a0 <_strtod_l+0x590>)
 8009898:	f1c4 040f 	rsb	r4, r4, #15
 800989c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80098a0:	4652      	mov	r2, sl
 80098a2:	465b      	mov	r3, fp
 80098a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098a8:	f7f6 fe64 	bl	8000574 <__aeabi_dmul>
 80098ac:	9b06      	ldr	r3, [sp, #24]
 80098ae:	1b1c      	subs	r4, r3, r4
 80098b0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80098b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80098b8:	e78d      	b.n	80097d6 <_strtod_l+0x3c6>
 80098ba:	f113 0f16 	cmn.w	r3, #22
 80098be:	dba5      	blt.n	800980c <_strtod_l+0x3fc>
 80098c0:	4a37      	ldr	r2, [pc, #220]	; (80099a0 <_strtod_l+0x590>)
 80098c2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80098c6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80098ca:	4650      	mov	r0, sl
 80098cc:	4659      	mov	r1, fp
 80098ce:	f7f6 ff7b 	bl	80007c8 <__aeabi_ddiv>
 80098d2:	e782      	b.n	80097da <_strtod_l+0x3ca>
 80098d4:	2300      	movs	r3, #0
 80098d6:	4e33      	ldr	r6, [pc, #204]	; (80099a4 <_strtod_l+0x594>)
 80098d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80098dc:	4650      	mov	r0, sl
 80098de:	4659      	mov	r1, fp
 80098e0:	461d      	mov	r5, r3
 80098e2:	f1b8 0f01 	cmp.w	r8, #1
 80098e6:	dc21      	bgt.n	800992c <_strtod_l+0x51c>
 80098e8:	b10b      	cbz	r3, 80098ee <_strtod_l+0x4de>
 80098ea:	4682      	mov	sl, r0
 80098ec:	468b      	mov	fp, r1
 80098ee:	4b2d      	ldr	r3, [pc, #180]	; (80099a4 <_strtod_l+0x594>)
 80098f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80098f4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80098f8:	4652      	mov	r2, sl
 80098fa:	465b      	mov	r3, fp
 80098fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8009900:	f7f6 fe38 	bl	8000574 <__aeabi_dmul>
 8009904:	4b28      	ldr	r3, [pc, #160]	; (80099a8 <_strtod_l+0x598>)
 8009906:	460a      	mov	r2, r1
 8009908:	400b      	ands	r3, r1
 800990a:	4928      	ldr	r1, [pc, #160]	; (80099ac <_strtod_l+0x59c>)
 800990c:	428b      	cmp	r3, r1
 800990e:	4682      	mov	sl, r0
 8009910:	d898      	bhi.n	8009844 <_strtod_l+0x434>
 8009912:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009916:	428b      	cmp	r3, r1
 8009918:	bf86      	itte	hi
 800991a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80099b4 <_strtod_l+0x5a4>
 800991e:	f04f 3aff 	movhi.w	sl, #4294967295
 8009922:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009926:	2300      	movs	r3, #0
 8009928:	9304      	str	r3, [sp, #16]
 800992a:	e077      	b.n	8009a1c <_strtod_l+0x60c>
 800992c:	f018 0f01 	tst.w	r8, #1
 8009930:	d006      	beq.n	8009940 <_strtod_l+0x530>
 8009932:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8009936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993a:	f7f6 fe1b 	bl	8000574 <__aeabi_dmul>
 800993e:	2301      	movs	r3, #1
 8009940:	3501      	adds	r5, #1
 8009942:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009946:	e7cc      	b.n	80098e2 <_strtod_l+0x4d2>
 8009948:	d0ed      	beq.n	8009926 <_strtod_l+0x516>
 800994a:	f1c8 0800 	rsb	r8, r8, #0
 800994e:	f018 020f 	ands.w	r2, r8, #15
 8009952:	d00a      	beq.n	800996a <_strtod_l+0x55a>
 8009954:	4b12      	ldr	r3, [pc, #72]	; (80099a0 <_strtod_l+0x590>)
 8009956:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800995a:	4650      	mov	r0, sl
 800995c:	4659      	mov	r1, fp
 800995e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009962:	f7f6 ff31 	bl	80007c8 <__aeabi_ddiv>
 8009966:	4682      	mov	sl, r0
 8009968:	468b      	mov	fp, r1
 800996a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800996e:	d0da      	beq.n	8009926 <_strtod_l+0x516>
 8009970:	f1b8 0f1f 	cmp.w	r8, #31
 8009974:	dd20      	ble.n	80099b8 <_strtod_l+0x5a8>
 8009976:	2400      	movs	r4, #0
 8009978:	46a0      	mov	r8, r4
 800997a:	9407      	str	r4, [sp, #28]
 800997c:	9405      	str	r4, [sp, #20]
 800997e:	2322      	movs	r3, #34	; 0x22
 8009980:	f04f 0a00 	mov.w	sl, #0
 8009984:	f04f 0b00 	mov.w	fp, #0
 8009988:	f8c9 3000 	str.w	r3, [r9]
 800998c:	e765      	b.n	800985a <_strtod_l+0x44a>
 800998e:	bf00      	nop
 8009990:	0800b4fc 	.word	0x0800b4fc
 8009994:	0800b4ff 	.word	0x0800b4ff
 8009998:	0800b505 	.word	0x0800b505
 800999c:	0800b51c 	.word	0x0800b51c
 80099a0:	0800b5b0 	.word	0x0800b5b0
 80099a4:	0800b588 	.word	0x0800b588
 80099a8:	7ff00000 	.word	0x7ff00000
 80099ac:	7ca00000 	.word	0x7ca00000
 80099b0:	fff80000 	.word	0xfff80000
 80099b4:	7fefffff 	.word	0x7fefffff
 80099b8:	f018 0310 	ands.w	r3, r8, #16
 80099bc:	bf18      	it	ne
 80099be:	236a      	movne	r3, #106	; 0x6a
 80099c0:	4da0      	ldr	r5, [pc, #640]	; (8009c44 <_strtod_l+0x834>)
 80099c2:	9304      	str	r3, [sp, #16]
 80099c4:	4650      	mov	r0, sl
 80099c6:	4659      	mov	r1, fp
 80099c8:	2300      	movs	r3, #0
 80099ca:	f1b8 0f00 	cmp.w	r8, #0
 80099ce:	f300 810a 	bgt.w	8009be6 <_strtod_l+0x7d6>
 80099d2:	b10b      	cbz	r3, 80099d8 <_strtod_l+0x5c8>
 80099d4:	4682      	mov	sl, r0
 80099d6:	468b      	mov	fp, r1
 80099d8:	9b04      	ldr	r3, [sp, #16]
 80099da:	b1bb      	cbz	r3, 8009a0c <_strtod_l+0x5fc>
 80099dc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80099e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	4659      	mov	r1, fp
 80099e8:	dd10      	ble.n	8009a0c <_strtod_l+0x5fc>
 80099ea:	2b1f      	cmp	r3, #31
 80099ec:	f340 8107 	ble.w	8009bfe <_strtod_l+0x7ee>
 80099f0:	2b34      	cmp	r3, #52	; 0x34
 80099f2:	bfde      	ittt	le
 80099f4:	3b20      	suble	r3, #32
 80099f6:	f04f 32ff 	movle.w	r2, #4294967295
 80099fa:	fa02 f303 	lslle.w	r3, r2, r3
 80099fe:	f04f 0a00 	mov.w	sl, #0
 8009a02:	bfcc      	ite	gt
 8009a04:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009a08:	ea03 0b01 	andle.w	fp, r3, r1
 8009a0c:	2200      	movs	r2, #0
 8009a0e:	2300      	movs	r3, #0
 8009a10:	4650      	mov	r0, sl
 8009a12:	4659      	mov	r1, fp
 8009a14:	f7f7 f816 	bl	8000a44 <__aeabi_dcmpeq>
 8009a18:	2800      	cmp	r0, #0
 8009a1a:	d1ac      	bne.n	8009976 <_strtod_l+0x566>
 8009a1c:	9b07      	ldr	r3, [sp, #28]
 8009a1e:	9300      	str	r3, [sp, #0]
 8009a20:	9a05      	ldr	r2, [sp, #20]
 8009a22:	9908      	ldr	r1, [sp, #32]
 8009a24:	4623      	mov	r3, r4
 8009a26:	4648      	mov	r0, r9
 8009a28:	f000 ff98 	bl	800a95c <__s2b>
 8009a2c:	9007      	str	r0, [sp, #28]
 8009a2e:	2800      	cmp	r0, #0
 8009a30:	f43f af08 	beq.w	8009844 <_strtod_l+0x434>
 8009a34:	9a06      	ldr	r2, [sp, #24]
 8009a36:	9b06      	ldr	r3, [sp, #24]
 8009a38:	2a00      	cmp	r2, #0
 8009a3a:	f1c3 0300 	rsb	r3, r3, #0
 8009a3e:	bfa8      	it	ge
 8009a40:	2300      	movge	r3, #0
 8009a42:	930e      	str	r3, [sp, #56]	; 0x38
 8009a44:	2400      	movs	r4, #0
 8009a46:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009a4a:	9316      	str	r3, [sp, #88]	; 0x58
 8009a4c:	46a0      	mov	r8, r4
 8009a4e:	9b07      	ldr	r3, [sp, #28]
 8009a50:	4648      	mov	r0, r9
 8009a52:	6859      	ldr	r1, [r3, #4]
 8009a54:	f000 fefc 	bl	800a850 <_Balloc>
 8009a58:	9005      	str	r0, [sp, #20]
 8009a5a:	2800      	cmp	r0, #0
 8009a5c:	f43f aef6 	beq.w	800984c <_strtod_l+0x43c>
 8009a60:	9b07      	ldr	r3, [sp, #28]
 8009a62:	691a      	ldr	r2, [r3, #16]
 8009a64:	3202      	adds	r2, #2
 8009a66:	f103 010c 	add.w	r1, r3, #12
 8009a6a:	0092      	lsls	r2, r2, #2
 8009a6c:	300c      	adds	r0, #12
 8009a6e:	f000 fee4 	bl	800a83a <memcpy>
 8009a72:	aa1e      	add	r2, sp, #120	; 0x78
 8009a74:	a91d      	add	r1, sp, #116	; 0x74
 8009a76:	ec4b ab10 	vmov	d0, sl, fp
 8009a7a:	4648      	mov	r0, r9
 8009a7c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009a80:	f001 fa28 	bl	800aed4 <__d2b>
 8009a84:	901c      	str	r0, [sp, #112]	; 0x70
 8009a86:	2800      	cmp	r0, #0
 8009a88:	f43f aee0 	beq.w	800984c <_strtod_l+0x43c>
 8009a8c:	2101      	movs	r1, #1
 8009a8e:	4648      	mov	r0, r9
 8009a90:	f000 fff0 	bl	800aa74 <__i2b>
 8009a94:	4680      	mov	r8, r0
 8009a96:	2800      	cmp	r0, #0
 8009a98:	f43f aed8 	beq.w	800984c <_strtod_l+0x43c>
 8009a9c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8009a9e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009aa0:	2e00      	cmp	r6, #0
 8009aa2:	bfab      	itete	ge
 8009aa4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8009aa6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8009aa8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8009aaa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8009aac:	bfac      	ite	ge
 8009aae:	18f7      	addge	r7, r6, r3
 8009ab0:	1b9d      	sublt	r5, r3, r6
 8009ab2:	9b04      	ldr	r3, [sp, #16]
 8009ab4:	1af6      	subs	r6, r6, r3
 8009ab6:	4416      	add	r6, r2
 8009ab8:	4b63      	ldr	r3, [pc, #396]	; (8009c48 <_strtod_l+0x838>)
 8009aba:	3e01      	subs	r6, #1
 8009abc:	429e      	cmp	r6, r3
 8009abe:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8009ac2:	f280 80af 	bge.w	8009c24 <_strtod_l+0x814>
 8009ac6:	1b9b      	subs	r3, r3, r6
 8009ac8:	2b1f      	cmp	r3, #31
 8009aca:	eba2 0203 	sub.w	r2, r2, r3
 8009ace:	f04f 0101 	mov.w	r1, #1
 8009ad2:	f300 809b 	bgt.w	8009c0c <_strtod_l+0x7fc>
 8009ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8009ada:	930f      	str	r3, [sp, #60]	; 0x3c
 8009adc:	2300      	movs	r3, #0
 8009ade:	930a      	str	r3, [sp, #40]	; 0x28
 8009ae0:	18be      	adds	r6, r7, r2
 8009ae2:	9b04      	ldr	r3, [sp, #16]
 8009ae4:	42b7      	cmp	r7, r6
 8009ae6:	4415      	add	r5, r2
 8009ae8:	441d      	add	r5, r3
 8009aea:	463b      	mov	r3, r7
 8009aec:	bfa8      	it	ge
 8009aee:	4633      	movge	r3, r6
 8009af0:	42ab      	cmp	r3, r5
 8009af2:	bfa8      	it	ge
 8009af4:	462b      	movge	r3, r5
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	bfc2      	ittt	gt
 8009afa:	1af6      	subgt	r6, r6, r3
 8009afc:	1aed      	subgt	r5, r5, r3
 8009afe:	1aff      	subgt	r7, r7, r3
 8009b00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b02:	b1bb      	cbz	r3, 8009b34 <_strtod_l+0x724>
 8009b04:	4641      	mov	r1, r8
 8009b06:	461a      	mov	r2, r3
 8009b08:	4648      	mov	r0, r9
 8009b0a:	f001 f853 	bl	800abb4 <__pow5mult>
 8009b0e:	4680      	mov	r8, r0
 8009b10:	2800      	cmp	r0, #0
 8009b12:	f43f ae9b 	beq.w	800984c <_strtod_l+0x43c>
 8009b16:	4601      	mov	r1, r0
 8009b18:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8009b1a:	4648      	mov	r0, r9
 8009b1c:	f000 ffb3 	bl	800aa86 <__multiply>
 8009b20:	900c      	str	r0, [sp, #48]	; 0x30
 8009b22:	2800      	cmp	r0, #0
 8009b24:	f43f ae92 	beq.w	800984c <_strtod_l+0x43c>
 8009b28:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009b2a:	4648      	mov	r0, r9
 8009b2c:	f000 fec4 	bl	800a8b8 <_Bfree>
 8009b30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b32:	931c      	str	r3, [sp, #112]	; 0x70
 8009b34:	2e00      	cmp	r6, #0
 8009b36:	dc7a      	bgt.n	8009c2e <_strtod_l+0x81e>
 8009b38:	9b06      	ldr	r3, [sp, #24]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	dd08      	ble.n	8009b50 <_strtod_l+0x740>
 8009b3e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009b40:	9905      	ldr	r1, [sp, #20]
 8009b42:	4648      	mov	r0, r9
 8009b44:	f001 f836 	bl	800abb4 <__pow5mult>
 8009b48:	9005      	str	r0, [sp, #20]
 8009b4a:	2800      	cmp	r0, #0
 8009b4c:	f43f ae7e 	beq.w	800984c <_strtod_l+0x43c>
 8009b50:	2d00      	cmp	r5, #0
 8009b52:	dd08      	ble.n	8009b66 <_strtod_l+0x756>
 8009b54:	462a      	mov	r2, r5
 8009b56:	9905      	ldr	r1, [sp, #20]
 8009b58:	4648      	mov	r0, r9
 8009b5a:	f001 f879 	bl	800ac50 <__lshift>
 8009b5e:	9005      	str	r0, [sp, #20]
 8009b60:	2800      	cmp	r0, #0
 8009b62:	f43f ae73 	beq.w	800984c <_strtod_l+0x43c>
 8009b66:	2f00      	cmp	r7, #0
 8009b68:	dd08      	ble.n	8009b7c <_strtod_l+0x76c>
 8009b6a:	4641      	mov	r1, r8
 8009b6c:	463a      	mov	r2, r7
 8009b6e:	4648      	mov	r0, r9
 8009b70:	f001 f86e 	bl	800ac50 <__lshift>
 8009b74:	4680      	mov	r8, r0
 8009b76:	2800      	cmp	r0, #0
 8009b78:	f43f ae68 	beq.w	800984c <_strtod_l+0x43c>
 8009b7c:	9a05      	ldr	r2, [sp, #20]
 8009b7e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009b80:	4648      	mov	r0, r9
 8009b82:	f001 f8d3 	bl	800ad2c <__mdiff>
 8009b86:	4604      	mov	r4, r0
 8009b88:	2800      	cmp	r0, #0
 8009b8a:	f43f ae5f 	beq.w	800984c <_strtod_l+0x43c>
 8009b8e:	68c3      	ldr	r3, [r0, #12]
 8009b90:	930c      	str	r3, [sp, #48]	; 0x30
 8009b92:	2300      	movs	r3, #0
 8009b94:	60c3      	str	r3, [r0, #12]
 8009b96:	4641      	mov	r1, r8
 8009b98:	f001 f8ae 	bl	800acf8 <__mcmp>
 8009b9c:	2800      	cmp	r0, #0
 8009b9e:	da55      	bge.n	8009c4c <_strtod_l+0x83c>
 8009ba0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ba2:	b9e3      	cbnz	r3, 8009bde <_strtod_l+0x7ce>
 8009ba4:	f1ba 0f00 	cmp.w	sl, #0
 8009ba8:	d119      	bne.n	8009bde <_strtod_l+0x7ce>
 8009baa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009bae:	b9b3      	cbnz	r3, 8009bde <_strtod_l+0x7ce>
 8009bb0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009bb4:	0d1b      	lsrs	r3, r3, #20
 8009bb6:	051b      	lsls	r3, r3, #20
 8009bb8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009bbc:	d90f      	bls.n	8009bde <_strtod_l+0x7ce>
 8009bbe:	6963      	ldr	r3, [r4, #20]
 8009bc0:	b913      	cbnz	r3, 8009bc8 <_strtod_l+0x7b8>
 8009bc2:	6923      	ldr	r3, [r4, #16]
 8009bc4:	2b01      	cmp	r3, #1
 8009bc6:	dd0a      	ble.n	8009bde <_strtod_l+0x7ce>
 8009bc8:	4621      	mov	r1, r4
 8009bca:	2201      	movs	r2, #1
 8009bcc:	4648      	mov	r0, r9
 8009bce:	f001 f83f 	bl	800ac50 <__lshift>
 8009bd2:	4641      	mov	r1, r8
 8009bd4:	4604      	mov	r4, r0
 8009bd6:	f001 f88f 	bl	800acf8 <__mcmp>
 8009bda:	2800      	cmp	r0, #0
 8009bdc:	dc67      	bgt.n	8009cae <_strtod_l+0x89e>
 8009bde:	9b04      	ldr	r3, [sp, #16]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d171      	bne.n	8009cc8 <_strtod_l+0x8b8>
 8009be4:	e63d      	b.n	8009862 <_strtod_l+0x452>
 8009be6:	f018 0f01 	tst.w	r8, #1
 8009bea:	d004      	beq.n	8009bf6 <_strtod_l+0x7e6>
 8009bec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009bf0:	f7f6 fcc0 	bl	8000574 <__aeabi_dmul>
 8009bf4:	2301      	movs	r3, #1
 8009bf6:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009bfa:	3508      	adds	r5, #8
 8009bfc:	e6e5      	b.n	80099ca <_strtod_l+0x5ba>
 8009bfe:	f04f 32ff 	mov.w	r2, #4294967295
 8009c02:	fa02 f303 	lsl.w	r3, r2, r3
 8009c06:	ea03 0a0a 	and.w	sl, r3, sl
 8009c0a:	e6ff      	b.n	8009a0c <_strtod_l+0x5fc>
 8009c0c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8009c10:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8009c14:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8009c18:	36e2      	adds	r6, #226	; 0xe2
 8009c1a:	fa01 f306 	lsl.w	r3, r1, r6
 8009c1e:	930a      	str	r3, [sp, #40]	; 0x28
 8009c20:	910f      	str	r1, [sp, #60]	; 0x3c
 8009c22:	e75d      	b.n	8009ae0 <_strtod_l+0x6d0>
 8009c24:	2300      	movs	r3, #0
 8009c26:	930a      	str	r3, [sp, #40]	; 0x28
 8009c28:	2301      	movs	r3, #1
 8009c2a:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c2c:	e758      	b.n	8009ae0 <_strtod_l+0x6d0>
 8009c2e:	4632      	mov	r2, r6
 8009c30:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009c32:	4648      	mov	r0, r9
 8009c34:	f001 f80c 	bl	800ac50 <__lshift>
 8009c38:	901c      	str	r0, [sp, #112]	; 0x70
 8009c3a:	2800      	cmp	r0, #0
 8009c3c:	f47f af7c 	bne.w	8009b38 <_strtod_l+0x728>
 8009c40:	e604      	b.n	800984c <_strtod_l+0x43c>
 8009c42:	bf00      	nop
 8009c44:	0800b530 	.word	0x0800b530
 8009c48:	fffffc02 	.word	0xfffffc02
 8009c4c:	465d      	mov	r5, fp
 8009c4e:	f040 8086 	bne.w	8009d5e <_strtod_l+0x94e>
 8009c52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c58:	b32a      	cbz	r2, 8009ca6 <_strtod_l+0x896>
 8009c5a:	4aaf      	ldr	r2, [pc, #700]	; (8009f18 <_strtod_l+0xb08>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	d153      	bne.n	8009d08 <_strtod_l+0x8f8>
 8009c60:	9b04      	ldr	r3, [sp, #16]
 8009c62:	4650      	mov	r0, sl
 8009c64:	b1d3      	cbz	r3, 8009c9c <_strtod_l+0x88c>
 8009c66:	4aad      	ldr	r2, [pc, #692]	; (8009f1c <_strtod_l+0xb0c>)
 8009c68:	402a      	ands	r2, r5
 8009c6a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8009c6e:	f04f 31ff 	mov.w	r1, #4294967295
 8009c72:	d816      	bhi.n	8009ca2 <_strtod_l+0x892>
 8009c74:	0d12      	lsrs	r2, r2, #20
 8009c76:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8009c7e:	4298      	cmp	r0, r3
 8009c80:	d142      	bne.n	8009d08 <_strtod_l+0x8f8>
 8009c82:	4ba7      	ldr	r3, [pc, #668]	; (8009f20 <_strtod_l+0xb10>)
 8009c84:	429d      	cmp	r5, r3
 8009c86:	d102      	bne.n	8009c8e <_strtod_l+0x87e>
 8009c88:	3001      	adds	r0, #1
 8009c8a:	f43f addf 	beq.w	800984c <_strtod_l+0x43c>
 8009c8e:	4ba3      	ldr	r3, [pc, #652]	; (8009f1c <_strtod_l+0xb0c>)
 8009c90:	402b      	ands	r3, r5
 8009c92:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009c96:	f04f 0a00 	mov.w	sl, #0
 8009c9a:	e7a0      	b.n	8009bde <_strtod_l+0x7ce>
 8009c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8009ca0:	e7ed      	b.n	8009c7e <_strtod_l+0x86e>
 8009ca2:	460b      	mov	r3, r1
 8009ca4:	e7eb      	b.n	8009c7e <_strtod_l+0x86e>
 8009ca6:	bb7b      	cbnz	r3, 8009d08 <_strtod_l+0x8f8>
 8009ca8:	f1ba 0f00 	cmp.w	sl, #0
 8009cac:	d12c      	bne.n	8009d08 <_strtod_l+0x8f8>
 8009cae:	9904      	ldr	r1, [sp, #16]
 8009cb0:	4a9a      	ldr	r2, [pc, #616]	; (8009f1c <_strtod_l+0xb0c>)
 8009cb2:	465b      	mov	r3, fp
 8009cb4:	b1f1      	cbz	r1, 8009cf4 <_strtod_l+0x8e4>
 8009cb6:	ea02 010b 	and.w	r1, r2, fp
 8009cba:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009cbe:	dc19      	bgt.n	8009cf4 <_strtod_l+0x8e4>
 8009cc0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009cc4:	f77f ae5b 	ble.w	800997e <_strtod_l+0x56e>
 8009cc8:	4a96      	ldr	r2, [pc, #600]	; (8009f24 <_strtod_l+0xb14>)
 8009cca:	2300      	movs	r3, #0
 8009ccc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8009cd0:	4650      	mov	r0, sl
 8009cd2:	4659      	mov	r1, fp
 8009cd4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009cd8:	f7f6 fc4c 	bl	8000574 <__aeabi_dmul>
 8009cdc:	4682      	mov	sl, r0
 8009cde:	468b      	mov	fp, r1
 8009ce0:	2900      	cmp	r1, #0
 8009ce2:	f47f adbe 	bne.w	8009862 <_strtod_l+0x452>
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	f47f adbb 	bne.w	8009862 <_strtod_l+0x452>
 8009cec:	2322      	movs	r3, #34	; 0x22
 8009cee:	f8c9 3000 	str.w	r3, [r9]
 8009cf2:	e5b6      	b.n	8009862 <_strtod_l+0x452>
 8009cf4:	4013      	ands	r3, r2
 8009cf6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009cfa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009cfe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009d02:	f04f 3aff 	mov.w	sl, #4294967295
 8009d06:	e76a      	b.n	8009bde <_strtod_l+0x7ce>
 8009d08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d0a:	b193      	cbz	r3, 8009d32 <_strtod_l+0x922>
 8009d0c:	422b      	tst	r3, r5
 8009d0e:	f43f af66 	beq.w	8009bde <_strtod_l+0x7ce>
 8009d12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d14:	9a04      	ldr	r2, [sp, #16]
 8009d16:	4650      	mov	r0, sl
 8009d18:	4659      	mov	r1, fp
 8009d1a:	b173      	cbz	r3, 8009d3a <_strtod_l+0x92a>
 8009d1c:	f7ff fb5c 	bl	80093d8 <sulp>
 8009d20:	4602      	mov	r2, r0
 8009d22:	460b      	mov	r3, r1
 8009d24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d28:	f7f6 fa6e 	bl	8000208 <__adddf3>
 8009d2c:	4682      	mov	sl, r0
 8009d2e:	468b      	mov	fp, r1
 8009d30:	e755      	b.n	8009bde <_strtod_l+0x7ce>
 8009d32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d34:	ea13 0f0a 	tst.w	r3, sl
 8009d38:	e7e9      	b.n	8009d0e <_strtod_l+0x8fe>
 8009d3a:	f7ff fb4d 	bl	80093d8 <sulp>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	460b      	mov	r3, r1
 8009d42:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009d46:	f7f6 fa5d 	bl	8000204 <__aeabi_dsub>
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	2300      	movs	r3, #0
 8009d4e:	4682      	mov	sl, r0
 8009d50:	468b      	mov	fp, r1
 8009d52:	f7f6 fe77 	bl	8000a44 <__aeabi_dcmpeq>
 8009d56:	2800      	cmp	r0, #0
 8009d58:	f47f ae11 	bne.w	800997e <_strtod_l+0x56e>
 8009d5c:	e73f      	b.n	8009bde <_strtod_l+0x7ce>
 8009d5e:	4641      	mov	r1, r8
 8009d60:	4620      	mov	r0, r4
 8009d62:	f001 f906 	bl	800af72 <__ratio>
 8009d66:	ec57 6b10 	vmov	r6, r7, d0
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009d70:	ee10 0a10 	vmov	r0, s0
 8009d74:	4639      	mov	r1, r7
 8009d76:	f7f6 fe79 	bl	8000a6c <__aeabi_dcmple>
 8009d7a:	2800      	cmp	r0, #0
 8009d7c:	d077      	beq.n	8009e6e <_strtod_l+0xa5e>
 8009d7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d04a      	beq.n	8009e1a <_strtod_l+0xa0a>
 8009d84:	4b68      	ldr	r3, [pc, #416]	; (8009f28 <_strtod_l+0xb18>)
 8009d86:	2200      	movs	r2, #0
 8009d88:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009d8c:	4f66      	ldr	r7, [pc, #408]	; (8009f28 <_strtod_l+0xb18>)
 8009d8e:	2600      	movs	r6, #0
 8009d90:	4b62      	ldr	r3, [pc, #392]	; (8009f1c <_strtod_l+0xb0c>)
 8009d92:	402b      	ands	r3, r5
 8009d94:	930f      	str	r3, [sp, #60]	; 0x3c
 8009d96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009d98:	4b64      	ldr	r3, [pc, #400]	; (8009f2c <_strtod_l+0xb1c>)
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	f040 80ce 	bne.w	8009f3c <_strtod_l+0xb2c>
 8009da0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009da4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009da8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8009dac:	ec4b ab10 	vmov	d0, sl, fp
 8009db0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009db4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009db8:	f001 f816 	bl	800ade8 <__ulp>
 8009dbc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009dc0:	ec53 2b10 	vmov	r2, r3, d0
 8009dc4:	f7f6 fbd6 	bl	8000574 <__aeabi_dmul>
 8009dc8:	4652      	mov	r2, sl
 8009dca:	465b      	mov	r3, fp
 8009dcc:	f7f6 fa1c 	bl	8000208 <__adddf3>
 8009dd0:	460b      	mov	r3, r1
 8009dd2:	4952      	ldr	r1, [pc, #328]	; (8009f1c <_strtod_l+0xb0c>)
 8009dd4:	4a56      	ldr	r2, [pc, #344]	; (8009f30 <_strtod_l+0xb20>)
 8009dd6:	4019      	ands	r1, r3
 8009dd8:	4291      	cmp	r1, r2
 8009dda:	4682      	mov	sl, r0
 8009ddc:	d95b      	bls.n	8009e96 <_strtod_l+0xa86>
 8009dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009de0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d103      	bne.n	8009df0 <_strtod_l+0x9e0>
 8009de8:	9b08      	ldr	r3, [sp, #32]
 8009dea:	3301      	adds	r3, #1
 8009dec:	f43f ad2e 	beq.w	800984c <_strtod_l+0x43c>
 8009df0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8009f20 <_strtod_l+0xb10>
 8009df4:	f04f 3aff 	mov.w	sl, #4294967295
 8009df8:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009dfa:	4648      	mov	r0, r9
 8009dfc:	f000 fd5c 	bl	800a8b8 <_Bfree>
 8009e00:	9905      	ldr	r1, [sp, #20]
 8009e02:	4648      	mov	r0, r9
 8009e04:	f000 fd58 	bl	800a8b8 <_Bfree>
 8009e08:	4641      	mov	r1, r8
 8009e0a:	4648      	mov	r0, r9
 8009e0c:	f000 fd54 	bl	800a8b8 <_Bfree>
 8009e10:	4621      	mov	r1, r4
 8009e12:	4648      	mov	r0, r9
 8009e14:	f000 fd50 	bl	800a8b8 <_Bfree>
 8009e18:	e619      	b.n	8009a4e <_strtod_l+0x63e>
 8009e1a:	f1ba 0f00 	cmp.w	sl, #0
 8009e1e:	d11a      	bne.n	8009e56 <_strtod_l+0xa46>
 8009e20:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e24:	b9eb      	cbnz	r3, 8009e62 <_strtod_l+0xa52>
 8009e26:	2200      	movs	r2, #0
 8009e28:	4b3f      	ldr	r3, [pc, #252]	; (8009f28 <_strtod_l+0xb18>)
 8009e2a:	4630      	mov	r0, r6
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	f7f6 fe13 	bl	8000a58 <__aeabi_dcmplt>
 8009e32:	b9c8      	cbnz	r0, 8009e68 <_strtod_l+0xa58>
 8009e34:	4630      	mov	r0, r6
 8009e36:	4639      	mov	r1, r7
 8009e38:	2200      	movs	r2, #0
 8009e3a:	4b3e      	ldr	r3, [pc, #248]	; (8009f34 <_strtod_l+0xb24>)
 8009e3c:	f7f6 fb9a 	bl	8000574 <__aeabi_dmul>
 8009e40:	4606      	mov	r6, r0
 8009e42:	460f      	mov	r7, r1
 8009e44:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009e48:	9618      	str	r6, [sp, #96]	; 0x60
 8009e4a:	9319      	str	r3, [sp, #100]	; 0x64
 8009e4c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8009e50:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009e54:	e79c      	b.n	8009d90 <_strtod_l+0x980>
 8009e56:	f1ba 0f01 	cmp.w	sl, #1
 8009e5a:	d102      	bne.n	8009e62 <_strtod_l+0xa52>
 8009e5c:	2d00      	cmp	r5, #0
 8009e5e:	f43f ad8e 	beq.w	800997e <_strtod_l+0x56e>
 8009e62:	2200      	movs	r2, #0
 8009e64:	4b34      	ldr	r3, [pc, #208]	; (8009f38 <_strtod_l+0xb28>)
 8009e66:	e78f      	b.n	8009d88 <_strtod_l+0x978>
 8009e68:	2600      	movs	r6, #0
 8009e6a:	4f32      	ldr	r7, [pc, #200]	; (8009f34 <_strtod_l+0xb24>)
 8009e6c:	e7ea      	b.n	8009e44 <_strtod_l+0xa34>
 8009e6e:	4b31      	ldr	r3, [pc, #196]	; (8009f34 <_strtod_l+0xb24>)
 8009e70:	4630      	mov	r0, r6
 8009e72:	4639      	mov	r1, r7
 8009e74:	2200      	movs	r2, #0
 8009e76:	f7f6 fb7d 	bl	8000574 <__aeabi_dmul>
 8009e7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009e7c:	4606      	mov	r6, r0
 8009e7e:	460f      	mov	r7, r1
 8009e80:	b933      	cbnz	r3, 8009e90 <_strtod_l+0xa80>
 8009e82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e86:	9010      	str	r0, [sp, #64]	; 0x40
 8009e88:	9311      	str	r3, [sp, #68]	; 0x44
 8009e8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009e8e:	e7df      	b.n	8009e50 <_strtod_l+0xa40>
 8009e90:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009e94:	e7f9      	b.n	8009e8a <_strtod_l+0xa7a>
 8009e96:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009e9a:	9b04      	ldr	r3, [sp, #16]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d1ab      	bne.n	8009df8 <_strtod_l+0x9e8>
 8009ea0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ea4:	0d1b      	lsrs	r3, r3, #20
 8009ea6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009ea8:	051b      	lsls	r3, r3, #20
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	465d      	mov	r5, fp
 8009eae:	d1a3      	bne.n	8009df8 <_strtod_l+0x9e8>
 8009eb0:	4639      	mov	r1, r7
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	f7f6 fdf8 	bl	8000aa8 <__aeabi_d2iz>
 8009eb8:	f7f6 faf2 	bl	80004a0 <__aeabi_i2d>
 8009ebc:	460b      	mov	r3, r1
 8009ebe:	4602      	mov	r2, r0
 8009ec0:	4639      	mov	r1, r7
 8009ec2:	4630      	mov	r0, r6
 8009ec4:	f7f6 f99e 	bl	8000204 <__aeabi_dsub>
 8009ec8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009eca:	4606      	mov	r6, r0
 8009ecc:	460f      	mov	r7, r1
 8009ece:	b933      	cbnz	r3, 8009ede <_strtod_l+0xace>
 8009ed0:	f1ba 0f00 	cmp.w	sl, #0
 8009ed4:	d103      	bne.n	8009ede <_strtod_l+0xace>
 8009ed6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8009eda:	2d00      	cmp	r5, #0
 8009edc:	d06d      	beq.n	8009fba <_strtod_l+0xbaa>
 8009ede:	a30a      	add	r3, pc, #40	; (adr r3, 8009f08 <_strtod_l+0xaf8>)
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	4630      	mov	r0, r6
 8009ee6:	4639      	mov	r1, r7
 8009ee8:	f7f6 fdb6 	bl	8000a58 <__aeabi_dcmplt>
 8009eec:	2800      	cmp	r0, #0
 8009eee:	f47f acb8 	bne.w	8009862 <_strtod_l+0x452>
 8009ef2:	a307      	add	r3, pc, #28	; (adr r3, 8009f10 <_strtod_l+0xb00>)
 8009ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef8:	4630      	mov	r0, r6
 8009efa:	4639      	mov	r1, r7
 8009efc:	f7f6 fdca 	bl	8000a94 <__aeabi_dcmpgt>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	f43f af79 	beq.w	8009df8 <_strtod_l+0x9e8>
 8009f06:	e4ac      	b.n	8009862 <_strtod_l+0x452>
 8009f08:	94a03595 	.word	0x94a03595
 8009f0c:	3fdfffff 	.word	0x3fdfffff
 8009f10:	35afe535 	.word	0x35afe535
 8009f14:	3fe00000 	.word	0x3fe00000
 8009f18:	000fffff 	.word	0x000fffff
 8009f1c:	7ff00000 	.word	0x7ff00000
 8009f20:	7fefffff 	.word	0x7fefffff
 8009f24:	39500000 	.word	0x39500000
 8009f28:	3ff00000 	.word	0x3ff00000
 8009f2c:	7fe00000 	.word	0x7fe00000
 8009f30:	7c9fffff 	.word	0x7c9fffff
 8009f34:	3fe00000 	.word	0x3fe00000
 8009f38:	bff00000 	.word	0xbff00000
 8009f3c:	9b04      	ldr	r3, [sp, #16]
 8009f3e:	b333      	cbz	r3, 8009f8e <_strtod_l+0xb7e>
 8009f40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f42:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009f46:	d822      	bhi.n	8009f8e <_strtod_l+0xb7e>
 8009f48:	a327      	add	r3, pc, #156	; (adr r3, 8009fe8 <_strtod_l+0xbd8>)
 8009f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4e:	4630      	mov	r0, r6
 8009f50:	4639      	mov	r1, r7
 8009f52:	f7f6 fd8b 	bl	8000a6c <__aeabi_dcmple>
 8009f56:	b1a0      	cbz	r0, 8009f82 <_strtod_l+0xb72>
 8009f58:	4639      	mov	r1, r7
 8009f5a:	4630      	mov	r0, r6
 8009f5c:	f7f6 fdcc 	bl	8000af8 <__aeabi_d2uiz>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	bf08      	it	eq
 8009f64:	2001      	moveq	r0, #1
 8009f66:	f7f6 fa8b 	bl	8000480 <__aeabi_ui2d>
 8009f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f6c:	4606      	mov	r6, r0
 8009f6e:	460f      	mov	r7, r1
 8009f70:	bb03      	cbnz	r3, 8009fb4 <_strtod_l+0xba4>
 8009f72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009f76:	9012      	str	r0, [sp, #72]	; 0x48
 8009f78:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f7a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8009f7e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009f82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009f86:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009f8a:	1a9b      	subs	r3, r3, r2
 8009f8c:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f8e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8009f92:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8009f96:	f000 ff27 	bl	800ade8 <__ulp>
 8009f9a:	4650      	mov	r0, sl
 8009f9c:	ec53 2b10 	vmov	r2, r3, d0
 8009fa0:	4659      	mov	r1, fp
 8009fa2:	f7f6 fae7 	bl	8000574 <__aeabi_dmul>
 8009fa6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009faa:	f7f6 f92d 	bl	8000208 <__adddf3>
 8009fae:	4682      	mov	sl, r0
 8009fb0:	468b      	mov	fp, r1
 8009fb2:	e772      	b.n	8009e9a <_strtod_l+0xa8a>
 8009fb4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8009fb8:	e7df      	b.n	8009f7a <_strtod_l+0xb6a>
 8009fba:	a30d      	add	r3, pc, #52	; (adr r3, 8009ff0 <_strtod_l+0xbe0>)
 8009fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc0:	f7f6 fd4a 	bl	8000a58 <__aeabi_dcmplt>
 8009fc4:	e79c      	b.n	8009f00 <_strtod_l+0xaf0>
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	930d      	str	r3, [sp, #52]	; 0x34
 8009fca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009fcc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009fce:	6013      	str	r3, [r2, #0]
 8009fd0:	f7ff ba61 	b.w	8009496 <_strtod_l+0x86>
 8009fd4:	2b65      	cmp	r3, #101	; 0x65
 8009fd6:	f04f 0200 	mov.w	r2, #0
 8009fda:	f43f ab4e 	beq.w	800967a <_strtod_l+0x26a>
 8009fde:	2101      	movs	r1, #1
 8009fe0:	4614      	mov	r4, r2
 8009fe2:	9104      	str	r1, [sp, #16]
 8009fe4:	f7ff bacb 	b.w	800957e <_strtod_l+0x16e>
 8009fe8:	ffc00000 	.word	0xffc00000
 8009fec:	41dfffff 	.word	0x41dfffff
 8009ff0:	94a03595 	.word	0x94a03595
 8009ff4:	3fcfffff 	.word	0x3fcfffff

08009ff8 <strtod>:
 8009ff8:	4b07      	ldr	r3, [pc, #28]	; (800a018 <strtod+0x20>)
 8009ffa:	4a08      	ldr	r2, [pc, #32]	; (800a01c <strtod+0x24>)
 8009ffc:	b410      	push	{r4}
 8009ffe:	681c      	ldr	r4, [r3, #0]
 800a000:	6a23      	ldr	r3, [r4, #32]
 800a002:	2b00      	cmp	r3, #0
 800a004:	bf08      	it	eq
 800a006:	4613      	moveq	r3, r2
 800a008:	460a      	mov	r2, r1
 800a00a:	4601      	mov	r1, r0
 800a00c:	4620      	mov	r0, r4
 800a00e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a012:	f7ff b9fd 	b.w	8009410 <_strtod_l>
 800a016:	bf00      	nop
 800a018:	20000a28 	.word	0x20000a28
 800a01c:	20000a8c 	.word	0x20000a8c

0800a020 <_strtol_l.isra.0>:
 800a020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a024:	4680      	mov	r8, r0
 800a026:	4689      	mov	r9, r1
 800a028:	4692      	mov	sl, r2
 800a02a:	461e      	mov	r6, r3
 800a02c:	460f      	mov	r7, r1
 800a02e:	463d      	mov	r5, r7
 800a030:	9808      	ldr	r0, [sp, #32]
 800a032:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a036:	f000 fbe9 	bl	800a80c <__locale_ctype_ptr_l>
 800a03a:	4420      	add	r0, r4
 800a03c:	7843      	ldrb	r3, [r0, #1]
 800a03e:	f013 0308 	ands.w	r3, r3, #8
 800a042:	d132      	bne.n	800a0aa <_strtol_l.isra.0+0x8a>
 800a044:	2c2d      	cmp	r4, #45	; 0x2d
 800a046:	d132      	bne.n	800a0ae <_strtol_l.isra.0+0x8e>
 800a048:	787c      	ldrb	r4, [r7, #1]
 800a04a:	1cbd      	adds	r5, r7, #2
 800a04c:	2201      	movs	r2, #1
 800a04e:	2e00      	cmp	r6, #0
 800a050:	d05d      	beq.n	800a10e <_strtol_l.isra.0+0xee>
 800a052:	2e10      	cmp	r6, #16
 800a054:	d109      	bne.n	800a06a <_strtol_l.isra.0+0x4a>
 800a056:	2c30      	cmp	r4, #48	; 0x30
 800a058:	d107      	bne.n	800a06a <_strtol_l.isra.0+0x4a>
 800a05a:	782b      	ldrb	r3, [r5, #0]
 800a05c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a060:	2b58      	cmp	r3, #88	; 0x58
 800a062:	d14f      	bne.n	800a104 <_strtol_l.isra.0+0xe4>
 800a064:	786c      	ldrb	r4, [r5, #1]
 800a066:	2610      	movs	r6, #16
 800a068:	3502      	adds	r5, #2
 800a06a:	2a00      	cmp	r2, #0
 800a06c:	bf14      	ite	ne
 800a06e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a072:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a076:	2700      	movs	r7, #0
 800a078:	fbb1 fcf6 	udiv	ip, r1, r6
 800a07c:	4638      	mov	r0, r7
 800a07e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a082:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a086:	2b09      	cmp	r3, #9
 800a088:	d817      	bhi.n	800a0ba <_strtol_l.isra.0+0x9a>
 800a08a:	461c      	mov	r4, r3
 800a08c:	42a6      	cmp	r6, r4
 800a08e:	dd23      	ble.n	800a0d8 <_strtol_l.isra.0+0xb8>
 800a090:	1c7b      	adds	r3, r7, #1
 800a092:	d007      	beq.n	800a0a4 <_strtol_l.isra.0+0x84>
 800a094:	4584      	cmp	ip, r0
 800a096:	d31c      	bcc.n	800a0d2 <_strtol_l.isra.0+0xb2>
 800a098:	d101      	bne.n	800a09e <_strtol_l.isra.0+0x7e>
 800a09a:	45a6      	cmp	lr, r4
 800a09c:	db19      	blt.n	800a0d2 <_strtol_l.isra.0+0xb2>
 800a09e:	fb00 4006 	mla	r0, r0, r6, r4
 800a0a2:	2701      	movs	r7, #1
 800a0a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0a8:	e7eb      	b.n	800a082 <_strtol_l.isra.0+0x62>
 800a0aa:	462f      	mov	r7, r5
 800a0ac:	e7bf      	b.n	800a02e <_strtol_l.isra.0+0xe>
 800a0ae:	2c2b      	cmp	r4, #43	; 0x2b
 800a0b0:	bf04      	itt	eq
 800a0b2:	1cbd      	addeq	r5, r7, #2
 800a0b4:	787c      	ldrbeq	r4, [r7, #1]
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	e7c9      	b.n	800a04e <_strtol_l.isra.0+0x2e>
 800a0ba:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a0be:	2b19      	cmp	r3, #25
 800a0c0:	d801      	bhi.n	800a0c6 <_strtol_l.isra.0+0xa6>
 800a0c2:	3c37      	subs	r4, #55	; 0x37
 800a0c4:	e7e2      	b.n	800a08c <_strtol_l.isra.0+0x6c>
 800a0c6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a0ca:	2b19      	cmp	r3, #25
 800a0cc:	d804      	bhi.n	800a0d8 <_strtol_l.isra.0+0xb8>
 800a0ce:	3c57      	subs	r4, #87	; 0x57
 800a0d0:	e7dc      	b.n	800a08c <_strtol_l.isra.0+0x6c>
 800a0d2:	f04f 37ff 	mov.w	r7, #4294967295
 800a0d6:	e7e5      	b.n	800a0a4 <_strtol_l.isra.0+0x84>
 800a0d8:	1c7b      	adds	r3, r7, #1
 800a0da:	d108      	bne.n	800a0ee <_strtol_l.isra.0+0xce>
 800a0dc:	2322      	movs	r3, #34	; 0x22
 800a0de:	f8c8 3000 	str.w	r3, [r8]
 800a0e2:	4608      	mov	r0, r1
 800a0e4:	f1ba 0f00 	cmp.w	sl, #0
 800a0e8:	d107      	bne.n	800a0fa <_strtol_l.isra.0+0xda>
 800a0ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ee:	b102      	cbz	r2, 800a0f2 <_strtol_l.isra.0+0xd2>
 800a0f0:	4240      	negs	r0, r0
 800a0f2:	f1ba 0f00 	cmp.w	sl, #0
 800a0f6:	d0f8      	beq.n	800a0ea <_strtol_l.isra.0+0xca>
 800a0f8:	b10f      	cbz	r7, 800a0fe <_strtol_l.isra.0+0xde>
 800a0fa:	f105 39ff 	add.w	r9, r5, #4294967295
 800a0fe:	f8ca 9000 	str.w	r9, [sl]
 800a102:	e7f2      	b.n	800a0ea <_strtol_l.isra.0+0xca>
 800a104:	2430      	movs	r4, #48	; 0x30
 800a106:	2e00      	cmp	r6, #0
 800a108:	d1af      	bne.n	800a06a <_strtol_l.isra.0+0x4a>
 800a10a:	2608      	movs	r6, #8
 800a10c:	e7ad      	b.n	800a06a <_strtol_l.isra.0+0x4a>
 800a10e:	2c30      	cmp	r4, #48	; 0x30
 800a110:	d0a3      	beq.n	800a05a <_strtol_l.isra.0+0x3a>
 800a112:	260a      	movs	r6, #10
 800a114:	e7a9      	b.n	800a06a <_strtol_l.isra.0+0x4a>
	...

0800a118 <strtol>:
 800a118:	4b08      	ldr	r3, [pc, #32]	; (800a13c <strtol+0x24>)
 800a11a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a11c:	681c      	ldr	r4, [r3, #0]
 800a11e:	4d08      	ldr	r5, [pc, #32]	; (800a140 <strtol+0x28>)
 800a120:	6a23      	ldr	r3, [r4, #32]
 800a122:	2b00      	cmp	r3, #0
 800a124:	bf08      	it	eq
 800a126:	462b      	moveq	r3, r5
 800a128:	9300      	str	r3, [sp, #0]
 800a12a:	4613      	mov	r3, r2
 800a12c:	460a      	mov	r2, r1
 800a12e:	4601      	mov	r1, r0
 800a130:	4620      	mov	r0, r4
 800a132:	f7ff ff75 	bl	800a020 <_strtol_l.isra.0>
 800a136:	b003      	add	sp, #12
 800a138:	bd30      	pop	{r4, r5, pc}
 800a13a:	bf00      	nop
 800a13c:	20000a28 	.word	0x20000a28
 800a140:	20000a8c 	.word	0x20000a8c

0800a144 <__utoa>:
 800a144:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a146:	4b1d      	ldr	r3, [pc, #116]	; (800a1bc <__utoa+0x78>)
 800a148:	b08b      	sub	sp, #44	; 0x2c
 800a14a:	4605      	mov	r5, r0
 800a14c:	460c      	mov	r4, r1
 800a14e:	466e      	mov	r6, sp
 800a150:	f103 0c20 	add.w	ip, r3, #32
 800a154:	6818      	ldr	r0, [r3, #0]
 800a156:	6859      	ldr	r1, [r3, #4]
 800a158:	4637      	mov	r7, r6
 800a15a:	c703      	stmia	r7!, {r0, r1}
 800a15c:	3308      	adds	r3, #8
 800a15e:	4563      	cmp	r3, ip
 800a160:	463e      	mov	r6, r7
 800a162:	d1f7      	bne.n	800a154 <__utoa+0x10>
 800a164:	6818      	ldr	r0, [r3, #0]
 800a166:	791b      	ldrb	r3, [r3, #4]
 800a168:	713b      	strb	r3, [r7, #4]
 800a16a:	1e93      	subs	r3, r2, #2
 800a16c:	2b22      	cmp	r3, #34	; 0x22
 800a16e:	6038      	str	r0, [r7, #0]
 800a170:	f04f 0300 	mov.w	r3, #0
 800a174:	d904      	bls.n	800a180 <__utoa+0x3c>
 800a176:	7023      	strb	r3, [r4, #0]
 800a178:	461c      	mov	r4, r3
 800a17a:	4620      	mov	r0, r4
 800a17c:	b00b      	add	sp, #44	; 0x2c
 800a17e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a180:	1e66      	subs	r6, r4, #1
 800a182:	fbb5 f0f2 	udiv	r0, r5, r2
 800a186:	af0a      	add	r7, sp, #40	; 0x28
 800a188:	fb02 5510 	mls	r5, r2, r0, r5
 800a18c:	443d      	add	r5, r7
 800a18e:	1c59      	adds	r1, r3, #1
 800a190:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800a194:	f806 5f01 	strb.w	r5, [r6, #1]!
 800a198:	4605      	mov	r5, r0
 800a19a:	b968      	cbnz	r0, 800a1b8 <__utoa+0x74>
 800a19c:	5460      	strb	r0, [r4, r1]
 800a19e:	4423      	add	r3, r4
 800a1a0:	4622      	mov	r2, r4
 800a1a2:	1b19      	subs	r1, r3, r4
 800a1a4:	1b10      	subs	r0, r2, r4
 800a1a6:	4281      	cmp	r1, r0
 800a1a8:	dde7      	ble.n	800a17a <__utoa+0x36>
 800a1aa:	7811      	ldrb	r1, [r2, #0]
 800a1ac:	7818      	ldrb	r0, [r3, #0]
 800a1ae:	f802 0b01 	strb.w	r0, [r2], #1
 800a1b2:	f803 1901 	strb.w	r1, [r3], #-1
 800a1b6:	e7f4      	b.n	800a1a2 <__utoa+0x5e>
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	e7e2      	b.n	800a182 <__utoa+0x3e>
 800a1bc:	0800b558 	.word	0x0800b558

0800a1c0 <rshift>:
 800a1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1c2:	6906      	ldr	r6, [r0, #16]
 800a1c4:	114b      	asrs	r3, r1, #5
 800a1c6:	429e      	cmp	r6, r3
 800a1c8:	f100 0414 	add.w	r4, r0, #20
 800a1cc:	dd30      	ble.n	800a230 <rshift+0x70>
 800a1ce:	f011 011f 	ands.w	r1, r1, #31
 800a1d2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a1d6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800a1da:	d108      	bne.n	800a1ee <rshift+0x2e>
 800a1dc:	4621      	mov	r1, r4
 800a1de:	42b2      	cmp	r2, r6
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	d211      	bcs.n	800a208 <rshift+0x48>
 800a1e4:	f852 3b04 	ldr.w	r3, [r2], #4
 800a1e8:	f841 3b04 	str.w	r3, [r1], #4
 800a1ec:	e7f7      	b.n	800a1de <rshift+0x1e>
 800a1ee:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800a1f2:	f1c1 0c20 	rsb	ip, r1, #32
 800a1f6:	40cd      	lsrs	r5, r1
 800a1f8:	3204      	adds	r2, #4
 800a1fa:	4623      	mov	r3, r4
 800a1fc:	42b2      	cmp	r2, r6
 800a1fe:	4617      	mov	r7, r2
 800a200:	d30c      	bcc.n	800a21c <rshift+0x5c>
 800a202:	601d      	str	r5, [r3, #0]
 800a204:	b105      	cbz	r5, 800a208 <rshift+0x48>
 800a206:	3304      	adds	r3, #4
 800a208:	1b1a      	subs	r2, r3, r4
 800a20a:	42a3      	cmp	r3, r4
 800a20c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a210:	bf08      	it	eq
 800a212:	2300      	moveq	r3, #0
 800a214:	6102      	str	r2, [r0, #16]
 800a216:	bf08      	it	eq
 800a218:	6143      	streq	r3, [r0, #20]
 800a21a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a21c:	683f      	ldr	r7, [r7, #0]
 800a21e:	fa07 f70c 	lsl.w	r7, r7, ip
 800a222:	433d      	orrs	r5, r7
 800a224:	f843 5b04 	str.w	r5, [r3], #4
 800a228:	f852 5b04 	ldr.w	r5, [r2], #4
 800a22c:	40cd      	lsrs	r5, r1
 800a22e:	e7e5      	b.n	800a1fc <rshift+0x3c>
 800a230:	4623      	mov	r3, r4
 800a232:	e7e9      	b.n	800a208 <rshift+0x48>

0800a234 <__hexdig_fun>:
 800a234:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a238:	2b09      	cmp	r3, #9
 800a23a:	d802      	bhi.n	800a242 <__hexdig_fun+0xe>
 800a23c:	3820      	subs	r0, #32
 800a23e:	b2c0      	uxtb	r0, r0
 800a240:	4770      	bx	lr
 800a242:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a246:	2b05      	cmp	r3, #5
 800a248:	d801      	bhi.n	800a24e <__hexdig_fun+0x1a>
 800a24a:	3847      	subs	r0, #71	; 0x47
 800a24c:	e7f7      	b.n	800a23e <__hexdig_fun+0xa>
 800a24e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a252:	2b05      	cmp	r3, #5
 800a254:	d801      	bhi.n	800a25a <__hexdig_fun+0x26>
 800a256:	3827      	subs	r0, #39	; 0x27
 800a258:	e7f1      	b.n	800a23e <__hexdig_fun+0xa>
 800a25a:	2000      	movs	r0, #0
 800a25c:	4770      	bx	lr

0800a25e <__gethex>:
 800a25e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a262:	b08b      	sub	sp, #44	; 0x2c
 800a264:	468a      	mov	sl, r1
 800a266:	9002      	str	r0, [sp, #8]
 800a268:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a26a:	9306      	str	r3, [sp, #24]
 800a26c:	4690      	mov	r8, r2
 800a26e:	f000 fad0 	bl	800a812 <__localeconv_l>
 800a272:	6803      	ldr	r3, [r0, #0]
 800a274:	9303      	str	r3, [sp, #12]
 800a276:	4618      	mov	r0, r3
 800a278:	f7f5 ffb8 	bl	80001ec <strlen>
 800a27c:	9b03      	ldr	r3, [sp, #12]
 800a27e:	9001      	str	r0, [sp, #4]
 800a280:	4403      	add	r3, r0
 800a282:	f04f 0b00 	mov.w	fp, #0
 800a286:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a28a:	9307      	str	r3, [sp, #28]
 800a28c:	f8da 3000 	ldr.w	r3, [sl]
 800a290:	3302      	adds	r3, #2
 800a292:	461f      	mov	r7, r3
 800a294:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a298:	2830      	cmp	r0, #48	; 0x30
 800a29a:	d06c      	beq.n	800a376 <__gethex+0x118>
 800a29c:	f7ff ffca 	bl	800a234 <__hexdig_fun>
 800a2a0:	4604      	mov	r4, r0
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d16a      	bne.n	800a37c <__gethex+0x11e>
 800a2a6:	9a01      	ldr	r2, [sp, #4]
 800a2a8:	9903      	ldr	r1, [sp, #12]
 800a2aa:	4638      	mov	r0, r7
 800a2ac:	f000 ff48 	bl	800b140 <strncmp>
 800a2b0:	2800      	cmp	r0, #0
 800a2b2:	d166      	bne.n	800a382 <__gethex+0x124>
 800a2b4:	9b01      	ldr	r3, [sp, #4]
 800a2b6:	5cf8      	ldrb	r0, [r7, r3]
 800a2b8:	18fe      	adds	r6, r7, r3
 800a2ba:	f7ff ffbb 	bl	800a234 <__hexdig_fun>
 800a2be:	2800      	cmp	r0, #0
 800a2c0:	d062      	beq.n	800a388 <__gethex+0x12a>
 800a2c2:	4633      	mov	r3, r6
 800a2c4:	7818      	ldrb	r0, [r3, #0]
 800a2c6:	2830      	cmp	r0, #48	; 0x30
 800a2c8:	461f      	mov	r7, r3
 800a2ca:	f103 0301 	add.w	r3, r3, #1
 800a2ce:	d0f9      	beq.n	800a2c4 <__gethex+0x66>
 800a2d0:	f7ff ffb0 	bl	800a234 <__hexdig_fun>
 800a2d4:	fab0 f580 	clz	r5, r0
 800a2d8:	096d      	lsrs	r5, r5, #5
 800a2da:	4634      	mov	r4, r6
 800a2dc:	f04f 0b01 	mov.w	fp, #1
 800a2e0:	463a      	mov	r2, r7
 800a2e2:	4616      	mov	r6, r2
 800a2e4:	3201      	adds	r2, #1
 800a2e6:	7830      	ldrb	r0, [r6, #0]
 800a2e8:	f7ff ffa4 	bl	800a234 <__hexdig_fun>
 800a2ec:	2800      	cmp	r0, #0
 800a2ee:	d1f8      	bne.n	800a2e2 <__gethex+0x84>
 800a2f0:	9a01      	ldr	r2, [sp, #4]
 800a2f2:	9903      	ldr	r1, [sp, #12]
 800a2f4:	4630      	mov	r0, r6
 800a2f6:	f000 ff23 	bl	800b140 <strncmp>
 800a2fa:	b950      	cbnz	r0, 800a312 <__gethex+0xb4>
 800a2fc:	b954      	cbnz	r4, 800a314 <__gethex+0xb6>
 800a2fe:	9b01      	ldr	r3, [sp, #4]
 800a300:	18f4      	adds	r4, r6, r3
 800a302:	4622      	mov	r2, r4
 800a304:	4616      	mov	r6, r2
 800a306:	3201      	adds	r2, #1
 800a308:	7830      	ldrb	r0, [r6, #0]
 800a30a:	f7ff ff93 	bl	800a234 <__hexdig_fun>
 800a30e:	2800      	cmp	r0, #0
 800a310:	d1f8      	bne.n	800a304 <__gethex+0xa6>
 800a312:	b10c      	cbz	r4, 800a318 <__gethex+0xba>
 800a314:	1ba4      	subs	r4, r4, r6
 800a316:	00a4      	lsls	r4, r4, #2
 800a318:	7833      	ldrb	r3, [r6, #0]
 800a31a:	2b50      	cmp	r3, #80	; 0x50
 800a31c:	d001      	beq.n	800a322 <__gethex+0xc4>
 800a31e:	2b70      	cmp	r3, #112	; 0x70
 800a320:	d140      	bne.n	800a3a4 <__gethex+0x146>
 800a322:	7873      	ldrb	r3, [r6, #1]
 800a324:	2b2b      	cmp	r3, #43	; 0x2b
 800a326:	d031      	beq.n	800a38c <__gethex+0x12e>
 800a328:	2b2d      	cmp	r3, #45	; 0x2d
 800a32a:	d033      	beq.n	800a394 <__gethex+0x136>
 800a32c:	1c71      	adds	r1, r6, #1
 800a32e:	f04f 0900 	mov.w	r9, #0
 800a332:	7808      	ldrb	r0, [r1, #0]
 800a334:	f7ff ff7e 	bl	800a234 <__hexdig_fun>
 800a338:	1e43      	subs	r3, r0, #1
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	2b18      	cmp	r3, #24
 800a33e:	d831      	bhi.n	800a3a4 <__gethex+0x146>
 800a340:	f1a0 0210 	sub.w	r2, r0, #16
 800a344:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a348:	f7ff ff74 	bl	800a234 <__hexdig_fun>
 800a34c:	1e43      	subs	r3, r0, #1
 800a34e:	b2db      	uxtb	r3, r3
 800a350:	2b18      	cmp	r3, #24
 800a352:	d922      	bls.n	800a39a <__gethex+0x13c>
 800a354:	f1b9 0f00 	cmp.w	r9, #0
 800a358:	d000      	beq.n	800a35c <__gethex+0xfe>
 800a35a:	4252      	negs	r2, r2
 800a35c:	4414      	add	r4, r2
 800a35e:	f8ca 1000 	str.w	r1, [sl]
 800a362:	b30d      	cbz	r5, 800a3a8 <__gethex+0x14a>
 800a364:	f1bb 0f00 	cmp.w	fp, #0
 800a368:	bf0c      	ite	eq
 800a36a:	2706      	moveq	r7, #6
 800a36c:	2700      	movne	r7, #0
 800a36e:	4638      	mov	r0, r7
 800a370:	b00b      	add	sp, #44	; 0x2c
 800a372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a376:	f10b 0b01 	add.w	fp, fp, #1
 800a37a:	e78a      	b.n	800a292 <__gethex+0x34>
 800a37c:	2500      	movs	r5, #0
 800a37e:	462c      	mov	r4, r5
 800a380:	e7ae      	b.n	800a2e0 <__gethex+0x82>
 800a382:	463e      	mov	r6, r7
 800a384:	2501      	movs	r5, #1
 800a386:	e7c7      	b.n	800a318 <__gethex+0xba>
 800a388:	4604      	mov	r4, r0
 800a38a:	e7fb      	b.n	800a384 <__gethex+0x126>
 800a38c:	f04f 0900 	mov.w	r9, #0
 800a390:	1cb1      	adds	r1, r6, #2
 800a392:	e7ce      	b.n	800a332 <__gethex+0xd4>
 800a394:	f04f 0901 	mov.w	r9, #1
 800a398:	e7fa      	b.n	800a390 <__gethex+0x132>
 800a39a:	230a      	movs	r3, #10
 800a39c:	fb03 0202 	mla	r2, r3, r2, r0
 800a3a0:	3a10      	subs	r2, #16
 800a3a2:	e7cf      	b.n	800a344 <__gethex+0xe6>
 800a3a4:	4631      	mov	r1, r6
 800a3a6:	e7da      	b.n	800a35e <__gethex+0x100>
 800a3a8:	1bf3      	subs	r3, r6, r7
 800a3aa:	3b01      	subs	r3, #1
 800a3ac:	4629      	mov	r1, r5
 800a3ae:	2b07      	cmp	r3, #7
 800a3b0:	dc49      	bgt.n	800a446 <__gethex+0x1e8>
 800a3b2:	9802      	ldr	r0, [sp, #8]
 800a3b4:	f000 fa4c 	bl	800a850 <_Balloc>
 800a3b8:	9b01      	ldr	r3, [sp, #4]
 800a3ba:	f100 0914 	add.w	r9, r0, #20
 800a3be:	f04f 0b00 	mov.w	fp, #0
 800a3c2:	f1c3 0301 	rsb	r3, r3, #1
 800a3c6:	4605      	mov	r5, r0
 800a3c8:	f8cd 9010 	str.w	r9, [sp, #16]
 800a3cc:	46da      	mov	sl, fp
 800a3ce:	9308      	str	r3, [sp, #32]
 800a3d0:	42b7      	cmp	r7, r6
 800a3d2:	d33b      	bcc.n	800a44c <__gethex+0x1ee>
 800a3d4:	9804      	ldr	r0, [sp, #16]
 800a3d6:	f840 ab04 	str.w	sl, [r0], #4
 800a3da:	eba0 0009 	sub.w	r0, r0, r9
 800a3de:	1080      	asrs	r0, r0, #2
 800a3e0:	6128      	str	r0, [r5, #16]
 800a3e2:	0147      	lsls	r7, r0, #5
 800a3e4:	4650      	mov	r0, sl
 800a3e6:	f000 faf7 	bl	800a9d8 <__hi0bits>
 800a3ea:	f8d8 6000 	ldr.w	r6, [r8]
 800a3ee:	1a3f      	subs	r7, r7, r0
 800a3f0:	42b7      	cmp	r7, r6
 800a3f2:	dd64      	ble.n	800a4be <__gethex+0x260>
 800a3f4:	1bbf      	subs	r7, r7, r6
 800a3f6:	4639      	mov	r1, r7
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	f000 fe07 	bl	800b00c <__any_on>
 800a3fe:	4682      	mov	sl, r0
 800a400:	b178      	cbz	r0, 800a422 <__gethex+0x1c4>
 800a402:	1e7b      	subs	r3, r7, #1
 800a404:	1159      	asrs	r1, r3, #5
 800a406:	f003 021f 	and.w	r2, r3, #31
 800a40a:	f04f 0a01 	mov.w	sl, #1
 800a40e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a412:	fa0a f202 	lsl.w	r2, sl, r2
 800a416:	420a      	tst	r2, r1
 800a418:	d003      	beq.n	800a422 <__gethex+0x1c4>
 800a41a:	4553      	cmp	r3, sl
 800a41c:	dc46      	bgt.n	800a4ac <__gethex+0x24e>
 800a41e:	f04f 0a02 	mov.w	sl, #2
 800a422:	4639      	mov	r1, r7
 800a424:	4628      	mov	r0, r5
 800a426:	f7ff fecb 	bl	800a1c0 <rshift>
 800a42a:	443c      	add	r4, r7
 800a42c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a430:	42a3      	cmp	r3, r4
 800a432:	da52      	bge.n	800a4da <__gethex+0x27c>
 800a434:	4629      	mov	r1, r5
 800a436:	9802      	ldr	r0, [sp, #8]
 800a438:	f000 fa3e 	bl	800a8b8 <_Bfree>
 800a43c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a43e:	2300      	movs	r3, #0
 800a440:	6013      	str	r3, [r2, #0]
 800a442:	27a3      	movs	r7, #163	; 0xa3
 800a444:	e793      	b.n	800a36e <__gethex+0x110>
 800a446:	3101      	adds	r1, #1
 800a448:	105b      	asrs	r3, r3, #1
 800a44a:	e7b0      	b.n	800a3ae <__gethex+0x150>
 800a44c:	1e73      	subs	r3, r6, #1
 800a44e:	9305      	str	r3, [sp, #20]
 800a450:	9a07      	ldr	r2, [sp, #28]
 800a452:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a456:	4293      	cmp	r3, r2
 800a458:	d018      	beq.n	800a48c <__gethex+0x22e>
 800a45a:	f1bb 0f20 	cmp.w	fp, #32
 800a45e:	d107      	bne.n	800a470 <__gethex+0x212>
 800a460:	9b04      	ldr	r3, [sp, #16]
 800a462:	f8c3 a000 	str.w	sl, [r3]
 800a466:	3304      	adds	r3, #4
 800a468:	f04f 0a00 	mov.w	sl, #0
 800a46c:	9304      	str	r3, [sp, #16]
 800a46e:	46d3      	mov	fp, sl
 800a470:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a474:	f7ff fede 	bl	800a234 <__hexdig_fun>
 800a478:	f000 000f 	and.w	r0, r0, #15
 800a47c:	fa00 f00b 	lsl.w	r0, r0, fp
 800a480:	ea4a 0a00 	orr.w	sl, sl, r0
 800a484:	f10b 0b04 	add.w	fp, fp, #4
 800a488:	9b05      	ldr	r3, [sp, #20]
 800a48a:	e00d      	b.n	800a4a8 <__gethex+0x24a>
 800a48c:	9b05      	ldr	r3, [sp, #20]
 800a48e:	9a08      	ldr	r2, [sp, #32]
 800a490:	4413      	add	r3, r2
 800a492:	42bb      	cmp	r3, r7
 800a494:	d3e1      	bcc.n	800a45a <__gethex+0x1fc>
 800a496:	4618      	mov	r0, r3
 800a498:	9a01      	ldr	r2, [sp, #4]
 800a49a:	9903      	ldr	r1, [sp, #12]
 800a49c:	9309      	str	r3, [sp, #36]	; 0x24
 800a49e:	f000 fe4f 	bl	800b140 <strncmp>
 800a4a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	d1d8      	bne.n	800a45a <__gethex+0x1fc>
 800a4a8:	461e      	mov	r6, r3
 800a4aa:	e791      	b.n	800a3d0 <__gethex+0x172>
 800a4ac:	1eb9      	subs	r1, r7, #2
 800a4ae:	4628      	mov	r0, r5
 800a4b0:	f000 fdac 	bl	800b00c <__any_on>
 800a4b4:	2800      	cmp	r0, #0
 800a4b6:	d0b2      	beq.n	800a41e <__gethex+0x1c0>
 800a4b8:	f04f 0a03 	mov.w	sl, #3
 800a4bc:	e7b1      	b.n	800a422 <__gethex+0x1c4>
 800a4be:	da09      	bge.n	800a4d4 <__gethex+0x276>
 800a4c0:	1bf7      	subs	r7, r6, r7
 800a4c2:	4629      	mov	r1, r5
 800a4c4:	463a      	mov	r2, r7
 800a4c6:	9802      	ldr	r0, [sp, #8]
 800a4c8:	f000 fbc2 	bl	800ac50 <__lshift>
 800a4cc:	1be4      	subs	r4, r4, r7
 800a4ce:	4605      	mov	r5, r0
 800a4d0:	f100 0914 	add.w	r9, r0, #20
 800a4d4:	f04f 0a00 	mov.w	sl, #0
 800a4d8:	e7a8      	b.n	800a42c <__gethex+0x1ce>
 800a4da:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a4de:	42a0      	cmp	r0, r4
 800a4e0:	dd6a      	ble.n	800a5b8 <__gethex+0x35a>
 800a4e2:	1b04      	subs	r4, r0, r4
 800a4e4:	42a6      	cmp	r6, r4
 800a4e6:	dc2e      	bgt.n	800a546 <__gethex+0x2e8>
 800a4e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a4ec:	2b02      	cmp	r3, #2
 800a4ee:	d022      	beq.n	800a536 <__gethex+0x2d8>
 800a4f0:	2b03      	cmp	r3, #3
 800a4f2:	d024      	beq.n	800a53e <__gethex+0x2e0>
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d115      	bne.n	800a524 <__gethex+0x2c6>
 800a4f8:	42a6      	cmp	r6, r4
 800a4fa:	d113      	bne.n	800a524 <__gethex+0x2c6>
 800a4fc:	2e01      	cmp	r6, #1
 800a4fe:	dc0b      	bgt.n	800a518 <__gethex+0x2ba>
 800a500:	9a06      	ldr	r2, [sp, #24]
 800a502:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a506:	6013      	str	r3, [r2, #0]
 800a508:	2301      	movs	r3, #1
 800a50a:	612b      	str	r3, [r5, #16]
 800a50c:	f8c9 3000 	str.w	r3, [r9]
 800a510:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a512:	2762      	movs	r7, #98	; 0x62
 800a514:	601d      	str	r5, [r3, #0]
 800a516:	e72a      	b.n	800a36e <__gethex+0x110>
 800a518:	1e71      	subs	r1, r6, #1
 800a51a:	4628      	mov	r0, r5
 800a51c:	f000 fd76 	bl	800b00c <__any_on>
 800a520:	2800      	cmp	r0, #0
 800a522:	d1ed      	bne.n	800a500 <__gethex+0x2a2>
 800a524:	4629      	mov	r1, r5
 800a526:	9802      	ldr	r0, [sp, #8]
 800a528:	f000 f9c6 	bl	800a8b8 <_Bfree>
 800a52c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a52e:	2300      	movs	r3, #0
 800a530:	6013      	str	r3, [r2, #0]
 800a532:	2750      	movs	r7, #80	; 0x50
 800a534:	e71b      	b.n	800a36e <__gethex+0x110>
 800a536:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d0e1      	beq.n	800a500 <__gethex+0x2a2>
 800a53c:	e7f2      	b.n	800a524 <__gethex+0x2c6>
 800a53e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a540:	2b00      	cmp	r3, #0
 800a542:	d1dd      	bne.n	800a500 <__gethex+0x2a2>
 800a544:	e7ee      	b.n	800a524 <__gethex+0x2c6>
 800a546:	1e67      	subs	r7, r4, #1
 800a548:	f1ba 0f00 	cmp.w	sl, #0
 800a54c:	d131      	bne.n	800a5b2 <__gethex+0x354>
 800a54e:	b127      	cbz	r7, 800a55a <__gethex+0x2fc>
 800a550:	4639      	mov	r1, r7
 800a552:	4628      	mov	r0, r5
 800a554:	f000 fd5a 	bl	800b00c <__any_on>
 800a558:	4682      	mov	sl, r0
 800a55a:	117a      	asrs	r2, r7, #5
 800a55c:	2301      	movs	r3, #1
 800a55e:	f007 071f 	and.w	r7, r7, #31
 800a562:	fa03 f707 	lsl.w	r7, r3, r7
 800a566:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800a56a:	4621      	mov	r1, r4
 800a56c:	421f      	tst	r7, r3
 800a56e:	4628      	mov	r0, r5
 800a570:	bf18      	it	ne
 800a572:	f04a 0a02 	orrne.w	sl, sl, #2
 800a576:	1b36      	subs	r6, r6, r4
 800a578:	f7ff fe22 	bl	800a1c0 <rshift>
 800a57c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800a580:	2702      	movs	r7, #2
 800a582:	f1ba 0f00 	cmp.w	sl, #0
 800a586:	d048      	beq.n	800a61a <__gethex+0x3bc>
 800a588:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	d015      	beq.n	800a5bc <__gethex+0x35e>
 800a590:	2b03      	cmp	r3, #3
 800a592:	d017      	beq.n	800a5c4 <__gethex+0x366>
 800a594:	2b01      	cmp	r3, #1
 800a596:	d109      	bne.n	800a5ac <__gethex+0x34e>
 800a598:	f01a 0f02 	tst.w	sl, #2
 800a59c:	d006      	beq.n	800a5ac <__gethex+0x34e>
 800a59e:	f8d9 3000 	ldr.w	r3, [r9]
 800a5a2:	ea4a 0a03 	orr.w	sl, sl, r3
 800a5a6:	f01a 0f01 	tst.w	sl, #1
 800a5aa:	d10e      	bne.n	800a5ca <__gethex+0x36c>
 800a5ac:	f047 0710 	orr.w	r7, r7, #16
 800a5b0:	e033      	b.n	800a61a <__gethex+0x3bc>
 800a5b2:	f04f 0a01 	mov.w	sl, #1
 800a5b6:	e7d0      	b.n	800a55a <__gethex+0x2fc>
 800a5b8:	2701      	movs	r7, #1
 800a5ba:	e7e2      	b.n	800a582 <__gethex+0x324>
 800a5bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5be:	f1c3 0301 	rsb	r3, r3, #1
 800a5c2:	9315      	str	r3, [sp, #84]	; 0x54
 800a5c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d0f0      	beq.n	800a5ac <__gethex+0x34e>
 800a5ca:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800a5ce:	f105 0314 	add.w	r3, r5, #20
 800a5d2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800a5d6:	eb03 010a 	add.w	r1, r3, sl
 800a5da:	f04f 0c00 	mov.w	ip, #0
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a5e8:	d01c      	beq.n	800a624 <__gethex+0x3c6>
 800a5ea:	3201      	adds	r2, #1
 800a5ec:	6002      	str	r2, [r0, #0]
 800a5ee:	2f02      	cmp	r7, #2
 800a5f0:	f105 0314 	add.w	r3, r5, #20
 800a5f4:	d138      	bne.n	800a668 <__gethex+0x40a>
 800a5f6:	f8d8 2000 	ldr.w	r2, [r8]
 800a5fa:	3a01      	subs	r2, #1
 800a5fc:	42b2      	cmp	r2, r6
 800a5fe:	d10a      	bne.n	800a616 <__gethex+0x3b8>
 800a600:	1171      	asrs	r1, r6, #5
 800a602:	2201      	movs	r2, #1
 800a604:	f006 061f 	and.w	r6, r6, #31
 800a608:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a60c:	fa02 f606 	lsl.w	r6, r2, r6
 800a610:	421e      	tst	r6, r3
 800a612:	bf18      	it	ne
 800a614:	4617      	movne	r7, r2
 800a616:	f047 0720 	orr.w	r7, r7, #32
 800a61a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a61c:	601d      	str	r5, [r3, #0]
 800a61e:	9b06      	ldr	r3, [sp, #24]
 800a620:	601c      	str	r4, [r3, #0]
 800a622:	e6a4      	b.n	800a36e <__gethex+0x110>
 800a624:	4299      	cmp	r1, r3
 800a626:	f843 cc04 	str.w	ip, [r3, #-4]
 800a62a:	d8d8      	bhi.n	800a5de <__gethex+0x380>
 800a62c:	68ab      	ldr	r3, [r5, #8]
 800a62e:	4599      	cmp	r9, r3
 800a630:	db12      	blt.n	800a658 <__gethex+0x3fa>
 800a632:	6869      	ldr	r1, [r5, #4]
 800a634:	9802      	ldr	r0, [sp, #8]
 800a636:	3101      	adds	r1, #1
 800a638:	f000 f90a 	bl	800a850 <_Balloc>
 800a63c:	692a      	ldr	r2, [r5, #16]
 800a63e:	3202      	adds	r2, #2
 800a640:	f105 010c 	add.w	r1, r5, #12
 800a644:	4683      	mov	fp, r0
 800a646:	0092      	lsls	r2, r2, #2
 800a648:	300c      	adds	r0, #12
 800a64a:	f000 f8f6 	bl	800a83a <memcpy>
 800a64e:	4629      	mov	r1, r5
 800a650:	9802      	ldr	r0, [sp, #8]
 800a652:	f000 f931 	bl	800a8b8 <_Bfree>
 800a656:	465d      	mov	r5, fp
 800a658:	692b      	ldr	r3, [r5, #16]
 800a65a:	1c5a      	adds	r2, r3, #1
 800a65c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800a660:	612a      	str	r2, [r5, #16]
 800a662:	2201      	movs	r2, #1
 800a664:	615a      	str	r2, [r3, #20]
 800a666:	e7c2      	b.n	800a5ee <__gethex+0x390>
 800a668:	692a      	ldr	r2, [r5, #16]
 800a66a:	454a      	cmp	r2, r9
 800a66c:	dd0b      	ble.n	800a686 <__gethex+0x428>
 800a66e:	2101      	movs	r1, #1
 800a670:	4628      	mov	r0, r5
 800a672:	f7ff fda5 	bl	800a1c0 <rshift>
 800a676:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a67a:	3401      	adds	r4, #1
 800a67c:	42a3      	cmp	r3, r4
 800a67e:	f6ff aed9 	blt.w	800a434 <__gethex+0x1d6>
 800a682:	2701      	movs	r7, #1
 800a684:	e7c7      	b.n	800a616 <__gethex+0x3b8>
 800a686:	f016 061f 	ands.w	r6, r6, #31
 800a68a:	d0fa      	beq.n	800a682 <__gethex+0x424>
 800a68c:	449a      	add	sl, r3
 800a68e:	f1c6 0620 	rsb	r6, r6, #32
 800a692:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800a696:	f000 f99f 	bl	800a9d8 <__hi0bits>
 800a69a:	42b0      	cmp	r0, r6
 800a69c:	dbe7      	blt.n	800a66e <__gethex+0x410>
 800a69e:	e7f0      	b.n	800a682 <__gethex+0x424>

0800a6a0 <L_shift>:
 800a6a0:	f1c2 0208 	rsb	r2, r2, #8
 800a6a4:	0092      	lsls	r2, r2, #2
 800a6a6:	b570      	push	{r4, r5, r6, lr}
 800a6a8:	f1c2 0620 	rsb	r6, r2, #32
 800a6ac:	6843      	ldr	r3, [r0, #4]
 800a6ae:	6804      	ldr	r4, [r0, #0]
 800a6b0:	fa03 f506 	lsl.w	r5, r3, r6
 800a6b4:	432c      	orrs	r4, r5
 800a6b6:	40d3      	lsrs	r3, r2
 800a6b8:	6004      	str	r4, [r0, #0]
 800a6ba:	f840 3f04 	str.w	r3, [r0, #4]!
 800a6be:	4288      	cmp	r0, r1
 800a6c0:	d3f4      	bcc.n	800a6ac <L_shift+0xc>
 800a6c2:	bd70      	pop	{r4, r5, r6, pc}

0800a6c4 <__match>:
 800a6c4:	b530      	push	{r4, r5, lr}
 800a6c6:	6803      	ldr	r3, [r0, #0]
 800a6c8:	3301      	adds	r3, #1
 800a6ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6ce:	b914      	cbnz	r4, 800a6d6 <__match+0x12>
 800a6d0:	6003      	str	r3, [r0, #0]
 800a6d2:	2001      	movs	r0, #1
 800a6d4:	bd30      	pop	{r4, r5, pc}
 800a6d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6da:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a6de:	2d19      	cmp	r5, #25
 800a6e0:	bf98      	it	ls
 800a6e2:	3220      	addls	r2, #32
 800a6e4:	42a2      	cmp	r2, r4
 800a6e6:	d0f0      	beq.n	800a6ca <__match+0x6>
 800a6e8:	2000      	movs	r0, #0
 800a6ea:	e7f3      	b.n	800a6d4 <__match+0x10>

0800a6ec <__hexnan>:
 800a6ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6f0:	680b      	ldr	r3, [r1, #0]
 800a6f2:	6801      	ldr	r1, [r0, #0]
 800a6f4:	115f      	asrs	r7, r3, #5
 800a6f6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800a6fa:	f013 031f 	ands.w	r3, r3, #31
 800a6fe:	b087      	sub	sp, #28
 800a700:	bf18      	it	ne
 800a702:	3704      	addne	r7, #4
 800a704:	2500      	movs	r5, #0
 800a706:	1f3e      	subs	r6, r7, #4
 800a708:	4682      	mov	sl, r0
 800a70a:	4690      	mov	r8, r2
 800a70c:	9301      	str	r3, [sp, #4]
 800a70e:	f847 5c04 	str.w	r5, [r7, #-4]
 800a712:	46b1      	mov	r9, r6
 800a714:	4634      	mov	r4, r6
 800a716:	9502      	str	r5, [sp, #8]
 800a718:	46ab      	mov	fp, r5
 800a71a:	784a      	ldrb	r2, [r1, #1]
 800a71c:	1c4b      	adds	r3, r1, #1
 800a71e:	9303      	str	r3, [sp, #12]
 800a720:	b342      	cbz	r2, 800a774 <__hexnan+0x88>
 800a722:	4610      	mov	r0, r2
 800a724:	9105      	str	r1, [sp, #20]
 800a726:	9204      	str	r2, [sp, #16]
 800a728:	f7ff fd84 	bl	800a234 <__hexdig_fun>
 800a72c:	2800      	cmp	r0, #0
 800a72e:	d143      	bne.n	800a7b8 <__hexnan+0xcc>
 800a730:	9a04      	ldr	r2, [sp, #16]
 800a732:	9905      	ldr	r1, [sp, #20]
 800a734:	2a20      	cmp	r2, #32
 800a736:	d818      	bhi.n	800a76a <__hexnan+0x7e>
 800a738:	9b02      	ldr	r3, [sp, #8]
 800a73a:	459b      	cmp	fp, r3
 800a73c:	dd13      	ble.n	800a766 <__hexnan+0x7a>
 800a73e:	454c      	cmp	r4, r9
 800a740:	d206      	bcs.n	800a750 <__hexnan+0x64>
 800a742:	2d07      	cmp	r5, #7
 800a744:	dc04      	bgt.n	800a750 <__hexnan+0x64>
 800a746:	462a      	mov	r2, r5
 800a748:	4649      	mov	r1, r9
 800a74a:	4620      	mov	r0, r4
 800a74c:	f7ff ffa8 	bl	800a6a0 <L_shift>
 800a750:	4544      	cmp	r4, r8
 800a752:	d944      	bls.n	800a7de <__hexnan+0xf2>
 800a754:	2300      	movs	r3, #0
 800a756:	f1a4 0904 	sub.w	r9, r4, #4
 800a75a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a75e:	f8cd b008 	str.w	fp, [sp, #8]
 800a762:	464c      	mov	r4, r9
 800a764:	461d      	mov	r5, r3
 800a766:	9903      	ldr	r1, [sp, #12]
 800a768:	e7d7      	b.n	800a71a <__hexnan+0x2e>
 800a76a:	2a29      	cmp	r2, #41	; 0x29
 800a76c:	d14a      	bne.n	800a804 <__hexnan+0x118>
 800a76e:	3102      	adds	r1, #2
 800a770:	f8ca 1000 	str.w	r1, [sl]
 800a774:	f1bb 0f00 	cmp.w	fp, #0
 800a778:	d044      	beq.n	800a804 <__hexnan+0x118>
 800a77a:	454c      	cmp	r4, r9
 800a77c:	d206      	bcs.n	800a78c <__hexnan+0xa0>
 800a77e:	2d07      	cmp	r5, #7
 800a780:	dc04      	bgt.n	800a78c <__hexnan+0xa0>
 800a782:	462a      	mov	r2, r5
 800a784:	4649      	mov	r1, r9
 800a786:	4620      	mov	r0, r4
 800a788:	f7ff ff8a 	bl	800a6a0 <L_shift>
 800a78c:	4544      	cmp	r4, r8
 800a78e:	d928      	bls.n	800a7e2 <__hexnan+0xf6>
 800a790:	4643      	mov	r3, r8
 800a792:	f854 2b04 	ldr.w	r2, [r4], #4
 800a796:	f843 2b04 	str.w	r2, [r3], #4
 800a79a:	42a6      	cmp	r6, r4
 800a79c:	d2f9      	bcs.n	800a792 <__hexnan+0xa6>
 800a79e:	2200      	movs	r2, #0
 800a7a0:	f843 2b04 	str.w	r2, [r3], #4
 800a7a4:	429e      	cmp	r6, r3
 800a7a6:	d2fb      	bcs.n	800a7a0 <__hexnan+0xb4>
 800a7a8:	6833      	ldr	r3, [r6, #0]
 800a7aa:	b91b      	cbnz	r3, 800a7b4 <__hexnan+0xc8>
 800a7ac:	4546      	cmp	r6, r8
 800a7ae:	d127      	bne.n	800a800 <__hexnan+0x114>
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	6033      	str	r3, [r6, #0]
 800a7b4:	2005      	movs	r0, #5
 800a7b6:	e026      	b.n	800a806 <__hexnan+0x11a>
 800a7b8:	3501      	adds	r5, #1
 800a7ba:	2d08      	cmp	r5, #8
 800a7bc:	f10b 0b01 	add.w	fp, fp, #1
 800a7c0:	dd06      	ble.n	800a7d0 <__hexnan+0xe4>
 800a7c2:	4544      	cmp	r4, r8
 800a7c4:	d9cf      	bls.n	800a766 <__hexnan+0x7a>
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7cc:	2501      	movs	r5, #1
 800a7ce:	3c04      	subs	r4, #4
 800a7d0:	6822      	ldr	r2, [r4, #0]
 800a7d2:	f000 000f 	and.w	r0, r0, #15
 800a7d6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a7da:	6020      	str	r0, [r4, #0]
 800a7dc:	e7c3      	b.n	800a766 <__hexnan+0x7a>
 800a7de:	2508      	movs	r5, #8
 800a7e0:	e7c1      	b.n	800a766 <__hexnan+0x7a>
 800a7e2:	9b01      	ldr	r3, [sp, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d0df      	beq.n	800a7a8 <__hexnan+0xbc>
 800a7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800a7ec:	f1c3 0320 	rsb	r3, r3, #32
 800a7f0:	fa22 f303 	lsr.w	r3, r2, r3
 800a7f4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800a7f8:	401a      	ands	r2, r3
 800a7fa:	f847 2c04 	str.w	r2, [r7, #-4]
 800a7fe:	e7d3      	b.n	800a7a8 <__hexnan+0xbc>
 800a800:	3e04      	subs	r6, #4
 800a802:	e7d1      	b.n	800a7a8 <__hexnan+0xbc>
 800a804:	2004      	movs	r0, #4
 800a806:	b007      	add	sp, #28
 800a808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a80c <__locale_ctype_ptr_l>:
 800a80c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a810:	4770      	bx	lr

0800a812 <__localeconv_l>:
 800a812:	30f0      	adds	r0, #240	; 0xf0
 800a814:	4770      	bx	lr

0800a816 <__ascii_mbtowc>:
 800a816:	b082      	sub	sp, #8
 800a818:	b901      	cbnz	r1, 800a81c <__ascii_mbtowc+0x6>
 800a81a:	a901      	add	r1, sp, #4
 800a81c:	b142      	cbz	r2, 800a830 <__ascii_mbtowc+0x1a>
 800a81e:	b14b      	cbz	r3, 800a834 <__ascii_mbtowc+0x1e>
 800a820:	7813      	ldrb	r3, [r2, #0]
 800a822:	600b      	str	r3, [r1, #0]
 800a824:	7812      	ldrb	r2, [r2, #0]
 800a826:	1c10      	adds	r0, r2, #0
 800a828:	bf18      	it	ne
 800a82a:	2001      	movne	r0, #1
 800a82c:	b002      	add	sp, #8
 800a82e:	4770      	bx	lr
 800a830:	4610      	mov	r0, r2
 800a832:	e7fb      	b.n	800a82c <__ascii_mbtowc+0x16>
 800a834:	f06f 0001 	mvn.w	r0, #1
 800a838:	e7f8      	b.n	800a82c <__ascii_mbtowc+0x16>

0800a83a <memcpy>:
 800a83a:	b510      	push	{r4, lr}
 800a83c:	1e43      	subs	r3, r0, #1
 800a83e:	440a      	add	r2, r1
 800a840:	4291      	cmp	r1, r2
 800a842:	d100      	bne.n	800a846 <memcpy+0xc>
 800a844:	bd10      	pop	{r4, pc}
 800a846:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a84a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a84e:	e7f7      	b.n	800a840 <memcpy+0x6>

0800a850 <_Balloc>:
 800a850:	b570      	push	{r4, r5, r6, lr}
 800a852:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a854:	4604      	mov	r4, r0
 800a856:	460e      	mov	r6, r1
 800a858:	b93d      	cbnz	r5, 800a86a <_Balloc+0x1a>
 800a85a:	2010      	movs	r0, #16
 800a85c:	f000 fc90 	bl	800b180 <malloc>
 800a860:	6260      	str	r0, [r4, #36]	; 0x24
 800a862:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a866:	6005      	str	r5, [r0, #0]
 800a868:	60c5      	str	r5, [r0, #12]
 800a86a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a86c:	68eb      	ldr	r3, [r5, #12]
 800a86e:	b183      	cbz	r3, 800a892 <_Balloc+0x42>
 800a870:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a872:	68db      	ldr	r3, [r3, #12]
 800a874:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a878:	b9b8      	cbnz	r0, 800a8aa <_Balloc+0x5a>
 800a87a:	2101      	movs	r1, #1
 800a87c:	fa01 f506 	lsl.w	r5, r1, r6
 800a880:	1d6a      	adds	r2, r5, #5
 800a882:	0092      	lsls	r2, r2, #2
 800a884:	4620      	mov	r0, r4
 800a886:	f000 fbe2 	bl	800b04e <_calloc_r>
 800a88a:	b160      	cbz	r0, 800a8a6 <_Balloc+0x56>
 800a88c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a890:	e00e      	b.n	800a8b0 <_Balloc+0x60>
 800a892:	2221      	movs	r2, #33	; 0x21
 800a894:	2104      	movs	r1, #4
 800a896:	4620      	mov	r0, r4
 800a898:	f000 fbd9 	bl	800b04e <_calloc_r>
 800a89c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a89e:	60e8      	str	r0, [r5, #12]
 800a8a0:	68db      	ldr	r3, [r3, #12]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d1e4      	bne.n	800a870 <_Balloc+0x20>
 800a8a6:	2000      	movs	r0, #0
 800a8a8:	bd70      	pop	{r4, r5, r6, pc}
 800a8aa:	6802      	ldr	r2, [r0, #0]
 800a8ac:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a8b6:	e7f7      	b.n	800a8a8 <_Balloc+0x58>

0800a8b8 <_Bfree>:
 800a8b8:	b570      	push	{r4, r5, r6, lr}
 800a8ba:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a8bc:	4606      	mov	r6, r0
 800a8be:	460d      	mov	r5, r1
 800a8c0:	b93c      	cbnz	r4, 800a8d2 <_Bfree+0x1a>
 800a8c2:	2010      	movs	r0, #16
 800a8c4:	f000 fc5c 	bl	800b180 <malloc>
 800a8c8:	6270      	str	r0, [r6, #36]	; 0x24
 800a8ca:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a8ce:	6004      	str	r4, [r0, #0]
 800a8d0:	60c4      	str	r4, [r0, #12]
 800a8d2:	b13d      	cbz	r5, 800a8e4 <_Bfree+0x2c>
 800a8d4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a8d6:	686a      	ldr	r2, [r5, #4]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a8de:	6029      	str	r1, [r5, #0]
 800a8e0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a8e4:	bd70      	pop	{r4, r5, r6, pc}

0800a8e6 <__multadd>:
 800a8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ea:	690d      	ldr	r5, [r1, #16]
 800a8ec:	461f      	mov	r7, r3
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	460c      	mov	r4, r1
 800a8f2:	f101 0c14 	add.w	ip, r1, #20
 800a8f6:	2300      	movs	r3, #0
 800a8f8:	f8dc 0000 	ldr.w	r0, [ip]
 800a8fc:	b281      	uxth	r1, r0
 800a8fe:	fb02 7101 	mla	r1, r2, r1, r7
 800a902:	0c0f      	lsrs	r7, r1, #16
 800a904:	0c00      	lsrs	r0, r0, #16
 800a906:	fb02 7000 	mla	r0, r2, r0, r7
 800a90a:	b289      	uxth	r1, r1
 800a90c:	3301      	adds	r3, #1
 800a90e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a912:	429d      	cmp	r5, r3
 800a914:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a918:	f84c 1b04 	str.w	r1, [ip], #4
 800a91c:	dcec      	bgt.n	800a8f8 <__multadd+0x12>
 800a91e:	b1d7      	cbz	r7, 800a956 <__multadd+0x70>
 800a920:	68a3      	ldr	r3, [r4, #8]
 800a922:	42ab      	cmp	r3, r5
 800a924:	dc12      	bgt.n	800a94c <__multadd+0x66>
 800a926:	6861      	ldr	r1, [r4, #4]
 800a928:	4630      	mov	r0, r6
 800a92a:	3101      	adds	r1, #1
 800a92c:	f7ff ff90 	bl	800a850 <_Balloc>
 800a930:	6922      	ldr	r2, [r4, #16]
 800a932:	3202      	adds	r2, #2
 800a934:	f104 010c 	add.w	r1, r4, #12
 800a938:	4680      	mov	r8, r0
 800a93a:	0092      	lsls	r2, r2, #2
 800a93c:	300c      	adds	r0, #12
 800a93e:	f7ff ff7c 	bl	800a83a <memcpy>
 800a942:	4621      	mov	r1, r4
 800a944:	4630      	mov	r0, r6
 800a946:	f7ff ffb7 	bl	800a8b8 <_Bfree>
 800a94a:	4644      	mov	r4, r8
 800a94c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a950:	3501      	adds	r5, #1
 800a952:	615f      	str	r7, [r3, #20]
 800a954:	6125      	str	r5, [r4, #16]
 800a956:	4620      	mov	r0, r4
 800a958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a95c <__s2b>:
 800a95c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a960:	460c      	mov	r4, r1
 800a962:	4615      	mov	r5, r2
 800a964:	461f      	mov	r7, r3
 800a966:	2209      	movs	r2, #9
 800a968:	3308      	adds	r3, #8
 800a96a:	4606      	mov	r6, r0
 800a96c:	fb93 f3f2 	sdiv	r3, r3, r2
 800a970:	2100      	movs	r1, #0
 800a972:	2201      	movs	r2, #1
 800a974:	429a      	cmp	r2, r3
 800a976:	db20      	blt.n	800a9ba <__s2b+0x5e>
 800a978:	4630      	mov	r0, r6
 800a97a:	f7ff ff69 	bl	800a850 <_Balloc>
 800a97e:	9b08      	ldr	r3, [sp, #32]
 800a980:	6143      	str	r3, [r0, #20]
 800a982:	2d09      	cmp	r5, #9
 800a984:	f04f 0301 	mov.w	r3, #1
 800a988:	6103      	str	r3, [r0, #16]
 800a98a:	dd19      	ble.n	800a9c0 <__s2b+0x64>
 800a98c:	f104 0809 	add.w	r8, r4, #9
 800a990:	46c1      	mov	r9, r8
 800a992:	442c      	add	r4, r5
 800a994:	f819 3b01 	ldrb.w	r3, [r9], #1
 800a998:	4601      	mov	r1, r0
 800a99a:	3b30      	subs	r3, #48	; 0x30
 800a99c:	220a      	movs	r2, #10
 800a99e:	4630      	mov	r0, r6
 800a9a0:	f7ff ffa1 	bl	800a8e6 <__multadd>
 800a9a4:	45a1      	cmp	r9, r4
 800a9a6:	d1f5      	bne.n	800a994 <__s2b+0x38>
 800a9a8:	eb08 0405 	add.w	r4, r8, r5
 800a9ac:	3c08      	subs	r4, #8
 800a9ae:	1b2d      	subs	r5, r5, r4
 800a9b0:	1963      	adds	r3, r4, r5
 800a9b2:	42bb      	cmp	r3, r7
 800a9b4:	db07      	blt.n	800a9c6 <__s2b+0x6a>
 800a9b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9ba:	0052      	lsls	r2, r2, #1
 800a9bc:	3101      	adds	r1, #1
 800a9be:	e7d9      	b.n	800a974 <__s2b+0x18>
 800a9c0:	340a      	adds	r4, #10
 800a9c2:	2509      	movs	r5, #9
 800a9c4:	e7f3      	b.n	800a9ae <__s2b+0x52>
 800a9c6:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a9ca:	4601      	mov	r1, r0
 800a9cc:	3b30      	subs	r3, #48	; 0x30
 800a9ce:	220a      	movs	r2, #10
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7ff ff88 	bl	800a8e6 <__multadd>
 800a9d6:	e7eb      	b.n	800a9b0 <__s2b+0x54>

0800a9d8 <__hi0bits>:
 800a9d8:	0c02      	lsrs	r2, r0, #16
 800a9da:	0412      	lsls	r2, r2, #16
 800a9dc:	4603      	mov	r3, r0
 800a9de:	b9b2      	cbnz	r2, 800aa0e <__hi0bits+0x36>
 800a9e0:	0403      	lsls	r3, r0, #16
 800a9e2:	2010      	movs	r0, #16
 800a9e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a9e8:	bf04      	itt	eq
 800a9ea:	021b      	lsleq	r3, r3, #8
 800a9ec:	3008      	addeq	r0, #8
 800a9ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a9f2:	bf04      	itt	eq
 800a9f4:	011b      	lsleq	r3, r3, #4
 800a9f6:	3004      	addeq	r0, #4
 800a9f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a9fc:	bf04      	itt	eq
 800a9fe:	009b      	lsleq	r3, r3, #2
 800aa00:	3002      	addeq	r0, #2
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	db06      	blt.n	800aa14 <__hi0bits+0x3c>
 800aa06:	005b      	lsls	r3, r3, #1
 800aa08:	d503      	bpl.n	800aa12 <__hi0bits+0x3a>
 800aa0a:	3001      	adds	r0, #1
 800aa0c:	4770      	bx	lr
 800aa0e:	2000      	movs	r0, #0
 800aa10:	e7e8      	b.n	800a9e4 <__hi0bits+0xc>
 800aa12:	2020      	movs	r0, #32
 800aa14:	4770      	bx	lr

0800aa16 <__lo0bits>:
 800aa16:	6803      	ldr	r3, [r0, #0]
 800aa18:	f013 0207 	ands.w	r2, r3, #7
 800aa1c:	4601      	mov	r1, r0
 800aa1e:	d00b      	beq.n	800aa38 <__lo0bits+0x22>
 800aa20:	07da      	lsls	r2, r3, #31
 800aa22:	d423      	bmi.n	800aa6c <__lo0bits+0x56>
 800aa24:	0798      	lsls	r0, r3, #30
 800aa26:	bf49      	itett	mi
 800aa28:	085b      	lsrmi	r3, r3, #1
 800aa2a:	089b      	lsrpl	r3, r3, #2
 800aa2c:	2001      	movmi	r0, #1
 800aa2e:	600b      	strmi	r3, [r1, #0]
 800aa30:	bf5c      	itt	pl
 800aa32:	600b      	strpl	r3, [r1, #0]
 800aa34:	2002      	movpl	r0, #2
 800aa36:	4770      	bx	lr
 800aa38:	b298      	uxth	r0, r3
 800aa3a:	b9a8      	cbnz	r0, 800aa68 <__lo0bits+0x52>
 800aa3c:	0c1b      	lsrs	r3, r3, #16
 800aa3e:	2010      	movs	r0, #16
 800aa40:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aa44:	bf04      	itt	eq
 800aa46:	0a1b      	lsreq	r3, r3, #8
 800aa48:	3008      	addeq	r0, #8
 800aa4a:	071a      	lsls	r2, r3, #28
 800aa4c:	bf04      	itt	eq
 800aa4e:	091b      	lsreq	r3, r3, #4
 800aa50:	3004      	addeq	r0, #4
 800aa52:	079a      	lsls	r2, r3, #30
 800aa54:	bf04      	itt	eq
 800aa56:	089b      	lsreq	r3, r3, #2
 800aa58:	3002      	addeq	r0, #2
 800aa5a:	07da      	lsls	r2, r3, #31
 800aa5c:	d402      	bmi.n	800aa64 <__lo0bits+0x4e>
 800aa5e:	085b      	lsrs	r3, r3, #1
 800aa60:	d006      	beq.n	800aa70 <__lo0bits+0x5a>
 800aa62:	3001      	adds	r0, #1
 800aa64:	600b      	str	r3, [r1, #0]
 800aa66:	4770      	bx	lr
 800aa68:	4610      	mov	r0, r2
 800aa6a:	e7e9      	b.n	800aa40 <__lo0bits+0x2a>
 800aa6c:	2000      	movs	r0, #0
 800aa6e:	4770      	bx	lr
 800aa70:	2020      	movs	r0, #32
 800aa72:	4770      	bx	lr

0800aa74 <__i2b>:
 800aa74:	b510      	push	{r4, lr}
 800aa76:	460c      	mov	r4, r1
 800aa78:	2101      	movs	r1, #1
 800aa7a:	f7ff fee9 	bl	800a850 <_Balloc>
 800aa7e:	2201      	movs	r2, #1
 800aa80:	6144      	str	r4, [r0, #20]
 800aa82:	6102      	str	r2, [r0, #16]
 800aa84:	bd10      	pop	{r4, pc}

0800aa86 <__multiply>:
 800aa86:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa8a:	4614      	mov	r4, r2
 800aa8c:	690a      	ldr	r2, [r1, #16]
 800aa8e:	6923      	ldr	r3, [r4, #16]
 800aa90:	429a      	cmp	r2, r3
 800aa92:	bfb8      	it	lt
 800aa94:	460b      	movlt	r3, r1
 800aa96:	4688      	mov	r8, r1
 800aa98:	bfbc      	itt	lt
 800aa9a:	46a0      	movlt	r8, r4
 800aa9c:	461c      	movlt	r4, r3
 800aa9e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800aaa2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800aaa6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aaaa:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800aaae:	eb07 0609 	add.w	r6, r7, r9
 800aab2:	42b3      	cmp	r3, r6
 800aab4:	bfb8      	it	lt
 800aab6:	3101      	addlt	r1, #1
 800aab8:	f7ff feca 	bl	800a850 <_Balloc>
 800aabc:	f100 0514 	add.w	r5, r0, #20
 800aac0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800aac4:	462b      	mov	r3, r5
 800aac6:	2200      	movs	r2, #0
 800aac8:	4573      	cmp	r3, lr
 800aaca:	d316      	bcc.n	800aafa <__multiply+0x74>
 800aacc:	f104 0214 	add.w	r2, r4, #20
 800aad0:	f108 0114 	add.w	r1, r8, #20
 800aad4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800aad8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800aadc:	9300      	str	r3, [sp, #0]
 800aade:	9b00      	ldr	r3, [sp, #0]
 800aae0:	9201      	str	r2, [sp, #4]
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d80c      	bhi.n	800ab00 <__multiply+0x7a>
 800aae6:	2e00      	cmp	r6, #0
 800aae8:	dd03      	ble.n	800aaf2 <__multiply+0x6c>
 800aaea:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d05d      	beq.n	800abae <__multiply+0x128>
 800aaf2:	6106      	str	r6, [r0, #16]
 800aaf4:	b003      	add	sp, #12
 800aaf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aafa:	f843 2b04 	str.w	r2, [r3], #4
 800aafe:	e7e3      	b.n	800aac8 <__multiply+0x42>
 800ab00:	f8b2 b000 	ldrh.w	fp, [r2]
 800ab04:	f1bb 0f00 	cmp.w	fp, #0
 800ab08:	d023      	beq.n	800ab52 <__multiply+0xcc>
 800ab0a:	4689      	mov	r9, r1
 800ab0c:	46ac      	mov	ip, r5
 800ab0e:	f04f 0800 	mov.w	r8, #0
 800ab12:	f859 4b04 	ldr.w	r4, [r9], #4
 800ab16:	f8dc a000 	ldr.w	sl, [ip]
 800ab1a:	b2a3      	uxth	r3, r4
 800ab1c:	fa1f fa8a 	uxth.w	sl, sl
 800ab20:	fb0b a303 	mla	r3, fp, r3, sl
 800ab24:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ab28:	f8dc 4000 	ldr.w	r4, [ip]
 800ab2c:	4443      	add	r3, r8
 800ab2e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ab32:	fb0b 840a 	mla	r4, fp, sl, r8
 800ab36:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ab3a:	46e2      	mov	sl, ip
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ab42:	454f      	cmp	r7, r9
 800ab44:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ab48:	f84a 3b04 	str.w	r3, [sl], #4
 800ab4c:	d82b      	bhi.n	800aba6 <__multiply+0x120>
 800ab4e:	f8cc 8004 	str.w	r8, [ip, #4]
 800ab52:	9b01      	ldr	r3, [sp, #4]
 800ab54:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ab58:	3204      	adds	r2, #4
 800ab5a:	f1ba 0f00 	cmp.w	sl, #0
 800ab5e:	d020      	beq.n	800aba2 <__multiply+0x11c>
 800ab60:	682b      	ldr	r3, [r5, #0]
 800ab62:	4689      	mov	r9, r1
 800ab64:	46a8      	mov	r8, r5
 800ab66:	f04f 0b00 	mov.w	fp, #0
 800ab6a:	f8b9 c000 	ldrh.w	ip, [r9]
 800ab6e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ab72:	fb0a 440c 	mla	r4, sl, ip, r4
 800ab76:	445c      	add	r4, fp
 800ab78:	46c4      	mov	ip, r8
 800ab7a:	b29b      	uxth	r3, r3
 800ab7c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ab80:	f84c 3b04 	str.w	r3, [ip], #4
 800ab84:	f859 3b04 	ldr.w	r3, [r9], #4
 800ab88:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ab8c:	0c1b      	lsrs	r3, r3, #16
 800ab8e:	fb0a b303 	mla	r3, sl, r3, fp
 800ab92:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ab96:	454f      	cmp	r7, r9
 800ab98:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ab9c:	d805      	bhi.n	800abaa <__multiply+0x124>
 800ab9e:	f8c8 3004 	str.w	r3, [r8, #4]
 800aba2:	3504      	adds	r5, #4
 800aba4:	e79b      	b.n	800aade <__multiply+0x58>
 800aba6:	46d4      	mov	ip, sl
 800aba8:	e7b3      	b.n	800ab12 <__multiply+0x8c>
 800abaa:	46e0      	mov	r8, ip
 800abac:	e7dd      	b.n	800ab6a <__multiply+0xe4>
 800abae:	3e01      	subs	r6, #1
 800abb0:	e799      	b.n	800aae6 <__multiply+0x60>
	...

0800abb4 <__pow5mult>:
 800abb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800abb8:	4615      	mov	r5, r2
 800abba:	f012 0203 	ands.w	r2, r2, #3
 800abbe:	4606      	mov	r6, r0
 800abc0:	460f      	mov	r7, r1
 800abc2:	d007      	beq.n	800abd4 <__pow5mult+0x20>
 800abc4:	3a01      	subs	r2, #1
 800abc6:	4c21      	ldr	r4, [pc, #132]	; (800ac4c <__pow5mult+0x98>)
 800abc8:	2300      	movs	r3, #0
 800abca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800abce:	f7ff fe8a 	bl	800a8e6 <__multadd>
 800abd2:	4607      	mov	r7, r0
 800abd4:	10ad      	asrs	r5, r5, #2
 800abd6:	d035      	beq.n	800ac44 <__pow5mult+0x90>
 800abd8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800abda:	b93c      	cbnz	r4, 800abec <__pow5mult+0x38>
 800abdc:	2010      	movs	r0, #16
 800abde:	f000 facf 	bl	800b180 <malloc>
 800abe2:	6270      	str	r0, [r6, #36]	; 0x24
 800abe4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800abe8:	6004      	str	r4, [r0, #0]
 800abea:	60c4      	str	r4, [r0, #12]
 800abec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800abf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800abf4:	b94c      	cbnz	r4, 800ac0a <__pow5mult+0x56>
 800abf6:	f240 2171 	movw	r1, #625	; 0x271
 800abfa:	4630      	mov	r0, r6
 800abfc:	f7ff ff3a 	bl	800aa74 <__i2b>
 800ac00:	2300      	movs	r3, #0
 800ac02:	f8c8 0008 	str.w	r0, [r8, #8]
 800ac06:	4604      	mov	r4, r0
 800ac08:	6003      	str	r3, [r0, #0]
 800ac0a:	f04f 0800 	mov.w	r8, #0
 800ac0e:	07eb      	lsls	r3, r5, #31
 800ac10:	d50a      	bpl.n	800ac28 <__pow5mult+0x74>
 800ac12:	4639      	mov	r1, r7
 800ac14:	4622      	mov	r2, r4
 800ac16:	4630      	mov	r0, r6
 800ac18:	f7ff ff35 	bl	800aa86 <__multiply>
 800ac1c:	4639      	mov	r1, r7
 800ac1e:	4681      	mov	r9, r0
 800ac20:	4630      	mov	r0, r6
 800ac22:	f7ff fe49 	bl	800a8b8 <_Bfree>
 800ac26:	464f      	mov	r7, r9
 800ac28:	106d      	asrs	r5, r5, #1
 800ac2a:	d00b      	beq.n	800ac44 <__pow5mult+0x90>
 800ac2c:	6820      	ldr	r0, [r4, #0]
 800ac2e:	b938      	cbnz	r0, 800ac40 <__pow5mult+0x8c>
 800ac30:	4622      	mov	r2, r4
 800ac32:	4621      	mov	r1, r4
 800ac34:	4630      	mov	r0, r6
 800ac36:	f7ff ff26 	bl	800aa86 <__multiply>
 800ac3a:	6020      	str	r0, [r4, #0]
 800ac3c:	f8c0 8000 	str.w	r8, [r0]
 800ac40:	4604      	mov	r4, r0
 800ac42:	e7e4      	b.n	800ac0e <__pow5mult+0x5a>
 800ac44:	4638      	mov	r0, r7
 800ac46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ac4a:	bf00      	nop
 800ac4c:	0800b678 	.word	0x0800b678

0800ac50 <__lshift>:
 800ac50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac54:	460c      	mov	r4, r1
 800ac56:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ac5a:	6923      	ldr	r3, [r4, #16]
 800ac5c:	6849      	ldr	r1, [r1, #4]
 800ac5e:	eb0a 0903 	add.w	r9, sl, r3
 800ac62:	68a3      	ldr	r3, [r4, #8]
 800ac64:	4607      	mov	r7, r0
 800ac66:	4616      	mov	r6, r2
 800ac68:	f109 0501 	add.w	r5, r9, #1
 800ac6c:	42ab      	cmp	r3, r5
 800ac6e:	db32      	blt.n	800acd6 <__lshift+0x86>
 800ac70:	4638      	mov	r0, r7
 800ac72:	f7ff fded 	bl	800a850 <_Balloc>
 800ac76:	2300      	movs	r3, #0
 800ac78:	4680      	mov	r8, r0
 800ac7a:	f100 0114 	add.w	r1, r0, #20
 800ac7e:	461a      	mov	r2, r3
 800ac80:	4553      	cmp	r3, sl
 800ac82:	db2b      	blt.n	800acdc <__lshift+0x8c>
 800ac84:	6920      	ldr	r0, [r4, #16]
 800ac86:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ac8a:	f104 0314 	add.w	r3, r4, #20
 800ac8e:	f016 021f 	ands.w	r2, r6, #31
 800ac92:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ac96:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ac9a:	d025      	beq.n	800ace8 <__lshift+0x98>
 800ac9c:	f1c2 0e20 	rsb	lr, r2, #32
 800aca0:	2000      	movs	r0, #0
 800aca2:	681e      	ldr	r6, [r3, #0]
 800aca4:	468a      	mov	sl, r1
 800aca6:	4096      	lsls	r6, r2
 800aca8:	4330      	orrs	r0, r6
 800acaa:	f84a 0b04 	str.w	r0, [sl], #4
 800acae:	f853 0b04 	ldr.w	r0, [r3], #4
 800acb2:	459c      	cmp	ip, r3
 800acb4:	fa20 f00e 	lsr.w	r0, r0, lr
 800acb8:	d814      	bhi.n	800ace4 <__lshift+0x94>
 800acba:	6048      	str	r0, [r1, #4]
 800acbc:	b108      	cbz	r0, 800acc2 <__lshift+0x72>
 800acbe:	f109 0502 	add.w	r5, r9, #2
 800acc2:	3d01      	subs	r5, #1
 800acc4:	4638      	mov	r0, r7
 800acc6:	f8c8 5010 	str.w	r5, [r8, #16]
 800acca:	4621      	mov	r1, r4
 800accc:	f7ff fdf4 	bl	800a8b8 <_Bfree>
 800acd0:	4640      	mov	r0, r8
 800acd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acd6:	3101      	adds	r1, #1
 800acd8:	005b      	lsls	r3, r3, #1
 800acda:	e7c7      	b.n	800ac6c <__lshift+0x1c>
 800acdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ace0:	3301      	adds	r3, #1
 800ace2:	e7cd      	b.n	800ac80 <__lshift+0x30>
 800ace4:	4651      	mov	r1, sl
 800ace6:	e7dc      	b.n	800aca2 <__lshift+0x52>
 800ace8:	3904      	subs	r1, #4
 800acea:	f853 2b04 	ldr.w	r2, [r3], #4
 800acee:	f841 2f04 	str.w	r2, [r1, #4]!
 800acf2:	459c      	cmp	ip, r3
 800acf4:	d8f9      	bhi.n	800acea <__lshift+0x9a>
 800acf6:	e7e4      	b.n	800acc2 <__lshift+0x72>

0800acf8 <__mcmp>:
 800acf8:	6903      	ldr	r3, [r0, #16]
 800acfa:	690a      	ldr	r2, [r1, #16]
 800acfc:	1a9b      	subs	r3, r3, r2
 800acfe:	b530      	push	{r4, r5, lr}
 800ad00:	d10c      	bne.n	800ad1c <__mcmp+0x24>
 800ad02:	0092      	lsls	r2, r2, #2
 800ad04:	3014      	adds	r0, #20
 800ad06:	3114      	adds	r1, #20
 800ad08:	1884      	adds	r4, r0, r2
 800ad0a:	4411      	add	r1, r2
 800ad0c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ad10:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ad14:	4295      	cmp	r5, r2
 800ad16:	d003      	beq.n	800ad20 <__mcmp+0x28>
 800ad18:	d305      	bcc.n	800ad26 <__mcmp+0x2e>
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	bd30      	pop	{r4, r5, pc}
 800ad20:	42a0      	cmp	r0, r4
 800ad22:	d3f3      	bcc.n	800ad0c <__mcmp+0x14>
 800ad24:	e7fa      	b.n	800ad1c <__mcmp+0x24>
 800ad26:	f04f 33ff 	mov.w	r3, #4294967295
 800ad2a:	e7f7      	b.n	800ad1c <__mcmp+0x24>

0800ad2c <__mdiff>:
 800ad2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad30:	460d      	mov	r5, r1
 800ad32:	4607      	mov	r7, r0
 800ad34:	4611      	mov	r1, r2
 800ad36:	4628      	mov	r0, r5
 800ad38:	4614      	mov	r4, r2
 800ad3a:	f7ff ffdd 	bl	800acf8 <__mcmp>
 800ad3e:	1e06      	subs	r6, r0, #0
 800ad40:	d108      	bne.n	800ad54 <__mdiff+0x28>
 800ad42:	4631      	mov	r1, r6
 800ad44:	4638      	mov	r0, r7
 800ad46:	f7ff fd83 	bl	800a850 <_Balloc>
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ad50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad54:	bfa4      	itt	ge
 800ad56:	4623      	movge	r3, r4
 800ad58:	462c      	movge	r4, r5
 800ad5a:	4638      	mov	r0, r7
 800ad5c:	6861      	ldr	r1, [r4, #4]
 800ad5e:	bfa6      	itte	ge
 800ad60:	461d      	movge	r5, r3
 800ad62:	2600      	movge	r6, #0
 800ad64:	2601      	movlt	r6, #1
 800ad66:	f7ff fd73 	bl	800a850 <_Balloc>
 800ad6a:	692b      	ldr	r3, [r5, #16]
 800ad6c:	60c6      	str	r6, [r0, #12]
 800ad6e:	6926      	ldr	r6, [r4, #16]
 800ad70:	f105 0914 	add.w	r9, r5, #20
 800ad74:	f104 0214 	add.w	r2, r4, #20
 800ad78:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ad7c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ad80:	f100 0514 	add.w	r5, r0, #20
 800ad84:	f04f 0e00 	mov.w	lr, #0
 800ad88:	f852 ab04 	ldr.w	sl, [r2], #4
 800ad8c:	f859 4b04 	ldr.w	r4, [r9], #4
 800ad90:	fa1e f18a 	uxtah	r1, lr, sl
 800ad94:	b2a3      	uxth	r3, r4
 800ad96:	1ac9      	subs	r1, r1, r3
 800ad98:	0c23      	lsrs	r3, r4, #16
 800ad9a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ad9e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ada2:	b289      	uxth	r1, r1
 800ada4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ada8:	45c8      	cmp	r8, r9
 800adaa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800adae:	4694      	mov	ip, r2
 800adb0:	f845 3b04 	str.w	r3, [r5], #4
 800adb4:	d8e8      	bhi.n	800ad88 <__mdiff+0x5c>
 800adb6:	45bc      	cmp	ip, r7
 800adb8:	d304      	bcc.n	800adc4 <__mdiff+0x98>
 800adba:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800adbe:	b183      	cbz	r3, 800ade2 <__mdiff+0xb6>
 800adc0:	6106      	str	r6, [r0, #16]
 800adc2:	e7c5      	b.n	800ad50 <__mdiff+0x24>
 800adc4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800adc8:	fa1e f381 	uxtah	r3, lr, r1
 800adcc:	141a      	asrs	r2, r3, #16
 800adce:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800add2:	b29b      	uxth	r3, r3
 800add4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800add8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800addc:	f845 3b04 	str.w	r3, [r5], #4
 800ade0:	e7e9      	b.n	800adb6 <__mdiff+0x8a>
 800ade2:	3e01      	subs	r6, #1
 800ade4:	e7e9      	b.n	800adba <__mdiff+0x8e>
	...

0800ade8 <__ulp>:
 800ade8:	4b12      	ldr	r3, [pc, #72]	; (800ae34 <__ulp+0x4c>)
 800adea:	ee10 2a90 	vmov	r2, s1
 800adee:	401a      	ands	r2, r3
 800adf0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	dd04      	ble.n	800ae02 <__ulp+0x1a>
 800adf8:	2000      	movs	r0, #0
 800adfa:	4619      	mov	r1, r3
 800adfc:	ec41 0b10 	vmov	d0, r0, r1
 800ae00:	4770      	bx	lr
 800ae02:	425b      	negs	r3, r3
 800ae04:	151b      	asrs	r3, r3, #20
 800ae06:	2b13      	cmp	r3, #19
 800ae08:	f04f 0000 	mov.w	r0, #0
 800ae0c:	f04f 0100 	mov.w	r1, #0
 800ae10:	dc04      	bgt.n	800ae1c <__ulp+0x34>
 800ae12:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ae16:	fa42 f103 	asr.w	r1, r2, r3
 800ae1a:	e7ef      	b.n	800adfc <__ulp+0x14>
 800ae1c:	3b14      	subs	r3, #20
 800ae1e:	2b1e      	cmp	r3, #30
 800ae20:	f04f 0201 	mov.w	r2, #1
 800ae24:	bfda      	itte	le
 800ae26:	f1c3 031f 	rsble	r3, r3, #31
 800ae2a:	fa02 f303 	lslle.w	r3, r2, r3
 800ae2e:	4613      	movgt	r3, r2
 800ae30:	4618      	mov	r0, r3
 800ae32:	e7e3      	b.n	800adfc <__ulp+0x14>
 800ae34:	7ff00000 	.word	0x7ff00000

0800ae38 <__b2d>:
 800ae38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae3a:	6905      	ldr	r5, [r0, #16]
 800ae3c:	f100 0714 	add.w	r7, r0, #20
 800ae40:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ae44:	1f2e      	subs	r6, r5, #4
 800ae46:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ae4a:	4620      	mov	r0, r4
 800ae4c:	f7ff fdc4 	bl	800a9d8 <__hi0bits>
 800ae50:	f1c0 0320 	rsb	r3, r0, #32
 800ae54:	280a      	cmp	r0, #10
 800ae56:	600b      	str	r3, [r1, #0]
 800ae58:	f8df c074 	ldr.w	ip, [pc, #116]	; 800aed0 <__b2d+0x98>
 800ae5c:	dc14      	bgt.n	800ae88 <__b2d+0x50>
 800ae5e:	f1c0 0e0b 	rsb	lr, r0, #11
 800ae62:	fa24 f10e 	lsr.w	r1, r4, lr
 800ae66:	42b7      	cmp	r7, r6
 800ae68:	ea41 030c 	orr.w	r3, r1, ip
 800ae6c:	bf34      	ite	cc
 800ae6e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae72:	2100      	movcs	r1, #0
 800ae74:	3015      	adds	r0, #21
 800ae76:	fa04 f000 	lsl.w	r0, r4, r0
 800ae7a:	fa21 f10e 	lsr.w	r1, r1, lr
 800ae7e:	ea40 0201 	orr.w	r2, r0, r1
 800ae82:	ec43 2b10 	vmov	d0, r2, r3
 800ae86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae88:	42b7      	cmp	r7, r6
 800ae8a:	bf3a      	itte	cc
 800ae8c:	f1a5 0608 	subcc.w	r6, r5, #8
 800ae90:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae94:	2100      	movcs	r1, #0
 800ae96:	380b      	subs	r0, #11
 800ae98:	d015      	beq.n	800aec6 <__b2d+0x8e>
 800ae9a:	4084      	lsls	r4, r0
 800ae9c:	f1c0 0520 	rsb	r5, r0, #32
 800aea0:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800aea4:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800aea8:	42be      	cmp	r6, r7
 800aeaa:	fa21 fc05 	lsr.w	ip, r1, r5
 800aeae:	ea44 030c 	orr.w	r3, r4, ip
 800aeb2:	bf8c      	ite	hi
 800aeb4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aeb8:	2400      	movls	r4, #0
 800aeba:	fa01 f000 	lsl.w	r0, r1, r0
 800aebe:	40ec      	lsrs	r4, r5
 800aec0:	ea40 0204 	orr.w	r2, r0, r4
 800aec4:	e7dd      	b.n	800ae82 <__b2d+0x4a>
 800aec6:	ea44 030c 	orr.w	r3, r4, ip
 800aeca:	460a      	mov	r2, r1
 800aecc:	e7d9      	b.n	800ae82 <__b2d+0x4a>
 800aece:	bf00      	nop
 800aed0:	3ff00000 	.word	0x3ff00000

0800aed4 <__d2b>:
 800aed4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aed8:	460e      	mov	r6, r1
 800aeda:	2101      	movs	r1, #1
 800aedc:	ec59 8b10 	vmov	r8, r9, d0
 800aee0:	4615      	mov	r5, r2
 800aee2:	f7ff fcb5 	bl	800a850 <_Balloc>
 800aee6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800aeea:	4607      	mov	r7, r0
 800aeec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aef0:	bb34      	cbnz	r4, 800af40 <__d2b+0x6c>
 800aef2:	9301      	str	r3, [sp, #4]
 800aef4:	f1b8 0300 	subs.w	r3, r8, #0
 800aef8:	d027      	beq.n	800af4a <__d2b+0x76>
 800aefa:	a802      	add	r0, sp, #8
 800aefc:	f840 3d08 	str.w	r3, [r0, #-8]!
 800af00:	f7ff fd89 	bl	800aa16 <__lo0bits>
 800af04:	9900      	ldr	r1, [sp, #0]
 800af06:	b1f0      	cbz	r0, 800af46 <__d2b+0x72>
 800af08:	9a01      	ldr	r2, [sp, #4]
 800af0a:	f1c0 0320 	rsb	r3, r0, #32
 800af0e:	fa02 f303 	lsl.w	r3, r2, r3
 800af12:	430b      	orrs	r3, r1
 800af14:	40c2      	lsrs	r2, r0
 800af16:	617b      	str	r3, [r7, #20]
 800af18:	9201      	str	r2, [sp, #4]
 800af1a:	9b01      	ldr	r3, [sp, #4]
 800af1c:	61bb      	str	r3, [r7, #24]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	bf14      	ite	ne
 800af22:	2102      	movne	r1, #2
 800af24:	2101      	moveq	r1, #1
 800af26:	6139      	str	r1, [r7, #16]
 800af28:	b1c4      	cbz	r4, 800af5c <__d2b+0x88>
 800af2a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800af2e:	4404      	add	r4, r0
 800af30:	6034      	str	r4, [r6, #0]
 800af32:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800af36:	6028      	str	r0, [r5, #0]
 800af38:	4638      	mov	r0, r7
 800af3a:	b003      	add	sp, #12
 800af3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800af44:	e7d5      	b.n	800aef2 <__d2b+0x1e>
 800af46:	6179      	str	r1, [r7, #20]
 800af48:	e7e7      	b.n	800af1a <__d2b+0x46>
 800af4a:	a801      	add	r0, sp, #4
 800af4c:	f7ff fd63 	bl	800aa16 <__lo0bits>
 800af50:	9b01      	ldr	r3, [sp, #4]
 800af52:	617b      	str	r3, [r7, #20]
 800af54:	2101      	movs	r1, #1
 800af56:	6139      	str	r1, [r7, #16]
 800af58:	3020      	adds	r0, #32
 800af5a:	e7e5      	b.n	800af28 <__d2b+0x54>
 800af5c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800af60:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800af64:	6030      	str	r0, [r6, #0]
 800af66:	6918      	ldr	r0, [r3, #16]
 800af68:	f7ff fd36 	bl	800a9d8 <__hi0bits>
 800af6c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800af70:	e7e1      	b.n	800af36 <__d2b+0x62>

0800af72 <__ratio>:
 800af72:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af76:	4688      	mov	r8, r1
 800af78:	4669      	mov	r1, sp
 800af7a:	4681      	mov	r9, r0
 800af7c:	f7ff ff5c 	bl	800ae38 <__b2d>
 800af80:	a901      	add	r1, sp, #4
 800af82:	4640      	mov	r0, r8
 800af84:	ec57 6b10 	vmov	r6, r7, d0
 800af88:	f7ff ff56 	bl	800ae38 <__b2d>
 800af8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af90:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800af94:	eba3 0c02 	sub.w	ip, r3, r2
 800af98:	e9dd 3200 	ldrd	r3, r2, [sp]
 800af9c:	1a9b      	subs	r3, r3, r2
 800af9e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800afa2:	ec5b ab10 	vmov	sl, fp, d0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	bfce      	itee	gt
 800afaa:	463a      	movgt	r2, r7
 800afac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800afb0:	465a      	movle	r2, fp
 800afb2:	4659      	mov	r1, fp
 800afb4:	463d      	mov	r5, r7
 800afb6:	bfd4      	ite	le
 800afb8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800afbc:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800afc0:	4630      	mov	r0, r6
 800afc2:	ee10 2a10 	vmov	r2, s0
 800afc6:	460b      	mov	r3, r1
 800afc8:	4629      	mov	r1, r5
 800afca:	f7f5 fbfd 	bl	80007c8 <__aeabi_ddiv>
 800afce:	ec41 0b10 	vmov	d0, r0, r1
 800afd2:	b003      	add	sp, #12
 800afd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800afd8 <__copybits>:
 800afd8:	3901      	subs	r1, #1
 800afda:	b510      	push	{r4, lr}
 800afdc:	1149      	asrs	r1, r1, #5
 800afde:	6914      	ldr	r4, [r2, #16]
 800afe0:	3101      	adds	r1, #1
 800afe2:	f102 0314 	add.w	r3, r2, #20
 800afe6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800afea:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800afee:	42a3      	cmp	r3, r4
 800aff0:	4602      	mov	r2, r0
 800aff2:	d303      	bcc.n	800affc <__copybits+0x24>
 800aff4:	2300      	movs	r3, #0
 800aff6:	428a      	cmp	r2, r1
 800aff8:	d305      	bcc.n	800b006 <__copybits+0x2e>
 800affa:	bd10      	pop	{r4, pc}
 800affc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b000:	f840 2b04 	str.w	r2, [r0], #4
 800b004:	e7f3      	b.n	800afee <__copybits+0x16>
 800b006:	f842 3b04 	str.w	r3, [r2], #4
 800b00a:	e7f4      	b.n	800aff6 <__copybits+0x1e>

0800b00c <__any_on>:
 800b00c:	f100 0214 	add.w	r2, r0, #20
 800b010:	6900      	ldr	r0, [r0, #16]
 800b012:	114b      	asrs	r3, r1, #5
 800b014:	4298      	cmp	r0, r3
 800b016:	b510      	push	{r4, lr}
 800b018:	db11      	blt.n	800b03e <__any_on+0x32>
 800b01a:	dd0a      	ble.n	800b032 <__any_on+0x26>
 800b01c:	f011 011f 	ands.w	r1, r1, #31
 800b020:	d007      	beq.n	800b032 <__any_on+0x26>
 800b022:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b026:	fa24 f001 	lsr.w	r0, r4, r1
 800b02a:	fa00 f101 	lsl.w	r1, r0, r1
 800b02e:	428c      	cmp	r4, r1
 800b030:	d10b      	bne.n	800b04a <__any_on+0x3e>
 800b032:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b036:	4293      	cmp	r3, r2
 800b038:	d803      	bhi.n	800b042 <__any_on+0x36>
 800b03a:	2000      	movs	r0, #0
 800b03c:	bd10      	pop	{r4, pc}
 800b03e:	4603      	mov	r3, r0
 800b040:	e7f7      	b.n	800b032 <__any_on+0x26>
 800b042:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b046:	2900      	cmp	r1, #0
 800b048:	d0f5      	beq.n	800b036 <__any_on+0x2a>
 800b04a:	2001      	movs	r0, #1
 800b04c:	e7f6      	b.n	800b03c <__any_on+0x30>

0800b04e <_calloc_r>:
 800b04e:	b538      	push	{r3, r4, r5, lr}
 800b050:	fb02 f401 	mul.w	r4, r2, r1
 800b054:	4621      	mov	r1, r4
 800b056:	f000 f809 	bl	800b06c <_malloc_r>
 800b05a:	4605      	mov	r5, r0
 800b05c:	b118      	cbz	r0, 800b066 <_calloc_r+0x18>
 800b05e:	4622      	mov	r2, r4
 800b060:	2100      	movs	r1, #0
 800b062:	f7fe f9a9 	bl	80093b8 <memset>
 800b066:	4628      	mov	r0, r5
 800b068:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b06c <_malloc_r>:
 800b06c:	b570      	push	{r4, r5, r6, lr}
 800b06e:	1ccd      	adds	r5, r1, #3
 800b070:	f025 0503 	bic.w	r5, r5, #3
 800b074:	3508      	adds	r5, #8
 800b076:	2d0c      	cmp	r5, #12
 800b078:	bf38      	it	cc
 800b07a:	250c      	movcc	r5, #12
 800b07c:	2d00      	cmp	r5, #0
 800b07e:	4606      	mov	r6, r0
 800b080:	db01      	blt.n	800b086 <_malloc_r+0x1a>
 800b082:	42a9      	cmp	r1, r5
 800b084:	d903      	bls.n	800b08e <_malloc_r+0x22>
 800b086:	230c      	movs	r3, #12
 800b088:	6033      	str	r3, [r6, #0]
 800b08a:	2000      	movs	r0, #0
 800b08c:	bd70      	pop	{r4, r5, r6, pc}
 800b08e:	f000 f87f 	bl	800b190 <__malloc_lock>
 800b092:	4a21      	ldr	r2, [pc, #132]	; (800b118 <_malloc_r+0xac>)
 800b094:	6814      	ldr	r4, [r2, #0]
 800b096:	4621      	mov	r1, r4
 800b098:	b991      	cbnz	r1, 800b0c0 <_malloc_r+0x54>
 800b09a:	4c20      	ldr	r4, [pc, #128]	; (800b11c <_malloc_r+0xb0>)
 800b09c:	6823      	ldr	r3, [r4, #0]
 800b09e:	b91b      	cbnz	r3, 800b0a8 <_malloc_r+0x3c>
 800b0a0:	4630      	mov	r0, r6
 800b0a2:	f000 f83d 	bl	800b120 <_sbrk_r>
 800b0a6:	6020      	str	r0, [r4, #0]
 800b0a8:	4629      	mov	r1, r5
 800b0aa:	4630      	mov	r0, r6
 800b0ac:	f000 f838 	bl	800b120 <_sbrk_r>
 800b0b0:	1c43      	adds	r3, r0, #1
 800b0b2:	d124      	bne.n	800b0fe <_malloc_r+0x92>
 800b0b4:	230c      	movs	r3, #12
 800b0b6:	6033      	str	r3, [r6, #0]
 800b0b8:	4630      	mov	r0, r6
 800b0ba:	f000 f86a 	bl	800b192 <__malloc_unlock>
 800b0be:	e7e4      	b.n	800b08a <_malloc_r+0x1e>
 800b0c0:	680b      	ldr	r3, [r1, #0]
 800b0c2:	1b5b      	subs	r3, r3, r5
 800b0c4:	d418      	bmi.n	800b0f8 <_malloc_r+0x8c>
 800b0c6:	2b0b      	cmp	r3, #11
 800b0c8:	d90f      	bls.n	800b0ea <_malloc_r+0x7e>
 800b0ca:	600b      	str	r3, [r1, #0]
 800b0cc:	50cd      	str	r5, [r1, r3]
 800b0ce:	18cc      	adds	r4, r1, r3
 800b0d0:	4630      	mov	r0, r6
 800b0d2:	f000 f85e 	bl	800b192 <__malloc_unlock>
 800b0d6:	f104 000b 	add.w	r0, r4, #11
 800b0da:	1d23      	adds	r3, r4, #4
 800b0dc:	f020 0007 	bic.w	r0, r0, #7
 800b0e0:	1ac3      	subs	r3, r0, r3
 800b0e2:	d0d3      	beq.n	800b08c <_malloc_r+0x20>
 800b0e4:	425a      	negs	r2, r3
 800b0e6:	50e2      	str	r2, [r4, r3]
 800b0e8:	e7d0      	b.n	800b08c <_malloc_r+0x20>
 800b0ea:	428c      	cmp	r4, r1
 800b0ec:	684b      	ldr	r3, [r1, #4]
 800b0ee:	bf16      	itet	ne
 800b0f0:	6063      	strne	r3, [r4, #4]
 800b0f2:	6013      	streq	r3, [r2, #0]
 800b0f4:	460c      	movne	r4, r1
 800b0f6:	e7eb      	b.n	800b0d0 <_malloc_r+0x64>
 800b0f8:	460c      	mov	r4, r1
 800b0fa:	6849      	ldr	r1, [r1, #4]
 800b0fc:	e7cc      	b.n	800b098 <_malloc_r+0x2c>
 800b0fe:	1cc4      	adds	r4, r0, #3
 800b100:	f024 0403 	bic.w	r4, r4, #3
 800b104:	42a0      	cmp	r0, r4
 800b106:	d005      	beq.n	800b114 <_malloc_r+0xa8>
 800b108:	1a21      	subs	r1, r4, r0
 800b10a:	4630      	mov	r0, r6
 800b10c:	f000 f808 	bl	800b120 <_sbrk_r>
 800b110:	3001      	adds	r0, #1
 800b112:	d0cf      	beq.n	800b0b4 <_malloc_r+0x48>
 800b114:	6025      	str	r5, [r4, #0]
 800b116:	e7db      	b.n	800b0d0 <_malloc_r+0x64>
 800b118:	20000c30 	.word	0x20000c30
 800b11c:	20000c34 	.word	0x20000c34

0800b120 <_sbrk_r>:
 800b120:	b538      	push	{r3, r4, r5, lr}
 800b122:	4c06      	ldr	r4, [pc, #24]	; (800b13c <_sbrk_r+0x1c>)
 800b124:	2300      	movs	r3, #0
 800b126:	4605      	mov	r5, r0
 800b128:	4608      	mov	r0, r1
 800b12a:	6023      	str	r3, [r4, #0]
 800b12c:	f7f7 fa78 	bl	8002620 <_sbrk>
 800b130:	1c43      	adds	r3, r0, #1
 800b132:	d102      	bne.n	800b13a <_sbrk_r+0x1a>
 800b134:	6823      	ldr	r3, [r4, #0]
 800b136:	b103      	cbz	r3, 800b13a <_sbrk_r+0x1a>
 800b138:	602b      	str	r3, [r5, #0]
 800b13a:	bd38      	pop	{r3, r4, r5, pc}
 800b13c:	2000d228 	.word	0x2000d228

0800b140 <strncmp>:
 800b140:	b510      	push	{r4, lr}
 800b142:	b16a      	cbz	r2, 800b160 <strncmp+0x20>
 800b144:	3901      	subs	r1, #1
 800b146:	1884      	adds	r4, r0, r2
 800b148:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b14c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b150:	4293      	cmp	r3, r2
 800b152:	d103      	bne.n	800b15c <strncmp+0x1c>
 800b154:	42a0      	cmp	r0, r4
 800b156:	d001      	beq.n	800b15c <strncmp+0x1c>
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d1f5      	bne.n	800b148 <strncmp+0x8>
 800b15c:	1a98      	subs	r0, r3, r2
 800b15e:	bd10      	pop	{r4, pc}
 800b160:	4610      	mov	r0, r2
 800b162:	e7fc      	b.n	800b15e <strncmp+0x1e>

0800b164 <__ascii_wctomb>:
 800b164:	b149      	cbz	r1, 800b17a <__ascii_wctomb+0x16>
 800b166:	2aff      	cmp	r2, #255	; 0xff
 800b168:	bf85      	ittet	hi
 800b16a:	238a      	movhi	r3, #138	; 0x8a
 800b16c:	6003      	strhi	r3, [r0, #0]
 800b16e:	700a      	strbls	r2, [r1, #0]
 800b170:	f04f 30ff 	movhi.w	r0, #4294967295
 800b174:	bf98      	it	ls
 800b176:	2001      	movls	r0, #1
 800b178:	4770      	bx	lr
 800b17a:	4608      	mov	r0, r1
 800b17c:	4770      	bx	lr
	...

0800b180 <malloc>:
 800b180:	4b02      	ldr	r3, [pc, #8]	; (800b18c <malloc+0xc>)
 800b182:	4601      	mov	r1, r0
 800b184:	6818      	ldr	r0, [r3, #0]
 800b186:	f7ff bf71 	b.w	800b06c <_malloc_r>
 800b18a:	bf00      	nop
 800b18c:	20000a28 	.word	0x20000a28

0800b190 <__malloc_lock>:
 800b190:	4770      	bx	lr

0800b192 <__malloc_unlock>:
 800b192:	4770      	bx	lr

0800b194 <_init>:
 800b194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b196:	bf00      	nop
 800b198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b19a:	bc08      	pop	{r3}
 800b19c:	469e      	mov	lr, r3
 800b19e:	4770      	bx	lr

0800b1a0 <_fini>:
 800b1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1a2:	bf00      	nop
 800b1a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1a6:	bc08      	pop	{r3}
 800b1a8:	469e      	mov	lr, r3
 800b1aa:	4770      	bx	lr
