Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 03:43:49 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  980         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (514)
6. checking no_output_delay (466)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (514)
--------------------------------
 There are 514 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (466)
---------------------------------
 There are 466 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.689        0.000                      0                29785        0.027        0.000                      0                29785        3.300        0.000                       0                 15624  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.689        0.000                      0                29785        0.027        0.000                      0                29785        3.300        0.000                       0                 15624  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.300ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.292ns  (logic 2.355ns (37.430%)  route 3.937ns (62.570%))
  Logic Levels:           39  (CARRY8=35 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.188 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.214    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.296 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.322    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y142       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[51]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.689    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.374ns (37.774%)  route 3.911ns (62.226%))
  Logic Levels:           38  (CARRY8=34 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     6.289 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     6.315    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[47]
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y141       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.285ns  (logic 2.349ns (37.376%)  route 3.936ns (62.624%))
  Logic Levels:           39  (CARRY8=35 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.188 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.214    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.290 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     6.315    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[49]
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y142       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[49]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.374ns (37.780%)  route 3.910ns (62.220%))
  Logic Levels:           38  (CARRY8=34 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.289 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     6.314    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[45]
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y141       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[45]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 2.340ns (37.280%)  route 3.937ns (62.720%))
  Logic Levels:           39  (CARRY8=35 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.188 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.214    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     6.281 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[2]
                         net (fo=1, routed)           0.026     6.307    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[50]
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y142       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[50]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 2.361ns (37.645%)  route 3.911ns (62.355%))
  Logic Levels:           38  (CARRY8=34 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     6.276 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=1, routed)           0.026     6.302    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[46]
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y141       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[46]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.329ns (37.176%)  route 3.936ns (62.824%))
  Logic Levels:           39  (CARRY8=35 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.188 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.214    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.270 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=1, routed)           0.025     6.295    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[48]
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y142       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y142       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[48]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 2.533ns (40.470%)  route 3.726ns (59.530%))
  Logic Levels:           42  (CARRY8=38 LUT1=1 LUT3=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/aclk
    SLICE_X99Y135        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y135        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=7, routed)           0.565     0.675    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/mq[48]_69[30]
    SLICE_X103Y139       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     0.798 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/CHAIN_GEN[34].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.010     0.808    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[51].Q_XOR.SUM_XOR_0[31]
    SLICE_X103Y139       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     0.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     0.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     1.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     1.112 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[48].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=52, routed)          0.380     1.492    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/mr[49]_54[50]
    SLICE_X102Y142       LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.640 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/CHAIN_GEN[13].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.022     1.662    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[52].Q_XOR.SUM_XOR_0[10]
    SLICE_X102Y142       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     1.821 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.847    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X102Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.862 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.888    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X102Y144       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.903 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.929    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X102Y145       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.944 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.970    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X102Y146       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.985 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X102Y147       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     2.134 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[49].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=5, routed)           0.526     2.660    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/mr[50]_55[52]
    SLICE_X103Y142       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     2.710 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     2.719    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[53].Q_XOR.SUM_XOR_0[0]
    SLICE_X103Y142       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     2.873 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.899    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y143       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.914 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.940    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y144       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.955 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.981    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y145       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.996 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.022    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y146       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.037 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.063    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y147       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.078 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.104    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X103Y148       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.220 f  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[50].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=54, routed)          0.334     3.553    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/mr[51]_56[52]
    SLICE_X104Y143       LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     3.643 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/addend_a_up/O
                         net (fo=1, routed)           0.013     3.656    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X104Y143       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.848 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.874    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y144       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.889 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.915    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y145       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.930 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.956    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y146       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.971 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.997    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y147       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.012 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.038    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y148       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.053 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.079    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y149       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     4.182 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[51].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=55, routed)          0.550     4.732    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/mr[52]_57[53]
    SLICE_X106Y141       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y143       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y144       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y145       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y146       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.127 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.153    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y147       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     5.269 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[52].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[7]
                         net (fo=56, routed)          0.461     5.730    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q[54]
    SLICE_X105Y140       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     5.916 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.942    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.957 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.983    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     5.998 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.024    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y143       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.039 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.065    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y144       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.080 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.106    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y145       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.121 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.147    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y146       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     6.162 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.188    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[55].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y147       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.264 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/CHAIN_GEN[56].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     6.289    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/O
    SLICE_X105Y147       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X105Y147       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X105Y147       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[53].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[57]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 2.344ns (37.482%)  route 3.910ns (62.518%))
  Logic Levels:           38  (CARRY8=34 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.259 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[4]
                         net (fo=1, routed)           0.025     6.284    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[44]
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y141       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[44]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 2.340ns (37.436%)  route 3.911ns (62.564%))
  Logic Levels:           38  (CARRY8=34 LUT3=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/aclk
    SLICE_X102Y133       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y133       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[28]/Q
                         net (fo=7, routed)           0.769     0.878    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/mq[42]_68[28]
    SLICE_X109Y139       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     0.978 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.013     0.991    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[45].Q_XOR.SUM_XOR_0[29]
    SLICE_X109Y139       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.183 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     1.209    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X109Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.325 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[42].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[5]
                         net (fo=46, routed)          0.486     1.811    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/mr[43]_48[44]
    SLICE_X105Y134       LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.900 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/CHAIN_GEN[5].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.011     1.911    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[46].Q_XOR.SUM_XOR_0[2]
    SLICE_X105Y134       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.066 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.092    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y135       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.107 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.133    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y136       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.148 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.174    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.189 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.215    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.230 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.256    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X105Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.359 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[43].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[6]
                         net (fo=47, routed)          0.398     2.756    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/mr[44]_49[45]
    SLICE_X106Y134       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.946 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     2.972    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y135       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.987 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y136       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.028 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.054    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.069 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.110 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.136    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.151 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.177    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X106Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.063     3.240 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[44].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_CARRY4_CARRY8/O[0]
                         net (fo=4, routed)           0.428     3.668    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/mr[45]_50[47]
    SLICE_X108Y136       LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.718 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.009     3.727    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].Q_XOR.SUM_XOR_0[0]
    SLICE_X108Y136       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.881 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.907    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y137       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.922 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.948    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y138       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.963 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.989    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y139       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.004 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.030    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y140       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.071    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y141       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.086 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.112    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X108Y142       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.168 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[0]
                         net (fo=49, routed)          0.584     4.752    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/mr[46]_51[47]
    SLICE_X107Y136       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.942 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.968    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y137       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.983 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.009    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_37
    SLICE_X107Y142       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.249 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=50, routed)          0.443     5.693    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/Q[48]
    SLICE_X104Y137       LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     5.818 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.016     5.834    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/a_ip[6]
    SLICE_X104Y137       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     6.024 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.050    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y138       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.065 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.091    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y139       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.106 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.132    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y140       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.147 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.173    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_37
    SLICE_X104Y141       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.255 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[3]
                         net (fo=1, routed)           0.026     6.281    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/q_int[43]
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     8.021    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X104Y141       FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X104Y141       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[43]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  1.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.528%)  route 0.041ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/ap_clk
    SLICE_X75Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/din1_buf1_reg[59]/Q
                         net (fo=8, routed)           0.041     0.093    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/s_axis_b_tdata[7]
    SLICE_X75Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/aclk
    SLICE_X75Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X75Y87         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_input_layer_1_fu_323/grp_add_bias_to_activations_clone_1_fu_136/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/ap_return_0_preg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/activations3_0_reg_891_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.059ns (67.045%)  route 0.029ns (32.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/ap_clk
    SLICE_X103Y128       FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/ap_return_0_preg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y128       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/ap_return_0_preg_reg[46]/Q
                         net (fo=1, routed)           0.023     0.075    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/ap_return_0_preg[46]
    SLICE_X103Y128       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.095 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/activations3_0_reg_891[46]_i_1/O
                         net (fo=1, routed)           0.006     0.101    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351_ap_return_0[46]
    SLICE_X103Y128       FDRE                                         r  bd_0_i/hls_inst/inst/activations3_0_reg_891_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X103Y128       FDRE                                         r  bd_0_i/hls_inst/inst/activations3_0_reg_891_reg[46]/C
                         clock pessimism              0.000     0.018    
    SLICE_X103Y128       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/activations3_0_reg_891_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations_0_fu_86_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/activations3_0_2_reg_930_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/ap_clk
    SLICE_X86Y107        FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations_0_fu_86_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations_0_fu_86_reg[1]/Q
                         net (fo=4, routed)           0.051     0.102    bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366_ap_return_3[1]
    SLICE_X86Y107        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_0_2_reg_930_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y107        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_0_2_reg_930_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X86Y107        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/activations3_0_2_reg_930_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.038ns (42.222%)  route 0.052ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X100Y71        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.052     0.103    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg_n_37_[16]
    SLICE_X100Y71        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X100Y71        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X100Y71        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.038ns (42.222%)  route 0.052ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X100Y72        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y72        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[40]/Q
                         net (fo=1, routed)           0.052     0.103    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg_n_37_[40]
    SLICE_X100Y72        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X100Y72        FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]/C
                         clock pessimism              0.000     0.019    
    SLICE_X100Y72        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][40]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.038ns (42.222%)  route 0.052ns (57.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X99Y74         FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y74         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.052     0.103    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.first_q_reg_n_37_[6]
    SLICE_X99Y74         FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/aclk
    SLICE_X99Y74         FDRE                                         r  bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X99Y74         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/dexp_64ns_64ns_64_10_full_dsp_1_U132/backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Z_at_e2zm1/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/din1_buf1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.059ns (63.658%)  route 0.034ns (36.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/ap_clk
    SLICE_X90Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/din1_buf1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y143        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/din1_buf1_reg[55]/Q
                         net (fo=7, routed)           0.028     0.080    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/s_axis_a_tdata[3]
    SLICE_X90Y143        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     0.100 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q[3]_i_1/O
                         net (fo=1, routed)           0.006     0.106    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/plusOp[3]
    SLICE_X90Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X90Y143        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X90Y143        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/dsqrt_64ns_64ns_64_12_no_dsp_1_U112/backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_get_oracle_activations2_1_fu_411/dmul_64ns_64ns_64_4_max_dsp_1_U86/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/oracle_activations2_U/ram_reg_0_63_51_51/SP/I
                            (rising edge-triggered cell RAMS64E clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.316%)  route 0.082ns (67.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.039ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_get_oracle_activations2_1_fu_411/dmul_64ns_64ns_64_4_max_dsp_1_U86/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X73Y128        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_oracle_activations2_1_fu_411/dmul_64ns_64ns_64_4_max_dsp_1_U86/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y128        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_get_oracle_activations2_1_fu_411/dmul_64ns_64ns_64_4_max_dsp_1_U86/backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[51]/Q
                         net (fo=2, routed)           0.082     0.133    bd_0_i/hls_inst/inst/oracle_activations2_U/ram_reg_0_63_51_51/D
    SLICE_X74Y129        RAMS64E                                      r  bd_0_i/hls_inst/inst/oracle_activations2_U/ram_reg_0_63_51_51/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.039     0.039    bd_0_i/hls_inst/inst/oracle_activations2_U/ram_reg_0_63_51_51/WCLK
    SLICE_X74Y129        RAMS64E                                      r  bd_0_i/hls_inst/inst/oracle_activations2_U/ram_reg_0_63_51_51/SP/CLK
                         clock pessimism              0.000     0.039    
    SLICE_X74Y129        RAMS64E (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.054     0.093    bd_0_i/hls_inst/inst/oracle_activations2_U/ram_reg_0_63_51_51/SP
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/activations3_2_reg_901_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations2_0_fu_78_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X86Y110        FDRE                                         r  bd_0_i/hls_inst/inst/activations3_2_reg_901_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/activations3_2_reg_901_reg[39]/Q
                         net (fo=1, routed)           0.024     0.075    bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations2_0_fu_78_reg[63]_1[39]
    SLICE_X86Y109        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.014     0.089 r  bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations2_0_fu_78[39]_i_1/O
                         net (fo=1, routed)           0.016     0.105    bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations2_0_fu_78[39]_i_1_n_37
    SLICE_X86Y109        FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations2_0_fu_78_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/ap_clk
    SLICE_X86Y109        FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations2_0_fu_78_reg[39]/C
                         clock pessimism              0.000     0.019    
    SLICE_X86Y109        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_RELU_clone_fu_366/activations2_0_fu_78_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/activations_0_fu_74_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/activations_0_fu_56_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.053ns (56.989%)  route 0.040ns (43.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/ap_clk
    SLICE_X90Y96         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/activations_0_fu_74_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/activations_0_fu_74_reg[9]/Q
                         net (fo=1, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/activations_0_fu_56_reg[63]_2[9]
    SLICE_X90Y96         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.014     0.090 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/activations_0_fu_56[9]_i_1/O
                         net (fo=1, routed)           0.015     0.105    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/p_1_in[9]
    SLICE_X90Y96         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/activations_0_fu_56_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/ap_clk
    SLICE_X90Y96         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/activations_0_fu_56_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X90Y96         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_output_layer_1_fu_351/grp_add_bias_to_activations_1_fu_145/activations_0_fu_56_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     URAM288/CLK         n/a            1.666         8.000       6.334      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y23   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y25   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         8.000       6.936      SLICE_X77Y96   bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_0_0/SP/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         8.000       6.936      SLICE_X77Y96   bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_10_10/SP/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         8.000       6.936      SLICE_X77Y96   bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_11_11/SP/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         8.000       6.936      SLICE_X77Y96   bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_12_12/SP/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         8.000       6.936      SLICE_X77Y96   bd_0_i/hls_inst/inst/activations1_U/ram_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y23   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y23   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
High Pulse Width  Slow    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288/CLK         n/a            0.700         4.000       3.300      URAM288_X0Y32  bd_0_i/hls_inst/inst/delta_weights2_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y23   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y23   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y25   bd_0_i/hls_inst/inst/delta_weights1_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y24   bd_0_i/hls_inst/inst/delta_weights3_U/ram_reg/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.117ns  (logic 0.096ns (82.051%)  route 0.021ns (17.949%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X79Y151        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     0.096 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.021     0.117    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.047ns  (logic 0.033ns (70.213%)  route 0.014ns (29.787%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X79Y151        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.033 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.014     0.047    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           466 Endpoints
Min Delay           466 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights3_d0[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.786ns  (logic 1.950ns (40.744%)  route 2.836ns (59.256%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.272     3.285    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X88Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.420 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.139     3.559    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_1
    SLICE_X88Y137        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     3.658 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.094     3.751    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9_n_37
    SLICE_X89Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.840 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.095     3.935    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_37
    SLICE_X89Y138        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.032 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=23, routed)          0.600     4.632    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[62]
    SLICE_X83Y132        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.160     4.792 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/weights3_d0[62]_INST_0/O
                         net (fo=0)                   0.022     4.814    weights3_d0[62]
                                                                      r  weights3_d0[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases3_d0[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.785ns  (logic 1.948ns (40.710%)  route 2.837ns (59.290%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.272     3.285    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X88Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.420 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.139     3.559    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_1
    SLICE_X88Y137        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     3.658 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.094     3.751    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9_n_37
    SLICE_X89Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.840 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.095     3.935    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_37
    SLICE_X89Y138        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.032 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=23, routed)          0.601     4.633    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[62]
    SLICE_X83Y132        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.158     4.791 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases3_d0[62]_INST_0/O
                         net (fo=0)                   0.022     4.813    biases3_d0[62]
                                                                      r  biases3_d0[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases3_d0[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.766ns  (logic 1.786ns (37.470%)  route 2.980ns (62.530%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.272     3.285    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X88Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.420 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.185     3.605    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/norm_fu_130_reg[54]
    SLICE_X88Y136        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.658 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.757    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/EXP_ADDER_YES.carry_in
    SLICE_X89Y136        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.846 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.088     3.934    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[57]_INST_0_i_1_n_37
    SLICE_X89Y136        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     4.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[56]_INST_0/O
                         net (fo=23, routed)          0.698     4.697    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[56]
    SLICE_X83Y133        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073     4.770 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases3_d0[56]_INST_0/O
                         net (fo=0)                   0.024     4.794    biases3_d0[56]
                                                                      r  biases3_d0[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases2_d0[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.755ns  (logic 1.940ns (40.799%)  route 2.815ns (59.201%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.272     3.285    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X88Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.420 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.139     3.559    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_1
    SLICE_X88Y137        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     3.658 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.094     3.751    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9_n_37
    SLICE_X89Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.840 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.095     3.935    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_37
    SLICE_X89Y138        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.032 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=23, routed)          0.601     4.633    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[62]
    SLICE_X83Y132        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     4.783 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases2_d0[62]_INST_0/O
                         net (fo=0)                   0.000     4.783    biases2_d0[62]
                                                                      r  biases2_d0[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights1_d0[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.753ns  (logic 1.939ns (40.795%)  route 2.814ns (59.205%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.272     3.285    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X88Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.420 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.139     3.559    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_1
    SLICE_X88Y137        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     3.658 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9/O
                         net (fo=3, routed)           0.094     3.751    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_9_n_37
    SLICE_X89Y137        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     3.840 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3/O
                         net (fo=2, routed)           0.095     3.935    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0_i_3_n_37
    SLICE_X89Y138        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     4.032 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[62]_INST_0/O
                         net (fo=23, routed)          0.600     4.632    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[62]
    SLICE_X83Y132        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     4.781 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/weights1_d0[62]_INST_0/O
                         net (fo=0)                   0.000     4.781    weights1_d0[62]
                                                                      r  weights1_d0[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases3_d0[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 1.651ns (34.783%)  route 3.096ns (65.217%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.239     3.252    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X89Y133        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     3.375 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/mant_op_inferred_i_4/O
                         net (fo=23, routed)          1.219     4.594    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[48]
    SLICE_X79Y130        LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     4.752 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases3_d0[48]_INST_0/O
                         net (fo=0)                   0.023     4.775    biases3_d0[48]
                                                                      r  biases3_d0[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases2_d0[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.720ns  (logic 1.764ns (37.369%)  route 2.956ns (62.631%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.272     3.285    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X88Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.420 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.185     3.605    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/norm_fu_130_reg[54]
    SLICE_X88Y136        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.658 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.757    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/EXP_ADDER_YES.carry_in
    SLICE_X89Y136        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.846 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.088     3.934    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[57]_INST_0_i_1_n_37
    SLICE_X89Y136        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     4.000 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[56]_INST_0/O
                         net (fo=23, routed)          0.698     4.697    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[56]
    SLICE_X83Y133        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     4.748 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases2_d0[56]_INST_0/O
                         net (fo=0)                   0.000     4.748    biases2_d0[56]
                                                                      r  biases2_d0[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases2_d0[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.712ns  (logic 1.639ns (34.786%)  route 3.073ns (65.214%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.239     3.252    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X89Y133        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     3.375 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/mant_op_inferred_i_4/O
                         net (fo=23, routed)          1.219     4.594    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[48]
    SLICE_X79Y130        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     4.740 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases2_d0[48]_INST_0/O
                         net (fo=0)                   0.000     4.740    biases2_d0[48]
                                                                      r  biases2_d0[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.675ns  (logic 1.821ns (38.952%)  route 2.854ns (61.048%))
  Logic Levels:           13  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.272     3.285    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X88Y135        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     3.420 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/m_axis_result_tdata[54]_INST_0_i_2/O
                         net (fo=2, routed)           0.185     3.605    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/norm_fu_130_reg[54]
    SLICE_X88Y136        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.658 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/A_Z_DET/i_pipe/m_axis_result_tdata[54]_INST_0_i_1/O
                         net (fo=3, routed)           0.099     3.757    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/EXP_ADDER_YES.carry_in
    SLICE_X89Y136        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.846 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[57]_INST_0_i_1/O
                         net (fo=3, routed)           0.088     3.934    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[57]_INST_0_i_1_n_37
    SLICE_X89Y136        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.984 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/m_axis_result_tdata[55]_INST_0/O
                         net (fo=23, routed)          0.595     4.579    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[55]
    SLICE_X79Y130        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     4.703 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases1_d0[55]_INST_0/O
                         net (fo=0)                   0.000     4.703    biases1_d0[55]
                                                                      r  biases1_d0[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights3_d0[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.649ns  (logic 1.566ns (33.687%)  route 3.083ns (66.313%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.028     0.028    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X86Y130        FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.292     0.399    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[3]
    SLICE_X87Y132        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.497 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8/O
                         net (fo=2, routed)           0.105     0.602    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/m_axis_result_tdata[52]_INST_0_i_8_n_37
    SLICE_X87Y135        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.110     0.712 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_5/O
                         net (fo=73, routed)          0.486     1.199    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_0
    SLICE_X89Y127        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     1.309 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7/O
                         net (fo=2, routed)           0.160     1.469    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_7_n_37
    SLICE_X89Y126        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     1.558 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_Z/OP_DEL/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__6/O
                         net (fo=1, routed)           0.202     1.760    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.a_ip
    SLICE_X89Y126        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[0])
                                                      0.069     1.829 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[0]
                         net (fo=1, routed)           0.369     2.198    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[1]
    DSP48E2_X11Y46       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[1]_B_ALU[1])
                                                      0.165     2.363 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     2.363    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     2.904 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.904    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     3.013 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=8, routed)           0.239     3.252    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X89Y133        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     3.375 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_4_full_dsp_1_U129/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/mant_op_inferred_i_4/O
                         net (fo=23, routed)          1.205     4.580    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/m_axis_result_tdata[48]
    SLICE_X79Y130        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.073     4.653 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/weights3_d0[48]_INST_0/O
                         net (fo=0)                   0.024     4.677    weights3_d0[48]
                                                                      r  weights3_d0[48] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            training_targets_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/ap_clk
    SLICE_X84Y148        FDRE                                         r  bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/ap_CS_fsm_reg[1]/Q
                         net (fo=136, unset)          0.000     0.052    training_targets_ce0
                                                                      r  training_targets_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_ln374_reg_877_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            training_targets_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X79Y156        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln374_reg_877_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y156        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/sub_ln374_reg_877_reg[8]/Q
                         net (fo=1, routed)           0.046     0.098    bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/training_targets_address0[8][8]
    SLICE_X79Y157        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.112 r  bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/training_targets_address0[8]_INST_0/O
                         net (fo=0)                   0.000     0.112    training_targets_address0[8]
                                                                      r  training_targets_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_CS_fsm_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.059ns (57.079%)  route 0.044ns (42.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_clk
    SLICE_X84Y150        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_CS_fsm_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_CS_fsm_reg[27]/Q
                         net (fo=4, routed)           0.030     0.082    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_CS_fsm_state28
    SLICE_X84Y150        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.102 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases1_we0_INST_0/O
                         net (fo=0)                   0.014     0.116    biases1_we0
                                                                      r  biases1_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.104ns  (logic 0.061ns (58.375%)  route 0.043ns (41.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_clk
    SLICE_X84Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[24]/Q
                         net (fo=6, routed)           0.043     0.095    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548[24]
    SLICE_X84Y114        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.117 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases1_d0[24]_INST_0/O
                         net (fo=0)                   0.000     0.117    biases1_d0[24]
                                                                      r  biases1_d0[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.061ns (58.235%)  route 0.044ns (41.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_clk
    SLICE_X85Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[7]/Q
                         net (fo=6, routed)           0.044     0.096    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548[7]
    SLICE_X85Y116        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     0.118 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases1_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.118    biases1_d0[7]
                                                                      r  biases1_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.061ns (57.952%)  route 0.044ns (42.048%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_clk
    SLICE_X84Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[36]/Q
                         net (fo=6, routed)           0.044     0.096    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548[36]
    SLICE_X84Y120        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.118 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases1_d0[36]_INST_0/O
                         net (fo=0)                   0.000     0.118    biases1_d0[36]
                                                                      r  biases1_d0[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.767%)  route 0.045ns (42.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_clk
    SLICE_X84Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y113        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[0]/Q
                         net (fo=6, routed)           0.045     0.097    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548[0]
    SLICE_X84Y113        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.119 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases1_d0[0]_INST_0/O
                         net (fo=0)                   0.000     0.119    biases1_d0[0]
                                                                      r  biases1_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            weights1_d0[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.062ns (58.630%)  route 0.044ns (41.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_clk
    SLICE_X84Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[36]/Q
                         net (fo=6, routed)           0.044     0.096    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548[36]
    SLICE_X84Y120        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.119 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/weights1_d0[36]_INST_0/O
                         net (fo=0)                   0.000     0.119    weights1_d0[36]
                                                                      r  weights1_d0[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sub_ln374_reg_877_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            training_targets_address0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.107ns  (logic 0.054ns (50.460%)  route 0.053ns (49.540%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X79Y156        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln374_reg_877_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y156        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/sub_ln374_reg_877_reg[3]/Q
                         net (fo=2, routed)           0.053     0.104    bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/training_targets_address0[8][3]
    SLICE_X79Y157        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.119 r  bd_0_i/hls_inst/inst/grp_take_difference_1_fu_386/training_targets_address0[3]_INST_0/O
                         net (fo=0)                   0.000     0.119    training_targets_address0[3]
                                                                      r  training_targets_address0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            biases1_d0[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.352%)  route 0.045ns (42.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/ap_clk
    SLICE_X82Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548_reg[32]/Q
                         net (fo=6, routed)           0.045     0.097    bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/reg_548[32]
    SLICE_X82Y117        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.119 r  bd_0_i/hls_inst/inst/grp_update_weights_1_fu_447/biases1_d0[32]_INST_0/O
                         net (fo=0)                   0.000     0.119    biases1_d0[32]
                                                                      r  biases1_d0[32] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          3953 Endpoints
Min Delay          3953 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.486ns  (logic 2.060ns (59.091%)  route 1.426ns (40.909%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y26       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.495     1.827    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X82Y86         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.975 f  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.145     2.120    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X82Y85         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     2.156 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.165    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X82Y85         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.365 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.312     2.677    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X81Y87         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.838 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.246     3.084    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X80Y85         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     3.183 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, routed)           0.139     3.322    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[0]
    SLICE_X81Y85         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     3.420 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=1, routed)           0.066     3.486    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X81Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X81Y85         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.474ns  (logic 1.922ns (55.327%)  route 1.552ns (44.673%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.230     2.753    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X75Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     2.821 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.211     3.032    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X74Y72         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     3.184 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.205     3.389    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[0]
    SLICE_X73Y70         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     3.425 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=1, routed)           0.049     3.474    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X73Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.468ns  (logic 1.879ns (54.183%)  route 1.589ns (45.817%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.182     2.706    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X74Y71         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.772 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_4/O
                         net (fo=4, routed)           0.306     3.078    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]_0
    SLICE_X73Y75         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.175 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[7]_i_2/O
                         net (fo=1, routed)           0.193     3.368    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[7]_i_2_n_37
    SLICE_X73Y75         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.418 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[7]_i_1/O
                         net (fo=1, routed)           0.050     3.468    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]_0
    SLICE_X73Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X73Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.465ns  (logic 2.074ns (59.864%)  route 1.391ns (40.136%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y26       DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     0.677    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X11Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.223 f  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.223    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.332 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.495     1.827    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X82Y86         LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     1.975 f  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.145     2.120    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X82Y85         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     2.156 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.165    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X82Y85         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.365 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.312     2.677    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X81Y87         LUT2 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.838 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.205     3.044    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X81Y84         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.123     3.167 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=1, routed)           0.138     3.305    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_2__1_n_37
    SLICE_X81Y87         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     3.393 r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=1, routed)           0.072     3.465    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_1
    SLICE_X81Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.021     0.021    bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X81Y87         FDRE                                         r  bd_0_i/hls_inst/inst/grp_matrix_vector_product_with_bias_second_layer_1_fu_341/grp_add_bias_to_activations_clone_1_fu_115/dadd_64ns_64ns_64_4_full_dsp_1_U1/backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 1.882ns (55.079%)  route 1.535ns (44.921%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.182     2.706    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X74Y71         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.772 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_4/O
                         net (fo=4, routed)           0.357     3.129    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]_0
    SLICE_X73Y75         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     3.180 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[5]_i_2/O
                         net (fo=1, routed)           0.089     3.269    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[5]_i_2_n_37
    SLICE_X73Y75         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.368 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[5]_i_1/O
                         net (fo=1, routed)           0.049     3.417    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]_0
    SLICE_X73Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X73Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.364ns  (logic 1.919ns (57.038%)  route 1.445ns (42.962%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.230     2.753    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[1]
    SLICE_X75Y69         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     2.821 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[7]_i_3/O
                         net (fo=7, routed)           0.215     3.036    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[7]
    SLICE_X73Y74         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     3.185 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[2]_i_2/O
                         net (fo=1, routed)           0.092     3.277    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q_reg[2]
    SLICE_X73Y72         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.313 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_1/opt_has_pipe.first_q[2]_i_1/O
                         net (fo=1, routed)           0.051     3.364    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]_3
    SLICE_X73Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X73Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.814ns (54.157%)  route 1.536ns (45.843%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.344     2.867    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist_skew[0]
    SLICE_X78Y70         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.015 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1/O
                         net (fo=16, routed)          0.334     3.350    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_37
    SLICE_X80Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[40]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.814ns (54.157%)  route 1.536ns (45.843%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.344     2.867    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist_skew[0]
    SLICE_X78Y70         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.015 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1/O
                         net (fo=16, routed)          0.334     3.350    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_37
    SLICE_X79Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X79Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[43]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.814ns (54.157%)  route 1.536ns (45.843%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.344     2.867    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist_skew[0]
    SLICE_X78Y70         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.015 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1/O
                         net (fo=16, routed)          0.334     3.350    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_37
    SLICE_X80Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X80Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[44]/C

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                            (internal pin)
  Destination:            bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.814ns (54.157%)  route 1.536ns (45.843%))
  Logic Levels:           8  (CARRY8=1 DSP_ALU=2 DSP_OUTPUT=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y23        DSP_A_B_DATA                 0.000     0.000 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[1]
                         net (fo=1, routed)           0.000     0.000    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<1>
    DSP48E2_X9Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[1]_ALU_OUT[47])
                                                      0.541     0.541 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     0.541    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     0.663 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     0.701    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X9Y24        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.247 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.247    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y24        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_P[47])
                                                      0.109     1.356 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[47]
                         net (fo=16, routed)          0.546     1.902    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/P[0]
    SLICE_X70Y67         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     1.952 f  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_2__1/O
                         net (fo=2, routed)           0.265     2.216    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[2].Q_XOR.SUM_XOR_0
    SLICE_X73Y71         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.098     2.314 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.LOGIC_ADD.ADD_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__4/O
                         net (fo=1, routed)           0.009     2.323    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[1]
    SLICE_X73Y71         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.200     2.523 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[7]
                         net (fo=67, routed)          0.344     2.867    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/norm_dist_skew[0]
    SLICE_X78Y70         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.015 r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1/O
                         net (fo=16, routed)          0.334     3.350    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_37
    SLICE_X79Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.020     0.020    bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X79Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_RELU_fu_335/dadddsub_64ns_64ns_64_4_full_dsp_1_U12/backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 training_data_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[15] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[15]
    SLICE_X74Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X74Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[15]/C

Slack:                    inf
  Source:                 training_data_q0[16]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[16] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[16]
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[16]/C

Slack:                    inf
  Source:                 training_data_q0[17]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[17] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[17]
    SLICE_X76Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X76Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[17]/C

Slack:                    inf
  Source:                 training_data_q0[18]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[18] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[18]
    SLICE_X76Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X76Y114        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[18]/C

Slack:                    inf
  Source:                 training_data_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[1]
    SLICE_X75Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X75Y117        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[1]/C

Slack:                    inf
  Source:                 training_data_q0[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[20] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[20]
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[20]/C

Slack:                    inf
  Source:                 training_data_q0[24]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[24] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[24]
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X73Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[24]/C

Slack:                    inf
  Source:                 training_data_q0[26]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[26] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[26]
    SLICE_X75Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X75Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[26]/C

Slack:                    inf
  Source:                 training_data_q0[27]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[27] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[27]
    SLICE_X75Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X75Y120        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[27]/C

Slack:                    inf
  Source:                 training_data_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  training_data_q0[2] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/training_data_q0[2]
    SLICE_X72Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=16136, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/ap_clk
    SLICE_X72Y112        FDRE                                         r  bd_0_i/hls_inst/inst/grp_get_delta_matrix_weights1_1_fu_438/empty_reg_227_reg[2]/C





