

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 5563 clock pin(s) of sequential element(s)
0 instances converted, 5563 sequential instances remain driven by gated/generated clocks

================================================= Non-Gated/Non-Generated Clocks =================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                        
----------------------------------------------------------------------------------------------------------------------------------
@K:CKID0004       COREJTAGDEBUG_0.genblk1.UJTAG_inst     UJTAG                  17         COREJTAGDEBUG_0.genblk4.UJ_JTAG.UTDODRV
==================================================================================================================================
============================================================================================ Gated/Generated Clocks ============================================================================================
Clock Tree ID     Driving Element                                 Drive Element Type     Fanout     Sample Instance                                   Explanation                                               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       RTG4FCCC_0.CCC_INST                             CCC                    5141       reset_synchronizer_0.sync_deasert_reg[1]          No gated clock conversion method for cell cell:ACG4.SLE   
@K:CKID0002       RTG4FCCC_0.CCC_INST                             CCC                    128        DDR_MEMORY_CTRL_0.FDDRC_0.U0                      No gated clock conversion method for cell cell:work.FDDR_W
@K:CKID0003       COREJTAGDEBUG_0.genblk4.UJ_JTAG.un1_DUT_TCK     CFG4                   294        MIV_RV32IMA_L1_AHB_0.ChiselTop0.dtm.skipOpReg     No gated clock conversion method for cell cell:ACG4.SLE   
================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

