[
  {
    "mnemonic": "li",
    "rd": 12,
    "imm": 128
  },
  {
    "mnemonic": "vsetvli",
    "vtype": "0x2",
    "rd": 0,
    "rs1": 12,
    "vl": 256,
    "vta": 0
  },
  {
    "mnemonic": "vle32.v",
    "vd": 8,
    "rs1": 19,
    "vaddr": "0xdeadbeef",
    "mop": 0,
    "eew": 32,
    "stride": 32
  },
  {
    "mnemonic": "ld",
    "rd": 12,
    "rs1": 8,
    "imm": -144,
    "vaddr": "0xdeedbeef",
    "mop": 0,
    "eew": 32,
    "stride": 32
  },
  {
    "mnemonic": "vle32.v",
    "vd": 0,
    "rs1": 31,
    "vaddr": "0xdaadbeef",
    "mop": 0,
    "eew": 32,
    "stride": 32
  },
  {
    "mnemonic": "flw",
    "fd": 15,
    "rs1": 17,
    "imm": 0
  },
  {
    "mnemonic": "flw",
    "fd": 14,
    "rs1": 5,
    "imm": 0
  },
  {
    "mnemonic": "flw",
    "fd": 13,
    "rs1": 18,
    "imm": 0
  },
  {
    "mnemonic": "add",
    "rd": 5,
    "rs2": 17,
    "rs1": 9
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 8,
    "rs1": 15,
    "vs2": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 12,
    "rs1": 14,
    "vs2": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 16,
    "rs1": 13,
    "vs2": 0
  },
  {
    "mnemonic": "flw",
    "fd": 15,
    "rs1": 5,
    "imm": 0
  },
  {
    "mnemonic": "flw",
    "fd": 14,
    "rs1": 16,
    "imm": 0
  },
  {
    "mnemonic": "flw",
    "fd": 13,
    "rs1": 30,
    "imm": 0
  },
  {
    "mnemonic": "flw",
    "fd": 12,
    "rs1": 29,
    "imm": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 20,
    "rs1": 15,
    "vs2": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 28,
    "rs1": 14,
    "vs2": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 4,
    "rs1": 13,
    "vs2": 0
  },
  {
    "mnemonic": "vfmacc.vf",
    "vd": 24,
    "rs1": 12,
    "vs2": 0
  }
]
