[12:17:01.353] <TB0>     INFO: *** Welcome to pxar ***
[12:17:01.353] <TB0>     INFO: *** Today: 2016/06/16
[12:17:01.360] <TB0>     INFO: *** Version: b2a7-dirty
[12:17:01.360] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:17:01.361] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:17:01.361] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//defaultMaskFile.dat
[12:17:01.361] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters_C15.dat
[12:17:01.436] <TB0>     INFO:         clk: 4
[12:17:01.436] <TB0>     INFO:         ctr: 4
[12:17:01.436] <TB0>     INFO:         sda: 19
[12:17:01.437] <TB0>     INFO:         tin: 9
[12:17:01.437] <TB0>     INFO:         level: 15
[12:17:01.437] <TB0>     INFO:         triggerdelay: 0
[12:17:01.437] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:17:01.437] <TB0>     INFO: Log level: DEBUG
[12:17:01.447] <TB0>     INFO: Found DTB DTB_WWXGRB
[12:17:01.460] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[12:17:01.463] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[12:17:01.465] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[12:17:03.017] <TB0>     INFO: DUT info: 
[12:17:03.017] <TB0>     INFO: The DUT currently contains the following objects:
[12:17:03.017] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:17:03.017] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[12:17:03.017] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[12:17:03.017] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:17:03.017] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:17:03.017] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:03.018] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:17:03.019] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:17:03.022] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29880320
[12:17:03.022] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x11a1f90
[12:17:03.022] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1116770
[12:17:03.022] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f9e89d94010
[12:17:03.022] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f9e8ffff510
[12:17:03.022] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29945856 fPxarMemory = 0x7f9e89d94010
[12:17:03.023] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 386.7mA
[12:17:03.024] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 472.7mA
[12:17:03.024] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.8 C
[12:17:03.024] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:17:03.425] <TB0>     INFO: enter 'restricted' command line mode
[12:17:03.425] <TB0>     INFO: enter test to run
[12:17:03.425] <TB0>     INFO:   test: FPIXTest no parameter change
[12:17:03.425] <TB0>     INFO:   running: fpixtest
[12:17:03.425] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:17:03.428] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:17:03.428] <TB0>     INFO: ######################################################################
[12:17:03.428] <TB0>     INFO: PixTestFPIXTest::doTest()
[12:17:03.428] <TB0>     INFO: ######################################################################
[12:17:03.431] <TB0>     INFO: ######################################################################
[12:17:03.431] <TB0>     INFO: PixTestPretest::doTest()
[12:17:03.431] <TB0>     INFO: ######################################################################
[12:17:03.434] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:03.434] <TB0>     INFO:    PixTestPretest::programROC() 
[12:17:03.434] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:21.451] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:17:21.451] <TB0>     INFO: IA differences per ROC:  17.7 19.3 17.7 19.3 17.7 18.5 16.9 20.1 20.1 19.3 17.7 19.3 20.1 21.7 20.1 20.9
[12:17:21.519] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:21.519] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:17:21.519] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:21.622] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[12:17:21.723] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.4188 mA
[12:17:21.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  88 Ia 24.8188 mA
[12:17:21.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  84 Ia 24.8188 mA
[12:17:22.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.2188 mA
[12:17:22.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  85 Ia 24.8188 mA
[12:17:22.227] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  81 Ia 24.0187 mA
[12:17:22.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[12:17:22.431] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.4188 mA
[12:17:22.532] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  88 Ia 24.8188 mA
[12:17:22.633] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  84 Ia 24.0187 mA
[12:17:22.734] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.0187 mA
[12:17:22.835] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.4188 mA
[12:17:22.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.8188 mA
[12:17:23.037] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  84 Ia 24.8188 mA
[12:17:23.137] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 23.2188 mA
[12:17:23.238] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  85 Ia 24.8188 mA
[12:17:23.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  81 Ia 24.0187 mA
[12:17:23.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.2188 mA
[12:17:23.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.8188 mA
[12:17:23.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  79 Ia 23.2188 mA
[12:17:23.742] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  84 Ia 24.8188 mA
[12:17:23.844] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  80 Ia 24.0187 mA
[12:17:23.945] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 21.6187 mA
[12:17:24.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  92 Ia 24.8188 mA
[12:17:24.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  88 Ia 23.2188 mA
[12:17:24.247] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  93 Ia 24.8188 mA
[12:17:24.347] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  89 Ia 24.0187 mA
[12:17:24.449] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.8188 mA
[12:17:24.549] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  74 Ia 24.0187 mA
[12:17:24.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.8188 mA
[12:17:24.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  74 Ia 24.0187 mA
[12:17:24.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.0187 mA
[12:17:24.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.4188 mA
[12:17:25.057] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.0187 mA
[12:17:25.158] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.0187 mA
[12:17:25.260] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 24.8188 mA
[12:17:25.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  74 Ia 24.0187 mA
[12:17:25.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 26.4187 mA
[12:17:25.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  65 Ia 23.2188 mA
[12:17:25.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  70 Ia 24.0187 mA
[12:17:25.766] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.6188 mA
[12:17:25.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  69 Ia 23.2188 mA
[12:17:25.966] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  74 Ia 24.0187 mA
[12:17:26.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 25.6188 mA
[12:17:26.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  69 Ia 24.0187 mA
[12:17:26.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[12:17:26.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[12:17:26.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[12:17:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[12:17:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  81
[12:17:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[12:17:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  89
[12:17:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  74
[12:17:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  74
[12:17:26.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  78
[12:17:26.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[12:17:26.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[12:17:26.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  74
[12:17:26.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  70
[12:17:26.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[12:17:26.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  69
[12:17:28.029] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[12:17:28.029] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  19.3
[12:17:28.070] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:28.070] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[12:17:28.070] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:28.207] <TB0>     INFO: Expecting 231680 events.
[12:17:36.325] <TB0>     INFO: 231680 events read in total (7401ms).
[12:17:36.478] <TB0>     INFO: Test took 8404ms.
[12:17:36.681] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 101 and Delta(CalDel) = 61
[12:17:36.685] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 64
[12:17:36.689] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 63
[12:17:36.692] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 64
[12:17:36.696] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 84 and Delta(CalDel) = 59
[12:17:36.700] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 58
[12:17:36.704] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 58
[12:17:36.707] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 65
[12:17:36.711] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 88 and Delta(CalDel) = 63
[12:17:36.715] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 76 and Delta(CalDel) = 67
[12:17:36.719] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 97 and Delta(CalDel) = 65
[12:17:36.722] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 75 and Delta(CalDel) = 66
[12:17:36.726] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 61
[12:17:36.729] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 63
[12:17:36.733] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 56
[12:17:36.737] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 58
[12:17:36.778] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:17:36.814] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:36.814] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:17:36.814] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:36.951] <TB0>     INFO: Expecting 231680 events.
[12:17:45.087] <TB0>     INFO: 231680 events read in total (7421ms).
[12:17:45.092] <TB0>     INFO: Test took 8273ms.
[12:17:45.119] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[12:17:45.410] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31.5
[12:17:45.414] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 31
[12:17:45.417] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 32
[12:17:45.421] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[12:17:45.425] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 28.5
[12:17:45.429] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 28
[12:17:45.432] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32.5
[12:17:45.436] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[12:17:45.439] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 165 +/- 32
[12:17:45.443] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 31.5
[12:17:45.446] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 33
[12:17:45.450] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[12:17:45.454] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 31
[12:17:45.457] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 116 +/- 29
[12:17:45.465] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 29.5
[12:17:45.502] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:17:45.502] <TB0>     INFO: CalDel:      132   154   135   151   123   119   118   153   148   165   157   161   145   150   116   128
[12:17:45.502] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:17:45.507] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C0.dat
[12:17:45.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C1.dat
[12:17:45.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C2.dat
[12:17:45.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C3.dat
[12:17:45.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C4.dat
[12:17:45.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C5.dat
[12:17:45.508] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C6.dat
[12:17:45.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C7.dat
[12:17:45.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C8.dat
[12:17:45.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C9.dat
[12:17:45.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C10.dat
[12:17:45.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C11.dat
[12:17:45.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C12.dat
[12:17:45.509] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C13.dat
[12:17:45.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C14.dat
[12:17:45.510] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters_C15.dat
[12:17:45.510] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:17:45.510] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:17:45.510] <TB0>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[12:17:45.510] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:17:45.596] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:17:45.596] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:17:45.596] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:17:45.596] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:17:45.600] <TB0>     INFO: ######################################################################
[12:17:45.600] <TB0>     INFO: PixTestTiming::doTest()
[12:17:45.600] <TB0>     INFO: ######################################################################
[12:17:45.600] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:45.600] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[12:17:45.600] <TB0>     INFO:    ----------------------------------------------------------------------
[12:17:45.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:17:47.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:17:49.770] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:17:52.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:17:53.754] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:17:56.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:17:58.301] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:18:00.573] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:18:02.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:18:04.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:18:06.640] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:18:08.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:18:11.187] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:18:13.460] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:18:15.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:18:18.006] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:18:20.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:18:21.800] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:18:23.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:18:24.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:18:26.361] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:18:29.576] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:18:31.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:18:32.615] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:18:34.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:18:36.596] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:18:38.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:18:39.645] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:18:41.168] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:18:42.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:18:44.214] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:18:45.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:18:47.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:18:48.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:18:50.302] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:18:51.823] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:18:53.343] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:18:54.863] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:18:56.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:18:57.903] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:18:59.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:19:01.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:19:14.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:19:15.702] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:19:17.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:19:18.744] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:19:20.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:19:32.764] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:19:45.214] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:19:47.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:19:49.760] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:19:52.034] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:19:54.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:19:56.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:19:58.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:20:01.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:20:03.402] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:20:05.674] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:20:07.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:20:10.222] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:20:12.495] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:20:14.769] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:20:18.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:20:20.629] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:20:22.902] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:20:25.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:20:27.449] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:20:29.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:20:31.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:20:34.269] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:20:36.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:20:38.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:20:41.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:20:43.363] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:20:45.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:20:47.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:20:50.184] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:20:52.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:20:54.732] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:20:57.005] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:20:59.280] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:21:00.800] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:21:02.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:21:03.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:21:05.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:21:07.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:21:08.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:21:10.116] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:21:11.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:21:13.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:21:14.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:21:16.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:21:17.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:21:19.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:21:20.767] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:21:22.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:21:23.808] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:21:25.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:21:26.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:21:28.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:21:29.894] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:21:31.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:21:32.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:21:34.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:21:35.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:21:38.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:21:39.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:21:41.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:21:42.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:21:44.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:21:45.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:21:58.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:21:59.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:22:02.199] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:22:04.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:22:06.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:22:09.018] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:22:11.293] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:22:13.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:22:15.840] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:22:18.115] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:22:20.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:22:22.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:22:24.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:22:27.211] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:22:29.484] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:22:54.436] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:22:56.709] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:22:59.367] <TB0>     INFO: TBM Phase Settings: 224
[12:22:59.367] <TB0>     INFO: 400MHz Phase: 0
[12:22:59.367] <TB0>     INFO: 160MHz Phase: 7
[12:22:59.367] <TB0>     INFO: Functional Phase Area: 3
[12:22:59.371] <TB0>     INFO: Test took 313771 ms.
[12:22:59.371] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:22:59.371] <TB0>     INFO:    ----------------------------------------------------------------------
[12:22:59.371] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[12:22:59.371] <TB0>     INFO:    ----------------------------------------------------------------------
[12:22:59.371] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:23:01.828] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:23:04.664] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:23:07.123] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:23:09.583] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:23:11.667] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:23:13.938] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:23:16.398] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:23:19.797] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:23:21.320] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:23:22.846] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:23:24.366] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:23:25.886] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:23:27.406] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:23:28.927] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:23:30.447] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:23:31.969] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:23:33.488] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:23:35.009] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:23:36.529] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:23:38.049] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:23:39.569] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:23:41.088] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:23:42.607] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:23:44.128] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:23:45.647] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:23:47.168] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:23:48.687] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:23:50.962] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:23:53.235] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:23:55.508] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:23:57.781] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:23:59.301] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:24:00.821] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:24:02.343] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:24:03.862] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:24:06.135] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:24:08.408] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:24:10.682] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:24:12.955] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:24:14.475] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:24:15.994] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:24:17.515] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:24:19.034] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:24:21.307] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:24:23.581] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:24:25.854] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:24:28.127] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:24:29.647] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:24:31.167] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:24:32.687] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:24:34.207] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:24:36.480] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:24:38.753] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:24:41.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:24:43.301] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:24:44.822] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:24:46.341] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:24:47.862] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:24:49.381] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:24:50.903] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:24:52.423] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:24:53.942] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:24:55.464] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:24:57.366] <TB0>     INFO: ROC Delay Settings: 228
[12:24:57.366] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[12:24:57.366] <TB0>     INFO: ROC Port 0 Delay: 4
[12:24:57.366] <TB0>     INFO: ROC Port 1 Delay: 4
[12:24:57.366] <TB0>     INFO: Functional ROC Area: 4
[12:24:57.369] <TB0>     INFO: Test took 117998 ms.
[12:24:57.369] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[12:24:57.369] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:57.369] <TB0>     INFO:    PixTestTiming::TimingTest()
[12:24:57.369] <TB0>     INFO:    ----------------------------------------------------------------------
[12:24:58.508] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4388 4388 4388 4388 4388 4388 4388 4388 e062 c000 a101 80c0 4388 4388 4388 4389 4389 4388 4389 4389 e062 c000 
[12:24:58.508] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a102 8000 4388 4388 4389 4388 4388 4389 4388 4389 e022 c000 
[12:24:58.508] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4388 4388 4388 4388 4389 4388 4388 4388 e022 c000 a103 8040 4388 4389 4388 4388 4388 4389 4388 4388 e022 c000 
[12:24:58.508] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:25:12.753] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:12.753] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:25:27.011] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:27.011] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:25:41.120] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:41.120] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:25:55.220] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:55.220] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:26:09.315] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:09.316] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:26:23.398] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:23.398] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:26:37.509] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:37.509] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:26:51.601] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:26:51.601] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:27:05.694] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:05.694] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:27:19.954] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:20.332] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:20.345] <TB0>     INFO: Decoding statistics:
[12:27:20.345] <TB0>     INFO:   General information:
[12:27:20.345] <TB0>     INFO: 	 16bit words read:         240000000
[12:27:20.345] <TB0>     INFO: 	 valid events total:       20000000
[12:27:20.345] <TB0>     INFO: 	 empty events:             20000000
[12:27:20.345] <TB0>     INFO: 	 valid events with pixels: 0
[12:27:20.345] <TB0>     INFO: 	 valid pixel hits:         0
[12:27:20.345] <TB0>     INFO:   Event errors: 	           0
[12:27:20.345] <TB0>     INFO: 	 start marker:             0
[12:27:20.345] <TB0>     INFO: 	 stop marker:              0
[12:27:20.345] <TB0>     INFO: 	 overflow:                 0
[12:27:20.345] <TB0>     INFO: 	 invalid 5bit words:       0
[12:27:20.345] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[12:27:20.345] <TB0>     INFO:   TBM errors: 		           0
[12:27:20.345] <TB0>     INFO: 	 flawed TBM headers:       0
[12:27:20.345] <TB0>     INFO: 	 flawed TBM trailers:      0
[12:27:20.345] <TB0>     INFO: 	 event ID mismatches:      0
[12:27:20.345] <TB0>     INFO:   ROC errors: 		           0
[12:27:20.345] <TB0>     INFO: 	 missing ROC header(s):    0
[12:27:20.345] <TB0>     INFO: 	 misplaced readback start: 0
[12:27:20.345] <TB0>     INFO:   Pixel decoding errors:	   0
[12:27:20.345] <TB0>     INFO: 	 pixel data incomplete:    0
[12:27:20.345] <TB0>     INFO: 	 pixel address:            0
[12:27:20.345] <TB0>     INFO: 	 pulse height fill bit:    0
[12:27:20.345] <TB0>     INFO: 	 buffer corruption:        0
[12:27:20.345] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.345] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:27:20.345] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.345] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.345] <TB0>     INFO:    Read back bit status: 1
[12:27:20.345] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.345] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.345] <TB0>     INFO:    Timings are good!
[12:27:20.345] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.345] <TB0>     INFO: Test took 142976 ms.
[12:27:20.345] <TB0>     INFO: PixTestTiming::TimingTest() done.
[12:27:20.345] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:27:20.346] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:27:20.346] <TB0>     INFO: PixTestTiming::doTest took 574750 ms.
[12:27:20.346] <TB0>     INFO: PixTestTiming::doTest() done
[12:27:20.346] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:27:20.346] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[12:27:20.346] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[12:27:20.346] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[12:27:20.346] <TB0>     INFO: Write out ROCDelayScan3_V0
[12:27:20.347] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:27:20.347] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:27:20.698] <TB0>     INFO: ######################################################################
[12:27:20.698] <TB0>     INFO: PixTestAlive::doTest()
[12:27:20.698] <TB0>     INFO: ######################################################################
[12:27:20.702] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.702] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:20.702] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:20.703] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:21.047] <TB0>     INFO: Expecting 41600 events.
[12:27:25.146] <TB0>     INFO: 41600 events read in total (3384ms).
[12:27:25.147] <TB0>     INFO: Test took 4444ms.
[12:27:25.154] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:25.154] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:27:25.154] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:27:25.531] <TB0>     INFO: PixTestAlive::aliveTest() done
[12:27:25.531] <TB0>     INFO: number of dead pixels (per ROC):     0    0    2    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:25.531] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    2    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:25.534] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:25.534] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:25.534] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:25.535] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:25.880] <TB0>     INFO: Expecting 41600 events.
[12:27:28.861] <TB0>     INFO: 41600 events read in total (2266ms).
[12:27:28.862] <TB0>     INFO: Test took 3327ms.
[12:27:28.862] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:28.862] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:27:28.862] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:27:28.862] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:27:29.264] <TB0>     INFO: PixTestAlive::maskTest() done
[12:27:29.264] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:29.267] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:29.267] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:27:29.267] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:29.269] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:27:29.614] <TB0>     INFO: Expecting 41600 events.
[12:27:33.725] <TB0>     INFO: 41600 events read in total (3396ms).
[12:27:33.725] <TB0>     INFO: Test took 4456ms.
[12:27:33.733] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:27:33.733] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[12:27:33.733] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:27:34.110] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[12:27:34.111] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:27:34.111] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:27:34.111] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:27:34.119] <TB0>     INFO: ######################################################################
[12:27:34.119] <TB0>     INFO: PixTestTrim::doTest()
[12:27:34.119] <TB0>     INFO: ######################################################################
[12:27:34.121] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:34.121] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:27:34.121] <TB0>     INFO:    ----------------------------------------------------------------------
[12:27:34.198] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:27:34.198] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:27:34.221] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:27:34.221] <TB0>     INFO:     run 1 of 1
[12:27:34.221] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:27:34.565] <TB0>     INFO: Expecting 5025280 events.
[12:28:19.901] <TB0>     INFO: 1398560 events read in total (44621ms).
[12:29:04.452] <TB0>     INFO: 2783720 events read in total (89172ms).
[12:29:49.330] <TB0>     INFO: 4180640 events read in total (134051ms).
[12:30:18.161] <TB0>     INFO: 5025280 events read in total (162881ms).
[12:30:18.215] <TB0>     INFO: Test took 163994ms.
[12:30:18.276] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:18.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:30:19.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:30:21.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:30:22.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:30:24.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:30:25.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:30:26.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:30:28.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:30:29.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:30:30.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:30:32.372] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:30:33.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:30:35.048] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:30:36.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:30:37.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:30:39.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:30:40.537] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224882688
[12:30:40.541] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9402 minThrLimit = 83.925 minThrNLimit = 109.16 -> result = 83.9402 -> 83
[12:30:40.541] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3574 minThrLimit = 88.3528 minThrNLimit = 113.43 -> result = 88.3574 -> 88
[12:30:40.542] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.4582 minThrLimit = 88.452 minThrNLimit = 112.601 -> result = 88.4582 -> 88
[12:30:40.542] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8998 minThrLimit = 91.8863 minThrNLimit = 113.847 -> result = 91.8998 -> 91
[12:30:40.542] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.4027 minThrLimit = 86.3761 minThrNLimit = 112.292 -> result = 86.4027 -> 86
[12:30:40.543] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8099 minThrLimit = 88.6383 minThrNLimit = 113.431 -> result = 88.8099 -> 88
[12:30:40.543] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8698 minThrLimit = 95.8295 minThrNLimit = 117.137 -> result = 95.8698 -> 95
[12:30:40.544] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.173 minThrLimit = 93.1304 minThrNLimit = 113.53 -> result = 93.173 -> 93
[12:30:40.544] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.869 minThrLimit = 99.8319 minThrNLimit = 121.583 -> result = 99.869 -> 99
[12:30:40.545] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.727 minThrLimit = 78.7065 minThrNLimit = 100.686 -> result = 78.727 -> 78
[12:30:40.545] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6334 minThrLimit = 93.6235 minThrNLimit = 115.356 -> result = 93.6334 -> 93
[12:30:40.545] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.708 minThrLimit = 89.6908 minThrNLimit = 112.003 -> result = 89.708 -> 89
[12:30:40.546] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.1591 minThrLimit = 83.1165 minThrNLimit = 105.976 -> result = 83.1591 -> 83
[12:30:40.546] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.607 minThrLimit = 100.598 minThrNLimit = 123.119 -> result = 100.607 -> 100
[12:30:40.547] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0896 minThrLimit = 99.0686 minThrNLimit = 129.052 -> result = 99.0896 -> 99
[12:30:40.547] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0852 minThrLimit = 94.0432 minThrNLimit = 122.576 -> result = 94.0852 -> 94
[12:30:40.547] <TB0>     INFO: ROC 0 VthrComp = 83
[12:30:40.547] <TB0>     INFO: ROC 1 VthrComp = 88
[12:30:40.547] <TB0>     INFO: ROC 2 VthrComp = 88
[12:30:40.547] <TB0>     INFO: ROC 3 VthrComp = 91
[12:30:40.547] <TB0>     INFO: ROC 4 VthrComp = 86
[12:30:40.548] <TB0>     INFO: ROC 5 VthrComp = 88
[12:30:40.548] <TB0>     INFO: ROC 6 VthrComp = 95
[12:30:40.548] <TB0>     INFO: ROC 7 VthrComp = 93
[12:30:40.548] <TB0>     INFO: ROC 8 VthrComp = 99
[12:30:40.548] <TB0>     INFO: ROC 9 VthrComp = 78
[12:30:40.548] <TB0>     INFO: ROC 10 VthrComp = 93
[12:30:40.548] <TB0>     INFO: ROC 11 VthrComp = 89
[12:30:40.548] <TB0>     INFO: ROC 12 VthrComp = 83
[12:30:40.548] <TB0>     INFO: ROC 13 VthrComp = 100
[12:30:40.548] <TB0>     INFO: ROC 14 VthrComp = 99
[12:30:40.549] <TB0>     INFO: ROC 15 VthrComp = 94
[12:30:40.549] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:30:40.549] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:30:40.567] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:30:40.567] <TB0>     INFO:     run 1 of 1
[12:30:40.567] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:40.910] <TB0>     INFO: Expecting 5025280 events.
[12:31:17.474] <TB0>     INFO: 885944 events read in total (35849ms).
[12:31:53.352] <TB0>     INFO: 1769536 events read in total (71727ms).
[12:32:29.432] <TB0>     INFO: 2652768 events read in total (107807ms).
[12:33:05.229] <TB0>     INFO: 3526848 events read in total (143604ms).
[12:33:41.056] <TB0>     INFO: 4395816 events read in total (179431ms).
[12:34:08.710] <TB0>     INFO: 5025280 events read in total (207085ms).
[12:34:08.794] <TB0>     INFO: Test took 208228ms.
[12:34:08.002] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:09.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:34:11.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:12.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:14.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:16.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:18.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:20.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:22.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:23.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:25.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:26.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:28.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:29.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:31.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:33.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:34.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:36.202] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237617152
[12:34:36.206] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.7466 for pixel 17/5 mean/min/max = 43.9853/33.0154/54.9552
[12:34:36.206] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.0725 for pixel 5/9 mean/min/max = 46.0067/33.9133/58.1
[12:34:36.206] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.4099 for pixel 6/46 mean/min/max = 45.1543/33.8838/56.4248
[12:34:36.207] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.8623 for pixel 15/41 mean/min/max = 45.7799/33.6825/57.8773
[12:34:36.207] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.4935 for pixel 6/62 mean/min/max = 44.3673/32.1264/56.6082
[12:34:36.207] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.0492 for pixel 21/56 mean/min/max = 45.0069/34.865/55.1489
[12:34:36.208] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.3813 for pixel 6/45 mean/min/max = 44.7333/32.8521/56.6145
[12:34:36.208] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.9423 for pixel 20/70 mean/min/max = 44.6804/33.3846/55.9761
[12:34:36.208] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.4616 for pixel 7/79 mean/min/max = 43.9678/32.1718/55.7638
[12:34:36.209] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.8209 for pixel 0/40 mean/min/max = 46.6682/35.3591/57.9773
[12:34:36.209] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 60.0799 for pixel 3/78 mean/min/max = 46.5215/32.8499/60.193
[12:34:36.209] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.5063 for pixel 0/29 mean/min/max = 46.5795/33.3567/59.8023
[12:34:36.210] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.2595 for pixel 2/15 mean/min/max = 43.785/32.0914/55.4787
[12:34:36.210] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.1128 for pixel 3/1 mean/min/max = 45.0571/31.8677/58.2466
[12:34:36.211] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.3245 for pixel 22/79 mean/min/max = 42.4024/30.9698/53.835
[12:34:36.211] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.233 for pixel 6/65 mean/min/max = 44.6712/31.9874/57.355
[12:34:36.211] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:34:36.344] <TB0>     INFO: Expecting 411648 events.
[12:34:43.923] <TB0>     INFO: 411648 events read in total (6864ms).
[12:34:43.929] <TB0>     INFO: Expecting 411648 events.
[12:34:51.438] <TB0>     INFO: 411648 events read in total (6843ms).
[12:34:51.449] <TB0>     INFO: Expecting 411648 events.
[12:34:58.939] <TB0>     INFO: 411648 events read in total (6829ms).
[12:34:58.950] <TB0>     INFO: Expecting 411648 events.
[12:35:06.593] <TB0>     INFO: 411648 events read in total (6980ms).
[12:35:06.607] <TB0>     INFO: Expecting 411648 events.
[12:35:14.228] <TB0>     INFO: 411648 events read in total (6963ms).
[12:35:14.245] <TB0>     INFO: Expecting 411648 events.
[12:35:21.823] <TB0>     INFO: 411648 events read in total (6927ms).
[12:35:21.842] <TB0>     INFO: Expecting 411648 events.
[12:35:29.435] <TB0>     INFO: 411648 events read in total (6939ms).
[12:35:29.458] <TB0>     INFO: Expecting 411648 events.
[12:35:37.039] <TB0>     INFO: 411648 events read in total (6930ms).
[12:35:37.062] <TB0>     INFO: Expecting 411648 events.
[12:35:44.621] <TB0>     INFO: 411648 events read in total (6907ms).
[12:35:44.647] <TB0>     INFO: Expecting 411648 events.
[12:35:52.230] <TB0>     INFO: 411648 events read in total (6932ms).
[12:35:52.258] <TB0>     INFO: Expecting 411648 events.
[12:35:59.851] <TB0>     INFO: 411648 events read in total (6943ms).
[12:35:59.884] <TB0>     INFO: Expecting 411648 events.
[12:36:07.517] <TB0>     INFO: 411648 events read in total (6992ms).
[12:36:07.550] <TB0>     INFO: Expecting 411648 events.
[12:36:15.134] <TB0>     INFO: 411648 events read in total (6946ms).
[12:36:15.170] <TB0>     INFO: Expecting 411648 events.
[12:36:22.780] <TB0>     INFO: 411648 events read in total (6974ms).
[12:36:22.842] <TB0>     INFO: Expecting 411648 events.
[12:36:30.450] <TB0>     INFO: 411648 events read in total (6994ms).
[12:36:30.490] <TB0>     INFO: Expecting 411648 events.
[12:36:38.115] <TB0>     INFO: 411648 events read in total (6995ms).
[12:36:38.157] <TB0>     INFO: Test took 121946ms.
[12:36:38.672] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.048 < 35 for itrim = 103; old thr = 33.2884 ... break
[12:36:38.711] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0253 < 35 for itrim = 106; old thr = 34.3257 ... break
[12:36:38.745] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.477 < 35 for itrim+1 = 96; old thr = 34.6838 ... break
[12:36:38.783] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3057 < 35 for itrim = 105; old thr = 34.4959 ... break
[12:36:38.825] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7297 < 35 for itrim+1 = 101; old thr = 34.3959 ... break
[12:36:38.863] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.065 < 35 for itrim = 94; old thr = 33.4247 ... break
[12:36:38.896] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6766 < 35 for itrim+1 = 104; old thr = 34.601 ... break
[12:36:38.928] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2147 < 35 for itrim = 94; old thr = 34.6477 ... break
[12:36:38.954] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 89; old thr = 34.3688 ... break
[12:36:38.982] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1187 < 35 for itrim = 94; old thr = 34.8601 ... break
[12:36:39.017] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6767 < 35 for itrim = 103; old thr = 34.3096 ... break
[12:36:39.053] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2737 < 35 for itrim = 115; old thr = 34.7174 ... break
[12:36:39.089] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1755 < 35 for itrim = 97; old thr = 33.2579 ... break
[12:36:39.123] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2034 < 35 for itrim+1 = 100; old thr = 34.9369 ... break
[12:36:39.167] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9864 < 35 for itrim+1 = 95; old thr = 34.5288 ... break
[12:36:39.207] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0013 < 35 for itrim = 98; old thr = 34.7186 ... break
[12:36:39.283] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:36:39.293] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:36:39.293] <TB0>     INFO:     run 1 of 1
[12:36:39.293] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:36:39.636] <TB0>     INFO: Expecting 5025280 events.
[12:37:15.864] <TB0>     INFO: 870776 events read in total (35513ms).
[12:37:51.395] <TB0>     INFO: 1739280 events read in total (71044ms).
[12:38:27.030] <TB0>     INFO: 2607800 events read in total (106680ms).
[12:39:02.550] <TB0>     INFO: 3466800 events read in total (142199ms).
[12:39:37.945] <TB0>     INFO: 4321296 events read in total (177594ms).
[12:40:08.472] <TB0>     INFO: 5025280 events read in total (208121ms).
[12:40:08.574] <TB0>     INFO: Test took 209281ms.
[12:40:08.794] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:40:09.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:40:10.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:40:12.852] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:40:14.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:40:16.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:40:17.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:40:19.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:40:20.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:40:22.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:40:23.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:40:25.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:40:27.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:40:28.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:40:30.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:40:31.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:40:33.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:40:34.633] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273391616
[12:40:34.635] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.694948 .. 50.373077
[12:40:34.709] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 60 (-1/-1) hits flags = 528 (plus default)
[12:40:34.720] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:40:34.720] <TB0>     INFO:     run 1 of 1
[12:40:34.720] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:40:35.063] <TB0>     INFO: Expecting 1896960 events.
[12:41:15.981] <TB0>     INFO: 1132976 events read in total (40198ms).
[12:41:43.831] <TB0>     INFO: 1896960 events read in total (68048ms).
[12:41:43.850] <TB0>     INFO: Test took 69130ms.
[12:41:43.896] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:41:43.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:41:44.000] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:41:46.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:41:47.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:41:48.030] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:41:49.046] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:41:50.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:41:51.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:41:52.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:41:53.056] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:41:54.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:41:55.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:41:56.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:41:57.063] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:41:58.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:41:59.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:42:00.080] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329338880
[12:42:00.162] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.554072 .. 44.849226
[12:42:00.236] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[12:42:00.246] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:42:00.246] <TB0>     INFO:     run 1 of 1
[12:42:00.247] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:42:00.589] <TB0>     INFO: Expecting 1630720 events.
[12:42:41.923] <TB0>     INFO: 1170496 events read in total (40619ms).
[12:42:58.555] <TB0>     INFO: 1630720 events read in total (57251ms).
[12:42:58.569] <TB0>     INFO: Test took 58323ms.
[12:42:58.601] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:42:58.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:42:59.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:43:00.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:43:01.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:02.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:03.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:43:04.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:43:05.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:43:06.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:43:07.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:43:08.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:43:09.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:43:10.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:43:11.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:43:12.649] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:43:13.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:43:14.659] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329478144
[12:43:14.741] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.387638 .. 41.799682
[12:43:14.817] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:43:14.827] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:43:14.827] <TB0>     INFO:     run 1 of 1
[12:43:14.827] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:43:15.170] <TB0>     INFO: Expecting 1397760 events.
[12:43:57.812] <TB0>     INFO: 1176832 events read in total (41928ms).
[12:44:05.880] <TB0>     INFO: 1397760 events read in total (49997ms).
[12:44:05.894] <TB0>     INFO: Test took 51067ms.
[12:44:05.923] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:44:05.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:44:06.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:44:07.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:44:08.801] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:44:09.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:44:10.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:44:11.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:44:12.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:44:13.479] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:44:14.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:44:15.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:44:16.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:44:17.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:44:18.154] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:44:19.089] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:44:20.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:44:20.968] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331116544
[12:44:21.051] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.442129 .. 41.074340
[12:44:21.127] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:44:21.137] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:44:21.137] <TB0>     INFO:     run 1 of 1
[12:44:21.137] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:44:21.483] <TB0>     INFO: Expecting 1297920 events.
[12:45:04.466] <TB0>     INFO: 1149960 events read in total (42268ms).
[12:45:10.097] <TB0>     INFO: 1297920 events read in total (47899ms).
[12:45:10.114] <TB0>     INFO: Test took 48978ms.
[12:45:10.146] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:10.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:11.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:12.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:13.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:14.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:15.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:16.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:17.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:18.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:45:18.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:45:19.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:45:20.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:45:21.960] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:45:22.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:45:23.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:45:24.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:45:25.930] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 343769088
[12:45:26.015] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:45:26.015] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:45:26.026] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:45:26.026] <TB0>     INFO:     run 1 of 1
[12:45:26.026] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:45:26.375] <TB0>     INFO: Expecting 1364480 events.
[12:46:08.177] <TB0>     INFO: 1075456 events read in total (41087ms).
[12:46:19.069] <TB0>     INFO: 1364480 events read in total (51979ms).
[12:46:19.082] <TB0>     INFO: Test took 53056ms.
[12:46:19.116] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:46:19.195] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:46:20.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:46:21.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:46:22.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:46:23.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:46:24.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:46:25.060] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:46:26.033] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:46:27.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:46:27.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:46:28.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:46:29.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:46:30.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:46:31.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:46:32.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:46:33.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:46:34.827] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355815424
[12:46:34.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[12:46:34.875] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[12:46:34.876] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[12:46:34.877] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[12:46:34.877] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[12:46:34.877] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[12:46:34.877] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[12:46:34.877] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[12:46:34.877] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C0.dat
[12:46:34.887] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C1.dat
[12:46:34.894] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C2.dat
[12:46:34.901] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C3.dat
[12:46:34.908] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C4.dat
[12:46:34.916] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C5.dat
[12:46:34.923] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C6.dat
[12:46:34.930] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C7.dat
[12:46:34.937] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C8.dat
[12:46:34.944] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C9.dat
[12:46:34.951] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C10.dat
[12:46:34.958] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C11.dat
[12:46:34.965] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C12.dat
[12:46:34.973] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C13.dat
[12:46:34.980] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C14.dat
[12:46:34.987] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//trimParameters35_C15.dat
[12:46:34.994] <TB0>     INFO: PixTestTrim::trimTest() done
[12:46:34.994] <TB0>     INFO: vtrim:     103 106  96 105 101  94 104  94  89  94 103 115  97 100  95  98 
[12:46:34.994] <TB0>     INFO: vthrcomp:   83  88  88  91  86  88  95  93  99  78  93  89  83 100  99  94 
[12:46:34.994] <TB0>     INFO: vcal mean:  34.97  34.99  34.97  35.01  34.96  34.98  34.98  34.99  34.98  35.04  34.99  35.00  34.94  34.97  34.94  34.97 
[12:46:34.994] <TB0>     INFO: vcal RMS:    0.78   0.79   1.11   0.80   0.83   0.77   0.86   0.78   0.85   0.77   0.85   0.80   0.79   0.85   0.84   0.80 
[12:46:34.994] <TB0>     INFO: bits mean:  10.04   9.17   9.62   9.15  10.20   9.48  10.08   9.56   9.92   8.60   9.04   8.63  10.18   9.42  10.48   9.74 
[12:46:34.994] <TB0>     INFO: bits RMS:    2.43   2.64   2.43   2.67   2.46   2.38   2.41   2.57   2.63   2.52   2.76   2.87   2.51   2.81   2.56   2.69 
[12:46:34.004] <TB0>     INFO:    ----------------------------------------------------------------------
[12:46:34.004] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:46:35.004] <TB0>     INFO:    ----------------------------------------------------------------------
[12:46:35.008] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:46:35.008] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:46:35.019] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:46:35.020] <TB0>     INFO:     run 1 of 1
[12:46:35.020] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:46:35.369] <TB0>     INFO: Expecting 4160000 events.
[12:47:20.533] <TB0>     INFO: 1113665 events read in total (44449ms).
[12:48:05.994] <TB0>     INFO: 2218080 events read in total (89910ms).
[12:48:51.450] <TB0>     INFO: 3310155 events read in total (135367ms).
[12:49:28.641] <TB0>     INFO: 4160000 events read in total (172557ms).
[12:49:28.722] <TB0>     INFO: Test took 173702ms.
[12:49:28.879] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:49:29.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:49:31.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:49:33.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:49:34.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:49:36.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:49:38.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:49:40.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:49:42.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:49:44.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:49:46.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:49:48.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:49:49.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:49:51.784] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:49:53.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:49:55.525] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:49:57.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:49:59.185] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362098688
[12:49:59.186] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:49:59.259] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:49:59.259] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[12:49:59.272] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:49:59.272] <TB0>     INFO:     run 1 of 1
[12:49:59.272] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:49:59.621] <TB0>     INFO: Expecting 3411200 events.
[12:50:45.876] <TB0>     INFO: 1180580 events read in total (45540ms).
[12:51:32.761] <TB0>     INFO: 2342840 events read in total (92425ms).
[12:52:15.964] <TB0>     INFO: 3411200 events read in total (135628ms).
[12:52:16.011] <TB0>     INFO: Test took 136739ms.
[12:52:16.106] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:52:16.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:52:18.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:52:19.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:52:21.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:52:23.323] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:52:25.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:52:26.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:52:28.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:52:30.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:52:31.638] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:52:33.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:52:34.990] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:52:36.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:52:38.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:52:39.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:52:41.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:52:43.494] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381796352
[12:52:43.495] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:52:43.568] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:52:43.568] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[12:52:43.578] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:52:43.578] <TB0>     INFO:     run 1 of 1
[12:52:43.578] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:52:43.921] <TB0>     INFO: Expecting 3182400 events.
[12:53:32.672] <TB0>     INFO: 1228535 events read in total (48036ms).
[12:54:19.511] <TB0>     INFO: 2432535 events read in total (94875ms).
[12:54:50.231] <TB0>     INFO: 3182400 events read in total (125595ms).
[12:54:50.281] <TB0>     INFO: Test took 126704ms.
[12:54:50.367] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:54:50.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:54:52.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:54:53.915] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:54:55.573] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:54:57.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:54:58.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:55:00.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:55:02.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:55:03.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:55:05.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:55:07.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:55:08.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:55:10.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:55:11.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:55:13.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:55:15.029] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:55:16.629] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381796352
[12:55:16.630] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:55:16.704] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:55:16.704] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[12:55:16.715] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:55:16.715] <TB0>     INFO:     run 1 of 1
[12:55:16.715] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:55:17.063] <TB0>     INFO: Expecting 3203200 events.
[12:56:05.823] <TB0>     INFO: 1222615 events read in total (48045ms).
[12:56:52.785] <TB0>     INFO: 2421745 events read in total (95007ms).
[12:57:23.621] <TB0>     INFO: 3203200 events read in total (125843ms).
[12:57:23.665] <TB0>     INFO: Test took 126950ms.
[12:57:23.753] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:57:23.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:57:25.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:57:27.199] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:57:28.823] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:57:30.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:57:32.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:57:33.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:57:35.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:57:36.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:57:38.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:57:40.095] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:57:41.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:57:43.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:57:44.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:57:46.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:57:48.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:57:49.805] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381796352
[12:57:49.806] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:57:49.881] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:57:49.881] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[12:57:49.892] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:57:49.893] <TB0>     INFO:     run 1 of 1
[12:57:49.893] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:57:50.237] <TB0>     INFO: Expecting 3182400 events.
[12:58:39.050] <TB0>     INFO: 1226285 events read in total (48098ms).
[12:59:25.803] <TB0>     INFO: 2428600 events read in total (94852ms).
[12:59:55.830] <TB0>     INFO: 3182400 events read in total (124878ms).
[12:59:55.866] <TB0>     INFO: Test took 125974ms.
[12:59:55.946] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:59:56.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:59:57.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:59:59.389] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:00:01.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:00:02.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:00:04.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:00:05.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:00:07.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:00:09.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:00:10.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:00:12.247] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:00:13.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:00:15.431] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:00:17.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:00:18.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:00:20.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:00:21.902] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381796352
[13:00:21.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.01642, thr difference RMS: 1.16703
[13:00:21.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.92188, thr difference RMS: 1.54216
[13:00:21.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.3742, thr difference RMS: 1.35674
[13:00:21.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.26689, thr difference RMS: 1.53945
[13:00:21.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.80011, thr difference RMS: 1.35118
[13:00:21.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.25658, thr difference RMS: 1.34055
[13:00:21.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.50444, thr difference RMS: 1.63515
[13:00:21.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.14924, thr difference RMS: 1.67185
[13:00:21.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.97863, thr difference RMS: 1.83691
[13:00:21.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.90095, thr difference RMS: 1.25548
[13:00:21.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.87923, thr difference RMS: 1.82186
[13:00:21.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.86649, thr difference RMS: 1.64617
[13:00:21.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.48317, thr difference RMS: 1.33042
[13:00:21.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.78555, thr difference RMS: 1.43366
[13:00:21.906] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.44872, thr difference RMS: 1.57415
[13:00:21.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.20455, thr difference RMS: 1.52805
[13:00:21.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.02768, thr difference RMS: 1.16381
[13:00:21.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.98253, thr difference RMS: 1.53975
[13:00:21.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.47341, thr difference RMS: 1.3609
[13:00:21.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.22986, thr difference RMS: 1.55326
[13:00:21.907] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.00195, thr difference RMS: 1.35063
[13:00:21.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.368, thr difference RMS: 1.32508
[13:00:21.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.5513, thr difference RMS: 1.6304
[13:00:21.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.13937, thr difference RMS: 1.66561
[13:00:21.908] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.0698, thr difference RMS: 1.81606
[13:00:21.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.96381, thr difference RMS: 1.26034
[13:00:21.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.84991, thr difference RMS: 1.78975
[13:00:21.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.72058, thr difference RMS: 1.64911
[13:00:21.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.55049, thr difference RMS: 1.30208
[13:00:21.909] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.78798, thr difference RMS: 1.44489
[13:00:21.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.65224, thr difference RMS: 1.58509
[13:00:21.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.26081, thr difference RMS: 1.49517
[13:00:21.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.08652, thr difference RMS: 1.16933
[13:00:21.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.09046, thr difference RMS: 1.51797
[13:00:21.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.62163, thr difference RMS: 1.34676
[13:00:21.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.35265, thr difference RMS: 1.55001
[13:00:21.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.23976, thr difference RMS: 1.34858
[13:00:21.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.55043, thr difference RMS: 1.31696
[13:00:21.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.65598, thr difference RMS: 1.62971
[13:00:21.911] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.2345, thr difference RMS: 1.67239
[13:00:21.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.21087, thr difference RMS: 1.81897
[13:00:21.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.12594, thr difference RMS: 1.24828
[13:00:21.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.95304, thr difference RMS: 1.78096
[13:00:21.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.65174, thr difference RMS: 1.6347
[13:00:21.912] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.57352, thr difference RMS: 1.29737
[13:00:21.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.91317, thr difference RMS: 1.43198
[13:00:21.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.62645, thr difference RMS: 1.5527
[13:00:21.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.43633, thr difference RMS: 1.50164
[13:00:21.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.21892, thr difference RMS: 1.16803
[13:00:21.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.2885, thr difference RMS: 1.51506
[13:00:21.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.78512, thr difference RMS: 1.32649
[13:00:21.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.43371, thr difference RMS: 1.53074
[13:00:21.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.4207, thr difference RMS: 1.34949
[13:00:21.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.70656, thr difference RMS: 1.31709
[13:00:21.914] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.79249, thr difference RMS: 1.62241
[13:00:21.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.3875, thr difference RMS: 1.66917
[13:00:21.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.34093, thr difference RMS: 1.81772
[13:00:21.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.27148, thr difference RMS: 1.24985
[13:00:21.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.98101, thr difference RMS: 1.7923
[13:00:21.915] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.59731, thr difference RMS: 1.61558
[13:00:21.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.59257, thr difference RMS: 1.2782
[13:00:21.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.9657, thr difference RMS: 1.4509
[13:00:21.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.84039, thr difference RMS: 1.58472
[13:00:21.916] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.54739, thr difference RMS: 1.48436
[13:00:22.041] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[13:00:22.045] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1967 seconds
[13:00:22.045] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:00:22.767] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:00:22.768] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:00:22.772] <TB0>     INFO: ######################################################################
[13:00:22.772] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[13:00:22.772] <TB0>     INFO: ######################################################################
[13:00:22.772] <TB0>     INFO:    ----------------------------------------------------------------------
[13:00:22.772] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:00:22.772] <TB0>     INFO:    ----------------------------------------------------------------------
[13:00:22.772] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:00:22.785] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:00:22.785] <TB0>     INFO:     run 1 of 1
[13:00:22.785] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:00:23.137] <TB0>     INFO: Expecting 59072000 events.
[13:00:52.419] <TB0>     INFO: 1072800 events read in total (28567ms).
[13:01:20.803] <TB0>     INFO: 2141400 events read in total (56951ms).
[13:01:49.579] <TB0>     INFO: 3209600 events read in total (85727ms).
[13:02:17.995] <TB0>     INFO: 4282000 events read in total (114143ms).
[13:02:46.576] <TB0>     INFO: 5350000 events read in total (142724ms).
[13:03:15.104] <TB0>     INFO: 6418600 events read in total (171252ms).
[13:03:43.761] <TB0>     INFO: 7491200 events read in total (199909ms).
[13:04:12.058] <TB0>     INFO: 8559800 events read in total (228206ms).
[13:04:40.865] <TB0>     INFO: 9628400 events read in total (257013ms).
[13:05:09.303] <TB0>     INFO: 10700600 events read in total (285451ms).
[13:05:37.737] <TB0>     INFO: 11768800 events read in total (313885ms).
[13:06:06.332] <TB0>     INFO: 12836800 events read in total (342480ms).
[13:06:34.661] <TB0>     INFO: 13909000 events read in total (370809ms).
[13:07:03.167] <TB0>     INFO: 14977200 events read in total (399315ms).
[13:07:31.623] <TB0>     INFO: 16045400 events read in total (427771ms).
[13:08:00.186] <TB0>     INFO: 17117600 events read in total (456334ms).
[13:08:28.793] <TB0>     INFO: 18186600 events read in total (484941ms).
[13:08:57.365] <TB0>     INFO: 19255000 events read in total (513513ms).
[13:09:26.011] <TB0>     INFO: 20327000 events read in total (542159ms).
[13:09:54.510] <TB0>     INFO: 21395200 events read in total (570658ms).
[13:10:23.044] <TB0>     INFO: 22463600 events read in total (599192ms).
[13:10:51.560] <TB0>     INFO: 23535400 events read in total (627708ms).
[13:11:20.295] <TB0>     INFO: 24604000 events read in total (656443ms).
[13:11:48.785] <TB0>     INFO: 25672600 events read in total (684933ms).
[13:12:17.293] <TB0>     INFO: 26744000 events read in total (713441ms).
[13:12:45.724] <TB0>     INFO: 27813000 events read in total (741872ms).
[13:13:14.154] <TB0>     INFO: 28881000 events read in total (770302ms).
[13:13:42.690] <TB0>     INFO: 29951000 events read in total (798838ms).
[13:14:11.289] <TB0>     INFO: 31021800 events read in total (827437ms).
[13:14:39.717] <TB0>     INFO: 32090000 events read in total (855865ms).
[13:15:08.205] <TB0>     INFO: 33160400 events read in total (884353ms).
[13:15:36.867] <TB0>     INFO: 34230200 events read in total (913015ms).
[13:16:05.505] <TB0>     INFO: 35298600 events read in total (941653ms).
[13:16:34.095] <TB0>     INFO: 36367800 events read in total (970243ms).
[13:17:02.659] <TB0>     INFO: 37439400 events read in total (998807ms).
[13:17:31.171] <TB0>     INFO: 38507800 events read in total (1027319ms).
[13:17:59.824] <TB0>     INFO: 39577000 events read in total (1055972ms).
[13:18:28.479] <TB0>     INFO: 40648000 events read in total (1084627ms).
[13:18:57.092] <TB0>     INFO: 41715600 events read in total (1113240ms).
[13:19:25.641] <TB0>     INFO: 42783600 events read in total (1141789ms).
[13:19:54.152] <TB0>     INFO: 43852800 events read in total (1170300ms).
[13:20:22.772] <TB0>     INFO: 44922600 events read in total (1198920ms).
[13:20:51.305] <TB0>     INFO: 45990800 events read in total (1227453ms).
[13:21:19.979] <TB0>     INFO: 47059200 events read in total (1256127ms).
[13:21:48.661] <TB0>     INFO: 48130400 events read in total (1284809ms).
[13:22:17.330] <TB0>     INFO: 49198000 events read in total (1313478ms).
[13:22:45.974] <TB0>     INFO: 50265400 events read in total (1342122ms).
[13:23:14.522] <TB0>     INFO: 51332800 events read in total (1370670ms).
[13:23:43.207] <TB0>     INFO: 52404000 events read in total (1399355ms).
[13:24:11.804] <TB0>     INFO: 53472400 events read in total (1427952ms).
[13:24:40.492] <TB0>     INFO: 54539800 events read in total (1456640ms).
[13:25:09.215] <TB0>     INFO: 55607800 events read in total (1485363ms).
[13:25:37.779] <TB0>     INFO: 56676800 events read in total (1513927ms).
[13:26:06.755] <TB0>     INFO: 57745800 events read in total (1542903ms).
[13:26:35.102] <TB0>     INFO: 58813800 events read in total (1571250ms).
[13:26:42.185] <TB0>     INFO: 59072000 events read in total (1578333ms).
[13:26:42.207] <TB0>     INFO: Test took 1579422ms.
[13:26:42.270] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:42.402] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:42.402] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:43.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:43.580] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:44.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:44.727] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:45.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:45.906] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:47.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:47.065] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:48.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:48.211] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:49.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:49.361] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:50.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:50.534] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:51.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:51.723] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:52.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:52.914] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:54.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:54.067] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:55.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:55.239] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:56.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:56.449] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:57.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:57.604] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:58.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:58.777] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:26:59.946] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:59.946] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:27:01.086] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497475584
[13:27:01.120] <TB0>     INFO: PixTestScurves::scurves() done 
[13:27:01.120] <TB0>     INFO: Vcal mean:  35.04  35.05  35.07  35.07  35.04  35.09  35.10  35.09  35.08  35.01  35.08  35.06  35.00  35.04  35.02  35.08 
[13:27:01.120] <TB0>     INFO: Vcal RMS:    0.66   0.67   1.02   0.67   0.72   0.64   0.74   0.66   0.73   0.63   0.75   0.69   0.66   0.72   0.71   0.67 
[13:27:01.121] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:27:01.196] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:27:01.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:27:01.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:27:01.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:27:01.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:27:01.197] <TB0>     INFO: ######################################################################
[13:27:01.197] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:27:01.197] <TB0>     INFO: ######################################################################
[13:27:01.201] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:27:01.546] <TB0>     INFO: Expecting 41600 events.
[13:27:05.626] <TB0>     INFO: 41600 events read in total (3352ms).
[13:27:05.627] <TB0>     INFO: Test took 4426ms.
[13:27:05.634] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:05.634] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:27:05.634] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:27:05.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 1, 63] has eff 0/10
[13:27:05.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 1, 63]
[13:27:05.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 2, 66] has eff 0/10
[13:27:05.639] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 2, 66]
[13:27:05.643] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[13:27:05.643] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:27:05.643] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:27:05.643] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:27:05.982] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:27:06.325] <TB0>     INFO: Expecting 41600 events.
[13:27:10.441] <TB0>     INFO: 41600 events read in total (3401ms).
[13:27:10.442] <TB0>     INFO: Test took 4460ms.
[13:27:10.450] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:10.450] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[13:27:10.450] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:27:10.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.999
[13:27:10.455] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.286
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.051
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.234
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 152.053
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 152
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.73
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 179
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.64
[13:27:10.456] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 173
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.735
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.255
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.031
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.836
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.669
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.858
[13:27:10.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.967
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 173
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.605
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 170
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.928
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 178
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:27:10.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:27:10.543] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:27:10.891] <TB0>     INFO: Expecting 41600 events.
[13:27:15.090] <TB0>     INFO: 41600 events read in total (3484ms).
[13:27:15.091] <TB0>     INFO: Test took 4548ms.
[13:27:15.098] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:15.098] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[13:27:15.098] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:27:15.102] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 4
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.2687
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 93
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0032
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 73
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.981
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 70
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.2263
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 60
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.5971
[13:27:15.103] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 46
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6738
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 78
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.378
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 72
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.779
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,7] phvalue 82
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.2346
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 66
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2107
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 73
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1553
[13:27:15.104] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 70
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.4972
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 62
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7159
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,26] phvalue 75
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.5223
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 65
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.2276
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 63
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4016
[13:27:15.105] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[13:27:15.107] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 0 0
[13:27:15.516] <TB0>     INFO: Expecting 2560 events.
[13:27:16.477] <TB0>     INFO: 2560 events read in total (246ms).
[13:27:16.477] <TB0>     INFO: Test took 1370ms.
[13:27:16.477] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:16.478] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[13:27:16.984] <TB0>     INFO: Expecting 2560 events.
[13:27:17.942] <TB0>     INFO: 2560 events read in total (243ms).
[13:27:17.943] <TB0>     INFO: Test took 1465ms.
[13:27:17.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:17.943] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 2 2
[13:27:18.450] <TB0>     INFO: Expecting 2560 events.
[13:27:19.409] <TB0>     INFO: 2560 events read in total (244ms).
[13:27:19.409] <TB0>     INFO: Test took 1466ms.
[13:27:19.409] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:19.410] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 3 3
[13:27:19.917] <TB0>     INFO: Expecting 2560 events.
[13:27:20.874] <TB0>     INFO: 2560 events read in total (242ms).
[13:27:20.875] <TB0>     INFO: Test took 1465ms.
[13:27:20.875] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:20.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 4 4
[13:27:21.382] <TB0>     INFO: Expecting 2560 events.
[13:27:22.340] <TB0>     INFO: 2560 events read in total (243ms).
[13:27:22.341] <TB0>     INFO: Test took 1465ms.
[13:27:22.341] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:22.341] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 5 5
[13:27:22.848] <TB0>     INFO: Expecting 2560 events.
[13:27:23.807] <TB0>     INFO: 2560 events read in total (244ms).
[13:27:23.808] <TB0>     INFO: Test took 1466ms.
[13:27:23.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:23.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 6 6
[13:27:24.317] <TB0>     INFO: Expecting 2560 events.
[13:27:25.275] <TB0>     INFO: 2560 events read in total (243ms).
[13:27:25.275] <TB0>     INFO: Test took 1467ms.
[13:27:25.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:25.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 7, 7 7
[13:27:25.784] <TB0>     INFO: Expecting 2560 events.
[13:27:26.741] <TB0>     INFO: 2560 events read in total (242ms).
[13:27:26.741] <TB0>     INFO: Test took 1465ms.
[13:27:26.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:26.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 8 8
[13:27:27.250] <TB0>     INFO: Expecting 2560 events.
[13:27:28.209] <TB0>     INFO: 2560 events read in total (244ms).
[13:27:28.209] <TB0>     INFO: Test took 1467ms.
[13:27:28.209] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:28.210] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 9 9
[13:27:28.717] <TB0>     INFO: Expecting 2560 events.
[13:27:29.674] <TB0>     INFO: 2560 events read in total (242ms).
[13:27:29.675] <TB0>     INFO: Test took 1465ms.
[13:27:29.675] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:29.676] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 10 10
[13:27:30.183] <TB0>     INFO: Expecting 2560 events.
[13:27:31.141] <TB0>     INFO: 2560 events read in total (243ms).
[13:27:31.141] <TB0>     INFO: Test took 1465ms.
[13:27:31.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:31.141] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 11 11
[13:27:31.649] <TB0>     INFO: Expecting 2560 events.
[13:27:32.607] <TB0>     INFO: 2560 events read in total (243ms).
[13:27:32.607] <TB0>     INFO: Test took 1466ms.
[13:27:32.607] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:32.608] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 26, 12 12
[13:27:33.115] <TB0>     INFO: Expecting 2560 events.
[13:27:34.073] <TB0>     INFO: 2560 events read in total (243ms).
[13:27:34.074] <TB0>     INFO: Test took 1466ms.
[13:27:34.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:34.074] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 13 13
[13:27:34.583] <TB0>     INFO: Expecting 2560 events.
[13:27:35.540] <TB0>     INFO: 2560 events read in total (242ms).
[13:27:35.540] <TB0>     INFO: Test took 1466ms.
[13:27:35.540] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:35.541] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[13:27:36.047] <TB0>     INFO: Expecting 2560 events.
[13:27:37.005] <TB0>     INFO: 2560 events read in total (242ms).
[13:27:37.006] <TB0>     INFO: Test took 1465ms.
[13:27:37.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:37.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[13:27:37.514] <TB0>     INFO: Expecting 2560 events.
[13:27:38.473] <TB0>     INFO: 2560 events read in total (244ms).
[13:27:38.473] <TB0>     INFO: Test took 1466ms.
[13:27:38.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:27:38.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[13:27:38.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[13:27:38.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[13:27:38.474] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[13:27:38.475] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[13:27:38.478] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:27:38.982] <TB0>     INFO: Expecting 655360 events.
[13:27:50.824] <TB0>     INFO: 655360 events read in total (11127ms).
[13:27:50.835] <TB0>     INFO: Expecting 655360 events.
[13:28:02.432] <TB0>     INFO: 655360 events read in total (11029ms).
[13:28:02.448] <TB0>     INFO: Expecting 655360 events.
[13:28:14.033] <TB0>     INFO: 655360 events read in total (11026ms).
[13:28:14.053] <TB0>     INFO: Expecting 655360 events.
[13:28:25.629] <TB0>     INFO: 655360 events read in total (11015ms).
[13:28:25.657] <TB0>     INFO: Expecting 655360 events.
[13:28:37.228] <TB0>     INFO: 655360 events read in total (11016ms).
[13:28:37.258] <TB0>     INFO: Expecting 655360 events.
[13:28:48.953] <TB0>     INFO: 655360 events read in total (11143ms).
[13:28:48.986] <TB0>     INFO: Expecting 655360 events.
[13:29:00.557] <TB0>     INFO: 655360 events read in total (11023ms).
[13:29:00.594] <TB0>     INFO: Expecting 655360 events.
[13:29:12.268] <TB0>     INFO: 655360 events read in total (11127ms).
[13:29:12.310] <TB0>     INFO: Expecting 655360 events.
[13:29:23.922] <TB0>     INFO: 655360 events read in total (11085ms).
[13:29:23.969] <TB0>     INFO: Expecting 655360 events.
[13:29:35.593] <TB0>     INFO: 655360 events read in total (11091ms).
[13:29:35.642] <TB0>     INFO: Expecting 655360 events.
[13:29:47.313] <TB0>     INFO: 655360 events read in total (11140ms).
[13:29:47.367] <TB0>     INFO: Expecting 655360 events.
[13:29:58.982] <TB0>     INFO: 655360 events read in total (11088ms).
[13:29:59.045] <TB0>     INFO: Expecting 655360 events.
[13:30:10.760] <TB0>     INFO: 655360 events read in total (11189ms).
[13:30:10.823] <TB0>     INFO: Expecting 655360 events.
[13:30:22.448] <TB0>     INFO: 655360 events read in total (11098ms).
[13:30:22.514] <TB0>     INFO: Expecting 655360 events.
[13:30:34.154] <TB0>     INFO: 655360 events read in total (11113ms).
[13:30:34.227] <TB0>     INFO: Expecting 655360 events.
[13:30:45.853] <TB0>     INFO: 655360 events read in total (11099ms).
[13:30:45.928] <TB0>     INFO: Test took 187450ms.
[13:30:46.021] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:30:46.328] <TB0>     INFO: Expecting 655360 events.
[13:30:58.064] <TB0>     INFO: 655360 events read in total (11021ms).
[13:30:58.075] <TB0>     INFO: Expecting 655360 events.
[13:31:09.783] <TB0>     INFO: 655360 events read in total (11139ms).
[13:31:09.798] <TB0>     INFO: Expecting 655360 events.
[13:31:21.394] <TB0>     INFO: 655360 events read in total (11032ms).
[13:31:21.413] <TB0>     INFO: Expecting 655360 events.
[13:31:33.032] <TB0>     INFO: 655360 events read in total (11060ms).
[13:31:33.057] <TB0>     INFO: Expecting 655360 events.
[13:31:44.642] <TB0>     INFO: 655360 events read in total (11031ms).
[13:31:44.670] <TB0>     INFO: Expecting 655360 events.
[13:31:56.249] <TB0>     INFO: 655360 events read in total (11028ms).
[13:31:56.282] <TB0>     INFO: Expecting 655360 events.
[13:32:07.949] <TB0>     INFO: 655360 events read in total (11121ms).
[13:32:07.985] <TB0>     INFO: Expecting 655360 events.
[13:32:19.586] <TB0>     INFO: 655360 events read in total (11062ms).
[13:32:19.630] <TB0>     INFO: Expecting 655360 events.
[13:32:31.275] <TB0>     INFO: 655360 events read in total (11118ms).
[13:32:31.322] <TB0>     INFO: Expecting 655360 events.
[13:32:42.961] <TB0>     INFO: 655360 events read in total (11107ms).
[13:32:43.011] <TB0>     INFO: Expecting 655360 events.
[13:32:54.630] <TB0>     INFO: 655360 events read in total (11090ms).
[13:32:54.683] <TB0>     INFO: Expecting 655360 events.
[13:33:06.168] <TB0>     INFO: 655360 events read in total (10959ms).
[13:33:06.226] <TB0>     INFO: Expecting 655360 events.
[13:33:17.776] <TB0>     INFO: 655360 events read in total (11023ms).
[13:33:17.838] <TB0>     INFO: Expecting 655360 events.
[13:33:29.509] <TB0>     INFO: 655360 events read in total (11144ms).
[13:33:29.577] <TB0>     INFO: Expecting 655360 events.
[13:33:41.296] <TB0>     INFO: 655360 events read in total (11193ms).
[13:33:41.366] <TB0>     INFO: Expecting 655360 events.
[13:33:53.055] <TB0>     INFO: 655360 events read in total (11163ms).
[13:33:53.135] <TB0>     INFO: Test took 187114ms.
[13:33:53.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:33:53.312] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:33:53.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:33:53.313] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:33:53.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:33:53.314] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:33:53.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:33:53.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:33:53.315] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:33:53.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:33:53.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:33:53.316] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:33:53.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:33:53.317] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:33:53.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:33:53.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:33:53.318] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:33:53.318] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.325] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.332] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:33:53.339] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:33:53.346] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.353] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.359] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.366] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.373] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.380] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.386] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.393] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.400] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:33:53.407] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.414] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.420] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.427] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.434] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.441] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:33:53.448] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:33:53.477] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C0.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C1.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C2.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C3.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C4.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C5.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C6.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C7.dat
[13:33:53.478] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C8.dat
[13:33:53.479] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C9.dat
[13:33:53.479] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C10.dat
[13:33:53.479] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C11.dat
[13:33:53.479] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C12.dat
[13:33:53.479] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C13.dat
[13:33:53.479] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C14.dat
[13:33:53.479] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//dacParameters35_C15.dat
[13:33:53.826] <TB0>     INFO: Expecting 41600 events.
[13:33:57.690] <TB0>     INFO: 41600 events read in total (3149ms).
[13:33:57.691] <TB0>     INFO: Test took 4209ms.
[13:33:58.344] <TB0>     INFO: Expecting 41600 events.
[13:34:02.204] <TB0>     INFO: 41600 events read in total (3146ms).
[13:34:02.205] <TB0>     INFO: Test took 4208ms.
[13:34:02.864] <TB0>     INFO: Expecting 41600 events.
[13:34:06.698] <TB0>     INFO: 41600 events read in total (3119ms).
[13:34:06.699] <TB0>     INFO: Test took 4185ms.
[13:34:07.006] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:07.137] <TB0>     INFO: Expecting 2560 events.
[13:34:08.096] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:08.096] <TB0>     INFO: Test took 1090ms.
[13:34:08.098] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:08.605] <TB0>     INFO: Expecting 2560 events.
[13:34:09.564] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:09.565] <TB0>     INFO: Test took 1467ms.
[13:34:09.566] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:10.074] <TB0>     INFO: Expecting 2560 events.
[13:34:11.033] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:11.033] <TB0>     INFO: Test took 1467ms.
[13:34:11.037] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:11.542] <TB0>     INFO: Expecting 2560 events.
[13:34:12.502] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:12.502] <TB0>     INFO: Test took 1465ms.
[13:34:12.504] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:13.010] <TB0>     INFO: Expecting 2560 events.
[13:34:13.970] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:13.970] <TB0>     INFO: Test took 1466ms.
[13:34:13.972] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:14.480] <TB0>     INFO: Expecting 2560 events.
[13:34:15.439] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:15.439] <TB0>     INFO: Test took 1467ms.
[13:34:15.442] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:15.947] <TB0>     INFO: Expecting 2560 events.
[13:34:16.905] <TB0>     INFO: 2560 events read in total (243ms).
[13:34:16.906] <TB0>     INFO: Test took 1465ms.
[13:34:16.908] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:17.415] <TB0>     INFO: Expecting 2560 events.
[13:34:18.374] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:18.374] <TB0>     INFO: Test took 1466ms.
[13:34:18.376] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:18.883] <TB0>     INFO: Expecting 2560 events.
[13:34:19.841] <TB0>     INFO: 2560 events read in total (243ms).
[13:34:19.842] <TB0>     INFO: Test took 1466ms.
[13:34:19.845] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:20.350] <TB0>     INFO: Expecting 2560 events.
[13:34:21.309] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:21.309] <TB0>     INFO: Test took 1464ms.
[13:34:21.311] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:21.818] <TB0>     INFO: Expecting 2560 events.
[13:34:22.777] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:22.778] <TB0>     INFO: Test took 1467ms.
[13:34:22.779] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:23.286] <TB0>     INFO: Expecting 2560 events.
[13:34:24.245] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:24.246] <TB0>     INFO: Test took 1467ms.
[13:34:24.247] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:24.755] <TB0>     INFO: Expecting 2560 events.
[13:34:25.712] <TB0>     INFO: 2560 events read in total (242ms).
[13:34:25.712] <TB0>     INFO: Test took 1465ms.
[13:34:25.714] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:26.221] <TB0>     INFO: Expecting 2560 events.
[13:34:27.179] <TB0>     INFO: 2560 events read in total (243ms).
[13:34:27.180] <TB0>     INFO: Test took 1466ms.
[13:34:27.182] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:27.689] <TB0>     INFO: Expecting 2560 events.
[13:34:28.648] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:28.648] <TB0>     INFO: Test took 1467ms.
[13:34:28.650] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:29.157] <TB0>     INFO: Expecting 2560 events.
[13:34:30.116] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:30.116] <TB0>     INFO: Test took 1466ms.
[13:34:30.118] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:30.625] <TB0>     INFO: Expecting 2560 events.
[13:34:31.583] <TB0>     INFO: 2560 events read in total (243ms).
[13:34:31.584] <TB0>     INFO: Test took 1466ms.
[13:34:31.586] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:32.093] <TB0>     INFO: Expecting 2560 events.
[13:34:33.052] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:33.053] <TB0>     INFO: Test took 1467ms.
[13:34:33.056] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:33.561] <TB0>     INFO: Expecting 2560 events.
[13:34:34.521] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:34.521] <TB0>     INFO: Test took 1465ms.
[13:34:34.524] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:35.028] <TB0>     INFO: Expecting 2560 events.
[13:34:35.988] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:35.989] <TB0>     INFO: Test took 1466ms.
[13:34:35.991] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:36.497] <TB0>     INFO: Expecting 2560 events.
[13:34:37.455] <TB0>     INFO: 2560 events read in total (243ms).
[13:34:37.455] <TB0>     INFO: Test took 1464ms.
[13:34:37.458] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:37.964] <TB0>     INFO: Expecting 2560 events.
[13:34:38.925] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:38.925] <TB0>     INFO: Test took 1467ms.
[13:34:38.927] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:39.434] <TB0>     INFO: Expecting 2560 events.
[13:34:40.392] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:40.392] <TB0>     INFO: Test took 1465ms.
[13:34:40.394] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:40.901] <TB0>     INFO: Expecting 2560 events.
[13:34:41.861] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:41.861] <TB0>     INFO: Test took 1467ms.
[13:34:41.863] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:42.370] <TB0>     INFO: Expecting 2560 events.
[13:34:43.328] <TB0>     INFO: 2560 events read in total (243ms).
[13:34:43.328] <TB0>     INFO: Test took 1465ms.
[13:34:43.330] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:43.838] <TB0>     INFO: Expecting 2560 events.
[13:34:44.797] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:44.798] <TB0>     INFO: Test took 1468ms.
[13:34:44.800] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:45.307] <TB0>     INFO: Expecting 2560 events.
[13:34:46.267] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:46.267] <TB0>     INFO: Test took 1468ms.
[13:34:46.269] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:46.776] <TB0>     INFO: Expecting 2560 events.
[13:34:47.736] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:47.736] <TB0>     INFO: Test took 1467ms.
[13:34:47.738] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:48.245] <TB0>     INFO: Expecting 2560 events.
[13:34:49.202] <TB0>     INFO: 2560 events read in total (242ms).
[13:34:49.203] <TB0>     INFO: Test took 1465ms.
[13:34:49.205] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:49.712] <TB0>     INFO: Expecting 2560 events.
[13:34:50.672] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:50.672] <TB0>     INFO: Test took 1467ms.
[13:34:50.676] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:51.183] <TB0>     INFO: Expecting 2560 events.
[13:34:52.142] <TB0>     INFO: 2560 events read in total (245ms).
[13:34:52.142] <TB0>     INFO: Test took 1466ms.
[13:34:52.144] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:34:52.653] <TB0>     INFO: Expecting 2560 events.
[13:34:53.612] <TB0>     INFO: 2560 events read in total (244ms).
[13:34:53.612] <TB0>     INFO: Test took 1468ms.
[13:34:54.645] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[13:34:54.645] <TB0>     INFO: PH scale (per ROC):    80  76  77  75  77  83  75  67  65  77  71  75  80  69  83  84
[13:34:54.645] <TB0>     INFO: PH offset (per ROC):  158 176 178 189 204 167 177 174 190 176 181 187 173 189 179 175
[13:34:54.816] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:34:54.820] <TB0>     INFO: ######################################################################
[13:34:54.820] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:34:54.820] <TB0>     INFO: ######################################################################
[13:34:54.820] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:34:54.833] <TB0>     INFO: scanning low vcal = 10
[13:34:55.176] <TB0>     INFO: Expecting 41600 events.
[13:34:58.893] <TB0>     INFO: 41600 events read in total (3002ms).
[13:34:58.894] <TB0>     INFO: Test took 4061ms.
[13:34:58.898] <TB0>     INFO: scanning low vcal = 20
[13:34:59.402] <TB0>     INFO: Expecting 41600 events.
[13:35:03.114] <TB0>     INFO: 41600 events read in total (2997ms).
[13:35:03.115] <TB0>     INFO: Test took 4217ms.
[13:35:03.116] <TB0>     INFO: scanning low vcal = 30
[13:35:03.623] <TB0>     INFO: Expecting 41600 events.
[13:35:07.338] <TB0>     INFO: 41600 events read in total (3000ms).
[13:35:07.340] <TB0>     INFO: Test took 4224ms.
[13:35:07.342] <TB0>     INFO: scanning low vcal = 40
[13:35:07.848] <TB0>     INFO: Expecting 41600 events.
[13:35:12.104] <TB0>     INFO: 41600 events read in total (3541ms).
[13:35:12.105] <TB0>     INFO: Test took 4763ms.
[13:35:12.108] <TB0>     INFO: scanning low vcal = 50
[13:35:12.530] <TB0>     INFO: Expecting 41600 events.
[13:35:16.782] <TB0>     INFO: 41600 events read in total (3537ms).
[13:35:16.783] <TB0>     INFO: Test took 4675ms.
[13:35:16.787] <TB0>     INFO: scanning low vcal = 60
[13:35:17.209] <TB0>     INFO: Expecting 41600 events.
[13:35:21.470] <TB0>     INFO: 41600 events read in total (3545ms).
[13:35:21.471] <TB0>     INFO: Test took 4684ms.
[13:35:21.473] <TB0>     INFO: scanning low vcal = 70
[13:35:21.895] <TB0>     INFO: Expecting 41600 events.
[13:35:26.163] <TB0>     INFO: 41600 events read in total (3552ms).
[13:35:26.164] <TB0>     INFO: Test took 4691ms.
[13:35:26.167] <TB0>     INFO: scanning low vcal = 80
[13:35:26.589] <TB0>     INFO: Expecting 41600 events.
[13:35:30.854] <TB0>     INFO: 41600 events read in total (3550ms).
[13:35:30.854] <TB0>     INFO: Test took 4687ms.
[13:35:30.857] <TB0>     INFO: scanning low vcal = 90
[13:35:31.277] <TB0>     INFO: Expecting 41600 events.
[13:35:35.556] <TB0>     INFO: 41600 events read in total (3563ms).
[13:35:35.557] <TB0>     INFO: Test took 4699ms.
[13:35:35.561] <TB0>     INFO: scanning low vcal = 100
[13:35:35.982] <TB0>     INFO: Expecting 41600 events.
[13:35:40.370] <TB0>     INFO: 41600 events read in total (3673ms).
[13:35:40.370] <TB0>     INFO: Test took 4809ms.
[13:35:40.374] <TB0>     INFO: scanning low vcal = 110
[13:35:40.795] <TB0>     INFO: Expecting 41600 events.
[13:35:45.068] <TB0>     INFO: 41600 events read in total (3558ms).
[13:35:45.068] <TB0>     INFO: Test took 4694ms.
[13:35:45.072] <TB0>     INFO: scanning low vcal = 120
[13:35:45.494] <TB0>     INFO: Expecting 41600 events.
[13:35:49.762] <TB0>     INFO: 41600 events read in total (3553ms).
[13:35:49.763] <TB0>     INFO: Test took 4691ms.
[13:35:49.766] <TB0>     INFO: scanning low vcal = 130
[13:35:50.189] <TB0>     INFO: Expecting 41600 events.
[13:35:54.450] <TB0>     INFO: 41600 events read in total (3546ms).
[13:35:54.450] <TB0>     INFO: Test took 4683ms.
[13:35:54.453] <TB0>     INFO: scanning low vcal = 140
[13:35:54.876] <TB0>     INFO: Expecting 41600 events.
[13:35:59.140] <TB0>     INFO: 41600 events read in total (3549ms).
[13:35:59.141] <TB0>     INFO: Test took 4688ms.
[13:35:59.144] <TB0>     INFO: scanning low vcal = 150
[13:35:59.566] <TB0>     INFO: Expecting 41600 events.
[13:36:03.810] <TB0>     INFO: 41600 events read in total (3529ms).
[13:36:03.810] <TB0>     INFO: Test took 4666ms.
[13:36:03.813] <TB0>     INFO: scanning low vcal = 160
[13:36:04.237] <TB0>     INFO: Expecting 41600 events.
[13:36:08.503] <TB0>     INFO: 41600 events read in total (3551ms).
[13:36:08.503] <TB0>     INFO: Test took 4690ms.
[13:36:08.506] <TB0>     INFO: scanning low vcal = 170
[13:36:08.930] <TB0>     INFO: Expecting 41600 events.
[13:36:13.194] <TB0>     INFO: 41600 events read in total (3549ms).
[13:36:13.195] <TB0>     INFO: Test took 4688ms.
[13:36:13.199] <TB0>     INFO: scanning low vcal = 180
[13:36:13.619] <TB0>     INFO: Expecting 41600 events.
[13:36:17.873] <TB0>     INFO: 41600 events read in total (3539ms).
[13:36:17.874] <TB0>     INFO: Test took 4675ms.
[13:36:17.877] <TB0>     INFO: scanning low vcal = 190
[13:36:18.296] <TB0>     INFO: Expecting 41600 events.
[13:36:22.573] <TB0>     INFO: 41600 events read in total (3562ms).
[13:36:22.574] <TB0>     INFO: Test took 4697ms.
[13:36:22.577] <TB0>     INFO: scanning low vcal = 200
[13:36:22.998] <TB0>     INFO: Expecting 41600 events.
[13:36:27.246] <TB0>     INFO: 41600 events read in total (3533ms).
[13:36:27.247] <TB0>     INFO: Test took 4670ms.
[13:36:27.249] <TB0>     INFO: scanning low vcal = 210
[13:36:27.673] <TB0>     INFO: Expecting 41600 events.
[13:36:31.939] <TB0>     INFO: 41600 events read in total (3552ms).
[13:36:31.939] <TB0>     INFO: Test took 4689ms.
[13:36:31.943] <TB0>     INFO: scanning low vcal = 220
[13:36:32.365] <TB0>     INFO: Expecting 41600 events.
[13:36:36.595] <TB0>     INFO: 41600 events read in total (3515ms).
[13:36:36.596] <TB0>     INFO: Test took 4653ms.
[13:36:36.599] <TB0>     INFO: scanning low vcal = 230
[13:36:37.023] <TB0>     INFO: Expecting 41600 events.
[13:36:41.256] <TB0>     INFO: 41600 events read in total (3518ms).
[13:36:41.257] <TB0>     INFO: Test took 4658ms.
[13:36:41.260] <TB0>     INFO: scanning low vcal = 240
[13:36:41.685] <TB0>     INFO: Expecting 41600 events.
[13:36:45.898] <TB0>     INFO: 41600 events read in total (3498ms).
[13:36:45.899] <TB0>     INFO: Test took 4639ms.
[13:36:45.902] <TB0>     INFO: scanning low vcal = 250
[13:36:46.327] <TB0>     INFO: Expecting 41600 events.
[13:36:50.562] <TB0>     INFO: 41600 events read in total (3520ms).
[13:36:50.562] <TB0>     INFO: Test took 4659ms.
[13:36:50.566] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:36:50.992] <TB0>     INFO: Expecting 41600 events.
[13:36:55.207] <TB0>     INFO: 41600 events read in total (3500ms).
[13:36:55.208] <TB0>     INFO: Test took 4642ms.
[13:36:55.211] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:36:55.637] <TB0>     INFO: Expecting 41600 events.
[13:36:59.873] <TB0>     INFO: 41600 events read in total (3521ms).
[13:36:59.874] <TB0>     INFO: Test took 4663ms.
[13:36:59.879] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:37:00.303] <TB0>     INFO: Expecting 41600 events.
[13:37:04.537] <TB0>     INFO: 41600 events read in total (3519ms).
[13:37:04.538] <TB0>     INFO: Test took 4659ms.
[13:37:04.542] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:37:04.965] <TB0>     INFO: Expecting 41600 events.
[13:37:09.179] <TB0>     INFO: 41600 events read in total (3499ms).
[13:37:09.180] <TB0>     INFO: Test took 4638ms.
[13:37:09.183] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:37:09.607] <TB0>     INFO: Expecting 41600 events.
[13:37:13.867] <TB0>     INFO: 41600 events read in total (3545ms).
[13:37:13.868] <TB0>     INFO: Test took 4685ms.
[13:37:14.415] <TB0>     INFO: PixTestGainPedestal::measure() done 
[13:37:14.419] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:37:14.419] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:37:14.420] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:37:14.420] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:37:14.420] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:37:14.420] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:37:14.420] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:37:14.420] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:37:14.421] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:37:14.421] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:37:14.421] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:37:14.421] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:37:14.421] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:37:14.422] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:37:14.422] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:37:14.422] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:37:54.364] <TB0>     INFO: PixTestGainPedestal::fit() done
[13:37:54.364] <TB0>     INFO: non-linearity mean:  0.953 0.959 0.968 0.959 0.954 0.959 0.960 0.959 0.953 0.961 0.962 0.952 0.961 0.951 0.955 0.963
[13:37:54.364] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.004 0.005 0.005 0.006 0.006 0.006 0.006 0.005 0.006 0.007 0.005 0.006 0.007 0.006
[13:37:54.364] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:37:54.389] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:37:54.411] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:37:54.433] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:37:54.456] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:37:54.478] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:37:54.501] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:37:54.523] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:37:54.545] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:37:54.568] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:37:54.590] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:37:54.612] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:37:54.635] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:37:54.657] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:37:54.679] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:37:54.702] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-3-48_FPIXTest-17C-Nebraska-160616-1214_2016-06-16_12h15m_1466097302//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:37:54.724] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[13:37:54.724] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:37:54.731] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:37:54.731] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:37:54.736] <TB0>     INFO: ######################################################################
[13:37:54.736] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:37:54.736] <TB0>     INFO: ######################################################################
[13:37:54.738] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:37:54.749] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:37:54.749] <TB0>     INFO:     run 1 of 1
[13:37:54.749] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:55.101] <TB0>     INFO: Expecting 3120000 events.
[13:38:46.749] <TB0>     INFO: 1323605 events read in total (50934ms).
[13:39:37.190] <TB0>     INFO: 2642045 events read in total (101375ms).
[13:39:55.715] <TB0>     INFO: 3120000 events read in total (119900ms).
[13:39:55.758] <TB0>     INFO: Test took 121010ms.
[13:39:55.827] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:55.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:57.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:58.806] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:00.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:01.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:03.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:04.418] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:05.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:07.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:08.719] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:10.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:11.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:12.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:14.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:15.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:17.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:18.755] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419725312
[13:40:18.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:40:18.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.3503, RMS = 1.03422
[13:40:18.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:40:18.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:40:18.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0058, RMS = 1.20036
[13:40:18.784] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:18.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:40:18.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8886, RMS = 0.861247
[13:40:18.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:40:18.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:40:18.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8177, RMS = 1.05449
[13:40:18.785] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:18.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:40:18.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9461, RMS = 1.1638
[13:40:18.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:40:18.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:40:18.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.187, RMS = 1.39375
[13:40:18.786] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:18.787] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:40:18.787] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8863, RMS = 0.961873
[13:40:18.787] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:40:18.787] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:40:18.787] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8592, RMS = 0.978557
[13:40:18.787] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:40:18.788] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:40:18.788] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4321, RMS = 0.811744
[13:40:18.788] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:40:18.788] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:40:18.788] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2345, RMS = 1.17371
[13:40:18.788] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:18.789] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:40:18.789] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1209, RMS = 1.14447
[13:40:18.789] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:40:18.789] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:40:18.790] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.6861, RMS = 1.27709
[13:40:18.790] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:40:18.791] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:40:18.791] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6521, RMS = 1.38581
[13:40:18.791] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:40:18.791] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:40:18.791] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0566, RMS = 1.15532
[13:40:18.791] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:40:18.792] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:40:18.792] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1246, RMS = 0.87098
[13:40:18.792] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:40:18.792] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:40:18.792] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7198, RMS = 0.899683
[13:40:18.792] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:40:18.793] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:40:18.793] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8045, RMS = 1.48001
[13:40:18.793] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[13:40:18.793] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:40:18.793] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.3412, RMS = 1.80766
[13:40:18.793] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[13:40:18.794] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:40:18.794] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5444, RMS = 1.60229
[13:40:18.794] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[13:40:18.794] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:40:18.794] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1265, RMS = 1.53051
[13:40:18.794] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[13:40:18.795] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:40:18.795] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6367, RMS = 1.79614
[13:40:18.795] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:40:18.795] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:40:18.795] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1652, RMS = 1.95015
[13:40:18.795] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[13:40:18.796] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:40:18.796] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9798, RMS = 1.02232
[13:40:18.796] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:40:18.796] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:40:18.796] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.2213, RMS = 0.889181
[13:40:18.796] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:40:18.797] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:40:18.797] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9837, RMS = 0.983221
[13:40:18.797] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:40:18.797] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:40:18.797] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.5885, RMS = 1.08694
[13:40:18.798] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:40:18.799] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:40:18.799] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.8839, RMS = 1.41728
[13:40:18.799] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[13:40:18.799] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:40:18.799] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.7099, RMS = 1.55755
[13:40:18.799] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[13:40:18.801] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:40:18.801] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.1774, RMS = 1.52865
[13:40:18.801] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[13:40:18.801] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:40:18.801] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.6284, RMS = 1.70389
[13:40:18.801] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[13:40:18.802] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:40:18.802] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6256, RMS = 1.41024
[13:40:18.802] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[13:40:18.802] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:40:18.802] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.1448, RMS = 1.32554
[13:40:18.802] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[13:40:18.805] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[13:40:18.805] <TB0>     INFO: number of dead bumps (per ROC):     0    0    8    0    0    0    0    0    0    0    0    0    5    0    2    2
[13:40:18.805] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:40:18.903] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:40:18.903] <TB0>     INFO: enter test to run
[13:40:18.903] <TB0>     INFO:   test:  no parameter change
[13:40:18.904] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 390.7mA
[13:40:18.908] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 474.3mA
[13:40:18.908] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[13:40:18.909] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:40:19.400] <TB0>    QUIET: Connection to board 133 closed.
[13:40:19.401] <TB0>     INFO: pXar: this is the end, my friend
[13:40:19.401] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
