$date
	Mon Oct 15 15:40:43 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_DFF $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module d $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 % w $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$scope module D1 $end
$var wire 1 # D $end
$var wire 1 $ enable $end
$var reg 1 % Q $end
$var reg 1 & Qbar $end
$upscope $end
$scope module D2 $end
$var wire 1 % D $end
$var wire 1 ' enable $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
x&
x%
0$
1#
x"
x!
$end
#10
0&
1%
0'
1$
#20
0!
1"
1'
0$
0#
#30
1&
0%
0'
1$
#40
1!
0"
1'
0$
#50
0&
1%
0'
1$
1#
#60
0!
1"
1'
0$
#70
0'
1$
#80
1'
0$
#90
0'
1$
#100
1'
0$
0#
#110
1&
0%
0'
1$
#120
1!
0"
1'
0$
#130
0'
1$
#140
1'
0$
1#
#150
0&
1%
0'
1$
#160
0!
1"
1'
0$
0#
#170
1&
0%
0'
1$
#180
1!
0"
1'
0$
#190
0&
1%
0'
1$
1#
#200
0!
1"
1'
0$
0#
