-- ==============================================================
-- Generated by Vitis HLS v2024.1.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Infeasi_Res_S2_loadDDR_data_18 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem5_AWVALID : OUT STD_LOGIC;
    m_axi_gmem5_AWREADY : IN STD_LOGIC;
    m_axi_gmem5_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem5_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem5_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_WVALID : OUT STD_LOGIC;
    m_axi_gmem5_WREADY : IN STD_LOGIC;
    m_axi_gmem5_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem5_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem5_WLAST : OUT STD_LOGIC;
    m_axi_gmem5_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_ARVALID : OUT STD_LOGIC;
    m_axi_gmem5_ARREADY : IN STD_LOGIC;
    m_axi_gmem5_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem5_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem5_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem5_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem5_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_RVALID : IN STD_LOGIC;
    m_axi_gmem5_RREADY : OUT STD_LOGIC;
    m_axi_gmem5_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_gmem5_RLAST : IN STD_LOGIC;
    m_axi_gmem5_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
    m_axi_gmem5_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_BVALID : IN STD_LOGIC;
    m_axi_gmem5_BREADY : OUT STD_LOGIC;
    m_axi_gmem5_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem5_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem5_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    primalInfeasRay_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    primalInfeasRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    primalInfeasRay_fifo_i_full_n : IN STD_LOGIC;
    primalInfeasRay_fifo_i_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    nCols_assign_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    nCols_assign_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    nCols_assign_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    nCols_assign_c_full_n : IN STD_LOGIC;
    nCols_assign_c_write : OUT STD_LOGIC );
end;


architecture behav of Infeasi_Res_S2_loadDDR_data_18 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal gmem5_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal nCols_assign_c_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal empty_fu_110_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal empty_reg_148 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln58_6_fu_118_p4 : STD_LOGIC_VECTOR (57 downto 0);
    signal trunc_ln58_6_reg_153 : STD_LOGIC_VECTOR (57 downto 0);
    signal zext_ln58_fu_139_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_idle : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_ready : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWVALID : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WVALID : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WLAST : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARVALID : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_RREADY : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_BREADY : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_primalInfeasRay_fifo_i_din : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_primalInfeasRay_fifo_i_write : STD_LOGIC;
    signal grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal sext_ln58_fu_128_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal nCols_assign_c_write_local : STD_LOGIC;
    signal icmp_ln58_fu_100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_fu_106_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Infeasi_Res_S2_loadDDR_data_18_Pipeline_loadDDR_data IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem5_AWVALID : OUT STD_LOGIC;
        m_axi_gmem5_AWREADY : IN STD_LOGIC;
        m_axi_gmem5_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem5_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_WVALID : OUT STD_LOGIC;
        m_axi_gmem5_WREADY : IN STD_LOGIC;
        m_axi_gmem5_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem5_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_WLAST : OUT STD_LOGIC;
        m_axi_gmem5_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_ARVALID : OUT STD_LOGIC;
        m_axi_gmem5_ARREADY : IN STD_LOGIC;
        m_axi_gmem5_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem5_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem5_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem5_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem5_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RVALID : IN STD_LOGIC;
        m_axi_gmem5_RREADY : OUT STD_LOGIC;
        m_axi_gmem5_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_gmem5_RLAST : IN STD_LOGIC;
        m_axi_gmem5_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RFIFONUM : IN STD_LOGIC_VECTOR (12 downto 0);
        m_axi_gmem5_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_BVALID : IN STD_LOGIC;
        m_axi_gmem5_BREADY : OUT STD_LOGIC;
        m_axi_gmem5_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem5_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem5_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        primalInfeasRay_fifo_i_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        primalInfeasRay_fifo_i_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_fifo_i_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        primalInfeasRay_fifo_i_full_n : IN STD_LOGIC;
        primalInfeasRay_fifo_i_write : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln58 : IN STD_LOGIC_VECTOR (57 downto 0) );
    end component;



begin
    grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84 : component Infeasi_Res_S2_loadDDR_data_18_Pipeline_loadDDR_data
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start,
        ap_done => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done,
        ap_idle => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_idle,
        ap_ready => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_ready,
        m_axi_gmem5_AWVALID => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY => ap_const_logic_0,
        m_axi_gmem5_AWADDR => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY => ap_const_logic_0,
        m_axi_gmem5_WDATA => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WLAST,
        m_axi_gmem5_WID => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WID,
        m_axi_gmem5_WUSER => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY => m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID => m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA => m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST => m_axi_gmem5_RLAST,
        m_axi_gmem5_RID => m_axi_gmem5_RID,
        m_axi_gmem5_RFIFONUM => m_axi_gmem5_RFIFONUM,
        m_axi_gmem5_RUSER => m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP => m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID => ap_const_logic_0,
        m_axi_gmem5_BREADY => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP => ap_const_lv2_0,
        m_axi_gmem5_BID => ap_const_lv1_0,
        m_axi_gmem5_BUSER => ap_const_lv1_0,
        primalInfeasRay_fifo_i_din => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_primalInfeasRay_fifo_i_din,
        primalInfeasRay_fifo_i_num_data_valid => ap_const_lv3_0,
        primalInfeasRay_fifo_i_fifo_cap => ap_const_lv3_0,
        primalInfeasRay_fifo_i_full_n => primalInfeasRay_fifo_i_full_n,
        primalInfeasRay_fifo_i_write => grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_primalInfeasRay_fifo_i_write,
        p_read => p_read,
        sext_ln58 => trunc_ln58_6_reg_153);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_ready = ap_const_logic_1)) then 
                    grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                empty_reg_148 <= empty_fu_110_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axi_gmem5_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                trunc_ln58_6_reg_153 <= x(63 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem5_ARREADY, ap_CS_fsm_state2, ap_block_state1, grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((m_axi_gmem5_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done)
    begin
        if ((grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(m_axi_gmem5_ARREADY)
    begin
        if ((m_axi_gmem5_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, nCols_assign_c_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0) or (nCols_assign_c_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_110_p3 <= 
        trunc_ln58_fu_106_p1 when (icmp_ln58_fu_100_p2(0) = '1') else 
        ap_const_lv31_0;

    gmem5_blk_n_AR_assign_proc : process(m_axi_gmem5_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem5_blk_n_AR <= m_axi_gmem5_ARREADY;
        else 
            gmem5_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_ap_start_reg;
    icmp_ln58_fu_100_p2 <= "1" when (signed(p_read) > signed(ap_const_lv32_0)) else "0";

    m_axi_gmem5_ARADDR_assign_proc : process(m_axi_gmem5_ARREADY, ap_CS_fsm_state2, grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARADDR, ap_CS_fsm_state13, ap_CS_fsm_state14, sext_ln58_fu_128_p1)
    begin
        if (((m_axi_gmem5_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem5_ARADDR <= sext_ln58_fu_128_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARADDR <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARADDR;
        else 
            m_axi_gmem5_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem5_ARBURST_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARBURST, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARBURST <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARBURST;
        else 
            m_axi_gmem5_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem5_ARCACHE_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARCACHE, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARCACHE <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARCACHE;
        else 
            m_axi_gmem5_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem5_ARID_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARID, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARID <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARID;
        else 
            m_axi_gmem5_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem5_ARLEN_assign_proc : process(m_axi_gmem5_ARREADY, ap_CS_fsm_state2, zext_ln58_fu_139_p1, grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLEN, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((m_axi_gmem5_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem5_ARLEN <= zext_ln58_fu_139_p1(32 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARLEN <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLEN;
        else 
            m_axi_gmem5_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem5_ARLOCK_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLOCK, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARLOCK <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARLOCK;
        else 
            m_axi_gmem5_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem5_ARPROT_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARPROT, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARPROT <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARPROT;
        else 
            m_axi_gmem5_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem5_ARQOS_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARQOS, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARQOS <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARQOS;
        else 
            m_axi_gmem5_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem5_ARREGION_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARREGION, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARREGION <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARREGION;
        else 
            m_axi_gmem5_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem5_ARSIZE_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARSIZE, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARSIZE <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARSIZE;
        else 
            m_axi_gmem5_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem5_ARUSER_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARUSER, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARUSER <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARUSER;
        else 
            m_axi_gmem5_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem5_ARVALID_assign_proc : process(m_axi_gmem5_ARREADY, ap_CS_fsm_state2, grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARVALID, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((m_axi_gmem5_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            m_axi_gmem5_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_ARVALID <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_ARVALID;
        else 
            m_axi_gmem5_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem5_AWADDR <= ap_const_lv64_0;
    m_axi_gmem5_AWBURST <= ap_const_lv2_0;
    m_axi_gmem5_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem5_AWID <= ap_const_lv1_0;
    m_axi_gmem5_AWLEN <= ap_const_lv32_0;
    m_axi_gmem5_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem5_AWPROT <= ap_const_lv3_0;
    m_axi_gmem5_AWQOS <= ap_const_lv4_0;
    m_axi_gmem5_AWREGION <= ap_const_lv4_0;
    m_axi_gmem5_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem5_AWUSER <= ap_const_lv1_0;
    m_axi_gmem5_AWVALID <= ap_const_logic_0;
    m_axi_gmem5_BREADY <= ap_const_logic_0;

    m_axi_gmem5_RREADY_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_RREADY, ap_CS_fsm_state13, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axi_gmem5_RREADY <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_m_axi_gmem5_RREADY;
        else 
            m_axi_gmem5_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem5_WDATA <= ap_const_lv512_lc_1;
    m_axi_gmem5_WID <= ap_const_lv1_0;
    m_axi_gmem5_WLAST <= ap_const_logic_0;
    m_axi_gmem5_WSTRB <= ap_const_lv64_0;
    m_axi_gmem5_WUSER <= ap_const_lv1_0;
    m_axi_gmem5_WVALID <= ap_const_logic_0;

    nCols_assign_c_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, nCols_assign_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            nCols_assign_c_blk_n <= nCols_assign_c_full_n;
        else 
            nCols_assign_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    nCols_assign_c_din <= p_read;
    nCols_assign_c_write <= nCols_assign_c_write_local;

    nCols_assign_c_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            nCols_assign_c_write_local <= ap_const_logic_1;
        else 
            nCols_assign_c_write_local <= ap_const_logic_0;
        end if; 
    end process;

    primalInfeasRay_fifo_i_din <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_primalInfeasRay_fifo_i_din;

    primalInfeasRay_fifo_i_write_assign_proc : process(grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_primalInfeasRay_fifo_i_write, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            primalInfeasRay_fifo_i_write <= grp_loadDDR_data_18_Pipeline_loadDDR_data_fu_84_primalInfeasRay_fifo_i_write;
        else 
            primalInfeasRay_fifo_i_write <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln58_fu_128_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln58_6_fu_118_p4),64));

    trunc_ln58_6_fu_118_p4 <= x(63 downto 6);
    trunc_ln58_fu_106_p1 <= p_read(31 - 1 downto 0);
    zext_ln58_fu_139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_148),64));
end behav;
