#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f8dde0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f6a160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1fb4070 .functor NOT 1, L_0x1fb6c70, C4<0>, C4<0>, C4<0>;
L_0x1fb6a00 .functor XOR 5, L_0x1fb68c0, L_0x1fb6960, C4<00000>, C4<00000>;
L_0x1fb6b60 .functor XOR 5, L_0x1fb6a00, L_0x1fb6ac0, C4<00000>, C4<00000>;
v0x1fb33f0_0 .net *"_ivl_10", 4 0, L_0x1fb6ac0;  1 drivers
v0x1fb34f0_0 .net *"_ivl_12", 4 0, L_0x1fb6b60;  1 drivers
v0x1fb35d0_0 .net *"_ivl_2", 4 0, L_0x1fb6820;  1 drivers
v0x1fb3690_0 .net *"_ivl_4", 4 0, L_0x1fb68c0;  1 drivers
v0x1fb3770_0 .net *"_ivl_6", 4 0, L_0x1fb6960;  1 drivers
v0x1fb38a0_0 .net *"_ivl_8", 4 0, L_0x1fb6a00;  1 drivers
v0x1fb3980_0 .var "clk", 0 0;
v0x1fb3a20_0 .var/2u "stats1", 159 0;
v0x1fb3ae0_0 .var/2u "strobe", 0 0;
v0x1fb3c30_0 .net "sum_dut", 4 0, L_0x1fb6640;  1 drivers
v0x1fb3cf0_0 .net "sum_ref", 4 0, L_0x1fb43e0;  1 drivers
v0x1fb3d90_0 .net "tb_match", 0 0, L_0x1fb6c70;  1 drivers
v0x1fb3e30_0 .net "tb_mismatch", 0 0, L_0x1fb4070;  1 drivers
v0x1fb3ef0_0 .net "x", 3 0, v0x1faf840_0;  1 drivers
v0x1fb3fb0_0 .net "y", 3 0, v0x1faf900_0;  1 drivers
L_0x1fb6820 .concat [ 5 0 0 0], L_0x1fb43e0;
L_0x1fb68c0 .concat [ 5 0 0 0], L_0x1fb43e0;
L_0x1fb6960 .concat [ 5 0 0 0], L_0x1fb6640;
L_0x1fb6ac0 .concat [ 5 0 0 0], L_0x1fb43e0;
L_0x1fb6c70 .cmp/eeq 5, L_0x1fb6820, L_0x1fb6b60;
S_0x1f73d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1f6a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f79950_0 .net *"_ivl_0", 4 0, L_0x1fb4100;  1 drivers
L_0x7fbae4b7e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f770e0_0 .net *"_ivl_3", 0 0, L_0x7fbae4b7e018;  1 drivers
v0x1f74840_0 .net *"_ivl_4", 4 0, L_0x1fb4260;  1 drivers
L_0x7fbae4b7e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1faf0f0_0 .net *"_ivl_7", 0 0, L_0x7fbae4b7e060;  1 drivers
v0x1faf1d0_0 .net "sum", 4 0, L_0x1fb43e0;  alias, 1 drivers
v0x1faf300_0 .net "x", 3 0, v0x1faf840_0;  alias, 1 drivers
v0x1faf3e0_0 .net "y", 3 0, v0x1faf900_0;  alias, 1 drivers
L_0x1fb4100 .concat [ 4 1 0 0], v0x1faf840_0, L_0x7fbae4b7e018;
L_0x1fb4260 .concat [ 4 1 0 0], v0x1faf900_0, L_0x7fbae4b7e060;
L_0x1fb43e0 .arith/sum 5, L_0x1fb4100, L_0x1fb4260;
S_0x1faf540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1f6a160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1faf760_0 .net "clk", 0 0, v0x1fb3980_0;  1 drivers
v0x1faf840_0 .var "x", 3 0;
v0x1faf900_0 .var "y", 3 0;
E_0x1f7d650/0 .event negedge, v0x1faf760_0;
E_0x1f7d650/1 .event posedge, v0x1faf760_0;
E_0x1f7d650 .event/or E_0x1f7d650/0, E_0x1f7d650/1;
S_0x1faf9e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1f6a160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1fb2ba0_0 .net "c1", 0 0, L_0x1fb4a40;  1 drivers
v0x1fb2c60_0 .net "c2", 0 0, L_0x1fb5230;  1 drivers
v0x1fb2d70_0 .net "c3", 0 0, L_0x1fb5a10;  1 drivers
v0x1fb2e60_0 .net "sum", 4 0, L_0x1fb6640;  alias, 1 drivers
v0x1fb2f00_0 .net "x", 3 0, v0x1faf840_0;  alias, 1 drivers
v0x1fb3060_0 .net "y", 3 0, v0x1faf900_0;  alias, 1 drivers
L_0x1fb4b50 .part v0x1faf840_0, 0, 1;
L_0x1fb4c80 .part v0x1faf900_0, 0, 1;
L_0x1fb5340 .part v0x1faf840_0, 1, 1;
L_0x1fb5470 .part v0x1faf900_0, 1, 1;
L_0x1fb5b20 .part v0x1faf840_0, 2, 1;
L_0x1fb5c50 .part v0x1faf900_0, 2, 1;
L_0x1fb6310 .part v0x1faf840_0, 3, 1;
L_0x1fb6440 .part v0x1faf900_0, 3, 1;
LS_0x1fb6640_0_0 .concat8 [ 1 1 1 1], L_0x1fb4590, L_0x1fb4eb0, L_0x1fb5640, L_0x1fb5e30;
LS_0x1fb6640_0_4 .concat8 [ 1 0 0 0], L_0x1fb6200;
L_0x1fb6640 .concat8 [ 4 1 0 0], LS_0x1fb6640_0_0, LS_0x1fb6640_0_4;
S_0x1fafbc0 .scope module, "FA0" "full_adder" 4 9, 4 15 0, S_0x1faf9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1fb4480 .functor XOR 1, L_0x1fb4b50, L_0x1fb4c80, C4<0>, C4<0>;
L_0x7fbae4b7e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1fb4590 .functor XOR 1, L_0x1fb4480, L_0x7fbae4b7e0a8, C4<0>, C4<0>;
L_0x1fb4650 .functor AND 1, L_0x1fb4b50, L_0x1fb4c80, C4<1>, C4<1>;
L_0x1fb4790 .functor AND 1, L_0x1fb4c80, L_0x7fbae4b7e0a8, C4<1>, C4<1>;
L_0x1fb4880 .functor OR 1, L_0x1fb4650, L_0x1fb4790, C4<0>, C4<0>;
L_0x1fb4990 .functor AND 1, L_0x1fb4b50, L_0x7fbae4b7e0a8, C4<1>, C4<1>;
L_0x1fb4a40 .functor OR 1, L_0x1fb4880, L_0x1fb4990, C4<0>, C4<0>;
v0x1fafe50_0 .net *"_ivl_0", 0 0, L_0x1fb4480;  1 drivers
v0x1faff50_0 .net *"_ivl_10", 0 0, L_0x1fb4990;  1 drivers
v0x1fb0030_0 .net *"_ivl_4", 0 0, L_0x1fb4650;  1 drivers
v0x1fb0120_0 .net *"_ivl_6", 0 0, L_0x1fb4790;  1 drivers
v0x1fb0200_0 .net *"_ivl_8", 0 0, L_0x1fb4880;  1 drivers
v0x1fb0330_0 .net "a", 0 0, L_0x1fb4b50;  1 drivers
v0x1fb03f0_0 .net "b", 0 0, L_0x1fb4c80;  1 drivers
v0x1fb04b0_0 .net "cin", 0 0, L_0x7fbae4b7e0a8;  1 drivers
v0x1fb0570_0 .net "cout", 0 0, L_0x1fb4a40;  alias, 1 drivers
v0x1fb0630_0 .net "sum", 0 0, L_0x1fb4590;  1 drivers
S_0x1fb0790 .scope module, "FA1" "full_adder" 4 10, 4 15 0, S_0x1faf9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1fb4e40 .functor XOR 1, L_0x1fb5340, L_0x1fb5470, C4<0>, C4<0>;
L_0x1fb4eb0 .functor XOR 1, L_0x1fb4e40, L_0x1fb4a40, C4<0>, C4<0>;
L_0x1fb4fb0 .functor AND 1, L_0x1fb5340, L_0x1fb5470, C4<1>, C4<1>;
L_0x1fb5020 .functor AND 1, L_0x1fb5470, L_0x1fb4a40, C4<1>, C4<1>;
L_0x1fb50c0 .functor OR 1, L_0x1fb4fb0, L_0x1fb5020, C4<0>, C4<0>;
L_0x1fb5180 .functor AND 1, L_0x1fb5340, L_0x1fb4a40, C4<1>, C4<1>;
L_0x1fb5230 .functor OR 1, L_0x1fb50c0, L_0x1fb5180, C4<0>, C4<0>;
v0x1fb09f0_0 .net *"_ivl_0", 0 0, L_0x1fb4e40;  1 drivers
v0x1fb0ad0_0 .net *"_ivl_10", 0 0, L_0x1fb5180;  1 drivers
v0x1fb0bb0_0 .net *"_ivl_4", 0 0, L_0x1fb4fb0;  1 drivers
v0x1fb0ca0_0 .net *"_ivl_6", 0 0, L_0x1fb5020;  1 drivers
v0x1fb0d80_0 .net *"_ivl_8", 0 0, L_0x1fb50c0;  1 drivers
v0x1fb0eb0_0 .net "a", 0 0, L_0x1fb5340;  1 drivers
v0x1fb0f70_0 .net "b", 0 0, L_0x1fb5470;  1 drivers
v0x1fb1030_0 .net "cin", 0 0, L_0x1fb4a40;  alias, 1 drivers
v0x1fb10d0_0 .net "cout", 0 0, L_0x1fb5230;  alias, 1 drivers
v0x1fb1200_0 .net "sum", 0 0, L_0x1fb4eb0;  1 drivers
S_0x1fb1390 .scope module, "FA2" "full_adder" 4 11, 4 15 0, S_0x1faf9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1fb55d0 .functor XOR 1, L_0x1fb5b20, L_0x1fb5c50, C4<0>, C4<0>;
L_0x1fb5640 .functor XOR 1, L_0x1fb55d0, L_0x1fb5230, C4<0>, C4<0>;
L_0x1fb5740 .functor AND 1, L_0x1fb5b20, L_0x1fb5c50, C4<1>, C4<1>;
L_0x1fb57b0 .functor AND 1, L_0x1fb5c50, L_0x1fb5230, C4<1>, C4<1>;
L_0x1fb5850 .functor OR 1, L_0x1fb5740, L_0x1fb57b0, C4<0>, C4<0>;
L_0x1fb5960 .functor AND 1, L_0x1fb5b20, L_0x1fb5230, C4<1>, C4<1>;
L_0x1fb5a10 .functor OR 1, L_0x1fb5850, L_0x1fb5960, C4<0>, C4<0>;
v0x1fb1600_0 .net *"_ivl_0", 0 0, L_0x1fb55d0;  1 drivers
v0x1fb16e0_0 .net *"_ivl_10", 0 0, L_0x1fb5960;  1 drivers
v0x1fb17c0_0 .net *"_ivl_4", 0 0, L_0x1fb5740;  1 drivers
v0x1fb18b0_0 .net *"_ivl_6", 0 0, L_0x1fb57b0;  1 drivers
v0x1fb1990_0 .net *"_ivl_8", 0 0, L_0x1fb5850;  1 drivers
v0x1fb1ac0_0 .net "a", 0 0, L_0x1fb5b20;  1 drivers
v0x1fb1b80_0 .net "b", 0 0, L_0x1fb5c50;  1 drivers
v0x1fb1c40_0 .net "cin", 0 0, L_0x1fb5230;  alias, 1 drivers
v0x1fb1ce0_0 .net "cout", 0 0, L_0x1fb5a10;  alias, 1 drivers
v0x1fb1e10_0 .net "sum", 0 0, L_0x1fb5640;  1 drivers
S_0x1fb1fa0 .scope module, "FA3" "full_adder" 4 12, 4 15 0, S_0x1faf9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1fb5dc0 .functor XOR 1, L_0x1fb6310, L_0x1fb6440, C4<0>, C4<0>;
L_0x1fb5e30 .functor XOR 1, L_0x1fb5dc0, L_0x1fb5a10, C4<0>, C4<0>;
L_0x1fb5f30 .functor AND 1, L_0x1fb6310, L_0x1fb6440, C4<1>, C4<1>;
L_0x1fb5fa0 .functor AND 1, L_0x1fb6440, L_0x1fb5a10, C4<1>, C4<1>;
L_0x1fb6040 .functor OR 1, L_0x1fb5f30, L_0x1fb5fa0, C4<0>, C4<0>;
L_0x1fb6150 .functor AND 1, L_0x1fb6310, L_0x1fb5a10, C4<1>, C4<1>;
L_0x1fb6200 .functor OR 1, L_0x1fb6040, L_0x1fb6150, C4<0>, C4<0>;
v0x1fb21e0_0 .net *"_ivl_0", 0 0, L_0x1fb5dc0;  1 drivers
v0x1fb22e0_0 .net *"_ivl_10", 0 0, L_0x1fb6150;  1 drivers
v0x1fb23c0_0 .net *"_ivl_4", 0 0, L_0x1fb5f30;  1 drivers
v0x1fb24b0_0 .net *"_ivl_6", 0 0, L_0x1fb5fa0;  1 drivers
v0x1fb2590_0 .net *"_ivl_8", 0 0, L_0x1fb6040;  1 drivers
v0x1fb26c0_0 .net "a", 0 0, L_0x1fb6310;  1 drivers
v0x1fb2780_0 .net "b", 0 0, L_0x1fb6440;  1 drivers
v0x1fb2840_0 .net "cin", 0 0, L_0x1fb5a10;  alias, 1 drivers
v0x1fb28e0_0 .net "cout", 0 0, L_0x1fb6200;  1 drivers
v0x1fb2a10_0 .net "sum", 0 0, L_0x1fb5e30;  1 drivers
S_0x1fb31f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1f6a160;
 .timescale -12 -12;
E_0x1f7db00 .event anyedge, v0x1fb3ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb3ae0_0;
    %nor/r;
    %assign/vec4 v0x1fb3ae0_0, 0;
    %wait E_0x1f7db00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1faf540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f7d650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1faf900_0, 0;
    %assign/vec4 v0x1faf840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f6a160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb3ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1f6a160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb3980_0;
    %inv;
    %store/vec4 v0x1fb3980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1f6a160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1faf760_0, v0x1fb3e30_0, v0x1fb3ef0_0, v0x1fb3fb0_0, v0x1fb3cf0_0, v0x1fb3c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f6a160;
T_5 ;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1f6a160;
T_6 ;
    %wait E_0x1f7d650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb3a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb3a20_0, 4, 32;
    %load/vec4 v0x1fb3d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb3a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb3a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb3a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1fb3cf0_0;
    %load/vec4 v0x1fb3cf0_0;
    %load/vec4 v0x1fb3c30_0;
    %xor;
    %load/vec4 v0x1fb3cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb3a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1fb3a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb3a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth0/human/m2014_q4j/iter0/response2/top_module.sv";
