--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml my_alu.twx my_alu.ncd -o my_alu.twr my_alu.pcf

Design file:              my_alu.ncd
Physical constraint file: my_alu.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |   10.978(R)|   -0.977(R)|clk_BUFGP         |   0.000|
A<1>        |   10.695(R)|   -1.769(R)|clk_BUFGP         |   0.000|
A<2>        |   10.506(R)|   -1.668(R)|clk_BUFGP         |   0.000|
A<3>        |   10.337(R)|   -1.149(R)|clk_BUFGP         |   0.000|
A<4>        |   10.316(R)|   -1.309(R)|clk_BUFGP         |   0.000|
A<5>        |   10.344(R)|   -1.761(R)|clk_BUFGP         |   0.000|
A<6>        |    9.818(R)|   -1.674(R)|clk_BUFGP         |   0.000|
A<7>        |   10.131(R)|   -2.078(R)|clk_BUFGP         |   0.000|
A<8>        |    9.971(R)|   -2.283(R)|clk_BUFGP         |   0.000|
A<9>        |   10.045(R)|   -1.694(R)|clk_BUFGP         |   0.000|
A<10>       |   10.216(R)|   -1.907(R)|clk_BUFGP         |   0.000|
A<11>       |    9.520(R)|   -2.254(R)|clk_BUFGP         |   0.000|
A<12>       |    9.659(R)|   -1.734(R)|clk_BUFGP         |   0.000|
A<13>       |    9.942(R)|   -1.704(R)|clk_BUFGP         |   0.000|
A<14>       |    9.562(R)|   -1.812(R)|clk_BUFGP         |   0.000|
A<15>       |    9.857(R)|   -2.303(R)|clk_BUFGP         |   0.000|
A<16>       |   10.100(R)|   -0.982(R)|clk_BUFGP         |   0.000|
A<17>       |    9.671(R)|   -1.225(R)|clk_BUFGP         |   0.000|
A<18>       |    9.179(R)|   -1.367(R)|clk_BUFGP         |   0.000|
A<19>       |    9.296(R)|   -1.807(R)|clk_BUFGP         |   0.000|
A<20>       |    9.846(R)|   -1.411(R)|clk_BUFGP         |   0.000|
A<21>       |    9.059(R)|   -1.130(R)|clk_BUFGP         |   0.000|
A<22>       |   10.205(R)|   -2.258(R)|clk_BUFGP         |   0.000|
A<23>       |    9.044(R)|   -1.103(R)|clk_BUFGP         |   0.000|
A<24>       |    9.291(R)|   -1.312(R)|clk_BUFGP         |   0.000|
A<25>       |    9.087(R)|   -1.924(R)|clk_BUFGP         |   0.000|
A<26>       |    9.085(R)|   -1.364(R)|clk_BUFGP         |   0.000|
A<27>       |    9.092(R)|   -1.304(R)|clk_BUFGP         |   0.000|
A<28>       |    8.501(R)|   -1.135(R)|clk_BUFGP         |   0.000|
A<29>       |    8.140(R)|   -1.043(R)|clk_BUFGP         |   0.000|
A<30>       |    7.162(R)|   -0.959(R)|clk_BUFGP         |   0.000|
A<31>       |    6.739(R)|   -0.464(R)|clk_BUFGP         |   0.000|
B<0>        |    9.786(R)|   -1.388(R)|clk_BUFGP         |   0.000|
B<1>        |   10.506(R)|   -2.265(R)|clk_BUFGP         |   0.000|
B<2>        |   10.296(R)|   -1.543(R)|clk_BUFGP         |   0.000|
B<3>        |    9.660(R)|   -0.927(R)|clk_BUFGP         |   0.000|
B<4>        |    9.878(R)|   -1.595(R)|clk_BUFGP         |   0.000|
B<5>        |    9.820(R)|   -1.220(R)|clk_BUFGP         |   0.000|
B<6>        |    9.846(R)|   -2.285(R)|clk_BUFGP         |   0.000|
B<7>        |    9.677(R)|   -2.003(R)|clk_BUFGP         |   0.000|
B<8>        |    9.913(R)|   -2.888(R)|clk_BUFGP         |   0.000|
B<9>        |    9.521(R)|   -2.038(R)|clk_BUFGP         |   0.000|
B<10>       |   10.230(R)|   -2.896(R)|clk_BUFGP         |   0.000|
B<11>       |    9.419(R)|   -2.274(R)|clk_BUFGP         |   0.000|
B<12>       |    9.558(R)|   -1.790(R)|clk_BUFGP         |   0.000|
B<13>       |   10.128(R)|   -2.104(R)|clk_BUFGP         |   0.000|
B<14>       |    8.928(R)|   -1.741(R)|clk_BUFGP         |   0.000|
B<15>       |    9.412(R)|   -2.053(R)|clk_BUFGP         |   0.000|
B<16>       |    9.007(R)|   -1.225(R)|clk_BUFGP         |   0.000|
B<17>       |    8.911(R)|   -1.674(R)|clk_BUFGP         |   0.000|
B<18>       |    9.780(R)|   -2.525(R)|clk_BUFGP         |   0.000|
B<19>       |    9.764(R)|   -2.974(R)|clk_BUFGP         |   0.000|
B<20>       |    8.961(R)|   -0.970(R)|clk_BUFGP         |   0.000|
B<21>       |    8.733(R)|   -1.211(R)|clk_BUFGP         |   0.000|
B<22>       |    8.696(R)|   -1.612(R)|clk_BUFGP         |   0.000|
B<23>       |    8.718(R)|   -1.149(R)|clk_BUFGP         |   0.000|
B<24>       |    9.884(R)|   -2.811(R)|clk_BUFGP         |   0.000|
B<25>       |   10.139(R)|   -2.786(R)|clk_BUFGP         |   0.000|
B<26>       |    8.657(R)|   -1.268(R)|clk_BUFGP         |   0.000|
B<27>       |    8.515(R)|   -1.678(R)|clk_BUFGP         |   0.000|
B<28>       |    8.529(R)|   -1.749(R)|clk_BUFGP         |   0.000|
B<29>       |    8.394(R)|   -2.227(R)|clk_BUFGP         |   0.000|
B<30>       |    7.388(R)|   -1.237(R)|clk_BUFGP         |   0.000|
B<31>       |    7.127(R)|   -1.209(R)|clk_BUFGP         |   0.000|
opcode<0>   |    8.389(R)|   -1.149(R)|clk_BUFGP         |   0.000|
opcode<1>   |    7.718(R)|   -0.684(R)|clk_BUFGP         |   0.000|
opcode<2>   |    7.009(R)|   -0.972(R)|clk_BUFGP         |   0.000|
reset       |    2.972(R)|    0.591(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carryout    |    5.757(R)|clk_BUFGP         |   0.000|
overflow    |    5.764(R)|clk_BUFGP         |   0.000|
result<0>   |    5.752(R)|clk_BUFGP         |   0.000|
result<1>   |    5.760(R)|clk_BUFGP         |   0.000|
result<2>   |    5.755(R)|clk_BUFGP         |   0.000|
result<3>   |    5.750(R)|clk_BUFGP         |   0.000|
result<4>   |    5.760(R)|clk_BUFGP         |   0.000|
result<5>   |    5.749(R)|clk_BUFGP         |   0.000|
result<6>   |    5.760(R)|clk_BUFGP         |   0.000|
result<7>   |    5.760(R)|clk_BUFGP         |   0.000|
result<8>   |    5.760(R)|clk_BUFGP         |   0.000|
result<9>   |    5.749(R)|clk_BUFGP         |   0.000|
result<10>  |    5.761(R)|clk_BUFGP         |   0.000|
result<11>  |    5.762(R)|clk_BUFGP         |   0.000|
result<12>  |    5.750(R)|clk_BUFGP         |   0.000|
result<13>  |    5.775(R)|clk_BUFGP         |   0.000|
result<14>  |    5.752(R)|clk_BUFGP         |   0.000|
result<15>  |    5.760(R)|clk_BUFGP         |   0.000|
result<16>  |    5.772(R)|clk_BUFGP         |   0.000|
result<17>  |    5.748(R)|clk_BUFGP         |   0.000|
result<18>  |    5.748(R)|clk_BUFGP         |   0.000|
result<19>  |    5.755(R)|clk_BUFGP         |   0.000|
result<20>  |    5.751(R)|clk_BUFGP         |   0.000|
result<21>  |    5.751(R)|clk_BUFGP         |   0.000|
result<22>  |    5.751(R)|clk_BUFGP         |   0.000|
result<23>  |    5.776(R)|clk_BUFGP         |   0.000|
result<24>  |    5.751(R)|clk_BUFGP         |   0.000|
result<25>  |    5.763(R)|clk_BUFGP         |   0.000|
result<26>  |    5.774(R)|clk_BUFGP         |   0.000|
result<27>  |    5.776(R)|clk_BUFGP         |   0.000|
result<28>  |    5.775(R)|clk_BUFGP         |   0.000|
result<29>  |    5.762(R)|clk_BUFGP         |   0.000|
result<30>  |    5.764(R)|clk_BUFGP         |   0.000|
result<31>  |    5.772(R)|clk_BUFGP         |   0.000|
zero        |    5.761(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Apr 08 18:30:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



