use pg2l_defs,pg2l25h_defs;


/******************************************************************************
********************************************************************************/

architecture
device PG2L25H
{

    property
    (
      enum DEVICE_PACKAGES PKG = "BG256",
      enum DEVICE_SPEEDGRADE SPEED = "-6"
    );

    port 
    (
       inout VCCIOL4,
       inout VCCIOL5,
       inout VCCIOR5,

       inout VCCA_IOL,
       inout VCCA_IOR,
       inout VCC_IOL,
       inout VCC_IOR,

       inout VCCA_EFUSE,
       inout VCCA,

       inout VCC_DRM_C0,
       inout VCC_DRM_C1,
       inout VCC_DRM_C2,
       inout VCC,
       inout VSS,

       inout VSSA_GPLLL4,
       inout VSSA_GPLLL5,
       inout VSSA_GPLLR5,

       inout VSSA_PPLLL4,
       inout VSSA_PPLLL5,
       inout VSSA_PPLLR5,

       inout VCCA_GPLLL4,
       inout VCCA_GPLLL5,
       inout VCCA_GPLLR5,

       inout VCCA_PPLLL4,
       inout VCCA_PPLLL5,
       inout VCCA_PPLLR5,

       inout VCCA_BG,
       inout VSSA_BG,

       inout VAADC_P,
       inout VAADC_N,
       inout VREFADC_P,
       inout VREFADC_N,
       inout VCCADC,
       inout VSSADC,

       inout TSDP,
       inout TSDN,

       inout VCCB,
       inout VCCIOCFG,

       inout CFG_DONE,
       inout INIT_FLAG_N,
       input RSTN,
       inout CFG_CLK,
       input TCK,
       input TMS,
       input TDI,
       output TDO,
       input MODE_2,
       input MODE_1,
       input MODE_0,
       input SCBV,

       output NC1,
       output NC2,

       inout HSSTTX0P_QR4,
       inout HSSTTX0N_QR4,
       inout HSSTRX0P_QR4,
       inout HSSTRX0N_QR4,
       inout HSSTTX1P_QR4,
       inout HSSTTX1N_QR4,
       inout HSSTRX1P_QR4,
       inout HSSTRX1N_QR4,
       inout HSSTTX2P_QR4,
       inout HSSTTX2N_QR4,
       inout HSSTRX2P_QR4,
       inout HSSTRX2N_QR4,
       inout HSSTTX3P_QR4,
       inout HSSTTX3N_QR4,
       inout HSSTRX3P_QR4,
       inout HSSTRX3N_QR4,
       inout HSSTREFCLK0P_QR4,
       inout HSSTREFCLK0N_QR4,
       inout HSSTREFCLK1P_QR4,
       inout HSSTREFCLK1N_QR4,
       inout HSSTRREF_QR4,
       inout HSSTAVCC_TX0_QR4,
       inout HSSTAVCC_RX0_QR4,
       inout HSSTAVCC_TX1_QR4,
       inout HSSTAVCC_RX1_QR4,
       inout HSSTAVCC_TX2_QR4,
       inout HSSTAVCC_RX2_QR4,
       inout HSSTAVCC_TX3_QR4,
       inout HSSTAVCC_RX3_QR4,
       inout HSSTAVCC_PLL0_QR4,
       inout HSSTAVCC_PLL1_QR4,
       inout HSSTAVCCPLL_QR4,
       inout HSSTVSSA_TRX_QR4,
       inout HSSTVSSA_PLL_QR4,


       inout L4_PAD0,
       inout L4_PAD1,
       inout L4_PAD2,
       inout L4_PAD3,
       inout L4_PAD4,
       inout L4_PAD5,
       inout L4_PAD6,
       inout L4_PAD7,
       inout L4_PAD8,
       inout L4_PAD9,
       inout L4_PAD10,
       inout L4_PAD11,
       inout L4_PAD12,
       inout L4_PAD13,
       inout L4_PAD14,
       inout L4_PAD15,
       inout L4_PAD16,
       inout L4_PAD17,
       inout L4_PAD18,
       inout L4_PAD19,
       inout L4_PAD20,
       inout L4_PAD21,
       inout L4_PAD22,
       inout L4_PAD23,
       inout L4_PAD24,
       inout L4_PAD25,
       inout L4_PAD26,
       inout L4_PAD27,
       inout L4_PAD28,
       inout L4_PAD29,
       inout L4_PAD30,
       inout L4_PAD31,
       inout L4_PAD32,
       inout L4_PAD33,
       inout L4_PAD34,
       inout L4_PAD35,
       inout L4_PAD36,
       inout L4_PAD37,
       inout L4_PAD38,
       inout L4_PAD39,
       inout L4_PAD40,
       inout L4_PAD41,
       inout L4_PAD42,
       inout L4_PAD43,
       inout L4_PAD44,
       inout L4_PAD45,
       inout L4_PAD46,
       inout L4_PAD47,
       inout L4_PAD48,
       inout L4_PAD49,

       inout L5_PAD0,
       inout L5_PAD1,
       inout L5_PAD2,
       inout L5_PAD3,
       inout L5_PAD4,
       inout L5_PAD5,
       inout L5_PAD6,
       inout L5_PAD7,
       inout L5_PAD8,
       inout L5_PAD9,
       inout L5_PAD10,
       inout L5_PAD11,
       inout L5_PAD12,
       inout L5_PAD13,
       inout L5_PAD14,
       inout L5_PAD15,
       inout L5_PAD16,
       inout L5_PAD17,
       inout L5_PAD18,
       inout L5_PAD19,
       inout L5_PAD20,
       inout L5_PAD21,
       inout L5_PAD22,
       inout L5_PAD23,
       inout L5_PAD24,
       inout L5_PAD25,
       inout L5_PAD26,
       inout L5_PAD27,
       inout L5_PAD28,
       inout L5_PAD29,
       inout L5_PAD30,
       inout L5_PAD31,
       inout L5_PAD32,
       inout L5_PAD33,
       inout L5_PAD34,
       inout L5_PAD35,
       inout L5_PAD36,
       inout L5_PAD37,
       inout L5_PAD38,
       inout L5_PAD39,
       inout L5_PAD40,
       inout L5_PAD41,
       inout L5_PAD42,
       inout L5_PAD43,
       inout L5_PAD44,
       inout L5_PAD45,
       inout L5_PAD46,
       inout L5_PAD47,
       inout L5_PAD48,
       inout L5_PAD49,

       inout R5_PAD0,
       inout R5_PAD1,
       inout R5_PAD2,
       inout R5_PAD3,
       inout R5_PAD4,
       inout R5_PAD5,
       inout R5_PAD6,
       inout R5_PAD7,
       inout R5_PAD8,
       inout R5_PAD9,
       inout R5_PAD10,
       inout R5_PAD11,
       inout R5_PAD12,
       inout R5_PAD13,
       inout R5_PAD14,
       inout R5_PAD15,
       inout R5_PAD16,
       inout R5_PAD17,
       inout R5_PAD18,
       inout R5_PAD19,
       inout R5_PAD20,
       inout R5_PAD21,
       inout R5_PAD22,
       inout R5_PAD23,
       inout R5_PAD24,
       inout R5_PAD25,
       inout R5_PAD26,
       inout R5_PAD27,
       inout R5_PAD28,
       inout R5_PAD29,
       inout R5_PAD30,
       inout R5_PAD31,
       inout R5_PAD32,
       inout R5_PAD33,
       inout R5_PAD34,
       inout R5_PAD35,
       inout R5_PAD36,
       inout R5_PAD37,
       inout R5_PAD38,
       inout R5_PAD39,
       inout R5_PAD40,
       inout R5_PAD41,
       inout R5_PAD42,
       inout R5_PAD43,
       inout R5_PAD44,
       inout R5_PAD45,
       inout R5_PAD46,
       inout R5_PAD47,
       inout R5_PAD48,
       inout R5_PAD49
  
     );


   

}; // end of architecture device PG2L25H
/***********************************************************************************
************************************************************************************/
library work;
use pg2l_defs,pg2l25h_defs;

structure arch_nl generate_grid of PG2L25H
{

    unsigned int X,Y;
    X = NUM_GRID_X * NUM_TILE_X;
    Y = NUM_GRID_Y * (NUM_TILE_Y + 1);

    generate ( X # Y ) of site stARCH
        {
            // DEBUG
            // printf("***");
            // printf("*** Generating architectural grid (%d by %d).", MAX_X, MAX_Y);
            // printf("***");
        };

       wire ntVCCIOL4;
       wire ntVCCIOL5;
       wire ntVCCIOR5;

       wire ntVCC_IOL;
       wire ntVCC_IOR;
       wire ntVCCA_IOL;
       wire ntVCCA_IOR;

       wire ntVCCA_EFUSE;
       wire ntVCCA;
       wire ntVCC_DRM_C0;
       wire ntVCC_DRM_C1;
       wire ntVCC_DRM_C2;
       wire ntVCC;
       wire ntVSS;

       wire ntVSSA_GPLLL4;
       wire ntVSSA_GPLLL5;
       wire ntVSSA_GPLLR5;

       wire ntVSSA_PPLLL4;
       wire ntVSSA_PPLLL5;
       wire ntVSSA_PPLLR5;

       wire ntVCCA_GPLLL4;
       wire ntVCCA_GPLLL5;
       wire ntVCCA_GPLLR5;

       wire ntVCCA_PPLLL4;
       wire ntVCCA_PPLLL5;
       wire ntVCCA_PPLLR5;

       wire ntVCCA_BG;
       wire ntVSSA_BG;

       wire ntVAADC_P;
       wire ntVAADC_N;
       wire ntVREFADC_P;
       wire ntVREFADC_N;
       wire ntVCCADC;
       wire ntVSSADC;

       wire ntTSDP;
       wire ntTSDN;
       wire ntVCCB;
       wire ntVCCIOCFG;

       wire ntCFG_DONE;
       wire ntINIT_FLAG_N;
       wire ntRSTN;
       wire ntCFG_CLK;
       wire ntTCK;
       wire ntTMS;
       wire ntTDI;
       wire ntTDO;
       wire ntMODE_2;
       wire ntMODE_1;
       wire ntMODE_0;
       wire ntSCBV;

       wire ntNC1;
       wire ntNC2;

       wire ntHSSTTX0P_QR4;
       wire ntHSSTTX0N_QR4;
       wire ntHSSTRX0P_QR4;
       wire ntHSSTRX0N_QR4;
       wire ntHSSTTX1P_QR4;
       wire ntHSSTTX1N_QR4;
       wire ntHSSTRX1P_QR4;
       wire ntHSSTRX1N_QR4;
       wire ntHSSTTX2P_QR4;
       wire ntHSSTTX2N_QR4;
       wire ntHSSTRX2P_QR4;
       wire ntHSSTRX2N_QR4;
       wire ntHSSTTX3P_QR4;
       wire ntHSSTTX3N_QR4;
       wire ntHSSTRX3P_QR4;
       wire ntHSSTRX3N_QR4;
       wire ntHSSTREFCLK0P_QR4;
       wire ntHSSTREFCLK0N_QR4;
       wire ntHSSTREFCLK1P_QR4;
       wire ntHSSTREFCLK1N_QR4;
       wire ntHSSTRREF_QR4;
       wire ntHSSTAVCC_TX0_QR4;
       wire ntHSSTAVCC_RX0_QR4;
       wire ntHSSTAVCC_TX1_QR4;
       wire ntHSSTAVCC_RX1_QR4;
       wire ntHSSTAVCC_TX2_QR4;
       wire ntHSSTAVCC_RX2_QR4;
       wire ntHSSTAVCC_TX3_QR4;
       wire ntHSSTAVCC_RX3_QR4;
       wire ntHSSTAVCC_PLL0_QR4;
       wire ntHSSTAVCC_PLL1_QR4;
       wire ntHSSTAVCCPLL_QR4;
       wire ntHSSTVSSA_TRX_QR4;
       wire ntHSSTVSSA_PLL_QR4;


       wire ntL4_PAD0;
       wire ntL4_PAD1;
       wire ntL4_PAD2;
       wire ntL4_PAD3;
       wire ntL4_PAD4;
       wire ntL4_PAD5;
       wire ntL4_PAD6;
       wire ntL4_PAD7;
       wire ntL4_PAD8;
       wire ntL4_PAD9;
       wire ntL4_PAD10;
       wire ntL4_PAD11;
       wire ntL4_PAD12;
       wire ntL4_PAD13;
       wire ntL4_PAD14;
       wire ntL4_PAD15;
       wire ntL4_PAD16;
       wire ntL4_PAD17;
       wire ntL4_PAD18;
       wire ntL4_PAD19;
       wire ntL4_PAD20;
       wire ntL4_PAD21;
       wire ntL4_PAD22;
       wire ntL4_PAD23;
       wire ntL4_PAD24;
       wire ntL4_PAD25;
       wire ntL4_PAD26;
       wire ntL4_PAD27;
       wire ntL4_PAD28;
       wire ntL4_PAD29;
       wire ntL4_PAD30;
       wire ntL4_PAD31;
       wire ntL4_PAD32;
       wire ntL4_PAD33;
       wire ntL4_PAD34;
       wire ntL4_PAD35;
       wire ntL4_PAD36;
       wire ntL4_PAD37;
       wire ntL4_PAD38;
       wire ntL4_PAD39;
       wire ntL4_PAD40;
       wire ntL4_PAD41;
       wire ntL4_PAD42;
       wire ntL4_PAD43;
       wire ntL4_PAD44;
       wire ntL4_PAD45;
       wire ntL4_PAD46;
       wire ntL4_PAD47;
       wire ntL4_PAD48;
       wire ntL4_PAD49;

       wire ntL5_PAD0;
       wire ntL5_PAD1;
       wire ntL5_PAD2;
       wire ntL5_PAD3;
       wire ntL5_PAD4;
       wire ntL5_PAD5;
       wire ntL5_PAD6;
       wire ntL5_PAD7;
       wire ntL5_PAD8;
       wire ntL5_PAD9;
       wire ntL5_PAD10;
       wire ntL5_PAD11;
       wire ntL5_PAD12;
       wire ntL5_PAD13;
       wire ntL5_PAD14;
       wire ntL5_PAD15;
       wire ntL5_PAD16;
       wire ntL5_PAD17;
       wire ntL5_PAD18;
       wire ntL5_PAD19;
       wire ntL5_PAD20;
       wire ntL5_PAD21;
       wire ntL5_PAD22;
       wire ntL5_PAD23;
       wire ntL5_PAD24;
       wire ntL5_PAD25;
       wire ntL5_PAD26;
       wire ntL5_PAD27;
       wire ntL5_PAD28;
       wire ntL5_PAD29;
       wire ntL5_PAD30;
       wire ntL5_PAD31;
       wire ntL5_PAD32;
       wire ntL5_PAD33;
       wire ntL5_PAD34;
       wire ntL5_PAD35;
       wire ntL5_PAD36;
       wire ntL5_PAD37;
       wire ntL5_PAD38;
       wire ntL5_PAD39;
       wire ntL5_PAD40;
       wire ntL5_PAD41;
       wire ntL5_PAD42;
       wire ntL5_PAD43;
       wire ntL5_PAD44;
       wire ntL5_PAD45;
       wire ntL5_PAD46;
       wire ntL5_PAD47;
       wire ntL5_PAD48;
       wire ntL5_PAD49;

       wire ntR5_PAD0;
       wire ntR5_PAD1;
       wire ntR5_PAD2;
       wire ntR5_PAD3;
       wire ntR5_PAD4;
       wire ntR5_PAD5;
       wire ntR5_PAD6;
       wire ntR5_PAD7;
       wire ntR5_PAD8;
       wire ntR5_PAD9;
       wire ntR5_PAD10;
       wire ntR5_PAD11;
       wire ntR5_PAD12;
       wire ntR5_PAD13;
       wire ntR5_PAD14;
       wire ntR5_PAD15;
       wire ntR5_PAD16;
       wire ntR5_PAD17;
       wire ntR5_PAD18;
       wire ntR5_PAD19;
       wire ntR5_PAD20;
       wire ntR5_PAD21;
       wire ntR5_PAD22;
       wire ntR5_PAD23;
       wire ntR5_PAD24;
       wire ntR5_PAD25;
       wire ntR5_PAD26;
       wire ntR5_PAD27;
       wire ntR5_PAD28;
       wire ntR5_PAD29;
       wire ntR5_PAD30;
       wire ntR5_PAD31;
       wire ntR5_PAD32;
       wire ntR5_PAD33;
       wire ntR5_PAD34;
       wire ntR5_PAD35;
       wire ntR5_PAD36;
       wire ntR5_PAD37;
       wire ntR5_PAD38;
       wire ntR5_PAD39;
       wire ntR5_PAD40;
       wire ntR5_PAD41;
       wire ntR5_PAD42;
       wire ntR5_PAD43;
       wire ntR5_PAD44;
       wire ntR5_PAD45;
       wire ntR5_PAD46;
       wire ntR5_PAD47;
       wire ntR5_PAD48;
       wire ntR5_PAD49;
  
       ntVCCIOL4     <=  VCCIOL4;
       ntVCCIOL5     <=  VCCIOL5;
       ntVCCIOR5     <=  VCCIOR5;

       ntVCC_IOL     <=  VCC_IOL;
       ntVCC_IOR     <=  VCC_IOR;
       ntVCCA_IOL    <=  VCCA_IOL;
       ntVCCA_IOR    <=  VCCA_IOR;


       ntVCCA_EFUSE      <=  VCCA_EFUSE;
       ntVCCA_GPLLL4     <=  VCCA_GPLLL4;
       ntVCCA_GPLLL5     <=  VCCA_GPLLL5;
       ntVCCA_GPLLR5     <=  VCCA_GPLLR5;
       ntVCCA_PPLLL4     <=  VCCA_PPLLL4;
       ntVCCA_PPLLL5     <=  VCCA_PPLLL5;
       ntVCCA_PPLLR5     <=  VCCA_PPLLR5;
       ntVCCA            <=  VCCA;
       ntVCC_DRM_C0      <=  VCC_DRM_C0;
       ntVCC_DRM_C1      <=  VCC_DRM_C1;
       ntVCC_DRM_C2      <=  VCC_DRM_C2;
       ntVCC             <=  VCC;
       ntVSS             <=  VSS;

       ntVSSA_GPLLL4   <=  VSSA_GPLLL4;
       ntVSSA_GPLLL5   <=  VSSA_GPLLL5;
       ntVSSA_GPLLR5   <=  VSSA_GPLLR5;
       ntVSSA_PPLLL4   <=  VSSA_PPLLL4;
       ntVSSA_PPLLL5   <=  VSSA_PPLLL5;
       ntVSSA_PPLLR5   <=  VSSA_PPLLR5;

       ntVCCA_BG      <=  VCCA_BG;
       ntVSSA_BG      <=  VSSA_BG;

       ntVAADC_P      <=  VAADC_P;
       ntVAADC_N      <=  VAADC_N;
       ntVREFADC_P    <=  VREFADC_P;
       ntVREFADC_N    <=  VREFADC_N;
       ntVCCADC       <=  VCCADC;
       ntVSSADC       <=  VSSADC;

       ntTSDP         <=  TSDP;
       ntTSDN         <=  TSDN;
       ntVCCB         <=  VCCB;
       ntVCCIOCFG     <=  VCCIOCFG;

       ntCFG_DONE     <=  CFG_DONE;
       ntINIT_FLAG_N  <=  INIT_FLAG_N;
       ntRSTN         <=  RSTN;
       ntCFG_CLK      <=  CFG_CLK;
       ntTCK          <=  TCK;
       ntTMS          <=  TMS;
       ntTDI          <=  TDI;
       ntTDO          <=  TDO;
       ntMODE_2       <=  MODE_2;
       ntMODE_1       <=  MODE_1;
       ntMODE_0       <=  MODE_0;
       ntSCBV         <=  SCBV;

       ntNC1          <=  NC1;
       ntNC2          <=  NC2;

       ntHSSTTX0P_QR4    <=  HSSTTX0P_QR4;
       ntHSSTTX0N_QR4    <=  HSSTTX0N_QR4;
       ntHSSTRX0P_QR4    <=  HSSTRX0P_QR4;
       ntHSSTRX0N_QR4    <=  HSSTRX0N_QR4;
       ntHSSTTX1P_QR4    <=  HSSTTX1P_QR4;
       ntHSSTTX1N_QR4    <=  HSSTTX1N_QR4;
       ntHSSTRX1P_QR4    <=  HSSTRX1P_QR4;
       ntHSSTRX1N_QR4    <=  HSSTRX1N_QR4;
       ntHSSTTX2P_QR4    <=  HSSTTX2P_QR4;
       ntHSSTTX2N_QR4    <=  HSSTTX2N_QR4;
       ntHSSTRX2P_QR4    <=  HSSTRX2P_QR4;
       ntHSSTRX2N_QR4    <=  HSSTRX2N_QR4;
       ntHSSTTX3P_QR4    <=  HSSTTX3P_QR4;
       ntHSSTTX3N_QR4    <=  HSSTTX3N_QR4;
       ntHSSTRX3P_QR4    <=  HSSTRX3P_QR4;
       ntHSSTRX3N_QR4    <=  HSSTRX3N_QR4;
       ntHSSTREFCLK0P_QR4    <=  HSSTREFCLK0P_QR4;
       ntHSSTREFCLK0N_QR4    <=  HSSTREFCLK0N_QR4;
       ntHSSTREFCLK1P_QR4    <=  HSSTREFCLK1P_QR4;
       ntHSSTREFCLK1N_QR4    <=  HSSTREFCLK1N_QR4;
       ntHSSTRREF_QR4        <=  HSSTRREF_QR4;
       ntHSSTAVCC_TX0_QR4    <=  HSSTAVCC_TX0_QR4;
       ntHSSTAVCC_RX0_QR4    <=  HSSTAVCC_RX0_QR4;
       ntHSSTAVCC_TX1_QR4    <=  HSSTAVCC_TX1_QR4;
       ntHSSTAVCC_RX1_QR4    <=  HSSTAVCC_RX1_QR4;
       ntHSSTAVCC_TX2_QR4    <=  HSSTAVCC_TX2_QR4;
       ntHSSTAVCC_RX2_QR4    <=  HSSTAVCC_RX2_QR4;
       ntHSSTAVCC_TX3_QR4    <=  HSSTAVCC_TX3_QR4;
       ntHSSTAVCC_RX3_QR4    <=  HSSTAVCC_RX3_QR4;
       ntHSSTAVCC_PLL0_QR4   <=  HSSTAVCC_PLL0_QR4;
       ntHSSTAVCC_PLL1_QR4   <=  HSSTAVCC_PLL1_QR4;
       ntHSSTAVCCPLL_QR4     <=  HSSTAVCCPLL_QR4;
       ntHSSTVSSA_TRX_QR4   <=  HSSTVSSA_TRX_QR4;
       ntHSSTVSSA_PLL_QR4    <=  HSSTVSSA_PLL_QR4;

       ntL4_PAD0    <=  L4_PAD0;
       ntL4_PAD1    <=  L4_PAD1;
       ntL4_PAD2    <=  L4_PAD2;
       ntL4_PAD3    <=  L4_PAD3;
       ntL4_PAD4    <=  L4_PAD4;
       ntL4_PAD5    <=  L4_PAD5;
       ntL4_PAD6    <=  L4_PAD6;
       ntL4_PAD7    <=  L4_PAD7;
       ntL4_PAD8    <=  L4_PAD8;
       ntL4_PAD9    <=  L4_PAD9;
       ntL4_PAD10   <=  L4_PAD10;
       ntL4_PAD11   <=  L4_PAD11;
       ntL4_PAD12   <=  L4_PAD12;
       ntL4_PAD13   <=  L4_PAD13;
       ntL4_PAD14   <=  L4_PAD14;
       ntL4_PAD15   <=  L4_PAD15;
       ntL4_PAD16   <=  L4_PAD16;
       ntL4_PAD17   <=  L4_PAD17;
       ntL4_PAD18   <=  L4_PAD18;
       ntL4_PAD19   <=  L4_PAD19;
       ntL4_PAD20   <=  L4_PAD20;
       ntL4_PAD21   <=  L4_PAD21;
       ntL4_PAD22   <=  L4_PAD22;
       ntL4_PAD23   <=  L4_PAD23;
       ntL4_PAD24   <=  L4_PAD24;
       ntL4_PAD25   <=  L4_PAD25;
       ntL4_PAD26   <=  L4_PAD26;
       ntL4_PAD27   <=  L4_PAD27;
       ntL4_PAD28   <=  L4_PAD28;
       ntL4_PAD29   <=  L4_PAD29;
       ntL4_PAD30   <=  L4_PAD30;
       ntL4_PAD31   <=  L4_PAD31;
       ntL4_PAD32   <=  L4_PAD32;
       ntL4_PAD33   <=  L4_PAD33;
       ntL4_PAD34   <=  L4_PAD34;
       ntL4_PAD35   <=  L4_PAD35;
       ntL4_PAD36   <=  L4_PAD36;
       ntL4_PAD37   <=  L4_PAD37;
       ntL4_PAD38   <=  L4_PAD38;
       ntL4_PAD39   <=  L4_PAD39;
       ntL4_PAD40   <=  L4_PAD40;
       ntL4_PAD41   <=  L4_PAD41;
       ntL4_PAD42   <=  L4_PAD42;
       ntL4_PAD43   <=  L4_PAD43;
       ntL4_PAD44   <=  L4_PAD44;
       ntL4_PAD45   <=  L4_PAD45;
       ntL4_PAD46   <=  L4_PAD46;
       ntL4_PAD47   <=  L4_PAD47;
       ntL4_PAD48   <=  L4_PAD48;
       ntL4_PAD49   <=  L4_PAD49;

       ntL5_PAD0    <=  L5_PAD0;
       ntL5_PAD1    <=  L5_PAD1;
       ntL5_PAD2    <=  L5_PAD2;
       ntL5_PAD3    <=  L5_PAD3;
       ntL5_PAD4    <=  L5_PAD4;
       ntL5_PAD5    <=  L5_PAD5;
       ntL5_PAD6    <=  L5_PAD6;
       ntL5_PAD7    <=  L5_PAD7;
       ntL5_PAD8    <=  L5_PAD8;
       ntL5_PAD9    <=  L5_PAD9;
       ntL5_PAD10   <=  L5_PAD10;
       ntL5_PAD11   <=  L5_PAD11;
       ntL5_PAD12   <=  L5_PAD12;
       ntL5_PAD13   <=  L5_PAD13;
       ntL5_PAD14   <=  L5_PAD14;
       ntL5_PAD15   <=  L5_PAD15;
       ntL5_PAD16   <=  L5_PAD16;
       ntL5_PAD17   <=  L5_PAD17;
       ntL5_PAD18   <=  L5_PAD18;
       ntL5_PAD19   <=  L5_PAD19;
       ntL5_PAD20   <=  L5_PAD20;
       ntL5_PAD21   <=  L5_PAD21;
       ntL5_PAD22   <=  L5_PAD22;
       ntL5_PAD23   <=  L5_PAD23;
       ntL5_PAD24   <=  L5_PAD24;
       ntL5_PAD25   <=  L5_PAD25;
       ntL5_PAD26   <=  L5_PAD26;
       ntL5_PAD27   <=  L5_PAD27;
       ntL5_PAD28   <=  L5_PAD28;
       ntL5_PAD29   <=  L5_PAD29;
       ntL5_PAD30   <=  L5_PAD30;
       ntL5_PAD31   <=  L5_PAD31;
       ntL5_PAD32   <=  L5_PAD32;
       ntL5_PAD33   <=  L5_PAD33;
       ntL5_PAD34   <=  L5_PAD34;
       ntL5_PAD35   <=  L5_PAD35;
       ntL5_PAD36   <=  L5_PAD36;
       ntL5_PAD37   <=  L5_PAD37;
       ntL5_PAD38   <=  L5_PAD38;
       ntL5_PAD39   <=  L5_PAD39;
       ntL5_PAD40   <=  L5_PAD40;
       ntL5_PAD41   <=  L5_PAD41;
       ntL5_PAD42   <=  L5_PAD42;
       ntL5_PAD43   <=  L5_PAD43;
       ntL5_PAD44   <=  L5_PAD44;
       ntL5_PAD45   <=  L5_PAD45;
       ntL5_PAD46   <=  L5_PAD46;
       ntL5_PAD47   <=  L5_PAD47;
       ntL5_PAD48   <=  L5_PAD48;
       ntL5_PAD49   <=  L5_PAD49;

       ntR5_PAD0    <=  R5_PAD0;
       ntR5_PAD1    <=  R5_PAD1;
       ntR5_PAD2    <=  R5_PAD2;
       ntR5_PAD3    <=  R5_PAD3;
       ntR5_PAD4    <=  R5_PAD4;
       ntR5_PAD5    <=  R5_PAD5;
       ntR5_PAD6    <=  R5_PAD6;
       ntR5_PAD7    <=  R5_PAD7;
       ntR5_PAD8    <=  R5_PAD8;
       ntR5_PAD9    <=  R5_PAD9;
       ntR5_PAD10   <=  R5_PAD10;
       ntR5_PAD11   <=  R5_PAD11;
       ntR5_PAD12   <=  R5_PAD12;
       ntR5_PAD13   <=  R5_PAD13;
       ntR5_PAD14   <=  R5_PAD14;
       ntR5_PAD15   <=  R5_PAD15;
       ntR5_PAD16   <=  R5_PAD16;
       ntR5_PAD17   <=  R5_PAD17;
       ntR5_PAD18   <=  R5_PAD18;
       ntR5_PAD19   <=  R5_PAD19;
       ntR5_PAD20   <=  R5_PAD20;
       ntR5_PAD21   <=  R5_PAD21;
       ntR5_PAD22   <=  R5_PAD22;
       ntR5_PAD23   <=  R5_PAD23;
       ntR5_PAD24   <=  R5_PAD24;
       ntR5_PAD25   <=  R5_PAD25;
       ntR5_PAD26   <=  R5_PAD26;
       ntR5_PAD27   <=  R5_PAD27;
       ntR5_PAD28   <=  R5_PAD28;
       ntR5_PAD29   <=  R5_PAD29;
       ntR5_PAD30   <=  R5_PAD30;
       ntR5_PAD31   <=  R5_PAD31;
       ntR5_PAD32   <=  R5_PAD32;
       ntR5_PAD33   <=  R5_PAD33;
       ntR5_PAD34   <=  R5_PAD34;
       ntR5_PAD35   <=  R5_PAD35;
       ntR5_PAD36   <=  R5_PAD36;
       ntR5_PAD37   <=  R5_PAD37;
       ntR5_PAD38   <=  R5_PAD38;
       ntR5_PAD39   <=  R5_PAD39;
       ntR5_PAD40   <=  R5_PAD40;
       ntR5_PAD41   <=  R5_PAD41;
       ntR5_PAD42   <=  R5_PAD42;
       ntR5_PAD43   <=  R5_PAD43;
       ntR5_PAD44   <=  R5_PAD44;
       ntR5_PAD45   <=  R5_PAD45;
       ntR5_PAD46   <=  R5_PAD46;
       ntR5_PAD47   <=  R5_PAD47;
       ntR5_PAD48   <=  R5_PAD48;
       ntR5_PAD49   <=  R5_PAD49;



};
/**********************************************************************************
***********************************************************************************/
