# FPGA-Digital-Systems

This repository contains a comprehensive set of Verilog codes implementing various combinational and sequential digital circuits using different modeling techniques such as Data Flow, Gate Level, Behavioral, and Structural modeling.

## 🔧 Features

### 🟢 Combinational Circuits
- **Half Adder**: Data Flow & Gate Level
- **Full Adder**: Data Flow, Gate Level, and using Half Adders (Structural)
- **Half Subtractor**: Data Flow & Gate Level
- **Full Subtractor**: Data Flow & Gate Level
- **8-bit Binary Adder** (Structural)
- **8-bit Binary Multiplier** (Structural)
- **3:8 Decoder** (Behavioral)
- **8:1 Multiplexer**: using 4:1 MUX, 2:1 MUX, and Behavioral modeling
- **1:8 Demultiplexer** (Behavioral)
- **BCD to 7-Segment Display** (Behavioral)
- **8:3 Encoder** and **Priority Encoder** (Behavioral)
- **BCD to XS-3 Converter** (Data Flow)
- **4-Bit Comparator** (Data Flow)
- **Binary to BCD Code Converter** (Data Flow)

### 🔵 Sequential Circuits
- **Latches**: SR, D, JK, T
- **Flip-Flops**: SR, D, JK, T (Edge-triggered)
- **Shift Registers**: SISO, SIPO, PISO, PIPO
- **8-Bit Universal Shift Register**
- **4-Bit Ripple Counter** (Structural)
- **Synchronous Counters**: Up, Down, and Up/Down
- **Mod-10 Counter**
- **PRBS Bit Generator**
- **8-Bit Accumulator**
### Stepper Motor Speed Controller using FPGA

## 📁 File Structure

Each module is defined in its own section and follows consistent Verilog coding standards for clarity and educational value.

## ✅ Requirements

- A Verilog simulator (e.g., Icarus Verilog, ModelSim, Vivado)
- Basic understanding of digital design and Verilog syntax

## 🚀 How to Use

1. Clone the repository:
   ```bash
   git clone https://github.com/ALONE-21/FPGA-Digital-Systems
   ```
2. Open any of the Verilog files in your simulator or editor.
3. Run simulations or synthesize as needed for your coursework or projects.

## 📚 License

This project is open source and available under the [MIT License](LICENSE).

## 👤 Author

- Name: *Lucky Jaiswal*
- Email: *lucky.jai2102@gmail.com*

Feel free to contribute or raise issues if you spot improvements!
