<profile>

<section name = "Vivado HLS Report for 'bigint_math'" level="0">
<item name = "Date">Tue Jan 24 21:57:44 2017
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">BigInt</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">3.37</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">0, 0, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 3218</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 6198, 12328</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 5, 29</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="bigint_math_PERIPH_BUS_s_axi_U">bigint_math_PERIPH_BUS_s_axi, 0, 0, 6198, 12328</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="output_V">xor, 0, 0, 3218, 2048, 2048</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_PERIPH_BUS_AWVALID">in, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_AWREADY">out, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_AWADDR">in, 10, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_WVALID">in, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_WREADY">out, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_WDATA">in, 32, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_WSTRB">in, 4, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_ARVALID">in, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_ARREADY">out, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_ARADDR">in, 10, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_RVALID">out, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_RREADY">in, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_RDATA">out, 32, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_RRESP">out, 2, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_BVALID">out, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_BREADY">in, 1, s_axi, PERIPH_BUS, pointer</column>
<column name="s_axi_PERIPH_BUS_BRESP">out, 2, s_axi, PERIPH_BUS, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, bigint_math, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, bigint_math, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, bigint_math, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">3.37</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'number2_V_read'">read, 1.00, 1.00, -, -, -, s_axi, read, &apos;number2_V&apos;, -, -, -, -, -</column>
<column name="'r.V', BigInt/solution1/main.cpp:18">xor, 1.37, 2.37, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="BigInt/solution1/main.cpp:18">write, 1.00, 3.37, -, -, -, s_axi, write, &apos;output_V&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
