5 18 1fd81 7 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (concat3.vcd) 2 -o (concat3.cdd) 2 -v (concat3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 concat3.v 1 28 1 
2 1 8 8 8 130013 5 1 100c 0 0 4 1 d
2 2 8 8 8 e000e 0 1 1410 0 0 1 1 c
2 3 8 8 8 b000b 0 1 1410 0 0 1 1 b
2 4 8 8 8 80008 0 1 1410 0 0 2 1 a
2 5 8 8 8 8000b 0 31 1430 3 4 3 18 0 7 0 0 0 0
2 6 8 8 8 8000e 0 31 1430 2 5 4 18 0 f 0 0 0 0
2 7 8 8 8 7000f 0 26 1420 6 0 4 18 0 f 0 0 0 0
2 8 8 8 8 70013 6 35 e 1 7
1 a 1 3 6000d 1 0 1 0 2 17 3 3 0 3 1 0
1 b 2 4 6000d 1 0 0 0 1 17 1 1 0 1 1 0
1 c 3 5 6000d 1 0 0 0 1 17 1 1 0 1 1 0
1 d 4 6 7000d 1 0 3 0 4 17 0 f 0 f 7 0
4 8 f 8 8 8
3 1 main.u$0 "main.u$0" 0 concat3.v 10 26 1 
