/* Generated by Tessent Shell 2022.4 at Mon Apr 28 10:59:04 IST 2025 */
module memlibc_memory_bist_assembly(BIST_CLK, m1_A, m1_WEB, m1_CSB, m1_I, m1_O, ijtag_tck, ijtag_reset, ijtag_ce, ijtag_se, 
                                    ijtag_ue, ijtag_sel, ijtag_si, ijtag_so);
input [35:0] m1_I;
input [9:0] m1_A;
input BIST_CLK;
input m1_WEB;
input m1_CSB;
output [35:0] m1_O;
input  ijtag_tck;
input  ijtag_reset;
input  ijtag_ce;
input  ijtag_se;
input  ijtag_ue;
input  ijtag_sel;
input  ijtag_si;
output ijtag_so;
endmodule

