0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v,1513024214,verilog,,,,ALU;DataMemoryModule;IM;RAM32M_HD332;RAM32M_HD333;RAM32M_HD334;RAM32M_HD335;RAM32M_HD336;RAM32M_HD337;RAM32M_HD338;RAM32M_HD339;RAM32M_HD340;RAM32M_HD341;RAM32M_HD342;RAM32M_UNIQ_BASE_;RAM64X1S_HD301;RAM64X1S_HD302;RAM64X1S_HD303;RAM64X1S_HD304;RAM64X1S_HD305;RAM64X1S_HD306;RAM64X1S_HD307;RAM64X1S_HD308;RAM64X1S_HD309;RAM64X1S_HD310;RAM64X1S_HD311;RAM64X1S_HD312;RAM64X1S_HD313;RAM64X1S_HD314;RAM64X1S_HD315;RAM64X1S_HD316;RAM64X1S_HD317;RAM64X1S_HD318;RAM64X1S_HD319;RAM64X1S_HD320;RAM64X1S_HD321;RAM64X1S_HD322;RAM64X1S_HD323;RAM64X1S_HD324;RAM64X1S_HD325;RAM64X1S_HD326;RAM64X1S_HD327;RAM64X1S_HD328;RAM64X1S_HD329;RAM64X1S_HD330;RAM64X1S_HD331;RAM64X1S_UNIQ_BASE_;glbl;registerfile;top,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd,1513023687,vhdl,,,,tb_processor,,,,,,,,
