
---------- Begin Simulation Statistics ----------
final_tick                               104242652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    501                       # Simulator instruction rate (inst/s)
host_mem_usage                               26278144                       # Number of bytes of host memory used
host_op_rate                                      514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131497.55                       # Real time elapsed on the host
host_tick_rate                                 419400                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65818417                       # Number of instructions simulated
sim_ops                                      67627383                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055150                       # Number of seconds simulated
sim_ticks                                 55150057500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.209305                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  188727                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               257791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3650                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18557                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            219803                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              35686                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43678                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7992                       # Number of indirect misses.
system.cpu.branchPred.lookups                  412017                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71461                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4711                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2288849                       # Number of instructions committed
system.cpu.committedOps                       2592921                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.156711                       # CPI: cycles per instruction
system.cpu.discardedOps                         53310                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1227986                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            631779                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           294117                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6260107                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240575                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3651                       # number of quiesce instructions executed
system.cpu.numCycles                          9514084                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3651                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1438118     55.46%     55.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8250      0.32%     55.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                 693336     26.74%     82.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                453217     17.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2592921                       # Class of committed instruction
system.cpu.quiesceCycles                     78726008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3253977                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1596962                       # Transaction distribution
system.membus.trans_dist::ReadResp            1600567                       # Transaction distribution
system.membus.trans_dist::WriteReq             817744                       # Transaction distribution
system.membus.trans_dist::WriteResp            817744                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2977                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1886                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1423                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1424                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3368                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        59326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        88491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4755288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4755288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4844340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       494592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        81503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       608299                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    152167940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    152167940                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               152791919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2422377                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004064                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2422337    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      40      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2422377                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6158549465                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            75017875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              579812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14453000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           68174934                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9705234538                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1228750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1726976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1726976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3374380                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3374380                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        59326                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       209136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       332016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9592832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9777152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10202712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        81503                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3345336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5311416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153485312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156434432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        55884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        55884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    162374755                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17241690750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11173969                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          741                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14033453924                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8557612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3564965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     17824823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2673723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3564965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27628475                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3564965                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2673723                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6238688                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3564965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     17824823                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6238688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6238688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33867163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        55884                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       203340                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1749                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149205                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2673723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6238688                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8912411                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2673723                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1013308                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3687032                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2673723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8912411                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1013308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12599443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1593264                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1593256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       784384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       784384                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4704256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1760                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4755288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1379256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150536192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        55884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    152167940                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2899921                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2899921    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2899921                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6652468215                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8750625000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1376256                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99811776                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        43008                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24221808                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1749217397                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24954752                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35649646                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1809821794                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35649646                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35704043                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71353688                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1784867042                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60658794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35649646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1881175482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48627712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    195887104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    104857600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    185466880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1519616                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37947392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3276800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23429120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32084681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2638073768                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    881734566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3551893015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1461635466                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1901314427                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3362949894                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32084681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4099709234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2783048993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6914842908                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18304                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15680                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          245                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           41                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          286                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       284315                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        47579                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         331894                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       284315                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       284315                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       284315                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        47579                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        331894                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    101908480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        55884                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         304000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102271364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       190528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1376256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48627712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50391104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1592320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1598006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2977                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        21504                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       759808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             787361                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1847839959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1013308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5512234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1854419898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3454720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24954752                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    881734566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3564965                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            913709002                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3454720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25009149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2729574525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3564965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1013308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5512234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2768128900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2977.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2350829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371301000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2167                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2167                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2879671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             837053                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1598014                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     787361                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1598014                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   787361                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             99786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             99758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             99825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             99792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             99791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             99764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            99850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            99820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            99810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            99812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            99761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49196                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52056176200                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7983555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             93969839950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32602.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58852.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2630                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1489041                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  732234                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1598011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               787361                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1401433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   55947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   55771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   55554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 122932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       162803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.208479                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.735682                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.805586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4529      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4107      2.52%      5.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2169      1.33%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2855      1.75%      8.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3033      1.86%     10.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2044      1.26%     11.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2342      1.44%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3070      1.89%     14.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138654     85.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       162803                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     736.837102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1452.660160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1416     65.34%     65.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     65.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.14%     65.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     65.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.14%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     65.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.37%     66.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          315     14.54%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.14%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     80.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          327     15.09%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.05%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.09%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.09%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.05%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.05%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.05%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      0.14%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           73      3.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2167                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     363.343793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     77.655833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.771336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1313     60.59%     60.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            53      2.45%     63.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.74%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      0.51%     64.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.32%     64.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.42%     65.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.46%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           10      0.46%     65.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     65.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     66.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.09%     66.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.09%     66.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.09%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.05%     66.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     66.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.05%     66.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     66.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     66.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     66.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.05%     66.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           39      1.80%     68.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          681     31.43%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2167                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              102189504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50391424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102271876                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50391104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1852.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       913.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1854.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    913.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55149948625                       # Total gap between requests
system.mem_ctrls.avgGap                      23120.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    101825344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        56204                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       303936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       192128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1376256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48626432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54397.042106438421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1846332508.356858968735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1019110.451516754925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5511073.129887488671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3483731.635275266599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24954751.860412836075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 881711356.329954862595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3564964.551487548277                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1592320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2977                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        21504                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       759808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4247550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93547473635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    221051110                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    197067655                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 104389186785                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  16841565165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1000135749035                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2972215110                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70792.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58749.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    250057.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41487.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35065229.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    783182.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1316300.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    967517.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         80332550.549997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56069353.199996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2904023587.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1094241898.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     527947522.199881                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     798104606.174807                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     485831537.700020                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5946551055.825358                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.824929                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25135366095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2983260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27032023815                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7302                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     13477187.072035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    74620939.192651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3651    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        32750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55037442500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  49205210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       875338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           875338                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       875338                       # number of overall hits
system.cpu.icache.overall_hits::total          875338                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          245                       # number of overall misses
system.cpu.icache.overall_misses::total           245                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10632500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10632500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10632500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10632500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       875583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       875583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       875583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       875583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000280                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000280                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000280                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000280                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43397.959184                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43397.959184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43397.959184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43397.959184                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          245                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          245                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          245                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10249750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10249750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10249750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10249750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000280                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000280                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       875338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          875338                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           245                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10632500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10632500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       875583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       875583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43397.959184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43397.959184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          245                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10249750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10249750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.714286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.725589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2962051                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                71                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          41719.028169                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.725589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.702589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.702589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1751411                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1751411                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1112668                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1112668                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1112668                       # number of overall hits
system.cpu.dcache.overall_hits::total         1112668                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6084                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6084                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6084                       # number of overall misses
system.cpu.dcache.overall_misses::total          6084                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    449408875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    449408875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    449408875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    449408875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1118752                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1118752                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1118752                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1118752                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005438                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005438                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005438                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73867.336456                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73867.336456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73867.336456                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73867.336456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2977                       # number of writebacks
system.cpu.dcache.writebacks::total              2977                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354660375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354660375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354660375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354660375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     80436875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     80436875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004282                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004282                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004282                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004282                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74026.377583                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74026.377583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74026.377583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74026.377583                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2170.567084                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2170.567084                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4792                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       696368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          696368                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    259836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    259836500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       699742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       699742                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77011.410788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77011.410788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3698                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3698                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    254295875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    254295875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     80436875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     80436875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75503.525831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75503.525831                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21751.453488                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21751.453488                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       416300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         416300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    189572375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    189572375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       419010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       419010                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69952.905904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69952.905904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70530.217850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70530.217850                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              118332                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4792                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.693656                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4479800                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4479800                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104242652500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               104244015625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    501                       # Simulator instruction rate (inst/s)
host_mem_usage                               26278144                       # Number of bytes of host memory used
host_op_rate                                      514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                131497.65                       # Real time elapsed on the host
host_tick_rate                                 419410                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    65819910                       # Number of instructions simulated
sim_ops                                      67629227                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055151                       # Number of seconds simulated
sim_ticks                                 55151420625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.195704                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  188801                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               257940                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3650                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             18574                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            219845                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              35686                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           43678                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7992                       # Number of indirect misses.
system.cpu.branchPred.lookups                  412258                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71534                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4711                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2290342                       # Number of instructions committed
system.cpu.committedOps                       2594765                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.154954                       # CPI: cycles per instruction
system.cpu.discardedOps                         53359                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1228926                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            632187                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           294262                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6260504                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.240677                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3651                       # number of quiesce instructions executed
system.cpu.numCycles                          9516265                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3651                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1439182     55.46%     55.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8250      0.32%     55.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.78% # Class of committed instruction
system.cpu.op_class_0::MemRead                 693764     26.74%     82.52% # Class of committed instruction
system.cpu.op_class_0::MemWrite                453568     17.48%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2594765                       # Class of committed instruction
system.cpu.quiesceCycles                     78726008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3255761                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1597059                       # Transaction distribution
system.membus.trans_dist::ReadResp            1600668                       # Transaction distribution
system.membus.trans_dist::WriteReq             817744                       # Transaction distribution
system.membus.trans_dist::WriteResp            817744                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2978                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1888                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1423                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1424                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            247                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3370                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          101                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        14280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        59326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        88497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4755482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4755482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4844545                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         2624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29580                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       494784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        81503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       608491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    152174148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    152174148                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               152798447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2422478                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004063                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2422438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      40      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2422478                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6158656715                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            75017875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              584812                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14453000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           68185984                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         9705761108                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             17.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1238750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1726976                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1726976                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3374574                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3374573                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1134                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        24600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32788                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        59326                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       209136                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       110592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       332016                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9592832                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9777152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3885                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3885                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10203099                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1782                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        27060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51524                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        81503                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3345336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1769472                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5311416                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153485312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156434432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        62092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        62092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    162380963                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17242368750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             31.3                       # Network utilization (%)
system.acctest.local_bus.numRequests         11174356                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          741                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14034035924                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8557805000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1523712                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       190464                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3564876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     17824382                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2673657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3564876                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     27627792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3564876                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2673657                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6238534                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3564876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     17824382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6238534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6238534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     33866326                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        62092                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       209548                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1943                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149399                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2673657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6238534                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        8912191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2673657                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1125846                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3799503                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2673657                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      8912191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1125846                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      12711694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1593361                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1593353                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       784384                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       784384                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        43128                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4704256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         6144                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1954                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4755482                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1379256                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150536192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        62092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    152174148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2900019                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2900019    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2900019                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6652566215                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   8751110000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         15.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     96469440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1376256                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     99811776                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1966080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      1969080                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      3935160                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24117360                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        43008                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24221808                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       491520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        61560                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       553080                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1749174163                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     24954135                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     35648764                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1809777062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     35648764                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     35703160                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     71351924                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1784822927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     60657295                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     35648764                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1881128987                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1769472                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    145489920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     48627712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    195887104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     80609280                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    104857600                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    185466880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        55296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     36372480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1519616                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     37947392                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     20152320                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3276800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23429120                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     32083888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2638008565                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    881712773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3551805226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1461599340                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1901267434                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   3362866775                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     32083888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4099607906                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2782980207                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6914672001                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15808                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15808                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15808                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          247                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           41                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          288                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       286629                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        47578                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         334207                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       286629                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       286629                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       286629                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        47578                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        334207                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         3000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    101908480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        62284                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         304128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          102277892                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       190592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1376256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     48627712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50391168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1592320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1598108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2978                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        21504                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       759808                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             787362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        54396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1847794288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1129327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           5514418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1854492429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3455795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     24954135                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    881712773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3564876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            913687579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3455795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     25008531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2729507061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3564876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1129327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          5514418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2768180008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     21564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2350829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      3072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006371301000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2167                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2167                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2879849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             837053                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1598113                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     787362                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1598113                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   787362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1300                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             99776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             99824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             99786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             99758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             99842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             99825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             99823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             99782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            99850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            99820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            99810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            99812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            99762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            99791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             49195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             49218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             49187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             49221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             49212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             49207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49196                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  52061634930                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7984060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             93977949930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32603.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58853.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2630                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1489132                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  732234                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1598110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               787362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1401506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   55964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   55775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   55558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  57147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 122932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  58496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   7033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   7053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       162814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.188399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.692632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.833189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4532      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4107      2.52%      5.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2169      1.33%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2856      1.75%      8.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3033      1.86%     10.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2046      1.26%     11.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2342      1.44%     12.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3070      1.89%     14.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138659     85.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       162814                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2167                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     736.837102                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1452.660160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1416     65.34%     65.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     65.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.14%     65.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     65.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.14%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.05%     65.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            8      0.37%     66.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          315     14.54%     80.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     80.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.14%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     80.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.05%     80.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.05%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          327     15.09%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.05%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.05%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            2      0.09%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.09%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4224-4351            1      0.05%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.05%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.05%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            3      0.14%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           73      3.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2167                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     363.343793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     77.655833                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.771336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1313     60.59%     60.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            53      2.45%     63.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            16      0.74%     63.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           11      0.51%     64.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.32%     64.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      0.42%     65.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           10      0.46%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           10      0.46%     65.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.05%     65.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.05%     66.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.05%     66.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.09%     66.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.09%     66.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.09%     66.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.05%     66.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            1      0.05%     66.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     66.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.05%     66.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     66.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.05%     66.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     66.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.05%     66.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           39      1.80%     68.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          681     31.43%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1184-1215            1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2167                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              102195968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   83200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50391424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               102278212                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50391168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1853.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       913.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1854.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    913.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55151464625                       # Total gap between requests
system.mem_ctrls.avgGap                      23119.70                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         3000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    101825344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        62540                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       304064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       192128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1376256                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     48626432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 54395.697626691908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1846286874.319295883179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1133968.976524437312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5513257.801054149866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3483645.531207021326                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 24954135.077640168369                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 881689563.912298560143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3564876.439662881196                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           60                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1592320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2978                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        21504                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       759808                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      4247550                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  93547473635                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    229047140                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    197181605                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 104389186785                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  16841565165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1000135749035                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   2972215110                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     70792.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58749.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    233483.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41494.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  35053454.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    783182.90                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1316300.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    967517.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         80336991.374997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56073141.599996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2904210918.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1094241898.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     527984685.899881                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     798139981.687307                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     485832580.500021                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5946820198.312859                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.827144                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25135366095                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2983470000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27033176940                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7302                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     13477187.072035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    74620939.192651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3651    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        32750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3651                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     55038805625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  49205210000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       875815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           875815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       875815                       # number of overall hits
system.cpu.icache.overall_hits::total          875815                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          247                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            247                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          247                       # number of overall misses
system.cpu.icache.overall_misses::total           247                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10718750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10718750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10718750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10718750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       876062                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       876062                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       876062                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       876062                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000282                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000282                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000282                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000282                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43395.748988                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43395.748988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43395.748988                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43395.748988                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          247                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10333500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10333500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10333500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000282                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000282                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41836.032389                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41836.032389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41836.032389                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41836.032389                       # average overall mshr miss latency
system.cpu.icache.replacements                     72                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       875815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          875815                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          247                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           247                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10718750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10718750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       876062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       876062                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000282                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43395.748988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43395.748988                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10333500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10333500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41836.032389                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41836.032389                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.725719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14806310                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          33881.716247                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.725719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.702589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.702589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1752371                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1752371                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1113461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1113461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1113461                       # number of overall hits
system.cpu.dcache.overall_hits::total         1113461                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6086                       # number of overall misses
system.cpu.dcache.overall_misses::total          6086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    449590125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    449590125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    449590125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    449590125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1119547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1119547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1119547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1119547                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005436                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005436                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005436                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005436                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73872.843411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73872.843411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73872.843411                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73872.843411                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2978                       # number of writebacks
system.cpu.dcache.writebacks::total              2978                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37058                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    354838875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    354838875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    354838875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    354838875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     80436875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     80436875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004281                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74032.730023                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74032.730023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74032.730023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74032.730023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2170.567084                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2170.567084                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4794                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       696810                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          696810                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3376                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    260017750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    260017750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       700186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       700186                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004822                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77019.475711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77019.475711                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3698                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3698                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    254474375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    254474375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     80436875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     80436875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75511.683976                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75511.683976                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21751.453488                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21751.453488                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       416651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         416651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    189572375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    189572375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       419361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       419361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006462                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69952.905904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69952.905904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1423                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100364500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003393                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70530.217850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70530.217850                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1120592                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            211.193366                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4482982                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4482982                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 104244015625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
