{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1468418565596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1468418565602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 13 11:02:45 2016 " "Processing started: Wed Jul 13 11:02:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1468418565602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418565602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Componente_MUX3_1 -c Componente_MUX3_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Componente_MUX3_1 -c Componente_MUX3_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418565602 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1468418566071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componente_mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componente_mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Componente_MUX3_1-arq " "Found design unit 1: Componente_MUX3_1-arq" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468418582381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Componente_MUX3_1 " "Found entity 1: Componente_MUX3_1" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1468418582381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582381 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Componente_MUX3_1 " "Elaborating entity \"Componente_MUX3_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1468418582415 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp Componente_MUX3_1.vhd(16) " "VHDL Process Statement warning at Componente_MUX3_1.vhd(16): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1468418582418 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[0\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582419 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[1\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582419 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[2\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582419 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[3\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582432 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[4\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582432 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[5\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582432 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[6\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582432 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[7\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582432 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[8\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582432 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[9\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582433 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[10\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582433 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[11\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582433 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[12\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582433 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[13\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582433 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[14\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582433 "|Componente_MUX3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] Componente_MUX3_1.vhd(19) " "Inferred latch for \"temp\[15\]\" at Componente_MUX3_1.vhd(19)" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418582437 "|Componente_MUX3_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[0\] " "Latch temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583288 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583288 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Latch temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583289 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[2\] " "Latch temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583289 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[3\] " "Latch temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583289 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[4\] " "Latch temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583289 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[5\] " "Latch temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583289 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583289 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[6\] " "Latch temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583290 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[7\] " "Latch temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583290 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[8\] " "Latch temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583290 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[9\] " "Latch temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583290 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[10\] " "Latch temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583290 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[11\] " "Latch temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583290 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[12\] " "Latch temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583290 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583290 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[13\] " "Latch temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583291 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[14\] " "Latch temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583291 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583291 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[15\] " "Latch temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[1\] " "Ports D and ENA on the latch are fed by the same signal S\[1\]" {  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1468418583291 ""}  } { { "Componente_MUX3_1.vhd" "" { Text "C:/Users/layca/Documents/WorkspaceAltera/Componente_MUX3_1.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1468418583291 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1468418583513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1468418584270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1468418584270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1468418584363 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1468418584363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1468418584363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1468418584363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "883 " "Peak virtual memory: 883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1468418584404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 13 11:03:04 2016 " "Processing ended: Wed Jul 13 11:03:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1468418584404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1468418584404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1468418584404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1468418584404 ""}
