{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648927386138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648927386148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 03:23:05 2022 " "Processing started: Sun Apr 03 03:23:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648927386148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927386148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off task -c task " "Command: quartus_map --read_settings_files=on --write_settings_files=off task -c task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927386148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648927387268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648927387268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/rtl/task1.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/rtl/task1.v" { { "Info" "ISGN_ENTITY_NAME" "1 task1 " "Found entity 1: task1" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927398906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927398906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ip " "Found entity 1: FIFO_ip" {  } { { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927398906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927398906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/tb/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/tb/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_task1_vlg_tst " "Found entity 1: tb_task1_vlg_tst" {  } { { "../tb/tb.v" "" { Text "F:/data/temp/task/tb/tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927398916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927398916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/rtl/uart_recv.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/rtl/uart_recv.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_recv " "Found entity 1: uart_recv" {  } { { "../rtl/uart_recv.v" "" { Text "F:/data/temp/task/rtl/uart_recv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927398916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927398916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/data/temp/task/rtl/uart_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /data/temp/task/rtl/uart_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "../rtl/uart_send.v" "" { Text "F:/data/temp/task/rtl/uart_send.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927398916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927398916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_red task1.v(28) " "Verilog HDL Implicit Net warning at task1.v(28): created implicit net for \"uart_red\"" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927398916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1 " "Elaborating entity \"task1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648927399024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_recv uart_recv:u_uart_recv " "Elaborating entity \"uart_recv\" for hierarchy \"uart_recv:u_uart_recv\"" {  } { { "../rtl/task1.v" "u_uart_recv" { Text "F:/data/temp/task/rtl/task1.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ip FIFO_ip:FIFO_ip_inst " "Elaborating entity \"FIFO_ip\" for hierarchy \"FIFO_ip:FIFO_ip_inst\"" {  } { { "../rtl/task1.v" "FIFO_ip_inst" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\"" {  } { { "ip/FIFO_ip.v" "scfifo_component" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\"" {  } { { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648927399323 ""}  } { { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648927399323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2431.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2431.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2431 " "Found entity 1: scfifo_2431" {  } { { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927399374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927399374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2431 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated " "Elaborating entity \"scfifo_2431\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_9a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_9a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_9a31 " "Found entity 1: a_dpfifo_9a31" {  } { { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927399403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927399403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_9a31 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo " "Elaborating entity \"a_dpfifo_9a31\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\"" {  } { { "db/scfifo_2431.tdf" "dpfifo" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_u7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_u7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_u7e " "Found entity 1: a_fefifo_u7e" {  } { { "db/a_fefifo_u7e.tdf" "" { Text "F:/data/temp/task/prj/db/a_fefifo_u7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927399424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927399424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_u7e FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state " "Elaborating entity \"a_fefifo_u7e\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state\"" {  } { { "db/a_dpfifo_9a31.tdf" "fifo_state" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eo7 " "Found entity 1: cntr_eo7" {  } { { "db/cntr_eo7.tdf" "" { Text "F:/data/temp/task/prj/db/cntr_eo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927399491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927399491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eo7 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_eo7:count_usedw " "Elaborating entity \"cntr_eo7\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|a_fefifo_u7e:fifo_state\|cntr_eo7:count_usedw\"" {  } { { "db/a_fefifo_u7e.tdf" "count_usedw" { Text "F:/data/temp/task/prj/db/a_fefifo_u7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mkm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mkm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mkm1 " "Found entity 1: altsyncram_mkm1" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927399541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927399541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mkm1 FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram " "Elaborating entity \"altsyncram_mkm1\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\"" {  } { { "db/a_dpfifo_9a31.tdf" "FIFOram" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ob " "Found entity 1: cntr_2ob" {  } { { "db/cntr_2ob.tdf" "" { Text "F:/data/temp/task/prj/db/cntr_2ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648927399591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927399591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ob FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|cntr_2ob:rd_ptr_count " "Elaborating entity \"cntr_2ob\" for hierarchy \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|cntr_2ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_9a31.tdf" "rd_ptr_count" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_send uart_send:u_uart_send " "Elaborating entity \"uart_send\" for hierarchy \"uart_send:u_uart_send\"" {  } { { "../rtl/task1.v" "u_uart_send" { Text "F:/data/temp/task/rtl/task1.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927399601 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[0\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 39 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[1\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 69 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[2\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 99 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[3\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 129 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[4\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 159 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[5\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 189 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[6\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 219 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[7\] " "Synthesized away node \"FIFO_ip:FIFO_ip_inst\|scfifo:scfifo_component\|scfifo_2431:auto_generated\|a_dpfifo_9a31:dpfifo\|altsyncram_mkm1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_mkm1.tdf" "" { Text "F:/data/temp/task/prj/db/altsyncram_mkm1.tdf" 249 2 0 } } { "db/a_dpfifo_9a31.tdf" "" { Text "F:/data/temp/task/prj/db/a_dpfifo_9a31.tdf" 41 2 0 } } { "db/scfifo_2431.tdf" "" { Text "F:/data/temp/task/prj/db/scfifo_2431.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/zhuanyeruanjian/fpgaquartus18/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/FIFO_ip.v" "" { Text "F:/data/temp/task/prj/ip/FIFO_ip.v" 76 0 0 } } { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927399821 "|task1|FIFO_ip:FIFO_ip_inst|scfifo:scfifo_component|scfifo_2431:auto_generated|a_dpfifo_9a31:dpfifo|altsyncram_mkm1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1648927399821 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1648927399821 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[0\] VCC " "Pin \"seg_sel\[0\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[1\] VCC " "Pin \"seg_sel\[1\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[2\] VCC " "Pin \"seg_sel\[2\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_sel[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[3\] VCC " "Pin \"seg_sel\[3\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_sel[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[4\] VCC " "Pin \"seg_sel\[4\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_sel[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_sel\[5\] VCC " "Pin \"seg_sel\[5\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_sel[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[0\] VCC " "Pin \"seg_led\[0\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[1\] VCC " "Pin \"seg_led\[1\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[2\] VCC " "Pin \"seg_led\[2\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[3\] VCC " "Pin \"seg_led\[3\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[4\] VCC " "Pin \"seg_led\[4\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[5\] VCC " "Pin \"seg_led\[5\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[6\] VCC " "Pin \"seg_led\[6\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|seg_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uart_txd VCC " "Pin \"uart_txd\" is stuck at VCC" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648927400001 "|task1|uart_txd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648927400001 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648927400019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648927400199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648927400199 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927400299 "|task1|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "res " "No output dependent on input pin \"res\"" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927400299 "|task1|res"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rxd " "No output dependent on input pin \"uart_rxd\"" {  } { { "../rtl/task1.v" "" { Text "F:/data/temp/task/rtl/task1.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648927400299 "|task1|uart_rxd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648927400299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648927400299 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648927400299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648927400299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648927400309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 03:23:20 2022 " "Processing ended: Sun Apr 03 03:23:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648927400309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648927400309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648927400309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648927400309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1648927401737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648927401737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 03:23:21 2022 " "Processing started: Sun Apr 03 03:23:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648927401737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1648927401737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off task -c task " "Command: quartus_fit --read_settings_files=off --write_settings_files=off task -c task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1648927401737 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1648927402427 ""}
{ "Info" "0" "" "Project  = task" {  } {  } 0 0 "Project  = task" 0 0 "Fitter" 0 0 1648927402427 ""}
{ "Info" "0" "" "Revision = task" {  } {  } 0 0 "Revision = task" 0 0 "Fitter" 0 0 1648927402427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648927402487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648927402487 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "task EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"task\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648927402507 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648927402547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648927402547 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648927402707 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648927403085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648927403085 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648927403085 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648927403085 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/data/temp/task/prj/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648927403085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/data/temp/task/prj/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648927403085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/data/temp/task/prj/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648927403085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/data/temp/task/prj/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648927403085 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/zhuanyeruanjian/fpgaquartus18/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/data/temp/task/prj/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648927403085 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648927403085 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648927403085 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task.sdc " "Synopsys Design Constraints File file not found: 'task.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648927403660 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648927403660 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648927403670 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648927403670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648927403980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648927404000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648927404000 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648927404040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648927404040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648927404266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "F:/data/temp/task/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648927404536 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648927404536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648927404556 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1648927404556 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648927404556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648927404556 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648927404646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648927404656 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648927404776 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648927404776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648927404926 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648927405226 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/data/temp/task/prj/output_files/task.fit.smsg " "Generated suppressed messages file F:/data/temp/task/prj/output_files/task.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648927405426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5631 " "Peak virtual memory: 5631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648927405687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 03:23:25 2022 " "Processing ended: Sun Apr 03 03:23:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648927405687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648927405687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648927405687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648927405687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1648927406789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648927406789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 03:23:26 2022 " "Processing started: Sun Apr 03 03:23:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648927406789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1648927406789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off task -c task " "Command: quartus_asm --read_settings_files=off --write_settings_files=off task -c task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1648927406789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1648927407059 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1648927407309 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1648927407329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648927407459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 03:23:27 2022 " "Processing ended: Sun Apr 03 03:23:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648927407459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648927407459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648927407459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1648927407459 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1648927408039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1648927408720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648927408720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 03:23:28 2022 " "Processing started: Sun Apr 03 03:23:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648927408720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1648927408720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta task -c task " "Command: quartus_sta task -c task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1648927408720 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1648927408890 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1648927409230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1648927409230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648927409296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1648927409296 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "task.sdc " "Synopsys Design Constraints File file not found: 'task.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1648927409426 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648927409426 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1648927409426 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1648927409426 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1648927409426 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1648927409426 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1648927409426 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1648927409436 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1648927409436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409456 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648927409456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1648927409486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1648927409676 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648927409726 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1648927409726 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1648927409726 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1648927409726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409756 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1648927409756 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1648927409846 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1648927409846 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1648927409846 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1648927409846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1648927409859 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648927410179 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1648927410179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648927410219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 03:23:30 2022 " "Processing ended: Sun Apr 03 03:23:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648927410219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648927410219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648927410219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1648927410219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1648927411249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648927411249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 03:23:31 2022 " "Processing started: Sun Apr 03 03:23:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648927411249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648927411249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off task -c task " "Command: quartus_eda --read_settings_files=off --write_settings_files=off task -c task" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1648927411249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1648927411839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task_8_1200mv_85c_slow.vo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task_8_1200mv_85c_slow.vo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927411929 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task_8_1200mv_0c_slow.vo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task_8_1200mv_0c_slow.vo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927411959 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task_min_1200mv_0c_fast.vo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task_min_1200mv_0c_fast.vo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927411979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task.vo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task.vo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927411999 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task_8_1200mv_85c_v_slow.sdo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task_8_1200mv_85c_v_slow.sdo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927412009 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task_8_1200mv_0c_v_slow.sdo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task_8_1200mv_0c_v_slow.sdo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927412019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task_min_1200mv_0c_v_fast.sdo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task_min_1200mv_0c_v_fast.sdo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927412029 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "task_v.sdo F:/data/temp/task/prj/simulation/modelsim/ simulation " "Generated file task_v.sdo in folder \"F:/data/temp/task/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1648927412049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648927412073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 03:23:32 2022 " "Processing ended: Sun Apr 03 03:23:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648927412073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648927412073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648927412073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648927412073 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1648927412693 ""}
