
Kusbegi-Autopilot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b694  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a0  0800b828  0800b828  0001b828  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbc8  0800bbc8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800bbc8  0800bbc8  0001bbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bbd0  0800bbd0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bbd0  0800bbd0  0001bbd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bbd4  0800bbd4  0001bbd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800bbd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  200001e0  0800bdb4  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000814  0800bdb4  00020814  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020da8  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ae3  00000000  00000000  00040fb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001290  00000000  00000000  00044a98  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000010f0  00000000  00000000  00045d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000251e0  00000000  00000000  00046e18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013d1b  00000000  00000000  0006bff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1059  00000000  00000000  0007fd13  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00150d6c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005684  00000000  00000000  00150de8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b80c 	.word	0x0800b80c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b80c 	.word	0x0800b80c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_ldivmod>:
 8000ba8:	b97b      	cbnz	r3, 8000bca <__aeabi_ldivmod+0x22>
 8000baa:	b972      	cbnz	r2, 8000bca <__aeabi_ldivmod+0x22>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bfbe      	ittt	lt
 8000bb0:	2000      	movlt	r0, #0
 8000bb2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000bb6:	e006      	blt.n	8000bc6 <__aeabi_ldivmod+0x1e>
 8000bb8:	bf08      	it	eq
 8000bba:	2800      	cmpeq	r0, #0
 8000bbc:	bf1c      	itt	ne
 8000bbe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000bc2:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc6:	f000 b9bd 	b.w	8000f44 <__aeabi_idiv0>
 8000bca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd2:	2900      	cmp	r1, #0
 8000bd4:	db09      	blt.n	8000bea <__aeabi_ldivmod+0x42>
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	db1a      	blt.n	8000c10 <__aeabi_ldivmod+0x68>
 8000bda:	f000 f84d 	bl	8000c78 <__udivmoddi4>
 8000bde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be6:	b004      	add	sp, #16
 8000be8:	4770      	bx	lr
 8000bea:	4240      	negs	r0, r0
 8000bec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	db1b      	blt.n	8000c2c <__aeabi_ldivmod+0x84>
 8000bf4:	f000 f840 	bl	8000c78 <__udivmoddi4>
 8000bf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c00:	b004      	add	sp, #16
 8000c02:	4240      	negs	r0, r0
 8000c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c08:	4252      	negs	r2, r2
 8000c0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c0e:	4770      	bx	lr
 8000c10:	4252      	negs	r2, r2
 8000c12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c16:	f000 f82f 	bl	8000c78 <__udivmoddi4>
 8000c1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c22:	b004      	add	sp, #16
 8000c24:	4240      	negs	r0, r0
 8000c26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c2a:	4770      	bx	lr
 8000c2c:	4252      	negs	r2, r2
 8000c2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c32:	f000 f821 	bl	8000c78 <__udivmoddi4>
 8000c36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3e:	b004      	add	sp, #16
 8000c40:	4252      	negs	r2, r2
 8000c42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <bmp280_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b089      	sub	sp, #36	; 0x24
 8000f4c:	af02      	add	r7, sp, #8
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4603      	mov	r3, r0
 8000f54:	73fb      	strb	r3, [r7, #15]
 8000f56:	4613      	mov	r3, r2
 8000f58:	73bb      	strb	r3, [r7, #14]
    int8_t rslt;

    rslt = null_ptr_check(dev,huartI2C);
 8000f5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f001 f83d 	bl	8001fdc <null_ptr_check>
 8000f62:	4603      	mov	r3, r0
 8000f64:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (reg_data != NULL))
 8000f66:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d11f      	bne.n	8000fae <bmp280_get_regs+0x66>
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d01c      	beq.n	8000fae <bmp280_get_regs+0x66>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP280_SPI_INTF)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	789b      	ldrb	r3, [r3, #2]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d103      	bne.n	8000f84 <bmp280_get_regs+0x3c>
        {
            reg_addr = reg_addr | 0x80;
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f82:	73fb      	strb	r3, [r7, #15]
        }
        rslt = dev->read(dev->dev_id, reg_addr, reg_data, len,huartI2C);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	685c      	ldr	r4, [r3, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	7858      	ldrb	r0, [r3, #1]
 8000f8c:	7bbb      	ldrb	r3, [r7, #14]
 8000f8e:	b29a      	uxth	r2, r3
 8000f90:	7bf9      	ldrb	r1, [r7, #15]
 8000f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	4613      	mov	r3, r2
 8000f98:	68ba      	ldr	r2, [r7, #8]
 8000f9a:	47a0      	blx	r4
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	75fb      	strb	r3, [r7, #23]

        /* Check for communication error and mask with an internal error code */
        if (rslt != BMP280_OK)
 8000fa0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d004      	beq.n	8000fb2 <bmp280_get_regs+0x6a>
        {
            rslt = BMP280_E_COMM_FAIL;
 8000fa8:	23fc      	movs	r3, #252	; 0xfc
 8000faa:	75fb      	strb	r3, [r7, #23]
        if (rslt != BMP280_OK)
 8000fac:	e001      	b.n	8000fb2 <bmp280_get_regs+0x6a>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8000fae:	23ff      	movs	r3, #255	; 0xff
 8000fb0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8000fb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	371c      	adds	r7, #28
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd90      	pop	{r4, r7, pc}

08000fbe <bmp280_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8000fbe:	b5b0      	push	{r4, r5, r7, lr}
 8000fc0:	b08a      	sub	sp, #40	; 0x28
 8000fc2:	af02      	add	r7, sp, #8
 8000fc4:	60f8      	str	r0, [r7, #12]
 8000fc6:	60b9      	str	r1, [r7, #8]
 8000fc8:	603b      	str	r3, [r7, #0]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint16_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > 4)
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	d901      	bls.n	8000fd8 <bmp280_set_regs+0x1a>
    {
        len = 4;
 8000fd4:	2304      	movs	r3, #4
 8000fd6:	71fb      	strb	r3, [r7, #7]
    }
    rslt = null_ptr_check(dev,huartI2C);
 8000fd8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000fda:	6838      	ldr	r0, [r7, #0]
 8000fdc:	f000 fffe 	bl	8001fdc <null_ptr_check>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	77fb      	strb	r3, [r7, #31]
    if ((rslt == BMP280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 8000fe4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d150      	bne.n	800108e <bmp280_set_regs+0xd0>
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d04d      	beq.n	800108e <bmp280_set_regs+0xd0>
 8000ff2:	68bb      	ldr	r3, [r7, #8]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d04a      	beq.n	800108e <bmp280_set_regs+0xd0>
    {
        if (len != 0)
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d044      	beq.n	8001088 <bmp280_set_regs+0xca>
        {
            temp_buff[0] = reg_data[0];
 8000ffe:	68bb      	ldr	r3, [r7, #8]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	743b      	strb	r3, [r7, #16]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP280_SPI_INTF)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	789b      	ldrb	r3, [r3, #2]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d114      	bne.n	8001036 <bmp280_set_regs+0x78>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800100c:	2300      	movs	r3, #0
 800100e:	76fb      	strb	r3, [r7, #27]
 8001010:	e00d      	b.n	800102e <bmp280_set_regs+0x70>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001012:	7efb      	ldrb	r3, [r7, #27]
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	4413      	add	r3, r2
 8001018:	781a      	ldrb	r2, [r3, #0]
 800101a:	7efb      	ldrb	r3, [r7, #27]
 800101c:	68f9      	ldr	r1, [r7, #12]
 800101e:	440b      	add	r3, r1
 8001020:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001024:	b2d2      	uxtb	r2, r2
 8001026:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001028:	7efb      	ldrb	r3, [r7, #27]
 800102a:	3301      	adds	r3, #1
 800102c:	76fb      	strb	r3, [r7, #27]
 800102e:	7efa      	ldrb	r2, [r7, #27]
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	429a      	cmp	r2, r3
 8001034:	d3ed      	bcc.n	8001012 <bmp280_set_regs+0x54>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d90d      	bls.n	8001058 <bmp280_set_regs+0x9a>
            {
                /* Interleave register address w.r.t data for burst write*/
                interleave_data(reg_addr, temp_buff, reg_data, len);
 800103c:	79fb      	ldrb	r3, [r7, #7]
 800103e:	f107 0110 	add.w	r1, r7, #16
 8001042:	68ba      	ldr	r2, [r7, #8]
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f000 ffea 	bl	800201e <interleave_data>
                temp_len = ((len * 2) - 1);
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	b29b      	uxth	r3, r3
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	b29b      	uxth	r3, r3
 8001052:	3b01      	subs	r3, #1
 8001054:	83bb      	strh	r3, [r7, #28]
 8001056:	e001      	b.n	800105c <bmp280_set_regs+0x9e>
            }
            else
            {
                temp_len = len;
 8001058:	79fb      	ldrb	r3, [r7, #7]
 800105a:	83bb      	strh	r3, [r7, #28]
            }
            rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len,huartI2C);
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	689c      	ldr	r4, [r3, #8]
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	7858      	ldrb	r0, [r3, #1]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	7819      	ldrb	r1, [r3, #0]
 8001068:	8bbd      	ldrh	r5, [r7, #28]
 800106a:	f107 0210 	add.w	r2, r7, #16
 800106e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001070:	9300      	str	r3, [sp, #0]
 8001072:	462b      	mov	r3, r5
 8001074:	47a0      	blx	r4
 8001076:	4603      	mov	r3, r0
 8001078:	77fb      	strb	r3, [r7, #31]

            /* Check for communication error and mask with an internal error code */
            if (rslt != BMP280_OK)
 800107a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d008      	beq.n	8001094 <bmp280_set_regs+0xd6>
            {
                rslt = BMP280_E_COMM_FAIL;
 8001082:	23fc      	movs	r3, #252	; 0xfc
 8001084:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 8001086:	e005      	b.n	8001094 <bmp280_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP280_E_INVALID_LEN;
 8001088:	23fd      	movs	r3, #253	; 0xfd
 800108a:	77fb      	strb	r3, [r7, #31]
        if (len != 0)
 800108c:	e002      	b.n	8001094 <bmp280_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 800108e:	23ff      	movs	r3, #255	; 0xff
 8001090:	77fb      	strb	r3, [r7, #31]
 8001092:	e000      	b.n	8001096 <bmp280_set_regs+0xd8>
        if (len != 0)
 8001094:	bf00      	nop
    }

    return rslt;
 8001096:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3720      	adds	r7, #32
 800109e:	46bd      	mov	sp, r7
 80010a0:	bdb0      	pop	{r4, r5, r7, pc}

080010a2 <bmp280_soft_reset>:

/*!
 * @brief This API triggers the soft reset of the sensor.
 */
int8_t bmp280_soft_reset(const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b086      	sub	sp, #24
 80010a6:	af02      	add	r7, sp, #8
 80010a8:	6078      	str	r0, [r7, #4]
 80010aa:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr = BMP280_SOFT_RESET_ADDR;
 80010ac:	23e0      	movs	r3, #224	; 0xe0
 80010ae:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP280_SOFT_RESET_CMD;
 80010b0:	23b6      	movs	r3, #182	; 0xb6
 80010b2:	737b      	strb	r3, [r7, #13]

    rslt = null_ptr_check(dev,huartI2C);
 80010b4:	6839      	ldr	r1, [r7, #0]
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f000 ff90 	bl	8001fdc <null_ptr_check>
 80010bc:	4603      	mov	r3, r0
 80010be:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 80010c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d10f      	bne.n	80010e8 <bmp280_soft_reset+0x46>
    {
        rslt = bmp280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev,huartI2C);
 80010c8:	f107 010d 	add.w	r1, r7, #13
 80010cc:	f107 000e 	add.w	r0, r7, #14
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2201      	movs	r2, #1
 80010d8:	f7ff ff71 	bl	8000fbe <bmp280_set_regs>
 80010dc:	4603      	mov	r3, r0
 80010de:	73fb      	strb	r3, [r7, #15]

        /* As per the datasheet, startup time is 2 ms. */
        dev->delay_ms(2);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	2002      	movs	r0, #2
 80010e6:	4798      	blx	r3
    }

    return rslt;
 80010e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <bmp280_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp280_init(struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b086      	sub	sp, #24
 80010f8:	af02      	add	r7, sp, #8
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	6039      	str	r1, [r7, #0]
    int8_t rslt;


    /* Maximum number of tries before timeout */
    uint8_t try_count = 5;
 80010fe:	2305      	movs	r3, #5
 8001100:	73bb      	strb	r3, [r7, #14]

    rslt = null_ptr_check(dev,huartI2C);
 8001102:	6839      	ldr	r1, [r7, #0]
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f000 ff69 	bl	8001fdc <null_ptr_check>
 800110a:	4603      	mov	r3, r0
 800110c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BMP280_OK)
 800110e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d154      	bne.n	80011c0 <bmp280_init+0xcc>
    {
        while (try_count)
 8001116:	e031      	b.n	800117c <bmp280_init+0x88>
        {

            rslt = bmp280_get_regs(BMP280_CHIP_ID_ADDR, &dev->chip_id, 1, dev,huartI2C);
 8001118:	6879      	ldr	r1, [r7, #4]
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2201      	movs	r2, #1
 8001122:	20d0      	movs	r0, #208	; 0xd0
 8001124:	f7ff ff10 	bl	8000f48 <bmp280_get_regs>
 8001128:	4603      	mov	r3, r0
 800112a:	73fb      	strb	r3, [r7, #15]


            /* Check for chip id validity */
            if ((rslt == BMP280_OK) &&
 800112c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d11c      	bne.n	800116e <bmp280_init+0x7a>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	781b      	ldrb	r3, [r3, #0]
            if ((rslt == BMP280_OK) &&
 8001138:	2b56      	cmp	r3, #86	; 0x56
 800113a:	d007      	beq.n	800114c <bmp280_init+0x58>
                (dev->chip_id == BMP280_CHIP_ID1 || dev->chip_id == BMP280_CHIP_ID2 || dev->chip_id == BMP280_CHIP_ID3))
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b57      	cmp	r3, #87	; 0x57
 8001142:	d003      	beq.n	800114c <bmp280_init+0x58>
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b58      	cmp	r3, #88	; 0x58
 800114a:	d110      	bne.n	800116e <bmp280_init+0x7a>
            {
                rslt = bmp280_soft_reset(dev,huartI2C);
 800114c:	6839      	ldr	r1, [r7, #0]
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff ffa7 	bl	80010a2 <bmp280_soft_reset>
 8001154:	4603      	mov	r3, r0
 8001156:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP280_OK)
 8001158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d111      	bne.n	8001184 <bmp280_init+0x90>
                {
                    rslt = get_calib_param(dev,huartI2C);
 8001160:	6839      	ldr	r1, [r7, #0]
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f000 ff86 	bl	8002074 <get_calib_param>
 8001168:	4603      	mov	r3, r0
 800116a:	73fb      	strb	r3, [r7, #15]
                }
                break;
 800116c:	e00a      	b.n	8001184 <bmp280_init+0x90>
            }

            /* Wait for 10 ms */
            dev->delay_ms(10);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	200a      	movs	r0, #10
 8001174:	4798      	blx	r3
            --try_count;
 8001176:	7bbb      	ldrb	r3, [r7, #14]
 8001178:	3b01      	subs	r3, #1
 800117a:	73bb      	strb	r3, [r7, #14]
        while (try_count)
 800117c:	7bbb      	ldrb	r3, [r7, #14]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d1ca      	bne.n	8001118 <bmp280_init+0x24>
 8001182:	e000      	b.n	8001186 <bmp280_init+0x92>
                break;
 8001184:	bf00      	nop
        }

        /* Chip id check failed, and timed out */
        if (!try_count)
 8001186:	7bbb      	ldrb	r3, [r7, #14]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d101      	bne.n	8001190 <bmp280_init+0x9c>
        {
            rslt = BMP280_E_DEV_NOT_FOUND;
 800118c:	23fe      	movs	r3, #254	; 0xfe
 800118e:	73fb      	strb	r3, [r7, #15]
        }
        if (rslt == BMP280_OK)
 8001190:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d113      	bne.n	80011c0 <bmp280_init+0xcc>
        {
            /* Set values to default */
            dev->conf.filter = BMP280_FILTER_OFF;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2200      	movs	r2, #0
 800119c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
            dev->conf.os_pres = BMP280_OS_NONE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
            dev->conf.os_temp = BMP280_OS_NONE;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
            dev->conf.odr = BMP280_ODR_0_5_MS;
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
            dev->conf.spi3w_en = BMP280_SPI3_WIRE_DISABLE;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        }
    }


    return rslt;
 80011c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3710      	adds	r7, #16
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <bmp280_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp280_get_config(struct bmp280_config *conf, struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b088      	sub	sp, #32
 80011d0:	af02      	add	r7, sp, #8
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80011d8:	2300      	movs	r3, #0
 80011da:	753b      	strb	r3, [r7, #20]
 80011dc:	2300      	movs	r3, #0
 80011de:	757b      	strb	r3, [r7, #21]

    rslt = null_ptr_check(dev,huartI2C);
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	68b8      	ldr	r0, [r7, #8]
 80011e4:	f000 fefa 	bl	8001fdc <null_ptr_check>
 80011e8:	4603      	mov	r3, r0
 80011ea:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (conf != NULL))
 80011ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d139      	bne.n	8001268 <bmp280_get_config+0x9c>
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d036      	beq.n	8001268 <bmp280_get_config+0x9c>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev,huartI2C);
 80011fa:	f107 0114 	add.w	r1, r7, #20
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	68bb      	ldr	r3, [r7, #8]
 8001204:	2202      	movs	r2, #2
 8001206:	20f4      	movs	r0, #244	; 0xf4
 8001208:	f7ff fe9e 	bl	8000f48 <bmp280_get_regs>
 800120c:	4603      	mov	r3, r0
 800120e:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8001210:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d129      	bne.n	800126c <bmp280_get_config+0xa0>
        {
            conf->os_temp = BMP280_GET_BITS(BMP280_OS_TEMP, temp[0]);
 8001218:	7d3b      	ldrb	r3, [r7, #20]
 800121a:	095b      	lsrs	r3, r3, #5
 800121c:	b2da      	uxtb	r2, r3
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP280_GET_BITS(BMP280_OS_PRES, temp[0]);
 8001222:	7d3b      	ldrb	r3, [r7, #20]
 8001224:	109b      	asrs	r3, r3, #2
 8001226:	b2db      	uxtb	r3, r3
 8001228:	f003 0307 	and.w	r3, r3, #7
 800122c:	b2da      	uxtb	r2, r3
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP280_GET_BITS(BMP280_STANDBY_DURN, temp[1]);
 8001232:	7d7b      	ldrb	r3, [r7, #21]
 8001234:	095b      	lsrs	r3, r3, #5
 8001236:	b2da      	uxtb	r2, r3
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP280_GET_BITS(BMP280_FILTER, temp[1]);
 800123c:	7d7b      	ldrb	r3, [r7, #21]
 800123e:	109b      	asrs	r3, r3, #2
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	b2da      	uxtb	r2, r3
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	70da      	strb	r2, [r3, #3]
            conf->spi3w_en = BMP280_GET_BITS_POS_0(BMP280_SPI3_ENABLE, temp[1]);
 800124c:	7d7b      	ldrb	r3, [r7, #21]
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	b2da      	uxtb	r2, r3
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	711a      	strb	r2, [r3, #4]
            dev->conf = *conf;
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	332c      	adds	r3, #44	; 0x2c
 800125e:	6810      	ldr	r0, [r2, #0]
 8001260:	6018      	str	r0, [r3, #0]
 8001262:	7912      	ldrb	r2, [r2, #4]
 8001264:	711a      	strb	r2, [r3, #4]
        if (rslt == BMP280_OK)
 8001266:	e001      	b.n	800126c <bmp280_get_config+0xa0>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001268:	23ff      	movs	r3, #255	; 0xff
 800126a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800126c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001270:	4618      	mov	r0, r3
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <bmp280_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the temperature and pressure over-sampling configuration,
 * power mode configuration, sleep duration and IIR filter coefficient.
 */
int8_t bmp280_set_config(const struct bmp280_config *conf, struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
    return conf_sensor(BMP280_SLEEP_MODE, conf, dev,huartI2C);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	68ba      	ldr	r2, [r7, #8]
 8001288:	68f9      	ldr	r1, [r7, #12]
 800128a:	2000      	movs	r0, #0
 800128c:	f000 ff94 	bl	80021b8 <conf_sensor>
 8001290:	4603      	mov	r3, r0
}
 8001292:	4618      	mov	r0, r3
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <bmp280_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp280_set_power_mode(uint8_t mode, struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b086      	sub	sp, #24
 800129e:	af00      	add	r7, sp, #0
 80012a0:	4603      	mov	r3, r0
 80012a2:	60b9      	str	r1, [r7, #8]
 80012a4:	607a      	str	r2, [r7, #4]
 80012a6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev,huartI2C);
 80012a8:	6879      	ldr	r1, [r7, #4]
 80012aa:	68b8      	ldr	r0, [r7, #8]
 80012ac:	f000 fe96 	bl	8001fdc <null_ptr_check>
 80012b0:	4603      	mov	r3, r0
 80012b2:	75fb      	strb	r3, [r7, #23]
    if (rslt == BMP280_OK)
 80012b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d109      	bne.n	80012d0 <bmp280_set_power_mode+0x36>
    {
        rslt = conf_sensor(mode, &dev->conf, dev,huartI2C);
 80012bc:	68bb      	ldr	r3, [r7, #8]
 80012be:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80012c2:	7bf8      	ldrb	r0, [r7, #15]
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68ba      	ldr	r2, [r7, #8]
 80012c8:	f000 ff76 	bl	80021b8 <conf_sensor>
 80012cc:	4603      	mov	r3, r0
 80012ce:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80012d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3718      	adds	r7, #24
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <bmp280_get_uncomp_data>:
/*!
 * @brief This API reads the temperature and pressure data registers.
 * It gives the raw temperature and pressure data .
 */
int8_t bmp280_get_uncomp_data(struct bmp280_uncomp_data *uncomp_data, const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af02      	add	r7, sp, #8
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
    int8_t rslt;
    uint8_t temp[6] = { 0 };
 80012e8:	f107 0310 	add.w	r3, r7, #16
 80012ec:	2200      	movs	r2, #0
 80012ee:	601a      	str	r2, [r3, #0]
 80012f0:	809a      	strh	r2, [r3, #4]

    rslt = null_ptr_check(dev,huartI2C);
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	68b8      	ldr	r0, [r7, #8]
 80012f6:	f000 fe71 	bl	8001fdc <null_ptr_check>
 80012fa:	4603      	mov	r3, r0
 80012fc:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (uncomp_data != NULL))
 80012fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d135      	bne.n	8001372 <bmp280_get_uncomp_data+0x96>
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d032      	beq.n	8001372 <bmp280_get_uncomp_data+0x96>
    {
        rslt = bmp280_get_regs(BMP280_PRES_MSB_ADDR, temp, 6, dev,huartI2C);
 800130c:	f107 0110 	add.w	r1, r7, #16
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	2206      	movs	r2, #6
 8001318:	20f7      	movs	r0, #247	; 0xf7
 800131a:	f7ff fe15 	bl	8000f48 <bmp280_get_regs>
 800131e:	4603      	mov	r3, r0
 8001320:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8001322:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d120      	bne.n	800136c <bmp280_get_uncomp_data+0x90>
        {
            uncomp_data->uncomp_press =
                (int32_t) ((((uint32_t) (temp[0])) << 12) | (((uint32_t) (temp[1])) << 4) | ((uint32_t) temp[2] >> 4));
 800132a:	7c3b      	ldrb	r3, [r7, #16]
 800132c:	031a      	lsls	r2, r3, #12
 800132e:	7c7b      	ldrb	r3, [r7, #17]
 8001330:	011b      	lsls	r3, r3, #4
 8001332:	4313      	orrs	r3, r2
 8001334:	7cba      	ldrb	r2, [r7, #18]
 8001336:	0912      	lsrs	r2, r2, #4
 8001338:	b2d2      	uxtb	r2, r2
 800133a:	431a      	orrs	r2, r3
            uncomp_data->uncomp_press =
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	605a      	str	r2, [r3, #4]
            uncomp_data->uncomp_temp =
                (int32_t) ((((int32_t) (temp[3])) << 12) | (((int32_t) (temp[4])) << 4) | (((int32_t) (temp[5])) >> 4));
 8001340:	7cfb      	ldrb	r3, [r7, #19]
 8001342:	031a      	lsls	r2, r3, #12
 8001344:	7d3b      	ldrb	r3, [r7, #20]
 8001346:	011b      	lsls	r3, r3, #4
 8001348:	4313      	orrs	r3, r2
 800134a:	7d7a      	ldrb	r2, [r7, #21]
 800134c:	0912      	lsrs	r2, r2, #4
 800134e:	b2d2      	uxtb	r2, r2
 8001350:	431a      	orrs	r2, r3
            uncomp_data->uncomp_temp =
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	601a      	str	r2, [r3, #0]
            rslt = st_check_boundaries((int32_t)uncomp_data->uncomp_temp, (int32_t)uncomp_data->uncomp_press);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	4619      	mov	r1, r3
 8001360:	4610      	mov	r0, r2
 8001362:	f000 ffed 	bl	8002340 <st_check_boundaries>
 8001366:	4603      	mov	r3, r0
 8001368:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 800136a:	e004      	b.n	8001376 <bmp280_get_uncomp_data+0x9a>
        }
        else
        {
            rslt = BMP280_E_UNCOMP_DATA_CALC;
 800136c:	23f3      	movs	r3, #243	; 0xf3
 800136e:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8001370:	e001      	b.n	8001376 <bmp280_get_uncomp_data+0x9a>
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8001372:	23ff      	movs	r3, #255	; 0xff
 8001374:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001376:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800137a:	4618      	mov	r0, r3
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <bmp280_get_comp_temp_32bit>:
/*!
 * @brief This API is used to get the compensated temperature from
 * uncompensated temperature. This API uses 32 bit integers.
 */
int8_t bmp280_get_comp_temp_32bit(int32_t *comp_temp, int32_t uncomp_temp, struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8001382:	b580      	push	{r7, lr}
 8001384:	b088      	sub	sp, #32
 8001386:	af00      	add	r7, sp, #0
 8001388:	60f8      	str	r0, [r7, #12]
 800138a:	60b9      	str	r1, [r7, #8]
 800138c:	607a      	str	r2, [r7, #4]
 800138e:	603b      	str	r3, [r7, #0]
    int32_t var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev,huartI2C);
 8001390:	6839      	ldr	r1, [r7, #0]
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f000 fe22 	bl	8001fdc <null_ptr_check>
 8001398:	4603      	mov	r3, r0
 800139a:	77fb      	strb	r3, [r7, #31]
    if (rslt == BMP280_OK)
 800139c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d14f      	bne.n	8001444 <bmp280_get_comp_temp_32bit+0xc2>
    {
        var1 =
            ((((uncomp_temp / 8) - ((int32_t) dev->calib_param.dig_t1 << 1))) * ((int32_t) dev->calib_param.dig_t2)) /
 80013a4:	68bb      	ldr	r3, [r7, #8]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	da00      	bge.n	80013ac <bmp280_get_comp_temp_32bit+0x2a>
 80013aa:	3307      	adds	r3, #7
 80013ac:	10db      	asrs	r3, r3, #3
 80013ae:	461a      	mov	r2, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	8a1b      	ldrh	r3, [r3, #16]
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 80013be:	fb02 f303 	mul.w	r3, r2, r3
        var1 =
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	da01      	bge.n	80013ca <bmp280_get_comp_temp_32bit+0x48>
 80013c6:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80013ca:	12db      	asrs	r3, r3, #11
 80013cc:	61bb      	str	r3, [r7, #24]
            2048;
        var2 =
            (((((uncomp_temp / 16) - ((int32_t) dev->calib_param.dig_t1)) *
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	da00      	bge.n	80013d6 <bmp280_get_comp_temp_32bit+0x54>
 80013d4:	330f      	adds	r3, #15
 80013d6:	111b      	asrs	r3, r3, #4
 80013d8:	461a      	mov	r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	8a1b      	ldrh	r3, [r3, #16]
 80013de:	1ad2      	subs	r2, r2, r3
               ((uncomp_temp / 16) - ((int32_t) dev->calib_param.dig_t1))) / 4096) *
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	da00      	bge.n	80013e8 <bmp280_get_comp_temp_32bit+0x66>
 80013e6:	330f      	adds	r3, #15
 80013e8:	111b      	asrs	r3, r3, #4
 80013ea:	4619      	mov	r1, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	8a1b      	ldrh	r3, [r3, #16]
 80013f0:	1acb      	subs	r3, r1, r3
            (((((uncomp_temp / 16) - ((int32_t) dev->calib_param.dig_t1)) *
 80013f2:	fb03 f302 	mul.w	r3, r3, r2
               ((uncomp_temp / 16) - ((int32_t) dev->calib_param.dig_t1))) / 4096) *
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	da01      	bge.n	80013fe <bmp280_get_comp_temp_32bit+0x7c>
 80013fa:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80013fe:	131b      	asrs	r3, r3, #12
 8001400:	461a      	mov	r2, r3
             ((int32_t) dev->calib_param.dig_t3)) /
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
               ((uncomp_temp / 16) - ((int32_t) dev->calib_param.dig_t1))) / 4096) *
 8001408:	fb03 f302 	mul.w	r3, r3, r2
        var2 =
 800140c:	2b00      	cmp	r3, #0
 800140e:	da02      	bge.n	8001416 <bmp280_get_comp_temp_32bit+0x94>
 8001410:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001414:	333f      	adds	r3, #63	; 0x3f
 8001416:	139b      	asrs	r3, r3, #14
 8001418:	617b      	str	r3, [r7, #20]
            16384;
        dev->calib_param.t_fine = var1 + var2;
 800141a:	69ba      	ldr	r2, [r7, #24]
 800141c:	697b      	ldr	r3, [r7, #20]
 800141e:	441a      	add	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
        *comp_temp = (dev->calib_param.t_fine * 5 + 128) / 256;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001428:	4613      	mov	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	4413      	add	r3, r2
 800142e:	3380      	adds	r3, #128	; 0x80
 8001430:	2b00      	cmp	r3, #0
 8001432:	da00      	bge.n	8001436 <bmp280_get_comp_temp_32bit+0xb4>
 8001434:	33ff      	adds	r3, #255	; 0xff
 8001436:	121b      	asrs	r3, r3, #8
 8001438:	461a      	mov	r2, r3
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	601a      	str	r2, [r3, #0]
        rslt = BMP280_OK;
 800143e:	2300      	movs	r3, #0
 8001440:	77fb      	strb	r3, [r7, #31]
 8001442:	e004      	b.n	800144e <bmp280_get_comp_temp_32bit+0xcc>
    }
    else
    {
        *comp_temp = 0;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2200      	movs	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
        rslt = BMP280_E_32BIT_COMP_TEMP;
 800144a:	23f2      	movs	r3, #242	; 0xf2
 800144c:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800144e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3720      	adds	r7, #32
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <bmp280_get_comp_pres_32bit>:
/*!
 * @brief This API is used to get the compensated pressure from
 * uncompensated pressure. This API uses 32 bit integers.
 */
int8_t bmp280_get_comp_pres_32bit(uint32_t *comp_pres, uint32_t uncomp_pres, const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b088      	sub	sp, #32
 800145e:	af00      	add	r7, sp, #0
 8001460:	60f8      	str	r0, [r7, #12]
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	603b      	str	r3, [r7, #0]
    int32_t var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev,huartI2C);
 8001468:	6839      	ldr	r1, [r7, #0]
 800146a:	6878      	ldr	r0, [r7, #4]
 800146c:	f000 fdb6 	bl	8001fdc <null_ptr_check>
 8001470:	4603      	mov	r3, r0
 8001472:	77fb      	strb	r3, [r7, #31]
    if (rslt == BMP280_OK)
 8001474:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001478:	2b00      	cmp	r3, #0
 800147a:	f040 80e2 	bne.w	8001642 <bmp280_get_comp_pres_32bit+0x1e8>
    {
        var1 = (((int32_t) dev->calib_param.t_fine) / 2) - (int32_t) 64000;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001482:	0fda      	lsrs	r2, r3, #31
 8001484:	4413      	add	r3, r2
 8001486:	105b      	asrs	r3, r3, #1
 8001488:	f5a3 437a 	sub.w	r3, r3, #64000	; 0xfa00
 800148c:	61bb      	str	r3, [r7, #24]
        var2 = (((var1 / 4) * (var1 / 4)) / 2048) * ((int32_t) dev->calib_param.dig_p6);
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2b00      	cmp	r3, #0
 8001492:	da00      	bge.n	8001496 <bmp280_get_comp_pres_32bit+0x3c>
 8001494:	3303      	adds	r3, #3
 8001496:	109b      	asrs	r3, r3, #2
 8001498:	461a      	mov	r2, r3
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	2b00      	cmp	r3, #0
 800149e:	da00      	bge.n	80014a2 <bmp280_get_comp_pres_32bit+0x48>
 80014a0:	3303      	adds	r3, #3
 80014a2:	109b      	asrs	r3, r3, #2
 80014a4:	fb03 f302 	mul.w	r3, r3, r2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	da01      	bge.n	80014b0 <bmp280_get_comp_pres_32bit+0x56>
 80014ac:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 80014b0:	12db      	asrs	r3, r3, #11
 80014b2:	461a      	mov	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80014ba:	fb03 f302 	mul.w	r3, r3, r2
 80014be:	617b      	str	r3, [r7, #20]
        var2 = var2 + ((var1 * ((int32_t) dev->calib_param.dig_p5)) * 2);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80014c6:	461a      	mov	r2, r3
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	fb03 f302 	mul.w	r3, r3, r2
 80014ce:	005b      	lsls	r3, r3, #1
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	4413      	add	r3, r2
 80014d4:	617b      	str	r3, [r7, #20]
        var2 = (var2 / 4) + (((int32_t) dev->calib_param.dig_p4) * 65536);
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	da00      	bge.n	80014de <bmp280_get_comp_pres_32bit+0x84>
 80014dc:	3303      	adds	r3, #3
 80014de:	109b      	asrs	r3, r3, #2
 80014e0:	461a      	mov	r2, r3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 80014e8:	041b      	lsls	r3, r3, #16
 80014ea:	4413      	add	r3, r2
 80014ec:	617b      	str	r3, [r7, #20]
        var1 =
            (((dev->calib_param.dig_p3 * (((var1 / 4) * (var1 / 4)) / 8192)) / 8) +
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80014f4:	461a      	mov	r2, r3
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	da00      	bge.n	80014fe <bmp280_get_comp_pres_32bit+0xa4>
 80014fc:	3303      	adds	r3, #3
 80014fe:	109b      	asrs	r3, r3, #2
 8001500:	4619      	mov	r1, r3
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	2b00      	cmp	r3, #0
 8001506:	da00      	bge.n	800150a <bmp280_get_comp_pres_32bit+0xb0>
 8001508:	3303      	adds	r3, #3
 800150a:	109b      	asrs	r3, r3, #2
 800150c:	fb03 f301 	mul.w	r3, r3, r1
 8001510:	2b00      	cmp	r3, #0
 8001512:	da02      	bge.n	800151a <bmp280_get_comp_pres_32bit+0xc0>
 8001514:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8001518:	331f      	adds	r3, #31
 800151a:	135b      	asrs	r3, r3, #13
 800151c:	fb03 f302 	mul.w	r3, r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	da00      	bge.n	8001526 <bmp280_get_comp_pres_32bit+0xcc>
 8001524:	3307      	adds	r3, #7
 8001526:	10db      	asrs	r3, r3, #3
 8001528:	4619      	mov	r1, r3
             ((((int32_t) dev->calib_param.dig_p2) * var1) / 2)) / 262144;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001530:	461a      	mov	r2, r3
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	fb03 f302 	mul.w	r3, r3, r2
 8001538:	0fda      	lsrs	r2, r3, #31
 800153a:	4413      	add	r3, r2
 800153c:	105b      	asrs	r3, r3, #1
            (((dev->calib_param.dig_p3 * (((var1 / 4) * (var1 / 4)) / 8192)) / 8) +
 800153e:	440b      	add	r3, r1
        var1 =
 8001540:	2b00      	cmp	r3, #0
 8001542:	da03      	bge.n	800154c <bmp280_get_comp_pres_32bit+0xf2>
 8001544:	f503 337f 	add.w	r3, r3, #261120	; 0x3fc00
 8001548:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 800154c:	149b      	asrs	r3, r3, #18
 800154e:	61bb      	str	r3, [r7, #24]
        var1 = ((((32768 + var1)) * ((int32_t) dev->calib_param.dig_p1)) / 32768);
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001556:	687a      	ldr	r2, [r7, #4]
 8001558:	8ad2      	ldrh	r2, [r2, #22]
 800155a:	fb02 f303 	mul.w	r3, r2, r3
 800155e:	2b00      	cmp	r3, #0
 8001560:	da02      	bge.n	8001568 <bmp280_get_comp_pres_32bit+0x10e>
 8001562:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001566:	337f      	adds	r3, #127	; 0x7f
 8001568:	13db      	asrs	r3, r3, #15
 800156a:	61bb      	str	r3, [r7, #24]
        *comp_pres = (uint32_t)(((int32_t)(1048576 - uncomp_pres) - (var2 / 4096)) * 3125);
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	2b00      	cmp	r3, #0
 8001570:	da01      	bge.n	8001576 <bmp280_get_comp_pres_32bit+0x11c>
 8001572:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001576:	131b      	asrs	r3, r3, #12
 8001578:	425b      	negs	r3, r3
 800157a:	461a      	mov	r2, r3
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	f640 4235 	movw	r2, #3125	; 0xc35
 8001584:	fb02 f303 	mul.w	r3, r2, r3
 8001588:	f103 4343 	add.w	r3, r3, #3271557120	; 0xc3000000
 800158c:	f503 03a0 	add.w	r3, r3, #5242880	; 0x500000
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	6013      	str	r3, [r2, #0]

        /* Avoid exception caused by division with zero */
        if (var1 != 0)
 8001594:	69bb      	ldr	r3, [r7, #24]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d04e      	beq.n	8001638 <bmp280_get_comp_pres_32bit+0x1de>
        {
            /* Check for overflows against UINT32_MAX/2; if pres is left-shifted by 1 */
            if (*comp_pres < 0x80000000)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	db08      	blt.n	80015b4 <bmp280_get_comp_pres_32bit+0x15a>
            {
                *comp_pres = (*comp_pres << 1) / ((uint32_t) var1);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	005a      	lsls	r2, r3, #1
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fbb2 f2f3 	udiv	r2, r2, r3
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	601a      	str	r2, [r3, #0]
 80015b2:	e007      	b.n	80015c4 <bmp280_get_comp_pres_32bit+0x16a>
            }
            else
            {
                *comp_pres = (*comp_pres / (uint32_t) var1) * 2;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80015be:	005a      	lsls	r2, r3, #1
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	601a      	str	r2, [r3, #0]
            }
            var1 = (((int32_t) dev->calib_param.dig_p9) * ((int32_t) (((*comp_pres / 8) * (*comp_pres / 8)) / 8192))) /
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80015ca:	4619      	mov	r1, r3
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	08db      	lsrs	r3, r3, #3
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	6812      	ldr	r2, [r2, #0]
 80015d6:	08d2      	lsrs	r2, r2, #3
 80015d8:	fb02 f303 	mul.w	r3, r2, r3
 80015dc:	0b5b      	lsrs	r3, r3, #13
 80015de:	fb03 f301 	mul.w	r3, r3, r1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	da01      	bge.n	80015ea <bmp280_get_comp_pres_32bit+0x190>
 80015e6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80015ea:	131b      	asrs	r3, r3, #12
 80015ec:	61bb      	str	r3, [r7, #24]
                   4096;
            var2 = (((int32_t) (*comp_pres / 4)) * ((int32_t) dev->calib_param.dig_p8)) / 8192;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	089b      	lsrs	r3, r3, #2
 80015f4:	461a      	mov	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80015fc:	fb03 f302 	mul.w	r3, r3, r2
 8001600:	2b00      	cmp	r3, #0
 8001602:	da02      	bge.n	800160a <bmp280_get_comp_pres_32bit+0x1b0>
 8001604:	f503 53ff 	add.w	r3, r3, #8160	; 0x1fe0
 8001608:	331f      	adds	r3, #31
 800160a:	135b      	asrs	r3, r3, #13
 800160c:	617b      	str	r3, [r7, #20]
            *comp_pres = (uint32_t) ((int32_t) *comp_pres + ((var1 + var2 + dev->calib_param.dig_p7) / 16));
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4619      	mov	r1, r3
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	4413      	add	r3, r2
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	f9b2 2022 	ldrsh.w	r2, [r2, #34]	; 0x22
 8001620:	4413      	add	r3, r2
 8001622:	2b00      	cmp	r3, #0
 8001624:	da00      	bge.n	8001628 <bmp280_get_comp_pres_32bit+0x1ce>
 8001626:	330f      	adds	r3, #15
 8001628:	111b      	asrs	r3, r3, #4
 800162a:	440b      	add	r3, r1
 800162c:	461a      	mov	r2, r3
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	601a      	str	r2, [r3, #0]
            rslt = BMP280_OK;
 8001632:	2300      	movs	r3, #0
 8001634:	77fb      	strb	r3, [r7, #31]
 8001636:	e004      	b.n	8001642 <bmp280_get_comp_pres_32bit+0x1e8>
        }
        else
        {
            *comp_pres = 0;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2200      	movs	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
            rslt = BMP280_E_32BIT_COMP_PRESS;
 800163e:	23f1      	movs	r3, #241	; 0xf1
 8001640:	77fb      	strb	r3, [r7, #31]
        }
    }

    return rslt;
 8001642:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001646:	4618      	mov	r0, r3
 8001648:	3720      	adds	r7, #32
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <bmp280_get_comp_pres_64bit>:
/*!
 * @brief This API is used to get the compensated pressure from
 * uncompensated pressure. This API uses 64 bit integers.
 */
int8_t bmp280_get_comp_pres_64bit(uint32_t *pressure, uint32_t uncomp_pres, const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8001650:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8001654:	b08c      	sub	sp, #48	; 0x30
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
 800165e:	603b      	str	r3, [r7, #0]
    int64_t var1, var2, p;
    int8_t rslt;

    rslt = null_ptr_check(dev,huartI2C);
 8001660:	6839      	ldr	r1, [r7, #0]
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 fcba 	bl	8001fdc <null_ptr_check>
 8001668:	4603      	mov	r3, r0
 800166a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (rslt == BMP280_OK)
 800166e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001672:	2b00      	cmp	r3, #0
 8001674:	f040 81f7 	bne.w	8001a66 <bmp280_get_comp_pres_64bit+0x416>
    {
        var1 = ((int64_t) (dev->calib_param.t_fine)) - 128000;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167c:	4619      	mov	r1, r3
 800167e:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001682:	f5b1 33fa 	subs.w	r3, r1, #128000	; 0x1f400
 8001686:	f142 34ff 	adc.w	r4, r2, #4294967295
 800168a:	e9c7 3408 	strd	r3, r4, [r7, #32]
        var2 = var1 * var1 * (int64_t) dev->calib_param.dig_p6;
 800168e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001690:	6a3a      	ldr	r2, [r7, #32]
 8001692:	fb02 f203 	mul.w	r2, r2, r3
 8001696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001698:	6a39      	ldr	r1, [r7, #32]
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	441a      	add	r2, r3
 80016a0:	6a39      	ldr	r1, [r7, #32]
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	fba1 3403 	umull	r3, r4, r1, r3
 80016a8:	4422      	add	r2, r4
 80016aa:	4614      	mov	r4, r2
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	f9b2 2020 	ldrsh.w	r2, [r2, #32]
 80016b2:	b211      	sxth	r1, r2
 80016b4:	ea4f 72e1 	mov.w	r2, r1, asr #31
 80016b8:	fb01 f504 	mul.w	r5, r1, r4
 80016bc:	fb03 f002 	mul.w	r0, r3, r2
 80016c0:	4428      	add	r0, r5
 80016c2:	fba3 3401 	umull	r3, r4, r3, r1
 80016c6:	1902      	adds	r2, r0, r4
 80016c8:	4614      	mov	r4, r2
 80016ca:	e9c7 3406 	strd	r3, r4, [r7, #24]
 80016ce:	e9c7 3406 	strd	r3, r4, [r7, #24]
        var2 = var2 + ((var1 * (int64_t) dev->calib_param.dig_p5) * 131072);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80016d8:	b21b      	sxth	r3, r3
 80016da:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80016de:	6a3a      	ldr	r2, [r7, #32]
 80016e0:	fb04 f102 	mul.w	r1, r4, r2
 80016e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016e6:	fb03 f202 	mul.w	r2, r3, r2
 80016ea:	1888      	adds	r0, r1, r2
 80016ec:	6a3a      	ldr	r2, [r7, #32]
 80016ee:	fba2 1203 	umull	r1, r2, r2, r3
 80016f2:	1883      	adds	r3, r0, r2
 80016f4:	461a      	mov	r2, r3
 80016f6:	f04f 0500 	mov.w	r5, #0
 80016fa:	f04f 0600 	mov.w	r6, #0
 80016fe:	0456      	lsls	r6, r2, #17
 8001700:	ea46 36d1 	orr.w	r6, r6, r1, lsr #15
 8001704:	044d      	lsls	r5, r1, #17
 8001706:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800170a:	186b      	adds	r3, r5, r1
 800170c:	eb46 0402 	adc.w	r4, r6, r2
 8001710:	e9c7 3406 	strd	r3, r4, [r7, #24]
        var2 = var2 + (((int64_t) dev->calib_param.dig_p4) * 34359738368);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800171a:	b219      	sxth	r1, r3
 800171c:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001720:	f04f 0500 	mov.w	r5, #0
 8001724:	f04f 0600 	mov.w	r6, #0
 8001728:	00ce      	lsls	r6, r1, #3
 800172a:	2500      	movs	r5, #0
 800172c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001730:	186b      	adds	r3, r5, r1
 8001732:	eb46 0402 	adc.w	r4, r6, r2
 8001736:	e9c7 3406 	strd	r3, r4, [r7, #24]
        var1 = ((var1 * var1 * (int64_t) dev->calib_param.dig_p3) / 256) +
 800173a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173c:	6a3a      	ldr	r2, [r7, #32]
 800173e:	fb02 f203 	mul.w	r2, r2, r3
 8001742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001744:	6a39      	ldr	r1, [r7, #32]
 8001746:	fb01 f303 	mul.w	r3, r1, r3
 800174a:	441a      	add	r2, r3
 800174c:	6a39      	ldr	r1, [r7, #32]
 800174e:	6a3b      	ldr	r3, [r7, #32]
 8001750:	fba1 3403 	umull	r3, r4, r1, r3
 8001754:	4422      	add	r2, r4
 8001756:	4614      	mov	r4, r2
 8001758:	687a      	ldr	r2, [r7, #4]
 800175a:	f9b2 201a 	ldrsh.w	r2, [r2, #26]
 800175e:	b211      	sxth	r1, r2
 8001760:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001764:	fb01 f504 	mul.w	r5, r1, r4
 8001768:	fb03 f002 	mul.w	r0, r3, r2
 800176c:	4428      	add	r0, r5
 800176e:	fba3 3401 	umull	r3, r4, r3, r1
 8001772:	1902      	adds	r2, r0, r4
 8001774:	4614      	mov	r4, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	f174 0200 	sbcs.w	r2, r4, #0
 800177c:	da02      	bge.n	8001784 <bmp280_get_comp_pres_64bit+0x134>
 800177e:	33ff      	adds	r3, #255	; 0xff
 8001780:	f144 0400 	adc.w	r4, r4, #0
 8001784:	f04f 0100 	mov.w	r1, #0
 8001788:	f04f 0200 	mov.w	r2, #0
 800178c:	0a19      	lsrs	r1, r3, #8
 800178e:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001792:	1222      	asrs	r2, r4, #8
 8001794:	460d      	mov	r5, r1
 8001796:	4616      	mov	r6, r2
               ((var1 * (int64_t) dev->calib_param.dig_p2) * 4096);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800179e:	b21b      	sxth	r3, r3
 80017a0:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80017a4:	6a3a      	ldr	r2, [r7, #32]
 80017a6:	fb04 f102 	mul.w	r1, r4, r2
 80017aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017ac:	fb03 f202 	mul.w	r2, r3, r2
 80017b0:	1888      	adds	r0, r1, r2
 80017b2:	6a3a      	ldr	r2, [r7, #32]
 80017b4:	fba2 1203 	umull	r1, r2, r2, r3
 80017b8:	1883      	adds	r3, r0, r2
 80017ba:	461a      	mov	r2, r3
 80017bc:	f04f 0b00 	mov.w	fp, #0
 80017c0:	f04f 0c00 	mov.w	ip, #0
 80017c4:	ea4f 3c02 	mov.w	ip, r2, lsl #12
 80017c8:	ea4c 5c11 	orr.w	ip, ip, r1, lsr #20
 80017cc:	ea4f 3b01 	mov.w	fp, r1, lsl #12
        var1 = ((var1 * var1 * (int64_t) dev->calib_param.dig_p3) / 256) +
 80017d0:	eb1b 0305 	adds.w	r3, fp, r5
 80017d4:	eb4c 0406 	adc.w	r4, ip, r6
 80017d8:	e9c7 3408 	strd	r3, r4, [r7, #32]
        var1 = ((INT64_C(0x800000000000) + var1) * ((int64_t)dev->calib_param.dig_p1)) / 8589934592;
 80017dc:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80017e0:	1c19      	adds	r1, r3, #0
 80017e2:	f544 4200 	adc.w	r2, r4, #32768	; 0x8000
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	8adb      	ldrh	r3, [r3, #22]
 80017ea:	b29b      	uxth	r3, r3
 80017ec:	f04f 0400 	mov.w	r4, #0
 80017f0:	fb03 f502 	mul.w	r5, r3, r2
 80017f4:	fb01 f004 	mul.w	r0, r1, r4
 80017f8:	4428      	add	r0, r5
 80017fa:	fba1 3403 	umull	r3, r4, r1, r3
 80017fe:	1902      	adds	r2, r0, r4
 8001800:	4614      	mov	r4, r2
 8001802:	2b00      	cmp	r3, #0
 8001804:	f174 0200 	sbcs.w	r2, r4, #0
 8001808:	da03      	bge.n	8001812 <bmp280_get_comp_pres_64bit+0x1c2>
 800180a:	f113 33ff 	adds.w	r3, r3, #4294967295
 800180e:	f144 0401 	adc.w	r4, r4, #1
 8001812:	f04f 0100 	mov.w	r1, #0
 8001816:	f04f 0200 	mov.w	r2, #0
 800181a:	1061      	asrs	r1, r4, #1
 800181c:	17e2      	asrs	r2, r4, #31
 800181e:	e9c7 1208 	strd	r1, r2, [r7, #32]
        if (var1 != 0)
 8001822:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001826:	4323      	orrs	r3, r4
 8001828:	f000 8117 	beq.w	8001a5a <bmp280_get_comp_pres_64bit+0x40a>
        {
            p = 1048576 - uncomp_pres;
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 8001832:	f04f 0400 	mov.w	r4, #0
 8001836:	e9c7 3404 	strd	r3, r4, [r7, #16]
            p = (((((p * 2147483648U)) - var2) * 3125) / var1);
 800183a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800183e:	f04f 0300 	mov.w	r3, #0
 8001842:	f04f 0400 	mov.w	r4, #0
 8001846:	07d4      	lsls	r4, r2, #31
 8001848:	ea44 0451 	orr.w	r4, r4, r1, lsr #1
 800184c:	07cb      	lsls	r3, r1, #31
 800184e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001852:	1a5b      	subs	r3, r3, r1
 8001854:	eb64 0402 	sbc.w	r4, r4, r2
 8001858:	461d      	mov	r5, r3
 800185a:	4626      	mov	r6, r4
 800185c:	46ab      	mov	fp, r5
 800185e:	46b4      	mov	ip, r6
 8001860:	eb1b 030b 	adds.w	r3, fp, fp
 8001864:	eb4c 040c 	adc.w	r4, ip, ip
 8001868:	469b      	mov	fp, r3
 800186a:	46a4      	mov	ip, r4
 800186c:	eb1b 0b05 	adds.w	fp, fp, r5
 8001870:	eb4c 0c06 	adc.w	ip, ip, r6
 8001874:	f04f 0100 	mov.w	r1, #0
 8001878:	f04f 0200 	mov.w	r2, #0
 800187c:	ea4f 128c 	mov.w	r2, ip, lsl #6
 8001880:	ea42 629b 	orr.w	r2, r2, fp, lsr #26
 8001884:	ea4f 118b 	mov.w	r1, fp, lsl #6
 8001888:	eb1b 0b01 	adds.w	fp, fp, r1
 800188c:	eb4c 0c02 	adc.w	ip, ip, r2
 8001890:	f04f 0100 	mov.w	r1, #0
 8001894:	f04f 0200 	mov.w	r2, #0
 8001898:	ea4f 028c 	mov.w	r2, ip, lsl #2
 800189c:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
 80018a0:	ea4f 018b 	mov.w	r1, fp, lsl #2
 80018a4:	468b      	mov	fp, r1
 80018a6:	4694      	mov	ip, r2
 80018a8:	eb1b 0b05 	adds.w	fp, fp, r5
 80018ac:	eb4c 0c06 	adc.w	ip, ip, r6
 80018b0:	f04f 0100 	mov.w	r1, #0
 80018b4:	f04f 0200 	mov.w	r2, #0
 80018b8:	ea4f 028c 	mov.w	r2, ip, lsl #2
 80018bc:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
 80018c0:	ea4f 018b 	mov.w	r1, fp, lsl #2
 80018c4:	468b      	mov	fp, r1
 80018c6:	4694      	mov	ip, r2
 80018c8:	eb1b 0005 	adds.w	r0, fp, r5
 80018cc:	eb4c 0106 	adc.w	r1, ip, r6
 80018d0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80018d4:	f7ff f968 	bl	8000ba8 <__aeabi_ldivmod>
 80018d8:	4603      	mov	r3, r0
 80018da:	460c      	mov	r4, r1
 80018dc:	e9c7 3404 	strd	r3, r4, [r7, #16]
            var1 = (((int64_t) dev->calib_param.dig_p9) * (p / 8192) * (p / 8192)) / 33554432;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 80018e6:	b21d      	sxth	r5, r3
 80018e8:	ea4f 76e5 	mov.w	r6, r5, asr #31
 80018ec:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f174 0200 	sbcs.w	r2, r4, #0
 80018f6:	da06      	bge.n	8001906 <bmp280_get_comp_pres_64bit+0x2b6>
 80018f8:	f641 71ff 	movw	r1, #8191	; 0x1fff
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	185b      	adds	r3, r3, r1
 8001902:	eb44 0402 	adc.w	r4, r4, r2
 8001906:	f04f 0100 	mov.w	r1, #0
 800190a:	f04f 0200 	mov.w	r2, #0
 800190e:	0b59      	lsrs	r1, r3, #13
 8001910:	ea41 41c4 	orr.w	r1, r1, r4, lsl #19
 8001914:	1362      	asrs	r2, r4, #13
 8001916:	460b      	mov	r3, r1
 8001918:	4614      	mov	r4, r2
 800191a:	fb03 f106 	mul.w	r1, r3, r6
 800191e:	fb05 f204 	mul.w	r2, r5, r4
 8001922:	1888      	adds	r0, r1, r2
 8001924:	fba5 1203 	umull	r1, r2, r5, r3
 8001928:	1883      	adds	r3, r0, r2
 800192a:	461a      	mov	r2, r3
 800192c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001930:	2b00      	cmp	r3, #0
 8001932:	f174 0000 	sbcs.w	r0, r4, #0
 8001936:	da06      	bge.n	8001946 <bmp280_get_comp_pres_64bit+0x2f6>
 8001938:	f641 75ff 	movw	r5, #8191	; 0x1fff
 800193c:	f04f 0600 	mov.w	r6, #0
 8001940:	195b      	adds	r3, r3, r5
 8001942:	eb44 0406 	adc.w	r4, r4, r6
 8001946:	f04f 0500 	mov.w	r5, #0
 800194a:	f04f 0600 	mov.w	r6, #0
 800194e:	0b5d      	lsrs	r5, r3, #13
 8001950:	ea45 45c4 	orr.w	r5, r5, r4, lsl #19
 8001954:	1366      	asrs	r6, r4, #13
 8001956:	462b      	mov	r3, r5
 8001958:	4634      	mov	r4, r6
 800195a:	fb03 f502 	mul.w	r5, r3, r2
 800195e:	fb01 f004 	mul.w	r0, r1, r4
 8001962:	4428      	add	r0, r5
 8001964:	fba1 3403 	umull	r3, r4, r1, r3
 8001968:	1902      	adds	r2, r0, r4
 800196a:	4614      	mov	r4, r2
 800196c:	2b00      	cmp	r3, #0
 800196e:	f174 0200 	sbcs.w	r2, r4, #0
 8001972:	da06      	bge.n	8001982 <bmp280_get_comp_pres_64bit+0x332>
 8001974:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	185b      	adds	r3, r3, r1
 800197e:	eb44 0402 	adc.w	r4, r4, r2
 8001982:	f04f 0100 	mov.w	r1, #0
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	0e59      	lsrs	r1, r3, #25
 800198c:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 8001990:	1662      	asrs	r2, r4, #25
 8001992:	e9c7 1208 	strd	r1, r2, [r7, #32]
            var2 = (((int64_t) dev->calib_param.dig_p8) * p) / 524288;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800199c:	b21b      	sxth	r3, r3
 800199e:	ea4f 74e3 	mov.w	r4, r3, asr #31
 80019a2:	693a      	ldr	r2, [r7, #16]
 80019a4:	fb04 f102 	mul.w	r1, r4, r2
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	fb03 f202 	mul.w	r2, r3, r2
 80019ae:	440a      	add	r2, r1
 80019b0:	6939      	ldr	r1, [r7, #16]
 80019b2:	fba1 3403 	umull	r3, r4, r1, r3
 80019b6:	4422      	add	r2, r4
 80019b8:	4614      	mov	r4, r2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f174 0200 	sbcs.w	r2, r4, #0
 80019c0:	da05      	bge.n	80019ce <bmp280_get_comp_pres_64bit+0x37e>
 80019c2:	492c      	ldr	r1, [pc, #176]	; (8001a74 <bmp280_get_comp_pres_64bit+0x424>)
 80019c4:	f04f 0200 	mov.w	r2, #0
 80019c8:	185b      	adds	r3, r3, r1
 80019ca:	eb44 0402 	adc.w	r4, r4, r2
 80019ce:	f04f 0100 	mov.w	r1, #0
 80019d2:	f04f 0200 	mov.w	r2, #0
 80019d6:	0cd9      	lsrs	r1, r3, #19
 80019d8:	ea41 3144 	orr.w	r1, r1, r4, lsl #13
 80019dc:	14e2      	asrs	r2, r4, #19
 80019de:	e9c7 1206 	strd	r1, r2, [r7, #24]
            p = ((p + var1 + var2) / 256) + (((int64_t)dev->calib_param.dig_p7) * 16);
 80019e2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80019e6:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80019ea:	18cd      	adds	r5, r1, r3
 80019ec:	eb42 0604 	adc.w	r6, r2, r4
 80019f0:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80019f4:	1959      	adds	r1, r3, r5
 80019f6:	eb44 0206 	adc.w	r2, r4, r6
 80019fa:	460b      	mov	r3, r1
 80019fc:	4614      	mov	r4, r2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	f174 0200 	sbcs.w	r2, r4, #0
 8001a04:	da02      	bge.n	8001a0c <bmp280_get_comp_pres_64bit+0x3bc>
 8001a06:	33ff      	adds	r3, #255	; 0xff
 8001a08:	f144 0400 	adc.w	r4, r4, #0
 8001a0c:	f04f 0100 	mov.w	r1, #0
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	0a19      	lsrs	r1, r3, #8
 8001a16:	ea41 6104 	orr.w	r1, r1, r4, lsl #24
 8001a1a:	1222      	asrs	r2, r4, #8
 8001a1c:	460d      	mov	r5, r1
 8001a1e:	4616      	mov	r6, r2
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001a26:	b219      	sxth	r1, r3
 8001a28:	ea4f 72e1 	mov.w	r2, r1, asr #31
 8001a2c:	f04f 0b00 	mov.w	fp, #0
 8001a30:	f04f 0c00 	mov.w	ip, #0
 8001a34:	ea4f 1c02 	mov.w	ip, r2, lsl #4
 8001a38:	ea4c 7c11 	orr.w	ip, ip, r1, lsr #28
 8001a3c:	ea4f 1b01 	mov.w	fp, r1, lsl #4
 8001a40:	eb1b 0305 	adds.w	r3, fp, r5
 8001a44:	eb4c 0406 	adc.w	r4, ip, r6
 8001a48:	e9c7 3404 	strd	r3, r4, [r7, #16]
            *pressure = (uint32_t)p;
 8001a4c:	693a      	ldr	r2, [r7, #16]
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	601a      	str	r2, [r3, #0]
            rslt = BMP280_OK;
 8001a52:	2300      	movs	r3, #0
 8001a54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001a58:	e005      	b.n	8001a66 <bmp280_get_comp_pres_64bit+0x416>
        }
        else
        {
            *pressure = 0;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
            rslt = BMP280_E_64BIT_COMP_PRESS;
 8001a60:	23f0      	movs	r3, #240	; 0xf0
 8001a62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }
    }

    return rslt;
 8001a66:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3730      	adds	r7, #48	; 0x30
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8001a74:	0007ffff 	.word	0x0007ffff

08001a78 <bmp280_get_comp_temp_double>:
/*!
 * @brief This API is used to get the compensated temperature from
 * uncompensated temperature. This API uses double floating precision.
 */
int8_t bmp280_get_comp_temp_double(double *temperature, int32_t uncomp_temp, struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8001a78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a7c:	b08a      	sub	sp, #40	; 0x28
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	60f8      	str	r0, [r7, #12]
 8001a82:	60b9      	str	r1, [r7, #8]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	603b      	str	r3, [r7, #0]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev,huartI2C);
 8001a88:	6839      	ldr	r1, [r7, #0]
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 faa6 	bl	8001fdc <null_ptr_check>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 8001a96:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	f040 80ac 	bne.w	8001bf8 <bmp280_get_comp_temp_double+0x180>
    {
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001aa0:	68b8      	ldr	r0, [r7, #8]
 8001aa2:	f7fe fd3f 	bl	8000524 <__aeabi_i2d>
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	4b5c      	ldr	r3, [pc, #368]	; (8001c1c <bmp280_get_comp_temp_double+0x1a4>)
 8001aac:	f7fe fece 	bl	800084c <__aeabi_ddiv>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	460c      	mov	r4, r1
 8001ab4:	4625      	mov	r5, r4
 8001ab6:	461c      	mov	r4, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	8a1b      	ldrh	r3, [r3, #16]
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7fe fd21 	bl	8000504 <__aeabi_ui2d>
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	4b56      	ldr	r3, [pc, #344]	; (8001c20 <bmp280_get_comp_temp_double+0x1a8>)
 8001ac8:	f7fe fec0 	bl	800084c <__aeabi_ddiv>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	4629      	mov	r1, r5
 8001ad4:	f7fe fbd8 	bl	8000288 <__aeabi_dsub>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	460c      	mov	r4, r1
 8001adc:	4625      	mov	r5, r4
 8001ade:	461c      	mov	r4, r3
               ((double) dev->calib_param.dig_t2);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7fe fd1c 	bl	8000524 <__aeabi_i2d>
 8001aec:	4602      	mov	r2, r0
 8001aee:	460b      	mov	r3, r1
        var1 = (((double) uncomp_temp) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001af0:	4620      	mov	r0, r4
 8001af2:	4629      	mov	r1, r5
 8001af4:	f7fe fd80 	bl	80005f8 <__aeabi_dmul>
 8001af8:	4603      	mov	r3, r0
 8001afa:	460c      	mov	r4, r1
 8001afc:	e9c7 3406 	strd	r3, r4, [r7, #24]
        var2 =
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001b00:	68b8      	ldr	r0, [r7, #8]
 8001b02:	f7fe fd0f 	bl	8000524 <__aeabi_i2d>
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001b0e:	f7fe fe9d 	bl	800084c <__aeabi_ddiv>
 8001b12:	4603      	mov	r3, r0
 8001b14:	460c      	mov	r4, r1
 8001b16:	4625      	mov	r5, r4
 8001b18:	461c      	mov	r4, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	8a1b      	ldrh	r3, [r3, #16]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7fe fcf0 	bl	8000504 <__aeabi_ui2d>
 8001b24:	f04f 0200 	mov.w	r2, #0
 8001b28:	4b3e      	ldr	r3, [pc, #248]	; (8001c24 <bmp280_get_comp_temp_double+0x1ac>)
 8001b2a:	f7fe fe8f 	bl	800084c <__aeabi_ddiv>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	4620      	mov	r0, r4
 8001b34:	4629      	mov	r1, r5
 8001b36:	f7fe fba7 	bl	8000288 <__aeabi_dsub>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	460c      	mov	r4, r1
 8001b3e:	4625      	mov	r5, r4
 8001b40:	461c      	mov	r4, r3
             (((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001b42:	68b8      	ldr	r0, [r7, #8]
 8001b44:	f7fe fcee 	bl	8000524 <__aeabi_i2d>
 8001b48:	f04f 0200 	mov.w	r2, #0
 8001b4c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8001b50:	f7fe fe7c 	bl	800084c <__aeabi_ddiv>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4690      	mov	r8, r2
 8001b5a:	4699      	mov	r9, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	8a1b      	ldrh	r3, [r3, #16]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7fe fccf 	bl	8000504 <__aeabi_ui2d>
 8001b66:	f04f 0200 	mov.w	r2, #0
 8001b6a:	4b2e      	ldr	r3, [pc, #184]	; (8001c24 <bmp280_get_comp_temp_double+0x1ac>)
 8001b6c:	f7fe fe6e 	bl	800084c <__aeabi_ddiv>
 8001b70:	4602      	mov	r2, r0
 8001b72:	460b      	mov	r3, r1
 8001b74:	4640      	mov	r0, r8
 8001b76:	4649      	mov	r1, r9
 8001b78:	f7fe fb86 	bl	8000288 <__aeabi_dsub>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
            ((((double) uncomp_temp) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001b80:	4620      	mov	r0, r4
 8001b82:	4629      	mov	r1, r5
 8001b84:	f7fe fd38 	bl	80005f8 <__aeabi_dmul>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	460c      	mov	r4, r1
 8001b8c:	4625      	mov	r5, r4
 8001b8e:	461c      	mov	r4, r3
            ((double) dev->calib_param.dig_t3);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fcc4 	bl	8000524 <__aeabi_i2d>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
        var2 =
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	4629      	mov	r1, r5
 8001ba4:	f7fe fd28 	bl	80005f8 <__aeabi_dmul>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	460c      	mov	r4, r1
 8001bac:	e9c7 3404 	strd	r3, r4, [r7, #16]
        dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001bb0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001bb4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bb8:	f7fe fb68 	bl	800028c <__adddf3>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	460c      	mov	r4, r1
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	4621      	mov	r1, r4
 8001bc4:	f7fe ffc8 	bl	8000b58 <__aeabi_d2iz>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	629a      	str	r2, [r3, #40]	; 0x28
        *temperature = ((var1 + var2) / 5120.0);
 8001bce:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001bd2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bd6:	f7fe fb59 	bl	800028c <__adddf3>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	460c      	mov	r4, r1
 8001bde:	4618      	mov	r0, r3
 8001be0:	4621      	mov	r1, r4
 8001be2:	f04f 0200 	mov.w	r2, #0
 8001be6:	4b10      	ldr	r3, [pc, #64]	; (8001c28 <bmp280_get_comp_temp_double+0x1b0>)
 8001be8:	f7fe fe30 	bl	800084c <__aeabi_ddiv>
 8001bec:	4603      	mov	r3, r0
 8001bee:	460c      	mov	r4, r1
 8001bf0:	68fa      	ldr	r2, [r7, #12]
 8001bf2:	e9c2 3400 	strd	r3, r4, [r2]
 8001bf6:	e009      	b.n	8001c0c <bmp280_get_comp_temp_double+0x194>
    }
    else
    {
        *temperature = 0;
 8001bf8:	68fa      	ldr	r2, [r7, #12]
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	f04f 0400 	mov.w	r4, #0
 8001c02:	e9c2 3400 	strd	r3, r4, [r2]
        rslt = BMP280_E_DOUBLE_COMP_TEMP;
 8001c06:	23ef      	movs	r3, #239	; 0xef
 8001c08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 8001c0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3728      	adds	r7, #40	; 0x28
 8001c14:	46bd      	mov	sp, r7
 8001c16:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40d00000 	.word	0x40d00000
 8001c20:	40900000 	.word	0x40900000
 8001c24:	40c00000 	.word	0x40c00000
 8001c28:	40b40000 	.word	0x40b40000
 8001c2c:	00000000 	.word	0x00000000

08001c30 <bmp280_get_comp_pres_double>:
/*!
 * @brief This API is used to get the compensated pressure from
 * uncompensated pressure. This API uses double floating precision.
 */
int8_t bmp280_get_comp_pres_double(double *pressure, uint32_t uncomp_pres, const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8001c30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c34:	b08a      	sub	sp, #40	; 0x28
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	60f8      	str	r0, [r7, #12]
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	607a      	str	r2, [r7, #4]
 8001c3e:	603b      	str	r3, [r7, #0]
    double var1, var2;
    int8_t rslt;

    rslt = null_ptr_check(dev,huartI2C);
 8001c40:	6839      	ldr	r1, [r7, #0]
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 f9ca 	bl	8001fdc <null_ptr_check>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 8001c4e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	f040 81ba 	bne.w	8001fcc <bmp280_get_comp_pres_double+0x39c>
    {
        var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7fe fc61 	bl	8000524 <__aeabi_i2d>
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c6a:	f7fe fdef 	bl	800084c <__aeabi_ddiv>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	460c      	mov	r4, r1
 8001c72:	4618      	mov	r0, r3
 8001c74:	4621      	mov	r1, r4
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	4bc5      	ldr	r3, [pc, #788]	; (8001f90 <bmp280_get_comp_pres_double+0x360>)
 8001c7c:	f7fe fb04 	bl	8000288 <__aeabi_dsub>
 8001c80:	4603      	mov	r3, r0
 8001c82:	460c      	mov	r4, r1
 8001c84:	e9c7 3406 	strd	r3, r4, [r7, #24]
        var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001c88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c8c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c90:	f7fe fcb2 	bl	80005f8 <__aeabi_dmul>
 8001c94:	4603      	mov	r3, r0
 8001c96:	460c      	mov	r4, r1
 8001c98:	4625      	mov	r5, r4
 8001c9a:	461c      	mov	r4, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7fe fc3e 	bl	8000524 <__aeabi_i2d>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	460b      	mov	r3, r1
 8001cac:	4620      	mov	r0, r4
 8001cae:	4629      	mov	r1, r5
 8001cb0:	f7fe fca2 	bl	80005f8 <__aeabi_dmul>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	460c      	mov	r4, r1
 8001cb8:	4618      	mov	r0, r3
 8001cba:	4621      	mov	r1, r4
 8001cbc:	f04f 0200 	mov.w	r2, #0
 8001cc0:	4bb4      	ldr	r3, [pc, #720]	; (8001f94 <bmp280_get_comp_pres_double+0x364>)
 8001cc2:	f7fe fdc3 	bl	800084c <__aeabi_ddiv>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	460c      	mov	r4, r1
 8001cca:	e9c7 3404 	strd	r3, r4, [r7, #16]
        var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f7fe fc25 	bl	8000524 <__aeabi_i2d>
 8001cda:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cde:	f7fe fc8b 	bl	80005f8 <__aeabi_dmul>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	460c      	mov	r4, r1
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	4621      	mov	r1, r4
 8001cea:	4602      	mov	r2, r0
 8001cec:	460b      	mov	r3, r1
 8001cee:	f7fe facd 	bl	800028c <__adddf3>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	460c      	mov	r4, r1
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	4623      	mov	r3, r4
 8001cfa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cfe:	f7fe fac5 	bl	800028c <__adddf3>
 8001d02:	4603      	mov	r3, r0
 8001d04:	460c      	mov	r4, r1
 8001d06:	e9c7 3404 	strd	r3, r4, [r7, #16]
        var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	4ba2      	ldr	r3, [pc, #648]	; (8001f98 <bmp280_get_comp_pres_double+0x368>)
 8001d10:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d14:	f7fe fd9a 	bl	800084c <__aeabi_ddiv>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	460c      	mov	r4, r1
 8001d1c:	4625      	mov	r5, r4
 8001d1e:	461c      	mov	r4, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe fbfc 	bl	8000524 <__aeabi_i2d>
 8001d2c:	f04f 0200 	mov.w	r2, #0
 8001d30:	4b9a      	ldr	r3, [pc, #616]	; (8001f9c <bmp280_get_comp_pres_double+0x36c>)
 8001d32:	f7fe fc61 	bl	80005f8 <__aeabi_dmul>
 8001d36:	4602      	mov	r2, r0
 8001d38:	460b      	mov	r3, r1
 8001d3a:	4620      	mov	r0, r4
 8001d3c:	4629      	mov	r1, r5
 8001d3e:	f7fe faa5 	bl	800028c <__adddf3>
 8001d42:	4603      	mov	r3, r0
 8001d44:	460c      	mov	r4, r1
 8001d46:	e9c7 3404 	strd	r3, r4, [r7, #16]
        var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7fe fbe7 	bl	8000524 <__aeabi_i2d>
 8001d56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d5a:	f7fe fc4d 	bl	80005f8 <__aeabi_dmul>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	460c      	mov	r4, r1
 8001d62:	4618      	mov	r0, r3
 8001d64:	4621      	mov	r1, r4
 8001d66:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d6a:	f7fe fc45 	bl	80005f8 <__aeabi_dmul>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	460c      	mov	r4, r1
 8001d72:	4618      	mov	r0, r3
 8001d74:	4621      	mov	r1, r4
 8001d76:	f04f 0200 	mov.w	r2, #0
 8001d7a:	4b89      	ldr	r3, [pc, #548]	; (8001fa0 <bmp280_get_comp_pres_double+0x370>)
 8001d7c:	f7fe fd66 	bl	800084c <__aeabi_ddiv>
 8001d80:	4603      	mov	r3, r0
 8001d82:	460c      	mov	r4, r1
 8001d84:	4625      	mov	r5, r4
 8001d86:	461c      	mov	r4, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7fe fbc8 	bl	8000524 <__aeabi_i2d>
 8001d94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d98:	f7fe fc2e 	bl	80005f8 <__aeabi_dmul>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4620      	mov	r0, r4
 8001da2:	4629      	mov	r1, r5
 8001da4:	f7fe fa72 	bl	800028c <__adddf3>
 8001da8:	4603      	mov	r3, r0
 8001daa:	460c      	mov	r4, r1
 8001dac:	4618      	mov	r0, r3
 8001dae:	4621      	mov	r1, r4
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	4b7a      	ldr	r3, [pc, #488]	; (8001fa0 <bmp280_get_comp_pres_double+0x370>)
 8001db6:	f7fe fd49 	bl	800084c <__aeabi_ddiv>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	460c      	mov	r4, r1
 8001dbe:	e9c7 3406 	strd	r3, r4, [r7, #24]
               524288.0;
        var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001dc2:	f04f 0200 	mov.w	r2, #0
 8001dc6:	4b73      	ldr	r3, [pc, #460]	; (8001f94 <bmp280_get_comp_pres_double+0x364>)
 8001dc8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001dcc:	f7fe fd3e 	bl	800084c <__aeabi_ddiv>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	460c      	mov	r4, r1
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	4621      	mov	r1, r4
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b71      	ldr	r3, [pc, #452]	; (8001fa4 <bmp280_get_comp_pres_double+0x374>)
 8001dde:	f7fe fa55 	bl	800028c <__adddf3>
 8001de2:	4603      	mov	r3, r0
 8001de4:	460c      	mov	r4, r1
 8001de6:	4625      	mov	r5, r4
 8001de8:	461c      	mov	r4, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	8adb      	ldrh	r3, [r3, #22]
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7fe fb88 	bl	8000504 <__aeabi_ui2d>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	4620      	mov	r0, r4
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	f7fe fbfc 	bl	80005f8 <__aeabi_dmul>
 8001e00:	4603      	mov	r3, r0
 8001e02:	460c      	mov	r4, r1
 8001e04:	e9c7 3406 	strd	r3, r4, [r7, #24]

        *pressure = 1048576.0 - (double)uncomp_pres;
 8001e08:	68b8      	ldr	r0, [r7, #8]
 8001e0a:	f7fe fb7b 	bl	8000504 <__aeabi_ui2d>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	460c      	mov	r4, r1
 8001e12:	461a      	mov	r2, r3
 8001e14:	4623      	mov	r3, r4
 8001e16:	f04f 0000 	mov.w	r0, #0
 8001e1a:	4963      	ldr	r1, [pc, #396]	; (8001fa8 <bmp280_get_comp_pres_double+0x378>)
 8001e1c:	f7fe fa34 	bl	8000288 <__aeabi_dsub>
 8001e20:	4603      	mov	r3, r0
 8001e22:	460c      	mov	r4, r1
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	e9c2 3400 	strd	r3, r4, [r2]
        if (var1 < 0 || var1 > 0)
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	f04f 0300 	mov.w	r3, #0
 8001e32:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e36:	f7fe fe51 	bl	8000adc <__aeabi_dcmplt>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d10b      	bne.n	8001e58 <bmp280_get_comp_pres_double+0x228>
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e4c:	f7fe fe64 	bl	8000b18 <__aeabi_dcmpgt>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 80b0 	beq.w	8001fb8 <bmp280_get_comp_pres_double+0x388>
        {
            *pressure = (*pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	4b52      	ldr	r3, [pc, #328]	; (8001fac <bmp280_get_comp_pres_double+0x37c>)
 8001e64:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001e68:	f7fe fcf0 	bl	800084c <__aeabi_ddiv>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4620      	mov	r0, r4
 8001e72:	4629      	mov	r1, r5
 8001e74:	f7fe fa08 	bl	8000288 <__aeabi_dsub>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	460c      	mov	r4, r1
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	4621      	mov	r1, r4
 8001e80:	a341      	add	r3, pc, #260	; (adr r3, 8001f88 <bmp280_get_comp_pres_double+0x358>)
 8001e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e86:	f7fe fbb7 	bl	80005f8 <__aeabi_dmul>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	460c      	mov	r4, r1
 8001e8e:	4618      	mov	r0, r3
 8001e90:	4621      	mov	r1, r4
 8001e92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e96:	f7fe fcd9 	bl	800084c <__aeabi_ddiv>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	460c      	mov	r4, r1
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	e9c2 3400 	strd	r3, r4, [r2]
            var1 = ((double)dev->calib_param.dig_p9) * (*pressure) * (*pressure) / 2147483648.0;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe fb3a 	bl	8000524 <__aeabi_i2d>
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	4623      	mov	r3, r4
 8001eba:	f7fe fb9d 	bl	80005f8 <__aeabi_dmul>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	460c      	mov	r4, r1
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	4621      	mov	r1, r4
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4623      	mov	r3, r4
 8001ed0:	f7fe fb92 	bl	80005f8 <__aeabi_dmul>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	460c      	mov	r4, r1
 8001ed8:	4618      	mov	r0, r3
 8001eda:	4621      	mov	r1, r4
 8001edc:	f04f 0200 	mov.w	r2, #0
 8001ee0:	4b33      	ldr	r3, [pc, #204]	; (8001fb0 <bmp280_get_comp_pres_double+0x380>)
 8001ee2:	f7fe fcb3 	bl	800084c <__aeabi_ddiv>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	460c      	mov	r4, r1
 8001eea:	e9c7 3406 	strd	r3, r4, [r7, #24]
            var2 = (*pressure) * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fb12 	bl	8000524 <__aeabi_i2d>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4620      	mov	r0, r4
 8001f06:	4629      	mov	r1, r5
 8001f08:	f7fe fb76 	bl	80005f8 <__aeabi_dmul>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	460c      	mov	r4, r1
 8001f10:	4618      	mov	r0, r3
 8001f12:	4621      	mov	r1, r4
 8001f14:	f04f 0200 	mov.w	r2, #0
 8001f18:	4b1e      	ldr	r3, [pc, #120]	; (8001f94 <bmp280_get_comp_pres_double+0x364>)
 8001f1a:	f7fe fc97 	bl	800084c <__aeabi_ddiv>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	460c      	mov	r4, r1
 8001f22:	e9c7 3404 	strd	r3, r4, [r7, #16]
            *pressure = *pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001f2c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f30:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001f34:	f7fe f9aa 	bl	800028c <__adddf3>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4690      	mov	r8, r2
 8001f3e:	4699      	mov	r9, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7fe faec 	bl	8000524 <__aeabi_i2d>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4640      	mov	r0, r8
 8001f52:	4649      	mov	r1, r9
 8001f54:	f7fe f99a 	bl	800028c <__adddf3>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4610      	mov	r0, r2
 8001f5e:	4619      	mov	r1, r3
 8001f60:	f04f 0200 	mov.w	r2, #0
 8001f64:	4b13      	ldr	r3, [pc, #76]	; (8001fb4 <bmp280_get_comp_pres_double+0x384>)
 8001f66:	f7fe fc71 	bl	800084c <__aeabi_ddiv>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4620      	mov	r0, r4
 8001f70:	4629      	mov	r1, r5
 8001f72:	f7fe f98b 	bl	800028c <__adddf3>
 8001f76:	4603      	mov	r3, r0
 8001f78:	460c      	mov	r4, r1
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	e9c2 3400 	strd	r3, r4, [r2]
 8001f80:	e024      	b.n	8001fcc <bmp280_get_comp_pres_double+0x39c>
 8001f82:	bf00      	nop
 8001f84:	f3af 8000 	nop.w
 8001f88:	00000000 	.word	0x00000000
 8001f8c:	40b86a00 	.word	0x40b86a00
 8001f90:	40ef4000 	.word	0x40ef4000
 8001f94:	40e00000 	.word	0x40e00000
 8001f98:	40100000 	.word	0x40100000
 8001f9c:	40f00000 	.word	0x40f00000
 8001fa0:	41200000 	.word	0x41200000
 8001fa4:	3ff00000 	.word	0x3ff00000
 8001fa8:	41300000 	.word	0x41300000
 8001fac:	40b00000 	.word	0x40b00000
 8001fb0:	41e00000 	.word	0x41e00000
 8001fb4:	40300000 	.word	0x40300000
        }
        else
        {
            *pressure = 0;
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	f04f 0300 	mov.w	r3, #0
 8001fbe:	f04f 0400 	mov.w	r4, #0
 8001fc2:	e9c2 3400 	strd	r3, r4, [r2]
            rslt = BMP280_E_DOUBLE_COMP_PRESS;
 8001fc6:	23ee      	movs	r3, #238	; 0xee
 8001fc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
    }

    return rslt;
 8001fcc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3728      	adds	r7, #40	; 0x28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001fda:	bf00      	nop

08001fdc <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b085      	sub	sp, #20
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL))
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d00b      	beq.n	8002004 <null_ptr_check+0x28>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d007      	beq.n	8002004 <null_ptr_check+0x28>
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <null_ptr_check+0x28>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d102      	bne.n	800200a <null_ptr_check+0x2e>
    {
        /* Null-pointer found */
        rslt = BMP280_E_NULL_PTR;
 8002004:	23ff      	movs	r3, #255	; 0xff
 8002006:	73fb      	strb	r3, [r7, #15]
 8002008:	e001      	b.n	800200e <null_ptr_check+0x32>
    }
    else
    {
        rslt = BMP280_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800200e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002012:	4618      	mov	r0, r3
 8002014:	3714      	adds	r7, #20
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 800201e:	b480      	push	{r7}
 8002020:	b087      	sub	sp, #28
 8002022:	af00      	add	r7, sp, #0
 8002024:	60f8      	str	r0, [r7, #12]
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
 800202a:	70fb      	strb	r3, [r7, #3]
    uint8_t index;

    for (index = 1; index < len; index++)
 800202c:	2301      	movs	r3, #1
 800202e:	75fb      	strb	r3, [r7, #23]
 8002030:	e016      	b.n	8002060 <interleave_data+0x42>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8002032:	7dfb      	ldrb	r3, [r7, #23]
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	441a      	add	r2, r3
 8002038:	7dfb      	ldrb	r3, [r7, #23]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	3b01      	subs	r3, #1
 800203e:	68b9      	ldr	r1, [r7, #8]
 8002040:	440b      	add	r3, r1
 8002042:	7812      	ldrb	r2, [r2, #0]
 8002044:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8002046:	7dfb      	ldrb	r3, [r7, #23]
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	441a      	add	r2, r3
 800204c:	7dfb      	ldrb	r3, [r7, #23]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	4619      	mov	r1, r3
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	440b      	add	r3, r1
 8002056:	7812      	ldrb	r2, [r2, #0]
 8002058:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800205a:	7dfb      	ldrb	r3, [r7, #23]
 800205c:	3301      	adds	r3, #1
 800205e:	75fb      	strb	r3, [r7, #23]
 8002060:	7dfa      	ldrb	r2, [r7, #23]
 8002062:	78fb      	ldrb	r3, [r7, #3]
 8002064:	429a      	cmp	r2, r3
 8002066:	d3e4      	bcc.n	8002032 <interleave_data+0x14>
    }
}
 8002068:	bf00      	nop
 800206a:	371c      	adds	r7, #28
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b08c      	sub	sp, #48	; 0x30
 8002078:	af02      	add	r7, sp, #8
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP280_CALIB_DATA_SIZE] = { 0 };
 800207e:	f107 030c 	add.w	r3, r7, #12
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
 8002086:	605a      	str	r2, [r3, #4]
 8002088:	609a      	str	r2, [r3, #8]
 800208a:	60da      	str	r2, [r3, #12]
 800208c:	611a      	str	r2, [r3, #16]
 800208e:	615a      	str	r2, [r3, #20]

    rslt = null_ptr_check(dev,huartI2C);
 8002090:	6839      	ldr	r1, [r7, #0]
 8002092:	6878      	ldr	r0, [r7, #4]
 8002094:	f7ff ffa2 	bl	8001fdc <null_ptr_check>
 8002098:	4603      	mov	r3, r0
 800209a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (rslt == BMP280_OK)
 800209e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f040 8082 	bne.w	80021ac <get_calib_param+0x138>
    {
        rslt = bmp280_get_regs(BMP280_DIG_T1_LSB_ADDR, temp, BMP280_CALIB_DATA_SIZE, dev,huartI2C);
 80020a8:	f107 010c 	add.w	r1, r7, #12
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2218      	movs	r2, #24
 80020b4:	2088      	movs	r0, #136	; 0x88
 80020b6:	f7fe ff47 	bl	8000f48 <bmp280_get_regs>
 80020ba:	4603      	mov	r3, r0
 80020bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (rslt == BMP280_OK)
 80020c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d171      	bne.n	80021ac <get_calib_param+0x138>
        {
            dev->calib_param.dig_t1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_T1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_T1_LSB_POS]));
 80020c8:	7b7b      	ldrb	r3, [r7, #13]
 80020ca:	021b      	lsls	r3, r3, #8
 80020cc:	b21a      	sxth	r2, r3
 80020ce:	7b3b      	ldrb	r3, [r7, #12]
 80020d0:	b21b      	sxth	r3, r3
 80020d2:	4313      	orrs	r3, r2
 80020d4:	b21b      	sxth	r3, r3
 80020d6:	b29a      	uxth	r2, r3
            dev->calib_param.dig_t1 =
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	821a      	strh	r2, [r3, #16]
            dev->calib_param.dig_t2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T2_LSB_POS]));
 80020dc:	7bfb      	ldrb	r3, [r7, #15]
 80020de:	021b      	lsls	r3, r3, #8
 80020e0:	b21a      	sxth	r2, r3
 80020e2:	7bbb      	ldrb	r3, [r7, #14]
 80020e4:	b21b      	sxth	r3, r3
 80020e6:	4313      	orrs	r3, r2
 80020e8:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t2 =
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	825a      	strh	r2, [r3, #18]
            dev->calib_param.dig_t3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_T3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_T3_LSB_POS]));
 80020ee:	7c7b      	ldrb	r3, [r7, #17]
 80020f0:	021b      	lsls	r3, r3, #8
 80020f2:	b21a      	sxth	r2, r3
 80020f4:	7c3b      	ldrb	r3, [r7, #16]
 80020f6:	b21b      	sxth	r3, r3
 80020f8:	4313      	orrs	r3, r2
 80020fa:	b21a      	sxth	r2, r3
            dev->calib_param.dig_t3 =
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	829a      	strh	r2, [r3, #20]
            dev->calib_param.dig_p1 =
                (uint16_t) (((uint16_t) temp[BMP280_DIG_P1_MSB_POS] << 8) | ((uint16_t) temp[BMP280_DIG_P1_LSB_POS]));
 8002100:	7cfb      	ldrb	r3, [r7, #19]
 8002102:	021b      	lsls	r3, r3, #8
 8002104:	b21a      	sxth	r2, r3
 8002106:	7cbb      	ldrb	r3, [r7, #18]
 8002108:	b21b      	sxth	r3, r3
 800210a:	4313      	orrs	r3, r2
 800210c:	b21b      	sxth	r3, r3
 800210e:	b29a      	uxth	r2, r3
            dev->calib_param.dig_p1 =
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	82da      	strh	r2, [r3, #22]
            dev->calib_param.dig_p2 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P2_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P2_LSB_POS]));
 8002114:	7d7b      	ldrb	r3, [r7, #21]
 8002116:	021b      	lsls	r3, r3, #8
 8002118:	b21a      	sxth	r2, r3
 800211a:	7d3b      	ldrb	r3, [r7, #20]
 800211c:	b21b      	sxth	r3, r3
 800211e:	4313      	orrs	r3, r2
 8002120:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p2 =
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	831a      	strh	r2, [r3, #24]
            dev->calib_param.dig_p3 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P3_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P3_LSB_POS]));
 8002126:	7dfb      	ldrb	r3, [r7, #23]
 8002128:	021b      	lsls	r3, r3, #8
 800212a:	b21a      	sxth	r2, r3
 800212c:	7dbb      	ldrb	r3, [r7, #22]
 800212e:	b21b      	sxth	r3, r3
 8002130:	4313      	orrs	r3, r2
 8002132:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p3 =
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	835a      	strh	r2, [r3, #26]
            dev->calib_param.dig_p4 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P4_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P4_LSB_POS]));
 8002138:	7e7b      	ldrb	r3, [r7, #25]
 800213a:	021b      	lsls	r3, r3, #8
 800213c:	b21a      	sxth	r2, r3
 800213e:	7e3b      	ldrb	r3, [r7, #24]
 8002140:	b21b      	sxth	r3, r3
 8002142:	4313      	orrs	r3, r2
 8002144:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p4 =
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	839a      	strh	r2, [r3, #28]
            dev->calib_param.dig_p5 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P5_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P5_LSB_POS]));
 800214a:	7efb      	ldrb	r3, [r7, #27]
 800214c:	021b      	lsls	r3, r3, #8
 800214e:	b21a      	sxth	r2, r3
 8002150:	7ebb      	ldrb	r3, [r7, #26]
 8002152:	b21b      	sxth	r3, r3
 8002154:	4313      	orrs	r3, r2
 8002156:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p5 =
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	83da      	strh	r2, [r3, #30]
            dev->calib_param.dig_p6 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P6_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P6_LSB_POS]));
 800215c:	7f7b      	ldrb	r3, [r7, #29]
 800215e:	021b      	lsls	r3, r3, #8
 8002160:	b21a      	sxth	r2, r3
 8002162:	7f3b      	ldrb	r3, [r7, #28]
 8002164:	b21b      	sxth	r3, r3
 8002166:	4313      	orrs	r3, r2
 8002168:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p6 =
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	841a      	strh	r2, [r3, #32]
            dev->calib_param.dig_p7 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P7_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P7_LSB_POS]));
 800216e:	7ffb      	ldrb	r3, [r7, #31]
 8002170:	021b      	lsls	r3, r3, #8
 8002172:	b21a      	sxth	r2, r3
 8002174:	7fbb      	ldrb	r3, [r7, #30]
 8002176:	b21b      	sxth	r3, r3
 8002178:	4313      	orrs	r3, r2
 800217a:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p7 =
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	845a      	strh	r2, [r3, #34]	; 0x22
            dev->calib_param.dig_p8 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P8_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P8_LSB_POS]));
 8002180:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002184:	021b      	lsls	r3, r3, #8
 8002186:	b21a      	sxth	r2, r3
 8002188:	f897 3020 	ldrb.w	r3, [r7, #32]
 800218c:	b21b      	sxth	r3, r3
 800218e:	4313      	orrs	r3, r2
 8002190:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p8 =
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	849a      	strh	r2, [r3, #36]	; 0x24
            dev->calib_param.dig_p9 =
                (int16_t) (((int16_t) temp[BMP280_DIG_P9_MSB_POS] << 8) | ((int16_t) temp[BMP280_DIG_P9_LSB_POS]));
 8002196:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800219a:	021b      	lsls	r3, r3, #8
 800219c:	b21a      	sxth	r2, r3
 800219e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80021a2:	b21b      	sxth	r3, r3
 80021a4:	4313      	orrs	r3, r2
 80021a6:	b21a      	sxth	r2, r3
            dev->calib_param.dig_p9 =
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	84da      	strh	r2, [r3, #38]	; 0x26
        }
    }

    return rslt;
 80021ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3728      	adds	r7, #40	; 0x28
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp280_config *conf, struct bmp280_dev *dev,I2C_HandleTypeDef *huartI2C)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af02      	add	r7, sp, #8
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
 80021c2:	603b      	str	r3, [r7, #0]
 80021c4:	4603      	mov	r3, r0
 80021c6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 80021c8:	2300      	movs	r3, #0
 80021ca:	753b      	strb	r3, [r7, #20]
 80021cc:	2300      	movs	r3, #0
 80021ce:	757b      	strb	r3, [r7, #21]
    uint8_t reg_addr[2] = { BMP280_CTRL_MEAS_ADDR, BMP280_CONFIG_ADDR };
 80021d0:	4b5a      	ldr	r3, [pc, #360]	; (800233c <conf_sensor+0x184>)
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	823b      	strh	r3, [r7, #16]

    rslt = null_ptr_check(dev,huartI2C);
 80021d6:	6839      	ldr	r1, [r7, #0]
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff feff 	bl	8001fdc <null_ptr_check>
 80021de:	4603      	mov	r3, r0
 80021e0:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BMP280_OK) && (conf != NULL))
 80021e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	f040 809d 	bne.w	8002326 <conf_sensor+0x16e>
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 8099 	beq.w	8002326 <conf_sensor+0x16e>
    {
        rslt = bmp280_get_regs(BMP280_CTRL_MEAS_ADDR, temp, 2, dev,huartI2C);
 80021f4:	f107 0114 	add.w	r1, r7, #20
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	9300      	str	r3, [sp, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2202      	movs	r2, #2
 8002200:	20f4      	movs	r0, #244	; 0xf4
 8002202:	f7fe fea1 	bl	8000f48 <bmp280_get_regs>
 8002206:	4603      	mov	r3, r0
 8002208:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 800220a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800220e:	2b00      	cmp	r3, #0
 8002210:	f040 808c 	bne.w	800232c <conf_sensor+0x174>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp280_soft_reset(dev,huartI2C);
 8002214:	6839      	ldr	r1, [r7, #0]
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f7fe ff43 	bl	80010a2 <bmp280_soft_reset>
 800221c:	4603      	mov	r3, r0
 800221e:	75fb      	strb	r3, [r7, #23]
            if (rslt == BMP280_OK)
 8002220:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002224:	2b00      	cmp	r3, #0
 8002226:	f040 8081 	bne.w	800232c <conf_sensor+0x174>
            {
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_TEMP, conf->os_temp);
 800222a:	7d3b      	ldrb	r3, [r7, #20]
 800222c:	b25b      	sxtb	r3, r3
 800222e:	f003 031f 	and.w	r3, r3, #31
 8002232:	b25a      	sxtb	r2, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	015b      	lsls	r3, r3, #5
 800223a:	b25b      	sxtb	r3, r3
 800223c:	4313      	orrs	r3, r2
 800223e:	b25b      	sxtb	r3, r3
 8002240:	b2db      	uxtb	r3, r3
 8002242:	753b      	strb	r3, [r7, #20]
                temp[0] = BMP280_SET_BITS(temp[0], BMP280_OS_PRES, conf->os_pres);
 8002244:	7d3b      	ldrb	r3, [r7, #20]
 8002246:	b25b      	sxtb	r3, r3
 8002248:	f023 031c 	bic.w	r3, r3, #28
 800224c:	b25a      	sxtb	r2, r3
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	785b      	ldrb	r3, [r3, #1]
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	b25b      	sxtb	r3, r3
 8002256:	f003 031c 	and.w	r3, r3, #28
 800225a:	b25b      	sxtb	r3, r3
 800225c:	4313      	orrs	r3, r2
 800225e:	b25b      	sxtb	r3, r3
 8002260:	b2db      	uxtb	r3, r3
 8002262:	753b      	strb	r3, [r7, #20]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_STANDBY_DURN, conf->odr);
 8002264:	7d7b      	ldrb	r3, [r7, #21]
 8002266:	b25b      	sxtb	r3, r3
 8002268:	f003 031f 	and.w	r3, r3, #31
 800226c:	b25a      	sxtb	r2, r3
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	789b      	ldrb	r3, [r3, #2]
 8002272:	015b      	lsls	r3, r3, #5
 8002274:	b25b      	sxtb	r3, r3
 8002276:	4313      	orrs	r3, r2
 8002278:	b25b      	sxtb	r3, r3
 800227a:	b2db      	uxtb	r3, r3
 800227c:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS(temp[1], BMP280_FILTER, conf->filter);
 800227e:	7d7b      	ldrb	r3, [r7, #21]
 8002280:	b25b      	sxtb	r3, r3
 8002282:	f023 031c 	bic.w	r3, r3, #28
 8002286:	b25a      	sxtb	r2, r3
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	78db      	ldrb	r3, [r3, #3]
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	b25b      	sxtb	r3, r3
 8002290:	f003 031c 	and.w	r3, r3, #28
 8002294:	b25b      	sxtb	r3, r3
 8002296:	4313      	orrs	r3, r2
 8002298:	b25b      	sxtb	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP280_SET_BITS_POS_0(temp[1], BMP280_SPI3_ENABLE, conf->spi3w_en);
 800229e:	7d7b      	ldrb	r3, [r7, #21]
 80022a0:	b25b      	sxtb	r3, r3
 80022a2:	f023 0301 	bic.w	r3, r3, #1
 80022a6:	b25a      	sxtb	r2, r3
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	791b      	ldrb	r3, [r3, #4]
 80022ac:	b25b      	sxtb	r3, r3
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	4313      	orrs	r3, r2
 80022b6:	b25b      	sxtb	r3, r3
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	757b      	strb	r3, [r7, #21]
                rslt = bmp280_set_regs(reg_addr, temp, 2, dev,huartI2C);
 80022bc:	f107 0114 	add.w	r1, r7, #20
 80022c0:	f107 0010 	add.w	r0, r7, #16
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2202      	movs	r2, #2
 80022cc:	f7fe fe77 	bl	8000fbe <bmp280_set_regs>
 80022d0:	4603      	mov	r3, r0
 80022d2:	75fb      	strb	r3, [r7, #23]
                if (rslt == BMP280_OK)
 80022d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d127      	bne.n	800232c <conf_sensor+0x174>
                {
                    dev->conf = *conf;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	332c      	adds	r3, #44	; 0x2c
 80022e2:	6810      	ldr	r0, [r2, #0]
 80022e4:	6018      	str	r0, [r3, #0]
 80022e6:	7912      	ldrb	r2, [r2, #4]
 80022e8:	711a      	strb	r2, [r3, #4]
                    if (mode != BMP280_SLEEP_MODE)
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d01d      	beq.n	800232c <conf_sensor+0x174>
                    {
                        /* Write only the power mode register in a separate write */
                        temp[0] = BMP280_SET_BITS_POS_0(temp[0], BMP280_POWER_MODE, mode);
 80022f0:	7d3b      	ldrb	r3, [r7, #20]
 80022f2:	b25b      	sxtb	r3, r3
 80022f4:	f023 0303 	bic.w	r3, r3, #3
 80022f8:	b25a      	sxtb	r2, r3
 80022fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022fe:	f003 0303 	and.w	r3, r3, #3
 8002302:	b25b      	sxtb	r3, r3
 8002304:	4313      	orrs	r3, r2
 8002306:	b25b      	sxtb	r3, r3
 8002308:	b2db      	uxtb	r3, r3
 800230a:	753b      	strb	r3, [r7, #20]
                        rslt = bmp280_set_regs(reg_addr, temp, 1, dev,huartI2C);
 800230c:	f107 0114 	add.w	r1, r7, #20
 8002310:	f107 0010 	add.w	r0, r7, #16
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	9300      	str	r3, [sp, #0]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f7fe fe4f 	bl	8000fbe <bmp280_set_regs>
 8002320:	4603      	mov	r3, r0
 8002322:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP280_OK)
 8002324:	e002      	b.n	800232c <conf_sensor+0x174>
            }
        }
    }
    else
    {
        rslt = BMP280_E_NULL_PTR;
 8002326:	23ff      	movs	r3, #255	; 0xff
 8002328:	75fb      	strb	r3, [r7, #23]
 800232a:	e000      	b.n	800232e <conf_sensor+0x176>
        if (rslt == BMP280_OK)
 800232c:	bf00      	nop
    }

    return rslt;
 800232e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002332:	4618      	mov	r0, r3
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	0800b828 	.word	0x0800b828

08002340 <st_check_boundaries>:

/*!
 * @This internal API checks whether the uncompensated temperature and pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 800234a:	2300      	movs	r3, #0
 800234c:	73fb      	strb	r3, [r7, #15]

    /* check UT and UP for valid range */
    if ((utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX) &&
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	dd03      	ble.n	800235c <st_check_boundaries+0x1c>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	4a15      	ldr	r2, [pc, #84]	; (80023ac <st_check_boundaries+0x6c>)
 8002358:	4293      	cmp	r3, r2
 800235a:	dd09      	ble.n	8002370 <st_check_boundaries+0x30>
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	2b00      	cmp	r3, #0
 8002360:	dd03      	ble.n	800236a <st_check_boundaries+0x2a>
        (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX))
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	4a11      	ldr	r2, [pc, #68]	; (80023ac <st_check_boundaries+0x6c>)
 8002366:	4293      	cmp	r3, r2
 8002368:	dd02      	ble.n	8002370 <st_check_boundaries+0x30>
    {
        rslt = BMP280_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 800236a:	23f4      	movs	r3, #244	; 0xf4
 800236c:	73fb      	strb	r3, [r7, #15]
 800236e:	e015      	b.n	800239c <st_check_boundaries+0x5c>
    }
    else if (utemperature <= BMP280_ST_ADC_T_MIN || utemperature >= BMP280_ST_ADC_T_MAX)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2b00      	cmp	r3, #0
 8002374:	dd03      	ble.n	800237e <st_check_boundaries+0x3e>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a0c      	ldr	r2, [pc, #48]	; (80023ac <st_check_boundaries+0x6c>)
 800237a:	4293      	cmp	r3, r2
 800237c:	dd02      	ble.n	8002384 <st_check_boundaries+0x44>
    {
        rslt = BMP280_E_UNCOMP_TEMP_RANGE;
 800237e:	23f6      	movs	r3, #246	; 0xf6
 8002380:	73fb      	strb	r3, [r7, #15]
 8002382:	e00b      	b.n	800239c <st_check_boundaries+0x5c>
    }
    else if (upressure <= BMP280_ST_ADC_P_MIN || upressure >= BMP280_ST_ADC_P_MAX)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	dd03      	ble.n	8002392 <st_check_boundaries+0x52>
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	4a07      	ldr	r2, [pc, #28]	; (80023ac <st_check_boundaries+0x6c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	dd02      	ble.n	8002398 <st_check_boundaries+0x58>
    {
        rslt = BMP280_E_UNCOMP_PRES_RANGE;
 8002392:	23f5      	movs	r3, #245	; 0xf5
 8002394:	73fb      	strb	r3, [r7, #15]
 8002396:	e001      	b.n	800239c <st_check_boundaries+0x5c>
    }
    else
    {
        rslt = BMP280_OK;
 8002398:	2300      	movs	r3, #0
 800239a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800239c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3714      	adds	r7, #20
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	000fffef 	.word	0x000fffef

080023b0 <reset_Buffer>:
 */


#include <drivers/BNO055/BNO055.h>

void reset_Buffer(void){
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
	buffer[0] = 0;
 80023b4:	4b0f      	ldr	r3, [pc, #60]	; (80023f4 <reset_Buffer+0x44>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	701a      	strb	r2, [r3, #0]
	buffer[1] = 0;
 80023ba:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <reset_Buffer+0x44>)
 80023bc:	2200      	movs	r2, #0
 80023be:	705a      	strb	r2, [r3, #1]
	buffer[2] = 0;
 80023c0:	4b0c      	ldr	r3, [pc, #48]	; (80023f4 <reset_Buffer+0x44>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	709a      	strb	r2, [r3, #2]
	buffer[3] = 0;
 80023c6:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <reset_Buffer+0x44>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	70da      	strb	r2, [r3, #3]
	buffer[4] = 0;
 80023cc:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <reset_Buffer+0x44>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	711a      	strb	r2, [r3, #4]
	buffer[5] = 0;
 80023d2:	4b08      	ldr	r3, [pc, #32]	; (80023f4 <reset_Buffer+0x44>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	715a      	strb	r2, [r3, #5]
	buffer[6] = 0;
 80023d8:	4b06      	ldr	r3, [pc, #24]	; (80023f4 <reset_Buffer+0x44>)
 80023da:	2200      	movs	r2, #0
 80023dc:	719a      	strb	r2, [r3, #6]
	buffer[7] = 0;
 80023de:	4b05      	ldr	r3, [pc, #20]	; (80023f4 <reset_Buffer+0x44>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	71da      	strb	r2, [r3, #7]
	buffer[8] = 0;
 80023e4:	4b03      	ldr	r3, [pc, #12]	; (80023f4 <reset_Buffer+0x44>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	721a      	strb	r2, [r3, #8]
}
 80023ea:	bf00      	nop
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	20000218 	.word	0x20000218

080023f8 <BNO055_Chip_ID_Check>:

int8_t BNO055_Chip_ID_Check(I2C_HandleTypeDef *huart) {
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
	uint8_t chip_id;
	int8_t rslt;
	reset_Buffer();
 8002400:	f7ff ffd6 	bl	80023b0 <reset_Buffer>
	rslt = read8(huart, BNO055_READ_ADDR, BNO055_CHIP_ID_ADDR, &chip_id);
 8002404:	f107 030e 	add.w	r3, r7, #14
 8002408:	2200      	movs	r2, #0
 800240a:	2151      	movs	r1, #81	; 0x51
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f002 fb77 	bl	8004b00 <read8>
 8002412:	4603      	mov	r3, r0
 8002414:	73fb      	strb	r3, [r7, #15]
	if (rslt == HAL_OK) {
 8002416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d107      	bne.n	800242e <BNO055_Chip_ID_Check+0x36>
		if (chip_id == BNO055_ID) {
 800241e:	7bbb      	ldrb	r3, [r7, #14]
 8002420:	2ba0      	cmp	r3, #160	; 0xa0
 8002422:	d101      	bne.n	8002428 <BNO055_Chip_ID_Check+0x30>
			return BNO055_OK;
 8002424:	2300      	movs	r3, #0
 8002426:	e004      	b.n	8002432 <BNO055_Chip_ID_Check+0x3a>
		} else
			return BNO055_E_DEV_NOT_FOUND;
 8002428:	f06f 0312 	mvn.w	r3, #18
 800242c:	e001      	b.n	8002432 <BNO055_Chip_ID_Check+0x3a>
	} else{
		return rslt;
 800242e:	f997 300f 	ldrsb.w	r3, [r7, #15]
	}


}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <BNO055_Init>:

int8_t BNO055_Init(I2C_HandleTypeDef *huart, bno055_opmode_t mode,uint8_t delay_time) {
 800243a:	b580      	push	{r7, lr}
 800243c:	b084      	sub	sp, #16
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
 8002442:	460b      	mov	r3, r1
 8002444:	70fb      	strb	r3, [r7, #3]
 8002446:	4613      	mov	r3, r2
 8002448:	70bb      	strb	r3, [r7, #2]
	int8_t rslt;
	rslt = BNO055_Chip_ID_Check(huart);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7ff ffd4 	bl	80023f8 <BNO055_Chip_ID_Check>
 8002450:	4603      	mov	r3, r0
 8002452:	73fb      	strb	r3, [r7, #15]
	if (rslt != BNO055_OK) {
 8002454:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d002      	beq.n	8002462 <BNO055_Init+0x28>
		return rslt;
 800245c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002460:	e00c      	b.n	800247c <BNO055_Init+0x42>
	}

	//TODO: Add counter to count try. and try 5 times
	rslt = BNO055_SetMode(huart, mode);
 8002462:	78fb      	ldrb	r3, [r7, #3]
 8002464:	4619      	mov	r1, r3
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f000 fc96 	bl	8002d98 <BNO055_SetMode>
 800246c:	4603      	mov	r3, r0
 800246e:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(delay_time);
 8002470:	78bb      	ldrb	r3, [r7, #2]
 8002472:	4618      	mov	r0, r3
 8002474:	f003 fa8e 	bl	8005994 <HAL_Delay>
	return rslt;
 8002478:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800247c:	4618      	mov	r0, r3
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <BNO055_Read_Eul>:
	}
	return rslt;
}

//Reading Raw Data from BNO055
int8_t BNO055_Read_Eul(I2C_HandleTypeDef *huart,float *eulerXYZ) {
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t temp;
	rslt = BNO055_Chip_ID_Check(huart);
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f7ff ffb2 	bl	80023f8 <BNO055_Chip_ID_Check>
 8002494:	4603      	mov	r3, r0
 8002496:	73fb      	strb	r3, [r7, #15]
	if (rslt != BNO055_OK) {
 8002498:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d002      	beq.n	80024a6 <BNO055_Read_Eul+0x22>
		return rslt;
 80024a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024a4:	e0bf      	b.n	8002626 <BNO055_Read_Eul+0x1a2>
	}

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_EUL_DATA_x_LSB_ADDR, &temp);
 80024a6:	f107 030e 	add.w	r3, r7, #14
 80024aa:	221a      	movs	r2, #26
 80024ac:	2151      	movs	r1, #81	; 0x51
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f002 fb26 	bl	8004b00 <read8>
 80024b4:	4603      	mov	r3, r0
 80024b6:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 80024b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d002      	beq.n	80024c6 <BNO055_Read_Eul+0x42>
		return rslt;
 80024c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024c4:	e0af      	b.n	8002626 <BNO055_Read_Eul+0x1a2>
	buffer[1] = temp;
 80024c6:	7bba      	ldrb	r2, [r7, #14]
 80024c8:	4b59      	ldr	r3, [pc, #356]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 80024ca:	705a      	strb	r2, [r3, #1]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_EUL_DATA_x_MSB_ADDR, &temp);
 80024cc:	f107 030e 	add.w	r3, r7, #14
 80024d0:	221b      	movs	r2, #27
 80024d2:	2151      	movs	r1, #81	; 0x51
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f002 fb13 	bl	8004b00 <read8>
 80024da:	4603      	mov	r3, r0
 80024dc:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 80024de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d002      	beq.n	80024ec <BNO055_Read_Eul+0x68>
		return rslt;
 80024e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024ea:	e09c      	b.n	8002626 <BNO055_Read_Eul+0x1a2>
	buffer[2] = temp;
 80024ec:	7bba      	ldrb	r2, [r7, #14]
 80024ee:	4b50      	ldr	r3, [pc, #320]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 80024f0:	709a      	strb	r2, [r3, #2]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_EUL_DATA_y_LSB_ADDR, &temp);
 80024f2:	f107 030e 	add.w	r3, r7, #14
 80024f6:	221c      	movs	r2, #28
 80024f8:	2151      	movs	r1, #81	; 0x51
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f002 fb00 	bl	8004b00 <read8>
 8002500:	4603      	mov	r3, r0
 8002502:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002504:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d002      	beq.n	8002512 <BNO055_Read_Eul+0x8e>
		return rslt;
 800250c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002510:	e089      	b.n	8002626 <BNO055_Read_Eul+0x1a2>
	buffer[3] = temp;
 8002512:	7bba      	ldrb	r2, [r7, #14]
 8002514:	4b46      	ldr	r3, [pc, #280]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 8002516:	70da      	strb	r2, [r3, #3]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_EUL_DATA_y_MSB_ADDR, &temp);
 8002518:	f107 030e 	add.w	r3, r7, #14
 800251c:	221d      	movs	r2, #29
 800251e:	2151      	movs	r1, #81	; 0x51
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f002 faed 	bl	8004b00 <read8>
 8002526:	4603      	mov	r3, r0
 8002528:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 800252a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d002      	beq.n	8002538 <BNO055_Read_Eul+0xb4>
		return rslt;
 8002532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002536:	e076      	b.n	8002626 <BNO055_Read_Eul+0x1a2>
	buffer[4] = temp;
 8002538:	7bba      	ldrb	r2, [r7, #14]
 800253a:	4b3d      	ldr	r3, [pc, #244]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 800253c:	711a      	strb	r2, [r3, #4]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_EUL_DATA_z_LSB_ADDR, &temp);
 800253e:	f107 030e 	add.w	r3, r7, #14
 8002542:	221e      	movs	r2, #30
 8002544:	2151      	movs	r1, #81	; 0x51
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f002 fada 	bl	8004b00 <read8>
 800254c:	4603      	mov	r3, r0
 800254e:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <BNO055_Read_Eul+0xda>
		return rslt;
 8002558:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800255c:	e063      	b.n	8002626 <BNO055_Read_Eul+0x1a2>
	buffer[5] = temp;
 800255e:	7bba      	ldrb	r2, [r7, #14]
 8002560:	4b33      	ldr	r3, [pc, #204]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 8002562:	715a      	strb	r2, [r3, #5]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_EUL_DATA_z_MSB_ADDR, &temp);
 8002564:	f107 030e 	add.w	r3, r7, #14
 8002568:	221f      	movs	r2, #31
 800256a:	2151      	movs	r1, #81	; 0x51
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f002 fac7 	bl	8004b00 <read8>
 8002572:	4603      	mov	r3, r0
 8002574:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d002      	beq.n	8002584 <BNO055_Read_Eul+0x100>
		return rslt;
 800257e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002582:	e050      	b.n	8002626 <BNO055_Read_Eul+0x1a2>
	buffer[6] = temp;
 8002584:	7bba      	ldrb	r2, [r7, #14]
 8002586:	4b2a      	ldr	r3, [pc, #168]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 8002588:	719a      	strb	r2, [r3, #6]

	data_read[0] = (buffer[1]) | ((buffer[2]) << 8);
 800258a:	4b29      	ldr	r3, [pc, #164]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 800258c:	785b      	ldrb	r3, [r3, #1]
 800258e:	b21a      	sxth	r2, r3
 8002590:	4b27      	ldr	r3, [pc, #156]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 8002592:	789b      	ldrb	r3, [r3, #2]
 8002594:	021b      	lsls	r3, r3, #8
 8002596:	b21b      	sxth	r3, r3
 8002598:	4313      	orrs	r3, r2
 800259a:	b21a      	sxth	r2, r3
 800259c:	4b25      	ldr	r3, [pc, #148]	; (8002634 <BNO055_Read_Eul+0x1b0>)
 800259e:	801a      	strh	r2, [r3, #0]
	data_read[1] = (buffer[3]) | ((buffer[4]) << 8);
 80025a0:	4b23      	ldr	r3, [pc, #140]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 80025a2:	78db      	ldrb	r3, [r3, #3]
 80025a4:	b21a      	sxth	r2, r3
 80025a6:	4b22      	ldr	r3, [pc, #136]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 80025a8:	791b      	ldrb	r3, [r3, #4]
 80025aa:	021b      	lsls	r3, r3, #8
 80025ac:	b21b      	sxth	r3, r3
 80025ae:	4313      	orrs	r3, r2
 80025b0:	b21a      	sxth	r2, r3
 80025b2:	4b20      	ldr	r3, [pc, #128]	; (8002634 <BNO055_Read_Eul+0x1b0>)
 80025b4:	805a      	strh	r2, [r3, #2]
	data_read[2] = (buffer[5]) | ((buffer[6]) << 8);
 80025b6:	4b1e      	ldr	r3, [pc, #120]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 80025b8:	795b      	ldrb	r3, [r3, #5]
 80025ba:	b21a      	sxth	r2, r3
 80025bc:	4b1c      	ldr	r3, [pc, #112]	; (8002630 <BNO055_Read_Eul+0x1ac>)
 80025be:	799b      	ldrb	r3, [r3, #6]
 80025c0:	021b      	lsls	r3, r3, #8
 80025c2:	b21b      	sxth	r3, r3
 80025c4:	4313      	orrs	r3, r2
 80025c6:	b21a      	sxth	r2, r3
 80025c8:	4b1a      	ldr	r3, [pc, #104]	; (8002634 <BNO055_Read_Eul+0x1b0>)
 80025ca:	809a      	strh	r2, [r3, #4]

	eulerXYZ[0] = ((float) data_read[0]) / 16.0;
 80025cc:	4b19      	ldr	r3, [pc, #100]	; (8002634 <BNO055_Read_Eul+0x1b0>)
 80025ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80025d2:	ee07 3a90 	vmov	s15, r3
 80025d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025da:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80025de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	edc3 7a00 	vstr	s15, [r3]
	eulerXYZ[1] = (float) data_read[1] / 16.0;
 80025e8:	4b12      	ldr	r3, [pc, #72]	; (8002634 <BNO055_Read_Eul+0x1b0>)
 80025ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80025ee:	ee07 3a90 	vmov	s15, r3
 80025f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	3304      	adds	r3, #4
 80025fa:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 80025fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002602:	edc3 7a00 	vstr	s15, [r3]
	eulerXYZ[2] = (float) data_read[2] / 16.0;
 8002606:	4b0b      	ldr	r3, [pc, #44]	; (8002634 <BNO055_Read_Eul+0x1b0>)
 8002608:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800260c:	ee07 3a90 	vmov	s15, r3
 8002610:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	3308      	adds	r3, #8
 8002618:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800261c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002620:	edc3 7a00 	vstr	s15, [r3]

	return BNO055_OK;
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20000218 	.word	0x20000218
 8002634:	20000208 	.word	0x20000208

08002638 <BNO055_Read_Qua>:

int8_t BNO055_Read_Qua(I2C_HandleTypeDef *huart,float *quaternionWXYZ) {
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t temp;
	rslt = BNO055_Chip_ID_Check(huart);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f7ff fed8 	bl	80023f8 <BNO055_Chip_ID_Check>
 8002648:	4603      	mov	r3, r0
 800264a:	73fb      	strb	r3, [r7, #15]
	if (rslt != BNO055_OK) {
 800264c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d002      	beq.n	800265a <BNO055_Read_Qua+0x22>
		return rslt;
 8002654:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002658:	e0ff      	b.n	800285a <BNO055_Read_Qua+0x222>
	}

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_W_LSB_ADDR, &temp);
 800265a:	f107 030e 	add.w	r3, r7, #14
 800265e:	2220      	movs	r2, #32
 8002660:	2151      	movs	r1, #81	; 0x51
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f002 fa4c 	bl	8004b00 <read8>
 8002668:	4603      	mov	r3, r0
 800266a:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 800266c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d002      	beq.n	800267a <BNO055_Read_Qua+0x42>
		return rslt;
 8002674:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002678:	e0ef      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[1] = temp;
 800267a:	7bba      	ldrb	r2, [r7, #14]
 800267c:	4b79      	ldr	r3, [pc, #484]	; (8002864 <BNO055_Read_Qua+0x22c>)
 800267e:	705a      	strb	r2, [r3, #1]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_W_MSB_ADDR, &temp);
 8002680:	f107 030e 	add.w	r3, r7, #14
 8002684:	2221      	movs	r2, #33	; 0x21
 8002686:	2151      	movs	r1, #81	; 0x51
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f002 fa39 	bl	8004b00 <read8>
 800268e:	4603      	mov	r3, r0
 8002690:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <BNO055_Read_Qua+0x68>
		return rslt;
 800269a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800269e:	e0dc      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[2] = temp;
 80026a0:	7bba      	ldrb	r2, [r7, #14]
 80026a2:	4b70      	ldr	r3, [pc, #448]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80026a4:	709a      	strb	r2, [r3, #2]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_X_LSB_ADDR, &temp);
 80026a6:	f107 030e 	add.w	r3, r7, #14
 80026aa:	2222      	movs	r2, #34	; 0x22
 80026ac:	2151      	movs	r1, #81	; 0x51
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f002 fa26 	bl	8004b00 <read8>
 80026b4:	4603      	mov	r3, r0
 80026b6:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 80026b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d002      	beq.n	80026c6 <BNO055_Read_Qua+0x8e>
		return rslt;
 80026c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c4:	e0c9      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[3] = temp;
 80026c6:	7bba      	ldrb	r2, [r7, #14]
 80026c8:	4b66      	ldr	r3, [pc, #408]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80026ca:	70da      	strb	r2, [r3, #3]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_X_MSB_ADDR, &temp);
 80026cc:	f107 030e 	add.w	r3, r7, #14
 80026d0:	2223      	movs	r2, #35	; 0x23
 80026d2:	2151      	movs	r1, #81	; 0x51
 80026d4:	6878      	ldr	r0, [r7, #4]
 80026d6:	f002 fa13 	bl	8004b00 <read8>
 80026da:	4603      	mov	r3, r0
 80026dc:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 80026de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d002      	beq.n	80026ec <BNO055_Read_Qua+0xb4>
		return rslt;
 80026e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ea:	e0b6      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[4] = temp;
 80026ec:	7bba      	ldrb	r2, [r7, #14]
 80026ee:	4b5d      	ldr	r3, [pc, #372]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80026f0:	711a      	strb	r2, [r3, #4]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_Y_LSB_ADDR, &temp);
 80026f2:	f107 030e 	add.w	r3, r7, #14
 80026f6:	2224      	movs	r2, #36	; 0x24
 80026f8:	2151      	movs	r1, #81	; 0x51
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f002 fa00 	bl	8004b00 <read8>
 8002700:	4603      	mov	r3, r0
 8002702:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002704:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d002      	beq.n	8002712 <BNO055_Read_Qua+0xda>
		return rslt;
 800270c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002710:	e0a3      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[5] = temp;
 8002712:	7bba      	ldrb	r2, [r7, #14]
 8002714:	4b53      	ldr	r3, [pc, #332]	; (8002864 <BNO055_Read_Qua+0x22c>)
 8002716:	715a      	strb	r2, [r3, #5]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_Y_MSB_ADDR, &temp);
 8002718:	f107 030e 	add.w	r3, r7, #14
 800271c:	2225      	movs	r2, #37	; 0x25
 800271e:	2151      	movs	r1, #81	; 0x51
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f002 f9ed 	bl	8004b00 <read8>
 8002726:	4603      	mov	r3, r0
 8002728:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 800272a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d002      	beq.n	8002738 <BNO055_Read_Qua+0x100>
		return rslt;
 8002732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002736:	e090      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[6] = temp;
 8002738:	7bba      	ldrb	r2, [r7, #14]
 800273a:	4b4a      	ldr	r3, [pc, #296]	; (8002864 <BNO055_Read_Qua+0x22c>)
 800273c:	719a      	strb	r2, [r3, #6]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_Z_LSB_ADDR, &temp);
 800273e:	f107 030e 	add.w	r3, r7, #14
 8002742:	2226      	movs	r2, #38	; 0x26
 8002744:	2151      	movs	r1, #81	; 0x51
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f002 f9da 	bl	8004b00 <read8>
 800274c:	4603      	mov	r3, r0
 800274e:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d002      	beq.n	800275e <BNO055_Read_Qua+0x126>
		return rslt;
 8002758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800275c:	e07d      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[7] = temp;
 800275e:	7bba      	ldrb	r2, [r7, #14]
 8002760:	4b40      	ldr	r3, [pc, #256]	; (8002864 <BNO055_Read_Qua+0x22c>)
 8002762:	71da      	strb	r2, [r3, #7]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_QUATERNION_DATA_Z_MSB_ADDR, &temp);
 8002764:	f107 030e 	add.w	r3, r7, #14
 8002768:	2227      	movs	r2, #39	; 0x27
 800276a:	2151      	movs	r1, #81	; 0x51
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f002 f9c7 	bl	8004b00 <read8>
 8002772:	4603      	mov	r3, r0
 8002774:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d002      	beq.n	8002784 <BNO055_Read_Qua+0x14c>
		return rslt;
 800277e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002782:	e06a      	b.n	800285a <BNO055_Read_Qua+0x222>
	buffer[8] = temp;
 8002784:	7bba      	ldrb	r2, [r7, #14]
 8002786:	4b37      	ldr	r3, [pc, #220]	; (8002864 <BNO055_Read_Qua+0x22c>)
 8002788:	721a      	strb	r2, [r3, #8]

	//TODO: Check NDOF OR Other modes if they supports Quaternion

	data_read[0] = (buffer[1]) | ((buffer[2]) << 8);
 800278a:	4b36      	ldr	r3, [pc, #216]	; (8002864 <BNO055_Read_Qua+0x22c>)
 800278c:	785b      	ldrb	r3, [r3, #1]
 800278e:	b21a      	sxth	r2, r3
 8002790:	4b34      	ldr	r3, [pc, #208]	; (8002864 <BNO055_Read_Qua+0x22c>)
 8002792:	789b      	ldrb	r3, [r3, #2]
 8002794:	021b      	lsls	r3, r3, #8
 8002796:	b21b      	sxth	r3, r3
 8002798:	4313      	orrs	r3, r2
 800279a:	b21a      	sxth	r2, r3
 800279c:	4b32      	ldr	r3, [pc, #200]	; (8002868 <BNO055_Read_Qua+0x230>)
 800279e:	801a      	strh	r2, [r3, #0]
	data_read[1] = (buffer[3]) | ((buffer[4]) << 8);
 80027a0:	4b30      	ldr	r3, [pc, #192]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80027a2:	78db      	ldrb	r3, [r3, #3]
 80027a4:	b21a      	sxth	r2, r3
 80027a6:	4b2f      	ldr	r3, [pc, #188]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80027a8:	791b      	ldrb	r3, [r3, #4]
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	b21b      	sxth	r3, r3
 80027ae:	4313      	orrs	r3, r2
 80027b0:	b21a      	sxth	r2, r3
 80027b2:	4b2d      	ldr	r3, [pc, #180]	; (8002868 <BNO055_Read_Qua+0x230>)
 80027b4:	805a      	strh	r2, [r3, #2]
	data_read[2] = (buffer[5]) | ((buffer[6]) << 8);
 80027b6:	4b2b      	ldr	r3, [pc, #172]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80027b8:	795b      	ldrb	r3, [r3, #5]
 80027ba:	b21a      	sxth	r2, r3
 80027bc:	4b29      	ldr	r3, [pc, #164]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80027be:	799b      	ldrb	r3, [r3, #6]
 80027c0:	021b      	lsls	r3, r3, #8
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	4313      	orrs	r3, r2
 80027c6:	b21a      	sxth	r2, r3
 80027c8:	4b27      	ldr	r3, [pc, #156]	; (8002868 <BNO055_Read_Qua+0x230>)
 80027ca:	809a      	strh	r2, [r3, #4]
	data_read[3] = (buffer[7]) | ((buffer[8]) << 8);
 80027cc:	4b25      	ldr	r3, [pc, #148]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80027ce:	79db      	ldrb	r3, [r3, #7]
 80027d0:	b21a      	sxth	r2, r3
 80027d2:	4b24      	ldr	r3, [pc, #144]	; (8002864 <BNO055_Read_Qua+0x22c>)
 80027d4:	7a1b      	ldrb	r3, [r3, #8]
 80027d6:	021b      	lsls	r3, r3, #8
 80027d8:	b21b      	sxth	r3, r3
 80027da:	4313      	orrs	r3, r2
 80027dc:	b21a      	sxth	r2, r3
 80027de:	4b22      	ldr	r3, [pc, #136]	; (8002868 <BNO055_Read_Qua+0x230>)
 80027e0:	80da      	strh	r2, [r3, #6]

	quaternionWXYZ[0] = (float) data_read[0] / 16383.0;
 80027e2:	4b21      	ldr	r3, [pc, #132]	; (8002868 <BNO055_Read_Qua+0x230>)
 80027e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80027e8:	ee07 3a90 	vmov	s15, r3
 80027ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027f0:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800286c <BNO055_Read_Qua+0x234>
 80027f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	edc3 7a00 	vstr	s15, [r3]
	quaternionWXYZ[1] = (float) data_read[1] / 16383.0;
 80027fe:	4b1a      	ldr	r3, [pc, #104]	; (8002868 <BNO055_Read_Qua+0x230>)
 8002800:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002804:	ee07 3a90 	vmov	s15, r3
 8002808:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	3304      	adds	r3, #4
 8002810:	eddf 6a16 	vldr	s13, [pc, #88]	; 800286c <BNO055_Read_Qua+0x234>
 8002814:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002818:	edc3 7a00 	vstr	s15, [r3]
	quaternionWXYZ[2] = (float) data_read[2] / 16383.0;
 800281c:	4b12      	ldr	r3, [pc, #72]	; (8002868 <BNO055_Read_Qua+0x230>)
 800281e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002822:	ee07 3a90 	vmov	s15, r3
 8002826:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	3308      	adds	r3, #8
 800282e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 800286c <BNO055_Read_Qua+0x234>
 8002832:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002836:	edc3 7a00 	vstr	s15, [r3]
	quaternionWXYZ[3] = (float) data_read[3] / 16383.0;
 800283a:	4b0b      	ldr	r3, [pc, #44]	; (8002868 <BNO055_Read_Qua+0x230>)
 800283c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002840:	ee07 3a90 	vmov	s15, r3
 8002844:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	330c      	adds	r3, #12
 800284c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800286c <BNO055_Read_Qua+0x234>
 8002850:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002854:	edc3 7a00 	vstr	s15, [r3]

	return BNO055_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	3710      	adds	r7, #16
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000218 	.word	0x20000218
 8002868:	20000208 	.word	0x20000208
 800286c:	467ffc00 	.word	0x467ffc00

08002870 <BNO055_Read_Acc>:

int8_t BNO055_Read_Acc(I2C_HandleTypeDef *huart,float *accelXYZ) {
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t temp;
	rslt = BNO055_Chip_ID_Check(huart);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff fdbc 	bl	80023f8 <BNO055_Chip_ID_Check>
 8002880:	4603      	mov	r3, r0
 8002882:	73fb      	strb	r3, [r7, #15]
	if (rslt != BNO055_OK) {
 8002884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d002      	beq.n	8002892 <BNO055_Read_Acc+0x22>
		return rslt;
 800288c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002890:	e0bf      	b.n	8002a12 <BNO055_Read_Acc+0x1a2>
	}

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_ACCEL_DATA_X_LSB_ADDR, &temp);
 8002892:	f107 030e 	add.w	r3, r7, #14
 8002896:	2208      	movs	r2, #8
 8002898:	2151      	movs	r1, #81	; 0x51
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f002 f930 	bl	8004b00 <read8>
 80028a0:	4603      	mov	r3, r0
 80028a2:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 80028a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <BNO055_Read_Acc+0x42>
		return rslt;
 80028ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028b0:	e0af      	b.n	8002a12 <BNO055_Read_Acc+0x1a2>
	buffer[1] = temp;
 80028b2:	7bba      	ldrb	r2, [r7, #14]
 80028b4:	4b59      	ldr	r3, [pc, #356]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 80028b6:	705a      	strb	r2, [r3, #1]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_ACCEL_DATA_X_MSB_ADDR, &temp);
 80028b8:	f107 030e 	add.w	r3, r7, #14
 80028bc:	2209      	movs	r2, #9
 80028be:	2151      	movs	r1, #81	; 0x51
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f002 f91d 	bl	8004b00 <read8>
 80028c6:	4603      	mov	r3, r0
 80028c8:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 80028ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <BNO055_Read_Acc+0x68>
		return rslt;
 80028d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028d6:	e09c      	b.n	8002a12 <BNO055_Read_Acc+0x1a2>
	buffer[2] = temp;
 80028d8:	7bba      	ldrb	r2, [r7, #14]
 80028da:	4b50      	ldr	r3, [pc, #320]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 80028dc:	709a      	strb	r2, [r3, #2]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_ACCEL_DATA_Y_LSB_ADDR, &temp);
 80028de:	f107 030e 	add.w	r3, r7, #14
 80028e2:	220a      	movs	r2, #10
 80028e4:	2151      	movs	r1, #81	; 0x51
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f002 f90a 	bl	8004b00 <read8>
 80028ec:	4603      	mov	r3, r0
 80028ee:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 80028f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d002      	beq.n	80028fe <BNO055_Read_Acc+0x8e>
		return rslt;
 80028f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028fc:	e089      	b.n	8002a12 <BNO055_Read_Acc+0x1a2>
	buffer[3] = temp;
 80028fe:	7bba      	ldrb	r2, [r7, #14]
 8002900:	4b46      	ldr	r3, [pc, #280]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 8002902:	70da      	strb	r2, [r3, #3]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_ACCEL_DATA_Y_MSB_ADDR, &temp);
 8002904:	f107 030e 	add.w	r3, r7, #14
 8002908:	220b      	movs	r2, #11
 800290a:	2151      	movs	r1, #81	; 0x51
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f002 f8f7 	bl	8004b00 <read8>
 8002912:	4603      	mov	r3, r0
 8002914:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d002      	beq.n	8002924 <BNO055_Read_Acc+0xb4>
		return rslt;
 800291e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002922:	e076      	b.n	8002a12 <BNO055_Read_Acc+0x1a2>
	buffer[4] = temp;
 8002924:	7bba      	ldrb	r2, [r7, #14]
 8002926:	4b3d      	ldr	r3, [pc, #244]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 8002928:	711a      	strb	r2, [r3, #4]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_ACCEL_DATA_Z_LSB_ADDR, &temp);
 800292a:	f107 030e 	add.w	r3, r7, #14
 800292e:	220c      	movs	r2, #12
 8002930:	2151      	movs	r1, #81	; 0x51
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f002 f8e4 	bl	8004b00 <read8>
 8002938:	4603      	mov	r3, r0
 800293a:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 800293c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <BNO055_Read_Acc+0xda>
		return rslt;
 8002944:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002948:	e063      	b.n	8002a12 <BNO055_Read_Acc+0x1a2>
	buffer[5] = temp;
 800294a:	7bba      	ldrb	r2, [r7, #14]
 800294c:	4b33      	ldr	r3, [pc, #204]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 800294e:	715a      	strb	r2, [r3, #5]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_ACCEL_DATA_Z_MSB_ADDR, &temp);
 8002950:	f107 030e 	add.w	r3, r7, #14
 8002954:	220d      	movs	r2, #13
 8002956:	2151      	movs	r1, #81	; 0x51
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f002 f8d1 	bl	8004b00 <read8>
 800295e:	4603      	mov	r3, r0
 8002960:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <BNO055_Read_Acc+0x100>
		return rslt;
 800296a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800296e:	e050      	b.n	8002a12 <BNO055_Read_Acc+0x1a2>
	buffer[6] = temp;
 8002970:	7bba      	ldrb	r2, [r7, #14]
 8002972:	4b2a      	ldr	r3, [pc, #168]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 8002974:	719a      	strb	r2, [r3, #6]

	//TODO: Sometimes goes 0 0 0 and errors when reading chip ID

	data_read[0] = (buffer[1]) | ((buffer[2]) << 8);
 8002976:	4b29      	ldr	r3, [pc, #164]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 8002978:	785b      	ldrb	r3, [r3, #1]
 800297a:	b21a      	sxth	r2, r3
 800297c:	4b27      	ldr	r3, [pc, #156]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 800297e:	789b      	ldrb	r3, [r3, #2]
 8002980:	021b      	lsls	r3, r3, #8
 8002982:	b21b      	sxth	r3, r3
 8002984:	4313      	orrs	r3, r2
 8002986:	b21a      	sxth	r2, r3
 8002988:	4b25      	ldr	r3, [pc, #148]	; (8002a20 <BNO055_Read_Acc+0x1b0>)
 800298a:	801a      	strh	r2, [r3, #0]
	data_read[1] = (buffer[3]) | ((buffer[4]) << 8);
 800298c:	4b23      	ldr	r3, [pc, #140]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 800298e:	78db      	ldrb	r3, [r3, #3]
 8002990:	b21a      	sxth	r2, r3
 8002992:	4b22      	ldr	r3, [pc, #136]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 8002994:	791b      	ldrb	r3, [r3, #4]
 8002996:	021b      	lsls	r3, r3, #8
 8002998:	b21b      	sxth	r3, r3
 800299a:	4313      	orrs	r3, r2
 800299c:	b21a      	sxth	r2, r3
 800299e:	4b20      	ldr	r3, [pc, #128]	; (8002a20 <BNO055_Read_Acc+0x1b0>)
 80029a0:	805a      	strh	r2, [r3, #2]
	data_read[2] = (buffer[5]) | ((buffer[6]) << 8);
 80029a2:	4b1e      	ldr	r3, [pc, #120]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 80029a4:	795b      	ldrb	r3, [r3, #5]
 80029a6:	b21a      	sxth	r2, r3
 80029a8:	4b1c      	ldr	r3, [pc, #112]	; (8002a1c <BNO055_Read_Acc+0x1ac>)
 80029aa:	799b      	ldrb	r3, [r3, #6]
 80029ac:	021b      	lsls	r3, r3, #8
 80029ae:	b21b      	sxth	r3, r3
 80029b0:	4313      	orrs	r3, r2
 80029b2:	b21a      	sxth	r2, r3
 80029b4:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <BNO055_Read_Acc+0x1b0>)
 80029b6:	809a      	strh	r2, [r3, #4]
	accelXYZ[0] = ((float) data_read[0]) / 100.0;
 80029b8:	4b19      	ldr	r3, [pc, #100]	; (8002a20 <BNO055_Read_Acc+0x1b0>)
 80029ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80029be:	ee07 3a90 	vmov	s15, r3
 80029c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029c6:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002a24 <BNO055_Read_Acc+0x1b4>
 80029ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	edc3 7a00 	vstr	s15, [r3]
	accelXYZ[1] = (float) data_read[1] / 100.0;
 80029d4:	4b12      	ldr	r3, [pc, #72]	; (8002a20 <BNO055_Read_Acc+0x1b0>)
 80029d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80029da:	ee07 3a90 	vmov	s15, r3
 80029de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	3304      	adds	r3, #4
 80029e6:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002a24 <BNO055_Read_Acc+0x1b4>
 80029ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029ee:	edc3 7a00 	vstr	s15, [r3]
	accelXYZ[2] = (float) data_read[2] / 100.0;
 80029f2:	4b0b      	ldr	r3, [pc, #44]	; (8002a20 <BNO055_Read_Acc+0x1b0>)
 80029f4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80029f8:	ee07 3a90 	vmov	s15, r3
 80029fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	3308      	adds	r3, #8
 8002a04:	eddf 6a07 	vldr	s13, [pc, #28]	; 8002a24 <BNO055_Read_Acc+0x1b4>
 8002a08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a0c:	edc3 7a00 	vstr	s15, [r3]

	return BNO055_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000218 	.word	0x20000218
 8002a20:	20000208 	.word	0x20000208
 8002a24:	42c80000 	.word	0x42c80000

08002a28 <BNO055_Read_Gyr>:
	magXYZ[1] = (float) data_read[1] / 100.0;
	magXYZ[2] = (float) data_read[2] / 100.0;

	return BNO055_OK;
}
int8_t BNO055_Read_Gyr(I2C_HandleTypeDef *huart,float *gyrXYZ) {
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t temp;
	rslt = BNO055_Chip_ID_Check(huart);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7ff fce0 	bl	80023f8 <BNO055_Chip_ID_Check>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	73fb      	strb	r3, [r7, #15]
	if (rslt != BNO055_OK) {
 8002a3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <BNO055_Read_Gyr+0x22>
		return rslt;
 8002a44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a48:	e0bf      	b.n	8002bca <BNO055_Read_Gyr+0x1a2>
	}

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_GYRO_DATA_X_LSB_ADDR, &temp);
 8002a4a:	f107 030e 	add.w	r3, r7, #14
 8002a4e:	2214      	movs	r2, #20
 8002a50:	2151      	movs	r1, #81	; 0x51
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f002 f854 	bl	8004b00 <read8>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002a5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d002      	beq.n	8002a6a <BNO055_Read_Gyr+0x42>
		return rslt;
 8002a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a68:	e0af      	b.n	8002bca <BNO055_Read_Gyr+0x1a2>
	buffer[1] = temp;
 8002a6a:	7bba      	ldrb	r2, [r7, #14]
 8002a6c:	4b59      	ldr	r3, [pc, #356]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002a6e:	705a      	strb	r2, [r3, #1]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_GYRO_DATA_X_MSB_ADDR, &temp);
 8002a70:	f107 030e 	add.w	r3, r7, #14
 8002a74:	2215      	movs	r2, #21
 8002a76:	2151      	movs	r1, #81	; 0x51
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f002 f841 	bl	8004b00 <read8>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d002      	beq.n	8002a90 <BNO055_Read_Gyr+0x68>
		return rslt;
 8002a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a8e:	e09c      	b.n	8002bca <BNO055_Read_Gyr+0x1a2>
	buffer[2] = temp;
 8002a90:	7bba      	ldrb	r2, [r7, #14]
 8002a92:	4b50      	ldr	r3, [pc, #320]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002a94:	709a      	strb	r2, [r3, #2]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_GYRO_DATA_Y_LSB_ADDR, &temp);
 8002a96:	f107 030e 	add.w	r3, r7, #14
 8002a9a:	2216      	movs	r2, #22
 8002a9c:	2151      	movs	r1, #81	; 0x51
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f002 f82e 	bl	8004b00 <read8>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002aa8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d002      	beq.n	8002ab6 <BNO055_Read_Gyr+0x8e>
		return rslt;
 8002ab0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ab4:	e089      	b.n	8002bca <BNO055_Read_Gyr+0x1a2>
	buffer[3] = temp;
 8002ab6:	7bba      	ldrb	r2, [r7, #14]
 8002ab8:	4b46      	ldr	r3, [pc, #280]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002aba:	70da      	strb	r2, [r3, #3]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_GYRO_DATA_Y_MSB_ADDR, &temp);
 8002abc:	f107 030e 	add.w	r3, r7, #14
 8002ac0:	2217      	movs	r2, #23
 8002ac2:	2151      	movs	r1, #81	; 0x51
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f002 f81b 	bl	8004b00 <read8>
 8002aca:	4603      	mov	r3, r0
 8002acc:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002ace:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d002      	beq.n	8002adc <BNO055_Read_Gyr+0xb4>
		return rslt;
 8002ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ada:	e076      	b.n	8002bca <BNO055_Read_Gyr+0x1a2>
	buffer[4] = temp;
 8002adc:	7bba      	ldrb	r2, [r7, #14]
 8002ade:	4b3d      	ldr	r3, [pc, #244]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002ae0:	711a      	strb	r2, [r3, #4]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_GYRO_DATA_Z_LSB_ADDR, &temp);
 8002ae2:	f107 030e 	add.w	r3, r7, #14
 8002ae6:	2218      	movs	r2, #24
 8002ae8:	2151      	movs	r1, #81	; 0x51
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f002 f808 	bl	8004b00 <read8>
 8002af0:	4603      	mov	r3, r0
 8002af2:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d002      	beq.n	8002b02 <BNO055_Read_Gyr+0xda>
		return rslt;
 8002afc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b00:	e063      	b.n	8002bca <BNO055_Read_Gyr+0x1a2>
	buffer[5] = temp;
 8002b02:	7bba      	ldrb	r2, [r7, #14]
 8002b04:	4b33      	ldr	r3, [pc, #204]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b06:	715a      	strb	r2, [r3, #5]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_GYRO_DATA_Z_MSB_ADDR, &temp);
 8002b08:	f107 030e 	add.w	r3, r7, #14
 8002b0c:	2219      	movs	r2, #25
 8002b0e:	2151      	movs	r1, #81	; 0x51
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f001 fff5 	bl	8004b00 <read8>
 8002b16:	4603      	mov	r3, r0
 8002b18:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d002      	beq.n	8002b28 <BNO055_Read_Gyr+0x100>
		return rslt;
 8002b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b26:	e050      	b.n	8002bca <BNO055_Read_Gyr+0x1a2>
	buffer[6] = temp;
 8002b28:	7bba      	ldrb	r2, [r7, #14]
 8002b2a:	4b2a      	ldr	r3, [pc, #168]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b2c:	719a      	strb	r2, [r3, #6]

	data_read[0] = (buffer[1]) | ((buffer[2]) << 8);
 8002b2e:	4b29      	ldr	r3, [pc, #164]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b30:	785b      	ldrb	r3, [r3, #1]
 8002b32:	b21a      	sxth	r2, r3
 8002b34:	4b27      	ldr	r3, [pc, #156]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b36:	789b      	ldrb	r3, [r3, #2]
 8002b38:	021b      	lsls	r3, r3, #8
 8002b3a:	b21b      	sxth	r3, r3
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	b21a      	sxth	r2, r3
 8002b40:	4b25      	ldr	r3, [pc, #148]	; (8002bd8 <BNO055_Read_Gyr+0x1b0>)
 8002b42:	801a      	strh	r2, [r3, #0]
	data_read[1] = (buffer[3]) | ((buffer[4]) << 8);
 8002b44:	4b23      	ldr	r3, [pc, #140]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b46:	78db      	ldrb	r3, [r3, #3]
 8002b48:	b21a      	sxth	r2, r3
 8002b4a:	4b22      	ldr	r3, [pc, #136]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b4c:	791b      	ldrb	r3, [r3, #4]
 8002b4e:	021b      	lsls	r3, r3, #8
 8002b50:	b21b      	sxth	r3, r3
 8002b52:	4313      	orrs	r3, r2
 8002b54:	b21a      	sxth	r2, r3
 8002b56:	4b20      	ldr	r3, [pc, #128]	; (8002bd8 <BNO055_Read_Gyr+0x1b0>)
 8002b58:	805a      	strh	r2, [r3, #2]
	data_read[2] = (buffer[5]) | ((buffer[6]) << 8);
 8002b5a:	4b1e      	ldr	r3, [pc, #120]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b5c:	795b      	ldrb	r3, [r3, #5]
 8002b5e:	b21a      	sxth	r2, r3
 8002b60:	4b1c      	ldr	r3, [pc, #112]	; (8002bd4 <BNO055_Read_Gyr+0x1ac>)
 8002b62:	799b      	ldrb	r3, [r3, #6]
 8002b64:	021b      	lsls	r3, r3, #8
 8002b66:	b21b      	sxth	r3, r3
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	b21a      	sxth	r2, r3
 8002b6c:	4b1a      	ldr	r3, [pc, #104]	; (8002bd8 <BNO055_Read_Gyr+0x1b0>)
 8002b6e:	809a      	strh	r2, [r3, #4]
	gyrXYZ[0] = ((float) data_read[0]) / 100.0;
 8002b70:	4b19      	ldr	r3, [pc, #100]	; (8002bd8 <BNO055_Read_Gyr+0x1b0>)
 8002b72:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b76:	ee07 3a90 	vmov	s15, r3
 8002b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b7e:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002bdc <BNO055_Read_Gyr+0x1b4>
 8002b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	edc3 7a00 	vstr	s15, [r3]
	gyrXYZ[1] = (float) data_read[1] / 100.0;
 8002b8c:	4b12      	ldr	r3, [pc, #72]	; (8002bd8 <BNO055_Read_Gyr+0x1b0>)
 8002b8e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002b92:	ee07 3a90 	vmov	s15, r3
 8002b96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002bdc <BNO055_Read_Gyr+0x1b4>
 8002ba2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ba6:	edc3 7a00 	vstr	s15, [r3]
	gyrXYZ[2] = (float) data_read[2] / 100.0;
 8002baa:	4b0b      	ldr	r3, [pc, #44]	; (8002bd8 <BNO055_Read_Gyr+0x1b0>)
 8002bac:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002bb0:	ee07 3a90 	vmov	s15, r3
 8002bb4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	3308      	adds	r3, #8
 8002bbc:	eddf 6a07 	vldr	s13, [pc, #28]	; 8002bdc <BNO055_Read_Gyr+0x1b4>
 8002bc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bc4:	edc3 7a00 	vstr	s15, [r3]

	return BNO055_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20000218 	.word	0x20000218
 8002bd8:	20000208 	.word	0x20000208
 8002bdc:	42c80000 	.word	0x42c80000

08002be0 <BNO055_Read_Lia>:
	grvXYZ[1] = (float) data_read[1] / 100.0;
	grvXYZ[2] = (float) data_read[2] / 100.0;

	return BNO055_OK;
}
int8_t BNO055_Read_Lia(I2C_HandleTypeDef *huart,float *liaXYZ) {
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
 8002be8:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t temp;
	rslt = BNO055_Chip_ID_Check(huart);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7ff fc04 	bl	80023f8 <BNO055_Chip_ID_Check>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	73fb      	strb	r3, [r7, #15]
	if (rslt != BNO055_OK) {
 8002bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d002      	beq.n	8002c02 <BNO055_Read_Lia+0x22>
		return rslt;
 8002bfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c00:	e0bf      	b.n	8002d82 <BNO055_Read_Lia+0x1a2>
	}

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_LINEAR_ACCEL_DATA_X_LSB_ADDR, &temp);
 8002c02:	f107 030e 	add.w	r3, r7, #14
 8002c06:	2228      	movs	r2, #40	; 0x28
 8002c08:	2151      	movs	r1, #81	; 0x51
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f001 ff78 	bl	8004b00 <read8>
 8002c10:	4603      	mov	r3, r0
 8002c12:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002c14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d002      	beq.n	8002c22 <BNO055_Read_Lia+0x42>
		return rslt;
 8002c1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c20:	e0af      	b.n	8002d82 <BNO055_Read_Lia+0x1a2>
	buffer[1] = temp;
 8002c22:	7bba      	ldrb	r2, [r7, #14]
 8002c24:	4b59      	ldr	r3, [pc, #356]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002c26:	705a      	strb	r2, [r3, #1]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_LINEAR_ACCEL_DATA_X_MSB_ADDR, &temp);
 8002c28:	f107 030e 	add.w	r3, r7, #14
 8002c2c:	2229      	movs	r2, #41	; 0x29
 8002c2e:	2151      	movs	r1, #81	; 0x51
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f001 ff65 	bl	8004b00 <read8>
 8002c36:	4603      	mov	r3, r0
 8002c38:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <BNO055_Read_Lia+0x68>
		return rslt;
 8002c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c46:	e09c      	b.n	8002d82 <BNO055_Read_Lia+0x1a2>
	buffer[2] = temp;
 8002c48:	7bba      	ldrb	r2, [r7, #14]
 8002c4a:	4b50      	ldr	r3, [pc, #320]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002c4c:	709a      	strb	r2, [r3, #2]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_LINEAR_ACCEL_DATA_Y_LSB_ADDR, &temp);
 8002c4e:	f107 030e 	add.w	r3, r7, #14
 8002c52:	222a      	movs	r2, #42	; 0x2a
 8002c54:	2151      	movs	r1, #81	; 0x51
 8002c56:	6878      	ldr	r0, [r7, #4]
 8002c58:	f001 ff52 	bl	8004b00 <read8>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d002      	beq.n	8002c6e <BNO055_Read_Lia+0x8e>
		return rslt;
 8002c68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c6c:	e089      	b.n	8002d82 <BNO055_Read_Lia+0x1a2>
	buffer[3] = temp;
 8002c6e:	7bba      	ldrb	r2, [r7, #14]
 8002c70:	4b46      	ldr	r3, [pc, #280]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002c72:	70da      	strb	r2, [r3, #3]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_LINEAR_ACCEL_DATA_Y_MSB_ADDR, &temp);
 8002c74:	f107 030e 	add.w	r3, r7, #14
 8002c78:	222b      	movs	r2, #43	; 0x2b
 8002c7a:	2151      	movs	r1, #81	; 0x51
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f001 ff3f 	bl	8004b00 <read8>
 8002c82:	4603      	mov	r3, r0
 8002c84:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d002      	beq.n	8002c94 <BNO055_Read_Lia+0xb4>
		return rslt;
 8002c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c92:	e076      	b.n	8002d82 <BNO055_Read_Lia+0x1a2>
	buffer[4] = temp;
 8002c94:	7bba      	ldrb	r2, [r7, #14]
 8002c96:	4b3d      	ldr	r3, [pc, #244]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002c98:	711a      	strb	r2, [r3, #4]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_LINEAR_ACCEL_DATA_Z_LSB_ADDR, &temp);
 8002c9a:	f107 030e 	add.w	r3, r7, #14
 8002c9e:	222c      	movs	r2, #44	; 0x2c
 8002ca0:	2151      	movs	r1, #81	; 0x51
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f001 ff2c 	bl	8004b00 <read8>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002cac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d002      	beq.n	8002cba <BNO055_Read_Lia+0xda>
		return rslt;
 8002cb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cb8:	e063      	b.n	8002d82 <BNO055_Read_Lia+0x1a2>
	buffer[5] = temp;
 8002cba:	7bba      	ldrb	r2, [r7, #14]
 8002cbc:	4b33      	ldr	r3, [pc, #204]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002cbe:	715a      	strb	r2, [r3, #5]

	rslt = read8(huart, BNO055_READ_ADDR, BNO055_LINEAR_ACCEL_DATA_Z_MSB_ADDR, &temp);
 8002cc0:	f107 030e 	add.w	r3, r7, #14
 8002cc4:	222d      	movs	r2, #45	; 0x2d
 8002cc6:	2151      	movs	r1, #81	; 0x51
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f001 ff19 	bl	8004b00 <read8>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	73fb      	strb	r3, [r7, #15]
	if (rslt != HAL_OK)
 8002cd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d002      	beq.n	8002ce0 <BNO055_Read_Lia+0x100>
		return rslt;
 8002cda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cde:	e050      	b.n	8002d82 <BNO055_Read_Lia+0x1a2>
	buffer[6] = temp;
 8002ce0:	7bba      	ldrb	r2, [r7, #14]
 8002ce2:	4b2a      	ldr	r3, [pc, #168]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002ce4:	719a      	strb	r2, [r3, #6]

	data_read[0] = (buffer[1]) | ((buffer[2]) << 8);
 8002ce6:	4b29      	ldr	r3, [pc, #164]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002ce8:	785b      	ldrb	r3, [r3, #1]
 8002cea:	b21a      	sxth	r2, r3
 8002cec:	4b27      	ldr	r3, [pc, #156]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002cee:	789b      	ldrb	r3, [r3, #2]
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b21b      	sxth	r3, r3
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	b21a      	sxth	r2, r3
 8002cf8:	4b25      	ldr	r3, [pc, #148]	; (8002d90 <BNO055_Read_Lia+0x1b0>)
 8002cfa:	801a      	strh	r2, [r3, #0]
	data_read[1] = (buffer[3]) | ((buffer[4]) << 8);
 8002cfc:	4b23      	ldr	r3, [pc, #140]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002cfe:	78db      	ldrb	r3, [r3, #3]
 8002d00:	b21a      	sxth	r2, r3
 8002d02:	4b22      	ldr	r3, [pc, #136]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002d04:	791b      	ldrb	r3, [r3, #4]
 8002d06:	021b      	lsls	r3, r3, #8
 8002d08:	b21b      	sxth	r3, r3
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	b21a      	sxth	r2, r3
 8002d0e:	4b20      	ldr	r3, [pc, #128]	; (8002d90 <BNO055_Read_Lia+0x1b0>)
 8002d10:	805a      	strh	r2, [r3, #2]
	data_read[2] = (buffer[5]) | ((buffer[6]) << 8);
 8002d12:	4b1e      	ldr	r3, [pc, #120]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002d14:	795b      	ldrb	r3, [r3, #5]
 8002d16:	b21a      	sxth	r2, r3
 8002d18:	4b1c      	ldr	r3, [pc, #112]	; (8002d8c <BNO055_Read_Lia+0x1ac>)
 8002d1a:	799b      	ldrb	r3, [r3, #6]
 8002d1c:	021b      	lsls	r3, r3, #8
 8002d1e:	b21b      	sxth	r3, r3
 8002d20:	4313      	orrs	r3, r2
 8002d22:	b21a      	sxth	r2, r3
 8002d24:	4b1a      	ldr	r3, [pc, #104]	; (8002d90 <BNO055_Read_Lia+0x1b0>)
 8002d26:	809a      	strh	r2, [r3, #4]
	liaXYZ[0] = ((float) data_read[0]) / 100.0;
 8002d28:	4b19      	ldr	r3, [pc, #100]	; (8002d90 <BNO055_Read_Lia+0x1b0>)
 8002d2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002d2e:	ee07 3a90 	vmov	s15, r3
 8002d32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d36:	eddf 6a17 	vldr	s13, [pc, #92]	; 8002d94 <BNO055_Read_Lia+0x1b4>
 8002d3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	edc3 7a00 	vstr	s15, [r3]
	liaXYZ[1] = (float) data_read[1] / 100.0;
 8002d44:	4b12      	ldr	r3, [pc, #72]	; (8002d90 <BNO055_Read_Lia+0x1b0>)
 8002d46:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002d4a:	ee07 3a90 	vmov	s15, r3
 8002d4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	3304      	adds	r3, #4
 8002d56:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002d94 <BNO055_Read_Lia+0x1b4>
 8002d5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d5e:	edc3 7a00 	vstr	s15, [r3]
	liaXYZ[2] = (float) data_read[2] / 100.0;
 8002d62:	4b0b      	ldr	r3, [pc, #44]	; (8002d90 <BNO055_Read_Lia+0x1b0>)
 8002d64:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002d68:	ee07 3a90 	vmov	s15, r3
 8002d6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	3308      	adds	r3, #8
 8002d74:	eddf 6a07 	vldr	s13, [pc, #28]	; 8002d94 <BNO055_Read_Lia+0x1b4>
 8002d78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d7c:	edc3 7a00 	vstr	s15, [r3]

	return BNO055_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000218 	.word	0x20000218
 8002d90:	20000208 	.word	0x20000208
 8002d94:	42c80000 	.word	0x42c80000

08002d98 <BNO055_SetMode>:
	}

	return BNO055_E_EMPTY_FUNCTION;
}

int8_t BNO055_SetMode(I2C_HandleTypeDef *huart,bno055_opmode_t mode){
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	460b      	mov	r3, r1
 8002da2:	70fb      	strb	r3, [r7, #3]
	int8_t rslt;
	rslt = BNO055_Chip_ID_Check(huart);
 8002da4:	6878      	ldr	r0, [r7, #4]
 8002da6:	f7ff fb27 	bl	80023f8 <BNO055_Chip_ID_Check>
 8002daa:	4603      	mov	r3, r0
 8002dac:	73fb      	strb	r3, [r7, #15]
	if (rslt != BNO055_OK) {
 8002dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d002      	beq.n	8002dbc <BNO055_SetMode+0x24>
		return rslt;
 8002db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dba:	e012      	b.n	8002de2 <BNO055_SetMode+0x4a>
	}

	rslt = write8(huart, BNO055_WRITE_ADDR, BNO055_OPR_MODE_ADDR, mode);
 8002dbc:	78fb      	ldrb	r3, [r7, #3]
 8002dbe:	223d      	movs	r2, #61	; 0x3d
 8002dc0:	2150      	movs	r1, #80	; 0x50
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f001 fe76 	bl	8004ab4 <write8>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(20);
 8002dcc:	2014      	movs	r0, #20
 8002dce:	f002 fde1 	bl	8005994 <HAL_Delay>
	if(rslt == HAL_OK)
 8002dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <BNO055_SetMode+0x46>
		return BNO055_OK;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	e001      	b.n	8002de2 <BNO055_SetMode+0x4a>
	else
		return BNO055_E_SET_MODE_FAIL;
 8002dde:	f06f 0314 	mvn.w	r3, #20
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <init_imu>:
 */

#include "imu.h"


int8_t init_imu(IMU *imu,I2C_HandleTypeDef *huartI2C){
 8002dec:	b590      	push	{r4, r7, lr}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	imu->eulerXYZ[0] = 0;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f04f 0200 	mov.w	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
	imu->eulerXYZ[1] = 0;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f04f 0200 	mov.w	r2, #0
 8002e04:	605a      	str	r2, [r3, #4]
	imu->eulerXYZ[2] = 0;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	609a      	str	r2, [r3, #8]

	imu->quaternionWXYZ[0] = 0;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	60da      	str	r2, [r3, #12]
	imu->quaternionWXYZ[1] = 0;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f04f 0200 	mov.w	r2, #0
 8002e1c:	611a      	str	r2, [r3, #16]
	imu->quaternionWXYZ[2] = 0;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	615a      	str	r2, [r3, #20]
	imu->quaternionWXYZ[3] = 0;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	f04f 0200 	mov.w	r2, #0
 8002e2c:	619a      	str	r2, [r3, #24]

	imu->accelXYZ[0] = 0;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f04f 0200 	mov.w	r2, #0
 8002e34:	61da      	str	r2, [r3, #28]
	imu->accelXYZ[1] = 0;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	621a      	str	r2, [r3, #32]
	imu->accelXYZ[2] = 0;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f04f 0200 	mov.w	r2, #0
 8002e44:	625a      	str	r2, [r3, #36]	; 0x24

	imu->magXYZ[0] = 0;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f04f 0200 	mov.w	r2, #0
 8002e4c:	629a      	str	r2, [r3, #40]	; 0x28
	imu->magXYZ[1] = 0;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f04f 0200 	mov.w	r2, #0
 8002e54:	62da      	str	r2, [r3, #44]	; 0x2c
	imu->magXYZ[2] = 0;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f04f 0200 	mov.w	r2, #0
 8002e5c:	631a      	str	r2, [r3, #48]	; 0x30

	imu->liaXYZ[0] = 0;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	635a      	str	r2, [r3, #52]	; 0x34
	imu->liaXYZ[1] = 0;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	639a      	str	r2, [r3, #56]	; 0x38
	imu->liaXYZ[2] = 0;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f04f 0200 	mov.w	r2, #0
 8002e74:	63da      	str	r2, [r3, #60]	; 0x3c

	imu->grvXYZ[0] = 0;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f04f 0200 	mov.w	r2, #0
 8002e7c:	641a      	str	r2, [r3, #64]	; 0x40
	imu->grvXYZ[1] = 0;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	645a      	str	r2, [r3, #68]	; 0x44
	imu->grvXYZ[2] = 0;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f04f 0200 	mov.w	r2, #0
 8002e8c:	649a      	str	r2, [r3, #72]	; 0x48

	imu->gyrXYZ[0] = 0;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f04f 0200 	mov.w	r2, #0
 8002e94:	64da      	str	r2, [r3, #76]	; 0x4c
	imu->gyrXYZ[1] = 0;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f04f 0200 	mov.w	r2, #0
 8002e9c:	651a      	str	r2, [r3, #80]	; 0x50
	imu->gyrXYZ[2] = 0;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	655a      	str	r2, [r3, #84]	; 0x54

	imu->ypr[0] = 0;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f04f 0200 	mov.w	r2, #0
 8002eac:	659a      	str	r2, [r3, #88]	; 0x58
	imu->ypr[1] = 0;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	65da      	str	r2, [r3, #92]	; 0x5c
	imu->ypr[2] = 0;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	f04f 0200 	mov.w	r2, #0
 8002ebc:	661a      	str	r2, [r3, #96]	; 0x60

	imu->yaw_dps = 0.0f;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	669a      	str	r2, [r3, #104]	; 0x68

#ifdef Selected_IMU_BNO055

	rslt = BNO055_Init(huartI2C, OPERATION_MODE_NDOF, 10);
 8002ec6:	220a      	movs	r2, #10
 8002ec8:	210c      	movs	r1, #12
 8002eca:	6838      	ldr	r0, [r7, #0]
 8002ecc:	f7ff fab5 	bl	800243a <BNO055_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	73fb      	strb	r3, [r7, #15]
	if(rslt != BNO055_OK){
 8002ed4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d002      	beq.n	8002ee2 <init_imu+0xf6>
		return rslt;
 8002edc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee0:	e05c      	b.n	8002f9c <init_imu+0x1b0>
#endif

#ifdef Selected_BAR_BMP280

	//init Temp
	temp32 = 0;
 8002ee2:	4b30      	ldr	r3, [pc, #192]	; (8002fa4 <init_imu+0x1b8>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]
	temp = 0;
 8002ee8:	4a2f      	ldr	r2, [pc, #188]	; (8002fa8 <init_imu+0x1bc>)
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	f04f 0400 	mov.w	r4, #0
 8002ef2:	e9c2 3400 	strd	r3, r4, [r2]

	//init Barometer
	/* Map the delay function pointer with the function responsible for implementing the delay */
	bmp.delay_ms = delay_ms;
 8002ef6:	4b2d      	ldr	r3, [pc, #180]	; (8002fac <init_imu+0x1c0>)
 8002ef8:	4a2d      	ldr	r2, [pc, #180]	; (8002fb0 <init_imu+0x1c4>)
 8002efa:	60da      	str	r2, [r3, #12]

	/* Assign device I2C address based on the status of SDO pin (GND for PRIMARY(0x76) & VDD for SECONDARY(0x77)) */
	bmp.dev_id = BMP280_ADDR_R;
 8002efc:	4b2b      	ldr	r3, [pc, #172]	; (8002fac <init_imu+0x1c0>)
 8002efe:	22ed      	movs	r2, #237	; 0xed
 8002f00:	705a      	strb	r2, [r3, #1]

	/* Select the interface mode as I2C */
	bmp.intf = BMP280_I2C_INTF;
 8002f02:	4b2a      	ldr	r3, [pc, #168]	; (8002fac <init_imu+0x1c0>)
 8002f04:	2201      	movs	r2, #1
 8002f06:	709a      	strb	r2, [r3, #2]

	/* Map the I2C read & write function pointer with the functions responsible for I2C bus transfer */
	bmp.read = i2c_reg_read;
 8002f08:	4b28      	ldr	r3, [pc, #160]	; (8002fac <init_imu+0x1c0>)
 8002f0a:	4a2a      	ldr	r2, [pc, #168]	; (8002fb4 <init_imu+0x1c8>)
 8002f0c:	605a      	str	r2, [r3, #4]
	bmp.write = i2c_reg_write;
 8002f0e:	4b27      	ldr	r3, [pc, #156]	; (8002fac <init_imu+0x1c0>)
 8002f10:	4a29      	ldr	r2, [pc, #164]	; (8002fb8 <init_imu+0x1cc>)
 8002f12:	609a      	str	r2, [r3, #8]

	rslt = bmp280_init(&bmp, huartI2C);
 8002f14:	6839      	ldr	r1, [r7, #0]
 8002f16:	4825      	ldr	r0, [pc, #148]	; (8002fac <init_imu+0x1c0>)
 8002f18:	f7fe f8ec 	bl	80010f4 <bmp280_init>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	73fb      	strb	r3, [r7, #15]
	if (rslt != BMP280_OK) {
 8002f20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d002      	beq.n	8002f2e <init_imu+0x142>
		return rslt;
 8002f28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f2c:	e036      	b.n	8002f9c <init_imu+0x1b0>
	}

	rslt = bmp280_get_config(&conf, &bmp, huartI2C);
 8002f2e:	683a      	ldr	r2, [r7, #0]
 8002f30:	491e      	ldr	r1, [pc, #120]	; (8002fac <init_imu+0x1c0>)
 8002f32:	4822      	ldr	r0, [pc, #136]	; (8002fbc <init_imu+0x1d0>)
 8002f34:	f7fe f94a 	bl	80011cc <bmp280_get_config>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	73fb      	strb	r3, [r7, #15]
	if (rslt != BMP280_OK) {
 8002f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d002      	beq.n	8002f4a <init_imu+0x15e>
		return rslt;
 8002f44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f48:	e028      	b.n	8002f9c <init_imu+0x1b0>
	}
	conf.filter = BMP280_FILTER_COEFF_2;
 8002f4a:	4b1c      	ldr	r3, [pc, #112]	; (8002fbc <init_imu+0x1d0>)
 8002f4c:	2201      	movs	r2, #1
 8002f4e:	70da      	strb	r2, [r3, #3]
	conf.os_temp = BMP280_OS_4X;
 8002f50:	4b1a      	ldr	r3, [pc, #104]	; (8002fbc <init_imu+0x1d0>)
 8002f52:	2203      	movs	r2, #3
 8002f54:	701a      	strb	r2, [r3, #0]
	/* Pressure oversampling set at 4x */
	conf.os_pres = BMP280_OS_4X;
 8002f56:	4b19      	ldr	r3, [pc, #100]	; (8002fbc <init_imu+0x1d0>)
 8002f58:	2203      	movs	r2, #3
 8002f5a:	705a      	strb	r2, [r3, #1]

	/* Setting the output data rate as 1HZ(1000ms) */
	conf.odr = BMP280_ODR_1000_MS;
 8002f5c:	4b17      	ldr	r3, [pc, #92]	; (8002fbc <init_imu+0x1d0>)
 8002f5e:	2205      	movs	r2, #5
 8002f60:	709a      	strb	r2, [r3, #2]

	rslt = bmp280_set_config(&conf, &bmp, huartI2C);
 8002f62:	683a      	ldr	r2, [r7, #0]
 8002f64:	4911      	ldr	r1, [pc, #68]	; (8002fac <init_imu+0x1c0>)
 8002f66:	4815      	ldr	r0, [pc, #84]	; (8002fbc <init_imu+0x1d0>)
 8002f68:	f7fe f986 	bl	8001278 <bmp280_set_config>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	73fb      	strb	r3, [r7, #15]
	if (rslt != BMP280_OK) {
 8002f70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d002      	beq.n	8002f7e <init_imu+0x192>
		return rslt;
 8002f78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f7c:	e00e      	b.n	8002f9c <init_imu+0x1b0>
	}

	/* Always set the power mode after setting the configuration */
	rslt = bmp280_set_power_mode(BMP280_NORMAL_MODE, &bmp, huartI2C);
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	490a      	ldr	r1, [pc, #40]	; (8002fac <init_imu+0x1c0>)
 8002f82:	2003      	movs	r0, #3
 8002f84:	f7fe f989 	bl	800129a <bmp280_set_power_mode>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	73fb      	strb	r3, [r7, #15]
	if (rslt != BMP280_OK) {
 8002f8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d002      	beq.n	8002f9a <init_imu+0x1ae>
		return rslt;
 8002f94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f98:	e000      	b.n	8002f9c <init_imu+0x1b0>
	}

/* #ifdef Selected_BAR_BMP280 */
#endif

	return IMU_INIT_OK;
 8002f9a:	2300      	movs	r3, #0
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd90      	pop	{r4, r7, pc}
 8002fa4:	200002dc 	.word	0x200002dc
 8002fa8:	200002c8 	.word	0x200002c8
 8002fac:	20000288 	.word	0x20000288
 8002fb0:	080031f9 	.word	0x080031f9
 8002fb4:	08003245 	.word	0x08003245
 8002fb8:	0800320f 	.word	0x0800320f
 8002fbc:	20000230 	.word	0x20000230

08002fc0 <read_imu>:

int8_t read_imu(IMU *imu,I2C_HandleTypeDef *huartI2C,KUSBEGI_FLAGS *kusbegi_flags){
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	60b9      	str	r1, [r7, #8]
 8002fca:	607a      	str	r2, [r7, #4]
	int8_t rslt;

#ifdef Selected_IMU_BNO055

	rslt = BNO055_Read_Gyr(huartI2C, imu->gyrXYZ);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	334c      	adds	r3, #76	; 0x4c
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	68b8      	ldr	r0, [r7, #8]
 8002fd4:	f7ff fd28 	bl	8002a28 <BNO055_Read_Gyr>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	75fb      	strb	r3, [r7, #23]
	if (rslt != BNO055_OK) {
 8002fdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d005      	beq.n	8002ff0 <read_imu+0x30>
		kusbegi_flags->FLAG_IMU_GYR_R_OK = 0;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	709a      	strb	r2, [r3, #2]
		return rslt;
 8002fea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002fee:	e06e      	b.n	80030ce <read_imu+0x10e>
	}
	kusbegi_flags->FLAG_IMU_GYR_R_OK = 1;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	709a      	strb	r2, [r3, #2]

	rslt = BNO055_Read_Acc(huartI2C, imu->accelXYZ);
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	331c      	adds	r3, #28
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	68b8      	ldr	r0, [r7, #8]
 8002ffe:	f7ff fc37 	bl	8002870 <BNO055_Read_Acc>
 8003002:	4603      	mov	r3, r0
 8003004:	75fb      	strb	r3, [r7, #23]
	if (rslt != BNO055_OK) {
 8003006:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d005      	beq.n	800301a <read_imu+0x5a>
		kusbegi_flags->FLAG_IMU_ACC_R_OK = 0;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	705a      	strb	r2, [r3, #1]
		return rslt;
 8003014:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003018:	e059      	b.n	80030ce <read_imu+0x10e>
	}
	kusbegi_flags->FLAG_IMU_ACC_R_OK = 1;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	705a      	strb	r2, [r3, #1]

	rslt = BNO055_Read_Eul(huartI2C, imu->eulerXYZ);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4619      	mov	r1, r3
 8003024:	68b8      	ldr	r0, [r7, #8]
 8003026:	f7ff fa2d 	bl	8002484 <BNO055_Read_Eul>
 800302a:	4603      	mov	r3, r0
 800302c:	75fb      	strb	r3, [r7, #23]
	if (rslt != BNO055_OK) {
 800302e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d005      	beq.n	8003042 <read_imu+0x82>
		kusbegi_flags->FLAG_IMU_EUL_R_OK = 0;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	715a      	strb	r2, [r3, #5]
		return rslt;
 800303c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003040:	e045      	b.n	80030ce <read_imu+0x10e>
	}
	kusbegi_flags->FLAG_IMU_EUL_R_OK = 1;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2201      	movs	r2, #1
 8003046:	715a      	strb	r2, [r3, #5]

	rslt = BNO055_Read_Qua(huartI2C, imu->quaternionWXYZ);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	330c      	adds	r3, #12
 800304c:	4619      	mov	r1, r3
 800304e:	68b8      	ldr	r0, [r7, #8]
 8003050:	f7ff faf2 	bl	8002638 <BNO055_Read_Qua>
 8003054:	4603      	mov	r3, r0
 8003056:	75fb      	strb	r3, [r7, #23]
	if (rslt != BNO055_OK) {
 8003058:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d005      	beq.n	800306c <read_imu+0xac>
		kusbegi_flags->FLAG_IMU_QUA_R_OK = 0;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	711a      	strb	r2, [r3, #4]
		return rslt;
 8003066:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800306a:	e030      	b.n	80030ce <read_imu+0x10e>
	}
	kusbegi_flags->FLAG_IMU_QUA_R_OK = 1;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	711a      	strb	r2, [r3, #4]

	rslt = BNO055_Read_Lia(huartI2C, imu->liaXYZ);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	3334      	adds	r3, #52	; 0x34
 8003076:	4619      	mov	r1, r3
 8003078:	68b8      	ldr	r0, [r7, #8]
 800307a:	f7ff fdb1 	bl	8002be0 <BNO055_Read_Lia>
 800307e:	4603      	mov	r3, r0
 8003080:	75fb      	strb	r3, [r7, #23]
	if (rslt != BNO055_OK) {
 8003082:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d005      	beq.n	8003096 <read_imu+0xd6>
		kusbegi_flags->FLAG_IMU_LIA_R_OK = 0;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	70da      	strb	r2, [r3, #3]
		return rslt;
 8003090:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003094:	e01b      	b.n	80030ce <read_imu+0x10e>
	}
	kusbegi_flags->FLAG_IMU_LIA_R_OK = 1;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2201      	movs	r2, #1
 800309a:	70da      	strb	r2, [r3, #3]
//	imu->ypr[0] = imu->eulerXYZ[1];
//	imu->ypr[2] = imu->eulerXYZ[2];
//	imu->ypr[1] = imu->eulerXYZ[0];

	//For Test Drone Confing
	imu->ypr[2] = (-1.0f) * imu->eulerXYZ[1];
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	edd3 7a01 	vldr	s15, [r3, #4]
 80030a2:	eef1 7a67 	vneg.f32	s15, s15
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	imu->ypr[0] = imu->eulerXYZ[0];
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	659a      	str	r2, [r3, #88]	; 0x58
	imu->ypr[1] = (1.0f) * imu->eulerXYZ[2];
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	65da      	str	r2, [r3, #92]	; 0x5c
	imu->yaw_dps =(-1.0f) * imu->gyrXYZ[2];
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80030c2:	eef1 7a67 	vneg.f32	s15, s15
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

	return IMU_READ_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3718      	adds	r7, #24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <read_barometer>:
}


#ifdef Selected_BAR_BMP280

int8_t read_barometer(IMU *imu,I2C_HandleTypeDef *huartI2C){
 80030d8:	b590      	push	{r4, r7, lr}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = bmp280_get_uncomp_data(&ucomp_data, &bmp, huartI2C);
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	493d      	ldr	r1, [pc, #244]	; (80031dc <read_barometer+0x104>)
 80030e6:	483e      	ldr	r0, [pc, #248]	; (80031e0 <read_barometer+0x108>)
 80030e8:	f7fe f8f8 	bl	80012dc <bmp280_get_uncomp_data>
 80030ec:	4603      	mov	r3, r0
 80030ee:	73fb      	strb	r3, [r7, #15]
	if (rslt != BMP280_OK) {
 80030f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d002      	beq.n	80030fe <read_barometer+0x26>
		return rslt;
 80030f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030fc:	e069      	b.n	80031d2 <read_barometer+0xfa>
	}
	/* Getting the compensated pressure using 32 bit precision */
	rslt = bmp280_get_comp_pres_32bit(&pres32, ucomp_data.uncomp_press, &bmp,
 80030fe:	4b38      	ldr	r3, [pc, #224]	; (80031e0 <read_barometer+0x108>)
 8003100:	6859      	ldr	r1, [r3, #4]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	4a35      	ldr	r2, [pc, #212]	; (80031dc <read_barometer+0x104>)
 8003106:	4837      	ldr	r0, [pc, #220]	; (80031e4 <read_barometer+0x10c>)
 8003108:	f7fe f9a7 	bl	800145a <bmp280_get_comp_pres_32bit>
 800310c:	4603      	mov	r3, r0
 800310e:	73fb      	strb	r3, [r7, #15]
			huartI2C);
	if (rslt != BMP280_OK) {
 8003110:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d002      	beq.n	800311e <read_barometer+0x46>
		return rslt;
 8003118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800311c:	e059      	b.n	80031d2 <read_barometer+0xfa>
	}
	/* Getting the compensated pressure using 64 bit precision */
	rslt = bmp280_get_comp_pres_64bit(&pres64, ucomp_data.uncomp_press, &bmp,
 800311e:	4b30      	ldr	r3, [pc, #192]	; (80031e0 <read_barometer+0x108>)
 8003120:	6859      	ldr	r1, [r3, #4]
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	4a2d      	ldr	r2, [pc, #180]	; (80031dc <read_barometer+0x104>)
 8003126:	4830      	ldr	r0, [pc, #192]	; (80031e8 <read_barometer+0x110>)
 8003128:	f7fe fa92 	bl	8001650 <bmp280_get_comp_pres_64bit>
 800312c:	4603      	mov	r3, r0
 800312e:	73fb      	strb	r3, [r7, #15]
			huartI2C);
	if (rslt != BMP280_OK) {
 8003130:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d002      	beq.n	800313e <read_barometer+0x66>
		return rslt;
 8003138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800313c:	e049      	b.n	80031d2 <read_barometer+0xfa>
	}
	/* Getting the compensated pressure as floating point value */
	rslt = bmp280_get_comp_pres_double(&pres, ucomp_data.uncomp_press, &bmp,
 800313e:	4b28      	ldr	r3, [pc, #160]	; (80031e0 <read_barometer+0x108>)
 8003140:	6859      	ldr	r1, [r3, #4]
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	4a25      	ldr	r2, [pc, #148]	; (80031dc <read_barometer+0x104>)
 8003146:	4829      	ldr	r0, [pc, #164]	; (80031ec <read_barometer+0x114>)
 8003148:	f7fe fd72 	bl	8001c30 <bmp280_get_comp_pres_double>
 800314c:	4603      	mov	r3, r0
 800314e:	73fb      	strb	r3, [r7, #15]
			huartI2C);
	if (rslt != BMP280_OK) {
 8003150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <read_barometer+0x86>
		return rslt;
 8003158:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315c:	e039      	b.n	80031d2 <read_barometer+0xfa>
	}
	/* Reading the raw data from sensor */
	rslt = bmp280_get_uncomp_data(&ucomp_data, &bmp, huartI2C);
 800315e:	683a      	ldr	r2, [r7, #0]
 8003160:	491e      	ldr	r1, [pc, #120]	; (80031dc <read_barometer+0x104>)
 8003162:	481f      	ldr	r0, [pc, #124]	; (80031e0 <read_barometer+0x108>)
 8003164:	f7fe f8ba 	bl	80012dc <bmp280_get_uncomp_data>
 8003168:	4603      	mov	r3, r0
 800316a:	73fb      	strb	r3, [r7, #15]
	if (rslt != BMP280_OK) {
 800316c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d002      	beq.n	800317a <read_barometer+0xa2>
		return rslt;
 8003174:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003178:	e02b      	b.n	80031d2 <read_barometer+0xfa>
	}
	/* Getting the 32 bit compensated temperature */
	rslt = bmp280_get_comp_temp_32bit(&temp32, ucomp_data.uncomp_temp, &bmp,
 800317a:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <read_barometer+0x108>)
 800317c:	6819      	ldr	r1, [r3, #0]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	4a16      	ldr	r2, [pc, #88]	; (80031dc <read_barometer+0x104>)
 8003182:	481b      	ldr	r0, [pc, #108]	; (80031f0 <read_barometer+0x118>)
 8003184:	f7fe f8fd 	bl	8001382 <bmp280_get_comp_temp_32bit>
 8003188:	4603      	mov	r3, r0
 800318a:	73fb      	strb	r3, [r7, #15]
			huartI2C);
	if (rslt != BMP280_OK) {
 800318c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d002      	beq.n	800319a <read_barometer+0xc2>
		return rslt;
 8003194:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003198:	e01b      	b.n	80031d2 <read_barometer+0xfa>
	}
	/* Getting the compensated temperature as floating point value */
	rslt = bmp280_get_comp_temp_double(&temp, ucomp_data.uncomp_temp, &bmp,
 800319a:	4b11      	ldr	r3, [pc, #68]	; (80031e0 <read_barometer+0x108>)
 800319c:	6819      	ldr	r1, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	4a0e      	ldr	r2, [pc, #56]	; (80031dc <read_barometer+0x104>)
 80031a2:	4814      	ldr	r0, [pc, #80]	; (80031f4 <read_barometer+0x11c>)
 80031a4:	f7fe fc68 	bl	8001a78 <bmp280_get_comp_temp_double>
 80031a8:	4603      	mov	r3, r0
 80031aa:	73fb      	strb	r3, [r7, #15]
			huartI2C);
	if (rslt != BMP280_OK) {
 80031ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d002      	beq.n	80031ba <read_barometer+0xe2>
		return rslt;
 80031b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031b8:	e00b      	b.n	80031d2 <read_barometer+0xfa>
	}
	imu->pressure = pres64 / 256;
 80031ba:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <read_barometer+0x110>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	0a1a      	lsrs	r2, r3, #8
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	66da      	str	r2, [r3, #108]	; 0x6c
	imu->temperature = temp;
 80031c4:	4b0b      	ldr	r3, [pc, #44]	; (80031f4 <read_barometer+0x11c>)
 80031c6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	e9c2 341c 	strd	r3, r4, [r2, #112]	; 0x70

	return IMU_READ_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd90      	pop	{r4, r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000288 	.word	0x20000288
 80031e0:	200002d0 	.word	0x200002d0
 80031e4:	200002bc 	.word	0x200002bc
 80031e8:	200002d8 	.word	0x200002d8
 80031ec:	20000228 	.word	0x20000228
 80031f0:	200002dc 	.word	0x200002dc
 80031f4:	200002c8 	.word	0x200002c8

080031f8 <delay_ms>:

void delay_ms(uint32_t period_ms)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
    HAL_Delay(period_ms);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f002 fbc7 	bl	8005994 <HAL_Delay>
}
 8003206:	bf00      	nop
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <i2c_reg_write>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_write(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length,I2C_HandleTypeDef *huartI2C)
{
 800320e:	b580      	push	{r7, lr}
 8003210:	b084      	sub	sp, #16
 8003212:	af00      	add	r7, sp, #0
 8003214:	603a      	str	r2, [r7, #0]
 8003216:	461a      	mov	r2, r3
 8003218:	4603      	mov	r3, r0
 800321a:	71fb      	strb	r3, [r7, #7]
 800321c:	460b      	mov	r3, r1
 800321e:	71bb      	strb	r3, [r7, #6]
 8003220:	4613      	mov	r3, r2
 8003222:	80bb      	strh	r3, [r7, #4]
//	for(uint8_t i=0;i<length;i++){
//		bmp_i2c_buff[i+1] = reg_data[i];
//	}
//
//	HAL_I2C_Master_Transmit(huartI2C, i2c_addr, bmp_i2c_buff, (length + 1), I2C_TRANSMIT_TIMEOUT);
	rslt = write8(huartI2C,0XEC,reg_addr,*reg_data);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	79ba      	ldrb	r2, [r7, #6]
 800322a:	21ec      	movs	r1, #236	; 0xec
 800322c:	69b8      	ldr	r0, [r7, #24]
 800322e:	f001 fc41 	bl	8004ab4 <write8>
 8003232:	4603      	mov	r3, r0
 8003234:	73fb      	strb	r3, [r7, #15]

    return rslt;
 8003236:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800323a:	4618      	mov	r0, r3
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
	...

08003244 <i2c_reg_read>:
 *  @retval 0 -> Success
 *  @retval >0 -> Failure Info
 *
 */
int8_t i2c_reg_read(uint8_t i2c_addr, uint8_t reg_addr, uint8_t *reg_data, uint16_t length,I2C_HandleTypeDef *huartI2C)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	b086      	sub	sp, #24
 8003248:	af02      	add	r7, sp, #8
 800324a:	603a      	str	r2, [r7, #0]
 800324c:	461a      	mov	r2, r3
 800324e:	4603      	mov	r3, r0
 8003250:	71fb      	strb	r3, [r7, #7]
 8003252:	460b      	mov	r3, r1
 8003254:	71bb      	strb	r3, [r7, #6]
 8003256:	4613      	mov	r3, r2
 8003258:	80bb      	strh	r3, [r7, #4]
	int8_t rslt;
	bmp_i2c_buff[0] = reg_addr;
 800325a:	4a1d      	ldr	r2, [pc, #116]	; (80032d0 <i2c_reg_read+0x8c>)
 800325c:	79bb      	ldrb	r3, [r7, #6]
 800325e:	7013      	strb	r3, [r2, #0]


	rslt = HAL_I2C_Master_Transmit(huartI2C, i2c_addr, bmp_i2c_buff, 1, I2C_TRANSMIT_TIMEOUT);
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	b299      	uxth	r1, r3
 8003264:	230a      	movs	r3, #10
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	2301      	movs	r3, #1
 800326a:	4a19      	ldr	r2, [pc, #100]	; (80032d0 <i2c_reg_read+0x8c>)
 800326c:	69b8      	ldr	r0, [r7, #24]
 800326e:	f003 fb59 	bl	8006924 <HAL_I2C_Master_Transmit>
 8003272:	4603      	mov	r3, r0
 8003274:	73bb      	strb	r3, [r7, #14]
	if (rslt != HAL_OK) {
 8003276:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d002      	beq.n	8003284 <i2c_reg_read+0x40>
		return rslt;
 800327e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003282:	e020      	b.n	80032c6 <i2c_reg_read+0x82>
	}
	rslt = HAL_I2C_Master_Receive(huartI2C, i2c_addr, &bmp_i2c_buff[1], length, I2C_RECEIVE_TIMEOUT);
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	b299      	uxth	r1, r3
 8003288:	88ba      	ldrh	r2, [r7, #4]
 800328a:	2314      	movs	r3, #20
 800328c:	9300      	str	r3, [sp, #0]
 800328e:	4613      	mov	r3, r2
 8003290:	4a10      	ldr	r2, [pc, #64]	; (80032d4 <i2c_reg_read+0x90>)
 8003292:	69b8      	ldr	r0, [r7, #24]
 8003294:	f003 fc44 	bl	8006b20 <HAL_I2C_Master_Receive>
 8003298:	4603      	mov	r3, r0
 800329a:	73bb      	strb	r3, [r7, #14]
	for (uint8_t i = 0; i < length; i++) {
 800329c:	2300      	movs	r3, #0
 800329e:	73fb      	strb	r3, [r7, #15]
 80032a0:	e00a      	b.n	80032b8 <i2c_reg_read+0x74>
		reg_data[i] = bmp_i2c_buff[i + 1];
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	7bfb      	ldrb	r3, [r7, #15]
 80032a8:	6839      	ldr	r1, [r7, #0]
 80032aa:	440b      	add	r3, r1
 80032ac:	4908      	ldr	r1, [pc, #32]	; (80032d0 <i2c_reg_read+0x8c>)
 80032ae:	5c8a      	ldrb	r2, [r1, r2]
 80032b0:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < length; i++) {
 80032b2:	7bfb      	ldrb	r3, [r7, #15]
 80032b4:	3301      	adds	r3, #1
 80032b6:	73fb      	strb	r3, [r7, #15]
 80032b8:	7bfb      	ldrb	r3, [r7, #15]
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	88ba      	ldrh	r2, [r7, #4]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d8ef      	bhi.n	80032a2 <i2c_reg_read+0x5e>
	}

    return rslt;
 80032c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	3710      	adds	r7, #16
 80032ca:	46bd      	mov	sp, r7
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	20000238 	.word	0x20000238
 80032d4:	20000239 	.word	0x20000239

080032d8 <flight_mode_update>:
 */

#include "flight_mode.h"


int8_t flight_mode_update(FLIGHT_MODE *flight_mode,OUTPUT_MIXER *output_mixer,KUSBEGI_FLAGS *kusbegi_flags){
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	607a      	str	r2, [r7, #4]
	 * Then we will determine that we can still use this flight mode
	 * If we have to switch another mode we will call:
	 * flight_mode_transition
	 * After we get mode update will set up for flight task
	 */
	if ((kusbegi_flags->FLAG_RC_FAILSAFE) || (kusbegi_flags->FLAG_RC_FRAME_LOST)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	7b9b      	ldrb	r3, [r3, #14]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d10b      	bne.n	8003304 <flight_mode_update+0x2c>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	7b1b      	ldrb	r3, [r3, #12]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d107      	bne.n	8003304 <flight_mode_update+0x2c>
			|| (kusbegi_flags->FLAG_RC_CONNECTION_E)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	7b5b      	ldrb	r3, [r3, #13]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d103      	bne.n	8003304 <flight_mode_update+0x2c>
			|| (kusbegi_flags->FLAG_IMU_READ_OK == 0)) {
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d11a      	bne.n	800333a <flight_mode_update+0x62>

		if (flight_mode->failsafe_timer_active == 0) {
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	7a1b      	ldrb	r3, [r3, #8]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d107      	bne.n	800331c <flight_mode_update+0x44>
			flight_mode->failsafe_timer = HAL_GetTick();
 800330c:	f002 fb36 	bl	800597c <HAL_GetTick>
 8003310:	4602      	mov	r2, r0
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	605a      	str	r2, [r3, #4]
			flight_mode->failsafe_timer_active = 1;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2201      	movs	r2, #1
 800331a:	721a      	strb	r2, [r3, #8]
		}

		if((HAL_GetTick() - flight_mode->failsafe_timer) > RC_FAILSAFE_TIME_MS){
 800331c:	f002 fb2e 	bl	800597c <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	1ad3      	subs	r3, r2, r3
 8003328:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800332c:	d905      	bls.n	800333a <flight_mode_update+0x62>
			/*
			 * We set the flag up
			 * Because new mod is Failsafe
			 * We want to start mode transition
			 */
			kusbegi_flags->FLAG_MODE_CHANGE = 1;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	729a      	strb	r2, [r3, #10]
			flight_mode->mode_type = mode_failsafe;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2264      	movs	r2, #100	; 0x64
 8003338:	701a      	strb	r2, [r3, #0]
		}
	}


	if(kusbegi_flags->FLAG_MODE_CHANGE){
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	7a9b      	ldrb	r3, [r3, #10]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d007      	beq.n	8003352 <flight_mode_update+0x7a>
		/*
		 * Set flag down to detect next mode change
		 */
		kusbegi_flags->FLAG_MODE_CHANGE = 0;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	729a      	strb	r2, [r3, #10]
		flight_mode_transition(flight_mode, output_mixer, kusbegi_flags);
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	68b9      	ldr	r1, [r7, #8]
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f81b 	bl	8003388 <flight_mode_transition>

	}


	rslt = flight_mode_available(flight_mode->mode_type,kusbegi_flags);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	4618      	mov	r0, r3
 800335a:	f000 f832 	bl	80033c2 <flight_mode_available>
 800335e:	4603      	mov	r3, r0
 8003360:	75fb      	strb	r3, [r7, #23]
	if(rslt == FLIGHT_MODE_AVAILABLE){
 8003362:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d104      	bne.n	8003374 <flight_mode_update+0x9c>
		/*
		 * We will pass the new mode
		 * Before we return, We set last mode as new mode
		 * This means mode change is success
		 */
		flight_mode->last_mode_type = flight_mode->mode_type;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	781a      	ldrb	r2, [r3, #0]
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	705a      	strb	r2, [r3, #1]
 8003372:	e003      	b.n	800337c <flight_mode_update+0xa4>
		/*
		 * If we can not change mode
		 * We have to continue pass old mode
		 * Failsafe is handled above but TODO: need to handle imu err
		 */
		flight_mode->mode_type = flight_mode->last_mode_type;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	785a      	ldrb	r2, [r3, #1]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	701a      	strb	r2, [r3, #0]
	}



	return rslt;
 800337c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <flight_mode_transition>:

int8_t flight_mode_transition(FLIGHT_MODE *flight_mode,OUTPUT_MIXER *output_mixer,KUSBEGI_FLAGS *kusbegi_flags){
 8003388:	b480      	push	{r7}
 800338a:	b085      	sub	sp, #20
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	607a      	str	r2, [r7, #4]

	if(output_mixer->RC_INPUT.rc_channels[mode].mapped_value == RC_MODE_STABILIZE){
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800339a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800339e:	eef4 7a47 	vcmp.f32	s15, s14
 80033a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a6:	d104      	bne.n	80033b2 <flight_mode_transition+0x2a>
		flight_mode->mode_type = mode_stabilize;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2201      	movs	r2, #1
 80033ac:	701a      	strb	r2, [r3, #0]
		return FLIGHT_MODE_AVAILABLE;
 80033ae:	2300      	movs	r3, #0
 80033b0:	e001      	b.n	80033b6 <flight_mode_transition+0x2e>
	}



	return FLIGHT_MODE_E_UNKOWN_MODE;
 80033b2:	f06f 031e 	mvn.w	r3, #30
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3714      	adds	r7, #20
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr

080033c2 <flight_mode_available>:

int8_t flight_mode_available(MODE_TYPE mode_type,KUSBEGI_FLAGS *kusbegi_flags){
 80033c2:	b480      	push	{r7}
 80033c4:	b083      	sub	sp, #12
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	4603      	mov	r3, r0
 80033ca:	6039      	str	r1, [r7, #0]
 80033cc:	71fb      	strb	r3, [r7, #7]

	if(mode_type == mode_stabilize){
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <flight_mode_available+0x16>
		return FLIGHT_MODE_AVAILABLE;
 80033d4:	2300      	movs	r3, #0
 80033d6:	e001      	b.n	80033dc <flight_mode_available+0x1a>
	}


	return FLIGHT_MODE_E_UNKOWN_MODE;
 80033d8:	f06f 031e 	mvn.w	r3, #30
}
 80033dc:	4618      	mov	r0, r3
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <flight_task_update>:
 * Language:  C
 */

#include "flight_task.h"

int8_t flight_task_update(FLIGHT_TASK *flight_task,FLIGHT_MODE *flight_mode,OUTPUT_MIXER *output_mixer,KUSBEGI_FLAGS *kusbegi_flags){
 80033e8:	b5b0      	push	{r4, r5, r7, lr}
 80033ea:	b086      	sub	sp, #24
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
 80033f4:	603b      	str	r3, [r7, #0]


	if(flight_mode->mode_type == mode_stabilize){
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d109      	bne.n	8003412 <flight_task_update+0x2a>

		run_task_manuel(output_mixer,kusbegi_flags,&task_yaw,&task_pitch,&task_roll,&task_altitude);
 80033fe:	4b1d      	ldr	r3, [pc, #116]	; (8003474 <flight_task_update+0x8c>)
 8003400:	9301      	str	r3, [sp, #4]
 8003402:	4b1d      	ldr	r3, [pc, #116]	; (8003478 <flight_task_update+0x90>)
 8003404:	9300      	str	r3, [sp, #0]
 8003406:	4b1d      	ldr	r3, [pc, #116]	; (800347c <flight_task_update+0x94>)
 8003408:	4a1d      	ldr	r2, [pc, #116]	; (8003480 <flight_task_update+0x98>)
 800340a:	6839      	ldr	r1, [r7, #0]
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f000 f839 	bl	8003484 <run_task_manuel>

	}

	flight_task->flight_task_setpoint.yaw = task_yaw;
 8003412:	4b1b      	ldr	r3, [pc, #108]	; (8003480 <flight_task_update+0x98>)
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	611a      	str	r2, [r3, #16]
	flight_task->flight_task_setpoint.pitch = task_pitch;
 800341a:	4b18      	ldr	r3, [pc, #96]	; (800347c <flight_task_update+0x94>)
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	615a      	str	r2, [r3, #20]
	flight_task->flight_task_setpoint.roll = task_roll;
 8003422:	4b15      	ldr	r3, [pc, #84]	; (8003478 <flight_task_update+0x90>)
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	619a      	str	r2, [r3, #24]
	flight_task->flight_task_setpoint.altitude = task_altitude;
 800342a:	4b12      	ldr	r3, [pc, #72]	; (8003474 <flight_task_update+0x8c>)
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	61da      	str	r2, [r3, #28]

	output_mixer->SETPOINT_YPRA[0] = task_yaw;
 8003432:	4b13      	ldr	r3, [pc, #76]	; (8003480 <flight_task_update+0x98>)
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	619a      	str	r2, [r3, #24]
	output_mixer->SETPOINT_YPRA[1] = task_pitch;
 800343a:	4b10      	ldr	r3, [pc, #64]	; (800347c <flight_task_update+0x94>)
 800343c:	681a      	ldr	r2, [r3, #0]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	61da      	str	r2, [r3, #28]
	output_mixer->SETPOINT_YPRA[2] = task_roll;
 8003442:	4b0d      	ldr	r3, [pc, #52]	; (8003478 <flight_task_update+0x90>)
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	621a      	str	r2, [r3, #32]
	output_mixer->SETPOINT_YPRA[3] = task_altitude;
 800344a:	4b0a      	ldr	r3, [pc, #40]	; (8003474 <flight_task_update+0x8c>)
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	625a      	str	r2, [r3, #36]	; 0x24

	flight_task->lastflight_task_setpoint = flight_task->flight_task_setpoint;
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f102 0420 	add.w	r4, r2, #32
 800345a:	1d1d      	adds	r5, r3, #4
 800345c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800345e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003460:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003464:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return 0;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3710      	adds	r7, #16
 800346e:	46bd      	mov	sp, r7
 8003470:	bdb0      	pop	{r4, r5, r7, pc}
 8003472:	bf00      	nop
 8003474:	200004f8 	.word	0x200004f8
 8003478:	200004fc 	.word	0x200004fc
 800347c:	200004f4 	.word	0x200004f4
 8003480:	200004f0 	.word	0x200004f0

08003484 <run_task_manuel>:
#include "task_manuel.h"

int8_t run_task_manuel(OUTPUT_MIXER *output_mixer, KUSBEGI_FLAGS *kusbegi_flags,
		float *task_yaw, float *task_pitch, float *task_roll, float *task_altitude) {
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
 8003490:	603b      	str	r3, [r7, #0]

	*task_altitude = output_mixer->RC_INPUT.rc_channels[throttle].mapped_value;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003496:	69fb      	ldr	r3, [r7, #28]
 8003498:	601a      	str	r2, [r3, #0]

	*task_pitch = output_mixer->RC_INPUT.rc_channels[pitch].mapped_value;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	601a      	str	r2, [r3, #0]
	*task_roll = output_mixer->RC_INPUT.rc_channels[roll].mapped_value;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	601a      	str	r2, [r3, #0]


	*task_yaw = output_mixer->RC_INPUT.rc_channels[yaw].mapped_value;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	601a      	str	r2, [r3, #0]


	kusbegi_flags->FLAG_ARM = output_mixer->RC_INPUT.arm_state;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	71da      	strb	r2, [r3, #7]

	if(kusbegi_flags->FLAG_RC_FRAME_LOST || kusbegi_flags->FLAG_RC_FAILSAFE){
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	7b1b      	ldrb	r3, [r3, #12]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d103      	bne.n	80034cc <run_task_manuel+0x48>
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	7b9b      	ldrb	r3, [r3, #14]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d002      	beq.n	80034d2 <run_task_manuel+0x4e>
		kusbegi_flags->FLAG_ARM = 0;
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	2200      	movs	r2, #0
 80034d0:	71da      	strb	r2, [r3, #7]
	}


	return 0;
 80034d2:	2300      	movs	r3, #0
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3714      	adds	r7, #20
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <kusbegi_init>:
 * Purpose: Autopilot
 * Language:  C
 */
#include "kusbegi_autopilot.h"

int8_t kusbegi_init(UART_HandleTypeDef* huartMsg,I2C_HandleTypeDef *huartI2C,UART_HandleTypeDef* huartRC,KUSBEGI *kusbegi){
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
 80034ec:	603b      	str	r3, [r7, #0]
	int8_t rslt;
	/* init output_mixer */
	rslt = init_output_mixer(&output_mixer, huartI2C);
 80034ee:	68b9      	ldr	r1, [r7, #8]
 80034f0:	4823      	ldr	r0, [pc, #140]	; (8003580 <kusbegi_init+0xa0>)
 80034f2:	f000 fa57 	bl	80039a4 <init_output_mixer>
 80034f6:	4603      	mov	r3, r0
 80034f8:	75bb      	strb	r3, [r7, #22]

	/* init kusbegi autopilot*/
	kusbegi->mc_arm_state = MC_DISARM;
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	2200      	movs	r2, #0
 80034fe:	705a      	strb	r2, [r3, #1]
	kusbegi->mc_fc_state = KUSBEGI_INIT;
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	2200      	movs	r2, #0
 8003504:	709a      	strb	r2, [r3, #2]
	kusbegi->mc_flight_mode = MC_MODE_STABILIZE;
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	2200      	movs	r2, #0
 800350a:	701a      	strb	r2, [r3, #0]
	kusbegi->mc_gps_available = MC_GPS_UNAVAILABLE;
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	2201      	movs	r2, #1
 8003510:	711a      	strb	r2, [r3, #4]
	kusbegi->mc_kill_switch = 0;
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	2200      	movs	r2, #0
 8003516:	719a      	strb	r2, [r3, #6]
	kusbegi->mc_land_state = MC_LANDED;
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	2200      	movs	r2, #0
 800351c:	70da      	strb	r2, [r3, #3]

	for(uint8_t i = 0;i<4;i++){
 800351e:	2300      	movs	r3, #0
 8003520:	75fb      	strb	r3, [r7, #23]
 8003522:	e008      	b.n	8003536 <kusbegi_init+0x56>
		kusbegi->PWM_US_MOTOR[i] = 0;
 8003524:	7dfa      	ldrb	r2, [r7, #23]
 8003526:	683b      	ldr	r3, [r7, #0]
 8003528:	3204      	adds	r2, #4
 800352a:	2100      	movs	r1, #0
 800352c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(uint8_t i = 0;i<4;i++){
 8003530:	7dfb      	ldrb	r3, [r7, #23]
 8003532:	3301      	adds	r3, #1
 8003534:	75fb      	strb	r3, [r7, #23]
 8003536:	7dfb      	ldrb	r3, [r7, #23]
 8003538:	2b03      	cmp	r3, #3
 800353a:	d9f3      	bls.n	8003524 <kusbegi_init+0x44>
	}

	last_tick_l1 = 0;
 800353c:	4b11      	ldr	r3, [pc, #68]	; (8003584 <kusbegi_init+0xa4>)
 800353e:	2200      	movs	r2, #0
 8003540:	601a      	str	r2, [r3, #0]
	last_tick_l2 = 0;
 8003542:	4b11      	ldr	r3, [pc, #68]	; (8003588 <kusbegi_init+0xa8>)
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]
	last_tick_l3 = 0;
 8003548:	4b10      	ldr	r3, [pc, #64]	; (800358c <kusbegi_init+0xac>)
 800354a:	2200      	movs	r2, #0
 800354c:	601a      	str	r2, [r3, #0]
	last_tick_l4 = 0;
 800354e:	4b10      	ldr	r3, [pc, #64]	; (8003590 <kusbegi_init+0xb0>)
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]
	last_tick_l5 = 0;
 8003554:	4b0f      	ldr	r3, [pc, #60]	; (8003594 <kusbegi_init+0xb4>)
 8003556:	2200      	movs	r2, #0
 8003558:	601a      	str	r2, [r3, #0]
	last_tick_l6 = 0;
 800355a:	4b0f      	ldr	r3, [pc, #60]	; (8003598 <kusbegi_init+0xb8>)
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
	kusbegi_tick = 0;
 8003560:	4b0e      	ldr	r3, [pc, #56]	; (800359c <kusbegi_init+0xbc>)
 8003562:	2200      	movs	r2, #0
 8003564:	601a      	str	r2, [r3, #0]

	flight_mode.mode_type = mode_stabilize;
 8003566:	4b0e      	ldr	r3, [pc, #56]	; (80035a0 <kusbegi_init+0xc0>)
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
	flight_task.task_type = task_manuel;
 800356c:	4b0d      	ldr	r3, [pc, #52]	; (80035a4 <kusbegi_init+0xc4>)
 800356e:	2200      	movs	r2, #0
 8003570:	701a      	strb	r2, [r3, #0]


	return rslt;
 8003572:	f997 3016 	ldrsb.w	r3, [r7, #22]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	20000548 	.word	0x20000548
 8003584:	2000066c 	.word	0x2000066c
 8003588:	20000674 	.word	0x20000674
 800358c:	20000540 	.word	0x20000540
 8003590:	20000500 	.word	0x20000500
 8003594:	20000688 	.word	0x20000688
 8003598:	20000670 	.word	0x20000670
 800359c:	20000668 	.word	0x20000668
 80035a0:	2000068c 	.word	0x2000068c
 80035a4:	20000504 	.word	0x20000504

080035a8 <kusbegi_loop>:

void kusbegi_loop(UART_HandleTypeDef* huartMsg,I2C_HandleTypeDef *huartI2C,UART_HandleTypeDef* huartRC,KUSBEGI *kusbegi){
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	60f8      	str	r0, [r7, #12]
 80035b0:	60b9      	str	r1, [r7, #8]
 80035b2:	607a      	str	r2, [r7, #4]
 80035b4:	603b      	str	r3, [r7, #0]

	kusbegi_tick = HAL_GetTick();
 80035b6:	f002 f9e1 	bl	800597c <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	4b34      	ldr	r3, [pc, #208]	; (8003690 <kusbegi_loop+0xe8>)
 80035be:	601a      	str	r2, [r3, #0]

	if (kusbegi_tick - last_tick_l1 >= LOOP1DELAY_MS) {
 80035c0:	4b33      	ldr	r3, [pc, #204]	; (8003690 <kusbegi_loop+0xe8>)
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	4b33      	ldr	r3, [pc, #204]	; (8003694 <kusbegi_loop+0xec>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b09      	cmp	r3, #9
 80035cc:	d90c      	bls.n	80035e8 <kusbegi_loop+0x40>
		loop1(huartMsg,huartI2C,huartRC,kusbegi,&kusbegi_flags);
 80035ce:	4b32      	ldr	r3, [pc, #200]	; (8003698 <kusbegi_loop+0xf0>)
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	68b9      	ldr	r1, [r7, #8]
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f000 f867 	bl	80036ac <loop1>
		last_tick_l1 = HAL_GetTick();
 80035de:	f002 f9cd 	bl	800597c <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	4b2b      	ldr	r3, [pc, #172]	; (8003694 <kusbegi_loop+0xec>)
 80035e6:	601a      	str	r2, [r3, #0]
	}
	if (kusbegi_tick - last_tick_l2 >= LOOP2DELAY_MS) {
 80035e8:	4b29      	ldr	r3, [pc, #164]	; (8003690 <kusbegi_loop+0xe8>)
 80035ea:	681a      	ldr	r2, [r3, #0]
 80035ec:	4b2b      	ldr	r3, [pc, #172]	; (800369c <kusbegi_loop+0xf4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b13      	cmp	r3, #19
 80035f4:	d90c      	bls.n	8003610 <kusbegi_loop+0x68>
		loop2(huartMsg,huartI2C,huartRC,kusbegi,&kusbegi_flags);
 80035f6:	4b28      	ldr	r3, [pc, #160]	; (8003698 <kusbegi_loop+0xf0>)
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	68b9      	ldr	r1, [r7, #8]
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 f8a5 	bl	8003750 <loop2>
		last_tick_l2 = HAL_GetTick();
 8003606:	f002 f9b9 	bl	800597c <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	4b23      	ldr	r3, [pc, #140]	; (800369c <kusbegi_loop+0xf4>)
 800360e:	601a      	str	r2, [r3, #0]
	}
	if (kusbegi_tick - last_tick_l3 >= LOOP3DELAY_MS) {
 8003610:	4b1f      	ldr	r3, [pc, #124]	; (8003690 <kusbegi_loop+0xe8>)
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <kusbegi_loop+0xf8>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b27      	cmp	r3, #39	; 0x27
 800361c:	d90c      	bls.n	8003638 <kusbegi_loop+0x90>
		loop3(huartMsg,huartI2C,huartRC,kusbegi,&kusbegi_flags);
 800361e:	4b1e      	ldr	r3, [pc, #120]	; (8003698 <kusbegi_loop+0xf0>)
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	687a      	ldr	r2, [r7, #4]
 8003626:	68b9      	ldr	r1, [r7, #8]
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 f8b1 	bl	8003790 <loop3>
		last_tick_l3 = HAL_GetTick();
 800362e:	f002 f9a5 	bl	800597c <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	4b1a      	ldr	r3, [pc, #104]	; (80036a0 <kusbegi_loop+0xf8>)
 8003636:	601a      	str	r2, [r3, #0]
	}
	if (kusbegi_tick - last_tick_l4 >= LOOP4DELAY_MS) {
 8003638:	4b15      	ldr	r3, [pc, #84]	; (8003690 <kusbegi_loop+0xe8>)
 800363a:	681a      	ldr	r2, [r3, #0]
 800363c:	4b19      	ldr	r3, [pc, #100]	; (80036a4 <kusbegi_loop+0xfc>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b63      	cmp	r3, #99	; 0x63
 8003644:	d90c      	bls.n	8003660 <kusbegi_loop+0xb8>
		loop4(huartMsg,huartI2C,huartRC,kusbegi,&kusbegi_flags);
 8003646:	4b14      	ldr	r3, [pc, #80]	; (8003698 <kusbegi_loop+0xf0>)
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	687a      	ldr	r2, [r7, #4]
 800364e:	68b9      	ldr	r1, [r7, #8]
 8003650:	68f8      	ldr	r0, [r7, #12]
 8003652:	f000 f8ab 	bl	80037ac <loop4>
		last_tick_l4 = HAL_GetTick();
 8003656:	f002 f991 	bl	800597c <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	4b11      	ldr	r3, [pc, #68]	; (80036a4 <kusbegi_loop+0xfc>)
 800365e:	601a      	str	r2, [r3, #0]
	}
//	if (kusbegi_tick - last_tick_l5 >= LOOP5DELAY_MS) {
//		loop5(huartMsg,huartI2C,huartRC,kusbegi,&kusbegi_flags);
//		last_tick_l5 = HAL_GetTick();
//	}
	if (kusbegi_tick - last_tick_l6 >= LOOP6DELAY_MS) {
 8003660:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <kusbegi_loop+0xe8>)
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	4b10      	ldr	r3, [pc, #64]	; (80036a8 <kusbegi_loop+0x100>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b04      	cmp	r3, #4
 800366c:	d90c      	bls.n	8003688 <kusbegi_loop+0xe0>
		loop6(huartMsg,huartI2C,huartRC,kusbegi,&kusbegi_flags);
 800366e:	4b0a      	ldr	r3, [pc, #40]	; (8003698 <kusbegi_loop+0xf0>)
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	68b9      	ldr	r1, [r7, #8]
 8003678:	68f8      	ldr	r0, [r7, #12]
 800367a:	f000 f985 	bl	8003988 <loop6>
		last_tick_l6 = HAL_GetTick();
 800367e:	f002 f97d 	bl	800597c <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	4b08      	ldr	r3, [pc, #32]	; (80036a8 <kusbegi_loop+0x100>)
 8003686:	601a      	str	r2, [r3, #0]
	}

}
 8003688:	bf00      	nop
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000668 	.word	0x20000668
 8003694:	2000066c 	.word	0x2000066c
 8003698:	20000678 	.word	0x20000678
 800369c:	20000674 	.word	0x20000674
 80036a0:	20000540 	.word	0x20000540
 80036a4:	20000500 	.word	0x20000500
 80036a8:	20000670 	.word	0x20000670

080036ac <loop1>:

void loop1(UART_HandleTypeDef* huartMsg,I2C_HandleTypeDef *huartI2C,UART_HandleTypeDef* huartRC,KUSBEGI *kusbegi,KUSBEGI_FLAGS *kusbegi_flags){
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
 80036b8:	603b      	str	r3, [r7, #0]

	if(update_imu(&output_mixer, huartI2C,kusbegi_flags) == OUTPUT_MIXER_OK){
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	68b9      	ldr	r1, [r7, #8]
 80036be:	4821      	ldr	r0, [pc, #132]	; (8003744 <loop1+0x98>)
 80036c0:	f000 fc24 	bl	8003f0c <update_imu>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d103      	bne.n	80036d2 <loop1+0x26>
		kusbegi_flags->FLAG_IMU_READ_OK = 1;
 80036ca:	69bb      	ldr	r3, [r7, #24]
 80036cc:	2201      	movs	r2, #1
 80036ce:	701a      	strb	r2, [r3, #0]
 80036d0:	e002      	b.n	80036d8 <loop1+0x2c>
	}
	else{
		kusbegi_flags->FLAG_IMU_READ_OK = 0;
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	2200      	movs	r2, #0
 80036d6:	701a      	strb	r2, [r3, #0]
	}

	flight_mode_update(&flight_mode, &output_mixer, kusbegi_flags);
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	491a      	ldr	r1, [pc, #104]	; (8003744 <loop1+0x98>)
 80036dc:	481a      	ldr	r0, [pc, #104]	; (8003748 <loop1+0x9c>)
 80036de:	f7ff fdfb 	bl	80032d8 <flight_mode_update>
	flight_task_update(&flight_task, &flight_mode, &output_mixer,
 80036e2:	69bb      	ldr	r3, [r7, #24]
 80036e4:	4a17      	ldr	r2, [pc, #92]	; (8003744 <loop1+0x98>)
 80036e6:	4918      	ldr	r1, [pc, #96]	; (8003748 <loop1+0x9c>)
 80036e8:	4818      	ldr	r0, [pc, #96]	; (800374c <loop1+0xa0>)
 80036ea:	f7ff fe7d 	bl	80033e8 <flight_task_update>
			kusbegi_flags);
	update_pid(&output_mixer);
 80036ee:	4815      	ldr	r0, [pc, #84]	; (8003744 <loop1+0x98>)
 80036f0:	f000 fbfa 	bl	8003ee8 <update_pid>
	if ((kusbegi_flags->FLAG_ARM == 1) && (kusbegi_flags->KILL_S == 0)) {
 80036f4:	69bb      	ldr	r3, [r7, #24]
 80036f6:	79db      	ldrb	r3, [r3, #7]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d10b      	bne.n	8003714 <loop1+0x68>
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	7a1b      	ldrb	r3, [r3, #8]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d107      	bne.n	8003714 <loop1+0x68>
		//TODO: For test.
		//Change later
//		output_mixer.PID_PITCH_OUTPUT = 0.0f;
//		output_mixer.PID_ROLL_OUTPUT = 0.0f;
		output_mixer.PID_YAW_OUTPUT = 0.0f;
 8003704:	4b0f      	ldr	r3, [pc, #60]	; (8003744 <loop1+0x98>)
 8003706:	f04f 0200 	mov.w	r2, #0
 800370a:	611a      	str	r2, [r3, #16]
		set_motor_pwm_values(&output_mixer);
 800370c:	480d      	ldr	r0, [pc, #52]	; (8003744 <loop1+0x98>)
 800370e:	f000 fb41 	bl	8003d94 <set_motor_pwm_values>
 8003712:	e002      	b.n	800371a <loop1+0x6e>
	}
	else{
		stop_motors(&output_mixer);
 8003714:	480b      	ldr	r0, [pc, #44]	; (8003744 <loop1+0x98>)
 8003716:	f000 fbd0 	bl	8003eba <stop_motors>
	}
	kusbegi->PWM_US_MOTOR[0] = output_mixer.PWM_US_MOTOR[0];
 800371a:	4b0a      	ldr	r3, [pc, #40]	; (8003744 <loop1+0x98>)
 800371c:	881a      	ldrh	r2, [r3, #0]
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	811a      	strh	r2, [r3, #8]
	kusbegi->PWM_US_MOTOR[1] = output_mixer.PWM_US_MOTOR[1];
 8003722:	4b08      	ldr	r3, [pc, #32]	; (8003744 <loop1+0x98>)
 8003724:	885a      	ldrh	r2, [r3, #2]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	815a      	strh	r2, [r3, #10]
	kusbegi->PWM_US_MOTOR[2] = output_mixer.PWM_US_MOTOR[2];
 800372a:	4b06      	ldr	r3, [pc, #24]	; (8003744 <loop1+0x98>)
 800372c:	889a      	ldrh	r2, [r3, #4]
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	819a      	strh	r2, [r3, #12]
	kusbegi->PWM_US_MOTOR[3] = output_mixer.PWM_US_MOTOR[3];
 8003732:	4b04      	ldr	r3, [pc, #16]	; (8003744 <loop1+0x98>)
 8003734:	88da      	ldrh	r2, [r3, #6]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	81da      	strh	r2, [r3, #14]

}
 800373a:	bf00      	nop
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	20000548 	.word	0x20000548
 8003748:	2000068c 	.word	0x2000068c
 800374c:	20000504 	.word	0x20000504

08003750 <loop2>:

void loop2(UART_HandleTypeDef* huartMsg,I2C_HandleTypeDef *huartI2C,UART_HandleTypeDef* huartRC,KUSBEGI *kusbegi,KUSBEGI_FLAGS *kusbegi_flags){
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	60f8      	str	r0, [r7, #12]
 8003758:	60b9      	str	r1, [r7, #8]
 800375a:	607a      	str	r2, [r7, #4]
 800375c:	603b      	str	r3, [r7, #0]

	update_rc(&output_mixer, huartRC,kusbegi_flags);
 800375e:	69ba      	ldr	r2, [r7, #24]
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	480a      	ldr	r0, [pc, #40]	; (800378c <loop2+0x3c>)
 8003764:	f000 fc18 	bl	8003f98 <update_rc>


	if(update_barometer(&output_mixer, huartI2C) == OUTPUT_MIXER_OK){
 8003768:	68b9      	ldr	r1, [r7, #8]
 800376a:	4808      	ldr	r0, [pc, #32]	; (800378c <loop2+0x3c>)
 800376c:	f000 fbf2 	bl	8003f54 <update_barometer>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d103      	bne.n	800377e <loop2+0x2e>
			kusbegi_flags->FLAG_BARO_R_OK = 1;
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	2201      	movs	r2, #1
 800377a:	719a      	strb	r2, [r3, #6]
		}
		else{
			kusbegi_flags->FLAG_BARO_R_OK = 0;
		}
}
 800377c:	e002      	b.n	8003784 <loop2+0x34>
			kusbegi_flags->FLAG_BARO_R_OK = 0;
 800377e:	69bb      	ldr	r3, [r7, #24]
 8003780:	2200      	movs	r2, #0
 8003782:	719a      	strb	r2, [r3, #6]
}
 8003784:	bf00      	nop
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	bd80      	pop	{r7, pc}
 800378c:	20000548 	.word	0x20000548

08003790 <loop3>:

void loop3(UART_HandleTypeDef* huartMsg,I2C_HandleTypeDef *huartI2C,UART_HandleTypeDef* huartRC,KUSBEGI *kusbegi,KUSBEGI_FLAGS *kusbegi_flags){
 8003790:	b480      	push	{r7}
 8003792:	b085      	sub	sp, #20
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
 800379c:	603b      	str	r3, [r7, #0]

	/*
	 * TODO: LOGGER
	 */
}
 800379e:	bf00      	nop
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
	...

080037ac <loop4>:

void loop4(UART_HandleTypeDef* huartMsg,I2C_HandleTypeDef *huartI2C,UART_HandleTypeDef* huartRC,KUSBEGI *kusbegi,KUSBEGI_FLAGS *kusbegi_flags){
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
	 * TODO: SEND MSG
	 */



	sendString("Throttle: ", huartMsg, 0);
 80037ba:	2200      	movs	r2, #0
 80037bc:	68f9      	ldr	r1, [r7, #12]
 80037be:	485e      	ldr	r0, [pc, #376]	; (8003938 <loop4+0x18c>)
 80037c0:	f001 fb66 	bl	8004e90 <sendString>
	sendFloat(output_mixer.RC_INPUT.rc_channels[throttle].mapped_value,huartMsg,1);
 80037c4:	4b5d      	ldr	r3, [pc, #372]	; (800393c <loop4+0x190>)
 80037c6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80037ca:	2101      	movs	r1, #1
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	eeb0 0a67 	vmov.f32	s0, s15
 80037d2:	f001 fb2f 	bl	8004e34 <sendFloat>
	sendString("roll: ", huartMsg, 0);
 80037d6:	2200      	movs	r2, #0
 80037d8:	68f9      	ldr	r1, [r7, #12]
 80037da:	4859      	ldr	r0, [pc, #356]	; (8003940 <loop4+0x194>)
 80037dc:	f001 fb58 	bl	8004e90 <sendString>
	sendFloat(output_mixer.RC_INPUT.rc_channels[roll].mapped_value,huartMsg,1);
 80037e0:	4b56      	ldr	r3, [pc, #344]	; (800393c <loop4+0x190>)
 80037e2:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80037e6:	2101      	movs	r1, #1
 80037e8:	68f8      	ldr	r0, [r7, #12]
 80037ea:	eeb0 0a67 	vmov.f32	s0, s15
 80037ee:	f001 fb21 	bl	8004e34 <sendFloat>
	sendString("ARM: ", huartMsg, 0);
 80037f2:	2200      	movs	r2, #0
 80037f4:	68f9      	ldr	r1, [r7, #12]
 80037f6:	4853      	ldr	r0, [pc, #332]	; (8003944 <loop4+0x198>)
 80037f8:	f001 fb4a 	bl	8004e90 <sendString>
	if(kusbegi_flags->FLAG_ARM){
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	79db      	ldrb	r3, [r3, #7]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d005      	beq.n	8003810 <loop4+0x64>
		sendString("ARMED ", huartMsg, 1);
 8003804:	2201      	movs	r2, #1
 8003806:	68f9      	ldr	r1, [r7, #12]
 8003808:	484f      	ldr	r0, [pc, #316]	; (8003948 <loop4+0x19c>)
 800380a:	f001 fb41 	bl	8004e90 <sendString>
 800380e:	e004      	b.n	800381a <loop4+0x6e>
	}
	else
		sendString("DISARM ", huartMsg, 1);
 8003810:	2201      	movs	r2, #1
 8003812:	68f9      	ldr	r1, [r7, #12]
 8003814:	484d      	ldr	r0, [pc, #308]	; (800394c <loop4+0x1a0>)
 8003816:	f001 fb3b 	bl	8004e90 <sendString>

	sendString("Flight Setpoint : ",huartMsg,0);
 800381a:	2200      	movs	r2, #0
 800381c:	68f9      	ldr	r1, [r7, #12]
 800381e:	484c      	ldr	r0, [pc, #304]	; (8003950 <loop4+0x1a4>)
 8003820:	f001 fb36 	bl	8004e90 <sendString>
	sendFloat(flight_task.flight_task_setpoint.pitch,huartMsg,1);
 8003824:	4b4b      	ldr	r3, [pc, #300]	; (8003954 <loop4+0x1a8>)
 8003826:	edd3 7a05 	vldr	s15, [r3, #20]
 800382a:	2101      	movs	r1, #1
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	eeb0 0a67 	vmov.f32	s0, s15
 8003832:	f001 faff 	bl	8004e34 <sendFloat>

	sendString("Imu Roll : ", huartMsg, 0);
 8003836:	2200      	movs	r2, #0
 8003838:	68f9      	ldr	r1, [r7, #12]
 800383a:	4847      	ldr	r0, [pc, #284]	; (8003958 <loop4+0x1ac>)
 800383c:	f001 fb28 	bl	8004e90 <sendString>
	sendFloat(output_mixer.IMU.ypr[2], huartMsg, 1);
 8003840:	4b3e      	ldr	r3, [pc, #248]	; (800393c <loop4+0x190>)
 8003842:	edd3 7a42 	vldr	s15, [r3, #264]	; 0x108
 8003846:	2101      	movs	r1, #1
 8003848:	68f8      	ldr	r0, [r7, #12]
 800384a:	eeb0 0a67 	vmov.f32	s0, s15
 800384e:	f001 faf1 	bl	8004e34 <sendFloat>

	sendString("Imu Pitch : ", huartMsg, 0);
 8003852:	2200      	movs	r2, #0
 8003854:	68f9      	ldr	r1, [r7, #12]
 8003856:	4841      	ldr	r0, [pc, #260]	; (800395c <loop4+0x1b0>)
 8003858:	f001 fb1a 	bl	8004e90 <sendString>
	sendFloat(output_mixer.IMU.ypr[1], huartMsg, 1);
 800385c:	4b37      	ldr	r3, [pc, #220]	; (800393c <loop4+0x190>)
 800385e:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8003862:	2101      	movs	r1, #1
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	eeb0 0a67 	vmov.f32	s0, s15
 800386a:	f001 fae3 	bl	8004e34 <sendFloat>

	sendString("Imu Yaw : ", huartMsg, 0);
 800386e:	2200      	movs	r2, #0
 8003870:	68f9      	ldr	r1, [r7, #12]
 8003872:	483b      	ldr	r0, [pc, #236]	; (8003960 <loop4+0x1b4>)
 8003874:	f001 fb0c 	bl	8004e90 <sendString>
	sendFloat(output_mixer.IMU.ypr[0], huartMsg, 1);
 8003878:	4b30      	ldr	r3, [pc, #192]	; (800393c <loop4+0x190>)
 800387a:	edd3 7a40 	vldr	s15, [r3, #256]	; 0x100
 800387e:	2101      	movs	r1, #1
 8003880:	68f8      	ldr	r0, [r7, #12]
 8003882:	eeb0 0a67 	vmov.f32	s0, s15
 8003886:	f001 fad5 	bl	8004e34 <sendFloat>

	sendString("YAW DPS : ", huartMsg, 0);
 800388a:	2200      	movs	r2, #0
 800388c:	68f9      	ldr	r1, [r7, #12]
 800388e:	4835      	ldr	r0, [pc, #212]	; (8003964 <loop4+0x1b8>)
 8003890:	f001 fafe 	bl	8004e90 <sendString>
	sendFloat(output_mixer.IMU.yaw_dps, huartMsg, 1);
 8003894:	4b29      	ldr	r3, [pc, #164]	; (800393c <loop4+0x190>)
 8003896:	edd3 7a44 	vldr	s15, [r3, #272]	; 0x110
 800389a:	2101      	movs	r1, #1
 800389c:	68f8      	ldr	r0, [r7, #12]
 800389e:	eeb0 0a67 	vmov.f32	s0, s15
 80038a2:	f001 fac7 	bl	8004e34 <sendFloat>

	sendString("Right Motor PWM :",huartMsg,0);
 80038a6:	2200      	movs	r2, #0
 80038a8:	68f9      	ldr	r1, [r7, #12]
 80038aa:	482f      	ldr	r0, [pc, #188]	; (8003968 <loop4+0x1bc>)
 80038ac:	f001 faf0 	bl	8004e90 <sendString>
	sendInt(output_mixer.PWM_US_MOTOR[0],huartMsg,1);
 80038b0:	4b22      	ldr	r3, [pc, #136]	; (800393c <loop4+0x190>)
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	2201      	movs	r2, #1
 80038b6:	68f9      	ldr	r1, [r7, #12]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f001 fa93 	bl	8004de4 <sendInt>

	sendString("Left Motor PWM :", huartMsg, 0);
 80038be:	2200      	movs	r2, #0
 80038c0:	68f9      	ldr	r1, [r7, #12]
 80038c2:	482a      	ldr	r0, [pc, #168]	; (800396c <loop4+0x1c0>)
 80038c4:	f001 fae4 	bl	8004e90 <sendString>
	sendInt(output_mixer.PWM_US_MOTOR[2], huartMsg, 1);
 80038c8:	4b1c      	ldr	r3, [pc, #112]	; (800393c <loop4+0x190>)
 80038ca:	889b      	ldrh	r3, [r3, #4]
 80038cc:	2201      	movs	r2, #1
 80038ce:	68f9      	ldr	r1, [r7, #12]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f001 fa87 	bl	8004de4 <sendInt>

	sendString("IMU read Flag:",huartMsg,0);
 80038d6:	2200      	movs	r2, #0
 80038d8:	68f9      	ldr	r1, [r7, #12]
 80038da:	4825      	ldr	r0, [pc, #148]	; (8003970 <loop4+0x1c4>)
 80038dc:	f001 fad8 	bl	8004e90 <sendString>
	if(kusbegi_flags->FLAG_IMU_READ_OK){
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d005      	beq.n	80038f4 <loop4+0x148>
		sendString("OK",huartMsg,1);
 80038e8:	2201      	movs	r2, #1
 80038ea:	68f9      	ldr	r1, [r7, #12]
 80038ec:	4821      	ldr	r0, [pc, #132]	; (8003974 <loop4+0x1c8>)
 80038ee:	f001 facf 	bl	8004e90 <sendString>
 80038f2:	e004      	b.n	80038fe <loop4+0x152>
	}
	else{
		sendString("ERROR",huartMsg,1);
 80038f4:	2201      	movs	r2, #1
 80038f6:	68f9      	ldr	r1, [r7, #12]
 80038f8:	481f      	ldr	r0, [pc, #124]	; (8003978 <loop4+0x1cc>)
 80038fa:	f001 fac9 	bl	8004e90 <sendString>
	}

	sendString("Mode :", huartMsg, 0);
 80038fe:	2200      	movs	r2, #0
 8003900:	68f9      	ldr	r1, [r7, #12]
 8003902:	481e      	ldr	r0, [pc, #120]	; (800397c <loop4+0x1d0>)
 8003904:	f001 fac4 	bl	8004e90 <sendString>
	sendInt(flight_mode.mode_type, huartMsg, 1);
 8003908:	4b1d      	ldr	r3, [pc, #116]	; (8003980 <loop4+0x1d4>)
 800390a:	781b      	ldrb	r3, [r3, #0]
 800390c:	2201      	movs	r2, #1
 800390e:	68f9      	ldr	r1, [r7, #12]
 8003910:	4618      	mov	r0, r3
 8003912:	f001 fa67 	bl	8004de4 <sendInt>

	sendString("Kill :", huartMsg, 0);
 8003916:	2200      	movs	r2, #0
 8003918:	68f9      	ldr	r1, [r7, #12]
 800391a:	481a      	ldr	r0, [pc, #104]	; (8003984 <loop4+0x1d8>)
 800391c:	f001 fab8 	bl	8004e90 <sendString>
	sendInt(kusbegi_flags->KILL_S, huartMsg, 1);
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	7a1b      	ldrb	r3, [r3, #8]
 8003924:	2201      	movs	r2, #1
 8003926:	68f9      	ldr	r1, [r7, #12]
 8003928:	4618      	mov	r0, r3
 800392a:	f001 fa5b 	bl	8004de4 <sendInt>


}
 800392e:	bf00      	nop
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	0800b82c 	.word	0x0800b82c
 800393c:	20000548 	.word	0x20000548
 8003940:	0800b838 	.word	0x0800b838
 8003944:	0800b840 	.word	0x0800b840
 8003948:	0800b848 	.word	0x0800b848
 800394c:	0800b850 	.word	0x0800b850
 8003950:	0800b858 	.word	0x0800b858
 8003954:	20000504 	.word	0x20000504
 8003958:	0800b86c 	.word	0x0800b86c
 800395c:	0800b878 	.word	0x0800b878
 8003960:	0800b888 	.word	0x0800b888
 8003964:	0800b894 	.word	0x0800b894
 8003968:	0800b8a0 	.word	0x0800b8a0
 800396c:	0800b8b4 	.word	0x0800b8b4
 8003970:	0800b8c8 	.word	0x0800b8c8
 8003974:	0800b8d8 	.word	0x0800b8d8
 8003978:	0800b8dc 	.word	0x0800b8dc
 800397c:	0800b8e4 	.word	0x0800b8e4
 8003980:	2000068c 	.word	0x2000068c
 8003984:	0800b8ec 	.word	0x0800b8ec

08003988 <loop6>:
	sendFloat(output_mixer.IMU.pressure, huartMsg, 1);
	sendString("Temperature: ", huartMsg, 0);
	sendFloat(output_mixer.IMU.temperature, huartMsg, 1);
}

void loop6(UART_HandleTypeDef* huartMsg,I2C_HandleTypeDef *huartI2C,UART_HandleTypeDef* huartRC,KUSBEGI *kusbegi,KUSBEGI_FLAGS *kusbegi_flags){
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]
 8003994:	603b      	str	r3, [r7, #0]


}
 8003996:	bf00      	nop
 8003998:	3714      	adds	r7, #20
 800399a:	46bd      	mov	sp, r7
 800399c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a0:	4770      	bx	lr
	...

080039a4 <init_output_mixer>:
 * Language:  C
 */
#include "output_mixer.h"


int8_t init_output_mixer(OUTPUT_MIXER *output_mixer,I2C_HandleTypeDef *huartI2C){
 80039a4:	b590      	push	{r4, r7, lr}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	//Set PID values
	pid_roll.Kp = PID_ROLL_PITCH_KP;
 80039ae:	4ba8      	ldr	r3, [pc, #672]	; (8003c50 <init_output_mixer+0x2ac>)
 80039b0:	4aa8      	ldr	r2, [pc, #672]	; (8003c54 <init_output_mixer+0x2b0>)
 80039b2:	601a      	str	r2, [r3, #0]
	pid_altitude.Kp = PID_ALTITUDE_KP;
 80039b4:	4ba8      	ldr	r3, [pc, #672]	; (8003c58 <init_output_mixer+0x2b4>)
 80039b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80039ba:	601a      	str	r2, [r3, #0]
	pid_pitch.Kp = PID_ROLL_PITCH_KP;
 80039bc:	4ba7      	ldr	r3, [pc, #668]	; (8003c5c <init_output_mixer+0x2b8>)
 80039be:	4aa5      	ldr	r2, [pc, #660]	; (8003c54 <init_output_mixer+0x2b0>)
 80039c0:	601a      	str	r2, [r3, #0]
	pid_yaw.Kp = PID_YAW_KP;
 80039c2:	4ba7      	ldr	r3, [pc, #668]	; (8003c60 <init_output_mixer+0x2bc>)
 80039c4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80039c8:	601a      	str	r2, [r3, #0]

	pid_roll.Ki = PID_ROLL_PITCH_KI;
 80039ca:	4ba1      	ldr	r3, [pc, #644]	; (8003c50 <init_output_mixer+0x2ac>)
 80039cc:	4aa5      	ldr	r2, [pc, #660]	; (8003c64 <init_output_mixer+0x2c0>)
 80039ce:	605a      	str	r2, [r3, #4]
	pid_altitude.Ki = PID_ALTITUDE_KI;
 80039d0:	4ba1      	ldr	r3, [pc, #644]	; (8003c58 <init_output_mixer+0x2b4>)
 80039d2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80039d6:	605a      	str	r2, [r3, #4]
	pid_pitch.Ki = PID_ROLL_PITCH_KI;
 80039d8:	4ba0      	ldr	r3, [pc, #640]	; (8003c5c <init_output_mixer+0x2b8>)
 80039da:	4aa2      	ldr	r2, [pc, #648]	; (8003c64 <init_output_mixer+0x2c0>)
 80039dc:	605a      	str	r2, [r3, #4]
	pid_yaw.Ki = PID_YAW_KI;
 80039de:	4ba0      	ldr	r3, [pc, #640]	; (8003c60 <init_output_mixer+0x2bc>)
 80039e0:	f04f 0200 	mov.w	r2, #0
 80039e4:	605a      	str	r2, [r3, #4]

	pid_roll.Kd = PID_ROLL_PITCH_KD;
 80039e6:	4b9a      	ldr	r3, [pc, #616]	; (8003c50 <init_output_mixer+0x2ac>)
 80039e8:	4a9f      	ldr	r2, [pc, #636]	; (8003c68 <init_output_mixer+0x2c4>)
 80039ea:	609a      	str	r2, [r3, #8]
	pid_altitude.Kd = PID_ALTITUDE_KD;
 80039ec:	4b9a      	ldr	r3, [pc, #616]	; (8003c58 <init_output_mixer+0x2b4>)
 80039ee:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 80039f2:	609a      	str	r2, [r3, #8]
	pid_pitch.Kd = PID_ROLL_PITCH_KD;
 80039f4:	4b99      	ldr	r3, [pc, #612]	; (8003c5c <init_output_mixer+0x2b8>)
 80039f6:	4a9c      	ldr	r2, [pc, #624]	; (8003c68 <init_output_mixer+0x2c4>)
 80039f8:	609a      	str	r2, [r3, #8]
	pid_yaw.Kd = PID_YAW_KD;
 80039fa:	4b99      	ldr	r3, [pc, #612]	; (8003c60 <init_output_mixer+0x2bc>)
 80039fc:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8003a00:	609a      	str	r2, [r3, #8]

	pid_roll.tau = PID_TAU;
 8003a02:	4b93      	ldr	r3, [pc, #588]	; (8003c50 <init_output_mixer+0x2ac>)
 8003a04:	4a99      	ldr	r2, [pc, #612]	; (8003c6c <init_output_mixer+0x2c8>)
 8003a06:	60da      	str	r2, [r3, #12]
	pid_altitude.tau = PID_TAU;
 8003a08:	4b93      	ldr	r3, [pc, #588]	; (8003c58 <init_output_mixer+0x2b4>)
 8003a0a:	4a98      	ldr	r2, [pc, #608]	; (8003c6c <init_output_mixer+0x2c8>)
 8003a0c:	60da      	str	r2, [r3, #12]
	pid_pitch.tau = PID_TAU;
 8003a0e:	4b93      	ldr	r3, [pc, #588]	; (8003c5c <init_output_mixer+0x2b8>)
 8003a10:	4a96      	ldr	r2, [pc, #600]	; (8003c6c <init_output_mixer+0x2c8>)
 8003a12:	60da      	str	r2, [r3, #12]
	pid_yaw.tau = PID_TAU;
 8003a14:	4b92      	ldr	r3, [pc, #584]	; (8003c60 <init_output_mixer+0x2bc>)
 8003a16:	4a95      	ldr	r2, [pc, #596]	; (8003c6c <init_output_mixer+0x2c8>)
 8003a18:	60da      	str	r2, [r3, #12]

	pid_roll.limMin = PID_ROLL_PITCH_LIM_MIN;
 8003a1a:	4b8d      	ldr	r3, [pc, #564]	; (8003c50 <init_output_mixer+0x2ac>)
 8003a1c:	4a94      	ldr	r2, [pc, #592]	; (8003c70 <init_output_mixer+0x2cc>)
 8003a1e:	611a      	str	r2, [r3, #16]
	pid_altitude.limMin = PID_ALTITUDE_LIM_MIN;
 8003a20:	4b8d      	ldr	r3, [pc, #564]	; (8003c58 <init_output_mixer+0x2b4>)
 8003a22:	4a94      	ldr	r2, [pc, #592]	; (8003c74 <init_output_mixer+0x2d0>)
 8003a24:	611a      	str	r2, [r3, #16]
	pid_pitch.limMin = PID_ROLL_PITCH_LIM_MIN;
 8003a26:	4b8d      	ldr	r3, [pc, #564]	; (8003c5c <init_output_mixer+0x2b8>)
 8003a28:	4a91      	ldr	r2, [pc, #580]	; (8003c70 <init_output_mixer+0x2cc>)
 8003a2a:	611a      	str	r2, [r3, #16]
	pid_yaw.limMin = PID_YAW_LIM_MIN;
 8003a2c:	4b8c      	ldr	r3, [pc, #560]	; (8003c60 <init_output_mixer+0x2bc>)
 8003a2e:	4a91      	ldr	r2, [pc, #580]	; (8003c74 <init_output_mixer+0x2d0>)
 8003a30:	611a      	str	r2, [r3, #16]

	pid_roll.limMax = PID_ROLL_PITCH_LIM_MAX;
 8003a32:	4b87      	ldr	r3, [pc, #540]	; (8003c50 <init_output_mixer+0x2ac>)
 8003a34:	4a90      	ldr	r2, [pc, #576]	; (8003c78 <init_output_mixer+0x2d4>)
 8003a36:	615a      	str	r2, [r3, #20]
	pid_altitude.limMax = PID_ALTITUDE_LIM_MAX;
 8003a38:	4b87      	ldr	r3, [pc, #540]	; (8003c58 <init_output_mixer+0x2b4>)
 8003a3a:	4a90      	ldr	r2, [pc, #576]	; (8003c7c <init_output_mixer+0x2d8>)
 8003a3c:	615a      	str	r2, [r3, #20]
	pid_pitch.limMax = PID_ROLL_PITCH_LIM_MAX;
 8003a3e:	4b87      	ldr	r3, [pc, #540]	; (8003c5c <init_output_mixer+0x2b8>)
 8003a40:	4a8d      	ldr	r2, [pc, #564]	; (8003c78 <init_output_mixer+0x2d4>)
 8003a42:	615a      	str	r2, [r3, #20]
	pid_yaw.limMax = PID_YAW_LIM_MAX;
 8003a44:	4b86      	ldr	r3, [pc, #536]	; (8003c60 <init_output_mixer+0x2bc>)
 8003a46:	4a8d      	ldr	r2, [pc, #564]	; (8003c7c <init_output_mixer+0x2d8>)
 8003a48:	615a      	str	r2, [r3, #20]

	pid_roll.limMinInt = PID_ROLL_PITCH_LIM_MIN_INT;
 8003a4a:	4b81      	ldr	r3, [pc, #516]	; (8003c50 <init_output_mixer+0x2ac>)
 8003a4c:	4a8c      	ldr	r2, [pc, #560]	; (8003c80 <init_output_mixer+0x2dc>)
 8003a4e:	619a      	str	r2, [r3, #24]
	pid_altitude.limMinInt = PID_ALTITUDE_LIM_MIN_INT;
 8003a50:	4b81      	ldr	r3, [pc, #516]	; (8003c58 <init_output_mixer+0x2b4>)
 8003a52:	4a8c      	ldr	r2, [pc, #560]	; (8003c84 <init_output_mixer+0x2e0>)
 8003a54:	619a      	str	r2, [r3, #24]
	pid_pitch.limMinInt = PID_ROLL_PITCH_LIM_MIN_INT;
 8003a56:	4b81      	ldr	r3, [pc, #516]	; (8003c5c <init_output_mixer+0x2b8>)
 8003a58:	4a89      	ldr	r2, [pc, #548]	; (8003c80 <init_output_mixer+0x2dc>)
 8003a5a:	619a      	str	r2, [r3, #24]
	pid_yaw.limMinInt = PID_YAW_LIM_MIN_INT;
 8003a5c:	4b80      	ldr	r3, [pc, #512]	; (8003c60 <init_output_mixer+0x2bc>)
 8003a5e:	4a89      	ldr	r2, [pc, #548]	; (8003c84 <init_output_mixer+0x2e0>)
 8003a60:	619a      	str	r2, [r3, #24]

	pid_roll.limMaxInt = PID_ROLL_PITCH_LIM_MAX_INT;
 8003a62:	4b7b      	ldr	r3, [pc, #492]	; (8003c50 <init_output_mixer+0x2ac>)
 8003a64:	4a88      	ldr	r2, [pc, #544]	; (8003c88 <init_output_mixer+0x2e4>)
 8003a66:	61da      	str	r2, [r3, #28]
	pid_altitude.limMaxInt = PID_ALTITUDE_LIM_MAX_INT;
 8003a68:	4b7b      	ldr	r3, [pc, #492]	; (8003c58 <init_output_mixer+0x2b4>)
 8003a6a:	4a88      	ldr	r2, [pc, #544]	; (8003c8c <init_output_mixer+0x2e8>)
 8003a6c:	61da      	str	r2, [r3, #28]
	pid_pitch.limMaxInt = PID_ROLL_PITCH_LIM_MAX_INT;
 8003a6e:	4b7b      	ldr	r3, [pc, #492]	; (8003c5c <init_output_mixer+0x2b8>)
 8003a70:	4a85      	ldr	r2, [pc, #532]	; (8003c88 <init_output_mixer+0x2e4>)
 8003a72:	61da      	str	r2, [r3, #28]
	pid_yaw.limMaxInt = PID_YAW_LIM_MAX_INT;
 8003a74:	4b7a      	ldr	r3, [pc, #488]	; (8003c60 <init_output_mixer+0x2bc>)
 8003a76:	4a85      	ldr	r2, [pc, #532]	; (8003c8c <init_output_mixer+0x2e8>)
 8003a78:	61da      	str	r2, [r3, #28]

	pid_roll.T = SAMPLE_TIME_S;
 8003a7a:	4b75      	ldr	r3, [pc, #468]	; (8003c50 <init_output_mixer+0x2ac>)
 8003a7c:	4a84      	ldr	r2, [pc, #528]	; (8003c90 <init_output_mixer+0x2ec>)
 8003a7e:	621a      	str	r2, [r3, #32]
	pid_altitude.T = SAMPLE_TIME_S;
 8003a80:	4b75      	ldr	r3, [pc, #468]	; (8003c58 <init_output_mixer+0x2b4>)
 8003a82:	4a83      	ldr	r2, [pc, #524]	; (8003c90 <init_output_mixer+0x2ec>)
 8003a84:	621a      	str	r2, [r3, #32]
	pid_pitch.T = SAMPLE_TIME_S;
 8003a86:	4b75      	ldr	r3, [pc, #468]	; (8003c5c <init_output_mixer+0x2b8>)
 8003a88:	4a81      	ldr	r2, [pc, #516]	; (8003c90 <init_output_mixer+0x2ec>)
 8003a8a:	621a      	str	r2, [r3, #32]
	pid_yaw.T = SAMPLE_TIME_S;
 8003a8c:	4b74      	ldr	r3, [pc, #464]	; (8003c60 <init_output_mixer+0x2bc>)
 8003a8e:	4a80      	ldr	r2, [pc, #512]	; (8003c90 <init_output_mixer+0x2ec>)
 8003a90:	621a      	str	r2, [r3, #32]

	//Init PID
	PIDController_Init(&pid_altitude);
 8003a92:	4871      	ldr	r0, [pc, #452]	; (8003c58 <init_output_mixer+0x2b4>)
 8003a94:	f000 faf4 	bl	8004080 <PIDController_Init>
	PIDController_Init(&pid_roll);
 8003a98:	486d      	ldr	r0, [pc, #436]	; (8003c50 <init_output_mixer+0x2ac>)
 8003a9a:	f000 faf1 	bl	8004080 <PIDController_Init>
	PIDController_Init(&pid_pitch);
 8003a9e:	486f      	ldr	r0, [pc, #444]	; (8003c5c <init_output_mixer+0x2b8>)
 8003aa0:	f000 faee 	bl	8004080 <PIDController_Init>
	PIDController_Init(&pid_yaw);
 8003aa4:	486e      	ldr	r0, [pc, #440]	; (8003c60 <init_output_mixer+0x2bc>)
 8003aa6:	f000 faeb 	bl	8004080 <PIDController_Init>

	//Init output_mixer
	output_mixer->PWM_US_MOTOR[0] = 0;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	801a      	strh	r2, [r3, #0]
	output_mixer->PWM_US_MOTOR[1] = 0;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	805a      	strh	r2, [r3, #2]
	output_mixer->PWM_US_MOTOR[2] = 0;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	809a      	strh	r2, [r3, #4]
	output_mixer->PWM_US_MOTOR[3] = 0;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	80da      	strh	r2, [r3, #6]

	output_mixer->PID_ALTITUDE_OUTPUT = 0;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	615a      	str	r2, [r3, #20]
	output_mixer->PID_ROLL_OUTPUT = 0;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	609a      	str	r2, [r3, #8]
	output_mixer->PID_PITCH_OUTPUT = 0;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f04f 0200 	mov.w	r2, #0
 8003ad8:	60da      	str	r2, [r3, #12]
	output_mixer->PID_YAW_OUTPUT = 0;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	611a      	str	r2, [r3, #16]

	output_mixer->IMU.eulerXYZ[0] = 0;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	output_mixer->IMU.eulerXYZ[1] = 0;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f04f 0200 	mov.w	r2, #0
 8003af2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	output_mixer->IMU.eulerXYZ[2] = 0;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f04f 0200 	mov.w	r2, #0
 8003afc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

	output_mixer->IMU.quaternionWXYZ[0] = 0;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f04f 0200 	mov.w	r2, #0
 8003b06:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	output_mixer->IMU.quaternionWXYZ[1] = 0;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	output_mixer->IMU.quaternionWXYZ[2] = 0;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f04f 0200 	mov.w	r2, #0
 8003b1a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	output_mixer->IMU.quaternionWXYZ[3] = 0;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f04f 0200 	mov.w	r2, #0
 8003b24:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	output_mixer->IMU.accelXYZ[0] = 0;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f04f 0200 	mov.w	r2, #0
 8003b2e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	output_mixer->IMU.accelXYZ[1] = 0;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f04f 0200 	mov.w	r2, #0
 8003b38:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	output_mixer->IMU.accelXYZ[2] = 0;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f04f 0200 	mov.w	r2, #0
 8003b42:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	output_mixer->IMU.magXYZ[0] = 0;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	f04f 0200 	mov.w	r2, #0
 8003b4c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	output_mixer->IMU.magXYZ[1] = 0;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	f04f 0200 	mov.w	r2, #0
 8003b56:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	output_mixer->IMU.magXYZ[2] = 0;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f04f 0200 	mov.w	r2, #0
 8003b60:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

	output_mixer->IMU.liaXYZ[0] = 0;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f04f 0200 	mov.w	r2, #0
 8003b6a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	output_mixer->IMU.liaXYZ[1] = 0;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	output_mixer->IMU.liaXYZ[2] = 0;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4

	output_mixer->IMU.grvXYZ[0] = 0;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f04f 0200 	mov.w	r2, #0
 8003b88:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	output_mixer->IMU.grvXYZ[1] = 0;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f04f 0200 	mov.w	r2, #0
 8003b92:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	output_mixer->IMU.grvXYZ[2] = 0;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	f04f 0200 	mov.w	r2, #0
 8003b9c:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

	output_mixer->IMU.gyrXYZ[0] = 0;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f04f 0200 	mov.w	r2, #0
 8003ba6:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	output_mixer->IMU.gyrXYZ[1] = 0;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f04f 0200 	mov.w	r2, #0
 8003bb0:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	output_mixer->IMU.gyrXYZ[2] = 0;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f04f 0200 	mov.w	r2, #0
 8003bba:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc

	output_mixer->IMU.ypr[0] = 0;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f04f 0200 	mov.w	r2, #0
 8003bc4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	output_mixer->IMU.ypr[1] = 0;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f04f 0200 	mov.w	r2, #0
 8003bce:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	output_mixer->IMU.ypr[2] = 0;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	f04f 0200 	mov.w	r2, #0
 8003bd8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108

	output_mixer->IMU.temperature = 0;
 8003bdc:	687a      	ldr	r2, [r7, #4]
 8003bde:	f04f 0300 	mov.w	r3, #0
 8003be2:	f04f 0400 	mov.w	r4, #0
 8003be6:	e9c2 3446 	strd	r3, r4, [r2, #280]	; 0x118
	output_mixer->IMU.pressure = 0;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	output_mixer->RC_INPUT.rc_channels[throttle].pwm_value = 0;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	875a      	strh	r2, [r3, #58]	; 0x3a
	output_mixer->RC_INPUT.rc_channels[yaw].pwm_value = 0;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	output_mixer->RC_INPUT.rc_channels[pitch].pwm_value = 0;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
	output_mixer->RC_INPUT.rc_channels[roll].pwm_value = 0;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

	output_mixer->MEASURE_YPRA[0] = 0;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f04f 0200 	mov.w	r2, #0
 8003c16:	629a      	str	r2, [r3, #40]	; 0x28
	output_mixer->MEASURE_YPRA[1] = 0;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f04f 0200 	mov.w	r2, #0
 8003c1e:	62da      	str	r2, [r3, #44]	; 0x2c
	output_mixer->MEASURE_YPRA[2] = 0;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	f04f 0200 	mov.w	r2, #0
 8003c26:	631a      	str	r2, [r3, #48]	; 0x30
	output_mixer->MEASURE_YPRA[3] = 0;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	635a      	str	r2, [r3, #52]	; 0x34

	output_mixer->SETPOINT_YPRA[0] = 0;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f04f 0200 	mov.w	r2, #0
 8003c36:	619a      	str	r2, [r3, #24]
	output_mixer->SETPOINT_YPRA[1] = 0;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f04f 0200 	mov.w	r2, #0
 8003c3e:	61da      	str	r2, [r3, #28]
	output_mixer->SETPOINT_YPRA[2] = 0;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	f04f 0200 	mov.w	r2, #0
 8003c46:	621a      	str	r2, [r3, #32]
	output_mixer->SETPOINT_YPRA[3] = 0;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f04f 0200 	mov.w	r2, #0
 8003c4e:	e021      	b.n	8003c94 <init_output_mixer+0x2f0>
 8003c50:	200002e0 	.word	0x200002e0
 8003c54:	40066666 	.word	0x40066666
 8003c58:	200003c8 	.word	0x200003c8
 8003c5c:	20000400 	.word	0x20000400
 8003c60:	20000390 	.word	0x20000390
 8003c64:	40466666 	.word	0x40466666
 8003c68:	3f0ccccd 	.word	0x3f0ccccd
 8003c6c:	3ca3d70a 	.word	0x3ca3d70a
 8003c70:	c3fa0000 	.word	0xc3fa0000
 8003c74:	c1200000 	.word	0xc1200000
 8003c78:	43fa0000 	.word	0x43fa0000
 8003c7c:	41200000 	.word	0x41200000
 8003c80:	c1700000 	.word	0xc1700000
 8003c84:	c0a00000 	.word	0xc0a00000
 8003c88:	41700000 	.word	0x41700000
 8003c8c:	40a00000 	.word	0x40a00000
 8003c90:	3c23d70a 	.word	0x3c23d70a
 8003c94:	625a      	str	r2, [r3, #36]	; 0x24

	old_yaw = 0;
 8003c96:	4b11      	ldr	r3, [pc, #68]	; (8003cdc <init_output_mixer+0x338>)
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	601a      	str	r2, [r3, #0]

	//init IMU
	rslt = init_imu(&imu, huartI2C);
 8003c9e:	6839      	ldr	r1, [r7, #0]
 8003ca0:	480f      	ldr	r0, [pc, #60]	; (8003ce0 <init_output_mixer+0x33c>)
 8003ca2:	f7ff f8a3 	bl	8002dec <init_imu>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	73fb      	strb	r3, [r7, #15]
	if(rslt != IMU_INIT_OK){
 8003caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <init_output_mixer+0x314>
		return rslt;
 8003cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cb6:	e00c      	b.n	8003cd2 <init_output_mixer+0x32e>
	}

	//init RC_input
	rslt = init_rc_input(&rc_input);
 8003cb8:	480a      	ldr	r0, [pc, #40]	; (8003ce4 <init_output_mixer+0x340>)
 8003cba:	f000 fcb7 	bl	800462c <init_rc_input>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	73fb      	strb	r3, [r7, #15]
	if (rslt != RC_INPUT_OK) {
 8003cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d002      	beq.n	8003cd0 <init_output_mixer+0x32c>
		return rslt;
 8003cca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cce:	e000      	b.n	8003cd2 <init_output_mixer+0x32e>
	}

	return OUTPUT_MIXER_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd90      	pop	{r4, r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	200004ec 	.word	0x200004ec
 8003ce0:	20000318 	.word	0x20000318
 8003ce4:	20000438 	.word	0x20000438

08003ce8 <calculate_pid_values>:

int8_t calculate_pid_values(OUTPUT_MIXER *output_mixer,IMU *imu){
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b082      	sub	sp, #8
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]

	output_mixer->MEASURE_YPRA[0] = imu->yaw_dps;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	629a      	str	r2, [r3, #40]	; 0x28
	output_mixer->MEASURE_YPRA[1] = imu->ypr[1];
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	62da      	str	r2, [r3, #44]	; 0x2c
	output_mixer->MEASURE_YPRA[2] = imu->ypr[2];
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	631a      	str	r2, [r3, #48]	; 0x30

	output_mixer->PID_YAW_OUTPUT = PIDController_Update(&pid_yaw,output_mixer->SETPOINT_YPRA[0],output_mixer->MEASURE_YPRA[0]);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8003d16:	eef0 0a47 	vmov.f32	s1, s14
 8003d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8003d1e:	481a      	ldr	r0, [pc, #104]	; (8003d88 <calculate_pid_values+0xa0>)
 8003d20:	f000 f9cc 	bl	80040bc <PIDController_Update>
 8003d24:	eef0 7a40 	vmov.f32	s15, s0
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	edc3 7a04 	vstr	s15, [r3, #16]
	output_mixer->PID_PITCH_OUTPUT = PIDController_Update(&pid_pitch,output_mixer->SETPOINT_YPRA[1],output_mixer->MEASURE_YPRA[1]);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	edd3 7a07 	vldr	s15, [r3, #28]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003d3a:	eef0 0a47 	vmov.f32	s1, s14
 8003d3e:	eeb0 0a67 	vmov.f32	s0, s15
 8003d42:	4812      	ldr	r0, [pc, #72]	; (8003d8c <calculate_pid_values+0xa4>)
 8003d44:	f000 f9ba 	bl	80040bc <PIDController_Update>
 8003d48:	eef0 7a40 	vmov.f32	s15, s0
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	edc3 7a03 	vstr	s15, [r3, #12]
	output_mixer->PID_ROLL_OUTPUT = PIDController_Update(&pid_roll,output_mixer->SETPOINT_YPRA[2],output_mixer->MEASURE_YPRA[2]);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	edd3 7a08 	vldr	s15, [r3, #32]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8003d5e:	eef0 0a47 	vmov.f32	s1, s14
 8003d62:	eeb0 0a67 	vmov.f32	s0, s15
 8003d66:	480a      	ldr	r0, [pc, #40]	; (8003d90 <calculate_pid_values+0xa8>)
 8003d68:	f000 f9a8 	bl	80040bc <PIDController_Update>
 8003d6c:	eef0 7a40 	vmov.f32	s15, s0
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	edc3 7a02 	vstr	s15, [r3, #8]
	//output_mixer->PID_ALTITUDE_OUTPUT = PIDController_Update(&pid_altitude,setpoint_altitude,imu->altitude);
	output_mixer->PID_ALTITUDE_OUTPUT = output_mixer->SETPOINT_YPRA[3];
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	615a      	str	r2, [r3, #20]
	return OUTPUT_MIXER_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3708      	adds	r7, #8
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}
 8003d88:	20000390 	.word	0x20000390
 8003d8c:	20000400 	.word	0x20000400
 8003d90:	200002e0 	.word	0x200002e0

08003d94 <set_motor_pwm_values>:

int8_t set_motor_pwm_values(OUTPUT_MIXER *output_mixer){
 8003d94:	b480      	push	{r7}
 8003d96:	b085      	sub	sp, #20
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
	 * 2		4			 [1]		[3]
	 *
	 *
	 */
	output_mixer->PWM_US_MOTOR[0] =
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	ed93 7a05 	vldr	s14, [r3, #20]
					- output_mixer->PID_ROLL_OUTPUT
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	edd3 7a02 	vldr	s15, [r3, #8]
 8003da8:	ee37 7a67 	vsub.f32	s14, s14, s15
					- output_mixer->PID_PITCH_OUTPUT
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	edd3 7a03 	vldr	s15, [r3, #12]
 8003db2:	ee37 7a67 	vsub.f32	s14, s14, s15
					+ output_mixer->PID_YAW_OUTPUT);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	edd3 7a04 	vldr	s15, [r3, #16]
 8003dbc:	ee77 7a27 	vadd.f32	s15, s14, s15
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003dc0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003dc4:	ee17 3a90 	vmov	r3, s15
 8003dc8:	b29a      	uxth	r2, r3
	output_mixer->PWM_US_MOTOR[0] =
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	801a      	strh	r2, [r3, #0]
	output_mixer->PWM_US_MOTOR[1] =
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	ed93 7a05 	vldr	s14, [r3, #20]
					+ output_mixer->PID_ROLL_OUTPUT
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	edd3 7a02 	vldr	s15, [r3, #8]
 8003dda:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ output_mixer->PID_PITCH_OUTPUT
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	edd3 7a03 	vldr	s15, [r3, #12]
 8003de4:	ee37 7a27 	vadd.f32	s14, s14, s15
					+ output_mixer->PID_YAW_OUTPUT);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	edd3 7a04 	vldr	s15, [r3, #16]
 8003dee:	ee77 7a27 	vadd.f32	s15, s14, s15
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003df2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003df6:	ee17 3a90 	vmov	r3, s15
 8003dfa:	b29a      	uxth	r2, r3
	output_mixer->PWM_US_MOTOR[1] =
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	805a      	strh	r2, [r3, #2]
	output_mixer->PWM_US_MOTOR[2] =
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	ed93 7a05 	vldr	s14, [r3, #20]
					+ output_mixer->PID_ROLL_OUTPUT
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	edd3 7a02 	vldr	s15, [r3, #8]
 8003e0c:	ee37 7a27 	vadd.f32	s14, s14, s15
					- output_mixer->PID_PITCH_OUTPUT
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	edd3 7a03 	vldr	s15, [r3, #12]
 8003e16:	ee37 7a67 	vsub.f32	s14, s14, s15
					- output_mixer->PID_YAW_OUTPUT);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003e20:	ee77 7a67 	vsub.f32	s15, s14, s15
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003e24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e28:	ee17 3a90 	vmov	r3, s15
 8003e2c:	b29a      	uxth	r2, r3
	output_mixer->PWM_US_MOTOR[2] =
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	809a      	strh	r2, [r3, #4]
	output_mixer->PWM_US_MOTOR[3] =
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	ed93 7a05 	vldr	s14, [r3, #20]
					- output_mixer->PID_ROLL_OUTPUT
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	edd3 7a02 	vldr	s15, [r3, #8]
 8003e3e:	ee37 7a67 	vsub.f32	s14, s14, s15
					+ output_mixer->PID_PITCH_OUTPUT
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	edd3 7a03 	vldr	s15, [r3, #12]
 8003e48:	ee37 7a27 	vadd.f32	s14, s14, s15
					- output_mixer->PID_YAW_OUTPUT);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003e52:	ee77 7a67 	vsub.f32	s15, s14, s15
			(uint16_t) (output_mixer->PID_ALTITUDE_OUTPUT
 8003e56:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003e5a:	ee17 3a90 	vmov	r3, s15
 8003e5e:	b29a      	uxth	r2, r3
	output_mixer->PWM_US_MOTOR[3] =
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	80da      	strh	r2, [r3, #6]
	/* Clamp output*/
	for (uint8_t i = 0; i < 4; i++) {
 8003e64:	2300      	movs	r3, #0
 8003e66:	73fb      	strb	r3, [r7, #15]
 8003e68:	e01d      	b.n	8003ea6 <set_motor_pwm_values+0x112>
		if (output_mixer->PWM_US_MOTOR[i] > OUTPUT_MIXER_MAX_PWM) {
 8003e6a:	7bfa      	ldrb	r2, [r7, #15]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e72:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8003e76:	d906      	bls.n	8003e86 <set_motor_pwm_values+0xf2>
			output_mixer->PWM_US_MOTOR[i] = OUTPUT_MIXER_MAX_PWM;
 8003e78:	7bfa      	ldrb	r2, [r7, #15]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003e80:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8003e84:	e00c      	b.n	8003ea0 <set_motor_pwm_values+0x10c>
		} else if (output_mixer->PWM_US_MOTOR[i] < OUTPUT_MIXER_MIN_PWM) {
 8003e86:	7bfa      	ldrb	r2, [r7, #15]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003e8e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e92:	d205      	bcs.n	8003ea0 <set_motor_pwm_values+0x10c>
			output_mixer->PWM_US_MOTOR[i] = OUTPUT_MIXER_MIN_PWM;
 8003e94:	7bfa      	ldrb	r2, [r7, #15]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003e9c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint8_t i = 0; i < 4; i++) {
 8003ea0:	7bfb      	ldrb	r3, [r7, #15]
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	73fb      	strb	r3, [r7, #15]
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	2b03      	cmp	r3, #3
 8003eaa:	d9de      	bls.n	8003e6a <set_motor_pwm_values+0xd6>
		}
	}

	return OUTPUT_MIXER_OK;
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr

08003eba <stop_motors>:

int8_t stop_motors(OUTPUT_MIXER *output_mixer){
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]

	output_mixer->PWM_US_MOTOR[0] = 0;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	801a      	strh	r2, [r3, #0]
	output_mixer->PWM_US_MOTOR[1] = 0;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	805a      	strh	r2, [r3, #2]
	output_mixer->PWM_US_MOTOR[2] = 0;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	809a      	strh	r2, [r3, #4]
	output_mixer->PWM_US_MOTOR[3] = 0;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	80da      	strh	r2, [r3, #6]

	return 1;
 8003eda:	2301      	movs	r3, #1
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <update_pid>:

int8_t update_pid(OUTPUT_MIXER *output_mixer) {
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* Calculate PID*/
	rslt = calculate_pid_values(output_mixer, &imu);
 8003ef0:	4905      	ldr	r1, [pc, #20]	; (8003f08 <update_pid+0x20>)
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7ff fef8 	bl	8003ce8 <calculate_pid_values>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8003efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	3710      	adds	r7, #16
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	20000318 	.word	0x20000318

08003f0c <update_imu>:

int8_t update_imu(OUTPUT_MIXER *output_mixer, I2C_HandleTypeDef *huartI2C,
		KUSBEGI_FLAGS *kusbegi_flags) {
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
	int8_t rslt;

	/* Read IMU*/
	rslt = read_imu(&imu, huartI2C, kusbegi_flags);
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	68b9      	ldr	r1, [r7, #8]
 8003f1c:	480c      	ldr	r0, [pc, #48]	; (8003f50 <update_imu+0x44>)
 8003f1e:	f7ff f84f 	bl	8002fc0 <read_imu>
 8003f22:	4603      	mov	r3, r0
 8003f24:	75fb      	strb	r3, [r7, #23]
	if (rslt != IMU_READ_OK) {
 8003f26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d002      	beq.n	8003f34 <update_imu+0x28>
		return rslt;
 8003f2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f32:	e008      	b.n	8003f46 <update_imu+0x3a>
	}

	/* Copy IMU to output_mixer struct*/
	output_mixer->IMU = imu;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	4a06      	ldr	r2, [pc, #24]	; (8003f50 <update_imu+0x44>)
 8003f38:	33a8      	adds	r3, #168	; 0xa8
 8003f3a:	4611      	mov	r1, r2
 8003f3c:	2278      	movs	r2, #120	; 0x78
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f005 fc08 	bl	8009754 <memcpy>

	return OUTPUT_MIXER_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3718      	adds	r7, #24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	20000318 	.word	0x20000318

08003f54 <update_barometer>:

int8_t update_barometer(OUTPUT_MIXER *output_mixer, I2C_HandleTypeDef *huartI2C){
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	/* Read Barometer*/
	rslt = read_barometer(&imu,huartI2C);
 8003f5e:	6839      	ldr	r1, [r7, #0]
 8003f60:	480c      	ldr	r0, [pc, #48]	; (8003f94 <update_barometer+0x40>)
 8003f62:	f7ff f8b9 	bl	80030d8 <read_barometer>
 8003f66:	4603      	mov	r3, r0
 8003f68:	73fb      	strb	r3, [r7, #15]
	if (rslt != IMU_READ_OK) {
 8003f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <update_barometer+0x24>
		return rslt;
 8003f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f76:	e008      	b.n	8003f8a <update_barometer+0x36>
	}

	/* Copy IMU to output_mixer struct*/
	output_mixer->IMU = imu;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a06      	ldr	r2, [pc, #24]	; (8003f94 <update_barometer+0x40>)
 8003f7c:	33a8      	adds	r3, #168	; 0xa8
 8003f7e:	4611      	mov	r1, r2
 8003f80:	2278      	movs	r2, #120	; 0x78
 8003f82:	4618      	mov	r0, r3
 8003f84:	f005 fbe6 	bl	8009754 <memcpy>

	return OUTPUT_MIXER_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	20000318 	.word	0x20000318

08003f98 <update_rc>:

int8_t update_rc(OUTPUT_MIXER *output_mixer, UART_HandleTypeDef *huartRC,KUSBEGI_FLAGS *kusbegi_flags) {
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
	int8_t rslt;
	/*Read RC*/
	rslt = update_rc_input(huartRC, &rc_input);
 8003fa4:	4935      	ldr	r1, [pc, #212]	; (800407c <update_rc+0xe4>)
 8003fa6:	68b8      	ldr	r0, [r7, #8]
 8003fa8:	f000 f92a 	bl	8004200 <update_rc_input>
 8003fac:	4603      	mov	r3, r0
 8003fae:	75fb      	strb	r3, [r7, #23]
	if (rslt != RC_INPUT_OK) {
 8003fb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d002      	beq.n	8003fbe <update_rc+0x26>
		return rslt;
 8003fb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003fbc:	e059      	b.n	8004072 <update_rc+0xda>
	}

	if(rc_input.connection_error){
 8003fbe:	4b2f      	ldr	r3, [pc, #188]	; (800407c <update_rc+0xe4>)
 8003fc0:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d005      	beq.n	8003fd4 <update_rc+0x3c>
		kusbegi_flags->FLAG_RC_CONNECTION_E = 1;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	735a      	strb	r2, [r3, #13]
		return RC_INPUT_E_CONN_LOST;
 8003fce:	f06f 0316 	mvn.w	r3, #22
 8003fd2:	e04e      	b.n	8004072 <update_rc+0xda>
	}
	else{
		kusbegi_flags->FLAG_RC_CONNECTION_E = 0;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	735a      	strb	r2, [r3, #13]
	}

	if(rc_input.failsafe_state){
 8003fda:	4b28      	ldr	r3, [pc, #160]	; (800407c <update_rc+0xe4>)
 8003fdc:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d005      	beq.n	8003ff0 <update_rc+0x58>
		kusbegi_flags->FLAG_RC_FAILSAFE = 1;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	739a      	strb	r2, [r3, #14]
		return RC_INPUT_E_FAILSAFE;
 8003fea:	f06f 0318 	mvn.w	r3, #24
 8003fee:	e040      	b.n	8004072 <update_rc+0xda>
	}
	else{
		kusbegi_flags->FLAG_RC_FAILSAFE = 0;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	739a      	strb	r2, [r3, #14]
	}

	if(rc_input.frame_lost){
 8003ff6:	4b21      	ldr	r3, [pc, #132]	; (800407c <update_rc+0xe4>)
 8003ff8:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d005      	beq.n	800400c <update_rc+0x74>
		kusbegi_flags->FLAG_RC_FRAME_LOST = 1;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2201      	movs	r2, #1
 8004004:	731a      	strb	r2, [r3, #12]
		return RC_INPUT_E_FRAME_LOST;
 8004006:	f06f 0317 	mvn.w	r3, #23
 800400a:	e032      	b.n	8004072 <update_rc+0xda>
	}
	else{
		kusbegi_flags->FLAG_RC_FRAME_LOST = 0;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	731a      	strb	r2, [r3, #12]
	}

	if(rc_input.rc_channels[kill_s].bool_value != kusbegi_flags->KILL_S){
 8004012:	4b1a      	ldr	r3, [pc, #104]	; (800407c <update_rc+0xe4>)
 8004014:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	7a1b      	ldrb	r3, [r3, #8]
 800401c:	429a      	cmp	r2, r3
 800401e:	d007      	beq.n	8004030 <update_rc+0x98>
		kusbegi_flags->KILL_S = rc_input.rc_channels[kill_s].bool_value;
 8004020:	4b16      	ldr	r3, [pc, #88]	; (800407c <update_rc+0xe4>)
 8004022:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	721a      	strb	r2, [r3, #8]
		kusbegi_flags->KILL_S_CHANGE = 1;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2201      	movs	r2, #1
 800402e:	725a      	strb	r2, [r3, #9]
	}

	if(output_mixer->RC_INPUT.arm_state !=rc_input.arm_state){
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8004036:	4b11      	ldr	r3, [pc, #68]	; (800407c <update_rc+0xe4>)
 8004038:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 800403c:	429a      	cmp	r2, r3
 800403e:	d002      	beq.n	8004046 <update_rc+0xae>
		kusbegi_flags->FLAG_ARM_CHANGE = 1;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	72da      	strb	r2, [r3, #11]
	}

	if ((output_mixer->RC_INPUT.rc_channels[mode].bool_value
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f893 2070 	ldrb.w	r2, [r3, #112]	; 0x70
			!= rc_input.rc_channels[mode].bool_value)) {
 800404c:	4b0b      	ldr	r3, [pc, #44]	; (800407c <update_rc+0xe4>)
 800404e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
	if ((output_mixer->RC_INPUT.rc_channels[mode].bool_value
 8004052:	429a      	cmp	r2, r3
 8004054:	d002      	beq.n	800405c <update_rc+0xc4>

		kusbegi_flags->FLAG_MODE_CHANGE = 1;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2201      	movs	r2, #1
 800405a:	729a      	strb	r2, [r3, #10]
	}


	/* Copy RC to output_mixer struct*/
	output_mixer->RC_INPUT = rc_input;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	4a07      	ldr	r2, [pc, #28]	; (800407c <update_rc+0xe4>)
 8004060:	3338      	adds	r3, #56	; 0x38
 8004062:	4611      	mov	r1, r2
 8004064:	2270      	movs	r2, #112	; 0x70
 8004066:	4618      	mov	r0, r3
 8004068:	f005 fb74 	bl	8009754 <memcpy>





	return rc_input.rc_channels[throttle].pwm_value;
 800406c:	4b03      	ldr	r3, [pc, #12]	; (800407c <update_rc+0xe4>)
 800406e:	885b      	ldrh	r3, [r3, #2]
 8004070:	b25b      	sxtb	r3, r3
}
 8004072:	4618      	mov	r0, r3
 8004074:	3718      	adds	r7, #24
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	20000438 	.word	0x20000438

08004080 <PIDController_Init>:
 * Language:  C
 */

#include "PID.h"

void PIDController_Init(PIDController *pid) {
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]

	/* Clear controller variables */
	pid->integrator = 0.0f;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	f04f 0200 	mov.w	r2, #0
 800408e:	625a      	str	r2, [r3, #36]	; 0x24
	pid->prevError  = 0.0f;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	f04f 0200 	mov.w	r2, #0
 8004096:	629a      	str	r2, [r3, #40]	; 0x28

	pid->differentiator  = 0.0f;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f04f 0200 	mov.w	r2, #0
 800409e:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->prevMeasurement = 0.0f;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f04f 0200 	mov.w	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30

	pid->out = 0.0f;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f04f 0200 	mov.w	r2, #0
 80040ae:	635a      	str	r2, [r3, #52]	; 0x34

}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <PIDController_Update>:

float PIDController_Update(PIDController *pid, float setpoint, float measurement) {
 80040bc:	b480      	push	{r7}
 80040be:	b087      	sub	sp, #28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	ed87 0a02 	vstr	s0, [r7, #8]
 80040c8:	edc7 0a01 	vstr	s1, [r7, #4]

	/*
	* Error signal
	*/
    float error = setpoint - measurement;
 80040cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80040d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80040d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040d8:	edc7 7a05 	vstr	s15, [r7, #20]


	/*
	* Proportional
	*/
    float proportional = pid->Kp * error;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	edd3 7a00 	vldr	s15, [r3]
 80040e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80040e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040ea:	edc7 7a04 	vstr	s15, [r7, #16]

	/*
	* Integral
	*/
//    pid->integrator = pid->integrator + 0.5f * pid->Ki * pid->T * (error + pid->prevError);
    pid->integrator = pid->integrator + (pid->Ki * error * pid->T);
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	edd3 6a01 	vldr	s13, [r3, #4]
 80040fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80040fe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	edd3 7a08 	vldr	s15, [r3, #32]
 8004108:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800410c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	/* Anti-wind-up via integrator clamping */
    if (pid->integrator > pid->limMaxInt) {
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	edd3 7a07 	vldr	s15, [r3, #28]
 8004122:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800412a:	dd04      	ble.n	8004136 <PIDController_Update+0x7a>

        pid->integrator = pid->limMaxInt;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	69da      	ldr	r2, [r3, #28]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	625a      	str	r2, [r3, #36]	; 0x24
 8004134:	e00e      	b.n	8004154 <PIDController_Update+0x98>

    } else if (pid->integrator < pid->limMinInt) {
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004142:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800414a:	d503      	bpl.n	8004154 <PIDController_Update+0x98>

        pid->integrator = pid->limMinInt;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	699a      	ldr	r2, [r3, #24]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	625a      	str	r2, [r3, #36]	; 0x24
	* Derivative (band-limited differentiator)
	*/
    //pid->differentiator = pid->Kd * (error - pid->prevError) / pid->T;

    //OR We can use
    pid->differentiator = -1.0f * pid->Kd * (measurement - pid->prevMeasurement)/ pid->T;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	edd3 7a02 	vldr	s15, [r3, #8]
 800415a:	eeb1 7a67 	vneg.f32	s14, s15
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8004164:	edd7 6a01 	vldr	s13, [r7, #4]
 8004168:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800416c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	ed93 7a08 	vldr	s14, [r3, #32]
 8004176:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c


	/*
	* Compute output and apply limits
	*/
    pid->out = proportional + pid->integrator + pid->differentiator;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8004186:	edd7 7a04 	vldr	s15, [r7, #16]
 800418a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8004194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    if (pid->out > pid->limMax) {
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	edd3 7a05 	vldr	s15, [r3, #20]
 80041aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041b2:	dd04      	ble.n	80041be <PIDController_Update+0x102>

        pid->out = pid->limMax;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	695a      	ldr	r2, [r3, #20]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	635a      	str	r2, [r3, #52]	; 0x34
 80041bc:	e00e      	b.n	80041dc <PIDController_Update+0x120>

    } else if (pid->out < pid->limMin) {
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80041ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041d2:	d503      	bpl.n	80041dc <PIDController_Update+0x120>

        pid->out = pid->limMin;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	635a      	str	r2, [r3, #52]	; 0x34

    }

	/* Store error and measurement for later use */
    pid->prevError       = error;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	629a      	str	r2, [r3, #40]	; 0x28
    pid->prevMeasurement = measurement;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	631a      	str	r2, [r3, #48]	; 0x30

	/* Return controller output */
    return pid->out;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ec:	ee07 3a90 	vmov	s15, r3

}
 80041f0:	eeb0 0a67 	vmov.f32	s0, s15
 80041f4:	371c      	adds	r7, #28
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
	...

08004200 <update_rc_input>:
#include "rc_input_mixer.h"

#ifdef RC_INPUT_IS_SBUS
#include "rc_input_sbus.h"

int8_t update_rc_input(UART_HandleTypeDef *huartRC,RC_INPUT *rc_input){
 8004200:	b590      	push	{r4, r7, lr}
 8004202:	b087      	sub	sp, #28
 8004204:	af02      	add	r7, sp, #8
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
	if(RC_READ_SBUS(huartRC,&sbus)){
 800420a:	49b5      	ldr	r1, [pc, #724]	; (80044e0 <update_rc_input+0x2e0>)
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 fa3b 	bl	8004688 <RC_READ_SBUS>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	f000 81f3 	beq.w	8004600 <update_rc_input+0x400>

		/* Reading channel pwm values */
		for (uint8_t i = 0; i < RC_INPUT_MIXER_CHANNEL_CNT; i++) {
 800421a:	2300      	movs	r3, #0
 800421c:	73fb      	strb	r3, [r7, #15]
 800421e:	e1bd      	b.n	800459c <update_rc_input+0x39c>
			rc_input->rc_channels[i].pwm_value = sbus.PWM_US_RC_CH[i];
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	7bfa      	ldrb	r2, [r7, #15]
 8004224:	49ae      	ldr	r1, [pc, #696]	; (80044e0 <update_rc_input+0x2e0>)
 8004226:	f831 0013 	ldrh.w	r0, [r1, r3, lsl #1]
 800422a:	6839      	ldr	r1, [r7, #0]
 800422c:	4613      	mov	r3, r2
 800422e:	005b      	lsls	r3, r3, #1
 8004230:	4413      	add	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	440b      	add	r3, r1
 8004236:	3302      	adds	r3, #2
 8004238:	4602      	mov	r2, r0
 800423a:	801a      	strh	r2, [r3, #0]
			rc_input->rc_channels[i].channel_name = i;
 800423c:	7bfa      	ldrb	r2, [r7, #15]
 800423e:	6839      	ldr	r1, [r7, #0]
 8004240:	4613      	mov	r3, r2
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	4413      	add	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	440b      	add	r3, r1
 800424a:	7bfa      	ldrb	r2, [r7, #15]
 800424c:	701a      	strb	r2, [r3, #0]

			/* Now Map the values.
			 * Each channel has its own mapping or bool state.
			 */
			if (rc_input->rc_channels[i].channel_name == throttle) {
 800424e:	7bfa      	ldrb	r2, [r7, #15]
 8004250:	6839      	ldr	r1, [r7, #0]
 8004252:	4613      	mov	r3, r2
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	4413      	add	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	440b      	add	r3, r1
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d120      	bne.n	80042a4 <update_rc_input+0xa4>
				rc_input->rc_channels[i].mapped_value = MAPF(
 8004262:	7bfa      	ldrb	r2, [r7, #15]
 8004264:	6839      	ldr	r1, [r7, #0]
 8004266:	4613      	mov	r3, r2
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	4413      	add	r3, r2
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	440b      	add	r3, r1
 8004270:	3302      	adds	r3, #2
 8004272:	8818      	ldrh	r0, [r3, #0]
 8004274:	7bfc      	ldrb	r4, [r7, #15]
 8004276:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004280:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004284:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004288:	f000 fe67 	bl	8004f5a <MAPF>
 800428c:	eef0 7a40 	vmov.f32	s15, s0
 8004290:	683a      	ldr	r2, [r7, #0]
 8004292:	4623      	mov	r3, r4
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	4423      	add	r3, r4
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	3304      	adds	r3, #4
 800429e:	edc3 7a00 	vstr	s15, [r3]
 80042a2:	e178      	b.n	8004596 <update_rc_input+0x396>
						rc_input->rc_channels[i].pwm_value, 1000, 2000, 1000, 2000);
			} else if (rc_input->rc_channels[i].channel_name == yaw) {
 80042a4:	7bfa      	ldrb	r2, [r7, #15]
 80042a6:	6839      	ldr	r1, [r7, #0]
 80042a8:	4613      	mov	r3, r2
 80042aa:	005b      	lsls	r3, r3, #1
 80042ac:	4413      	add	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	2b03      	cmp	r3, #3
 80042b6:	d11f      	bne.n	80042f8 <update_rc_input+0xf8>
				rc_input->rc_channels[i].mapped_value = MAPF(
 80042b8:	7bfa      	ldrb	r2, [r7, #15]
 80042ba:	6839      	ldr	r1, [r7, #0]
 80042bc:	4613      	mov	r3, r2
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	4413      	add	r3, r2
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	440b      	add	r3, r1
 80042c6:	3302      	adds	r3, #2
 80042c8:	8818      	ldrh	r0, [r3, #0]
 80042ca:	7bfc      	ldrb	r4, [r7, #15]
 80042cc:	2314      	movs	r3, #20
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	f06f 0313 	mvn.w	r3, #19
 80042d4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80042d8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80042dc:	f000 fe3d 	bl	8004f5a <MAPF>
 80042e0:	eef0 7a40 	vmov.f32	s15, s0
 80042e4:	683a      	ldr	r2, [r7, #0]
 80042e6:	4623      	mov	r3, r4
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	4423      	add	r3, r4
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	3304      	adds	r3, #4
 80042f2:	edc3 7a00 	vstr	s15, [r3]
 80042f6:	e14e      	b.n	8004596 <update_rc_input+0x396>
						rc_input->rc_channels[i].pwm_value, 1000, 2000,
						-RC_INPUT_MIXER_YAW_MINMAX, RC_INPUT_MIXER_YAW_MINMAX);
			} else if (rc_input->rc_channels[i].channel_name == pitch) {
 80042f8:	7bfa      	ldrb	r2, [r7, #15]
 80042fa:	6839      	ldr	r1, [r7, #0]
 80042fc:	4613      	mov	r3, r2
 80042fe:	005b      	lsls	r3, r3, #1
 8004300:	4413      	add	r3, r2
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	440b      	add	r3, r1
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	2b02      	cmp	r3, #2
 800430a:	d11f      	bne.n	800434c <update_rc_input+0x14c>
				rc_input->rc_channels[i].mapped_value = MAPF(
 800430c:	7bfa      	ldrb	r2, [r7, #15]
 800430e:	6839      	ldr	r1, [r7, #0]
 8004310:	4613      	mov	r3, r2
 8004312:	005b      	lsls	r3, r3, #1
 8004314:	4413      	add	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	440b      	add	r3, r1
 800431a:	3302      	adds	r3, #2
 800431c:	8818      	ldrh	r0, [r3, #0]
 800431e:	7bfc      	ldrb	r4, [r7, #15]
 8004320:	2314      	movs	r3, #20
 8004322:	9300      	str	r3, [sp, #0]
 8004324:	f06f 0313 	mvn.w	r3, #19
 8004328:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800432c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004330:	f000 fe13 	bl	8004f5a <MAPF>
 8004334:	eef0 7a40 	vmov.f32	s15, s0
 8004338:	683a      	ldr	r2, [r7, #0]
 800433a:	4623      	mov	r3, r4
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	4423      	add	r3, r4
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	3304      	adds	r3, #4
 8004346:	edc3 7a00 	vstr	s15, [r3]
 800434a:	e124      	b.n	8004596 <update_rc_input+0x396>
						rc_input->rc_channels[i].pwm_value, 1000, 2000,
						-RC_INPUT_MIXER_PITCH_MINMAX,
						RC_INPUT_MIXER_PITCH_MINMAX);
			} else if (rc_input->rc_channels[i].channel_name == roll) {
 800434c:	7bfa      	ldrb	r2, [r7, #15]
 800434e:	6839      	ldr	r1, [r7, #0]
 8004350:	4613      	mov	r3, r2
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	4413      	add	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d11f      	bne.n	80043a0 <update_rc_input+0x1a0>
				rc_input->rc_channels[i].mapped_value = MAPF(
 8004360:	7bfa      	ldrb	r2, [r7, #15]
 8004362:	6839      	ldr	r1, [r7, #0]
 8004364:	4613      	mov	r3, r2
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	4413      	add	r3, r2
 800436a:	009b      	lsls	r3, r3, #2
 800436c:	440b      	add	r3, r1
 800436e:	3302      	adds	r3, #2
 8004370:	8818      	ldrh	r0, [r3, #0]
 8004372:	7bfc      	ldrb	r4, [r7, #15]
 8004374:	2314      	movs	r3, #20
 8004376:	9300      	str	r3, [sp, #0]
 8004378:	f06f 0313 	mvn.w	r3, #19
 800437c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8004380:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004384:	f000 fde9 	bl	8004f5a <MAPF>
 8004388:	eef0 7a40 	vmov.f32	s15, s0
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	4623      	mov	r3, r4
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	4423      	add	r3, r4
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4413      	add	r3, r2
 8004398:	3304      	adds	r3, #4
 800439a:	edc3 7a00 	vstr	s15, [r3]
 800439e:	e0fa      	b.n	8004596 <update_rc_input+0x396>
						rc_input->rc_channels[i].pwm_value, 1000, 2000,
						-RC_INPUT_MIXER_ROLL_MINMAX,
						RC_INPUT_MIXER_ROLL_MINMAX);
			} else if (rc_input->rc_channels[i].channel_name == mode) {
 80043a0:	7bfa      	ldrb	r2, [r7, #15]
 80043a2:	6839      	ldr	r1, [r7, #0]
 80043a4:	4613      	mov	r3, r2
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	4413      	add	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	440b      	add	r3, r1
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	2b04      	cmp	r3, #4
 80043b2:	d13a      	bne.n	800442a <update_rc_input+0x22a>
				if (rc_input->rc_channels[i].pwm_value
 80043b4:	7bfa      	ldrb	r2, [r7, #15]
 80043b6:	6839      	ldr	r1, [r7, #0]
 80043b8:	4613      	mov	r3, r2
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	4413      	add	r3, r2
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	440b      	add	r3, r1
 80043c2:	3302      	adds	r3, #2
 80043c4:	881b      	ldrh	r3, [r3, #0]
 80043c6:	f240 5245 	movw	r2, #1349	; 0x545
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d80a      	bhi.n	80043e4 <update_rc_input+0x1e4>
						< RC_INPUT_MIXER_MODE1_TH)
					rc_input->rc_channels[i].bool_value = 1;
 80043ce:	7bfa      	ldrb	r2, [r7, #15]
 80043d0:	6839      	ldr	r1, [r7, #0]
 80043d2:	4613      	mov	r3, r2
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	4413      	add	r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	3308      	adds	r3, #8
 80043de:	2201      	movs	r2, #1
 80043e0:	701a      	strb	r2, [r3, #0]
 80043e2:	e0d8      	b.n	8004596 <update_rc_input+0x396>
				else if(rc_input->rc_channels[i].pwm_value
 80043e4:	7bfa      	ldrb	r2, [r7, #15]
 80043e6:	6839      	ldr	r1, [r7, #0]
 80043e8:	4613      	mov	r3, r2
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	4413      	add	r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	440b      	add	r3, r1
 80043f2:	3302      	adds	r3, #2
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	f240 62a3 	movw	r2, #1699	; 0x6a3
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d80a      	bhi.n	8004414 <update_rc_input+0x214>
						< RC_INPUT_MIXER_MODE2_TH)
					rc_input->rc_channels[i].bool_value = 2;
 80043fe:	7bfa      	ldrb	r2, [r7, #15]
 8004400:	6839      	ldr	r1, [r7, #0]
 8004402:	4613      	mov	r3, r2
 8004404:	005b      	lsls	r3, r3, #1
 8004406:	4413      	add	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	440b      	add	r3, r1
 800440c:	3308      	adds	r3, #8
 800440e:	2202      	movs	r2, #2
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	e0c0      	b.n	8004596 <update_rc_input+0x396>
				else
					rc_input->rc_channels[i].bool_value = 3;
 8004414:	7bfa      	ldrb	r2, [r7, #15]
 8004416:	6839      	ldr	r1, [r7, #0]
 8004418:	4613      	mov	r3, r2
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	4413      	add	r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	3308      	adds	r3, #8
 8004424:	2203      	movs	r2, #3
 8004426:	701a      	strb	r2, [r3, #0]
 8004428:	e0b5      	b.n	8004596 <update_rc_input+0x396>
			} else if (rc_input->rc_channels[i].channel_name == kill_s) {
 800442a:	7bfa      	ldrb	r2, [r7, #15]
 800442c:	6839      	ldr	r1, [r7, #0]
 800442e:	4613      	mov	r3, r2
 8004430:	005b      	lsls	r3, r3, #1
 8004432:	4413      	add	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	440b      	add	r3, r1
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	2b05      	cmp	r3, #5
 800443c:	d122      	bne.n	8004484 <update_rc_input+0x284>
				if (rc_input->rc_channels[i].pwm_value
 800443e:	7bfa      	ldrb	r2, [r7, #15]
 8004440:	6839      	ldr	r1, [r7, #0]
 8004442:	4613      	mov	r3, r2
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	3302      	adds	r3, #2
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	f240 52db 	movw	r2, #1499	; 0x5db
 8004454:	4293      	cmp	r3, r2
 8004456:	d90a      	bls.n	800446e <update_rc_input+0x26e>
						>= RC_INPUT_MIXER_SWITCH_TH)
					rc_input->rc_channels[i].bool_value = 1;
 8004458:	7bfa      	ldrb	r2, [r7, #15]
 800445a:	6839      	ldr	r1, [r7, #0]
 800445c:	4613      	mov	r3, r2
 800445e:	005b      	lsls	r3, r3, #1
 8004460:	4413      	add	r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	3308      	adds	r3, #8
 8004468:	2201      	movs	r2, #1
 800446a:	701a      	strb	r2, [r3, #0]
 800446c:	e093      	b.n	8004596 <update_rc_input+0x396>
				else
					rc_input->rc_channels[i].bool_value = 0;
 800446e:	7bfa      	ldrb	r2, [r7, #15]
 8004470:	6839      	ldr	r1, [r7, #0]
 8004472:	4613      	mov	r3, r2
 8004474:	005b      	lsls	r3, r3, #1
 8004476:	4413      	add	r3, r2
 8004478:	009b      	lsls	r3, r3, #2
 800447a:	440b      	add	r3, r1
 800447c:	3308      	adds	r3, #8
 800447e:	2200      	movs	r2, #0
 8004480:	701a      	strb	r2, [r3, #0]
 8004482:	e088      	b.n	8004596 <update_rc_input+0x396>
			} else if (rc_input->rc_channels[i].channel_name == rth) {
 8004484:	7bfa      	ldrb	r2, [r7, #15]
 8004486:	6839      	ldr	r1, [r7, #0]
 8004488:	4613      	mov	r3, r2
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	4413      	add	r3, r2
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	440b      	add	r3, r1
 8004492:	781b      	ldrb	r3, [r3, #0]
 8004494:	2b06      	cmp	r3, #6
 8004496:	d125      	bne.n	80044e4 <update_rc_input+0x2e4>
				if (rc_input->rc_channels[i].pwm_value
 8004498:	7bfa      	ldrb	r2, [r7, #15]
 800449a:	6839      	ldr	r1, [r7, #0]
 800449c:	4613      	mov	r3, r2
 800449e:	005b      	lsls	r3, r3, #1
 80044a0:	4413      	add	r3, r2
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	440b      	add	r3, r1
 80044a6:	3302      	adds	r3, #2
 80044a8:	881b      	ldrh	r3, [r3, #0]
 80044aa:	f240 52db 	movw	r2, #1499	; 0x5db
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d90a      	bls.n	80044c8 <update_rc_input+0x2c8>
						>= RC_INPUT_MIXER_SWITCH_TH)
					rc_input->rc_channels[i].bool_value = 1;
 80044b2:	7bfa      	ldrb	r2, [r7, #15]
 80044b4:	6839      	ldr	r1, [r7, #0]
 80044b6:	4613      	mov	r3, r2
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	4413      	add	r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	440b      	add	r3, r1
 80044c0:	3308      	adds	r3, #8
 80044c2:	2201      	movs	r2, #1
 80044c4:	701a      	strb	r2, [r3, #0]
 80044c6:	e066      	b.n	8004596 <update_rc_input+0x396>
				else
					rc_input->rc_channels[i].bool_value = 0;
 80044c8:	7bfa      	ldrb	r2, [r7, #15]
 80044ca:	6839      	ldr	r1, [r7, #0]
 80044cc:	4613      	mov	r3, r2
 80044ce:	005b      	lsls	r3, r3, #1
 80044d0:	4413      	add	r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	3308      	adds	r3, #8
 80044d8:	2200      	movs	r2, #0
 80044da:	701a      	strb	r2, [r3, #0]
 80044dc:	e05b      	b.n	8004596 <update_rc_input+0x396>
 80044de:	bf00      	nop
 80044e0:	200004a8 	.word	0x200004a8
			} else if (rc_input->rc_channels[i].channel_name == land) {
 80044e4:	7bfa      	ldrb	r2, [r7, #15]
 80044e6:	6839      	ldr	r1, [r7, #0]
 80044e8:	4613      	mov	r3, r2
 80044ea:	005b      	lsls	r3, r3, #1
 80044ec:	4413      	add	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	2b07      	cmp	r3, #7
 80044f6:	d122      	bne.n	800453e <update_rc_input+0x33e>
				if (rc_input->rc_channels[i].pwm_value
 80044f8:	7bfa      	ldrb	r2, [r7, #15]
 80044fa:	6839      	ldr	r1, [r7, #0]
 80044fc:	4613      	mov	r3, r2
 80044fe:	005b      	lsls	r3, r3, #1
 8004500:	4413      	add	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	440b      	add	r3, r1
 8004506:	3302      	adds	r3, #2
 8004508:	881b      	ldrh	r3, [r3, #0]
 800450a:	f240 52db 	movw	r2, #1499	; 0x5db
 800450e:	4293      	cmp	r3, r2
 8004510:	d90a      	bls.n	8004528 <update_rc_input+0x328>
						>= RC_INPUT_MIXER_SWITCH_TH)
					rc_input->rc_channels[i].bool_value = 1;
 8004512:	7bfa      	ldrb	r2, [r7, #15]
 8004514:	6839      	ldr	r1, [r7, #0]
 8004516:	4613      	mov	r3, r2
 8004518:	005b      	lsls	r3, r3, #1
 800451a:	4413      	add	r3, r2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	440b      	add	r3, r1
 8004520:	3308      	adds	r3, #8
 8004522:	2201      	movs	r2, #1
 8004524:	701a      	strb	r2, [r3, #0]
 8004526:	e036      	b.n	8004596 <update_rc_input+0x396>
				else
					rc_input->rc_channels[i].bool_value = 0;
 8004528:	7bfa      	ldrb	r2, [r7, #15]
 800452a:	6839      	ldr	r1, [r7, #0]
 800452c:	4613      	mov	r3, r2
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	4413      	add	r3, r2
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	440b      	add	r3, r1
 8004536:	3308      	adds	r3, #8
 8004538:	2200      	movs	r2, #0
 800453a:	701a      	strb	r2, [r3, #0]
 800453c:	e02b      	b.n	8004596 <update_rc_input+0x396>
			} else if (rc_input->rc_channels[i].channel_name == offboard) {
 800453e:	7bfa      	ldrb	r2, [r7, #15]
 8004540:	6839      	ldr	r1, [r7, #0]
 8004542:	4613      	mov	r3, r2
 8004544:	005b      	lsls	r3, r3, #1
 8004546:	4413      	add	r3, r2
 8004548:	009b      	lsls	r3, r3, #2
 800454a:	440b      	add	r3, r1
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	2b08      	cmp	r3, #8
 8004550:	d121      	bne.n	8004596 <update_rc_input+0x396>
				if (rc_input->rc_channels[i].pwm_value
 8004552:	7bfa      	ldrb	r2, [r7, #15]
 8004554:	6839      	ldr	r1, [r7, #0]
 8004556:	4613      	mov	r3, r2
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	4413      	add	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	440b      	add	r3, r1
 8004560:	3302      	adds	r3, #2
 8004562:	881b      	ldrh	r3, [r3, #0]
 8004564:	f240 52db 	movw	r2, #1499	; 0x5db
 8004568:	4293      	cmp	r3, r2
 800456a:	d90a      	bls.n	8004582 <update_rc_input+0x382>
						>= RC_INPUT_MIXER_SWITCH_TH)
					rc_input->rc_channels[i].bool_value = 1;
 800456c:	7bfa      	ldrb	r2, [r7, #15]
 800456e:	6839      	ldr	r1, [r7, #0]
 8004570:	4613      	mov	r3, r2
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	4413      	add	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	3308      	adds	r3, #8
 800457c:	2201      	movs	r2, #1
 800457e:	701a      	strb	r2, [r3, #0]
 8004580:	e009      	b.n	8004596 <update_rc_input+0x396>
				else
					rc_input->rc_channels[i].bool_value = 0;
 8004582:	7bfa      	ldrb	r2, [r7, #15]
 8004584:	6839      	ldr	r1, [r7, #0]
 8004586:	4613      	mov	r3, r2
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	4413      	add	r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	3308      	adds	r3, #8
 8004592:	2200      	movs	r2, #0
 8004594:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < RC_INPUT_MIXER_CHANNEL_CNT; i++) {
 8004596:	7bfb      	ldrb	r3, [r7, #15]
 8004598:	3301      	adds	r3, #1
 800459a:	73fb      	strb	r3, [r7, #15]
 800459c:	7bfb      	ldrb	r3, [r7, #15]
 800459e:	2b08      	cmp	r3, #8
 80045a0:	f67f ae3e 	bls.w	8004220 <update_rc_input+0x20>
			}

		}

		/* Check if arm state changed*/
		if(sbus.arm){
 80045a4:	4b20      	ldr	r3, [pc, #128]	; (8004628 <update_rc_input+0x428>)
 80045a6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d003      	beq.n	80045b6 <update_rc_input+0x3b6>
			rc_input->arm_state = 1;
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	2201      	movs	r2, #1
 80045b2:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		}

		/* Check if arm state changed*/
		if(sbus.disarm){
 80045b6:	4b1c      	ldr	r3, [pc, #112]	; (8004628 <update_rc_input+0x428>)
 80045b8:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <update_rc_input+0x3c8>
			rc_input->arm_state = 0;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		}

		/* Check failsafe*/
		if(sbus.failsafe){
 80045c8:	4b17      	ldr	r3, [pc, #92]	; (8004628 <update_rc_input+0x428>)
 80045ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d004      	beq.n	80045dc <update_rc_input+0x3dc>
			rc_input->failsafe_state = 1;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 80045da:	e003      	b.n	80045e4 <update_rc_input+0x3e4>
		}
		else{
			rc_input->failsafe_state = 0;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		}

		/* Check frame lost */
		if(sbus.frame_lost){
 80045e4:	4b10      	ldr	r3, [pc, #64]	; (8004628 <update_rc_input+0x428>)
 80045e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d004      	beq.n	80045f8 <update_rc_input+0x3f8>
			rc_input->failsafe_state = 1;
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 80045f6:	e003      	b.n	8004600 <update_rc_input+0x400>
		}
		else{
			rc_input->failsafe_state = 0;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d




	}
	if(sbus.error){
 8004600:	4b09      	ldr	r3, [pc, #36]	; (8004628 <update_rc_input+0x428>)
 8004602:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004606:	2b00      	cmp	r3, #0
 8004608:	d004      	beq.n	8004614 <update_rc_input+0x414>
		rc_input->connection_error = 1;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2201      	movs	r2, #1
 800460e:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 8004612:	e003      	b.n	800461c <update_rc_input+0x41c>
	}
	else{
		rc_input->connection_error = 0;
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
	}

	return RC_INPUT_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3714      	adds	r7, #20
 8004622:	46bd      	mov	sp, r7
 8004624:	bd90      	pop	{r4, r7, pc}
 8004626:	bf00      	nop
 8004628:	200004a8 	.word	0x200004a8

0800462c <init_rc_input>:


int8_t init_rc_input(RC_INPUT *rc_input){
 800462c:	b480      	push	{r7}
 800462e:	b083      	sub	sp, #12
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
	rc_input->rc_channels[throttle].pwm_value = 0;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	805a      	strh	r2, [r3, #2]
	rc_input->rc_channels[yaw].pwm_value = 0;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	84da      	strh	r2, [r3, #38]	; 0x26
	rc_input->rc_channels[pitch].pwm_value = 0;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	835a      	strh	r2, [r3, #26]
	rc_input->rc_channels[roll].pwm_value = 0;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	81da      	strh	r2, [r3, #14]
	rc_input->arm_state = 0;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	sbus.arm = 0;
 8004654:	4b0b      	ldr	r3, [pc, #44]	; (8004684 <init_rc_input+0x58>)
 8004656:	2200      	movs	r2, #0
 8004658:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sbus.disarm = 0;
 800465c:	4b09      	ldr	r3, [pc, #36]	; (8004684 <init_rc_input+0x58>)
 800465e:	2200      	movs	r2, #0
 8004660:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	sbus.arm_cnt = 0;
 8004664:	4b07      	ldr	r3, [pc, #28]	; (8004684 <init_rc_input+0x58>)
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	sbus.disarm_cnt = 0;
 800466c:	4b05      	ldr	r3, [pc, #20]	; (8004684 <init_rc_input+0x58>)
 800466e:	2200      	movs	r2, #0
 8004670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	return RC_INPUT_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	370c      	adds	r7, #12
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	200004a8 	.word	0x200004a8

08004688 <RC_READ_SBUS>:
 * Language:  C
 */
#include <lib/rc_input/rc_input_sbus.h>


uint8_t RC_READ_SBUS(UART_HandleTypeDef *huart,SBUS *sbus) {
 8004688:	b590      	push	{r4, r7, lr}
 800468a:	b087      	sub	sp, #28
 800468c:	af02      	add	r7, sp, #8
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]

	HAL_UART_Receive_DMA(huart, sbus->sbus_msg_bytes, 25);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	3325      	adds	r3, #37	; 0x25
 8004696:	2219      	movs	r2, #25
 8004698:	4619      	mov	r1, r3
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f004 f8fe 	bl	800889c <HAL_UART_Receive_DMA>

	if (sbus->sbus_msg_bytes[0] != 0x0F) {
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80046a6:	2b0f      	cmp	r3, #15
 80046a8:	d012      	beq.n	80046d0 <RC_READ_SBUS+0x48>
		//Error out of sync
		sbus->error_cnt++;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046b0:	3301      	adds	r3, #1
 80046b2:	b2da      	uxtb	r2, r3
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
		if (sbus->error_cnt > SBUS_ERROR_CNT) {
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046c0:	2b0a      	cmp	r3, #10
 80046c2:	d903      	bls.n	80046cc <RC_READ_SBUS+0x44>
			sbus->error = 1;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		}
		return 0;
 80046cc:	2300      	movs	r3, #0
 80046ce:	e1ec      	b.n	8004aaa <RC_READ_SBUS+0x422>
	}

	sbus->error = 0;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	sbus->error_cnt = 0;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	sbus->frame_lost = 0;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f883 2020 	strb.w	r2, [r3, #32]
	sbus->failsafe = 0;
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21


		sbus->PWM_US_RC_CH[0] = (((uint16_t) sbus->sbus_msg_bytes[1])
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80046f6:	b21a      	sxth	r2, r3
				| ((uint16_t) sbus->sbus_msg_bytes[2] << 8)) & 0x07FF;
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80046fe:	021b      	lsls	r3, r3, #8
 8004700:	b21b      	sxth	r3, r3
 8004702:	4313      	orrs	r3, r2
 8004704:	b21b      	sxth	r3, r3
 8004706:	b29b      	uxth	r3, r3
 8004708:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800470c:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[0] = (((uint16_t) sbus->sbus_msg_bytes[1])
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	801a      	strh	r2, [r3, #0]
		sbus->PWM_US_RC_CH[1] = (((uint16_t) sbus->sbus_msg_bytes[2] >> 3)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
				| ((uint16_t) sbus->sbus_msg_bytes[3] << 5)) & 0x07FF;
 8004718:	08db      	lsrs	r3, r3, #3
 800471a:	b2db      	uxtb	r3, r3
 800471c:	b21a      	sxth	r2, r3
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004724:	015b      	lsls	r3, r3, #5
 8004726:	b21b      	sxth	r3, r3
 8004728:	4313      	orrs	r3, r2
 800472a:	b21b      	sxth	r3, r3
 800472c:	b29b      	uxth	r3, r3
 800472e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004732:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[1] = (((uint16_t) sbus->sbus_msg_bytes[2] >> 3)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	805a      	strh	r2, [r3, #2]
		sbus->PWM_US_RC_CH[2] = (((uint16_t) sbus->sbus_msg_bytes[3] >> 6)
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
				| ((uint16_t) sbus->sbus_msg_bytes[4] << 2)
 800473e:	099b      	lsrs	r3, r3, #6
 8004740:	b2db      	uxtb	r3, r3
 8004742:	b21a      	sxth	r2, r3
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	b21b      	sxth	r3, r3
 800474e:	4313      	orrs	r3, r2
 8004750:	b21a      	sxth	r2, r3
				| ((uint16_t) sbus->sbus_msg_bytes[5] << 10)) & 0x07FF;
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8004758:	029b      	lsls	r3, r3, #10
 800475a:	b21b      	sxth	r3, r3
 800475c:	4313      	orrs	r3, r2
 800475e:	b21b      	sxth	r3, r3
 8004760:	b29b      	uxth	r3, r3
 8004762:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004766:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[2] = (((uint16_t) sbus->sbus_msg_bytes[3] >> 6)
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	809a      	strh	r2, [r3, #4]
		sbus->PWM_US_RC_CH[3] = (((uint16_t) sbus->sbus_msg_bytes[5] >> 1)
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
				| ((uint16_t) sbus->sbus_msg_bytes[6] << 7)) & 0x07FF;
 8004772:	085b      	lsrs	r3, r3, #1
 8004774:	b2db      	uxtb	r3, r3
 8004776:	b21a      	sxth	r2, r3
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800477e:	01db      	lsls	r3, r3, #7
 8004780:	b21b      	sxth	r3, r3
 8004782:	4313      	orrs	r3, r2
 8004784:	b21b      	sxth	r3, r3
 8004786:	b29b      	uxth	r3, r3
 8004788:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800478c:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[3] = (((uint16_t) sbus->sbus_msg_bytes[5] >> 1)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	80da      	strh	r2, [r3, #6]
		sbus->PWM_US_RC_CH[4] = (((uint16_t) sbus->sbus_msg_bytes[6] >> 4)
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
				| ((uint16_t) sbus->sbus_msg_bytes[7] << 4)) & 0x07FF;
 8004798:	091b      	lsrs	r3, r3, #4
 800479a:	b2db      	uxtb	r3, r3
 800479c:	b21a      	sxth	r2, r3
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80047a4:	011b      	lsls	r3, r3, #4
 80047a6:	b21b      	sxth	r3, r3
 80047a8:	4313      	orrs	r3, r2
 80047aa:	b21b      	sxth	r3, r3
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047b2:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[4] = (((uint16_t) sbus->sbus_msg_bytes[6] >> 4)
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	811a      	strh	r2, [r3, #8]
		sbus->PWM_US_RC_CH[5] = (((uint16_t) sbus->sbus_msg_bytes[7] >> 7)
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
				| ((uint16_t) sbus->sbus_msg_bytes[8] << 1)
 80047be:	09db      	lsrs	r3, r3, #7
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	b21a      	sxth	r2, r3
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80047ca:	005b      	lsls	r3, r3, #1
 80047cc:	b21b      	sxth	r3, r3
 80047ce:	4313      	orrs	r3, r2
 80047d0:	b21a      	sxth	r2, r3
				| ((uint16_t) sbus->sbus_msg_bytes[9] << 9)) & 0x07FF;
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80047d8:	025b      	lsls	r3, r3, #9
 80047da:	b21b      	sxth	r3, r3
 80047dc:	4313      	orrs	r3, r2
 80047de:	b21b      	sxth	r3, r3
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80047e6:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[5] = (((uint16_t) sbus->sbus_msg_bytes[7] >> 7)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	815a      	strh	r2, [r3, #10]
		sbus->PWM_US_RC_CH[6] = (((uint16_t) sbus->sbus_msg_bytes[9] >> 2)
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
				| ((uint16_t) sbus->sbus_msg_bytes[10] << 6)) & 0x07FF;
 80047f2:	089b      	lsrs	r3, r3, #2
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	b21a      	sxth	r2, r3
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80047fe:	019b      	lsls	r3, r3, #6
 8004800:	b21b      	sxth	r3, r3
 8004802:	4313      	orrs	r3, r2
 8004804:	b21b      	sxth	r3, r3
 8004806:	b29b      	uxth	r3, r3
 8004808:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800480c:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[6] = (((uint16_t) sbus->sbus_msg_bytes[9] >> 2)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	819a      	strh	r2, [r3, #12]
		sbus->PWM_US_RC_CH[7] = (((uint16_t) sbus->sbus_msg_bytes[10] >> 5)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
				| ((uint16_t) sbus->sbus_msg_bytes[11] << 3)) & 0x07FF;
 8004818:	095b      	lsrs	r3, r3, #5
 800481a:	b2db      	uxtb	r3, r3
 800481c:	b21a      	sxth	r2, r3
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004824:	00db      	lsls	r3, r3, #3
 8004826:	b21b      	sxth	r3, r3
 8004828:	4313      	orrs	r3, r2
 800482a:	b21b      	sxth	r3, r3
 800482c:	b29b      	uxth	r3, r3
 800482e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004832:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[7] = (((uint16_t) sbus->sbus_msg_bytes[10] >> 5)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	81da      	strh	r2, [r3, #14]
		sbus->PWM_US_RC_CH[8] = (((uint16_t) sbus->sbus_msg_bytes[12])
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800483e:	b21a      	sxth	r2, r3
				| ((uint16_t) sbus->sbus_msg_bytes[13] << 8)) & 0x07FF;
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004846:	021b      	lsls	r3, r3, #8
 8004848:	b21b      	sxth	r3, r3
 800484a:	4313      	orrs	r3, r2
 800484c:	b21b      	sxth	r3, r3
 800484e:	b29b      	uxth	r3, r3
 8004850:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004854:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[8] = (((uint16_t) sbus->sbus_msg_bytes[12])
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	821a      	strh	r2, [r3, #16]
		sbus->PWM_US_RC_CH[9] = (((uint16_t) sbus->sbus_msg_bytes[13] >> 3)
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
				| ((uint16_t) sbus->sbus_msg_bytes[14] << 5)) & 0x07FF;
 8004860:	08db      	lsrs	r3, r3, #3
 8004862:	b2db      	uxtb	r3, r3
 8004864:	b21a      	sxth	r2, r3
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800486c:	015b      	lsls	r3, r3, #5
 800486e:	b21b      	sxth	r3, r3
 8004870:	4313      	orrs	r3, r2
 8004872:	b21b      	sxth	r3, r3
 8004874:	b29b      	uxth	r3, r3
 8004876:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800487a:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[9] = (((uint16_t) sbus->sbus_msg_bytes[13] >> 3)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	825a      	strh	r2, [r3, #18]
		sbus->PWM_US_RC_CH[10] = (((uint16_t) sbus->sbus_msg_bytes[14] >> 6)
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
				| ((uint16_t) sbus->sbus_msg_bytes[15] << 2)
 8004886:	099b      	lsrs	r3, r3, #6
 8004888:	b2db      	uxtb	r3, r3
 800488a:	b21a      	sxth	r2, r3
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	b21b      	sxth	r3, r3
 8004896:	4313      	orrs	r3, r2
 8004898:	b21a      	sxth	r2, r3
				| ((uint16_t) sbus->sbus_msg_bytes[16] << 10)) & 0x07FF;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048a0:	029b      	lsls	r3, r3, #10
 80048a2:	b21b      	sxth	r3, r3
 80048a4:	4313      	orrs	r3, r2
 80048a6:	b21b      	sxth	r3, r3
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048ae:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[10] = (((uint16_t) sbus->sbus_msg_bytes[14] >> 6)
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	829a      	strh	r2, [r3, #20]
		sbus->PWM_US_RC_CH[11] = (((uint16_t) sbus->sbus_msg_bytes[16] >> 1)
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
				| ((uint16_t) sbus->sbus_msg_bytes[17] << 7)) & 0x07FF;
 80048ba:	085b      	lsrs	r3, r3, #1
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	b21a      	sxth	r2, r3
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80048c6:	01db      	lsls	r3, r3, #7
 80048c8:	b21b      	sxth	r3, r3
 80048ca:	4313      	orrs	r3, r2
 80048cc:	b21b      	sxth	r3, r3
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048d4:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[11] = (((uint16_t) sbus->sbus_msg_bytes[16] >> 1)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	82da      	strh	r2, [r3, #22]
		sbus->PWM_US_RC_CH[12] = (((uint16_t) sbus->sbus_msg_bytes[17] >> 4)
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
				| ((uint16_t) sbus->sbus_msg_bytes[18] << 4)) & 0x07FF;
 80048e0:	091b      	lsrs	r3, r3, #4
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	b21a      	sxth	r2, r3
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	b21b      	sxth	r3, r3
 80048f0:	4313      	orrs	r3, r2
 80048f2:	b21b      	sxth	r3, r3
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80048fa:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[12] = (((uint16_t) sbus->sbus_msg_bytes[17] >> 4)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	831a      	strh	r2, [r3, #24]
		sbus->PWM_US_RC_CH[13] = (((uint16_t) sbus->sbus_msg_bytes[18] >> 7)
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
				| ((uint16_t) sbus->sbus_msg_bytes[19] << 1)
 8004906:	09db      	lsrs	r3, r3, #7
 8004908:	b2db      	uxtb	r3, r3
 800490a:	b21a      	sxth	r2, r3
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	b21b      	sxth	r3, r3
 8004916:	4313      	orrs	r3, r2
 8004918:	b21a      	sxth	r2, r3
				| ((uint16_t) sbus->sbus_msg_bytes[20] << 9)) & 0x07FF;
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004920:	025b      	lsls	r3, r3, #9
 8004922:	b21b      	sxth	r3, r3
 8004924:	4313      	orrs	r3, r2
 8004926:	b21b      	sxth	r3, r3
 8004928:	b29b      	uxth	r3, r3
 800492a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800492e:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[13] = (((uint16_t) sbus->sbus_msg_bytes[18] >> 7)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	835a      	strh	r2, [r3, #26]
		sbus->PWM_US_RC_CH[14] = (((uint16_t) sbus->sbus_msg_bytes[20] >> 2)
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
				| ((uint16_t) sbus->sbus_msg_bytes[21] << 6)) & 0x07FF;
 800493a:	089b      	lsrs	r3, r3, #2
 800493c:	b2db      	uxtb	r3, r3
 800493e:	b21a      	sxth	r2, r3
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004946:	019b      	lsls	r3, r3, #6
 8004948:	b21b      	sxth	r3, r3
 800494a:	4313      	orrs	r3, r2
 800494c:	b21b      	sxth	r3, r3
 800494e:	b29b      	uxth	r3, r3
 8004950:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004954:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[14] = (((uint16_t) sbus->sbus_msg_bytes[20] >> 2)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	839a      	strh	r2, [r3, #28]
		sbus->PWM_US_RC_CH[15] = (((uint16_t) sbus->sbus_msg_bytes[21] >> 5)
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
				| ((uint16_t) sbus->sbus_msg_bytes[22] << 3)) & 0x07FF;
 8004960:	095b      	lsrs	r3, r3, #5
 8004962:	b2db      	uxtb	r3, r3
 8004964:	b21a      	sxth	r2, r3
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	b21b      	sxth	r3, r3
 8004970:	4313      	orrs	r3, r2
 8004972:	b21b      	sxth	r3, r3
 8004974:	b29b      	uxth	r3, r3
 8004976:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800497a:	b29a      	uxth	r2, r3
		sbus->PWM_US_RC_CH[15] = (((uint16_t) sbus->sbus_msg_bytes[21] >> 5)
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	83da      	strh	r2, [r3, #30]

	for (uint8_t i = 0; i <= SBUS_MAX_CHANNEL_CNT; i++) {
 8004980:	2300      	movs	r3, #0
 8004982:	73fb      	strb	r3, [r7, #15]
 8004984:	e016      	b.n	80049b4 <RC_READ_SBUS+0x32c>
		sbus->PWM_US_RC_CH[i] = MAP(sbus->PWM_US_RC_CH[i], SBUS_IN_MIN_PWM,
 8004986:	7bfa      	ldrb	r2, [r7, #15]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 800498e:	7bfc      	ldrb	r4, [r7, #15]
 8004990:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800499a:	f240 7213 	movw	r2, #1811	; 0x713
 800499e:	21ac      	movs	r1, #172	; 0xac
 80049a0:	f000 fab6 	bl	8004f10 <MAP>
 80049a4:	4603      	mov	r3, r0
 80049a6:	461a      	mov	r2, r3
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for (uint8_t i = 0; i <= SBUS_MAX_CHANNEL_CNT; i++) {
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
 80049b0:	3301      	adds	r3, #1
 80049b2:	73fb      	strb	r3, [r7, #15]
 80049b4:	7bfb      	ldrb	r3, [r7, #15]
 80049b6:	2b06      	cmp	r3, #6
 80049b8:	d9e5      	bls.n	8004986 <RC_READ_SBUS+0x2fe>
				SBUS_IN_MAX_PWM, SBUS_OUT_MIN_PWM, SBUS_OUT_MAX_PWM);
	}

	if (sbus->sbus_msg_bytes[23] & (1 << 2)) {
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049c0:	f003 0304 	and.w	r3, r3, #4
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d003      	beq.n	80049d0 <RC_READ_SBUS+0x348>
		sbus->frame_lost = 1;
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	2201      	movs	r2, #1
 80049cc:	f883 2020 	strb.w	r2, [r3, #32]
	}

	if (sbus->sbus_msg_bytes[23] & (1 << 3)) {
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049d6:	f003 0308 	and.w	r3, r3, #8
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d003      	beq.n	80049e6 <RC_READ_SBUS+0x35e>
		sbus->failsafe = 1;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	2201      	movs	r2, #1
 80049e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	}

#ifdef SBUS_ARM_DISARM_STICKS
	if (sbus->PWM_US_RC_CH[SBUS_THROTTLE_CHANNEL]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	881b      	ldrh	r3, [r3, #0]
 80049ea:	f240 4206 	movw	r2, #1030	; 0x406
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d84a      	bhi.n	8004a88 <RC_READ_SBUS+0x400>
			<= (1000 + SBUS_ARM_DISARM_TOLARANCE)) {
		if (sbus->PWM_US_RC_CH[SBUS_YAW_CHANNEL]
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	88db      	ldrh	r3, [r3, #6]
 80049f6:	f240 4206 	movw	r2, #1030	; 0x406
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d816      	bhi.n	8004a2c <RC_READ_SBUS+0x3a4>
				<= (1000 + SBUS_ARM_DISARM_TOLARANCE)) {
			sbus->disarm_cnt++;
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a04:	3301      	adds	r3, #1
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			if ((sbus->disarm_cnt >= SBUS_DISARM_CNT)&&(!sbus->failsafe)) {
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a14:	2b09      	cmp	r3, #9
 8004a16:	d911      	bls.n	8004a3c <RC_READ_SBUS+0x3b4>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10c      	bne.n	8004a3c <RC_READ_SBUS+0x3b4>
				sbus->disarm = 1;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8004a2a:	e007      	b.n	8004a3c <RC_READ_SBUS+0x3b4>
			}
		} else {
			sbus->disarm_cnt = 0;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
			sbus->disarm = 0;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		}
		if (sbus->PWM_US_RC_CH[SBUS_YAW_CHANNEL]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	88db      	ldrh	r3, [r3, #6]
 8004a40:	f240 72b1 	movw	r2, #1969	; 0x7b1
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d916      	bls.n	8004a76 <RC_READ_SBUS+0x3ee>
				>= (2000 - SBUS_ARM_DISARM_TOLARANCE)) {
			sbus->arm_cnt++;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a4e:	3301      	adds	r3, #1
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
			if ((sbus->arm_cnt >= SBUS_ARM_CNT)&&(!sbus->failsafe)) {
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a5e:	2b09      	cmp	r3, #9
 8004a60:	d922      	bls.n	8004aa8 <RC_READ_SBUS+0x420>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d11d      	bne.n	8004aa8 <RC_READ_SBUS+0x420>
				sbus->arm = 1;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8004a74:	e018      	b.n	8004aa8 <RC_READ_SBUS+0x420>
			}
		} else {
			sbus->arm_cnt = 0;
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	2200      	movs	r2, #0
 8004a7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
			sbus->arm = 0;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	2200      	movs	r2, #0
 8004a82:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8004a86:	e00f      	b.n	8004aa8 <RC_READ_SBUS+0x420>
		}

	} else {
		sbus->disarm_cnt = 0;
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		sbus->arm_cnt = 0;
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	2200      	movs	r2, #0
 8004a94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
		sbus->arm = 0;
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		sbus->disarm = 0;
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}
/* #ifdef SBUS_ARM_DISARM_STICKS */
#endif

	return 1;
 8004aa8:	2301      	movs	r3, #1
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd90      	pop	{r4, r7, pc}
	...

08004ab4 <write8>:
#include <module/i2c/i2c_read_write.h>




int8_t write8(I2C_HandleTypeDef *huart,uint8_t device,uint8_t reg,uint8_t val){
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af02      	add	r7, sp, #8
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	4608      	mov	r0, r1
 8004abe:	4611      	mov	r1, r2
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	70fb      	strb	r3, [r7, #3]
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	70bb      	strb	r3, [r7, #2]
 8004aca:	4613      	mov	r3, r2
 8004acc:	707b      	strb	r3, [r7, #1]
	int8_t rslt;
	buffer_i2c[0] = reg;
 8004ace:	4a0b      	ldr	r2, [pc, #44]	; (8004afc <write8+0x48>)
 8004ad0:	78bb      	ldrb	r3, [r7, #2]
 8004ad2:	7013      	strb	r3, [r2, #0]
	buffer_i2c[1] = val;
 8004ad4:	4a09      	ldr	r2, [pc, #36]	; (8004afc <write8+0x48>)
 8004ad6:	787b      	ldrb	r3, [r7, #1]
 8004ad8:	7053      	strb	r3, [r2, #1]
	rslt = HAL_I2C_Master_Transmit(huart, device, buffer_i2c, 2, I2C_TRANSMIT_TIMEOUT);
 8004ada:	78fb      	ldrb	r3, [r7, #3]
 8004adc:	b299      	uxth	r1, r3
 8004ade:	230a      	movs	r3, #10
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	4a05      	ldr	r2, [pc, #20]	; (8004afc <write8+0x48>)
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f001 ff1c 	bl	8006924 <HAL_I2C_Master_Transmit>
 8004aec:	4603      	mov	r3, r0
 8004aee:	73fb      	strb	r3, [r7, #15]

	return rslt;
 8004af0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	20000214 	.word	0x20000214

08004b00 <read8>:

int8_t read8(I2C_HandleTypeDef *huart,uint8_t device,uint8_t reg,uint8_t *val){
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b088      	sub	sp, #32
 8004b04:	af02      	add	r7, sp, #8
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	607b      	str	r3, [r7, #4]
 8004b0a:	460b      	mov	r3, r1
 8004b0c:	72fb      	strb	r3, [r7, #11]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	72bb      	strb	r3, [r7, #10]
	int8_t rslt;
	int8_t cnt = 3;
 8004b12:	2303      	movs	r3, #3
 8004b14:	75bb      	strb	r3, [r7, #22]
	buffer_i2c[0] = reg;
 8004b16:	4a1f      	ldr	r2, [pc, #124]	; (8004b94 <read8+0x94>)
 8004b18:	7abb      	ldrb	r3, [r7, #10]
 8004b1a:	7013      	strb	r3, [r2, #0]

	while(cnt){
 8004b1c:	e02a      	b.n	8004b74 <read8+0x74>
		rslt = HAL_I2C_Master_Transmit(huart, device, buffer_i2c, 1, I2C_TRANSMIT_TIMEOUT);
 8004b1e:	7afb      	ldrb	r3, [r7, #11]
 8004b20:	b299      	uxth	r1, r3
 8004b22:	230a      	movs	r3, #10
 8004b24:	9300      	str	r3, [sp, #0]
 8004b26:	2301      	movs	r3, #1
 8004b28:	4a1a      	ldr	r2, [pc, #104]	; (8004b94 <read8+0x94>)
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	f001 fefa 	bl	8006924 <HAL_I2C_Master_Transmit>
 8004b30:	4603      	mov	r3, r0
 8004b32:	75fb      	strb	r3, [r7, #23]
		if(rslt == HAL_OK){
 8004b34:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d112      	bne.n	8004b62 <read8+0x62>
			rslt = HAL_I2C_Master_Receive(huart, device, &buffer_i2c[1], 1, I2C_RECEIVE_TIMEOUT);
 8004b3c:	7afb      	ldrb	r3, [r7, #11]
 8004b3e:	b299      	uxth	r1, r3
 8004b40:	2314      	movs	r3, #20
 8004b42:	9300      	str	r3, [sp, #0]
 8004b44:	2301      	movs	r3, #1
 8004b46:	4a14      	ldr	r2, [pc, #80]	; (8004b98 <read8+0x98>)
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f001 ffe9 	bl	8006b20 <HAL_I2C_Master_Receive>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	75fb      	strb	r3, [r7, #23]
			if(rslt == HAL_OK){
 8004b52:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d011      	beq.n	8004b7e <read8+0x7e>
				break;
			}
			else{
				I2C1_ClearBusyFlagErratum(huart);
 8004b5a:	68f8      	ldr	r0, [r7, #12]
 8004b5c:	f000 f81e 	bl	8004b9c <I2C1_ClearBusyFlagErratum>
 8004b60:	e002      	b.n	8004b68 <read8+0x68>
			}
		}
		else{
			I2C1_ClearBusyFlagErratum(huart);
 8004b62:	68f8      	ldr	r0, [r7, #12]
 8004b64:	f000 f81a 	bl	8004b9c <I2C1_ClearBusyFlagErratum>
		}
		cnt--;
 8004b68:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	75bb      	strb	r3, [r7, #22]
	while(cnt){
 8004b74:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d1d0      	bne.n	8004b1e <read8+0x1e>
 8004b7c:	e000      	b.n	8004b80 <read8+0x80>
				break;
 8004b7e:	bf00      	nop

	}


	*val = buffer_i2c[1];
 8004b80:	4b04      	ldr	r3, [pc, #16]	; (8004b94 <read8+0x94>)
 8004b82:	785a      	ldrb	r2, [r3, #1]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	701a      	strb	r2, [r3, #0]
	return rslt;
 8004b88:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3718      	adds	r7, #24
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	20000214 	.word	0x20000214
 8004b98:	20000215 	.word	0x20000215

08004b9c <I2C1_ClearBusyFlagErratum>:

void I2C1_ClearBusyFlagErratum(I2C_HandleTypeDef *instance)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b08c      	sub	sp, #48	; 0x30
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;
    int timeout =100;
 8004ba4:	2364      	movs	r3, #100	; 0x64
 8004ba6:	62bb      	str	r3, [r7, #40]	; 0x28
    int timeout_cnt=0;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	62fb      	str	r3, [r7, #44]	; 0x2c
//    GPIOB = GPIOB;
//    GPIOB = GPIOB;
    uint32_t I2C1_SCL_PIN = GPIO_PIN_6;
 8004bac:	2340      	movs	r3, #64	; 0x40
 8004bae:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t I2C1_SDA_PIN = GPIO_PIN_7;
 8004bb0:	2380      	movs	r3, #128	; 0x80
 8004bb2:	623b      	str	r3, [r7, #32]
    // 1. Clear PE bit.
    instance->Instance->CR1 &= ~(0x0001);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f022 0201 	bic.w	r2, r2, #1
 8004bc2:	601a      	str	r2, [r3, #0]

    //  2. Configure the SCL and SDA I/Os as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    GPIO_InitStruct.Mode         = GPIO_MODE_OUTPUT_OD;
 8004bc4:	2311      	movs	r3, #17
 8004bc6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate    = GPIO_AF4_I2C1;
 8004bc8:	2304      	movs	r3, #4
 8004bca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull         = GPIO_PULLUP;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed        = GPIO_SPEED_FREQ_HIGH;
 8004bd0:	2302      	movs	r3, #2
 8004bd2:	61bb      	str	r3, [r7, #24]

    GPIO_InitStruct.Pin          = I2C1_SCL_PIN;
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bd8:	f107 030c 	add.w	r3, r7, #12
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4880      	ldr	r0, [pc, #512]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004be0:	f001 fb9c 	bl	800631c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, I2C1_SCL_PIN, GPIO_PIN_SET);
 8004be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	2201      	movs	r2, #1
 8004bea:	4619      	mov	r1, r3
 8004bec:	487c      	ldr	r0, [pc, #496]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004bee:	f001 fd47 	bl	8006680 <HAL_GPIO_WritePin>

    GPIO_InitStruct.Pin          = I2C1_SDA_PIN;
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004bf6:	f107 030c 	add.w	r3, r7, #12
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4878      	ldr	r0, [pc, #480]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004bfe:	f001 fb8d 	bl	800631c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, I2C1_SDA_PIN, GPIO_PIN_SET);
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	2201      	movs	r2, #1
 8004c08:	4619      	mov	r1, r3
 8004c0a:	4875      	ldr	r0, [pc, #468]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004c0c:	f001 fd38 	bl	8006680 <HAL_GPIO_WritePin>


    // 3. Check SCL and SDA High level in GPIOx_IDR.
    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SCL_PIN))
 8004c10:	e007      	b.n	8004c22 <I2C1_ClearBusyFlagErratum+0x86>
    {
        timeout_cnt++;
 8004c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c14:	3301      	adds	r3, #1
 8004c16:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(timeout_cnt>timeout)
 8004c18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	f300 80d0 	bgt.w	8004dc2 <I2C1_ClearBusyFlagErratum+0x226>
    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SCL_PIN))
 8004c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c24:	b29b      	uxth	r3, r3
 8004c26:	4619      	mov	r1, r3
 8004c28:	486d      	ldr	r0, [pc, #436]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004c2a:	f001 fd11 	bl	8006650 <HAL_GPIO_ReadPin>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d1ee      	bne.n	8004c12 <I2C1_ClearBusyFlagErratum+0x76>
            return;
    }

    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SDA_PIN))
 8004c34:	e016      	b.n	8004c64 <I2C1_ClearBusyFlagErratum+0xc8>
    {
        //Move clock to release I2C
        HAL_GPIO_WritePin(GPIOB, I2C1_SCL_PIN, GPIO_PIN_RESET);
 8004c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c38:	b29b      	uxth	r3, r3
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	4619      	mov	r1, r3
 8004c3e:	4868      	ldr	r0, [pc, #416]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004c40:	f001 fd1e 	bl	8006680 <HAL_GPIO_WritePin>
        asm("nop");
 8004c44:	bf00      	nop
        HAL_GPIO_WritePin(GPIOB, I2C1_SCL_PIN, GPIO_PIN_SET);
 8004c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	4619      	mov	r1, r3
 8004c4e:	4864      	ldr	r0, [pc, #400]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004c50:	f001 fd16 	bl	8006680 <HAL_GPIO_WritePin>

        timeout_cnt++;
 8004c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c56:	3301      	adds	r3, #1
 8004c58:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(timeout_cnt>timeout)
 8004c5a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	f300 80b1 	bgt.w	8004dc6 <I2C1_ClearBusyFlagErratum+0x22a>
    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SDA_PIN))
 8004c64:	6a3b      	ldr	r3, [r7, #32]
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	4619      	mov	r1, r3
 8004c6a:	485d      	ldr	r0, [pc, #372]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004c6c:	f001 fcf0 	bl	8006650 <HAL_GPIO_ReadPin>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b01      	cmp	r3, #1
 8004c74:	d1df      	bne.n	8004c36 <I2C1_ClearBusyFlagErratum+0x9a>
            return;
    }

    // 4. Configure the SDA I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(GPIOB, I2C1_SDA_PIN, GPIO_PIN_RESET);
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4858      	ldr	r0, [pc, #352]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004c80:	f001 fcfe 	bl	8006680 <HAL_GPIO_WritePin>

    //  5. Check SDA Low level in GPIOx_IDR.
    while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(GPIOB, I2C1_SDA_PIN))
 8004c84:	e007      	b.n	8004c96 <I2C1_ClearBusyFlagErratum+0xfa>
    {
        timeout_cnt++;
 8004c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c88:	3301      	adds	r3, #1
 8004c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(timeout_cnt>timeout)
 8004c8c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c90:	429a      	cmp	r2, r3
 8004c92:	f300 809a 	bgt.w	8004dca <I2C1_ClearBusyFlagErratum+0x22e>
    while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(GPIOB, I2C1_SDA_PIN))
 8004c96:	6a3b      	ldr	r3, [r7, #32]
 8004c98:	b29b      	uxth	r3, r3
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4850      	ldr	r0, [pc, #320]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004c9e:	f001 fcd7 	bl	8006650 <HAL_GPIO_ReadPin>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1ee      	bne.n	8004c86 <I2C1_ClearBusyFlagErratum+0xea>
            return;
    }

    // 6. Configure the SCL I/O as General Purpose Output Open-Drain, Low level (Write 0 to GPIOx_ODR).
    HAL_GPIO_WritePin(GPIOB, I2C1_SCL_PIN, GPIO_PIN_RESET);
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	2200      	movs	r2, #0
 8004cae:	4619      	mov	r1, r3
 8004cb0:	484b      	ldr	r0, [pc, #300]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004cb2:	f001 fce5 	bl	8006680 <HAL_GPIO_WritePin>

    //  7. Check SCL Low level in GPIOx_IDR.
    while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(GPIOB, I2C1_SCL_PIN))
 8004cb6:	e007      	b.n	8004cc8 <I2C1_ClearBusyFlagErratum+0x12c>
    {
        timeout_cnt++;
 8004cb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cba:	3301      	adds	r3, #1
 8004cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(timeout_cnt>timeout)
 8004cbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	f300 8083 	bgt.w	8004dce <I2C1_ClearBusyFlagErratum+0x232>
    while (GPIO_PIN_RESET != HAL_GPIO_ReadPin(GPIOB, I2C1_SCL_PIN))
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cca:	b29b      	uxth	r3, r3
 8004ccc:	4619      	mov	r1, r3
 8004cce:	4844      	ldr	r0, [pc, #272]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004cd0:	f001 fcbe 	bl	8006650 <HAL_GPIO_ReadPin>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1ee      	bne.n	8004cb8 <I2C1_ClearBusyFlagErratum+0x11c>
            return;
    }

    // 8. Configure the SCL I/O as General Purpose Output Open-Drain, High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(GPIOB, I2C1_SCL_PIN, GPIO_PIN_SET);
 8004cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	2201      	movs	r2, #1
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	483f      	ldr	r0, [pc, #252]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004ce4:	f001 fccc 	bl	8006680 <HAL_GPIO_WritePin>

    // 9. Check SCL High level in GPIOx_IDR.
    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SCL_PIN))
 8004ce8:	e006      	b.n	8004cf8 <I2C1_ClearBusyFlagErratum+0x15c>
    {
        timeout_cnt++;
 8004cea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cec:	3301      	adds	r3, #1
 8004cee:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(timeout_cnt>timeout)
 8004cf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	dc6c      	bgt.n	8004dd2 <I2C1_ClearBusyFlagErratum+0x236>
    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SCL_PIN))
 8004cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4838      	ldr	r0, [pc, #224]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004d00:	f001 fca6 	bl	8006650 <HAL_GPIO_ReadPin>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b01      	cmp	r3, #1
 8004d08:	d1ef      	bne.n	8004cea <I2C1_ClearBusyFlagErratum+0x14e>
            return;
    }

    // 10. Configure the SDA I/O as General Purpose Output Open-Drain , High level (Write 1 to GPIOx_ODR).
    HAL_GPIO_WritePin(GPIOB, I2C1_SDA_PIN, GPIO_PIN_SET);
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	2201      	movs	r2, #1
 8004d10:	4619      	mov	r1, r3
 8004d12:	4833      	ldr	r0, [pc, #204]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004d14:	f001 fcb4 	bl	8006680 <HAL_GPIO_WritePin>

    // 11. Check SDA High level in GPIOx_IDR.
    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SDA_PIN))
 8004d18:	e006      	b.n	8004d28 <I2C1_ClearBusyFlagErratum+0x18c>
    {
        timeout_cnt++;
 8004d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(timeout_cnt>timeout)
 8004d20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d24:	429a      	cmp	r2, r3
 8004d26:	dc56      	bgt.n	8004dd6 <I2C1_ClearBusyFlagErratum+0x23a>
    while (GPIO_PIN_SET != HAL_GPIO_ReadPin(GPIOB, I2C1_SDA_PIN))
 8004d28:	6a3b      	ldr	r3, [r7, #32]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	482c      	ldr	r0, [pc, #176]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004d30:	f001 fc8e 	bl	8006650 <HAL_GPIO_ReadPin>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d1ef      	bne.n	8004d1a <I2C1_ClearBusyFlagErratum+0x17e>
            return;
    }

    // 12. Configure the SCL and SDA I/Os as Alternate function Open-Drain.
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004d3a:	2312      	movs	r3, #18
 8004d3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d42:	2300      	movs	r3, #0
 8004d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004d46:	2304      	movs	r3, #4
 8004d48:	61fb      	str	r3, [r7, #28]

    GPIO_InitStruct.Pin = I2C1_SCL_PIN;
 8004d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d4c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d4e:	f107 030c 	add.w	r3, r7, #12
 8004d52:	4619      	mov	r1, r3
 8004d54:	4822      	ldr	r0, [pc, #136]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004d56:	f001 fae1 	bl	800631c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_PIN;
 8004d5a:	6a3b      	ldr	r3, [r7, #32]
 8004d5c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d5e:	f107 030c 	add.w	r3, r7, #12
 8004d62:	4619      	mov	r1, r3
 8004d64:	481e      	ldr	r0, [pc, #120]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004d66:	f001 fad9 	bl	800631c <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOB, I2C1_SCL_PIN, GPIO_PIN_SET);
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	b29b      	uxth	r3, r3
 8004d6e:	2201      	movs	r2, #1
 8004d70:	4619      	mov	r1, r3
 8004d72:	481b      	ldr	r0, [pc, #108]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004d74:	f001 fc84 	bl	8006680 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, I2C1_SDA_PIN, GPIO_PIN_SET);
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	4619      	mov	r1, r3
 8004d80:	4817      	ldr	r0, [pc, #92]	; (8004de0 <I2C1_ClearBusyFlagErratum+0x244>)
 8004d82:	f001 fc7d 	bl	8006680 <HAL_GPIO_WritePin>

    // 13. Set SWRST bit in I2Cx_CR1 register.
    instance->Instance->CR1 |= 0x8000;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004d94:	601a      	str	r2, [r3, #0]

    asm("nop");
 8004d96:	bf00      	nop

    // 14. Clear SWRST bit in I2Cx_CR1 register.
    instance->Instance->CR1 &= ~0x8000;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004da6:	601a      	str	r2, [r3, #0]

    asm("nop");
 8004da8:	bf00      	nop

    // 15. Enable the I2C peripheral by setting the PE bit in I2Cx_CR1 register
    instance->Instance->CR1 |= 0x0001;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f042 0201 	orr.w	r2, r2, #1
 8004db8:	601a      	str	r2, [r3, #0]

    // Call initialization function.
    HAL_I2C_Init(instance);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f001 fc7a 	bl	80066b4 <HAL_I2C_Init>
 8004dc0:	e00a      	b.n	8004dd8 <I2C1_ClearBusyFlagErratum+0x23c>
            return;
 8004dc2:	bf00      	nop
 8004dc4:	e008      	b.n	8004dd8 <I2C1_ClearBusyFlagErratum+0x23c>
            return;
 8004dc6:	bf00      	nop
 8004dc8:	e006      	b.n	8004dd8 <I2C1_ClearBusyFlagErratum+0x23c>
            return;
 8004dca:	bf00      	nop
 8004dcc:	e004      	b.n	8004dd8 <I2C1_ClearBusyFlagErratum+0x23c>
            return;
 8004dce:	bf00      	nop
 8004dd0:	e002      	b.n	8004dd8 <I2C1_ClearBusyFlagErratum+0x23c>
            return;
 8004dd2:	bf00      	nop
 8004dd4:	e000      	b.n	8004dd8 <I2C1_ClearBusyFlagErratum+0x23c>
            return;
 8004dd6:	bf00      	nop
}
 8004dd8:	3730      	adds	r7, #48	; 0x30
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	40020400 	.word	0x40020400

08004de4 <sendInt>:


#include <module/send_message/sendMsg.h>


void sendInt(int32_t myInt,UART_HandleTypeDef* huart,uint8_t newLine){
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08c      	sub	sp, #48	; 0x30
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	60f8      	str	r0, [r7, #12]
 8004dec:	60b9      	str	r1, [r7, #8]
 8004dee:	4613      	mov	r3, r2
 8004df0:	71fb      	strb	r3, [r7, #7]
	char sendBuffer[30]="";
 8004df2:	2300      	movs	r3, #0
 8004df4:	613b      	str	r3, [r7, #16]
 8004df6:	f107 0314 	add.w	r3, r7, #20
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]
 8004dfe:	605a      	str	r2, [r3, #4]
 8004e00:	609a      	str	r2, [r3, #8]
 8004e02:	60da      	str	r2, [r3, #12]
 8004e04:	611a      	str	r2, [r3, #16]
 8004e06:	615a      	str	r2, [r3, #20]
 8004e08:	831a      	strh	r2, [r3, #24]
	sprintf(sendBuffer, "%lu", myInt);
 8004e0a:	f107 0310 	add.w	r3, r7, #16
 8004e0e:	68fa      	ldr	r2, [r7, #12]
 8004e10:	4907      	ldr	r1, [pc, #28]	; (8004e30 <sendInt+0x4c>)
 8004e12:	4618      	mov	r0, r3
 8004e14:	f005 f90e 	bl	800a034 <siprintf>
	sendString(sendBuffer,huart,newLine);
 8004e18:	79fa      	ldrb	r2, [r7, #7]
 8004e1a:	f107 0310 	add.w	r3, r7, #16
 8004e1e:	68b9      	ldr	r1, [r7, #8]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 f835 	bl	8004e90 <sendString>
}
 8004e26:	bf00      	nop
 8004e28:	3730      	adds	r7, #48	; 0x30
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	0800b934 	.word	0x0800b934

08004e34 <sendFloat>:

void sendFloat(float myFloat,UART_HandleTypeDef* huart,uint8_t newLine){
 8004e34:	b590      	push	{r4, r7, lr}
 8004e36:	b08d      	sub	sp, #52	; 0x34
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	ed87 0a03 	vstr	s0, [r7, #12]
 8004e3e:	60b8      	str	r0, [r7, #8]
 8004e40:	460b      	mov	r3, r1
 8004e42:	71fb      	strb	r3, [r7, #7]
	char sendBuffer[30]="";
 8004e44:	2300      	movs	r3, #0
 8004e46:	613b      	str	r3, [r7, #16]
 8004e48:	f107 0314 	add.w	r3, r7, #20
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	601a      	str	r2, [r3, #0]
 8004e50:	605a      	str	r2, [r3, #4]
 8004e52:	609a      	str	r2, [r3, #8]
 8004e54:	60da      	str	r2, [r3, #12]
 8004e56:	611a      	str	r2, [r3, #16]
 8004e58:	615a      	str	r2, [r3, #20]
 8004e5a:	831a      	strh	r2, [r3, #24]
	sprintf(sendBuffer, "%.2f", myFloat);
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f7fb fb73 	bl	8000548 <__aeabi_f2d>
 8004e62:	4603      	mov	r3, r0
 8004e64:	460c      	mov	r4, r1
 8004e66:	f107 0010 	add.w	r0, r7, #16
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	4623      	mov	r3, r4
 8004e6e:	4907      	ldr	r1, [pc, #28]	; (8004e8c <sendFloat+0x58>)
 8004e70:	f005 f8e0 	bl	800a034 <siprintf>
	sendString(sendBuffer,huart,newLine);
 8004e74:	79fa      	ldrb	r2, [r7, #7]
 8004e76:	f107 0310 	add.w	r3, r7, #16
 8004e7a:	68b9      	ldr	r1, [r7, #8]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f000 f807 	bl	8004e90 <sendString>
}
 8004e82:	bf00      	nop
 8004e84:	3734      	adds	r7, #52	; 0x34
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd90      	pop	{r4, r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	0800b938 	.word	0x0800b938

08004e90 <sendString>:

void sendString(char* myString,UART_HandleTypeDef* huart,uint8_t newLine){
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b094      	sub	sp, #80	; 0x50
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	60f8      	str	r0, [r7, #12]
 8004e98:	60b9      	str	r1, [r7, #8]
 8004e9a:	4613      	mov	r3, r2
 8004e9c:	71fb      	strb	r3, [r7, #7]
	char sendBuffer[60]="";
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
 8004ea2:	f107 0318 	add.w	r3, r7, #24
 8004ea6:	2238      	movs	r2, #56	; 0x38
 8004ea8:	2100      	movs	r1, #0
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f004 fc5d 	bl	800976a <memset>
	strncat(sendBuffer, myString, strlen(myString));
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f7fb f98d 	bl	80001d0 <strlen>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	f107 0314 	add.w	r3, r7, #20
 8004ebc:	68f9      	ldr	r1, [r7, #12]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f005 f8d8 	bl	800a074 <strncat>
	if(newLine)
 8004ec4:	79fb      	ldrb	r3, [r7, #7]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d00e      	beq.n	8004ee8 <sendString+0x58>
		strncat(sendBuffer, "\r\n", strlen("\r\n"));
 8004eca:	f107 0314 	add.w	r3, r7, #20
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7fb f97e 	bl	80001d0 <strlen>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	f107 0314 	add.w	r3, r7, #20
 8004edc:	4413      	add	r3, r2
 8004ede:	4a0b      	ldr	r2, [pc, #44]	; (8004f0c <sendString+0x7c>)
 8004ee0:	8811      	ldrh	r1, [r2, #0]
 8004ee2:	7892      	ldrb	r2, [r2, #2]
 8004ee4:	8019      	strh	r1, [r3, #0]
 8004ee6:	709a      	strb	r2, [r3, #2]

	HAL_UART_Transmit(huart, (uint8_t *)sendBuffer, strlen(sendBuffer), 10);
 8004ee8:	f107 0314 	add.w	r3, r7, #20
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7fb f96f 	bl	80001d0 <strlen>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	f107 0114 	add.w	r1, r7, #20
 8004efa:	230a      	movs	r3, #10
 8004efc:	68b8      	ldr	r0, [r7, #8]
 8004efe:	f003 fc34 	bl	800876a <HAL_UART_Transmit>
}
 8004f02:	bf00      	nop
 8004f04:	3750      	adds	r7, #80	; 0x50
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	0800b940 	.word	0x0800b940

08004f10 <MAP>:
 * Language:  C
 */
#include "utility_math.h"

uint16_t MAP(uint16_t au32_IN, uint16_t au32_INmin, uint16_t au32_INmax,
		uint16_t au32_OUTmin, uint16_t au32_OUTmax) {
 8004f10:	b490      	push	{r4, r7}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	4604      	mov	r4, r0
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4623      	mov	r3, r4
 8004f20:	80fb      	strh	r3, [r7, #6]
 8004f22:	4603      	mov	r3, r0
 8004f24:	80bb      	strh	r3, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	807b      	strh	r3, [r7, #2]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	803b      	strh	r3, [r7, #0]
	return ((((au32_IN - au32_INmin) * (au32_OUTmax - au32_OUTmin))
 8004f2e:	88fa      	ldrh	r2, [r7, #6]
 8004f30:	88bb      	ldrh	r3, [r7, #4]
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	8a39      	ldrh	r1, [r7, #16]
 8004f36:	883a      	ldrh	r2, [r7, #0]
 8004f38:	1a8a      	subs	r2, r1, r2
 8004f3a:	fb02 f203 	mul.w	r2, r2, r3
			/ (au32_INmax - au32_INmin)) + au32_OUTmin);
 8004f3e:	8879      	ldrh	r1, [r7, #2]
 8004f40:	88bb      	ldrh	r3, [r7, #4]
 8004f42:	1acb      	subs	r3, r1, r3
 8004f44:	fb92 f3f3 	sdiv	r3, r2, r3
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	883b      	ldrh	r3, [r7, #0]
 8004f4c:	4413      	add	r3, r2
 8004f4e:	b29b      	uxth	r3, r3
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bc90      	pop	{r4, r7}
 8004f58:	4770      	bx	lr

08004f5a <MAPF>:

float MAPF(uint16_t au32_IN, uint16_t au32_INmin, uint16_t au32_INmax,
		int16_t au32_OUTmin, int16_t au32_OUTmax){
 8004f5a:	b490      	push	{r4, r7}
 8004f5c:	b082      	sub	sp, #8
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	4604      	mov	r4, r0
 8004f62:	4608      	mov	r0, r1
 8004f64:	4611      	mov	r1, r2
 8004f66:	461a      	mov	r2, r3
 8004f68:	4623      	mov	r3, r4
 8004f6a:	80fb      	strh	r3, [r7, #6]
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	80bb      	strh	r3, [r7, #4]
 8004f70:	460b      	mov	r3, r1
 8004f72:	807b      	strh	r3, [r7, #2]
 8004f74:	4613      	mov	r3, r2
 8004f76:	803b      	strh	r3, [r7, #0]

	return (((((float)au32_IN - (float)au32_INmin) * ((float)au32_OUTmax - (float)au32_OUTmin))
 8004f78:	88fb      	ldrh	r3, [r7, #6]
 8004f7a:	ee07 3a90 	vmov	s15, r3
 8004f7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004f82:	88bb      	ldrh	r3, [r7, #4]
 8004f84:	ee07 3a90 	vmov	s15, r3
 8004f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004f90:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004f94:	ee07 3a90 	vmov	s15, r3
 8004f98:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004f9c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004fa0:	ee07 3a90 	vmov	s15, r3
 8004fa4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fa8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004fac:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ ((float)au32_INmax - (float)au32_INmin)) + (float)au32_OUTmin);
 8004fb0:	887b      	ldrh	r3, [r7, #2]
 8004fb2:	ee07 3a90 	vmov	s15, r3
 8004fb6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004fba:	88bb      	ldrh	r3, [r7, #4]
 8004fbc:	ee07 3a90 	vmov	s15, r3
 8004fc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004fc8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fcc:	f9b7 3000 	ldrsh.w	r3, [r7]
 8004fd0:	ee07 3a90 	vmov	s15, r3
 8004fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fd8:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8004fdc:	eeb0 0a67 	vmov.f32	s0, s15
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bc90      	pop	{r4, r7}
 8004fe6:	4770      	bx	lr

08004fe8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004fee:	f000 fc5f 	bl	80058b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004ff2:	f000 f84d 	bl	8005090 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004ff6:	f000 f9d3 	bl	80053a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8004ffa:	f000 f9b1 	bl	8005360 <MX_DMA_Init>
  MX_I2C1_Init();
 8004ffe:	f000 f8b1 	bl	8005164 <MX_I2C1_Init>
  MX_TIM4_Init();
 8005002:	f000 f8dd 	bl	80051c0 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8005006:	f000 f955 	bl	80052b4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800500a:	f000 f97f 	bl	800530c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800500e:	2100      	movs	r1, #0
 8005010:	4819      	ldr	r0, [pc, #100]	; (8005078 <main+0x90>)
 8005012:	f002 ff67 	bl	8007ee4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8005016:	2104      	movs	r1, #4
 8005018:	4817      	ldr	r0, [pc, #92]	; (8005078 <main+0x90>)
 800501a:	f002 ff63 	bl	8007ee4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 800501e:	2108      	movs	r1, #8
 8005020:	4815      	ldr	r0, [pc, #84]	; (8005078 <main+0x90>)
 8005022:	f002 ff5f 	bl	8007ee4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8005026:	210c      	movs	r1, #12
 8005028:	4813      	ldr	r0, [pc, #76]	; (8005078 <main+0x90>)
 800502a:	f002 ff5b 	bl	8007ee4 <HAL_TIM_PWM_Start>

	KUSBEGI kusbegi;

	sendString("init:", &huart2, 1);
 800502e:	2201      	movs	r2, #1
 8005030:	4912      	ldr	r1, [pc, #72]	; (800507c <main+0x94>)
 8005032:	4813      	ldr	r0, [pc, #76]	; (8005080 <main+0x98>)
 8005034:	f7ff ff2c 	bl	8004e90 <sendString>
	sendInt(kusbegi_init(&huart2, &hi2c1, &huart1, &kusbegi), &huart2, 1);
 8005038:	463b      	mov	r3, r7
 800503a:	4a12      	ldr	r2, [pc, #72]	; (8005084 <main+0x9c>)
 800503c:	4912      	ldr	r1, [pc, #72]	; (8005088 <main+0xa0>)
 800503e:	480f      	ldr	r0, [pc, #60]	; (800507c <main+0x94>)
 8005040:	f7fe fa4e 	bl	80034e0 <kusbegi_init>
 8005044:	4603      	mov	r3, r0
 8005046:	2201      	movs	r2, #1
 8005048:	490c      	ldr	r1, [pc, #48]	; (800507c <main+0x94>)
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff feca 	bl	8004de4 <sendInt>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


		kusbegi_loop(&huart2, &hi2c1, &huart1, &kusbegi);
 8005050:	463b      	mov	r3, r7
 8005052:	4a0c      	ldr	r2, [pc, #48]	; (8005084 <main+0x9c>)
 8005054:	490c      	ldr	r1, [pc, #48]	; (8005088 <main+0xa0>)
 8005056:	4809      	ldr	r0, [pc, #36]	; (800507c <main+0x94>)
 8005058:	f7fe faa6 	bl	80035a8 <kusbegi_loop>

	  TIM4->CCR1 = kusbegi.PWM_US_MOTOR[0];
 800505c:	893a      	ldrh	r2, [r7, #8]
 800505e:	4b0b      	ldr	r3, [pc, #44]	; (800508c <main+0xa4>)
 8005060:	635a      	str	r2, [r3, #52]	; 0x34
	  TIM4->CCR2 = kusbegi.PWM_US_MOTOR[1];
 8005062:	897a      	ldrh	r2, [r7, #10]
 8005064:	4b09      	ldr	r3, [pc, #36]	; (800508c <main+0xa4>)
 8005066:	639a      	str	r2, [r3, #56]	; 0x38
	  TIM4->CCR3 = kusbegi.PWM_US_MOTOR[2];
 8005068:	89ba      	ldrh	r2, [r7, #12]
 800506a:	4b08      	ldr	r3, [pc, #32]	; (800508c <main+0xa4>)
 800506c:	63da      	str	r2, [r3, #60]	; 0x3c
	  TIM4->CCR4 = kusbegi.PWM_US_MOTOR[3];
 800506e:	89fa      	ldrh	r2, [r7, #14]
 8005070:	4b06      	ldr	r3, [pc, #24]	; (800508c <main+0xa4>)
 8005072:	641a      	str	r2, [r3, #64]	; 0x40
		kusbegi_loop(&huart2, &hi2c1, &huart1, &kusbegi);
 8005074:	e7ec      	b.n	8005050 <main+0x68>
 8005076:	bf00      	nop
 8005078:	20000698 	.word	0x20000698
 800507c:	200007cc 	.word	0x200007cc
 8005080:	0800b944 	.word	0x0800b944
 8005084:	2000078c 	.word	0x2000078c
 8005088:	200006d8 	.word	0x200006d8
 800508c:	40000800 	.word	0x40000800

08005090 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b094      	sub	sp, #80	; 0x50
 8005094:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005096:	f107 0320 	add.w	r3, r7, #32
 800509a:	2230      	movs	r2, #48	; 0x30
 800509c:	2100      	movs	r1, #0
 800509e:	4618      	mov	r0, r3
 80050a0:	f004 fb63 	bl	800976a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80050a4:	f107 030c 	add.w	r3, r7, #12
 80050a8:	2200      	movs	r2, #0
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	605a      	str	r2, [r3, #4]
 80050ae:	609a      	str	r2, [r3, #8]
 80050b0:	60da      	str	r2, [r3, #12]
 80050b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80050b4:	2300      	movs	r3, #0
 80050b6:	60bb      	str	r3, [r7, #8]
 80050b8:	4b28      	ldr	r3, [pc, #160]	; (800515c <SystemClock_Config+0xcc>)
 80050ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050bc:	4a27      	ldr	r2, [pc, #156]	; (800515c <SystemClock_Config+0xcc>)
 80050be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050c2:	6413      	str	r3, [r2, #64]	; 0x40
 80050c4:	4b25      	ldr	r3, [pc, #148]	; (800515c <SystemClock_Config+0xcc>)
 80050c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050cc:	60bb      	str	r3, [r7, #8]
 80050ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80050d0:	2300      	movs	r3, #0
 80050d2:	607b      	str	r3, [r7, #4]
 80050d4:	4b22      	ldr	r3, [pc, #136]	; (8005160 <SystemClock_Config+0xd0>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a21      	ldr	r2, [pc, #132]	; (8005160 <SystemClock_Config+0xd0>)
 80050da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80050de:	6013      	str	r3, [r2, #0]
 80050e0:	4b1f      	ldr	r3, [pc, #124]	; (8005160 <SystemClock_Config+0xd0>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050e8:	607b      	str	r3, [r7, #4]
 80050ea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80050ec:	2301      	movs	r3, #1
 80050ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80050f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80050f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80050f6:	2302      	movs	r3, #2
 80050f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80050fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80050fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005100:	2304      	movs	r3, #4
 8005102:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005104:	23a8      	movs	r3, #168	; 0xa8
 8005106:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005108:	2302      	movs	r3, #2
 800510a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800510c:	2304      	movs	r3, #4
 800510e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005110:	f107 0320 	add.w	r3, r7, #32
 8005114:	4618      	mov	r0, r3
 8005116:	f002 fa57 	bl	80075c8 <HAL_RCC_OscConfig>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005120:	f000 f982 	bl	8005428 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005124:	230f      	movs	r3, #15
 8005126:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005128:	2302      	movs	r3, #2
 800512a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800512c:	2300      	movs	r3, #0
 800512e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005130:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005134:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005136:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800513a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800513c:	f107 030c 	add.w	r3, r7, #12
 8005140:	2105      	movs	r1, #5
 8005142:	4618      	mov	r0, r3
 8005144:	f002 fcb0 	bl	8007aa8 <HAL_RCC_ClockConfig>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800514e:	f000 f96b 	bl	8005428 <Error_Handler>
  }
}
 8005152:	bf00      	nop
 8005154:	3750      	adds	r7, #80	; 0x50
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	40023800 	.word	0x40023800
 8005160:	40007000 	.word	0x40007000

08005164 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005168:	4b12      	ldr	r3, [pc, #72]	; (80051b4 <MX_I2C1_Init+0x50>)
 800516a:	4a13      	ldr	r2, [pc, #76]	; (80051b8 <MX_I2C1_Init+0x54>)
 800516c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800516e:	4b11      	ldr	r3, [pc, #68]	; (80051b4 <MX_I2C1_Init+0x50>)
 8005170:	4a12      	ldr	r2, [pc, #72]	; (80051bc <MX_I2C1_Init+0x58>)
 8005172:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005174:	4b0f      	ldr	r3, [pc, #60]	; (80051b4 <MX_I2C1_Init+0x50>)
 8005176:	2200      	movs	r2, #0
 8005178:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800517a:	4b0e      	ldr	r3, [pc, #56]	; (80051b4 <MX_I2C1_Init+0x50>)
 800517c:	2200      	movs	r2, #0
 800517e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005180:	4b0c      	ldr	r3, [pc, #48]	; (80051b4 <MX_I2C1_Init+0x50>)
 8005182:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005186:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005188:	4b0a      	ldr	r3, [pc, #40]	; (80051b4 <MX_I2C1_Init+0x50>)
 800518a:	2200      	movs	r2, #0
 800518c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800518e:	4b09      	ldr	r3, [pc, #36]	; (80051b4 <MX_I2C1_Init+0x50>)
 8005190:	2200      	movs	r2, #0
 8005192:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005194:	4b07      	ldr	r3, [pc, #28]	; (80051b4 <MX_I2C1_Init+0x50>)
 8005196:	2200      	movs	r2, #0
 8005198:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800519a:	4b06      	ldr	r3, [pc, #24]	; (80051b4 <MX_I2C1_Init+0x50>)
 800519c:	2200      	movs	r2, #0
 800519e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80051a0:	4804      	ldr	r0, [pc, #16]	; (80051b4 <MX_I2C1_Init+0x50>)
 80051a2:	f001 fa87 	bl	80066b4 <HAL_I2C_Init>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80051ac:	f000 f93c 	bl	8005428 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80051b0:	bf00      	nop
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	200006d8 	.word	0x200006d8
 80051b8:	40005400 	.word	0x40005400
 80051bc:	000186a0 	.word	0x000186a0

080051c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b08a      	sub	sp, #40	; 0x28
 80051c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051c6:	f107 0320 	add.w	r3, r7, #32
 80051ca:	2200      	movs	r2, #0
 80051cc:	601a      	str	r2, [r3, #0]
 80051ce:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80051d0:	1d3b      	adds	r3, r7, #4
 80051d2:	2200      	movs	r2, #0
 80051d4:	601a      	str	r2, [r3, #0]
 80051d6:	605a      	str	r2, [r3, #4]
 80051d8:	609a      	str	r2, [r3, #8]
 80051da:	60da      	str	r2, [r3, #12]
 80051dc:	611a      	str	r2, [r3, #16]
 80051de:	615a      	str	r2, [r3, #20]
 80051e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80051e2:	4b32      	ldr	r3, [pc, #200]	; (80052ac <MX_TIM4_Init+0xec>)
 80051e4:	4a32      	ldr	r2, [pc, #200]	; (80052b0 <MX_TIM4_Init+0xf0>)
 80051e6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80051e8:	4b30      	ldr	r3, [pc, #192]	; (80052ac <MX_TIM4_Init+0xec>)
 80051ea:	2253      	movs	r2, #83	; 0x53
 80051ec:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051ee:	4b2f      	ldr	r3, [pc, #188]	; (80052ac <MX_TIM4_Init+0xec>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 20000-1;
 80051f4:	4b2d      	ldr	r3, [pc, #180]	; (80052ac <MX_TIM4_Init+0xec>)
 80051f6:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80051fa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051fc:	4b2b      	ldr	r3, [pc, #172]	; (80052ac <MX_TIM4_Init+0xec>)
 80051fe:	2200      	movs	r2, #0
 8005200:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005202:	4b2a      	ldr	r3, [pc, #168]	; (80052ac <MX_TIM4_Init+0xec>)
 8005204:	2200      	movs	r2, #0
 8005206:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8005208:	4828      	ldr	r0, [pc, #160]	; (80052ac <MX_TIM4_Init+0xec>)
 800520a:	f002 fe3f 	bl	8007e8c <HAL_TIM_PWM_Init>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d001      	beq.n	8005218 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8005214:	f000 f908 	bl	8005428 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005218:	2300      	movs	r3, #0
 800521a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800521c:	2300      	movs	r3, #0
 800521e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8005220:	f107 0320 	add.w	r3, r7, #32
 8005224:	4619      	mov	r1, r3
 8005226:	4821      	ldr	r0, [pc, #132]	; (80052ac <MX_TIM4_Init+0xec>)
 8005228:	f003 f9d6 	bl	80085d8 <HAL_TIMEx_MasterConfigSynchronization>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d001      	beq.n	8005236 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8005232:	f000 f8f9 	bl	8005428 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005236:	2360      	movs	r3, #96	; 0x60
 8005238:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800523a:	2300      	movs	r3, #0
 800523c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800523e:	2300      	movs	r3, #0
 8005240:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005242:	2300      	movs	r3, #0
 8005244:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005246:	1d3b      	adds	r3, r7, #4
 8005248:	2200      	movs	r2, #0
 800524a:	4619      	mov	r1, r3
 800524c:	4817      	ldr	r0, [pc, #92]	; (80052ac <MX_TIM4_Init+0xec>)
 800524e:	f002 fe87 	bl	8007f60 <HAL_TIM_PWM_ConfigChannel>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8005258:	f000 f8e6 	bl	8005428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800525c:	1d3b      	adds	r3, r7, #4
 800525e:	2204      	movs	r2, #4
 8005260:	4619      	mov	r1, r3
 8005262:	4812      	ldr	r0, [pc, #72]	; (80052ac <MX_TIM4_Init+0xec>)
 8005264:	f002 fe7c 	bl	8007f60 <HAL_TIM_PWM_ConfigChannel>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d001      	beq.n	8005272 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800526e:	f000 f8db 	bl	8005428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8005272:	1d3b      	adds	r3, r7, #4
 8005274:	2208      	movs	r2, #8
 8005276:	4619      	mov	r1, r3
 8005278:	480c      	ldr	r0, [pc, #48]	; (80052ac <MX_TIM4_Init+0xec>)
 800527a:	f002 fe71 	bl	8007f60 <HAL_TIM_PWM_ConfigChannel>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <MX_TIM4_Init+0xc8>
  {
    Error_Handler();
 8005284:	f000 f8d0 	bl	8005428 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8005288:	1d3b      	adds	r3, r7, #4
 800528a:	220c      	movs	r2, #12
 800528c:	4619      	mov	r1, r3
 800528e:	4807      	ldr	r0, [pc, #28]	; (80052ac <MX_TIM4_Init+0xec>)
 8005290:	f002 fe66 	bl	8007f60 <HAL_TIM_PWM_ConfigChannel>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d001      	beq.n	800529e <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 800529a:	f000 f8c5 	bl	8005428 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800529e:	4803      	ldr	r0, [pc, #12]	; (80052ac <MX_TIM4_Init+0xec>)
 80052a0:	f000 f95c 	bl	800555c <HAL_TIM_MspPostInit>

}
 80052a4:	bf00      	nop
 80052a6:	3728      	adds	r7, #40	; 0x28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	20000698 	.word	0x20000698
 80052b0:	40000800 	.word	0x40000800

080052b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80052b8:	4b11      	ldr	r3, [pc, #68]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052ba:	4a12      	ldr	r2, [pc, #72]	; (8005304 <MX_USART1_UART_Init+0x50>)
 80052bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 80052be:	4b10      	ldr	r3, [pc, #64]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052c0:	4a11      	ldr	r2, [pc, #68]	; (8005308 <MX_USART1_UART_Init+0x54>)
 80052c2:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80052c4:	4b0e      	ldr	r3, [pc, #56]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052c6:	2200      	movs	r2, #0
 80052c8:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 80052ca:	4b0d      	ldr	r3, [pc, #52]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80052d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80052d2:	4b0b      	ldr	r3, [pc, #44]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80052d8:	4b09      	ldr	r3, [pc, #36]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052da:	220c      	movs	r2, #12
 80052dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80052de:	4b08      	ldr	r3, [pc, #32]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052e0:	2200      	movs	r2, #0
 80052e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80052e4:	4b06      	ldr	r3, [pc, #24]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052e6:	2200      	movs	r2, #0
 80052e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80052ea:	4805      	ldr	r0, [pc, #20]	; (8005300 <MX_USART1_UART_Init+0x4c>)
 80052ec:	f003 f9f0 	bl	80086d0 <HAL_UART_Init>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d001      	beq.n	80052fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80052f6:	f000 f897 	bl	8005428 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80052fa:	bf00      	nop
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	2000078c 	.word	0x2000078c
 8005304:	40011000 	.word	0x40011000
 8005308:	000186a0 	.word	0x000186a0

0800530c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005310:	4b11      	ldr	r3, [pc, #68]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 8005312:	4a12      	ldr	r2, [pc, #72]	; (800535c <MX_USART2_UART_Init+0x50>)
 8005314:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005316:	4b10      	ldr	r3, [pc, #64]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 8005318:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800531c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800531e:	4b0e      	ldr	r3, [pc, #56]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 8005320:	2200      	movs	r2, #0
 8005322:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005324:	4b0c      	ldr	r3, [pc, #48]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 8005326:	2200      	movs	r2, #0
 8005328:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800532a:	4b0b      	ldr	r3, [pc, #44]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 800532c:	2200      	movs	r2, #0
 800532e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005330:	4b09      	ldr	r3, [pc, #36]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 8005332:	220c      	movs	r2, #12
 8005334:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005336:	4b08      	ldr	r3, [pc, #32]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 8005338:	2200      	movs	r2, #0
 800533a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800533c:	4b06      	ldr	r3, [pc, #24]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 800533e:	2200      	movs	r2, #0
 8005340:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005342:	4805      	ldr	r0, [pc, #20]	; (8005358 <MX_USART2_UART_Init+0x4c>)
 8005344:	f003 f9c4 	bl	80086d0 <HAL_UART_Init>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800534e:	f000 f86b 	bl	8005428 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005352:	bf00      	nop
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	200007cc 	.word	0x200007cc
 800535c:	40004400 	.word	0x40004400

08005360 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b082      	sub	sp, #8
 8005364:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005366:	2300      	movs	r3, #0
 8005368:	607b      	str	r3, [r7, #4]
 800536a:	4b0c      	ldr	r3, [pc, #48]	; (800539c <MX_DMA_Init+0x3c>)
 800536c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800536e:	4a0b      	ldr	r2, [pc, #44]	; (800539c <MX_DMA_Init+0x3c>)
 8005370:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005374:	6313      	str	r3, [r2, #48]	; 0x30
 8005376:	4b09      	ldr	r3, [pc, #36]	; (800539c <MX_DMA_Init+0x3c>)
 8005378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800537a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800537e:	607b      	str	r3, [r7, #4]
 8005380:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8005382:	2200      	movs	r2, #0
 8005384:	2100      	movs	r1, #0
 8005386:	203a      	movs	r0, #58	; 0x3a
 8005388:	f000 fc01 	bl	8005b8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800538c:	203a      	movs	r0, #58	; 0x3a
 800538e:	f000 fc1a 	bl	8005bc6 <HAL_NVIC_EnableIRQ>

}
 8005392:	bf00      	nop
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}
 800539a:	bf00      	nop
 800539c:	40023800 	.word	0x40023800

080053a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b085      	sub	sp, #20
 80053a4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80053a6:	2300      	movs	r3, #0
 80053a8:	60fb      	str	r3, [r7, #12]
 80053aa:	4b1e      	ldr	r3, [pc, #120]	; (8005424 <MX_GPIO_Init+0x84>)
 80053ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ae:	4a1d      	ldr	r2, [pc, #116]	; (8005424 <MX_GPIO_Init+0x84>)
 80053b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053b4:	6313      	str	r3, [r2, #48]	; 0x30
 80053b6:	4b1b      	ldr	r3, [pc, #108]	; (8005424 <MX_GPIO_Init+0x84>)
 80053b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053be:	60fb      	str	r3, [r7, #12]
 80053c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80053c2:	2300      	movs	r3, #0
 80053c4:	60bb      	str	r3, [r7, #8]
 80053c6:	4b17      	ldr	r3, [pc, #92]	; (8005424 <MX_GPIO_Init+0x84>)
 80053c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ca:	4a16      	ldr	r2, [pc, #88]	; (8005424 <MX_GPIO_Init+0x84>)
 80053cc:	f043 0301 	orr.w	r3, r3, #1
 80053d0:	6313      	str	r3, [r2, #48]	; 0x30
 80053d2:	4b14      	ldr	r3, [pc, #80]	; (8005424 <MX_GPIO_Init+0x84>)
 80053d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053d6:	f003 0301 	and.w	r3, r3, #1
 80053da:	60bb      	str	r3, [r7, #8]
 80053dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80053de:	2300      	movs	r3, #0
 80053e0:	607b      	str	r3, [r7, #4]
 80053e2:	4b10      	ldr	r3, [pc, #64]	; (8005424 <MX_GPIO_Init+0x84>)
 80053e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053e6:	4a0f      	ldr	r2, [pc, #60]	; (8005424 <MX_GPIO_Init+0x84>)
 80053e8:	f043 0308 	orr.w	r3, r3, #8
 80053ec:	6313      	str	r3, [r2, #48]	; 0x30
 80053ee:	4b0d      	ldr	r3, [pc, #52]	; (8005424 <MX_GPIO_Init+0x84>)
 80053f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f2:	f003 0308 	and.w	r3, r3, #8
 80053f6:	607b      	str	r3, [r7, #4]
 80053f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80053fa:	2300      	movs	r3, #0
 80053fc:	603b      	str	r3, [r7, #0]
 80053fe:	4b09      	ldr	r3, [pc, #36]	; (8005424 <MX_GPIO_Init+0x84>)
 8005400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005402:	4a08      	ldr	r2, [pc, #32]	; (8005424 <MX_GPIO_Init+0x84>)
 8005404:	f043 0302 	orr.w	r3, r3, #2
 8005408:	6313      	str	r3, [r2, #48]	; 0x30
 800540a:	4b06      	ldr	r3, [pc, #24]	; (8005424 <MX_GPIO_Init+0x84>)
 800540c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800540e:	f003 0302 	and.w	r3, r3, #2
 8005412:	603b      	str	r3, [r7, #0]
 8005414:	683b      	ldr	r3, [r7, #0]

}
 8005416:	bf00      	nop
 8005418:	3714      	adds	r7, #20
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	40023800 	.word	0x40023800

08005428 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005428:	b480      	push	{r7}
 800542a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800542c:	bf00      	nop
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
	...

08005438 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005438:	b480      	push	{r7}
 800543a:	b083      	sub	sp, #12
 800543c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800543e:	2300      	movs	r3, #0
 8005440:	607b      	str	r3, [r7, #4]
 8005442:	4b10      	ldr	r3, [pc, #64]	; (8005484 <HAL_MspInit+0x4c>)
 8005444:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005446:	4a0f      	ldr	r2, [pc, #60]	; (8005484 <HAL_MspInit+0x4c>)
 8005448:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800544c:	6453      	str	r3, [r2, #68]	; 0x44
 800544e:	4b0d      	ldr	r3, [pc, #52]	; (8005484 <HAL_MspInit+0x4c>)
 8005450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005452:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005456:	607b      	str	r3, [r7, #4]
 8005458:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800545a:	2300      	movs	r3, #0
 800545c:	603b      	str	r3, [r7, #0]
 800545e:	4b09      	ldr	r3, [pc, #36]	; (8005484 <HAL_MspInit+0x4c>)
 8005460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005462:	4a08      	ldr	r2, [pc, #32]	; (8005484 <HAL_MspInit+0x4c>)
 8005464:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005468:	6413      	str	r3, [r2, #64]	; 0x40
 800546a:	4b06      	ldr	r3, [pc, #24]	; (8005484 <HAL_MspInit+0x4c>)
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005472:	603b      	str	r3, [r7, #0]
 8005474:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005476:	bf00      	nop
 8005478:	370c      	adds	r7, #12
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	40023800 	.word	0x40023800

08005488 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b08a      	sub	sp, #40	; 0x28
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005490:	f107 0314 	add.w	r3, r7, #20
 8005494:	2200      	movs	r2, #0
 8005496:	601a      	str	r2, [r3, #0]
 8005498:	605a      	str	r2, [r3, #4]
 800549a:	609a      	str	r2, [r3, #8]
 800549c:	60da      	str	r2, [r3, #12]
 800549e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a19      	ldr	r2, [pc, #100]	; (800550c <HAL_I2C_MspInit+0x84>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d12b      	bne.n	8005502 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80054aa:	2300      	movs	r3, #0
 80054ac:	613b      	str	r3, [r7, #16]
 80054ae:	4b18      	ldr	r3, [pc, #96]	; (8005510 <HAL_I2C_MspInit+0x88>)
 80054b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b2:	4a17      	ldr	r2, [pc, #92]	; (8005510 <HAL_I2C_MspInit+0x88>)
 80054b4:	f043 0302 	orr.w	r3, r3, #2
 80054b8:	6313      	str	r3, [r2, #48]	; 0x30
 80054ba:	4b15      	ldr	r3, [pc, #84]	; (8005510 <HAL_I2C_MspInit+0x88>)
 80054bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	613b      	str	r3, [r7, #16]
 80054c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80054c6:	23c0      	movs	r3, #192	; 0xc0
 80054c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80054ca:	2312      	movs	r3, #18
 80054cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80054ce:	2301      	movs	r3, #1
 80054d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054d2:	2303      	movs	r3, #3
 80054d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80054d6:	2304      	movs	r3, #4
 80054d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054da:	f107 0314 	add.w	r3, r7, #20
 80054de:	4619      	mov	r1, r3
 80054e0:	480c      	ldr	r0, [pc, #48]	; (8005514 <HAL_I2C_MspInit+0x8c>)
 80054e2:	f000 ff1b 	bl	800631c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80054e6:	2300      	movs	r3, #0
 80054e8:	60fb      	str	r3, [r7, #12]
 80054ea:	4b09      	ldr	r3, [pc, #36]	; (8005510 <HAL_I2C_MspInit+0x88>)
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	4a08      	ldr	r2, [pc, #32]	; (8005510 <HAL_I2C_MspInit+0x88>)
 80054f0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80054f4:	6413      	str	r3, [r2, #64]	; 0x40
 80054f6:	4b06      	ldr	r3, [pc, #24]	; (8005510 <HAL_I2C_MspInit+0x88>)
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005502:	bf00      	nop
 8005504:	3728      	adds	r7, #40	; 0x28
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
 800550a:	bf00      	nop
 800550c:	40005400 	.word	0x40005400
 8005510:	40023800 	.word	0x40023800
 8005514:	40020400 	.word	0x40020400

08005518 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a0b      	ldr	r2, [pc, #44]	; (8005554 <HAL_TIM_PWM_MspInit+0x3c>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d10d      	bne.n	8005546 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800552a:	2300      	movs	r3, #0
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	4b0a      	ldr	r3, [pc, #40]	; (8005558 <HAL_TIM_PWM_MspInit+0x40>)
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	4a09      	ldr	r2, [pc, #36]	; (8005558 <HAL_TIM_PWM_MspInit+0x40>)
 8005534:	f043 0304 	orr.w	r3, r3, #4
 8005538:	6413      	str	r3, [r2, #64]	; 0x40
 800553a:	4b07      	ldr	r3, [pc, #28]	; (8005558 <HAL_TIM_PWM_MspInit+0x40>)
 800553c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553e:	f003 0304 	and.w	r3, r3, #4
 8005542:	60fb      	str	r3, [r7, #12]
 8005544:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8005546:	bf00      	nop
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40000800 	.word	0x40000800
 8005558:	40023800 	.word	0x40023800

0800555c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b088      	sub	sp, #32
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005564:	f107 030c 	add.w	r3, r7, #12
 8005568:	2200      	movs	r2, #0
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	605a      	str	r2, [r3, #4]
 800556e:	609a      	str	r2, [r3, #8]
 8005570:	60da      	str	r2, [r3, #12]
 8005572:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a12      	ldr	r2, [pc, #72]	; (80055c4 <HAL_TIM_MspPostInit+0x68>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d11e      	bne.n	80055bc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800557e:	2300      	movs	r3, #0
 8005580:	60bb      	str	r3, [r7, #8]
 8005582:	4b11      	ldr	r3, [pc, #68]	; (80055c8 <HAL_TIM_MspPostInit+0x6c>)
 8005584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005586:	4a10      	ldr	r2, [pc, #64]	; (80055c8 <HAL_TIM_MspPostInit+0x6c>)
 8005588:	f043 0308 	orr.w	r3, r3, #8
 800558c:	6313      	str	r3, [r2, #48]	; 0x30
 800558e:	4b0e      	ldr	r3, [pc, #56]	; (80055c8 <HAL_TIM_MspPostInit+0x6c>)
 8005590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005592:	f003 0308 	and.w	r3, r3, #8
 8005596:	60bb      	str	r3, [r7, #8]
 8005598:	68bb      	ldr	r3, [r7, #8]
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    PD14     ------> TIM4_CH3
    PD15     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800559a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800559e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055a0:	2302      	movs	r3, #2
 80055a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055a4:	2300      	movs	r3, #0
 80055a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055a8:	2300      	movs	r3, #0
 80055aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80055ac:	2302      	movs	r3, #2
 80055ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80055b0:	f107 030c 	add.w	r3, r7, #12
 80055b4:	4619      	mov	r1, r3
 80055b6:	4805      	ldr	r0, [pc, #20]	; (80055cc <HAL_TIM_MspPostInit+0x70>)
 80055b8:	f000 feb0 	bl	800631c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80055bc:	bf00      	nop
 80055be:	3720      	adds	r7, #32
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	40000800 	.word	0x40000800
 80055c8:	40023800 	.word	0x40023800
 80055cc:	40020c00 	.word	0x40020c00

080055d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b08c      	sub	sp, #48	; 0x30
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80055d8:	f107 031c 	add.w	r3, r7, #28
 80055dc:	2200      	movs	r2, #0
 80055de:	601a      	str	r2, [r3, #0]
 80055e0:	605a      	str	r2, [r3, #4]
 80055e2:	609a      	str	r2, [r3, #8]
 80055e4:	60da      	str	r2, [r3, #12]
 80055e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a4e      	ldr	r2, [pc, #312]	; (8005728 <HAL_UART_MspInit+0x158>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d15c      	bne.n	80056ac <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80055f2:	2300      	movs	r3, #0
 80055f4:	61bb      	str	r3, [r7, #24]
 80055f6:	4b4d      	ldr	r3, [pc, #308]	; (800572c <HAL_UART_MspInit+0x15c>)
 80055f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055fa:	4a4c      	ldr	r2, [pc, #304]	; (800572c <HAL_UART_MspInit+0x15c>)
 80055fc:	f043 0310 	orr.w	r3, r3, #16
 8005600:	6453      	str	r3, [r2, #68]	; 0x44
 8005602:	4b4a      	ldr	r3, [pc, #296]	; (800572c <HAL_UART_MspInit+0x15c>)
 8005604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	61bb      	str	r3, [r7, #24]
 800560c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800560e:	2300      	movs	r3, #0
 8005610:	617b      	str	r3, [r7, #20]
 8005612:	4b46      	ldr	r3, [pc, #280]	; (800572c <HAL_UART_MspInit+0x15c>)
 8005614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005616:	4a45      	ldr	r2, [pc, #276]	; (800572c <HAL_UART_MspInit+0x15c>)
 8005618:	f043 0301 	orr.w	r3, r3, #1
 800561c:	6313      	str	r3, [r2, #48]	; 0x30
 800561e:	4b43      	ldr	r3, [pc, #268]	; (800572c <HAL_UART_MspInit+0x15c>)
 8005620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005622:	f003 0301 	and.w	r3, r3, #1
 8005626:	617b      	str	r3, [r7, #20]
 8005628:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800562a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800562e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005630:	2302      	movs	r3, #2
 8005632:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005634:	2300      	movs	r3, #0
 8005636:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005638:	2303      	movs	r3, #3
 800563a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800563c:	2307      	movs	r3, #7
 800563e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005640:	f107 031c 	add.w	r3, r7, #28
 8005644:	4619      	mov	r1, r3
 8005646:	483a      	ldr	r0, [pc, #232]	; (8005730 <HAL_UART_MspInit+0x160>)
 8005648:	f000 fe68 	bl	800631c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800564c:	4b39      	ldr	r3, [pc, #228]	; (8005734 <HAL_UART_MspInit+0x164>)
 800564e:	4a3a      	ldr	r2, [pc, #232]	; (8005738 <HAL_UART_MspInit+0x168>)
 8005650:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8005652:	4b38      	ldr	r3, [pc, #224]	; (8005734 <HAL_UART_MspInit+0x164>)
 8005654:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005658:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800565a:	4b36      	ldr	r3, [pc, #216]	; (8005734 <HAL_UART_MspInit+0x164>)
 800565c:	2200      	movs	r2, #0
 800565e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005660:	4b34      	ldr	r3, [pc, #208]	; (8005734 <HAL_UART_MspInit+0x164>)
 8005662:	2200      	movs	r2, #0
 8005664:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005666:	4b33      	ldr	r3, [pc, #204]	; (8005734 <HAL_UART_MspInit+0x164>)
 8005668:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800566c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800566e:	4b31      	ldr	r3, [pc, #196]	; (8005734 <HAL_UART_MspInit+0x164>)
 8005670:	2200      	movs	r2, #0
 8005672:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005674:	4b2f      	ldr	r3, [pc, #188]	; (8005734 <HAL_UART_MspInit+0x164>)
 8005676:	2200      	movs	r2, #0
 8005678:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800567a:	4b2e      	ldr	r3, [pc, #184]	; (8005734 <HAL_UART_MspInit+0x164>)
 800567c:	2200      	movs	r2, #0
 800567e:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005680:	4b2c      	ldr	r3, [pc, #176]	; (8005734 <HAL_UART_MspInit+0x164>)
 8005682:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005686:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005688:	4b2a      	ldr	r3, [pc, #168]	; (8005734 <HAL_UART_MspInit+0x164>)
 800568a:	2200      	movs	r2, #0
 800568c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800568e:	4829      	ldr	r0, [pc, #164]	; (8005734 <HAL_UART_MspInit+0x164>)
 8005690:	f000 fab4 	bl	8005bfc <HAL_DMA_Init>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800569a:	f7ff fec5 	bl	8005428 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a24      	ldr	r2, [pc, #144]	; (8005734 <HAL_UART_MspInit+0x164>)
 80056a2:	635a      	str	r2, [r3, #52]	; 0x34
 80056a4:	4a23      	ldr	r2, [pc, #140]	; (8005734 <HAL_UART_MspInit+0x164>)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80056aa:	e038      	b.n	800571e <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a22      	ldr	r2, [pc, #136]	; (800573c <HAL_UART_MspInit+0x16c>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d133      	bne.n	800571e <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80056b6:	2300      	movs	r3, #0
 80056b8:	613b      	str	r3, [r7, #16]
 80056ba:	4b1c      	ldr	r3, [pc, #112]	; (800572c <HAL_UART_MspInit+0x15c>)
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	4a1b      	ldr	r2, [pc, #108]	; (800572c <HAL_UART_MspInit+0x15c>)
 80056c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056c4:	6413      	str	r3, [r2, #64]	; 0x40
 80056c6:	4b19      	ldr	r3, [pc, #100]	; (800572c <HAL_UART_MspInit+0x15c>)
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ce:	613b      	str	r3, [r7, #16]
 80056d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]
 80056d6:	4b15      	ldr	r3, [pc, #84]	; (800572c <HAL_UART_MspInit+0x15c>)
 80056d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056da:	4a14      	ldr	r2, [pc, #80]	; (800572c <HAL_UART_MspInit+0x15c>)
 80056dc:	f043 0301 	orr.w	r3, r3, #1
 80056e0:	6313      	str	r3, [r2, #48]	; 0x30
 80056e2:	4b12      	ldr	r3, [pc, #72]	; (800572c <HAL_UART_MspInit+0x15c>)
 80056e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80056ee:	230c      	movs	r3, #12
 80056f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056f2:	2302      	movs	r3, #2
 80056f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056f6:	2300      	movs	r3, #0
 80056f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80056fa:	2303      	movs	r3, #3
 80056fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80056fe:	2307      	movs	r3, #7
 8005700:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005702:	f107 031c 	add.w	r3, r7, #28
 8005706:	4619      	mov	r1, r3
 8005708:	4809      	ldr	r0, [pc, #36]	; (8005730 <HAL_UART_MspInit+0x160>)
 800570a:	f000 fe07 	bl	800631c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800570e:	2200      	movs	r2, #0
 8005710:	2100      	movs	r1, #0
 8005712:	2026      	movs	r0, #38	; 0x26
 8005714:	f000 fa3b 	bl	8005b8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005718:	2026      	movs	r0, #38	; 0x26
 800571a:	f000 fa54 	bl	8005bc6 <HAL_NVIC_EnableIRQ>
}
 800571e:	bf00      	nop
 8005720:	3730      	adds	r7, #48	; 0x30
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	40011000 	.word	0x40011000
 800572c:	40023800 	.word	0x40023800
 8005730:	40020000 	.word	0x40020000
 8005734:	2000072c 	.word	0x2000072c
 8005738:	40026440 	.word	0x40026440
 800573c:	40004400 	.word	0x40004400

08005740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005744:	bf00      	nop
 8005746:	46bd      	mov	sp, r7
 8005748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574c:	4770      	bx	lr

0800574e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800574e:	b480      	push	{r7}
 8005750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005752:	e7fe      	b.n	8005752 <HardFault_Handler+0x4>

08005754 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005754:	b480      	push	{r7}
 8005756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005758:	e7fe      	b.n	8005758 <MemManage_Handler+0x4>

0800575a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800575a:	b480      	push	{r7}
 800575c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800575e:	e7fe      	b.n	800575e <BusFault_Handler+0x4>

08005760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005760:	b480      	push	{r7}
 8005762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005764:	e7fe      	b.n	8005764 <UsageFault_Handler+0x4>

08005766 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005766:	b480      	push	{r7}
 8005768:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800576a:	bf00      	nop
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005778:	bf00      	nop
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005782:	b480      	push	{r7}
 8005784:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005786:	bf00      	nop
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005794:	f000 f8de 	bl	8005954 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005798:	bf00      	nop
 800579a:	bd80      	pop	{r7, pc}

0800579c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80057a0:	4802      	ldr	r0, [pc, #8]	; (80057ac <USART2_IRQHandler+0x10>)
 80057a2:	f003 f8fb 	bl	800899c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80057a6:	bf00      	nop
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	200007cc 	.word	0x200007cc

080057b0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80057b4:	4802      	ldr	r0, [pc, #8]	; (80057c0 <DMA2_Stream2_IRQHandler+0x10>)
 80057b6:	f000 fb49 	bl	8005e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80057ba:	bf00      	nop
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	2000072c 	.word	0x2000072c

080057c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80057cc:	4a14      	ldr	r2, [pc, #80]	; (8005820 <_sbrk+0x5c>)
 80057ce:	4b15      	ldr	r3, [pc, #84]	; (8005824 <_sbrk+0x60>)
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80057d8:	4b13      	ldr	r3, [pc, #76]	; (8005828 <_sbrk+0x64>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d102      	bne.n	80057e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80057e0:	4b11      	ldr	r3, [pc, #68]	; (8005828 <_sbrk+0x64>)
 80057e2:	4a12      	ldr	r2, [pc, #72]	; (800582c <_sbrk+0x68>)
 80057e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80057e6:	4b10      	ldr	r3, [pc, #64]	; (8005828 <_sbrk+0x64>)
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4413      	add	r3, r2
 80057ee:	693a      	ldr	r2, [r7, #16]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d207      	bcs.n	8005804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80057f4:	f003 ff84 	bl	8009700 <__errno>
 80057f8:	4602      	mov	r2, r0
 80057fa:	230c      	movs	r3, #12
 80057fc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80057fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005802:	e009      	b.n	8005818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005804:	4b08      	ldr	r3, [pc, #32]	; (8005828 <_sbrk+0x64>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800580a:	4b07      	ldr	r3, [pc, #28]	; (8005828 <_sbrk+0x64>)
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	4413      	add	r3, r2
 8005812:	4a05      	ldr	r2, [pc, #20]	; (8005828 <_sbrk+0x64>)
 8005814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005816:	68fb      	ldr	r3, [r7, #12]
}
 8005818:	4618      	mov	r0, r3
 800581a:	3718      	adds	r7, #24
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	20020000 	.word	0x20020000
 8005824:	00000400 	.word	0x00000400
 8005828:	200001fc 	.word	0x200001fc
 800582c:	20000818 	.word	0x20000818

08005830 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005830:	b480      	push	{r7}
 8005832:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005834:	4b08      	ldr	r3, [pc, #32]	; (8005858 <SystemInit+0x28>)
 8005836:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800583a:	4a07      	ldr	r2, [pc, #28]	; (8005858 <SystemInit+0x28>)
 800583c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005840:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005844:	4b04      	ldr	r3, [pc, #16]	; (8005858 <SystemInit+0x28>)
 8005846:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800584a:	609a      	str	r2, [r3, #8]
#endif
}
 800584c:	bf00      	nop
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	e000ed00 	.word	0xe000ed00

0800585c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800585c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005894 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005860:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005862:	e003      	b.n	800586c <LoopCopyDataInit>

08005864 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005864:	4b0c      	ldr	r3, [pc, #48]	; (8005898 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005866:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005868:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800586a:	3104      	adds	r1, #4

0800586c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800586c:	480b      	ldr	r0, [pc, #44]	; (800589c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800586e:	4b0c      	ldr	r3, [pc, #48]	; (80058a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005870:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005872:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005874:	d3f6      	bcc.n	8005864 <CopyDataInit>
  ldr  r2, =_sbss
 8005876:	4a0b      	ldr	r2, [pc, #44]	; (80058a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005878:	e002      	b.n	8005880 <LoopFillZerobss>

0800587a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800587a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800587c:	f842 3b04 	str.w	r3, [r2], #4

08005880 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005880:	4b09      	ldr	r3, [pc, #36]	; (80058a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005882:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005884:	d3f9      	bcc.n	800587a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005886:	f7ff ffd3 	bl	8005830 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800588a:	f003 ff3f 	bl	800970c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800588e:	f7ff fbab 	bl	8004fe8 <main>
  bx  lr    
 8005892:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005894:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005898:	0800bbd8 	.word	0x0800bbd8
  ldr  r0, =_sdata
 800589c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80058a0:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80058a4:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 80058a8:	20000814 	.word	0x20000814

080058ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80058ac:	e7fe      	b.n	80058ac <ADC_IRQHandler>
	...

080058b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80058b4:	4b0e      	ldr	r3, [pc, #56]	; (80058f0 <HAL_Init+0x40>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a0d      	ldr	r2, [pc, #52]	; (80058f0 <HAL_Init+0x40>)
 80058ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80058c0:	4b0b      	ldr	r3, [pc, #44]	; (80058f0 <HAL_Init+0x40>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a0a      	ldr	r2, [pc, #40]	; (80058f0 <HAL_Init+0x40>)
 80058c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80058cc:	4b08      	ldr	r3, [pc, #32]	; (80058f0 <HAL_Init+0x40>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a07      	ldr	r2, [pc, #28]	; (80058f0 <HAL_Init+0x40>)
 80058d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80058d8:	2003      	movs	r0, #3
 80058da:	f000 f94d 	bl	8005b78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80058de:	2000      	movs	r0, #0
 80058e0:	f000 f808 	bl	80058f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80058e4:	f7ff fda8 	bl	8005438 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	40023c00 	.word	0x40023c00

080058f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b082      	sub	sp, #8
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80058fc:	4b12      	ldr	r3, [pc, #72]	; (8005948 <HAL_InitTick+0x54>)
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	4b12      	ldr	r3, [pc, #72]	; (800594c <HAL_InitTick+0x58>)
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	4619      	mov	r1, r3
 8005906:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800590a:	fbb3 f3f1 	udiv	r3, r3, r1
 800590e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005912:	4618      	mov	r0, r3
 8005914:	f000 f965 	bl	8005be2 <HAL_SYSTICK_Config>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d001      	beq.n	8005922 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e00e      	b.n	8005940 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2b0f      	cmp	r3, #15
 8005926:	d80a      	bhi.n	800593e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005928:	2200      	movs	r2, #0
 800592a:	6879      	ldr	r1, [r7, #4]
 800592c:	f04f 30ff 	mov.w	r0, #4294967295
 8005930:	f000 f92d 	bl	8005b8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005934:	4a06      	ldr	r2, [pc, #24]	; (8005950 <HAL_InitTick+0x5c>)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800593a:	2300      	movs	r3, #0
 800593c:	e000      	b.n	8005940 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
}
 8005940:	4618      	mov	r0, r3
 8005942:	3708      	adds	r7, #8
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	20000000 	.word	0x20000000
 800594c:	20000008 	.word	0x20000008
 8005950:	20000004 	.word	0x20000004

08005954 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005958:	4b06      	ldr	r3, [pc, #24]	; (8005974 <HAL_IncTick+0x20>)
 800595a:	781b      	ldrb	r3, [r3, #0]
 800595c:	461a      	mov	r2, r3
 800595e:	4b06      	ldr	r3, [pc, #24]	; (8005978 <HAL_IncTick+0x24>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4413      	add	r3, r2
 8005964:	4a04      	ldr	r2, [pc, #16]	; (8005978 <HAL_IncTick+0x24>)
 8005966:	6013      	str	r3, [r2, #0]
}
 8005968:	bf00      	nop
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	20000008 	.word	0x20000008
 8005978:	2000080c 	.word	0x2000080c

0800597c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800597c:	b480      	push	{r7}
 800597e:	af00      	add	r7, sp, #0
  return uwTick;
 8005980:	4b03      	ldr	r3, [pc, #12]	; (8005990 <HAL_GetTick+0x14>)
 8005982:	681b      	ldr	r3, [r3, #0]
}
 8005984:	4618      	mov	r0, r3
 8005986:	46bd      	mov	sp, r7
 8005988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	2000080c 	.word	0x2000080c

08005994 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800599c:	f7ff ffee 	bl	800597c <HAL_GetTick>
 80059a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ac:	d005      	beq.n	80059ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80059ae:	4b09      	ldr	r3, [pc, #36]	; (80059d4 <HAL_Delay+0x40>)
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	4413      	add	r3, r2
 80059b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80059ba:	bf00      	nop
 80059bc:	f7ff ffde 	bl	800597c <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d8f7      	bhi.n	80059bc <HAL_Delay+0x28>
  {
  }
}
 80059cc:	bf00      	nop
 80059ce:	3710      	adds	r7, #16
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	20000008 	.word	0x20000008

080059d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f003 0307 	and.w	r3, r3, #7
 80059e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80059e8:	4b0c      	ldr	r3, [pc, #48]	; (8005a1c <__NVIC_SetPriorityGrouping+0x44>)
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80059ee:	68ba      	ldr	r2, [r7, #8]
 80059f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80059f4:	4013      	ands	r3, r2
 80059f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a0a:	4a04      	ldr	r2, [pc, #16]	; (8005a1c <__NVIC_SetPriorityGrouping+0x44>)
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	60d3      	str	r3, [r2, #12]
}
 8005a10:	bf00      	nop
 8005a12:	3714      	adds	r7, #20
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr
 8005a1c:	e000ed00 	.word	0xe000ed00

08005a20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a24:	4b04      	ldr	r3, [pc, #16]	; (8005a38 <__NVIC_GetPriorityGrouping+0x18>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	0a1b      	lsrs	r3, r3, #8
 8005a2a:	f003 0307 	and.w	r3, r3, #7
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr
 8005a38:	e000ed00 	.word	0xe000ed00

08005a3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b083      	sub	sp, #12
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	4603      	mov	r3, r0
 8005a44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	db0b      	blt.n	8005a66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a4e:	79fb      	ldrb	r3, [r7, #7]
 8005a50:	f003 021f 	and.w	r2, r3, #31
 8005a54:	4907      	ldr	r1, [pc, #28]	; (8005a74 <__NVIC_EnableIRQ+0x38>)
 8005a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a5a:	095b      	lsrs	r3, r3, #5
 8005a5c:	2001      	movs	r0, #1
 8005a5e:	fa00 f202 	lsl.w	r2, r0, r2
 8005a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005a66:	bf00      	nop
 8005a68:	370c      	adds	r7, #12
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a70:	4770      	bx	lr
 8005a72:	bf00      	nop
 8005a74:	e000e100 	.word	0xe000e100

08005a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b083      	sub	sp, #12
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	4603      	mov	r3, r0
 8005a80:	6039      	str	r1, [r7, #0]
 8005a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	db0a      	blt.n	8005aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	490c      	ldr	r1, [pc, #48]	; (8005ac4 <__NVIC_SetPriority+0x4c>)
 8005a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a96:	0112      	lsls	r2, r2, #4
 8005a98:	b2d2      	uxtb	r2, r2
 8005a9a:	440b      	add	r3, r1
 8005a9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005aa0:	e00a      	b.n	8005ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	4908      	ldr	r1, [pc, #32]	; (8005ac8 <__NVIC_SetPriority+0x50>)
 8005aa8:	79fb      	ldrb	r3, [r7, #7]
 8005aaa:	f003 030f 	and.w	r3, r3, #15
 8005aae:	3b04      	subs	r3, #4
 8005ab0:	0112      	lsls	r2, r2, #4
 8005ab2:	b2d2      	uxtb	r2, r2
 8005ab4:	440b      	add	r3, r1
 8005ab6:	761a      	strb	r2, [r3, #24]
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	e000e100 	.word	0xe000e100
 8005ac8:	e000ed00 	.word	0xe000ed00

08005acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b089      	sub	sp, #36	; 0x24
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f003 0307 	and.w	r3, r3, #7
 8005ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	f1c3 0307 	rsb	r3, r3, #7
 8005ae6:	2b04      	cmp	r3, #4
 8005ae8:	bf28      	it	cs
 8005aea:	2304      	movcs	r3, #4
 8005aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005aee:	69fb      	ldr	r3, [r7, #28]
 8005af0:	3304      	adds	r3, #4
 8005af2:	2b06      	cmp	r3, #6
 8005af4:	d902      	bls.n	8005afc <NVIC_EncodePriority+0x30>
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	3b03      	subs	r3, #3
 8005afa:	e000      	b.n	8005afe <NVIC_EncodePriority+0x32>
 8005afc:	2300      	movs	r3, #0
 8005afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b00:	f04f 32ff 	mov.w	r2, #4294967295
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0a:	43da      	mvns	r2, r3
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	401a      	ands	r2, r3
 8005b10:	697b      	ldr	r3, [r7, #20]
 8005b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b14:	f04f 31ff 	mov.w	r1, #4294967295
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b1e:	43d9      	mvns	r1, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b24:	4313      	orrs	r3, r2
         );
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3724      	adds	r7, #36	; 0x24
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr
	...

08005b34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b082      	sub	sp, #8
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3b01      	subs	r3, #1
 8005b40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005b44:	d301      	bcc.n	8005b4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005b46:	2301      	movs	r3, #1
 8005b48:	e00f      	b.n	8005b6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005b4a:	4a0a      	ldr	r2, [pc, #40]	; (8005b74 <SysTick_Config+0x40>)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005b52:	210f      	movs	r1, #15
 8005b54:	f04f 30ff 	mov.w	r0, #4294967295
 8005b58:	f7ff ff8e 	bl	8005a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005b5c:	4b05      	ldr	r3, [pc, #20]	; (8005b74 <SysTick_Config+0x40>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005b62:	4b04      	ldr	r3, [pc, #16]	; (8005b74 <SysTick_Config+0x40>)
 8005b64:	2207      	movs	r2, #7
 8005b66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3708      	adds	r7, #8
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	e000e010 	.word	0xe000e010

08005b78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f7ff ff29 	bl	80059d8 <__NVIC_SetPriorityGrouping>
}
 8005b86:	bf00      	nop
 8005b88:	3708      	adds	r7, #8
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}

08005b8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b086      	sub	sp, #24
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	4603      	mov	r3, r0
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	607a      	str	r2, [r7, #4]
 8005b9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ba0:	f7ff ff3e 	bl	8005a20 <__NVIC_GetPriorityGrouping>
 8005ba4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	68b9      	ldr	r1, [r7, #8]
 8005baa:	6978      	ldr	r0, [r7, #20]
 8005bac:	f7ff ff8e 	bl	8005acc <NVIC_EncodePriority>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f7ff ff5d 	bl	8005a78 <__NVIC_SetPriority>
}
 8005bbe:	bf00      	nop
 8005bc0:	3718      	adds	r7, #24
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}

08005bc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bc6:	b580      	push	{r7, lr}
 8005bc8:	b082      	sub	sp, #8
 8005bca:	af00      	add	r7, sp, #0
 8005bcc:	4603      	mov	r3, r0
 8005bce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005bd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7ff ff31 	bl	8005a3c <__NVIC_EnableIRQ>
}
 8005bda:	bf00      	nop
 8005bdc:	3708      	adds	r7, #8
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}

08005be2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7ff ffa2 	bl	8005b34 <SysTick_Config>
 8005bf0:	4603      	mov	r3, r0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3708      	adds	r7, #8
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
	...

08005bfc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005c04:	2300      	movs	r3, #0
 8005c06:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005c08:	f7ff feb8 	bl	800597c <HAL_GetTick>
 8005c0c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d101      	bne.n	8005c18 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	e099      	b.n	8005d4c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2202      	movs	r2, #2
 8005c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 0201 	bic.w	r2, r2, #1
 8005c36:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c38:	e00f      	b.n	8005c5a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c3a:	f7ff fe9f 	bl	800597c <HAL_GetTick>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	1ad3      	subs	r3, r2, r3
 8005c44:	2b05      	cmp	r3, #5
 8005c46:	d908      	bls.n	8005c5a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2220      	movs	r2, #32
 8005c4c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2203      	movs	r2, #3
 8005c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e078      	b.n	8005d4c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f003 0301 	and.w	r3, r3, #1
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1e8      	bne.n	8005c3a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005c70:	697a      	ldr	r2, [r7, #20]
 8005c72:	4b38      	ldr	r3, [pc, #224]	; (8005d54 <HAL_DMA_Init+0x158>)
 8005c74:	4013      	ands	r3, r2
 8005c76:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c86:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	2b04      	cmp	r3, #4
 8005cb2:	d107      	bne.n	8005cc4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	f023 0307 	bic.w	r3, r3, #7
 8005cda:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce0:	697a      	ldr	r2, [r7, #20]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cea:	2b04      	cmp	r3, #4
 8005cec:	d117      	bne.n	8005d1e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cf2:	697a      	ldr	r2, [r7, #20]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d00e      	beq.n	8005d1e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 fa91 	bl	8006228 <DMA_CheckFifoParam>
 8005d06:	4603      	mov	r3, r0
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d008      	beq.n	8005d1e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2240      	movs	r2, #64	; 0x40
 8005d10:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e016      	b.n	8005d4c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	697a      	ldr	r2, [r7, #20]
 8005d24:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 fa48 	bl	80061bc <DMA_CalcBaseAndBitshift>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d34:	223f      	movs	r2, #63	; 0x3f
 8005d36:	409a      	lsls	r2, r3
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	f010803f 	.word	0xf010803f

08005d58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b086      	sub	sp, #24
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
 8005d64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d66:	2300      	movs	r3, #0
 8005d68:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d6e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_DMA_Start_IT+0x26>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e040      	b.n	8005e00 <HAL_DMA_Start_IT+0xa8>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d12f      	bne.n	8005df2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2202      	movs	r2, #2
 8005d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	68b9      	ldr	r1, [r7, #8]
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f9da 	bl	8006160 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005db0:	223f      	movs	r2, #63	; 0x3f
 8005db2:	409a      	lsls	r2, r3
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f042 0216 	orr.w	r2, r2, #22
 8005dc6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d007      	beq.n	8005de0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f042 0208 	orr.w	r2, r2, #8
 8005dde:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f042 0201 	orr.w	r2, r2, #1
 8005dee:	601a      	str	r2, [r3, #0]
 8005df0:	e005      	b.n	8005dfe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005dfa:	2302      	movs	r3, #2
 8005dfc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005dfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3718      	adds	r7, #24
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d004      	beq.n	8005e26 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2280      	movs	r2, #128	; 0x80
 8005e20:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e00c      	b.n	8005e40 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2205      	movs	r2, #5
 8005e2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	681a      	ldr	r2, [r3, #0]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f022 0201 	bic.w	r2, r2, #1
 8005e3c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	370c      	adds	r7, #12
 8005e44:	46bd      	mov	sp, r7
 8005e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4a:	4770      	bx	lr

08005e4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b086      	sub	sp, #24
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005e54:	2300      	movs	r3, #0
 8005e56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e58:	4b92      	ldr	r3, [pc, #584]	; (80060a4 <HAL_DMA_IRQHandler+0x258>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a92      	ldr	r2, [pc, #584]	; (80060a8 <HAL_DMA_IRQHandler+0x25c>)
 8005e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e62:	0a9b      	lsrs	r3, r3, #10
 8005e64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e76:	2208      	movs	r2, #8
 8005e78:	409a      	lsls	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d01a      	beq.n	8005eb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d013      	beq.n	8005eb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f022 0204 	bic.w	r2, r2, #4
 8005e9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ea4:	2208      	movs	r2, #8
 8005ea6:	409a      	lsls	r2, r3
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eb0:	f043 0201 	orr.w	r2, r3, #1
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	409a      	lsls	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4013      	ands	r3, r2
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d012      	beq.n	8005eee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00b      	beq.n	8005eee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eda:	2201      	movs	r2, #1
 8005edc:	409a      	lsls	r2, r3
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ee6:	f043 0202 	orr.w	r2, r3, #2
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ef2:	2204      	movs	r2, #4
 8005ef4:	409a      	lsls	r2, r3
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	4013      	ands	r3, r2
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d012      	beq.n	8005f24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0302 	and.w	r3, r3, #2
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00b      	beq.n	8005f24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f10:	2204      	movs	r2, #4
 8005f12:	409a      	lsls	r2, r3
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f1c:	f043 0204 	orr.w	r2, r3, #4
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f28:	2210      	movs	r2, #16
 8005f2a:	409a      	lsls	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	4013      	ands	r3, r2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d043      	beq.n	8005fbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 0308 	and.w	r3, r3, #8
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d03c      	beq.n	8005fbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f46:	2210      	movs	r2, #16
 8005f48:	409a      	lsls	r2, r3
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d018      	beq.n	8005f8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d108      	bne.n	8005f7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d024      	beq.n	8005fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	4798      	blx	r3
 8005f7a:	e01f      	b.n	8005fbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d01b      	beq.n	8005fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	4798      	blx	r3
 8005f8c:	e016      	b.n	8005fbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d107      	bne.n	8005fac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0208 	bic.w	r2, r2, #8
 8005faa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d003      	beq.n	8005fbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc0:	2220      	movs	r2, #32
 8005fc2:	409a      	lsls	r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	4013      	ands	r3, r2
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f000 808e 	beq.w	80060ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0310 	and.w	r3, r3, #16
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	f000 8086 	beq.w	80060ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	409a      	lsls	r2, r3
 8005fe6:	693b      	ldr	r3, [r7, #16]
 8005fe8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ff0:	b2db      	uxtb	r3, r3
 8005ff2:	2b05      	cmp	r3, #5
 8005ff4:	d136      	bne.n	8006064 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f022 0216 	bic.w	r2, r2, #22
 8006004:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	695a      	ldr	r2, [r3, #20]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006014:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800601a:	2b00      	cmp	r3, #0
 800601c:	d103      	bne.n	8006026 <HAL_DMA_IRQHandler+0x1da>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006022:	2b00      	cmp	r3, #0
 8006024:	d007      	beq.n	8006036 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f022 0208 	bic.w	r2, r2, #8
 8006034:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800603a:	223f      	movs	r2, #63	; 0x3f
 800603c:	409a      	lsls	r2, r3
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006056:	2b00      	cmp	r3, #0
 8006058:	d07d      	beq.n	8006156 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800605e:	6878      	ldr	r0, [r7, #4]
 8006060:	4798      	blx	r3
        }
        return;
 8006062:	e078      	b.n	8006156 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d01c      	beq.n	80060ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d108      	bne.n	8006092 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006084:	2b00      	cmp	r3, #0
 8006086:	d030      	beq.n	80060ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	4798      	blx	r3
 8006090:	e02b      	b.n	80060ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006096:	2b00      	cmp	r3, #0
 8006098:	d027      	beq.n	80060ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	4798      	blx	r3
 80060a2:	e022      	b.n	80060ea <HAL_DMA_IRQHandler+0x29e>
 80060a4:	20000000 	.word	0x20000000
 80060a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d10f      	bne.n	80060da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0210 	bic.w	r2, r2, #16
 80060c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2201      	movs	r2, #1
 80060d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d003      	beq.n	80060ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d032      	beq.n	8006158 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d022      	beq.n	8006144 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2205      	movs	r2, #5
 8006102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f022 0201 	bic.w	r2, r2, #1
 8006114:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	3301      	adds	r3, #1
 800611a:	60bb      	str	r3, [r7, #8]
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	429a      	cmp	r2, r3
 8006120:	d307      	bcc.n	8006132 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	2b00      	cmp	r3, #0
 800612e:	d1f2      	bne.n	8006116 <HAL_DMA_IRQHandler+0x2ca>
 8006130:	e000      	b.n	8006134 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006132:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	4798      	blx	r3
 8006154:	e000      	b.n	8006158 <HAL_DMA_IRQHandler+0x30c>
        return;
 8006156:	bf00      	nop
    }
  }
}
 8006158:	3718      	adds	r7, #24
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop

08006160 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
 800616c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800617c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	2b40      	cmp	r3, #64	; 0x40
 800618c:	d108      	bne.n	80061a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	68ba      	ldr	r2, [r7, #8]
 800619c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800619e:	e007      	b.n	80061b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	687a      	ldr	r2, [r7, #4]
 80061ae:	60da      	str	r2, [r3, #12]
}
 80061b0:	bf00      	nop
 80061b2:	3714      	adds	r7, #20
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80061bc:	b480      	push	{r7}
 80061be:	b085      	sub	sp, #20
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	3b10      	subs	r3, #16
 80061cc:	4a14      	ldr	r2, [pc, #80]	; (8006220 <DMA_CalcBaseAndBitshift+0x64>)
 80061ce:	fba2 2303 	umull	r2, r3, r2, r3
 80061d2:	091b      	lsrs	r3, r3, #4
 80061d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80061d6:	4a13      	ldr	r2, [pc, #76]	; (8006224 <DMA_CalcBaseAndBitshift+0x68>)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	4413      	add	r3, r2
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	461a      	mov	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2b03      	cmp	r3, #3
 80061e8:	d909      	bls.n	80061fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80061f2:	f023 0303 	bic.w	r3, r3, #3
 80061f6:	1d1a      	adds	r2, r3, #4
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	659a      	str	r2, [r3, #88]	; 0x58
 80061fc:	e007      	b.n	800620e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006206:	f023 0303 	bic.w	r3, r3, #3
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006212:	4618      	mov	r0, r3
 8006214:	3714      	adds	r7, #20
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	aaaaaaab 	.word	0xaaaaaaab
 8006224:	0800b964 	.word	0x0800b964

08006228 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006230:	2300      	movs	r3, #0
 8006232:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006238:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d11f      	bne.n	8006282 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b03      	cmp	r3, #3
 8006246:	d855      	bhi.n	80062f4 <DMA_CheckFifoParam+0xcc>
 8006248:	a201      	add	r2, pc, #4	; (adr r2, 8006250 <DMA_CheckFifoParam+0x28>)
 800624a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800624e:	bf00      	nop
 8006250:	08006261 	.word	0x08006261
 8006254:	08006273 	.word	0x08006273
 8006258:	08006261 	.word	0x08006261
 800625c:	080062f5 	.word	0x080062f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006264:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d045      	beq.n	80062f8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006270:	e042      	b.n	80062f8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006276:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800627a:	d13f      	bne.n	80062fc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006280:	e03c      	b.n	80062fc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	699b      	ldr	r3, [r3, #24]
 8006286:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800628a:	d121      	bne.n	80062d0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	2b03      	cmp	r3, #3
 8006290:	d836      	bhi.n	8006300 <DMA_CheckFifoParam+0xd8>
 8006292:	a201      	add	r2, pc, #4	; (adr r2, 8006298 <DMA_CheckFifoParam+0x70>)
 8006294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006298:	080062a9 	.word	0x080062a9
 800629c:	080062af 	.word	0x080062af
 80062a0:	080062a9 	.word	0x080062a9
 80062a4:	080062c1 	.word	0x080062c1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	73fb      	strb	r3, [r7, #15]
      break;
 80062ac:	e02f      	b.n	800630e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d024      	beq.n	8006304 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062be:	e021      	b.n	8006304 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80062c8:	d11e      	bne.n	8006308 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80062ce:	e01b      	b.n	8006308 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80062d0:	68bb      	ldr	r3, [r7, #8]
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d902      	bls.n	80062dc <DMA_CheckFifoParam+0xb4>
 80062d6:	2b03      	cmp	r3, #3
 80062d8:	d003      	beq.n	80062e2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80062da:	e018      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	73fb      	strb	r3, [r7, #15]
      break;
 80062e0:	e015      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00e      	beq.n	800630c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	73fb      	strb	r3, [r7, #15]
      break;
 80062f2:	e00b      	b.n	800630c <DMA_CheckFifoParam+0xe4>
      break;
 80062f4:	bf00      	nop
 80062f6:	e00a      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      break;
 80062f8:	bf00      	nop
 80062fa:	e008      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      break;
 80062fc:	bf00      	nop
 80062fe:	e006      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      break;
 8006300:	bf00      	nop
 8006302:	e004      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      break;
 8006304:	bf00      	nop
 8006306:	e002      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      break;   
 8006308:	bf00      	nop
 800630a:	e000      	b.n	800630e <DMA_CheckFifoParam+0xe6>
      break;
 800630c:	bf00      	nop
    }
  } 
  
  return status; 
 800630e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3714      	adds	r7, #20
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr

0800631c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800631c:	b480      	push	{r7}
 800631e:	b089      	sub	sp, #36	; 0x24
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006326:	2300      	movs	r3, #0
 8006328:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800632a:	2300      	movs	r3, #0
 800632c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800632e:	2300      	movs	r3, #0
 8006330:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006332:	2300      	movs	r3, #0
 8006334:	61fb      	str	r3, [r7, #28]
 8006336:	e16b      	b.n	8006610 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006338:	2201      	movs	r2, #1
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	fa02 f303 	lsl.w	r3, r2, r3
 8006340:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	697a      	ldr	r2, [r7, #20]
 8006348:	4013      	ands	r3, r2
 800634a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	429a      	cmp	r2, r3
 8006352:	f040 815a 	bne.w	800660a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	2b01      	cmp	r3, #1
 800635c:	d00b      	beq.n	8006376 <HAL_GPIO_Init+0x5a>
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2b02      	cmp	r3, #2
 8006364:	d007      	beq.n	8006376 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800636a:	2b11      	cmp	r3, #17
 800636c:	d003      	beq.n	8006376 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	2b12      	cmp	r3, #18
 8006374:	d130      	bne.n	80063d8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	005b      	lsls	r3, r3, #1
 8006380:	2203      	movs	r2, #3
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	43db      	mvns	r3, r3
 8006388:	69ba      	ldr	r2, [r7, #24]
 800638a:	4013      	ands	r3, r2
 800638c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	68da      	ldr	r2, [r3, #12]
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	005b      	lsls	r3, r3, #1
 8006396:	fa02 f303 	lsl.w	r3, r2, r3
 800639a:	69ba      	ldr	r2, [r7, #24]
 800639c:	4313      	orrs	r3, r2
 800639e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80063ac:	2201      	movs	r2, #1
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	fa02 f303 	lsl.w	r3, r2, r3
 80063b4:	43db      	mvns	r3, r3
 80063b6:	69ba      	ldr	r2, [r7, #24]
 80063b8:	4013      	ands	r3, r2
 80063ba:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	091b      	lsrs	r3, r3, #4
 80063c2:	f003 0201 	and.w	r2, r3, #1
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	fa02 f303 	lsl.w	r3, r2, r3
 80063cc:	69ba      	ldr	r2, [r7, #24]
 80063ce:	4313      	orrs	r3, r2
 80063d0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	005b      	lsls	r3, r3, #1
 80063e2:	2203      	movs	r2, #3
 80063e4:	fa02 f303 	lsl.w	r3, r2, r3
 80063e8:	43db      	mvns	r3, r3
 80063ea:	69ba      	ldr	r2, [r7, #24]
 80063ec:	4013      	ands	r3, r2
 80063ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	69fb      	ldr	r3, [r7, #28]
 80063f6:	005b      	lsls	r3, r3, #1
 80063f8:	fa02 f303 	lsl.w	r3, r2, r3
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	4313      	orrs	r3, r2
 8006400:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	2b02      	cmp	r3, #2
 800640e:	d003      	beq.n	8006418 <HAL_GPIO_Init+0xfc>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	685b      	ldr	r3, [r3, #4]
 8006414:	2b12      	cmp	r3, #18
 8006416:	d123      	bne.n	8006460 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	08da      	lsrs	r2, r3, #3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	3208      	adds	r2, #8
 8006420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006424:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	f003 0307 	and.w	r3, r3, #7
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	220f      	movs	r2, #15
 8006430:	fa02 f303 	lsl.w	r3, r2, r3
 8006434:	43db      	mvns	r3, r3
 8006436:	69ba      	ldr	r2, [r7, #24]
 8006438:	4013      	ands	r3, r2
 800643a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	691a      	ldr	r2, [r3, #16]
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	f003 0307 	and.w	r3, r3, #7
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	fa02 f303 	lsl.w	r3, r2, r3
 800644c:	69ba      	ldr	r2, [r7, #24]
 800644e:	4313      	orrs	r3, r2
 8006450:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	08da      	lsrs	r2, r3, #3
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	3208      	adds	r2, #8
 800645a:	69b9      	ldr	r1, [r7, #24]
 800645c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	005b      	lsls	r3, r3, #1
 800646a:	2203      	movs	r2, #3
 800646c:	fa02 f303 	lsl.w	r3, r2, r3
 8006470:	43db      	mvns	r3, r3
 8006472:	69ba      	ldr	r2, [r7, #24]
 8006474:	4013      	ands	r3, r2
 8006476:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f003 0203 	and.w	r2, r3, #3
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	005b      	lsls	r3, r3, #1
 8006484:	fa02 f303 	lsl.w	r3, r2, r3
 8006488:	69ba      	ldr	r2, [r7, #24]
 800648a:	4313      	orrs	r3, r2
 800648c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800649c:	2b00      	cmp	r3, #0
 800649e:	f000 80b4 	beq.w	800660a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064a2:	2300      	movs	r3, #0
 80064a4:	60fb      	str	r3, [r7, #12]
 80064a6:	4b5f      	ldr	r3, [pc, #380]	; (8006624 <HAL_GPIO_Init+0x308>)
 80064a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064aa:	4a5e      	ldr	r2, [pc, #376]	; (8006624 <HAL_GPIO_Init+0x308>)
 80064ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064b0:	6453      	str	r3, [r2, #68]	; 0x44
 80064b2:	4b5c      	ldr	r3, [pc, #368]	; (8006624 <HAL_GPIO_Init+0x308>)
 80064b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064ba:	60fb      	str	r3, [r7, #12]
 80064bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064be:	4a5a      	ldr	r2, [pc, #360]	; (8006628 <HAL_GPIO_Init+0x30c>)
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	089b      	lsrs	r3, r3, #2
 80064c4:	3302      	adds	r3, #2
 80064c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	f003 0303 	and.w	r3, r3, #3
 80064d2:	009b      	lsls	r3, r3, #2
 80064d4:	220f      	movs	r2, #15
 80064d6:	fa02 f303 	lsl.w	r3, r2, r3
 80064da:	43db      	mvns	r3, r3
 80064dc:	69ba      	ldr	r2, [r7, #24]
 80064de:	4013      	ands	r3, r2
 80064e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a51      	ldr	r2, [pc, #324]	; (800662c <HAL_GPIO_Init+0x310>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d02b      	beq.n	8006542 <HAL_GPIO_Init+0x226>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a50      	ldr	r2, [pc, #320]	; (8006630 <HAL_GPIO_Init+0x314>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d025      	beq.n	800653e <HAL_GPIO_Init+0x222>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a4f      	ldr	r2, [pc, #316]	; (8006634 <HAL_GPIO_Init+0x318>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d01f      	beq.n	800653a <HAL_GPIO_Init+0x21e>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a4e      	ldr	r2, [pc, #312]	; (8006638 <HAL_GPIO_Init+0x31c>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d019      	beq.n	8006536 <HAL_GPIO_Init+0x21a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a4d      	ldr	r2, [pc, #308]	; (800663c <HAL_GPIO_Init+0x320>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d013      	beq.n	8006532 <HAL_GPIO_Init+0x216>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a4c      	ldr	r2, [pc, #304]	; (8006640 <HAL_GPIO_Init+0x324>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00d      	beq.n	800652e <HAL_GPIO_Init+0x212>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a4b      	ldr	r2, [pc, #300]	; (8006644 <HAL_GPIO_Init+0x328>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d007      	beq.n	800652a <HAL_GPIO_Init+0x20e>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a4a      	ldr	r2, [pc, #296]	; (8006648 <HAL_GPIO_Init+0x32c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d101      	bne.n	8006526 <HAL_GPIO_Init+0x20a>
 8006522:	2307      	movs	r3, #7
 8006524:	e00e      	b.n	8006544 <HAL_GPIO_Init+0x228>
 8006526:	2308      	movs	r3, #8
 8006528:	e00c      	b.n	8006544 <HAL_GPIO_Init+0x228>
 800652a:	2306      	movs	r3, #6
 800652c:	e00a      	b.n	8006544 <HAL_GPIO_Init+0x228>
 800652e:	2305      	movs	r3, #5
 8006530:	e008      	b.n	8006544 <HAL_GPIO_Init+0x228>
 8006532:	2304      	movs	r3, #4
 8006534:	e006      	b.n	8006544 <HAL_GPIO_Init+0x228>
 8006536:	2303      	movs	r3, #3
 8006538:	e004      	b.n	8006544 <HAL_GPIO_Init+0x228>
 800653a:	2302      	movs	r3, #2
 800653c:	e002      	b.n	8006544 <HAL_GPIO_Init+0x228>
 800653e:	2301      	movs	r3, #1
 8006540:	e000      	b.n	8006544 <HAL_GPIO_Init+0x228>
 8006542:	2300      	movs	r3, #0
 8006544:	69fa      	ldr	r2, [r7, #28]
 8006546:	f002 0203 	and.w	r2, r2, #3
 800654a:	0092      	lsls	r2, r2, #2
 800654c:	4093      	lsls	r3, r2
 800654e:	69ba      	ldr	r2, [r7, #24]
 8006550:	4313      	orrs	r3, r2
 8006552:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006554:	4934      	ldr	r1, [pc, #208]	; (8006628 <HAL_GPIO_Init+0x30c>)
 8006556:	69fb      	ldr	r3, [r7, #28]
 8006558:	089b      	lsrs	r3, r3, #2
 800655a:	3302      	adds	r3, #2
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006562:	4b3a      	ldr	r3, [pc, #232]	; (800664c <HAL_GPIO_Init+0x330>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	43db      	mvns	r3, r3
 800656c:	69ba      	ldr	r2, [r7, #24]
 800656e:	4013      	ands	r3, r2
 8006570:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d003      	beq.n	8006586 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800657e:	69ba      	ldr	r2, [r7, #24]
 8006580:	693b      	ldr	r3, [r7, #16]
 8006582:	4313      	orrs	r3, r2
 8006584:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006586:	4a31      	ldr	r2, [pc, #196]	; (800664c <HAL_GPIO_Init+0x330>)
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800658c:	4b2f      	ldr	r3, [pc, #188]	; (800664c <HAL_GPIO_Init+0x330>)
 800658e:	685b      	ldr	r3, [r3, #4]
 8006590:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	43db      	mvns	r3, r3
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	4013      	ands	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	685b      	ldr	r3, [r3, #4]
 80065a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80065a8:	69ba      	ldr	r2, [r7, #24]
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80065b0:	4a26      	ldr	r2, [pc, #152]	; (800664c <HAL_GPIO_Init+0x330>)
 80065b2:	69bb      	ldr	r3, [r7, #24]
 80065b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80065b6:	4b25      	ldr	r3, [pc, #148]	; (800664c <HAL_GPIO_Init+0x330>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	43db      	mvns	r3, r3
 80065c0:	69ba      	ldr	r2, [r7, #24]
 80065c2:	4013      	ands	r3, r2
 80065c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d003      	beq.n	80065da <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80065d2:	69ba      	ldr	r2, [r7, #24]
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80065da:	4a1c      	ldr	r2, [pc, #112]	; (800664c <HAL_GPIO_Init+0x330>)
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80065e0:	4b1a      	ldr	r3, [pc, #104]	; (800664c <HAL_GPIO_Init+0x330>)
 80065e2:	68db      	ldr	r3, [r3, #12]
 80065e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	43db      	mvns	r3, r3
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	4013      	ands	r3, r2
 80065ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d003      	beq.n	8006604 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80065fc:	69ba      	ldr	r2, [r7, #24]
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	4313      	orrs	r3, r2
 8006602:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006604:	4a11      	ldr	r2, [pc, #68]	; (800664c <HAL_GPIO_Init+0x330>)
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	3301      	adds	r3, #1
 800660e:	61fb      	str	r3, [r7, #28]
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	2b0f      	cmp	r3, #15
 8006614:	f67f ae90 	bls.w	8006338 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006618:	bf00      	nop
 800661a:	3724      	adds	r7, #36	; 0x24
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr
 8006624:	40023800 	.word	0x40023800
 8006628:	40013800 	.word	0x40013800
 800662c:	40020000 	.word	0x40020000
 8006630:	40020400 	.word	0x40020400
 8006634:	40020800 	.word	0x40020800
 8006638:	40020c00 	.word	0x40020c00
 800663c:	40021000 	.word	0x40021000
 8006640:	40021400 	.word	0x40021400
 8006644:	40021800 	.word	0x40021800
 8006648:	40021c00 	.word	0x40021c00
 800664c:	40013c00 	.word	0x40013c00

08006650 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006650:	b480      	push	{r7}
 8006652:	b085      	sub	sp, #20
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	691a      	ldr	r2, [r3, #16]
 8006660:	887b      	ldrh	r3, [r7, #2]
 8006662:	4013      	ands	r3, r2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d002      	beq.n	800666e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006668:	2301      	movs	r3, #1
 800666a:	73fb      	strb	r3, [r7, #15]
 800666c:	e001      	b.n	8006672 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800666e:	2300      	movs	r3, #0
 8006670:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006672:	7bfb      	ldrb	r3, [r7, #15]
}
 8006674:	4618      	mov	r0, r3
 8006676:	3714      	adds	r7, #20
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006680:	b480      	push	{r7}
 8006682:	b083      	sub	sp, #12
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	460b      	mov	r3, r1
 800668a:	807b      	strh	r3, [r7, #2]
 800668c:	4613      	mov	r3, r2
 800668e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006690:	787b      	ldrb	r3, [r7, #1]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d003      	beq.n	800669e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006696:	887a      	ldrh	r2, [r7, #2]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800669c:	e003      	b.n	80066a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800669e:	887b      	ldrh	r3, [r7, #2]
 80066a0:	041a      	lsls	r2, r3, #16
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	619a      	str	r2, [r3, #24]
}
 80066a6:	bf00      	nop
 80066a8:	370c      	adds	r7, #12
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
	...

080066b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b084      	sub	sp, #16
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d101      	bne.n	80066c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	e11f      	b.n	8006906 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d106      	bne.n	80066e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7fe fed4 	bl	8005488 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2224      	movs	r2, #36	; 0x24
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 0201 	bic.w	r2, r2, #1
 80066f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006706:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006716:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006718:	f001 fb90 	bl	8007e3c <HAL_RCC_GetPCLK1Freq>
 800671c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	4a7b      	ldr	r2, [pc, #492]	; (8006910 <HAL_I2C_Init+0x25c>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d807      	bhi.n	8006738 <HAL_I2C_Init+0x84>
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	4a7a      	ldr	r2, [pc, #488]	; (8006914 <HAL_I2C_Init+0x260>)
 800672c:	4293      	cmp	r3, r2
 800672e:	bf94      	ite	ls
 8006730:	2301      	movls	r3, #1
 8006732:	2300      	movhi	r3, #0
 8006734:	b2db      	uxtb	r3, r3
 8006736:	e006      	b.n	8006746 <HAL_I2C_Init+0x92>
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	4a77      	ldr	r2, [pc, #476]	; (8006918 <HAL_I2C_Init+0x264>)
 800673c:	4293      	cmp	r3, r2
 800673e:	bf94      	ite	ls
 8006740:	2301      	movls	r3, #1
 8006742:	2300      	movhi	r3, #0
 8006744:	b2db      	uxtb	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	d001      	beq.n	800674e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e0db      	b.n	8006906 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	4a72      	ldr	r2, [pc, #456]	; (800691c <HAL_I2C_Init+0x268>)
 8006752:	fba2 2303 	umull	r2, r3, r2, r3
 8006756:	0c9b      	lsrs	r3, r3, #18
 8006758:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68ba      	ldr	r2, [r7, #8]
 800676a:	430a      	orrs	r2, r1
 800676c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	4a64      	ldr	r2, [pc, #400]	; (8006910 <HAL_I2C_Init+0x25c>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d802      	bhi.n	8006788 <HAL_I2C_Init+0xd4>
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	3301      	adds	r3, #1
 8006786:	e009      	b.n	800679c <HAL_I2C_Init+0xe8>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800678e:	fb02 f303 	mul.w	r3, r2, r3
 8006792:	4a63      	ldr	r2, [pc, #396]	; (8006920 <HAL_I2C_Init+0x26c>)
 8006794:	fba2 2303 	umull	r2, r3, r2, r3
 8006798:	099b      	lsrs	r3, r3, #6
 800679a:	3301      	adds	r3, #1
 800679c:	687a      	ldr	r2, [r7, #4]
 800679e:	6812      	ldr	r2, [r2, #0]
 80067a0:	430b      	orrs	r3, r1
 80067a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	69db      	ldr	r3, [r3, #28]
 80067aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80067ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	4956      	ldr	r1, [pc, #344]	; (8006910 <HAL_I2C_Init+0x25c>)
 80067b8:	428b      	cmp	r3, r1
 80067ba:	d80d      	bhi.n	80067d8 <HAL_I2C_Init+0x124>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	1e59      	subs	r1, r3, #1
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	005b      	lsls	r3, r3, #1
 80067c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80067ca:	3301      	adds	r3, #1
 80067cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067d0:	2b04      	cmp	r3, #4
 80067d2:	bf38      	it	cc
 80067d4:	2304      	movcc	r3, #4
 80067d6:	e04f      	b.n	8006878 <HAL_I2C_Init+0x1c4>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d111      	bne.n	8006804 <HAL_I2C_Init+0x150>
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	1e58      	subs	r0, r3, #1
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6859      	ldr	r1, [r3, #4]
 80067e8:	460b      	mov	r3, r1
 80067ea:	005b      	lsls	r3, r3, #1
 80067ec:	440b      	add	r3, r1
 80067ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80067f2:	3301      	adds	r3, #1
 80067f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	bf0c      	ite	eq
 80067fc:	2301      	moveq	r3, #1
 80067fe:	2300      	movne	r3, #0
 8006800:	b2db      	uxtb	r3, r3
 8006802:	e012      	b.n	800682a <HAL_I2C_Init+0x176>
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	1e58      	subs	r0, r3, #1
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6859      	ldr	r1, [r3, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	440b      	add	r3, r1
 8006812:	0099      	lsls	r1, r3, #2
 8006814:	440b      	add	r3, r1
 8006816:	fbb0 f3f3 	udiv	r3, r0, r3
 800681a:	3301      	adds	r3, #1
 800681c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006820:	2b00      	cmp	r3, #0
 8006822:	bf0c      	ite	eq
 8006824:	2301      	moveq	r3, #1
 8006826:	2300      	movne	r3, #0
 8006828:	b2db      	uxtb	r3, r3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d001      	beq.n	8006832 <HAL_I2C_Init+0x17e>
 800682e:	2301      	movs	r3, #1
 8006830:	e022      	b.n	8006878 <HAL_I2C_Init+0x1c4>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10e      	bne.n	8006858 <HAL_I2C_Init+0x1a4>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	1e58      	subs	r0, r3, #1
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6859      	ldr	r1, [r3, #4]
 8006842:	460b      	mov	r3, r1
 8006844:	005b      	lsls	r3, r3, #1
 8006846:	440b      	add	r3, r1
 8006848:	fbb0 f3f3 	udiv	r3, r0, r3
 800684c:	3301      	adds	r3, #1
 800684e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006852:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006856:	e00f      	b.n	8006878 <HAL_I2C_Init+0x1c4>
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	1e58      	subs	r0, r3, #1
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6859      	ldr	r1, [r3, #4]
 8006860:	460b      	mov	r3, r1
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	440b      	add	r3, r1
 8006866:	0099      	lsls	r1, r3, #2
 8006868:	440b      	add	r3, r1
 800686a:	fbb0 f3f3 	udiv	r3, r0, r3
 800686e:	3301      	adds	r3, #1
 8006870:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006874:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006878:	6879      	ldr	r1, [r7, #4]
 800687a:	6809      	ldr	r1, [r1, #0]
 800687c:	4313      	orrs	r3, r2
 800687e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	69da      	ldr	r2, [r3, #28]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	431a      	orrs	r2, r3
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	430a      	orrs	r2, r1
 800689a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689b      	ldr	r3, [r3, #8]
 80068a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80068a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80068aa:	687a      	ldr	r2, [r7, #4]
 80068ac:	6911      	ldr	r1, [r2, #16]
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	68d2      	ldr	r2, [r2, #12]
 80068b2:	4311      	orrs	r1, r2
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	6812      	ldr	r2, [r2, #0]
 80068b8:	430b      	orrs	r3, r1
 80068ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	695a      	ldr	r2, [r3, #20]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	431a      	orrs	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	430a      	orrs	r2, r1
 80068d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0201 	orr.w	r2, r2, #1
 80068e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2220      	movs	r2, #32
 80068f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006904:	2300      	movs	r3, #0
}
 8006906:	4618      	mov	r0, r3
 8006908:	3710      	adds	r7, #16
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	000186a0 	.word	0x000186a0
 8006914:	001e847f 	.word	0x001e847f
 8006918:	003d08ff 	.word	0x003d08ff
 800691c:	431bde83 	.word	0x431bde83
 8006920:	10624dd3 	.word	0x10624dd3

08006924 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b088      	sub	sp, #32
 8006928:	af02      	add	r7, sp, #8
 800692a:	60f8      	str	r0, [r7, #12]
 800692c:	607a      	str	r2, [r7, #4]
 800692e:	461a      	mov	r2, r3
 8006930:	460b      	mov	r3, r1
 8006932:	817b      	strh	r3, [r7, #10]
 8006934:	4613      	mov	r3, r2
 8006936:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006938:	f7ff f820 	bl	800597c <HAL_GetTick>
 800693c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006944:	b2db      	uxtb	r3, r3
 8006946:	2b20      	cmp	r3, #32
 8006948:	f040 80e0 	bne.w	8006b0c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	9300      	str	r3, [sp, #0]
 8006950:	2319      	movs	r3, #25
 8006952:	2201      	movs	r2, #1
 8006954:	4970      	ldr	r1, [pc, #448]	; (8006b18 <HAL_I2C_Master_Transmit+0x1f4>)
 8006956:	68f8      	ldr	r0, [r7, #12]
 8006958:	f000 fc58 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006962:	2302      	movs	r3, #2
 8006964:	e0d3      	b.n	8006b0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800696c:	2b01      	cmp	r3, #1
 800696e:	d101      	bne.n	8006974 <HAL_I2C_Master_Transmit+0x50>
 8006970:	2302      	movs	r3, #2
 8006972:	e0cc      	b.n	8006b0e <HAL_I2C_Master_Transmit+0x1ea>
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	2201      	movs	r2, #1
 8006978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b01      	cmp	r3, #1
 8006988:	d007      	beq.n	800699a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0201 	orr.w	r2, r2, #1
 8006998:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2221      	movs	r2, #33	; 0x21
 80069ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2210      	movs	r2, #16
 80069b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	687a      	ldr	r2, [r7, #4]
 80069c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	893a      	ldrh	r2, [r7, #8]
 80069ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	4a50      	ldr	r2, [pc, #320]	; (8006b1c <HAL_I2C_Master_Transmit+0x1f8>)
 80069da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80069dc:	8979      	ldrh	r1, [r7, #10]
 80069de:	697b      	ldr	r3, [r7, #20]
 80069e0:	6a3a      	ldr	r2, [r7, #32]
 80069e2:	68f8      	ldr	r0, [r7, #12]
 80069e4:	f000 fac2 	bl	8006f6c <I2C_MasterRequestWrite>
 80069e8:	4603      	mov	r3, r0
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d001      	beq.n	80069f2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80069ee:	2301      	movs	r3, #1
 80069f0:	e08d      	b.n	8006b0e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069f2:	2300      	movs	r3, #0
 80069f4:	613b      	str	r3, [r7, #16]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	695b      	ldr	r3, [r3, #20]
 80069fc:	613b      	str	r3, [r7, #16]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	699b      	ldr	r3, [r3, #24]
 8006a04:	613b      	str	r3, [r7, #16]
 8006a06:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006a08:	e066      	b.n	8006ad8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a0a:	697a      	ldr	r2, [r7, #20]
 8006a0c:	6a39      	ldr	r1, [r7, #32]
 8006a0e:	68f8      	ldr	r0, [r7, #12]
 8006a10:	f000 fcd2 	bl	80073b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d00d      	beq.n	8006a36 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a1e:	2b04      	cmp	r3, #4
 8006a20:	d107      	bne.n	8006a32 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a30:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	e06b      	b.n	8006b0e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a3a:	781a      	ldrb	r2, [r3, #0]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a46:	1c5a      	adds	r2, r3, #1
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	3b01      	subs	r3, #1
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a5e:	3b01      	subs	r3, #1
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	f003 0304 	and.w	r3, r3, #4
 8006a70:	2b04      	cmp	r3, #4
 8006a72:	d11b      	bne.n	8006aac <HAL_I2C_Master_Transmit+0x188>
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d017      	beq.n	8006aac <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a80:	781a      	ldrb	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006aa4:	3b01      	subs	r3, #1
 8006aa6:	b29a      	uxth	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006aac:	697a      	ldr	r2, [r7, #20]
 8006aae:	6a39      	ldr	r1, [r7, #32]
 8006ab0:	68f8      	ldr	r0, [r7, #12]
 8006ab2:	f000 fcc2 	bl	800743a <I2C_WaitOnBTFFlagUntilTimeout>
 8006ab6:	4603      	mov	r3, r0
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d00d      	beq.n	8006ad8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	d107      	bne.n	8006ad4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	681a      	ldr	r2, [r3, #0]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ad2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e01a      	b.n	8006b0e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d194      	bne.n	8006a0a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2220      	movs	r2, #32
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	e000      	b.n	8006b0e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006b0c:	2302      	movs	r3, #2
  }
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	3718      	adds	r7, #24
 8006b12:	46bd      	mov	sp, r7
 8006b14:	bd80      	pop	{r7, pc}
 8006b16:	bf00      	nop
 8006b18:	00100002 	.word	0x00100002
 8006b1c:	ffff0000 	.word	0xffff0000

08006b20 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b08c      	sub	sp, #48	; 0x30
 8006b24:	af02      	add	r7, sp, #8
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	607a      	str	r2, [r7, #4]
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	817b      	strh	r3, [r7, #10]
 8006b30:	4613      	mov	r3, r2
 8006b32:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b34:	f7fe ff22 	bl	800597c <HAL_GetTick>
 8006b38:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	2b20      	cmp	r3, #32
 8006b44:	f040 820b 	bne.w	8006f5e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	2319      	movs	r3, #25
 8006b4e:	2201      	movs	r2, #1
 8006b50:	497c      	ldr	r1, [pc, #496]	; (8006d44 <HAL_I2C_Master_Receive+0x224>)
 8006b52:	68f8      	ldr	r0, [r7, #12]
 8006b54:	f000 fb5a 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d001      	beq.n	8006b62 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006b5e:	2302      	movs	r3, #2
 8006b60:	e1fe      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d101      	bne.n	8006b70 <HAL_I2C_Master_Receive+0x50>
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	e1f7      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2201      	movs	r2, #1
 8006b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 0301 	and.w	r3, r3, #1
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	d007      	beq.n	8006b96 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f042 0201 	orr.w	r2, r2, #1
 8006b94:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ba4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2222      	movs	r2, #34	; 0x22
 8006baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2210      	movs	r2, #16
 8006bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2200      	movs	r2, #0
 8006bba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	893a      	ldrh	r2, [r7, #8]
 8006bc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bcc:	b29a      	uxth	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	4a5c      	ldr	r2, [pc, #368]	; (8006d48 <HAL_I2C_Master_Receive+0x228>)
 8006bd6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006bd8:	8979      	ldrh	r1, [r7, #10]
 8006bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 fa46 	bl	8007070 <I2C_MasterRequestRead>
 8006be4:	4603      	mov	r3, r0
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e1b8      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d113      	bne.n	8006c1e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	623b      	str	r3, [r7, #32]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	695b      	ldr	r3, [r3, #20]
 8006c00:	623b      	str	r3, [r7, #32]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	623b      	str	r3, [r7, #32]
 8006c0a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c1a:	601a      	str	r2, [r3, #0]
 8006c1c:	e18c      	b.n	8006f38 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d11b      	bne.n	8006c5e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c34:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c36:	2300      	movs	r3, #0
 8006c38:	61fb      	str	r3, [r7, #28]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	695b      	ldr	r3, [r3, #20]
 8006c40:	61fb      	str	r3, [r7, #28]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	699b      	ldr	r3, [r3, #24]
 8006c48:	61fb      	str	r3, [r7, #28]
 8006c4a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c5a:	601a      	str	r2, [r3, #0]
 8006c5c:	e16c      	b.n	8006f38 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	d11b      	bne.n	8006c9e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c74:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681a      	ldr	r2, [r3, #0]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c84:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c86:	2300      	movs	r3, #0
 8006c88:	61bb      	str	r3, [r7, #24]
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	695b      	ldr	r3, [r3, #20]
 8006c90:	61bb      	str	r3, [r7, #24]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	699b      	ldr	r3, [r3, #24]
 8006c98:	61bb      	str	r3, [r7, #24]
 8006c9a:	69bb      	ldr	r3, [r7, #24]
 8006c9c:	e14c      	b.n	8006f38 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006cac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cae:	2300      	movs	r3, #0
 8006cb0:	617b      	str	r3, [r7, #20]
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	695b      	ldr	r3, [r3, #20]
 8006cb8:	617b      	str	r3, [r7, #20]
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	617b      	str	r3, [r7, #20]
 8006cc2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006cc4:	e138      	b.n	8006f38 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cca:	2b03      	cmp	r3, #3
 8006ccc:	f200 80f1 	bhi.w	8006eb2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d123      	bne.n	8006d20 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006cda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f000 fbed 	bl	80074bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e139      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	691a      	ldr	r2, [r3, #16]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cf6:	b2d2      	uxtb	r2, r2
 8006cf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	3b01      	subs	r3, #1
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006d1e:	e10b      	b.n	8006f38 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d14e      	bne.n	8006dc6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d2e:	2200      	movs	r2, #0
 8006d30:	4906      	ldr	r1, [pc, #24]	; (8006d4c <HAL_I2C_Master_Receive+0x22c>)
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f000 fa6a 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d008      	beq.n	8006d50 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e10e      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
 8006d42:	bf00      	nop
 8006d44:	00100002 	.word	0x00100002
 8006d48:	ffff0000 	.word	0xffff0000
 8006d4c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	691a      	ldr	r2, [r3, #16]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d6a:	b2d2      	uxtb	r2, r2
 8006d6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d72:	1c5a      	adds	r2, r3, #1
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006d7c:	3b01      	subs	r3, #1
 8006d7e:	b29a      	uxth	r2, r3
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	3b01      	subs	r3, #1
 8006d8c:	b29a      	uxth	r2, r3
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	691a      	ldr	r2, [r3, #16]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d9c:	b2d2      	uxtb	r2, r2
 8006d9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da4:	1c5a      	adds	r2, r3, #1
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dae:	3b01      	subs	r3, #1
 8006db0:	b29a      	uxth	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006dc4:	e0b8      	b.n	8006f38 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dc8:	9300      	str	r3, [sp, #0]
 8006dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dcc:	2200      	movs	r2, #0
 8006dce:	4966      	ldr	r1, [pc, #408]	; (8006f68 <HAL_I2C_Master_Receive+0x448>)
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f000 fa1b 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d001      	beq.n	8006de0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e0bf      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	691a      	ldr	r2, [r3, #16]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dfa:	b2d2      	uxtb	r2, r2
 8006dfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e02:	1c5a      	adds	r2, r3, #1
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	b29a      	uxth	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	b29a      	uxth	r2, r3
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e24:	9300      	str	r3, [sp, #0]
 8006e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e28:	2200      	movs	r2, #0
 8006e2a:	494f      	ldr	r1, [pc, #316]	; (8006f68 <HAL_I2C_Master_Receive+0x448>)
 8006e2c:	68f8      	ldr	r0, [r7, #12]
 8006e2e:	f000 f9ed 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d001      	beq.n	8006e3c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e091      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681a      	ldr	r2, [r3, #0]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	691a      	ldr	r2, [r3, #16]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e56:	b2d2      	uxtb	r2, r2
 8006e58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5e:	1c5a      	adds	r2, r3, #1
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	b29a      	uxth	r2, r3
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	3b01      	subs	r3, #1
 8006e78:	b29a      	uxth	r2, r3
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	691a      	ldr	r2, [r3, #16]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e88:	b2d2      	uxtb	r2, r2
 8006e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e90:	1c5a      	adds	r2, r3, #1
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006eb0:	e042      	b.n	8006f38 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006eb4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006eb6:	68f8      	ldr	r0, [r7, #12]
 8006eb8:	f000 fb00 	bl	80074bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ebc:	4603      	mov	r3, r0
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d001      	beq.n	8006ec6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e04c      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	691a      	ldr	r2, [r3, #16]
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed0:	b2d2      	uxtb	r2, r2
 8006ed2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d118      	bne.n	8006f38 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	691a      	ldr	r2, [r3, #16]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f10:	b2d2      	uxtb	r2, r2
 8006f12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f18:	1c5a      	adds	r2, r3, #1
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f22:	3b01      	subs	r3, #1
 8006f24:	b29a      	uxth	r2, r3
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	3b01      	subs	r3, #1
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f47f aec2 	bne.w	8006cc6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2220      	movs	r2, #32
 8006f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	e000      	b.n	8006f60 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006f5e:	2302      	movs	r3, #2
  }
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3728      	adds	r7, #40	; 0x28
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}
 8006f68:	00010004 	.word	0x00010004

08006f6c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b088      	sub	sp, #32
 8006f70:	af02      	add	r7, sp, #8
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	607a      	str	r2, [r7, #4]
 8006f76:	603b      	str	r3, [r7, #0]
 8006f78:	460b      	mov	r3, r1
 8006f7a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f80:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006f82:	697b      	ldr	r3, [r7, #20]
 8006f84:	2b08      	cmp	r3, #8
 8006f86:	d006      	beq.n	8006f96 <I2C_MasterRequestWrite+0x2a>
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d003      	beq.n	8006f96 <I2C_MasterRequestWrite+0x2a>
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006f94:	d108      	bne.n	8006fa8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fa4:	601a      	str	r2, [r3, #0]
 8006fa6:	e00b      	b.n	8006fc0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fac:	2b12      	cmp	r3, #18
 8006fae:	d107      	bne.n	8006fc0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fbe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	9300      	str	r3, [sp, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 f91d 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00d      	beq.n	8006ff4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fe2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006fe6:	d103      	bne.n	8006ff0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006fee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006ff0:	2303      	movs	r3, #3
 8006ff2:	e035      	b.n	8007060 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ffc:	d108      	bne.n	8007010 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006ffe:	897b      	ldrh	r3, [r7, #10]
 8007000:	b2db      	uxtb	r3, r3
 8007002:	461a      	mov	r2, r3
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800700c:	611a      	str	r2, [r3, #16]
 800700e:	e01b      	b.n	8007048 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007010:	897b      	ldrh	r3, [r7, #10]
 8007012:	11db      	asrs	r3, r3, #7
 8007014:	b2db      	uxtb	r3, r3
 8007016:	f003 0306 	and.w	r3, r3, #6
 800701a:	b2db      	uxtb	r3, r3
 800701c:	f063 030f 	orn	r3, r3, #15
 8007020:	b2da      	uxtb	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	490e      	ldr	r1, [pc, #56]	; (8007068 <I2C_MasterRequestWrite+0xfc>)
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f000 f943 	bl	80072ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d001      	beq.n	800703e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e010      	b.n	8007060 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800703e:	897b      	ldrh	r3, [r7, #10]
 8007040:	b2da      	uxtb	r2, r3
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	687a      	ldr	r2, [r7, #4]
 800704c:	4907      	ldr	r1, [pc, #28]	; (800706c <I2C_MasterRequestWrite+0x100>)
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f000 f933 	bl	80072ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d001      	beq.n	800705e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	e000      	b.n	8007060 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800705e:	2300      	movs	r3, #0
}
 8007060:	4618      	mov	r0, r3
 8007062:	3718      	adds	r7, #24
 8007064:	46bd      	mov	sp, r7
 8007066:	bd80      	pop	{r7, pc}
 8007068:	00010008 	.word	0x00010008
 800706c:	00010002 	.word	0x00010002

08007070 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b088      	sub	sp, #32
 8007074:	af02      	add	r7, sp, #8
 8007076:	60f8      	str	r0, [r7, #12]
 8007078:	607a      	str	r2, [r7, #4]
 800707a:	603b      	str	r3, [r7, #0]
 800707c:	460b      	mov	r3, r1
 800707e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007084:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007094:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	2b08      	cmp	r3, #8
 800709a:	d006      	beq.n	80070aa <I2C_MasterRequestRead+0x3a>
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d003      	beq.n	80070aa <I2C_MasterRequestRead+0x3a>
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80070a8:	d108      	bne.n	80070bc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681a      	ldr	r2, [r3, #0]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	e00b      	b.n	80070d4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070c0:	2b11      	cmp	r3, #17
 80070c2:	d107      	bne.n	80070d4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	9300      	str	r3, [sp, #0]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f000 f893 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 80070e6:	4603      	mov	r3, r0
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00d      	beq.n	8007108 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070fa:	d103      	bne.n	8007104 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007102:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007104:	2303      	movs	r3, #3
 8007106:	e079      	b.n	80071fc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	691b      	ldr	r3, [r3, #16]
 800710c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007110:	d108      	bne.n	8007124 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007112:	897b      	ldrh	r3, [r7, #10]
 8007114:	b2db      	uxtb	r3, r3
 8007116:	f043 0301 	orr.w	r3, r3, #1
 800711a:	b2da      	uxtb	r2, r3
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	611a      	str	r2, [r3, #16]
 8007122:	e05f      	b.n	80071e4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007124:	897b      	ldrh	r3, [r7, #10]
 8007126:	11db      	asrs	r3, r3, #7
 8007128:	b2db      	uxtb	r3, r3
 800712a:	f003 0306 	and.w	r3, r3, #6
 800712e:	b2db      	uxtb	r3, r3
 8007130:	f063 030f 	orn	r3, r3, #15
 8007134:	b2da      	uxtb	r2, r3
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	687a      	ldr	r2, [r7, #4]
 8007140:	4930      	ldr	r1, [pc, #192]	; (8007204 <I2C_MasterRequestRead+0x194>)
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f000 f8b9 	bl	80072ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007148:	4603      	mov	r3, r0
 800714a:	2b00      	cmp	r3, #0
 800714c:	d001      	beq.n	8007152 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e054      	b.n	80071fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007152:	897b      	ldrh	r3, [r7, #10]
 8007154:	b2da      	uxtb	r2, r3
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	4929      	ldr	r1, [pc, #164]	; (8007208 <I2C_MasterRequestRead+0x198>)
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 f8a9 	bl	80072ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d001      	beq.n	8007172 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e044      	b.n	80071fc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007172:	2300      	movs	r3, #0
 8007174:	613b      	str	r3, [r7, #16]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	695b      	ldr	r3, [r3, #20]
 800717c:	613b      	str	r3, [r7, #16]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	699b      	ldr	r3, [r3, #24]
 8007184:	613b      	str	r3, [r7, #16]
 8007186:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007196:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	9300      	str	r3, [sp, #0]
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80071a4:	68f8      	ldr	r0, [r7, #12]
 80071a6:	f000 f831 	bl	800720c <I2C_WaitOnFlagUntilTimeout>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00d      	beq.n	80071cc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071be:	d103      	bne.n	80071c8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071c6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e017      	b.n	80071fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80071cc:	897b      	ldrh	r3, [r7, #10]
 80071ce:	11db      	asrs	r3, r3, #7
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	f003 0306 	and.w	r3, r3, #6
 80071d6:	b2db      	uxtb	r3, r3
 80071d8:	f063 030e 	orn	r3, r3, #14
 80071dc:	b2da      	uxtb	r2, r3
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	4907      	ldr	r1, [pc, #28]	; (8007208 <I2C_MasterRequestRead+0x198>)
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f000 f865 	bl	80072ba <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d001      	beq.n	80071fa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80071f6:	2301      	movs	r3, #1
 80071f8:	e000      	b.n	80071fc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80071fa:	2300      	movs	r3, #0
}
 80071fc:	4618      	mov	r0, r3
 80071fe:	3718      	adds	r7, #24
 8007200:	46bd      	mov	sp, r7
 8007202:	bd80      	pop	{r7, pc}
 8007204:	00010008 	.word	0x00010008
 8007208:	00010002 	.word	0x00010002

0800720c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	603b      	str	r3, [r7, #0]
 8007218:	4613      	mov	r3, r2
 800721a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800721c:	e025      	b.n	800726a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007224:	d021      	beq.n	800726a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007226:	f7fe fba9 	bl	800597c <HAL_GetTick>
 800722a:	4602      	mov	r2, r0
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	683a      	ldr	r2, [r7, #0]
 8007232:	429a      	cmp	r2, r3
 8007234:	d302      	bcc.n	800723c <I2C_WaitOnFlagUntilTimeout+0x30>
 8007236:	683b      	ldr	r3, [r7, #0]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d116      	bne.n	800726a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	2220      	movs	r2, #32
 8007246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007256:	f043 0220 	orr.w	r2, r3, #32
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2200      	movs	r2, #0
 8007262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e023      	b.n	80072b2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	0c1b      	lsrs	r3, r3, #16
 800726e:	b2db      	uxtb	r3, r3
 8007270:	2b01      	cmp	r3, #1
 8007272:	d10d      	bne.n	8007290 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	695b      	ldr	r3, [r3, #20]
 800727a:	43da      	mvns	r2, r3
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	4013      	ands	r3, r2
 8007280:	b29b      	uxth	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	bf0c      	ite	eq
 8007286:	2301      	moveq	r3, #1
 8007288:	2300      	movne	r3, #0
 800728a:	b2db      	uxtb	r3, r3
 800728c:	461a      	mov	r2, r3
 800728e:	e00c      	b.n	80072aa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	699b      	ldr	r3, [r3, #24]
 8007296:	43da      	mvns	r2, r3
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	4013      	ands	r3, r2
 800729c:	b29b      	uxth	r3, r3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	bf0c      	ite	eq
 80072a2:	2301      	moveq	r3, #1
 80072a4:	2300      	movne	r3, #0
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	461a      	mov	r2, r3
 80072aa:	79fb      	ldrb	r3, [r7, #7]
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d0b6      	beq.n	800721e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}

080072ba <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80072ba:	b580      	push	{r7, lr}
 80072bc:	b084      	sub	sp, #16
 80072be:	af00      	add	r7, sp, #0
 80072c0:	60f8      	str	r0, [r7, #12]
 80072c2:	60b9      	str	r1, [r7, #8]
 80072c4:	607a      	str	r2, [r7, #4]
 80072c6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80072c8:	e051      	b.n	800736e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	695b      	ldr	r3, [r3, #20]
 80072d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80072d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072d8:	d123      	bne.n	8007322 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072e8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80072f2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2200      	movs	r2, #0
 80072f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2220      	movs	r2, #32
 80072fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800730e:	f043 0204 	orr.w	r2, r3, #4
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800731e:	2301      	movs	r3, #1
 8007320:	e046      	b.n	80073b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007328:	d021      	beq.n	800736e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800732a:	f7fe fb27 	bl	800597c <HAL_GetTick>
 800732e:	4602      	mov	r2, r0
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	1ad3      	subs	r3, r2, r3
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	429a      	cmp	r2, r3
 8007338:	d302      	bcc.n	8007340 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d116      	bne.n	800736e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2200      	movs	r2, #0
 8007344:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	2220      	movs	r2, #32
 800734a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2200      	movs	r2, #0
 8007352:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800735a:	f043 0220 	orr.w	r2, r3, #32
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e020      	b.n	80073b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	0c1b      	lsrs	r3, r3, #16
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b01      	cmp	r3, #1
 8007376:	d10c      	bne.n	8007392 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	43da      	mvns	r2, r3
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	4013      	ands	r3, r2
 8007384:	b29b      	uxth	r3, r3
 8007386:	2b00      	cmp	r3, #0
 8007388:	bf14      	ite	ne
 800738a:	2301      	movne	r3, #1
 800738c:	2300      	moveq	r3, #0
 800738e:	b2db      	uxtb	r3, r3
 8007390:	e00b      	b.n	80073aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	699b      	ldr	r3, [r3, #24]
 8007398:	43da      	mvns	r2, r3
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	4013      	ands	r3, r2
 800739e:	b29b      	uxth	r3, r3
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	bf14      	ite	ne
 80073a4:	2301      	movne	r3, #1
 80073a6:	2300      	moveq	r3, #0
 80073a8:	b2db      	uxtb	r3, r3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d18d      	bne.n	80072ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80073ae:	2300      	movs	r3, #0
}
 80073b0:	4618      	mov	r0, r3
 80073b2:	3710      	adds	r7, #16
 80073b4:	46bd      	mov	sp, r7
 80073b6:	bd80      	pop	{r7, pc}

080073b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b084      	sub	sp, #16
 80073bc:	af00      	add	r7, sp, #0
 80073be:	60f8      	str	r0, [r7, #12]
 80073c0:	60b9      	str	r1, [r7, #8]
 80073c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80073c4:	e02d      	b.n	8007422 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80073c6:	68f8      	ldr	r0, [r7, #12]
 80073c8:	f000 f8ce 	bl	8007568 <I2C_IsAcknowledgeFailed>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d001      	beq.n	80073d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e02d      	b.n	8007432 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073d6:	68bb      	ldr	r3, [r7, #8]
 80073d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073dc:	d021      	beq.n	8007422 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073de:	f7fe facd 	bl	800597c <HAL_GetTick>
 80073e2:	4602      	mov	r2, r0
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	1ad3      	subs	r3, r2, r3
 80073e8:	68ba      	ldr	r2, [r7, #8]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d302      	bcc.n	80073f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d116      	bne.n	8007422 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2200      	movs	r2, #0
 80073f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2220      	movs	r2, #32
 80073fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800740e:	f043 0220 	orr.w	r2, r3, #32
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	2200      	movs	r2, #0
 800741a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e007      	b.n	8007432 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	695b      	ldr	r3, [r3, #20]
 8007428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800742c:	2b80      	cmp	r3, #128	; 0x80
 800742e:	d1ca      	bne.n	80073c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007430:	2300      	movs	r3, #0
}
 8007432:	4618      	mov	r0, r3
 8007434:	3710      	adds	r7, #16
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}

0800743a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800743a:	b580      	push	{r7, lr}
 800743c:	b084      	sub	sp, #16
 800743e:	af00      	add	r7, sp, #0
 8007440:	60f8      	str	r0, [r7, #12]
 8007442:	60b9      	str	r1, [r7, #8]
 8007444:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007446:	e02d      	b.n	80074a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007448:	68f8      	ldr	r0, [r7, #12]
 800744a:	f000 f88d 	bl	8007568 <I2C_IsAcknowledgeFailed>
 800744e:	4603      	mov	r3, r0
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007454:	2301      	movs	r3, #1
 8007456:	e02d      	b.n	80074b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800745e:	d021      	beq.n	80074a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007460:	f7fe fa8c 	bl	800597c <HAL_GetTick>
 8007464:	4602      	mov	r2, r0
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	1ad3      	subs	r3, r2, r3
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	429a      	cmp	r2, r3
 800746e:	d302      	bcc.n	8007476 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d116      	bne.n	80074a4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2220      	movs	r2, #32
 8007480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007490:	f043 0220 	orr.w	r2, r3, #32
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	2200      	movs	r2, #0
 800749c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	e007      	b.n	80074b4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	f003 0304 	and.w	r3, r3, #4
 80074ae:	2b04      	cmp	r3, #4
 80074b0:	d1ca      	bne.n	8007448 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074b2:	2300      	movs	r3, #0
}
 80074b4:	4618      	mov	r0, r3
 80074b6:	3710      	adds	r7, #16
 80074b8:	46bd      	mov	sp, r7
 80074ba:	bd80      	pop	{r7, pc}

080074bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80074c8:	e042      	b.n	8007550 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	695b      	ldr	r3, [r3, #20]
 80074d0:	f003 0310 	and.w	r3, r3, #16
 80074d4:	2b10      	cmp	r3, #16
 80074d6:	d119      	bne.n	800750c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f06f 0210 	mvn.w	r2, #16
 80074e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2200      	movs	r2, #0
 80074e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2220      	movs	r2, #32
 80074ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2200      	movs	r2, #0
 80074f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	2200      	movs	r2, #0
 8007504:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e029      	b.n	8007560 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800750c:	f7fe fa36 	bl	800597c <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	68ba      	ldr	r2, [r7, #8]
 8007518:	429a      	cmp	r2, r3
 800751a:	d302      	bcc.n	8007522 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d116      	bne.n	8007550 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2220      	movs	r2, #32
 800752c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2200      	movs	r2, #0
 8007534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753c:	f043 0220 	orr.w	r2, r3, #32
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	e007      	b.n	8007560 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800755a:	2b40      	cmp	r3, #64	; 0x40
 800755c:	d1b5      	bne.n	80074ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	3710      	adds	r7, #16
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800757a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800757e:	d11b      	bne.n	80075b8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007588:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2200      	movs	r2, #0
 800758e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2220      	movs	r2, #32
 8007594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2200      	movs	r2, #0
 800759c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075a4:	f043 0204 	orr.w	r2, r3, #4
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e000      	b.n	80075ba <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	370c      	adds	r7, #12
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr
	...

080075c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b086      	sub	sp, #24
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d101      	bne.n	80075da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e25b      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 0301 	and.w	r3, r3, #1
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d075      	beq.n	80076d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80075e6:	4ba3      	ldr	r3, [pc, #652]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f003 030c 	and.w	r3, r3, #12
 80075ee:	2b04      	cmp	r3, #4
 80075f0:	d00c      	beq.n	800760c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80075f2:	4ba0      	ldr	r3, [pc, #640]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80075fa:	2b08      	cmp	r3, #8
 80075fc:	d112      	bne.n	8007624 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80075fe:	4b9d      	ldr	r3, [pc, #628]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007606:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800760a:	d10b      	bne.n	8007624 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800760c:	4b99      	ldr	r3, [pc, #612]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007614:	2b00      	cmp	r3, #0
 8007616:	d05b      	beq.n	80076d0 <HAL_RCC_OscConfig+0x108>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d157      	bne.n	80076d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e236      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800762c:	d106      	bne.n	800763c <HAL_RCC_OscConfig+0x74>
 800762e:	4b91      	ldr	r3, [pc, #580]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	4a90      	ldr	r2, [pc, #576]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007638:	6013      	str	r3, [r2, #0]
 800763a:	e01d      	b.n	8007678 <HAL_RCC_OscConfig+0xb0>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007644:	d10c      	bne.n	8007660 <HAL_RCC_OscConfig+0x98>
 8007646:	4b8b      	ldr	r3, [pc, #556]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a8a      	ldr	r2, [pc, #552]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800764c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007650:	6013      	str	r3, [r2, #0]
 8007652:	4b88      	ldr	r3, [pc, #544]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a87      	ldr	r2, [pc, #540]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800765c:	6013      	str	r3, [r2, #0]
 800765e:	e00b      	b.n	8007678 <HAL_RCC_OscConfig+0xb0>
 8007660:	4b84      	ldr	r3, [pc, #528]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a83      	ldr	r2, [pc, #524]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007666:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800766a:	6013      	str	r3, [r2, #0]
 800766c:	4b81      	ldr	r3, [pc, #516]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	4a80      	ldr	r2, [pc, #512]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007672:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007676:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	685b      	ldr	r3, [r3, #4]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d013      	beq.n	80076a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007680:	f7fe f97c 	bl	800597c <HAL_GetTick>
 8007684:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007686:	e008      	b.n	800769a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007688:	f7fe f978 	bl	800597c <HAL_GetTick>
 800768c:	4602      	mov	r2, r0
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	2b64      	cmp	r3, #100	; 0x64
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e1fb      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800769a:	4b76      	ldr	r3, [pc, #472]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d0f0      	beq.n	8007688 <HAL_RCC_OscConfig+0xc0>
 80076a6:	e014      	b.n	80076d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076a8:	f7fe f968 	bl	800597c <HAL_GetTick>
 80076ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076ae:	e008      	b.n	80076c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076b0:	f7fe f964 	bl	800597c <HAL_GetTick>
 80076b4:	4602      	mov	r2, r0
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	1ad3      	subs	r3, r2, r3
 80076ba:	2b64      	cmp	r3, #100	; 0x64
 80076bc:	d901      	bls.n	80076c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80076be:	2303      	movs	r3, #3
 80076c0:	e1e7      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80076c2:	4b6c      	ldr	r3, [pc, #432]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d1f0      	bne.n	80076b0 <HAL_RCC_OscConfig+0xe8>
 80076ce:	e000      	b.n	80076d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80076d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f003 0302 	and.w	r3, r3, #2
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d063      	beq.n	80077a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80076de:	4b65      	ldr	r3, [pc, #404]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f003 030c 	and.w	r3, r3, #12
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d00b      	beq.n	8007702 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076ea:	4b62      	ldr	r3, [pc, #392]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 80076ec:	689b      	ldr	r3, [r3, #8]
 80076ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80076f2:	2b08      	cmp	r3, #8
 80076f4:	d11c      	bne.n	8007730 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80076f6:	4b5f      	ldr	r3, [pc, #380]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d116      	bne.n	8007730 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007702:	4b5c      	ldr	r3, [pc, #368]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0302 	and.w	r3, r3, #2
 800770a:	2b00      	cmp	r3, #0
 800770c:	d005      	beq.n	800771a <HAL_RCC_OscConfig+0x152>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	2b01      	cmp	r3, #1
 8007714:	d001      	beq.n	800771a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007716:	2301      	movs	r3, #1
 8007718:	e1bb      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800771a:	4b56      	ldr	r3, [pc, #344]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	691b      	ldr	r3, [r3, #16]
 8007726:	00db      	lsls	r3, r3, #3
 8007728:	4952      	ldr	r1, [pc, #328]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800772a:	4313      	orrs	r3, r2
 800772c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800772e:	e03a      	b.n	80077a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d020      	beq.n	800777a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007738:	4b4f      	ldr	r3, [pc, #316]	; (8007878 <HAL_RCC_OscConfig+0x2b0>)
 800773a:	2201      	movs	r2, #1
 800773c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800773e:	f7fe f91d 	bl	800597c <HAL_GetTick>
 8007742:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007744:	e008      	b.n	8007758 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007746:	f7fe f919 	bl	800597c <HAL_GetTick>
 800774a:	4602      	mov	r2, r0
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	1ad3      	subs	r3, r2, r3
 8007750:	2b02      	cmp	r3, #2
 8007752:	d901      	bls.n	8007758 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007754:	2303      	movs	r3, #3
 8007756:	e19c      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007758:	4b46      	ldr	r3, [pc, #280]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f003 0302 	and.w	r3, r3, #2
 8007760:	2b00      	cmp	r3, #0
 8007762:	d0f0      	beq.n	8007746 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007764:	4b43      	ldr	r3, [pc, #268]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	691b      	ldr	r3, [r3, #16]
 8007770:	00db      	lsls	r3, r3, #3
 8007772:	4940      	ldr	r1, [pc, #256]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007774:	4313      	orrs	r3, r2
 8007776:	600b      	str	r3, [r1, #0]
 8007778:	e015      	b.n	80077a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800777a:	4b3f      	ldr	r3, [pc, #252]	; (8007878 <HAL_RCC_OscConfig+0x2b0>)
 800777c:	2200      	movs	r2, #0
 800777e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007780:	f7fe f8fc 	bl	800597c <HAL_GetTick>
 8007784:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007786:	e008      	b.n	800779a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007788:	f7fe f8f8 	bl	800597c <HAL_GetTick>
 800778c:	4602      	mov	r2, r0
 800778e:	693b      	ldr	r3, [r7, #16]
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	2b02      	cmp	r3, #2
 8007794:	d901      	bls.n	800779a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007796:	2303      	movs	r3, #3
 8007798:	e17b      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800779a:	4b36      	ldr	r3, [pc, #216]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f003 0302 	and.w	r3, r3, #2
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1f0      	bne.n	8007788 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f003 0308 	and.w	r3, r3, #8
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d030      	beq.n	8007814 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	695b      	ldr	r3, [r3, #20]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d016      	beq.n	80077e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80077ba:	4b30      	ldr	r3, [pc, #192]	; (800787c <HAL_RCC_OscConfig+0x2b4>)
 80077bc:	2201      	movs	r2, #1
 80077be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077c0:	f7fe f8dc 	bl	800597c <HAL_GetTick>
 80077c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077c6:	e008      	b.n	80077da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80077c8:	f7fe f8d8 	bl	800597c <HAL_GetTick>
 80077cc:	4602      	mov	r2, r0
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	1ad3      	subs	r3, r2, r3
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	d901      	bls.n	80077da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80077d6:	2303      	movs	r3, #3
 80077d8:	e15b      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80077da:	4b26      	ldr	r3, [pc, #152]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 80077dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077de:	f003 0302 	and.w	r3, r3, #2
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d0f0      	beq.n	80077c8 <HAL_RCC_OscConfig+0x200>
 80077e6:	e015      	b.n	8007814 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80077e8:	4b24      	ldr	r3, [pc, #144]	; (800787c <HAL_RCC_OscConfig+0x2b4>)
 80077ea:	2200      	movs	r2, #0
 80077ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077ee:	f7fe f8c5 	bl	800597c <HAL_GetTick>
 80077f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80077f4:	e008      	b.n	8007808 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80077f6:	f7fe f8c1 	bl	800597c <HAL_GetTick>
 80077fa:	4602      	mov	r2, r0
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	1ad3      	subs	r3, r2, r3
 8007800:	2b02      	cmp	r3, #2
 8007802:	d901      	bls.n	8007808 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007804:	2303      	movs	r3, #3
 8007806:	e144      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007808:	4b1a      	ldr	r3, [pc, #104]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800780a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800780c:	f003 0302 	and.w	r3, r3, #2
 8007810:	2b00      	cmp	r3, #0
 8007812:	d1f0      	bne.n	80077f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f003 0304 	and.w	r3, r3, #4
 800781c:	2b00      	cmp	r3, #0
 800781e:	f000 80a0 	beq.w	8007962 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007822:	2300      	movs	r3, #0
 8007824:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007826:	4b13      	ldr	r3, [pc, #76]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10f      	bne.n	8007852 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007832:	2300      	movs	r3, #0
 8007834:	60bb      	str	r3, [r7, #8]
 8007836:	4b0f      	ldr	r3, [pc, #60]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800783a:	4a0e      	ldr	r2, [pc, #56]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 800783c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007840:	6413      	str	r3, [r2, #64]	; 0x40
 8007842:	4b0c      	ldr	r3, [pc, #48]	; (8007874 <HAL_RCC_OscConfig+0x2ac>)
 8007844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800784a:	60bb      	str	r3, [r7, #8]
 800784c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800784e:	2301      	movs	r3, #1
 8007850:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007852:	4b0b      	ldr	r3, [pc, #44]	; (8007880 <HAL_RCC_OscConfig+0x2b8>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800785a:	2b00      	cmp	r3, #0
 800785c:	d121      	bne.n	80078a2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800785e:	4b08      	ldr	r3, [pc, #32]	; (8007880 <HAL_RCC_OscConfig+0x2b8>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a07      	ldr	r2, [pc, #28]	; (8007880 <HAL_RCC_OscConfig+0x2b8>)
 8007864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007868:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800786a:	f7fe f887 	bl	800597c <HAL_GetTick>
 800786e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007870:	e011      	b.n	8007896 <HAL_RCC_OscConfig+0x2ce>
 8007872:	bf00      	nop
 8007874:	40023800 	.word	0x40023800
 8007878:	42470000 	.word	0x42470000
 800787c:	42470e80 	.word	0x42470e80
 8007880:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007884:	f7fe f87a 	bl	800597c <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	1ad3      	subs	r3, r2, r3
 800788e:	2b02      	cmp	r3, #2
 8007890:	d901      	bls.n	8007896 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	e0fd      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007896:	4b81      	ldr	r3, [pc, #516]	; (8007a9c <HAL_RCC_OscConfig+0x4d4>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d0f0      	beq.n	8007884 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d106      	bne.n	80078b8 <HAL_RCC_OscConfig+0x2f0>
 80078aa:	4b7d      	ldr	r3, [pc, #500]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ae:	4a7c      	ldr	r2, [pc, #496]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078b0:	f043 0301 	orr.w	r3, r3, #1
 80078b4:	6713      	str	r3, [r2, #112]	; 0x70
 80078b6:	e01c      	b.n	80078f2 <HAL_RCC_OscConfig+0x32a>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	2b05      	cmp	r3, #5
 80078be:	d10c      	bne.n	80078da <HAL_RCC_OscConfig+0x312>
 80078c0:	4b77      	ldr	r3, [pc, #476]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078c4:	4a76      	ldr	r2, [pc, #472]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078c6:	f043 0304 	orr.w	r3, r3, #4
 80078ca:	6713      	str	r3, [r2, #112]	; 0x70
 80078cc:	4b74      	ldr	r3, [pc, #464]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078d0:	4a73      	ldr	r2, [pc, #460]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078d2:	f043 0301 	orr.w	r3, r3, #1
 80078d6:	6713      	str	r3, [r2, #112]	; 0x70
 80078d8:	e00b      	b.n	80078f2 <HAL_RCC_OscConfig+0x32a>
 80078da:	4b71      	ldr	r3, [pc, #452]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078de:	4a70      	ldr	r2, [pc, #448]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078e0:	f023 0301 	bic.w	r3, r3, #1
 80078e4:	6713      	str	r3, [r2, #112]	; 0x70
 80078e6:	4b6e      	ldr	r3, [pc, #440]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ea:	4a6d      	ldr	r2, [pc, #436]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80078ec:	f023 0304 	bic.w	r3, r3, #4
 80078f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d015      	beq.n	8007926 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078fa:	f7fe f83f 	bl	800597c <HAL_GetTick>
 80078fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007900:	e00a      	b.n	8007918 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007902:	f7fe f83b 	bl	800597c <HAL_GetTick>
 8007906:	4602      	mov	r2, r0
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007910:	4293      	cmp	r3, r2
 8007912:	d901      	bls.n	8007918 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007914:	2303      	movs	r3, #3
 8007916:	e0bc      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007918:	4b61      	ldr	r3, [pc, #388]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 800791a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d0ee      	beq.n	8007902 <HAL_RCC_OscConfig+0x33a>
 8007924:	e014      	b.n	8007950 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007926:	f7fe f829 	bl	800597c <HAL_GetTick>
 800792a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800792c:	e00a      	b.n	8007944 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800792e:	f7fe f825 	bl	800597c <HAL_GetTick>
 8007932:	4602      	mov	r2, r0
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	1ad3      	subs	r3, r2, r3
 8007938:	f241 3288 	movw	r2, #5000	; 0x1388
 800793c:	4293      	cmp	r3, r2
 800793e:	d901      	bls.n	8007944 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007940:	2303      	movs	r3, #3
 8007942:	e0a6      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007944:	4b56      	ldr	r3, [pc, #344]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 8007946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007948:	f003 0302 	and.w	r3, r3, #2
 800794c:	2b00      	cmp	r3, #0
 800794e:	d1ee      	bne.n	800792e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007950:	7dfb      	ldrb	r3, [r7, #23]
 8007952:	2b01      	cmp	r3, #1
 8007954:	d105      	bne.n	8007962 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007956:	4b52      	ldr	r3, [pc, #328]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 8007958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800795a:	4a51      	ldr	r2, [pc, #324]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 800795c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007960:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	699b      	ldr	r3, [r3, #24]
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 8092 	beq.w	8007a90 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800796c:	4b4c      	ldr	r3, [pc, #304]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f003 030c 	and.w	r3, r3, #12
 8007974:	2b08      	cmp	r3, #8
 8007976:	d05c      	beq.n	8007a32 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	699b      	ldr	r3, [r3, #24]
 800797c:	2b02      	cmp	r3, #2
 800797e:	d141      	bne.n	8007a04 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007980:	4b48      	ldr	r3, [pc, #288]	; (8007aa4 <HAL_RCC_OscConfig+0x4dc>)
 8007982:	2200      	movs	r2, #0
 8007984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007986:	f7fd fff9 	bl	800597c <HAL_GetTick>
 800798a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800798c:	e008      	b.n	80079a0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800798e:	f7fd fff5 	bl	800597c <HAL_GetTick>
 8007992:	4602      	mov	r2, r0
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	1ad3      	subs	r3, r2, r3
 8007998:	2b02      	cmp	r3, #2
 800799a:	d901      	bls.n	80079a0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800799c:	2303      	movs	r3, #3
 800799e:	e078      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80079a0:	4b3f      	ldr	r3, [pc, #252]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1f0      	bne.n	800798e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	69da      	ldr	r2, [r3, #28]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a1b      	ldr	r3, [r3, #32]
 80079b4:	431a      	orrs	r2, r3
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ba:	019b      	lsls	r3, r3, #6
 80079bc:	431a      	orrs	r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c2:	085b      	lsrs	r3, r3, #1
 80079c4:	3b01      	subs	r3, #1
 80079c6:	041b      	lsls	r3, r3, #16
 80079c8:	431a      	orrs	r2, r3
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ce:	061b      	lsls	r3, r3, #24
 80079d0:	4933      	ldr	r1, [pc, #204]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80079d2:	4313      	orrs	r3, r2
 80079d4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079d6:	4b33      	ldr	r3, [pc, #204]	; (8007aa4 <HAL_RCC_OscConfig+0x4dc>)
 80079d8:	2201      	movs	r2, #1
 80079da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079dc:	f7fd ffce 	bl	800597c <HAL_GetTick>
 80079e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079e2:	e008      	b.n	80079f6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079e4:	f7fd ffca 	bl	800597c <HAL_GetTick>
 80079e8:	4602      	mov	r2, r0
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	1ad3      	subs	r3, r2, r3
 80079ee:	2b02      	cmp	r3, #2
 80079f0:	d901      	bls.n	80079f6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80079f2:	2303      	movs	r3, #3
 80079f4:	e04d      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80079f6:	4b2a      	ldr	r3, [pc, #168]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d0f0      	beq.n	80079e4 <HAL_RCC_OscConfig+0x41c>
 8007a02:	e045      	b.n	8007a90 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007a04:	4b27      	ldr	r3, [pc, #156]	; (8007aa4 <HAL_RCC_OscConfig+0x4dc>)
 8007a06:	2200      	movs	r2, #0
 8007a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a0a:	f7fd ffb7 	bl	800597c <HAL_GetTick>
 8007a0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a10:	e008      	b.n	8007a24 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007a12:	f7fd ffb3 	bl	800597c <HAL_GetTick>
 8007a16:	4602      	mov	r2, r0
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	1ad3      	subs	r3, r2, r3
 8007a1c:	2b02      	cmp	r3, #2
 8007a1e:	d901      	bls.n	8007a24 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8007a20:	2303      	movs	r3, #3
 8007a22:	e036      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007a24:	4b1e      	ldr	r3, [pc, #120]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1f0      	bne.n	8007a12 <HAL_RCC_OscConfig+0x44a>
 8007a30:	e02e      	b.n	8007a90 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	699b      	ldr	r3, [r3, #24]
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d101      	bne.n	8007a3e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e029      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007a3e:	4b18      	ldr	r3, [pc, #96]	; (8007aa0 <HAL_RCC_OscConfig+0x4d8>)
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	d11c      	bne.n	8007a8c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d115      	bne.n	8007a8c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007a66:	4013      	ands	r3, r2
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d10d      	bne.n	8007a8c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d106      	bne.n	8007a8c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d001      	beq.n	8007a90 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e000      	b.n	8007a92 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007a90:	2300      	movs	r3, #0
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3718      	adds	r7, #24
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	40007000 	.word	0x40007000
 8007aa0:	40023800 	.word	0x40023800
 8007aa4:	42470060 	.word	0x42470060

08007aa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d101      	bne.n	8007abc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ab8:	2301      	movs	r3, #1
 8007aba:	e0cc      	b.n	8007c56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007abc:	4b68      	ldr	r3, [pc, #416]	; (8007c60 <HAL_RCC_ClockConfig+0x1b8>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f003 030f 	and.w	r3, r3, #15
 8007ac4:	683a      	ldr	r2, [r7, #0]
 8007ac6:	429a      	cmp	r2, r3
 8007ac8:	d90c      	bls.n	8007ae4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007aca:	4b65      	ldr	r3, [pc, #404]	; (8007c60 <HAL_RCC_ClockConfig+0x1b8>)
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	b2d2      	uxtb	r2, r2
 8007ad0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ad2:	4b63      	ldr	r3, [pc, #396]	; (8007c60 <HAL_RCC_ClockConfig+0x1b8>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 030f 	and.w	r3, r3, #15
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	429a      	cmp	r2, r3
 8007ade:	d001      	beq.n	8007ae4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e0b8      	b.n	8007c56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0302 	and.w	r3, r3, #2
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d020      	beq.n	8007b32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f003 0304 	and.w	r3, r3, #4
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d005      	beq.n	8007b08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007afc:	4b59      	ldr	r3, [pc, #356]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	4a58      	ldr	r2, [pc, #352]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007b06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f003 0308 	and.w	r3, r3, #8
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d005      	beq.n	8007b20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007b14:	4b53      	ldr	r3, [pc, #332]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	4a52      	ldr	r2, [pc, #328]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007b1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b20:	4b50      	ldr	r3, [pc, #320]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	689b      	ldr	r3, [r3, #8]
 8007b2c:	494d      	ldr	r1, [pc, #308]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f003 0301 	and.w	r3, r3, #1
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d044      	beq.n	8007bc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	2b01      	cmp	r3, #1
 8007b44:	d107      	bne.n	8007b56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b46:	4b47      	ldr	r3, [pc, #284]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d119      	bne.n	8007b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	e07f      	b.n	8007c56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	2b02      	cmp	r3, #2
 8007b5c:	d003      	beq.n	8007b66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007b62:	2b03      	cmp	r3, #3
 8007b64:	d107      	bne.n	8007b76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007b66:	4b3f      	ldr	r3, [pc, #252]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d109      	bne.n	8007b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b72:	2301      	movs	r3, #1
 8007b74:	e06f      	b.n	8007c56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007b76:	4b3b      	ldr	r3, [pc, #236]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f003 0302 	and.w	r3, r3, #2
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d101      	bne.n	8007b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007b82:	2301      	movs	r3, #1
 8007b84:	e067      	b.n	8007c56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b86:	4b37      	ldr	r3, [pc, #220]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b88:	689b      	ldr	r3, [r3, #8]
 8007b8a:	f023 0203 	bic.w	r2, r3, #3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	4934      	ldr	r1, [pc, #208]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007b94:	4313      	orrs	r3, r2
 8007b96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b98:	f7fd fef0 	bl	800597c <HAL_GetTick>
 8007b9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b9e:	e00a      	b.n	8007bb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ba0:	f7fd feec 	bl	800597c <HAL_GetTick>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	1ad3      	subs	r3, r2, r3
 8007baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d901      	bls.n	8007bb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007bb2:	2303      	movs	r3, #3
 8007bb4:	e04f      	b.n	8007c56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007bb6:	4b2b      	ldr	r3, [pc, #172]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f003 020c 	and.w	r2, r3, #12
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	429a      	cmp	r2, r3
 8007bc6:	d1eb      	bne.n	8007ba0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007bc8:	4b25      	ldr	r3, [pc, #148]	; (8007c60 <HAL_RCC_ClockConfig+0x1b8>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 030f 	and.w	r3, r3, #15
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d20c      	bcs.n	8007bf0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007bd6:	4b22      	ldr	r3, [pc, #136]	; (8007c60 <HAL_RCC_ClockConfig+0x1b8>)
 8007bd8:	683a      	ldr	r2, [r7, #0]
 8007bda:	b2d2      	uxtb	r2, r2
 8007bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007bde:	4b20      	ldr	r3, [pc, #128]	; (8007c60 <HAL_RCC_ClockConfig+0x1b8>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 030f 	and.w	r3, r3, #15
 8007be6:	683a      	ldr	r2, [r7, #0]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d001      	beq.n	8007bf0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007bec:	2301      	movs	r3, #1
 8007bee:	e032      	b.n	8007c56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f003 0304 	and.w	r3, r3, #4
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d008      	beq.n	8007c0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007bfc:	4b19      	ldr	r3, [pc, #100]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	4916      	ldr	r1, [pc, #88]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 0308 	and.w	r3, r3, #8
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d009      	beq.n	8007c2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007c1a:	4b12      	ldr	r3, [pc, #72]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007c1c:	689b      	ldr	r3, [r3, #8]
 8007c1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	691b      	ldr	r3, [r3, #16]
 8007c26:	00db      	lsls	r3, r3, #3
 8007c28:	490e      	ldr	r1, [pc, #56]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007c2e:	f000 f821 	bl	8007c74 <HAL_RCC_GetSysClockFreq>
 8007c32:	4601      	mov	r1, r0
 8007c34:	4b0b      	ldr	r3, [pc, #44]	; (8007c64 <HAL_RCC_ClockConfig+0x1bc>)
 8007c36:	689b      	ldr	r3, [r3, #8]
 8007c38:	091b      	lsrs	r3, r3, #4
 8007c3a:	f003 030f 	and.w	r3, r3, #15
 8007c3e:	4a0a      	ldr	r2, [pc, #40]	; (8007c68 <HAL_RCC_ClockConfig+0x1c0>)
 8007c40:	5cd3      	ldrb	r3, [r2, r3]
 8007c42:	fa21 f303 	lsr.w	r3, r1, r3
 8007c46:	4a09      	ldr	r2, [pc, #36]	; (8007c6c <HAL_RCC_ClockConfig+0x1c4>)
 8007c48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007c4a:	4b09      	ldr	r3, [pc, #36]	; (8007c70 <HAL_RCC_ClockConfig+0x1c8>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7fd fe50 	bl	80058f4 <HAL_InitTick>

  return HAL_OK;
 8007c54:	2300      	movs	r3, #0
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	40023c00 	.word	0x40023c00
 8007c64:	40023800 	.word	0x40023800
 8007c68:	0800b94c 	.word	0x0800b94c
 8007c6c:	20000000 	.word	0x20000000
 8007c70:	20000004 	.word	0x20000004

08007c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c76:	b085      	sub	sp, #20
 8007c78:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	607b      	str	r3, [r7, #4]
 8007c7e:	2300      	movs	r3, #0
 8007c80:	60fb      	str	r3, [r7, #12]
 8007c82:	2300      	movs	r3, #0
 8007c84:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007c86:	2300      	movs	r3, #0
 8007c88:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c8a:	4b63      	ldr	r3, [pc, #396]	; (8007e18 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	f003 030c 	and.w	r3, r3, #12
 8007c92:	2b04      	cmp	r3, #4
 8007c94:	d007      	beq.n	8007ca6 <HAL_RCC_GetSysClockFreq+0x32>
 8007c96:	2b08      	cmp	r3, #8
 8007c98:	d008      	beq.n	8007cac <HAL_RCC_GetSysClockFreq+0x38>
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f040 80b4 	bne.w	8007e08 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ca0:	4b5e      	ldr	r3, [pc, #376]	; (8007e1c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007ca2:	60bb      	str	r3, [r7, #8]
       break;
 8007ca4:	e0b3      	b.n	8007e0e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ca6:	4b5e      	ldr	r3, [pc, #376]	; (8007e20 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007ca8:	60bb      	str	r3, [r7, #8]
      break;
 8007caa:	e0b0      	b.n	8007e0e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007cac:	4b5a      	ldr	r3, [pc, #360]	; (8007e18 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007cb4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007cb6:	4b58      	ldr	r3, [pc, #352]	; (8007e18 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d04a      	beq.n	8007d58 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cc2:	4b55      	ldr	r3, [pc, #340]	; (8007e18 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	099b      	lsrs	r3, r3, #6
 8007cc8:	f04f 0400 	mov.w	r4, #0
 8007ccc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007cd0:	f04f 0200 	mov.w	r2, #0
 8007cd4:	ea03 0501 	and.w	r5, r3, r1
 8007cd8:	ea04 0602 	and.w	r6, r4, r2
 8007cdc:	4629      	mov	r1, r5
 8007cde:	4632      	mov	r2, r6
 8007ce0:	f04f 0300 	mov.w	r3, #0
 8007ce4:	f04f 0400 	mov.w	r4, #0
 8007ce8:	0154      	lsls	r4, r2, #5
 8007cea:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007cee:	014b      	lsls	r3, r1, #5
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	4622      	mov	r2, r4
 8007cf4:	1b49      	subs	r1, r1, r5
 8007cf6:	eb62 0206 	sbc.w	r2, r2, r6
 8007cfa:	f04f 0300 	mov.w	r3, #0
 8007cfe:	f04f 0400 	mov.w	r4, #0
 8007d02:	0194      	lsls	r4, r2, #6
 8007d04:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007d08:	018b      	lsls	r3, r1, #6
 8007d0a:	1a5b      	subs	r3, r3, r1
 8007d0c:	eb64 0402 	sbc.w	r4, r4, r2
 8007d10:	f04f 0100 	mov.w	r1, #0
 8007d14:	f04f 0200 	mov.w	r2, #0
 8007d18:	00e2      	lsls	r2, r4, #3
 8007d1a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007d1e:	00d9      	lsls	r1, r3, #3
 8007d20:	460b      	mov	r3, r1
 8007d22:	4614      	mov	r4, r2
 8007d24:	195b      	adds	r3, r3, r5
 8007d26:	eb44 0406 	adc.w	r4, r4, r6
 8007d2a:	f04f 0100 	mov.w	r1, #0
 8007d2e:	f04f 0200 	mov.w	r2, #0
 8007d32:	0262      	lsls	r2, r4, #9
 8007d34:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007d38:	0259      	lsls	r1, r3, #9
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	4614      	mov	r4, r2
 8007d3e:	4618      	mov	r0, r3
 8007d40:	4621      	mov	r1, r4
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f04f 0400 	mov.w	r4, #0
 8007d48:	461a      	mov	r2, r3
 8007d4a:	4623      	mov	r3, r4
 8007d4c:	f7f8 ff7c 	bl	8000c48 <__aeabi_uldivmod>
 8007d50:	4603      	mov	r3, r0
 8007d52:	460c      	mov	r4, r1
 8007d54:	60fb      	str	r3, [r7, #12]
 8007d56:	e049      	b.n	8007dec <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007d58:	4b2f      	ldr	r3, [pc, #188]	; (8007e18 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007d5a:	685b      	ldr	r3, [r3, #4]
 8007d5c:	099b      	lsrs	r3, r3, #6
 8007d5e:	f04f 0400 	mov.w	r4, #0
 8007d62:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007d66:	f04f 0200 	mov.w	r2, #0
 8007d6a:	ea03 0501 	and.w	r5, r3, r1
 8007d6e:	ea04 0602 	and.w	r6, r4, r2
 8007d72:	4629      	mov	r1, r5
 8007d74:	4632      	mov	r2, r6
 8007d76:	f04f 0300 	mov.w	r3, #0
 8007d7a:	f04f 0400 	mov.w	r4, #0
 8007d7e:	0154      	lsls	r4, r2, #5
 8007d80:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007d84:	014b      	lsls	r3, r1, #5
 8007d86:	4619      	mov	r1, r3
 8007d88:	4622      	mov	r2, r4
 8007d8a:	1b49      	subs	r1, r1, r5
 8007d8c:	eb62 0206 	sbc.w	r2, r2, r6
 8007d90:	f04f 0300 	mov.w	r3, #0
 8007d94:	f04f 0400 	mov.w	r4, #0
 8007d98:	0194      	lsls	r4, r2, #6
 8007d9a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007d9e:	018b      	lsls	r3, r1, #6
 8007da0:	1a5b      	subs	r3, r3, r1
 8007da2:	eb64 0402 	sbc.w	r4, r4, r2
 8007da6:	f04f 0100 	mov.w	r1, #0
 8007daa:	f04f 0200 	mov.w	r2, #0
 8007dae:	00e2      	lsls	r2, r4, #3
 8007db0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007db4:	00d9      	lsls	r1, r3, #3
 8007db6:	460b      	mov	r3, r1
 8007db8:	4614      	mov	r4, r2
 8007dba:	195b      	adds	r3, r3, r5
 8007dbc:	eb44 0406 	adc.w	r4, r4, r6
 8007dc0:	f04f 0100 	mov.w	r1, #0
 8007dc4:	f04f 0200 	mov.w	r2, #0
 8007dc8:	02a2      	lsls	r2, r4, #10
 8007dca:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007dce:	0299      	lsls	r1, r3, #10
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	4614      	mov	r4, r2
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	4621      	mov	r1, r4
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	f04f 0400 	mov.w	r4, #0
 8007dde:	461a      	mov	r2, r3
 8007de0:	4623      	mov	r3, r4
 8007de2:	f7f8 ff31 	bl	8000c48 <__aeabi_uldivmod>
 8007de6:	4603      	mov	r3, r0
 8007de8:	460c      	mov	r4, r1
 8007dea:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007dec:	4b0a      	ldr	r3, [pc, #40]	; (8007e18 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007dee:	685b      	ldr	r3, [r3, #4]
 8007df0:	0c1b      	lsrs	r3, r3, #16
 8007df2:	f003 0303 	and.w	r3, r3, #3
 8007df6:	3301      	adds	r3, #1
 8007df8:	005b      	lsls	r3, r3, #1
 8007dfa:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e04:	60bb      	str	r3, [r7, #8]
      break;
 8007e06:	e002      	b.n	8007e0e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007e08:	4b04      	ldr	r3, [pc, #16]	; (8007e1c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007e0a:	60bb      	str	r3, [r7, #8]
      break;
 8007e0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e0e:	68bb      	ldr	r3, [r7, #8]
}
 8007e10:	4618      	mov	r0, r3
 8007e12:	3714      	adds	r7, #20
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e18:	40023800 	.word	0x40023800
 8007e1c:	00f42400 	.word	0x00f42400
 8007e20:	007a1200 	.word	0x007a1200

08007e24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007e24:	b480      	push	{r7}
 8007e26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007e28:	4b03      	ldr	r3, [pc, #12]	; (8007e38 <HAL_RCC_GetHCLKFreq+0x14>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e34:	4770      	bx	lr
 8007e36:	bf00      	nop
 8007e38:	20000000 	.word	0x20000000

08007e3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007e40:	f7ff fff0 	bl	8007e24 <HAL_RCC_GetHCLKFreq>
 8007e44:	4601      	mov	r1, r0
 8007e46:	4b05      	ldr	r3, [pc, #20]	; (8007e5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007e48:	689b      	ldr	r3, [r3, #8]
 8007e4a:	0a9b      	lsrs	r3, r3, #10
 8007e4c:	f003 0307 	and.w	r3, r3, #7
 8007e50:	4a03      	ldr	r2, [pc, #12]	; (8007e60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007e52:	5cd3      	ldrb	r3, [r2, r3]
 8007e54:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	40023800 	.word	0x40023800
 8007e60:	0800b95c 	.word	0x0800b95c

08007e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007e68:	f7ff ffdc 	bl	8007e24 <HAL_RCC_GetHCLKFreq>
 8007e6c:	4601      	mov	r1, r0
 8007e6e:	4b05      	ldr	r3, [pc, #20]	; (8007e84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007e70:	689b      	ldr	r3, [r3, #8]
 8007e72:	0b5b      	lsrs	r3, r3, #13
 8007e74:	f003 0307 	and.w	r3, r3, #7
 8007e78:	4a03      	ldr	r2, [pc, #12]	; (8007e88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007e7a:	5cd3      	ldrb	r3, [r2, r3]
 8007e7c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	bd80      	pop	{r7, pc}
 8007e84:	40023800 	.word	0x40023800
 8007e88:	0800b95c 	.word	0x0800b95c

08007e8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d101      	bne.n	8007e9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e01d      	b.n	8007eda <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ea4:	b2db      	uxtb	r3, r3
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d106      	bne.n	8007eb8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	2200      	movs	r2, #0
 8007eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f7fd fb30 	bl	8005518 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2202      	movs	r2, #2
 8007ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	3304      	adds	r3, #4
 8007ec8:	4619      	mov	r1, r3
 8007eca:	4610      	mov	r0, r2
 8007ecc:	f000 f90e 	bl	80080ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3708      	adds	r7, #8
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
	...

08007ee4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b084      	sub	sp, #16
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	6839      	ldr	r1, [r7, #0]
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f000 fb48 	bl	800858c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a15      	ldr	r2, [pc, #84]	; (8007f58 <HAL_TIM_PWM_Start+0x74>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d004      	beq.n	8007f10 <HAL_TIM_PWM_Start+0x2c>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a14      	ldr	r2, [pc, #80]	; (8007f5c <HAL_TIM_PWM_Start+0x78>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d101      	bne.n	8007f14 <HAL_TIM_PWM_Start+0x30>
 8007f10:	2301      	movs	r3, #1
 8007f12:	e000      	b.n	8007f16 <HAL_TIM_PWM_Start+0x32>
 8007f14:	2300      	movs	r3, #0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d007      	beq.n	8007f2a <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007f28:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	f003 0307 	and.w	r3, r3, #7
 8007f34:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2b06      	cmp	r3, #6
 8007f3a:	d007      	beq.n	8007f4c <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681a      	ldr	r2, [r3, #0]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f042 0201 	orr.w	r2, r2, #1
 8007f4a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f4c:	2300      	movs	r3, #0
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	bf00      	nop
 8007f58:	40010000 	.word	0x40010000
 8007f5c:	40010400 	.word	0x40010400

08007f60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d101      	bne.n	8007f7a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007f76:	2302      	movs	r3, #2
 8007f78:	e0b4      	b.n	80080e4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2202      	movs	r2, #2
 8007f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2b0c      	cmp	r3, #12
 8007f8e:	f200 809f 	bhi.w	80080d0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8007f92:	a201      	add	r2, pc, #4	; (adr r2, 8007f98 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f98:	08007fcd 	.word	0x08007fcd
 8007f9c:	080080d1 	.word	0x080080d1
 8007fa0:	080080d1 	.word	0x080080d1
 8007fa4:	080080d1 	.word	0x080080d1
 8007fa8:	0800800d 	.word	0x0800800d
 8007fac:	080080d1 	.word	0x080080d1
 8007fb0:	080080d1 	.word	0x080080d1
 8007fb4:	080080d1 	.word	0x080080d1
 8007fb8:	0800804f 	.word	0x0800804f
 8007fbc:	080080d1 	.word	0x080080d1
 8007fc0:	080080d1 	.word	0x080080d1
 8007fc4:	080080d1 	.word	0x080080d1
 8007fc8:	0800808f 	.word	0x0800808f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	68b9      	ldr	r1, [r7, #8]
 8007fd2:	4618      	mov	r0, r3
 8007fd4:	f000 f92a 	bl	800822c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	699a      	ldr	r2, [r3, #24]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f042 0208 	orr.w	r2, r2, #8
 8007fe6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	699a      	ldr	r2, [r3, #24]
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f022 0204 	bic.w	r2, r2, #4
 8007ff6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	6999      	ldr	r1, [r3, #24]
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	691a      	ldr	r2, [r3, #16]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	430a      	orrs	r2, r1
 8008008:	619a      	str	r2, [r3, #24]
      break;
 800800a:	e062      	b.n	80080d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	68b9      	ldr	r1, [r7, #8]
 8008012:	4618      	mov	r0, r3
 8008014:	f000 f97a 	bl	800830c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	699a      	ldr	r2, [r3, #24]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699a      	ldr	r2, [r3, #24]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6999      	ldr	r1, [r3, #24]
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	691b      	ldr	r3, [r3, #16]
 8008042:	021a      	lsls	r2, r3, #8
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	430a      	orrs	r2, r1
 800804a:	619a      	str	r2, [r3, #24]
      break;
 800804c:	e041      	b.n	80080d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	68b9      	ldr	r1, [r7, #8]
 8008054:	4618      	mov	r0, r3
 8008056:	f000 f9cf 	bl	80083f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	69da      	ldr	r2, [r3, #28]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f042 0208 	orr.w	r2, r2, #8
 8008068:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	69da      	ldr	r2, [r3, #28]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f022 0204 	bic.w	r2, r2, #4
 8008078:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	69d9      	ldr	r1, [r3, #28]
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	691a      	ldr	r2, [r3, #16]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	61da      	str	r2, [r3, #28]
      break;
 800808c:	e021      	b.n	80080d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68b9      	ldr	r1, [r7, #8]
 8008094:	4618      	mov	r0, r3
 8008096:	f000 fa23 	bl	80084e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	69da      	ldr	r2, [r3, #28]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	69da      	ldr	r2, [r3, #28]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	69d9      	ldr	r1, [r3, #28]
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	691b      	ldr	r3, [r3, #16]
 80080c4:	021a      	lsls	r2, r3, #8
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	430a      	orrs	r2, r1
 80080cc:	61da      	str	r2, [r3, #28]
      break;
 80080ce:	e000      	b.n	80080d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80080d0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2201      	movs	r2, #1
 80080d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2200      	movs	r2, #0
 80080de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080e2:	2300      	movs	r3, #0
}
 80080e4:	4618      	mov	r0, r3
 80080e6:	3710      	adds	r7, #16
 80080e8:	46bd      	mov	sp, r7
 80080ea:	bd80      	pop	{r7, pc}

080080ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b085      	sub	sp, #20
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4a40      	ldr	r2, [pc, #256]	; (8008200 <TIM_Base_SetConfig+0x114>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d013      	beq.n	800812c <TIM_Base_SetConfig+0x40>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800810a:	d00f      	beq.n	800812c <TIM_Base_SetConfig+0x40>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a3d      	ldr	r2, [pc, #244]	; (8008204 <TIM_Base_SetConfig+0x118>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d00b      	beq.n	800812c <TIM_Base_SetConfig+0x40>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a3c      	ldr	r2, [pc, #240]	; (8008208 <TIM_Base_SetConfig+0x11c>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d007      	beq.n	800812c <TIM_Base_SetConfig+0x40>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a3b      	ldr	r2, [pc, #236]	; (800820c <TIM_Base_SetConfig+0x120>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d003      	beq.n	800812c <TIM_Base_SetConfig+0x40>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a3a      	ldr	r2, [pc, #232]	; (8008210 <TIM_Base_SetConfig+0x124>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d108      	bne.n	800813e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	68fa      	ldr	r2, [r7, #12]
 800813a:	4313      	orrs	r3, r2
 800813c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	4a2f      	ldr	r2, [pc, #188]	; (8008200 <TIM_Base_SetConfig+0x114>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d02b      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800814c:	d027      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	4a2c      	ldr	r2, [pc, #176]	; (8008204 <TIM_Base_SetConfig+0x118>)
 8008152:	4293      	cmp	r3, r2
 8008154:	d023      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	4a2b      	ldr	r2, [pc, #172]	; (8008208 <TIM_Base_SetConfig+0x11c>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d01f      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	4a2a      	ldr	r2, [pc, #168]	; (800820c <TIM_Base_SetConfig+0x120>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d01b      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a29      	ldr	r2, [pc, #164]	; (8008210 <TIM_Base_SetConfig+0x124>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d017      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a28      	ldr	r2, [pc, #160]	; (8008214 <TIM_Base_SetConfig+0x128>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d013      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a27      	ldr	r2, [pc, #156]	; (8008218 <TIM_Base_SetConfig+0x12c>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d00f      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a26      	ldr	r2, [pc, #152]	; (800821c <TIM_Base_SetConfig+0x130>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d00b      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	4a25      	ldr	r2, [pc, #148]	; (8008220 <TIM_Base_SetConfig+0x134>)
 800818a:	4293      	cmp	r3, r2
 800818c:	d007      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4a24      	ldr	r2, [pc, #144]	; (8008224 <TIM_Base_SetConfig+0x138>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d003      	beq.n	800819e <TIM_Base_SetConfig+0xb2>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	4a23      	ldr	r2, [pc, #140]	; (8008228 <TIM_Base_SetConfig+0x13c>)
 800819a:	4293      	cmp	r3, r2
 800819c:	d108      	bne.n	80081b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	68db      	ldr	r3, [r3, #12]
 80081aa:	68fa      	ldr	r2, [r7, #12]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	689a      	ldr	r2, [r3, #8]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	681a      	ldr	r2, [r3, #0]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a0a      	ldr	r2, [pc, #40]	; (8008200 <TIM_Base_SetConfig+0x114>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d003      	beq.n	80081e4 <TIM_Base_SetConfig+0xf8>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a0c      	ldr	r2, [pc, #48]	; (8008210 <TIM_Base_SetConfig+0x124>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d103      	bne.n	80081ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	691a      	ldr	r2, [r3, #16]
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2201      	movs	r2, #1
 80081f0:	615a      	str	r2, [r3, #20]
}
 80081f2:	bf00      	nop
 80081f4:	3714      	adds	r7, #20
 80081f6:	46bd      	mov	sp, r7
 80081f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fc:	4770      	bx	lr
 80081fe:	bf00      	nop
 8008200:	40010000 	.word	0x40010000
 8008204:	40000400 	.word	0x40000400
 8008208:	40000800 	.word	0x40000800
 800820c:	40000c00 	.word	0x40000c00
 8008210:	40010400 	.word	0x40010400
 8008214:	40014000 	.word	0x40014000
 8008218:	40014400 	.word	0x40014400
 800821c:	40014800 	.word	0x40014800
 8008220:	40001800 	.word	0x40001800
 8008224:	40001c00 	.word	0x40001c00
 8008228:	40002000 	.word	0x40002000

0800822c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800822c:	b480      	push	{r7}
 800822e:	b087      	sub	sp, #28
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	f023 0201 	bic.w	r2, r3, #1
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a1b      	ldr	r3, [r3, #32]
 8008246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	699b      	ldr	r3, [r3, #24]
 8008252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800825a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f023 0303 	bic.w	r3, r3, #3
 8008262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	4313      	orrs	r3, r2
 800826c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	f023 0302 	bic.w	r3, r3, #2
 8008274:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	697a      	ldr	r2, [r7, #20]
 800827c:	4313      	orrs	r3, r2
 800827e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	4a20      	ldr	r2, [pc, #128]	; (8008304 <TIM_OC1_SetConfig+0xd8>)
 8008284:	4293      	cmp	r3, r2
 8008286:	d003      	beq.n	8008290 <TIM_OC1_SetConfig+0x64>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a1f      	ldr	r2, [pc, #124]	; (8008308 <TIM_OC1_SetConfig+0xdc>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d10c      	bne.n	80082aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	f023 0308 	bic.w	r3, r3, #8
 8008296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	697a      	ldr	r2, [r7, #20]
 800829e:	4313      	orrs	r3, r2
 80082a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80082a2:	697b      	ldr	r3, [r7, #20]
 80082a4:	f023 0304 	bic.w	r3, r3, #4
 80082a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	4a15      	ldr	r2, [pc, #84]	; (8008304 <TIM_OC1_SetConfig+0xd8>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d003      	beq.n	80082ba <TIM_OC1_SetConfig+0x8e>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	4a14      	ldr	r2, [pc, #80]	; (8008308 <TIM_OC1_SetConfig+0xdc>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d111      	bne.n	80082de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	695b      	ldr	r3, [r3, #20]
 80082ce:	693a      	ldr	r2, [r7, #16]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	699b      	ldr	r3, [r3, #24]
 80082d8:	693a      	ldr	r2, [r7, #16]
 80082da:	4313      	orrs	r3, r2
 80082dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	68fa      	ldr	r2, [r7, #12]
 80082e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	685a      	ldr	r2, [r3, #4]
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	697a      	ldr	r2, [r7, #20]
 80082f6:	621a      	str	r2, [r3, #32]
}
 80082f8:	bf00      	nop
 80082fa:	371c      	adds	r7, #28
 80082fc:	46bd      	mov	sp, r7
 80082fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008302:	4770      	bx	lr
 8008304:	40010000 	.word	0x40010000
 8008308:	40010400 	.word	0x40010400

0800830c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800830c:	b480      	push	{r7}
 800830e:	b087      	sub	sp, #28
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
 8008314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	f023 0210 	bic.w	r2, r3, #16
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	699b      	ldr	r3, [r3, #24]
 8008332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800833a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	021b      	lsls	r3, r3, #8
 800834a:	68fa      	ldr	r2, [r7, #12]
 800834c:	4313      	orrs	r3, r2
 800834e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	f023 0320 	bic.w	r3, r3, #32
 8008356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008358:	683b      	ldr	r3, [r7, #0]
 800835a:	689b      	ldr	r3, [r3, #8]
 800835c:	011b      	lsls	r3, r3, #4
 800835e:	697a      	ldr	r2, [r7, #20]
 8008360:	4313      	orrs	r3, r2
 8008362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	4a22      	ldr	r2, [pc, #136]	; (80083f0 <TIM_OC2_SetConfig+0xe4>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d003      	beq.n	8008374 <TIM_OC2_SetConfig+0x68>
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a21      	ldr	r2, [pc, #132]	; (80083f4 <TIM_OC2_SetConfig+0xe8>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d10d      	bne.n	8008390 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800837a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	68db      	ldr	r3, [r3, #12]
 8008380:	011b      	lsls	r3, r3, #4
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	4313      	orrs	r3, r2
 8008386:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008388:	697b      	ldr	r3, [r7, #20]
 800838a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800838e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	4a17      	ldr	r2, [pc, #92]	; (80083f0 <TIM_OC2_SetConfig+0xe4>)
 8008394:	4293      	cmp	r3, r2
 8008396:	d003      	beq.n	80083a0 <TIM_OC2_SetConfig+0x94>
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	4a16      	ldr	r2, [pc, #88]	; (80083f4 <TIM_OC2_SetConfig+0xe8>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d113      	bne.n	80083c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80083a0:	693b      	ldr	r3, [r7, #16]
 80083a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80083a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80083ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	695b      	ldr	r3, [r3, #20]
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	4313      	orrs	r3, r2
 80083ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	699b      	ldr	r3, [r3, #24]
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	693a      	ldr	r2, [r7, #16]
 80083c4:	4313      	orrs	r3, r2
 80083c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	693a      	ldr	r2, [r7, #16]
 80083cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	68fa      	ldr	r2, [r7, #12]
 80083d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	685a      	ldr	r2, [r3, #4]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	697a      	ldr	r2, [r7, #20]
 80083e0:	621a      	str	r2, [r3, #32]
}
 80083e2:	bf00      	nop
 80083e4:	371c      	adds	r7, #28
 80083e6:	46bd      	mov	sp, r7
 80083e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ec:	4770      	bx	lr
 80083ee:	bf00      	nop
 80083f0:	40010000 	.word	0x40010000
 80083f4:	40010400 	.word	0x40010400

080083f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b087      	sub	sp, #28
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
 8008400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a1b      	ldr	r3, [r3, #32]
 8008406:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6a1b      	ldr	r3, [r3, #32]
 8008412:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	69db      	ldr	r3, [r3, #28]
 800841e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	f023 0303 	bic.w	r3, r3, #3
 800842e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	4313      	orrs	r3, r2
 8008438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	021b      	lsls	r3, r3, #8
 8008448:	697a      	ldr	r2, [r7, #20]
 800844a:	4313      	orrs	r3, r2
 800844c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a21      	ldr	r2, [pc, #132]	; (80084d8 <TIM_OC3_SetConfig+0xe0>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d003      	beq.n	800845e <TIM_OC3_SetConfig+0x66>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a20      	ldr	r2, [pc, #128]	; (80084dc <TIM_OC3_SetConfig+0xe4>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d10d      	bne.n	800847a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800845e:	697b      	ldr	r3, [r7, #20]
 8008460:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008464:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	68db      	ldr	r3, [r3, #12]
 800846a:	021b      	lsls	r3, r3, #8
 800846c:	697a      	ldr	r2, [r7, #20]
 800846e:	4313      	orrs	r3, r2
 8008470:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008478:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a16      	ldr	r2, [pc, #88]	; (80084d8 <TIM_OC3_SetConfig+0xe0>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d003      	beq.n	800848a <TIM_OC3_SetConfig+0x92>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a15      	ldr	r2, [pc, #84]	; (80084dc <TIM_OC3_SetConfig+0xe4>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d113      	bne.n	80084b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008490:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008498:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	695b      	ldr	r3, [r3, #20]
 800849e:	011b      	lsls	r3, r3, #4
 80084a0:	693a      	ldr	r2, [r7, #16]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	699b      	ldr	r3, [r3, #24]
 80084aa:	011b      	lsls	r3, r3, #4
 80084ac:	693a      	ldr	r2, [r7, #16]
 80084ae:	4313      	orrs	r3, r2
 80084b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	693a      	ldr	r2, [r7, #16]
 80084b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	68fa      	ldr	r2, [r7, #12]
 80084bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	685a      	ldr	r2, [r3, #4]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	697a      	ldr	r2, [r7, #20]
 80084ca:	621a      	str	r2, [r3, #32]
}
 80084cc:	bf00      	nop
 80084ce:	371c      	adds	r7, #28
 80084d0:	46bd      	mov	sp, r7
 80084d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d6:	4770      	bx	lr
 80084d8:	40010000 	.word	0x40010000
 80084dc:	40010400 	.word	0x40010400

080084e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084e0:	b480      	push	{r7}
 80084e2:	b087      	sub	sp, #28
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6a1b      	ldr	r3, [r3, #32]
 80084ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	69db      	ldr	r3, [r3, #28]
 8008506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800850e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	021b      	lsls	r3, r3, #8
 800851e:	68fa      	ldr	r2, [r7, #12]
 8008520:	4313      	orrs	r3, r2
 8008522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800852a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	031b      	lsls	r3, r3, #12
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	4313      	orrs	r3, r2
 8008536:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a12      	ldr	r2, [pc, #72]	; (8008584 <TIM_OC4_SetConfig+0xa4>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d003      	beq.n	8008548 <TIM_OC4_SetConfig+0x68>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a11      	ldr	r2, [pc, #68]	; (8008588 <TIM_OC4_SetConfig+0xa8>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d109      	bne.n	800855c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800854e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	695b      	ldr	r3, [r3, #20]
 8008554:	019b      	lsls	r3, r3, #6
 8008556:	697a      	ldr	r2, [r7, #20]
 8008558:	4313      	orrs	r3, r2
 800855a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	697a      	ldr	r2, [r7, #20]
 8008560:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	68fa      	ldr	r2, [r7, #12]
 8008566:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	685a      	ldr	r2, [r3, #4]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	693a      	ldr	r2, [r7, #16]
 8008574:	621a      	str	r2, [r3, #32]
}
 8008576:	bf00      	nop
 8008578:	371c      	adds	r7, #28
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr
 8008582:	bf00      	nop
 8008584:	40010000 	.word	0x40010000
 8008588:	40010400 	.word	0x40010400

0800858c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800858c:	b480      	push	{r7}
 800858e:	b087      	sub	sp, #28
 8008590:	af00      	add	r7, sp, #0
 8008592:	60f8      	str	r0, [r7, #12]
 8008594:	60b9      	str	r1, [r7, #8]
 8008596:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008598:	68bb      	ldr	r3, [r7, #8]
 800859a:	f003 031f 	and.w	r3, r3, #31
 800859e:	2201      	movs	r2, #1
 80085a0:	fa02 f303 	lsl.w	r3, r2, r3
 80085a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6a1a      	ldr	r2, [r3, #32]
 80085aa:	697b      	ldr	r3, [r7, #20]
 80085ac:	43db      	mvns	r3, r3
 80085ae:	401a      	ands	r2, r3
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6a1a      	ldr	r2, [r3, #32]
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	f003 031f 	and.w	r3, r3, #31
 80085be:	6879      	ldr	r1, [r7, #4]
 80085c0:	fa01 f303 	lsl.w	r3, r1, r3
 80085c4:	431a      	orrs	r2, r3
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	621a      	str	r2, [r3, #32]
}
 80085ca:	bf00      	nop
 80085cc:	371c      	adds	r7, #28
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr
	...

080085d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085d8:	b480      	push	{r7}
 80085da:	b085      	sub	sp, #20
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d101      	bne.n	80085f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085ec:	2302      	movs	r3, #2
 80085ee:	e05a      	b.n	80086a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	2201      	movs	r2, #1
 80085f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2202      	movs	r2, #2
 80085fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	689b      	ldr	r3, [r3, #8]
 800860e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	68fa      	ldr	r2, [r7, #12]
 800861e:	4313      	orrs	r3, r2
 8008620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68fa      	ldr	r2, [r7, #12]
 8008628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a21      	ldr	r2, [pc, #132]	; (80086b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d022      	beq.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800863c:	d01d      	beq.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a1d      	ldr	r2, [pc, #116]	; (80086b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d018      	beq.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a1b      	ldr	r2, [pc, #108]	; (80086bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d013      	beq.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a1a      	ldr	r2, [pc, #104]	; (80086c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d00e      	beq.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a18      	ldr	r2, [pc, #96]	; (80086c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d009      	beq.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a17      	ldr	r2, [pc, #92]	; (80086c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d004      	beq.n	800867a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a15      	ldr	r2, [pc, #84]	; (80086cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d10c      	bne.n	8008694 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008680:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	4313      	orrs	r3, r2
 800868a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	68ba      	ldr	r2, [r7, #8]
 8008692:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2200      	movs	r2, #0
 80086a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80086a4:	2300      	movs	r3, #0
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3714      	adds	r7, #20
 80086aa:	46bd      	mov	sp, r7
 80086ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	40010000 	.word	0x40010000
 80086b8:	40000400 	.word	0x40000400
 80086bc:	40000800 	.word	0x40000800
 80086c0:	40000c00 	.word	0x40000c00
 80086c4:	40010400 	.word	0x40010400
 80086c8:	40014000 	.word	0x40014000
 80086cc:	40001800 	.word	0x40001800

080086d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b082      	sub	sp, #8
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d101      	bne.n	80086e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e03f      	b.n	8008762 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d106      	bne.n	80086fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f7fc ff6a 	bl	80055d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2224      	movs	r2, #36	; 0x24
 8008700:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	68da      	ldr	r2, [r3, #12]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008712:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008714:	6878      	ldr	r0, [r7, #4]
 8008716:	f000 fc77 	bl	8009008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	691a      	ldr	r2, [r3, #16]
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008728:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	695a      	ldr	r2, [r3, #20]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008738:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68da      	ldr	r2, [r3, #12]
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008748:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	2200      	movs	r2, #0
 800874e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2220      	movs	r2, #32
 8008754:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2220      	movs	r2, #32
 800875c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3708      	adds	r7, #8
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b088      	sub	sp, #32
 800876e:	af02      	add	r7, sp, #8
 8008770:	60f8      	str	r0, [r7, #12]
 8008772:	60b9      	str	r1, [r7, #8]
 8008774:	603b      	str	r3, [r7, #0]
 8008776:	4613      	mov	r3, r2
 8008778:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800877a:	2300      	movs	r3, #0
 800877c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008784:	b2db      	uxtb	r3, r3
 8008786:	2b20      	cmp	r3, #32
 8008788:	f040 8083 	bne.w	8008892 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d002      	beq.n	8008798 <HAL_UART_Transmit+0x2e>
 8008792:	88fb      	ldrh	r3, [r7, #6]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d101      	bne.n	800879c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8008798:	2301      	movs	r3, #1
 800879a:	e07b      	b.n	8008894 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d101      	bne.n	80087aa <HAL_UART_Transmit+0x40>
 80087a6:	2302      	movs	r3, #2
 80087a8:	e074      	b.n	8008894 <HAL_UART_Transmit+0x12a>
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2201      	movs	r2, #1
 80087ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2200      	movs	r2, #0
 80087b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2221      	movs	r2, #33	; 0x21
 80087bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80087c0:	f7fd f8dc 	bl	800597c <HAL_GetTick>
 80087c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	88fa      	ldrh	r2, [r7, #6]
 80087ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	88fa      	ldrh	r2, [r7, #6]
 80087d0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80087da:	e042      	b.n	8008862 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	3b01      	subs	r3, #1
 80087e4:	b29a      	uxth	r2, r3
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	689b      	ldr	r3, [r3, #8]
 80087ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087f2:	d122      	bne.n	800883a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80087f4:	683b      	ldr	r3, [r7, #0]
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	2200      	movs	r2, #0
 80087fc:	2180      	movs	r1, #128	; 0x80
 80087fe:	68f8      	ldr	r0, [r7, #12]
 8008800:	f000 fa80 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	d001      	beq.n	800880e <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800880a:	2303      	movs	r3, #3
 800880c:	e042      	b.n	8008894 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	881b      	ldrh	r3, [r3, #0]
 8008816:	461a      	mov	r2, r3
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008820:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d103      	bne.n	8008832 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	3302      	adds	r3, #2
 800882e:	60bb      	str	r3, [r7, #8]
 8008830:	e017      	b.n	8008862 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	3301      	adds	r3, #1
 8008836:	60bb      	str	r3, [r7, #8]
 8008838:	e013      	b.n	8008862 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	2200      	movs	r2, #0
 8008842:	2180      	movs	r1, #128	; 0x80
 8008844:	68f8      	ldr	r0, [r7, #12]
 8008846:	f000 fa5d 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 800884a:	4603      	mov	r3, r0
 800884c:	2b00      	cmp	r3, #0
 800884e:	d001      	beq.n	8008854 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8008850:	2303      	movs	r3, #3
 8008852:	e01f      	b.n	8008894 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	1c5a      	adds	r2, r3, #1
 8008858:	60ba      	str	r2, [r7, #8]
 800885a:	781a      	ldrb	r2, [r3, #0]
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008866:	b29b      	uxth	r3, r3
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1b7      	bne.n	80087dc <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	9300      	str	r3, [sp, #0]
 8008870:	697b      	ldr	r3, [r7, #20]
 8008872:	2200      	movs	r2, #0
 8008874:	2140      	movs	r1, #64	; 0x40
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f000 fa44 	bl	8008d04 <UART_WaitOnFlagUntilTimeout>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d001      	beq.n	8008886 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8008882:	2303      	movs	r3, #3
 8008884:	e006      	b.n	8008894 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2220      	movs	r2, #32
 800888a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800888e:	2300      	movs	r3, #0
 8008890:	e000      	b.n	8008894 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8008892:	2302      	movs	r3, #2
  }
}
 8008894:	4618      	mov	r0, r3
 8008896:	3718      	adds	r7, #24
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}

0800889c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b086      	sub	sp, #24
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	60b9      	str	r1, [r7, #8]
 80088a6:	4613      	mov	r3, r2
 80088a8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	2b20      	cmp	r3, #32
 80088b4:	d166      	bne.n	8008984 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d002      	beq.n	80088c2 <HAL_UART_Receive_DMA+0x26>
 80088bc:	88fb      	ldrh	r3, [r7, #6]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d101      	bne.n	80088c6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80088c2:	2301      	movs	r3, #1
 80088c4:	e05f      	b.n	8008986 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d101      	bne.n	80088d4 <HAL_UART_Receive_DMA+0x38>
 80088d0:	2302      	movs	r3, #2
 80088d2:	e058      	b.n	8008986 <HAL_UART_Receive_DMA+0xea>
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80088dc:	68ba      	ldr	r2, [r7, #8]
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	88fa      	ldrh	r2, [r7, #6]
 80088e6:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	2200      	movs	r2, #0
 80088ec:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2222      	movs	r2, #34	; 0x22
 80088f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088fa:	4a25      	ldr	r2, [pc, #148]	; (8008990 <HAL_UART_Receive_DMA+0xf4>)
 80088fc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008902:	4a24      	ldr	r2, [pc, #144]	; (8008994 <HAL_UART_Receive_DMA+0xf8>)
 8008904:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800890a:	4a23      	ldr	r2, [pc, #140]	; (8008998 <HAL_UART_Receive_DMA+0xfc>)
 800890c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008912:	2200      	movs	r2, #0
 8008914:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8008916:	f107 0308 	add.w	r3, r7, #8
 800891a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	3304      	adds	r3, #4
 8008926:	4619      	mov	r1, r3
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	88fb      	ldrh	r3, [r7, #6]
 800892e:	f7fd fa13 	bl	8005d58 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8008932:	2300      	movs	r3, #0
 8008934:	613b      	str	r3, [r7, #16]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	613b      	str	r3, [r7, #16]
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	685b      	ldr	r3, [r3, #4]
 8008944:	613b      	str	r3, [r7, #16]
 8008946:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	68da      	ldr	r2, [r3, #12]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800895e:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	695a      	ldr	r2, [r3, #20]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	f042 0201 	orr.w	r2, r2, #1
 800896e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	695a      	ldr	r2, [r3, #20]
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800897e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008980:	2300      	movs	r3, #0
 8008982:	e000      	b.n	8008986 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008984:	2302      	movs	r3, #2
  }
}
 8008986:	4618      	mov	r0, r3
 8008988:	3718      	adds	r7, #24
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	08008bed 	.word	0x08008bed
 8008994:	08008c55 	.word	0x08008c55
 8008998:	08008c71 	.word	0x08008c71

0800899c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b088      	sub	sp, #32
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	695b      	ldr	r3, [r3, #20]
 80089ba:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80089bc:	2300      	movs	r3, #0
 80089be:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80089c0:	2300      	movs	r3, #0
 80089c2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80089c4:	69fb      	ldr	r3, [r7, #28]
 80089c6:	f003 030f 	and.w	r3, r3, #15
 80089ca:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80089cc:	693b      	ldr	r3, [r7, #16]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d10d      	bne.n	80089ee <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80089d2:	69fb      	ldr	r3, [r7, #28]
 80089d4:	f003 0320 	and.w	r3, r3, #32
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d008      	beq.n	80089ee <HAL_UART_IRQHandler+0x52>
 80089dc:	69bb      	ldr	r3, [r7, #24]
 80089de:	f003 0320 	and.w	r3, r3, #32
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d003      	beq.n	80089ee <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 fa8c 	bl	8008f04 <UART_Receive_IT>
      return;
 80089ec:	e0d1      	b.n	8008b92 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f000 80b0 	beq.w	8008b56 <HAL_UART_IRQHandler+0x1ba>
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	f003 0301 	and.w	r3, r3, #1
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d105      	bne.n	8008a0c <HAL_UART_IRQHandler+0x70>
 8008a00:	69bb      	ldr	r3, [r7, #24]
 8008a02:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	f000 80a5 	beq.w	8008b56 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	f003 0301 	and.w	r3, r3, #1
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d00a      	beq.n	8008a2c <HAL_UART_IRQHandler+0x90>
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d005      	beq.n	8008a2c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a24:	f043 0201 	orr.w	r2, r3, #1
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	f003 0304 	and.w	r3, r3, #4
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d00a      	beq.n	8008a4c <HAL_UART_IRQHandler+0xb0>
 8008a36:	697b      	ldr	r3, [r7, #20]
 8008a38:	f003 0301 	and.w	r3, r3, #1
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d005      	beq.n	8008a4c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a44:	f043 0202 	orr.w	r2, r3, #2
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008a4c:	69fb      	ldr	r3, [r7, #28]
 8008a4e:	f003 0302 	and.w	r3, r3, #2
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d00a      	beq.n	8008a6c <HAL_UART_IRQHandler+0xd0>
 8008a56:	697b      	ldr	r3, [r7, #20]
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d005      	beq.n	8008a6c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a64:	f043 0204 	orr.w	r2, r3, #4
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	f003 0308 	and.w	r3, r3, #8
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d00f      	beq.n	8008a96 <HAL_UART_IRQHandler+0xfa>
 8008a76:	69bb      	ldr	r3, [r7, #24]
 8008a78:	f003 0320 	and.w	r3, r3, #32
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d104      	bne.n	8008a8a <HAL_UART_IRQHandler+0xee>
 8008a80:	697b      	ldr	r3, [r7, #20]
 8008a82:	f003 0301 	and.w	r3, r3, #1
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d005      	beq.n	8008a96 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a8e:	f043 0208 	orr.w	r2, r3, #8
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d078      	beq.n	8008b90 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a9e:	69fb      	ldr	r3, [r7, #28]
 8008aa0:	f003 0320 	and.w	r3, r3, #32
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d007      	beq.n	8008ab8 <HAL_UART_IRQHandler+0x11c>
 8008aa8:	69bb      	ldr	r3, [r7, #24]
 8008aaa:	f003 0320 	and.w	r3, r3, #32
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d002      	beq.n	8008ab8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f000 fa26 	bl	8008f04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ac2:	2b40      	cmp	r3, #64	; 0x40
 8008ac4:	bf0c      	ite	eq
 8008ac6:	2301      	moveq	r3, #1
 8008ac8:	2300      	movne	r3, #0
 8008aca:	b2db      	uxtb	r3, r3
 8008acc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ad2:	f003 0308 	and.w	r3, r3, #8
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d102      	bne.n	8008ae0 <HAL_UART_IRQHandler+0x144>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d031      	beq.n	8008b44 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ae0:	6878      	ldr	r0, [r7, #4]
 8008ae2:	f000 f96f 	bl	8008dc4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	695b      	ldr	r3, [r3, #20]
 8008aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008af0:	2b40      	cmp	r3, #64	; 0x40
 8008af2:	d123      	bne.n	8008b3c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	695a      	ldr	r2, [r3, #20]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b02:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d013      	beq.n	8008b34 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b10:	4a21      	ldr	r2, [pc, #132]	; (8008b98 <HAL_UART_IRQHandler+0x1fc>)
 8008b12:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f7fd f975 	bl	8005e08 <HAL_DMA_Abort_IT>
 8008b1e:	4603      	mov	r3, r0
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d016      	beq.n	8008b52 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008b28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b2a:	687a      	ldr	r2, [r7, #4]
 8008b2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008b2e:	4610      	mov	r0, r2
 8008b30:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b32:	e00e      	b.n	8008b52 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 f84f 	bl	8008bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b3a:	e00a      	b.n	8008b52 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f84b 	bl	8008bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b42:	e006      	b.n	8008b52 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 f847 	bl	8008bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008b50:	e01e      	b.n	8008b90 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b52:	bf00      	nop
    return;
 8008b54:	e01c      	b.n	8008b90 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b56:	69fb      	ldr	r3, [r7, #28]
 8008b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d008      	beq.n	8008b72 <HAL_UART_IRQHandler+0x1d6>
 8008b60:	69bb      	ldr	r3, [r7, #24]
 8008b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d003      	beq.n	8008b72 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f95c 	bl	8008e28 <UART_Transmit_IT>
    return;
 8008b70:	e00f      	b.n	8008b92 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d00a      	beq.n	8008b92 <HAL_UART_IRQHandler+0x1f6>
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d005      	beq.n	8008b92 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f9a4 	bl	8008ed4 <UART_EndTransmit_IT>
    return;
 8008b8c:	bf00      	nop
 8008b8e:	e000      	b.n	8008b92 <HAL_UART_IRQHandler+0x1f6>
    return;
 8008b90:	bf00      	nop
  }
}
 8008b92:	3720      	adds	r7, #32
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	08008e01 	.word	0x08008e01

08008b9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008ba4:	bf00      	nop
 8008ba6:	370c      	adds	r7, #12
 8008ba8:	46bd      	mov	sp, r7
 8008baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bae:	4770      	bx	lr

08008bb0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b083      	sub	sp, #12
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008bb8:	bf00      	nop
 8008bba:	370c      	adds	r7, #12
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr

08008bc4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008bc4:	b480      	push	{r7}
 8008bc6:	b083      	sub	sp, #12
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008bcc:	bf00      	nop
 8008bce:	370c      	adds	r7, #12
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd6:	4770      	bx	lr

08008bd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008bd8:	b480      	push	{r7}
 8008bda:	b083      	sub	sp, #12
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008be0:	bf00      	nop
 8008be2:	370c      	adds	r7, #12
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bf8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d11e      	bne.n	8008c46 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	68da      	ldr	r2, [r3, #12]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008c1c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	695a      	ldr	r2, [r3, #20]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f022 0201 	bic.w	r2, r2, #1
 8008c2c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	695a      	ldr	r2, [r3, #20]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c3c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2220      	movs	r2, #32
 8008c42:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008c46:	68f8      	ldr	r0, [r7, #12]
 8008c48:	f7ff ffb2 	bl	8008bb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c4c:	bf00      	nop
 8008c4e:	3710      	adds	r7, #16
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c60:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008c62:	68f8      	ldr	r0, [r7, #12]
 8008c64:	f7ff ffae 	bl	8008bc4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c68:	bf00      	nop
 8008c6a:	3710      	adds	r7, #16
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b084      	sub	sp, #16
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008c78:	2300      	movs	r3, #0
 8008c7a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c80:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	695b      	ldr	r3, [r3, #20]
 8008c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c8c:	2b80      	cmp	r3, #128	; 0x80
 8008c8e:	bf0c      	ite	eq
 8008c90:	2301      	moveq	r3, #1
 8008c92:	2300      	movne	r3, #0
 8008c94:	b2db      	uxtb	r3, r3
 8008c96:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008c9e:	b2db      	uxtb	r3, r3
 8008ca0:	2b21      	cmp	r3, #33	; 0x21
 8008ca2:	d108      	bne.n	8008cb6 <UART_DMAError+0x46>
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d005      	beq.n	8008cb6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	2200      	movs	r2, #0
 8008cae:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008cb0:	68b8      	ldr	r0, [r7, #8]
 8008cb2:	f000 f871 	bl	8008d98 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	695b      	ldr	r3, [r3, #20]
 8008cbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cc0:	2b40      	cmp	r3, #64	; 0x40
 8008cc2:	bf0c      	ite	eq
 8008cc4:	2301      	moveq	r3, #1
 8008cc6:	2300      	movne	r3, #0
 8008cc8:	b2db      	uxtb	r3, r3
 8008cca:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	2b22      	cmp	r3, #34	; 0x22
 8008cd6:	d108      	bne.n	8008cea <UART_DMAError+0x7a>
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d005      	beq.n	8008cea <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008ce4:	68b8      	ldr	r0, [r7, #8]
 8008ce6:	f000 f86d 	bl	8008dc4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cee:	f043 0210 	orr.w	r2, r3, #16
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008cf6:	68b8      	ldr	r0, [r7, #8]
 8008cf8:	f7ff ff6e 	bl	8008bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cfc:	bf00      	nop
 8008cfe:	3710      	adds	r7, #16
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}

08008d04 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	60f8      	str	r0, [r7, #12]
 8008d0c:	60b9      	str	r1, [r7, #8]
 8008d0e:	603b      	str	r3, [r7, #0]
 8008d10:	4613      	mov	r3, r2
 8008d12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d14:	e02c      	b.n	8008d70 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d1c:	d028      	beq.n	8008d70 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008d1e:	69bb      	ldr	r3, [r7, #24]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d007      	beq.n	8008d34 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d24:	f7fc fe2a 	bl	800597c <HAL_GetTick>
 8008d28:	4602      	mov	r2, r0
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	1ad3      	subs	r3, r2, r3
 8008d2e:	69ba      	ldr	r2, [r7, #24]
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d21d      	bcs.n	8008d70 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	68da      	ldr	r2, [r3, #12]
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008d42:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	695a      	ldr	r2, [r3, #20]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f022 0201 	bic.w	r2, r2, #1
 8008d52:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2220      	movs	r2, #32
 8008d58:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	2220      	movs	r2, #32
 8008d60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	2200      	movs	r2, #0
 8008d68:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8008d6c:	2303      	movs	r3, #3
 8008d6e:	e00f      	b.n	8008d90 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	681a      	ldr	r2, [r3, #0]
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	4013      	ands	r3, r2
 8008d7a:	68ba      	ldr	r2, [r7, #8]
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	bf0c      	ite	eq
 8008d80:	2301      	moveq	r3, #1
 8008d82:	2300      	movne	r3, #0
 8008d84:	b2db      	uxtb	r3, r3
 8008d86:	461a      	mov	r2, r3
 8008d88:	79fb      	ldrb	r3, [r7, #7]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d0c3      	beq.n	8008d16 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d8e:	2300      	movs	r3, #0
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3710      	adds	r7, #16
 8008d94:	46bd      	mov	sp, r7
 8008d96:	bd80      	pop	{r7, pc}

08008d98 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b083      	sub	sp, #12
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	68da      	ldr	r2, [r3, #12]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8008dae:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2220      	movs	r2, #32
 8008db4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008db8:	bf00      	nop
 8008dba:	370c      	adds	r7, #12
 8008dbc:	46bd      	mov	sp, r7
 8008dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc2:	4770      	bx	lr

08008dc4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68da      	ldr	r2, [r3, #12]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008dda:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	695a      	ldr	r2, [r3, #20]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f022 0201 	bic.w	r2, r2, #1
 8008dea:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2220      	movs	r2, #32
 8008df0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b084      	sub	sp, #16
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	2200      	movs	r2, #0
 8008e12:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	2200      	movs	r2, #0
 8008e18:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f7ff fedc 	bl	8008bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e20:	bf00      	nop
 8008e22:	3710      	adds	r7, #16
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b21      	cmp	r3, #33	; 0x21
 8008e3a:	d144      	bne.n	8008ec6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e44:	d11a      	bne.n	8008e7c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a1b      	ldr	r3, [r3, #32]
 8008e4a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	881b      	ldrh	r3, [r3, #0]
 8008e50:	461a      	mov	r2, r3
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e5a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	691b      	ldr	r3, [r3, #16]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d105      	bne.n	8008e70 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6a1b      	ldr	r3, [r3, #32]
 8008e68:	1c9a      	adds	r2, r3, #2
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	621a      	str	r2, [r3, #32]
 8008e6e:	e00e      	b.n	8008e8e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6a1b      	ldr	r3, [r3, #32]
 8008e74:	1c5a      	adds	r2, r3, #1
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	621a      	str	r2, [r3, #32]
 8008e7a:	e008      	b.n	8008e8e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6a1b      	ldr	r3, [r3, #32]
 8008e80:	1c59      	adds	r1, r3, #1
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	6211      	str	r1, [r2, #32]
 8008e86:	781a      	ldrb	r2, [r3, #0]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	3b01      	subs	r3, #1
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	687a      	ldr	r2, [r7, #4]
 8008e9a:	4619      	mov	r1, r3
 8008e9c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d10f      	bne.n	8008ec2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	68da      	ldr	r2, [r3, #12]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008eb0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	68da      	ldr	r2, [r3, #12]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ec0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	e000      	b.n	8008ec8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008ec6:	2302      	movs	r3, #2
  }
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3714      	adds	r7, #20
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	68da      	ldr	r2, [r3, #12]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008eea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	2220      	movs	r2, #32
 8008ef0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f7ff fe51 	bl	8008b9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3708      	adds	r7, #8
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b084      	sub	sp, #16
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008f12:	b2db      	uxtb	r3, r3
 8008f14:	2b22      	cmp	r3, #34	; 0x22
 8008f16:	d171      	bne.n	8008ffc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	689b      	ldr	r3, [r3, #8]
 8008f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f20:	d123      	bne.n	8008f6a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f26:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	691b      	ldr	r3, [r3, #16]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d10e      	bne.n	8008f4e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f3c:	b29a      	uxth	r2, r3
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f46:	1c9a      	adds	r2, r3, #2
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	629a      	str	r2, [r3, #40]	; 0x28
 8008f4c:	e029      	b.n	8008fa2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	b29a      	uxth	r2, r3
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f62:	1c5a      	adds	r2, r3, #1
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	629a      	str	r2, [r3, #40]	; 0x28
 8008f68:	e01b      	b.n	8008fa2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	691b      	ldr	r3, [r3, #16]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d10a      	bne.n	8008f88 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	6858      	ldr	r0, [r3, #4]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f7c:	1c59      	adds	r1, r3, #1
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	6291      	str	r1, [r2, #40]	; 0x28
 8008f82:	b2c2      	uxtb	r2, r0
 8008f84:	701a      	strb	r2, [r3, #0]
 8008f86:	e00c      	b.n	8008fa2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	b2da      	uxtb	r2, r3
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f94:	1c58      	adds	r0, r3, #1
 8008f96:	6879      	ldr	r1, [r7, #4]
 8008f98:	6288      	str	r0, [r1, #40]	; 0x28
 8008f9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008f9e:	b2d2      	uxtb	r2, r2
 8008fa0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	3b01      	subs	r3, #1
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	687a      	ldr	r2, [r7, #4]
 8008fae:	4619      	mov	r1, r3
 8008fb0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d120      	bne.n	8008ff8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	68da      	ldr	r2, [r3, #12]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f022 0220 	bic.w	r2, r2, #32
 8008fc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	68da      	ldr	r2, [r3, #12]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008fd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	695a      	ldr	r2, [r3, #20]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	f022 0201 	bic.w	r2, r2, #1
 8008fe4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	2220      	movs	r2, #32
 8008fea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008fee:	6878      	ldr	r0, [r7, #4]
 8008ff0:	f7ff fdde 	bl	8008bb0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	e002      	b.n	8008ffe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	e000      	b.n	8008ffe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008ffc:	2302      	movs	r3, #2
  }
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3710      	adds	r7, #16
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
	...

08009008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800900c:	b085      	sub	sp, #20
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	691b      	ldr	r3, [r3, #16]
 8009018:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	68da      	ldr	r2, [r3, #12]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	430a      	orrs	r2, r1
 8009026:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	689a      	ldr	r2, [r3, #8]
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	431a      	orrs	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	695b      	ldr	r3, [r3, #20]
 8009036:	431a      	orrs	r2, r3
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	69db      	ldr	r3, [r3, #28]
 800903c:	4313      	orrs	r3, r2
 800903e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	68db      	ldr	r3, [r3, #12]
 8009046:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800904a:	f023 030c 	bic.w	r3, r3, #12
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	6812      	ldr	r2, [r2, #0]
 8009052:	68f9      	ldr	r1, [r7, #12]
 8009054:	430b      	orrs	r3, r1
 8009056:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	695b      	ldr	r3, [r3, #20]
 800905e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	699a      	ldr	r2, [r3, #24]
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	430a      	orrs	r2, r1
 800906c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	69db      	ldr	r3, [r3, #28]
 8009072:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009076:	f040 818b 	bne.w	8009390 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4ac1      	ldr	r2, [pc, #772]	; (8009384 <UART_SetConfig+0x37c>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d005      	beq.n	8009090 <UART_SetConfig+0x88>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	4abf      	ldr	r2, [pc, #764]	; (8009388 <UART_SetConfig+0x380>)
 800908a:	4293      	cmp	r3, r2
 800908c:	f040 80bd 	bne.w	800920a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009090:	f7fe fee8 	bl	8007e64 <HAL_RCC_GetPCLK2Freq>
 8009094:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	461d      	mov	r5, r3
 800909a:	f04f 0600 	mov.w	r6, #0
 800909e:	46a8      	mov	r8, r5
 80090a0:	46b1      	mov	r9, r6
 80090a2:	eb18 0308 	adds.w	r3, r8, r8
 80090a6:	eb49 0409 	adc.w	r4, r9, r9
 80090aa:	4698      	mov	r8, r3
 80090ac:	46a1      	mov	r9, r4
 80090ae:	eb18 0805 	adds.w	r8, r8, r5
 80090b2:	eb49 0906 	adc.w	r9, r9, r6
 80090b6:	f04f 0100 	mov.w	r1, #0
 80090ba:	f04f 0200 	mov.w	r2, #0
 80090be:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80090c2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80090c6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80090ca:	4688      	mov	r8, r1
 80090cc:	4691      	mov	r9, r2
 80090ce:	eb18 0005 	adds.w	r0, r8, r5
 80090d2:	eb49 0106 	adc.w	r1, r9, r6
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	461d      	mov	r5, r3
 80090dc:	f04f 0600 	mov.w	r6, #0
 80090e0:	196b      	adds	r3, r5, r5
 80090e2:	eb46 0406 	adc.w	r4, r6, r6
 80090e6:	461a      	mov	r2, r3
 80090e8:	4623      	mov	r3, r4
 80090ea:	f7f7 fdad 	bl	8000c48 <__aeabi_uldivmod>
 80090ee:	4603      	mov	r3, r0
 80090f0:	460c      	mov	r4, r1
 80090f2:	461a      	mov	r2, r3
 80090f4:	4ba5      	ldr	r3, [pc, #660]	; (800938c <UART_SetConfig+0x384>)
 80090f6:	fba3 2302 	umull	r2, r3, r3, r2
 80090fa:	095b      	lsrs	r3, r3, #5
 80090fc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	461d      	mov	r5, r3
 8009104:	f04f 0600 	mov.w	r6, #0
 8009108:	46a9      	mov	r9, r5
 800910a:	46b2      	mov	sl, r6
 800910c:	eb19 0309 	adds.w	r3, r9, r9
 8009110:	eb4a 040a 	adc.w	r4, sl, sl
 8009114:	4699      	mov	r9, r3
 8009116:	46a2      	mov	sl, r4
 8009118:	eb19 0905 	adds.w	r9, r9, r5
 800911c:	eb4a 0a06 	adc.w	sl, sl, r6
 8009120:	f04f 0100 	mov.w	r1, #0
 8009124:	f04f 0200 	mov.w	r2, #0
 8009128:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800912c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009130:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009134:	4689      	mov	r9, r1
 8009136:	4692      	mov	sl, r2
 8009138:	eb19 0005 	adds.w	r0, r9, r5
 800913c:	eb4a 0106 	adc.w	r1, sl, r6
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	685b      	ldr	r3, [r3, #4]
 8009144:	461d      	mov	r5, r3
 8009146:	f04f 0600 	mov.w	r6, #0
 800914a:	196b      	adds	r3, r5, r5
 800914c:	eb46 0406 	adc.w	r4, r6, r6
 8009150:	461a      	mov	r2, r3
 8009152:	4623      	mov	r3, r4
 8009154:	f7f7 fd78 	bl	8000c48 <__aeabi_uldivmod>
 8009158:	4603      	mov	r3, r0
 800915a:	460c      	mov	r4, r1
 800915c:	461a      	mov	r2, r3
 800915e:	4b8b      	ldr	r3, [pc, #556]	; (800938c <UART_SetConfig+0x384>)
 8009160:	fba3 1302 	umull	r1, r3, r3, r2
 8009164:	095b      	lsrs	r3, r3, #5
 8009166:	2164      	movs	r1, #100	; 0x64
 8009168:	fb01 f303 	mul.w	r3, r1, r3
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	00db      	lsls	r3, r3, #3
 8009170:	3332      	adds	r3, #50	; 0x32
 8009172:	4a86      	ldr	r2, [pc, #536]	; (800938c <UART_SetConfig+0x384>)
 8009174:	fba2 2303 	umull	r2, r3, r2, r3
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	005b      	lsls	r3, r3, #1
 800917c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009180:	4498      	add	r8, r3
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	461d      	mov	r5, r3
 8009186:	f04f 0600 	mov.w	r6, #0
 800918a:	46a9      	mov	r9, r5
 800918c:	46b2      	mov	sl, r6
 800918e:	eb19 0309 	adds.w	r3, r9, r9
 8009192:	eb4a 040a 	adc.w	r4, sl, sl
 8009196:	4699      	mov	r9, r3
 8009198:	46a2      	mov	sl, r4
 800919a:	eb19 0905 	adds.w	r9, r9, r5
 800919e:	eb4a 0a06 	adc.w	sl, sl, r6
 80091a2:	f04f 0100 	mov.w	r1, #0
 80091a6:	f04f 0200 	mov.w	r2, #0
 80091aa:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091ae:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80091b2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80091b6:	4689      	mov	r9, r1
 80091b8:	4692      	mov	sl, r2
 80091ba:	eb19 0005 	adds.w	r0, r9, r5
 80091be:	eb4a 0106 	adc.w	r1, sl, r6
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	461d      	mov	r5, r3
 80091c8:	f04f 0600 	mov.w	r6, #0
 80091cc:	196b      	adds	r3, r5, r5
 80091ce:	eb46 0406 	adc.w	r4, r6, r6
 80091d2:	461a      	mov	r2, r3
 80091d4:	4623      	mov	r3, r4
 80091d6:	f7f7 fd37 	bl	8000c48 <__aeabi_uldivmod>
 80091da:	4603      	mov	r3, r0
 80091dc:	460c      	mov	r4, r1
 80091de:	461a      	mov	r2, r3
 80091e0:	4b6a      	ldr	r3, [pc, #424]	; (800938c <UART_SetConfig+0x384>)
 80091e2:	fba3 1302 	umull	r1, r3, r3, r2
 80091e6:	095b      	lsrs	r3, r3, #5
 80091e8:	2164      	movs	r1, #100	; 0x64
 80091ea:	fb01 f303 	mul.w	r3, r1, r3
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	00db      	lsls	r3, r3, #3
 80091f2:	3332      	adds	r3, #50	; 0x32
 80091f4:	4a65      	ldr	r2, [pc, #404]	; (800938c <UART_SetConfig+0x384>)
 80091f6:	fba2 2303 	umull	r2, r3, r2, r3
 80091fa:	095b      	lsrs	r3, r3, #5
 80091fc:	f003 0207 	and.w	r2, r3, #7
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4442      	add	r2, r8
 8009206:	609a      	str	r2, [r3, #8]
 8009208:	e26f      	b.n	80096ea <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800920a:	f7fe fe17 	bl	8007e3c <HAL_RCC_GetPCLK1Freq>
 800920e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	461d      	mov	r5, r3
 8009214:	f04f 0600 	mov.w	r6, #0
 8009218:	46a8      	mov	r8, r5
 800921a:	46b1      	mov	r9, r6
 800921c:	eb18 0308 	adds.w	r3, r8, r8
 8009220:	eb49 0409 	adc.w	r4, r9, r9
 8009224:	4698      	mov	r8, r3
 8009226:	46a1      	mov	r9, r4
 8009228:	eb18 0805 	adds.w	r8, r8, r5
 800922c:	eb49 0906 	adc.w	r9, r9, r6
 8009230:	f04f 0100 	mov.w	r1, #0
 8009234:	f04f 0200 	mov.w	r2, #0
 8009238:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800923c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009240:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009244:	4688      	mov	r8, r1
 8009246:	4691      	mov	r9, r2
 8009248:	eb18 0005 	adds.w	r0, r8, r5
 800924c:	eb49 0106 	adc.w	r1, r9, r6
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	461d      	mov	r5, r3
 8009256:	f04f 0600 	mov.w	r6, #0
 800925a:	196b      	adds	r3, r5, r5
 800925c:	eb46 0406 	adc.w	r4, r6, r6
 8009260:	461a      	mov	r2, r3
 8009262:	4623      	mov	r3, r4
 8009264:	f7f7 fcf0 	bl	8000c48 <__aeabi_uldivmod>
 8009268:	4603      	mov	r3, r0
 800926a:	460c      	mov	r4, r1
 800926c:	461a      	mov	r2, r3
 800926e:	4b47      	ldr	r3, [pc, #284]	; (800938c <UART_SetConfig+0x384>)
 8009270:	fba3 2302 	umull	r2, r3, r3, r2
 8009274:	095b      	lsrs	r3, r3, #5
 8009276:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	461d      	mov	r5, r3
 800927e:	f04f 0600 	mov.w	r6, #0
 8009282:	46a9      	mov	r9, r5
 8009284:	46b2      	mov	sl, r6
 8009286:	eb19 0309 	adds.w	r3, r9, r9
 800928a:	eb4a 040a 	adc.w	r4, sl, sl
 800928e:	4699      	mov	r9, r3
 8009290:	46a2      	mov	sl, r4
 8009292:	eb19 0905 	adds.w	r9, r9, r5
 8009296:	eb4a 0a06 	adc.w	sl, sl, r6
 800929a:	f04f 0100 	mov.w	r1, #0
 800929e:	f04f 0200 	mov.w	r2, #0
 80092a2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092a6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80092aa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80092ae:	4689      	mov	r9, r1
 80092b0:	4692      	mov	sl, r2
 80092b2:	eb19 0005 	adds.w	r0, r9, r5
 80092b6:	eb4a 0106 	adc.w	r1, sl, r6
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	461d      	mov	r5, r3
 80092c0:	f04f 0600 	mov.w	r6, #0
 80092c4:	196b      	adds	r3, r5, r5
 80092c6:	eb46 0406 	adc.w	r4, r6, r6
 80092ca:	461a      	mov	r2, r3
 80092cc:	4623      	mov	r3, r4
 80092ce:	f7f7 fcbb 	bl	8000c48 <__aeabi_uldivmod>
 80092d2:	4603      	mov	r3, r0
 80092d4:	460c      	mov	r4, r1
 80092d6:	461a      	mov	r2, r3
 80092d8:	4b2c      	ldr	r3, [pc, #176]	; (800938c <UART_SetConfig+0x384>)
 80092da:	fba3 1302 	umull	r1, r3, r3, r2
 80092de:	095b      	lsrs	r3, r3, #5
 80092e0:	2164      	movs	r1, #100	; 0x64
 80092e2:	fb01 f303 	mul.w	r3, r1, r3
 80092e6:	1ad3      	subs	r3, r2, r3
 80092e8:	00db      	lsls	r3, r3, #3
 80092ea:	3332      	adds	r3, #50	; 0x32
 80092ec:	4a27      	ldr	r2, [pc, #156]	; (800938c <UART_SetConfig+0x384>)
 80092ee:	fba2 2303 	umull	r2, r3, r2, r3
 80092f2:	095b      	lsrs	r3, r3, #5
 80092f4:	005b      	lsls	r3, r3, #1
 80092f6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80092fa:	4498      	add	r8, r3
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	461d      	mov	r5, r3
 8009300:	f04f 0600 	mov.w	r6, #0
 8009304:	46a9      	mov	r9, r5
 8009306:	46b2      	mov	sl, r6
 8009308:	eb19 0309 	adds.w	r3, r9, r9
 800930c:	eb4a 040a 	adc.w	r4, sl, sl
 8009310:	4699      	mov	r9, r3
 8009312:	46a2      	mov	sl, r4
 8009314:	eb19 0905 	adds.w	r9, r9, r5
 8009318:	eb4a 0a06 	adc.w	sl, sl, r6
 800931c:	f04f 0100 	mov.w	r1, #0
 8009320:	f04f 0200 	mov.w	r2, #0
 8009324:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009328:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800932c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009330:	4689      	mov	r9, r1
 8009332:	4692      	mov	sl, r2
 8009334:	eb19 0005 	adds.w	r0, r9, r5
 8009338:	eb4a 0106 	adc.w	r1, sl, r6
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	461d      	mov	r5, r3
 8009342:	f04f 0600 	mov.w	r6, #0
 8009346:	196b      	adds	r3, r5, r5
 8009348:	eb46 0406 	adc.w	r4, r6, r6
 800934c:	461a      	mov	r2, r3
 800934e:	4623      	mov	r3, r4
 8009350:	f7f7 fc7a 	bl	8000c48 <__aeabi_uldivmod>
 8009354:	4603      	mov	r3, r0
 8009356:	460c      	mov	r4, r1
 8009358:	461a      	mov	r2, r3
 800935a:	4b0c      	ldr	r3, [pc, #48]	; (800938c <UART_SetConfig+0x384>)
 800935c:	fba3 1302 	umull	r1, r3, r3, r2
 8009360:	095b      	lsrs	r3, r3, #5
 8009362:	2164      	movs	r1, #100	; 0x64
 8009364:	fb01 f303 	mul.w	r3, r1, r3
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	00db      	lsls	r3, r3, #3
 800936c:	3332      	adds	r3, #50	; 0x32
 800936e:	4a07      	ldr	r2, [pc, #28]	; (800938c <UART_SetConfig+0x384>)
 8009370:	fba2 2303 	umull	r2, r3, r2, r3
 8009374:	095b      	lsrs	r3, r3, #5
 8009376:	f003 0207 	and.w	r2, r3, #7
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	4442      	add	r2, r8
 8009380:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009382:	e1b2      	b.n	80096ea <UART_SetConfig+0x6e2>
 8009384:	40011000 	.word	0x40011000
 8009388:	40011400 	.word	0x40011400
 800938c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4ad7      	ldr	r2, [pc, #860]	; (80096f4 <UART_SetConfig+0x6ec>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d005      	beq.n	80093a6 <UART_SetConfig+0x39e>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4ad6      	ldr	r2, [pc, #856]	; (80096f8 <UART_SetConfig+0x6f0>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	f040 80d1 	bne.w	8009548 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80093a6:	f7fe fd5d 	bl	8007e64 <HAL_RCC_GetPCLK2Freq>
 80093aa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	469a      	mov	sl, r3
 80093b0:	f04f 0b00 	mov.w	fp, #0
 80093b4:	46d0      	mov	r8, sl
 80093b6:	46d9      	mov	r9, fp
 80093b8:	eb18 0308 	adds.w	r3, r8, r8
 80093bc:	eb49 0409 	adc.w	r4, r9, r9
 80093c0:	4698      	mov	r8, r3
 80093c2:	46a1      	mov	r9, r4
 80093c4:	eb18 080a 	adds.w	r8, r8, sl
 80093c8:	eb49 090b 	adc.w	r9, r9, fp
 80093cc:	f04f 0100 	mov.w	r1, #0
 80093d0:	f04f 0200 	mov.w	r2, #0
 80093d4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80093d8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80093dc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80093e0:	4688      	mov	r8, r1
 80093e2:	4691      	mov	r9, r2
 80093e4:	eb1a 0508 	adds.w	r5, sl, r8
 80093e8:	eb4b 0609 	adc.w	r6, fp, r9
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	685b      	ldr	r3, [r3, #4]
 80093f0:	4619      	mov	r1, r3
 80093f2:	f04f 0200 	mov.w	r2, #0
 80093f6:	f04f 0300 	mov.w	r3, #0
 80093fa:	f04f 0400 	mov.w	r4, #0
 80093fe:	0094      	lsls	r4, r2, #2
 8009400:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009404:	008b      	lsls	r3, r1, #2
 8009406:	461a      	mov	r2, r3
 8009408:	4623      	mov	r3, r4
 800940a:	4628      	mov	r0, r5
 800940c:	4631      	mov	r1, r6
 800940e:	f7f7 fc1b 	bl	8000c48 <__aeabi_uldivmod>
 8009412:	4603      	mov	r3, r0
 8009414:	460c      	mov	r4, r1
 8009416:	461a      	mov	r2, r3
 8009418:	4bb8      	ldr	r3, [pc, #736]	; (80096fc <UART_SetConfig+0x6f4>)
 800941a:	fba3 2302 	umull	r2, r3, r3, r2
 800941e:	095b      	lsrs	r3, r3, #5
 8009420:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	469b      	mov	fp, r3
 8009428:	f04f 0c00 	mov.w	ip, #0
 800942c:	46d9      	mov	r9, fp
 800942e:	46e2      	mov	sl, ip
 8009430:	eb19 0309 	adds.w	r3, r9, r9
 8009434:	eb4a 040a 	adc.w	r4, sl, sl
 8009438:	4699      	mov	r9, r3
 800943a:	46a2      	mov	sl, r4
 800943c:	eb19 090b 	adds.w	r9, r9, fp
 8009440:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009444:	f04f 0100 	mov.w	r1, #0
 8009448:	f04f 0200 	mov.w	r2, #0
 800944c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009450:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009454:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009458:	4689      	mov	r9, r1
 800945a:	4692      	mov	sl, r2
 800945c:	eb1b 0509 	adds.w	r5, fp, r9
 8009460:	eb4c 060a 	adc.w	r6, ip, sl
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	4619      	mov	r1, r3
 800946a:	f04f 0200 	mov.w	r2, #0
 800946e:	f04f 0300 	mov.w	r3, #0
 8009472:	f04f 0400 	mov.w	r4, #0
 8009476:	0094      	lsls	r4, r2, #2
 8009478:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800947c:	008b      	lsls	r3, r1, #2
 800947e:	461a      	mov	r2, r3
 8009480:	4623      	mov	r3, r4
 8009482:	4628      	mov	r0, r5
 8009484:	4631      	mov	r1, r6
 8009486:	f7f7 fbdf 	bl	8000c48 <__aeabi_uldivmod>
 800948a:	4603      	mov	r3, r0
 800948c:	460c      	mov	r4, r1
 800948e:	461a      	mov	r2, r3
 8009490:	4b9a      	ldr	r3, [pc, #616]	; (80096fc <UART_SetConfig+0x6f4>)
 8009492:	fba3 1302 	umull	r1, r3, r3, r2
 8009496:	095b      	lsrs	r3, r3, #5
 8009498:	2164      	movs	r1, #100	; 0x64
 800949a:	fb01 f303 	mul.w	r3, r1, r3
 800949e:	1ad3      	subs	r3, r2, r3
 80094a0:	011b      	lsls	r3, r3, #4
 80094a2:	3332      	adds	r3, #50	; 0x32
 80094a4:	4a95      	ldr	r2, [pc, #596]	; (80096fc <UART_SetConfig+0x6f4>)
 80094a6:	fba2 2303 	umull	r2, r3, r2, r3
 80094aa:	095b      	lsrs	r3, r3, #5
 80094ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80094b0:	4498      	add	r8, r3
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	469b      	mov	fp, r3
 80094b6:	f04f 0c00 	mov.w	ip, #0
 80094ba:	46d9      	mov	r9, fp
 80094bc:	46e2      	mov	sl, ip
 80094be:	eb19 0309 	adds.w	r3, r9, r9
 80094c2:	eb4a 040a 	adc.w	r4, sl, sl
 80094c6:	4699      	mov	r9, r3
 80094c8:	46a2      	mov	sl, r4
 80094ca:	eb19 090b 	adds.w	r9, r9, fp
 80094ce:	eb4a 0a0c 	adc.w	sl, sl, ip
 80094d2:	f04f 0100 	mov.w	r1, #0
 80094d6:	f04f 0200 	mov.w	r2, #0
 80094da:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80094de:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80094e2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80094e6:	4689      	mov	r9, r1
 80094e8:	4692      	mov	sl, r2
 80094ea:	eb1b 0509 	adds.w	r5, fp, r9
 80094ee:	eb4c 060a 	adc.w	r6, ip, sl
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	4619      	mov	r1, r3
 80094f8:	f04f 0200 	mov.w	r2, #0
 80094fc:	f04f 0300 	mov.w	r3, #0
 8009500:	f04f 0400 	mov.w	r4, #0
 8009504:	0094      	lsls	r4, r2, #2
 8009506:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800950a:	008b      	lsls	r3, r1, #2
 800950c:	461a      	mov	r2, r3
 800950e:	4623      	mov	r3, r4
 8009510:	4628      	mov	r0, r5
 8009512:	4631      	mov	r1, r6
 8009514:	f7f7 fb98 	bl	8000c48 <__aeabi_uldivmod>
 8009518:	4603      	mov	r3, r0
 800951a:	460c      	mov	r4, r1
 800951c:	461a      	mov	r2, r3
 800951e:	4b77      	ldr	r3, [pc, #476]	; (80096fc <UART_SetConfig+0x6f4>)
 8009520:	fba3 1302 	umull	r1, r3, r3, r2
 8009524:	095b      	lsrs	r3, r3, #5
 8009526:	2164      	movs	r1, #100	; 0x64
 8009528:	fb01 f303 	mul.w	r3, r1, r3
 800952c:	1ad3      	subs	r3, r2, r3
 800952e:	011b      	lsls	r3, r3, #4
 8009530:	3332      	adds	r3, #50	; 0x32
 8009532:	4a72      	ldr	r2, [pc, #456]	; (80096fc <UART_SetConfig+0x6f4>)
 8009534:	fba2 2303 	umull	r2, r3, r2, r3
 8009538:	095b      	lsrs	r3, r3, #5
 800953a:	f003 020f 	and.w	r2, r3, #15
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4442      	add	r2, r8
 8009544:	609a      	str	r2, [r3, #8]
 8009546:	e0d0      	b.n	80096ea <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8009548:	f7fe fc78 	bl	8007e3c <HAL_RCC_GetPCLK1Freq>
 800954c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	469a      	mov	sl, r3
 8009552:	f04f 0b00 	mov.w	fp, #0
 8009556:	46d0      	mov	r8, sl
 8009558:	46d9      	mov	r9, fp
 800955a:	eb18 0308 	adds.w	r3, r8, r8
 800955e:	eb49 0409 	adc.w	r4, r9, r9
 8009562:	4698      	mov	r8, r3
 8009564:	46a1      	mov	r9, r4
 8009566:	eb18 080a 	adds.w	r8, r8, sl
 800956a:	eb49 090b 	adc.w	r9, r9, fp
 800956e:	f04f 0100 	mov.w	r1, #0
 8009572:	f04f 0200 	mov.w	r2, #0
 8009576:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800957a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800957e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009582:	4688      	mov	r8, r1
 8009584:	4691      	mov	r9, r2
 8009586:	eb1a 0508 	adds.w	r5, sl, r8
 800958a:	eb4b 0609 	adc.w	r6, fp, r9
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	685b      	ldr	r3, [r3, #4]
 8009592:	4619      	mov	r1, r3
 8009594:	f04f 0200 	mov.w	r2, #0
 8009598:	f04f 0300 	mov.w	r3, #0
 800959c:	f04f 0400 	mov.w	r4, #0
 80095a0:	0094      	lsls	r4, r2, #2
 80095a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80095a6:	008b      	lsls	r3, r1, #2
 80095a8:	461a      	mov	r2, r3
 80095aa:	4623      	mov	r3, r4
 80095ac:	4628      	mov	r0, r5
 80095ae:	4631      	mov	r1, r6
 80095b0:	f7f7 fb4a 	bl	8000c48 <__aeabi_uldivmod>
 80095b4:	4603      	mov	r3, r0
 80095b6:	460c      	mov	r4, r1
 80095b8:	461a      	mov	r2, r3
 80095ba:	4b50      	ldr	r3, [pc, #320]	; (80096fc <UART_SetConfig+0x6f4>)
 80095bc:	fba3 2302 	umull	r2, r3, r3, r2
 80095c0:	095b      	lsrs	r3, r3, #5
 80095c2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80095c6:	68bb      	ldr	r3, [r7, #8]
 80095c8:	469b      	mov	fp, r3
 80095ca:	f04f 0c00 	mov.w	ip, #0
 80095ce:	46d9      	mov	r9, fp
 80095d0:	46e2      	mov	sl, ip
 80095d2:	eb19 0309 	adds.w	r3, r9, r9
 80095d6:	eb4a 040a 	adc.w	r4, sl, sl
 80095da:	4699      	mov	r9, r3
 80095dc:	46a2      	mov	sl, r4
 80095de:	eb19 090b 	adds.w	r9, r9, fp
 80095e2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80095e6:	f04f 0100 	mov.w	r1, #0
 80095ea:	f04f 0200 	mov.w	r2, #0
 80095ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80095f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80095f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80095fa:	4689      	mov	r9, r1
 80095fc:	4692      	mov	sl, r2
 80095fe:	eb1b 0509 	adds.w	r5, fp, r9
 8009602:	eb4c 060a 	adc.w	r6, ip, sl
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	4619      	mov	r1, r3
 800960c:	f04f 0200 	mov.w	r2, #0
 8009610:	f04f 0300 	mov.w	r3, #0
 8009614:	f04f 0400 	mov.w	r4, #0
 8009618:	0094      	lsls	r4, r2, #2
 800961a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800961e:	008b      	lsls	r3, r1, #2
 8009620:	461a      	mov	r2, r3
 8009622:	4623      	mov	r3, r4
 8009624:	4628      	mov	r0, r5
 8009626:	4631      	mov	r1, r6
 8009628:	f7f7 fb0e 	bl	8000c48 <__aeabi_uldivmod>
 800962c:	4603      	mov	r3, r0
 800962e:	460c      	mov	r4, r1
 8009630:	461a      	mov	r2, r3
 8009632:	4b32      	ldr	r3, [pc, #200]	; (80096fc <UART_SetConfig+0x6f4>)
 8009634:	fba3 1302 	umull	r1, r3, r3, r2
 8009638:	095b      	lsrs	r3, r3, #5
 800963a:	2164      	movs	r1, #100	; 0x64
 800963c:	fb01 f303 	mul.w	r3, r1, r3
 8009640:	1ad3      	subs	r3, r2, r3
 8009642:	011b      	lsls	r3, r3, #4
 8009644:	3332      	adds	r3, #50	; 0x32
 8009646:	4a2d      	ldr	r2, [pc, #180]	; (80096fc <UART_SetConfig+0x6f4>)
 8009648:	fba2 2303 	umull	r2, r3, r2, r3
 800964c:	095b      	lsrs	r3, r3, #5
 800964e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009652:	4498      	add	r8, r3
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	469b      	mov	fp, r3
 8009658:	f04f 0c00 	mov.w	ip, #0
 800965c:	46d9      	mov	r9, fp
 800965e:	46e2      	mov	sl, ip
 8009660:	eb19 0309 	adds.w	r3, r9, r9
 8009664:	eb4a 040a 	adc.w	r4, sl, sl
 8009668:	4699      	mov	r9, r3
 800966a:	46a2      	mov	sl, r4
 800966c:	eb19 090b 	adds.w	r9, r9, fp
 8009670:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009674:	f04f 0100 	mov.w	r1, #0
 8009678:	f04f 0200 	mov.w	r2, #0
 800967c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009680:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009684:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009688:	4689      	mov	r9, r1
 800968a:	4692      	mov	sl, r2
 800968c:	eb1b 0509 	adds.w	r5, fp, r9
 8009690:	eb4c 060a 	adc.w	r6, ip, sl
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	685b      	ldr	r3, [r3, #4]
 8009698:	4619      	mov	r1, r3
 800969a:	f04f 0200 	mov.w	r2, #0
 800969e:	f04f 0300 	mov.w	r3, #0
 80096a2:	f04f 0400 	mov.w	r4, #0
 80096a6:	0094      	lsls	r4, r2, #2
 80096a8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80096ac:	008b      	lsls	r3, r1, #2
 80096ae:	461a      	mov	r2, r3
 80096b0:	4623      	mov	r3, r4
 80096b2:	4628      	mov	r0, r5
 80096b4:	4631      	mov	r1, r6
 80096b6:	f7f7 fac7 	bl	8000c48 <__aeabi_uldivmod>
 80096ba:	4603      	mov	r3, r0
 80096bc:	460c      	mov	r4, r1
 80096be:	461a      	mov	r2, r3
 80096c0:	4b0e      	ldr	r3, [pc, #56]	; (80096fc <UART_SetConfig+0x6f4>)
 80096c2:	fba3 1302 	umull	r1, r3, r3, r2
 80096c6:	095b      	lsrs	r3, r3, #5
 80096c8:	2164      	movs	r1, #100	; 0x64
 80096ca:	fb01 f303 	mul.w	r3, r1, r3
 80096ce:	1ad3      	subs	r3, r2, r3
 80096d0:	011b      	lsls	r3, r3, #4
 80096d2:	3332      	adds	r3, #50	; 0x32
 80096d4:	4a09      	ldr	r2, [pc, #36]	; (80096fc <UART_SetConfig+0x6f4>)
 80096d6:	fba2 2303 	umull	r2, r3, r2, r3
 80096da:	095b      	lsrs	r3, r3, #5
 80096dc:	f003 020f 	and.w	r2, r3, #15
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4442      	add	r2, r8
 80096e6:	609a      	str	r2, [r3, #8]
}
 80096e8:	e7ff      	b.n	80096ea <UART_SetConfig+0x6e2>
 80096ea:	bf00      	nop
 80096ec:	3714      	adds	r7, #20
 80096ee:	46bd      	mov	sp, r7
 80096f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f4:	40011000 	.word	0x40011000
 80096f8:	40011400 	.word	0x40011400
 80096fc:	51eb851f 	.word	0x51eb851f

08009700 <__errno>:
 8009700:	4b01      	ldr	r3, [pc, #4]	; (8009708 <__errno+0x8>)
 8009702:	6818      	ldr	r0, [r3, #0]
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	2000000c 	.word	0x2000000c

0800970c <__libc_init_array>:
 800970c:	b570      	push	{r4, r5, r6, lr}
 800970e:	4e0d      	ldr	r6, [pc, #52]	; (8009744 <__libc_init_array+0x38>)
 8009710:	4c0d      	ldr	r4, [pc, #52]	; (8009748 <__libc_init_array+0x3c>)
 8009712:	1ba4      	subs	r4, r4, r6
 8009714:	10a4      	asrs	r4, r4, #2
 8009716:	2500      	movs	r5, #0
 8009718:	42a5      	cmp	r5, r4
 800971a:	d109      	bne.n	8009730 <__libc_init_array+0x24>
 800971c:	4e0b      	ldr	r6, [pc, #44]	; (800974c <__libc_init_array+0x40>)
 800971e:	4c0c      	ldr	r4, [pc, #48]	; (8009750 <__libc_init_array+0x44>)
 8009720:	f002 f874 	bl	800b80c <_init>
 8009724:	1ba4      	subs	r4, r4, r6
 8009726:	10a4      	asrs	r4, r4, #2
 8009728:	2500      	movs	r5, #0
 800972a:	42a5      	cmp	r5, r4
 800972c:	d105      	bne.n	800973a <__libc_init_array+0x2e>
 800972e:	bd70      	pop	{r4, r5, r6, pc}
 8009730:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009734:	4798      	blx	r3
 8009736:	3501      	adds	r5, #1
 8009738:	e7ee      	b.n	8009718 <__libc_init_array+0xc>
 800973a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800973e:	4798      	blx	r3
 8009740:	3501      	adds	r5, #1
 8009742:	e7f2      	b.n	800972a <__libc_init_array+0x1e>
 8009744:	0800bbd0 	.word	0x0800bbd0
 8009748:	0800bbd0 	.word	0x0800bbd0
 800974c:	0800bbd0 	.word	0x0800bbd0
 8009750:	0800bbd4 	.word	0x0800bbd4

08009754 <memcpy>:
 8009754:	b510      	push	{r4, lr}
 8009756:	1e43      	subs	r3, r0, #1
 8009758:	440a      	add	r2, r1
 800975a:	4291      	cmp	r1, r2
 800975c:	d100      	bne.n	8009760 <memcpy+0xc>
 800975e:	bd10      	pop	{r4, pc}
 8009760:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009764:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009768:	e7f7      	b.n	800975a <memcpy+0x6>

0800976a <memset>:
 800976a:	4402      	add	r2, r0
 800976c:	4603      	mov	r3, r0
 800976e:	4293      	cmp	r3, r2
 8009770:	d100      	bne.n	8009774 <memset+0xa>
 8009772:	4770      	bx	lr
 8009774:	f803 1b01 	strb.w	r1, [r3], #1
 8009778:	e7f9      	b.n	800976e <memset+0x4>

0800977a <__cvt>:
 800977a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800977e:	ec55 4b10 	vmov	r4, r5, d0
 8009782:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009784:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009788:	2d00      	cmp	r5, #0
 800978a:	460e      	mov	r6, r1
 800978c:	4691      	mov	r9, r2
 800978e:	4619      	mov	r1, r3
 8009790:	bfb8      	it	lt
 8009792:	4622      	movlt	r2, r4
 8009794:	462b      	mov	r3, r5
 8009796:	f027 0720 	bic.w	r7, r7, #32
 800979a:	bfbb      	ittet	lt
 800979c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80097a0:	461d      	movlt	r5, r3
 80097a2:	2300      	movge	r3, #0
 80097a4:	232d      	movlt	r3, #45	; 0x2d
 80097a6:	bfb8      	it	lt
 80097a8:	4614      	movlt	r4, r2
 80097aa:	2f46      	cmp	r7, #70	; 0x46
 80097ac:	700b      	strb	r3, [r1, #0]
 80097ae:	d004      	beq.n	80097ba <__cvt+0x40>
 80097b0:	2f45      	cmp	r7, #69	; 0x45
 80097b2:	d100      	bne.n	80097b6 <__cvt+0x3c>
 80097b4:	3601      	adds	r6, #1
 80097b6:	2102      	movs	r1, #2
 80097b8:	e000      	b.n	80097bc <__cvt+0x42>
 80097ba:	2103      	movs	r1, #3
 80097bc:	ab03      	add	r3, sp, #12
 80097be:	9301      	str	r3, [sp, #4]
 80097c0:	ab02      	add	r3, sp, #8
 80097c2:	9300      	str	r3, [sp, #0]
 80097c4:	4632      	mov	r2, r6
 80097c6:	4653      	mov	r3, sl
 80097c8:	ec45 4b10 	vmov	d0, r4, r5
 80097cc:	f000 fcf4 	bl	800a1b8 <_dtoa_r>
 80097d0:	2f47      	cmp	r7, #71	; 0x47
 80097d2:	4680      	mov	r8, r0
 80097d4:	d102      	bne.n	80097dc <__cvt+0x62>
 80097d6:	f019 0f01 	tst.w	r9, #1
 80097da:	d026      	beq.n	800982a <__cvt+0xb0>
 80097dc:	2f46      	cmp	r7, #70	; 0x46
 80097de:	eb08 0906 	add.w	r9, r8, r6
 80097e2:	d111      	bne.n	8009808 <__cvt+0x8e>
 80097e4:	f898 3000 	ldrb.w	r3, [r8]
 80097e8:	2b30      	cmp	r3, #48	; 0x30
 80097ea:	d10a      	bne.n	8009802 <__cvt+0x88>
 80097ec:	2200      	movs	r2, #0
 80097ee:	2300      	movs	r3, #0
 80097f0:	4620      	mov	r0, r4
 80097f2:	4629      	mov	r1, r5
 80097f4:	f7f7 f968 	bl	8000ac8 <__aeabi_dcmpeq>
 80097f8:	b918      	cbnz	r0, 8009802 <__cvt+0x88>
 80097fa:	f1c6 0601 	rsb	r6, r6, #1
 80097fe:	f8ca 6000 	str.w	r6, [sl]
 8009802:	f8da 3000 	ldr.w	r3, [sl]
 8009806:	4499      	add	r9, r3
 8009808:	2200      	movs	r2, #0
 800980a:	2300      	movs	r3, #0
 800980c:	4620      	mov	r0, r4
 800980e:	4629      	mov	r1, r5
 8009810:	f7f7 f95a 	bl	8000ac8 <__aeabi_dcmpeq>
 8009814:	b938      	cbnz	r0, 8009826 <__cvt+0xac>
 8009816:	2230      	movs	r2, #48	; 0x30
 8009818:	9b03      	ldr	r3, [sp, #12]
 800981a:	454b      	cmp	r3, r9
 800981c:	d205      	bcs.n	800982a <__cvt+0xb0>
 800981e:	1c59      	adds	r1, r3, #1
 8009820:	9103      	str	r1, [sp, #12]
 8009822:	701a      	strb	r2, [r3, #0]
 8009824:	e7f8      	b.n	8009818 <__cvt+0x9e>
 8009826:	f8cd 900c 	str.w	r9, [sp, #12]
 800982a:	9b03      	ldr	r3, [sp, #12]
 800982c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800982e:	eba3 0308 	sub.w	r3, r3, r8
 8009832:	4640      	mov	r0, r8
 8009834:	6013      	str	r3, [r2, #0]
 8009836:	b004      	add	sp, #16
 8009838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800983c <__exponent>:
 800983c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800983e:	2900      	cmp	r1, #0
 8009840:	4604      	mov	r4, r0
 8009842:	bfba      	itte	lt
 8009844:	4249      	neglt	r1, r1
 8009846:	232d      	movlt	r3, #45	; 0x2d
 8009848:	232b      	movge	r3, #43	; 0x2b
 800984a:	2909      	cmp	r1, #9
 800984c:	f804 2b02 	strb.w	r2, [r4], #2
 8009850:	7043      	strb	r3, [r0, #1]
 8009852:	dd20      	ble.n	8009896 <__exponent+0x5a>
 8009854:	f10d 0307 	add.w	r3, sp, #7
 8009858:	461f      	mov	r7, r3
 800985a:	260a      	movs	r6, #10
 800985c:	fb91 f5f6 	sdiv	r5, r1, r6
 8009860:	fb06 1115 	mls	r1, r6, r5, r1
 8009864:	3130      	adds	r1, #48	; 0x30
 8009866:	2d09      	cmp	r5, #9
 8009868:	f803 1c01 	strb.w	r1, [r3, #-1]
 800986c:	f103 32ff 	add.w	r2, r3, #4294967295
 8009870:	4629      	mov	r1, r5
 8009872:	dc09      	bgt.n	8009888 <__exponent+0x4c>
 8009874:	3130      	adds	r1, #48	; 0x30
 8009876:	3b02      	subs	r3, #2
 8009878:	f802 1c01 	strb.w	r1, [r2, #-1]
 800987c:	42bb      	cmp	r3, r7
 800987e:	4622      	mov	r2, r4
 8009880:	d304      	bcc.n	800988c <__exponent+0x50>
 8009882:	1a10      	subs	r0, r2, r0
 8009884:	b003      	add	sp, #12
 8009886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009888:	4613      	mov	r3, r2
 800988a:	e7e7      	b.n	800985c <__exponent+0x20>
 800988c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009890:	f804 2b01 	strb.w	r2, [r4], #1
 8009894:	e7f2      	b.n	800987c <__exponent+0x40>
 8009896:	2330      	movs	r3, #48	; 0x30
 8009898:	4419      	add	r1, r3
 800989a:	7083      	strb	r3, [r0, #2]
 800989c:	1d02      	adds	r2, r0, #4
 800989e:	70c1      	strb	r1, [r0, #3]
 80098a0:	e7ef      	b.n	8009882 <__exponent+0x46>
	...

080098a4 <_printf_float>:
 80098a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a8:	b08d      	sub	sp, #52	; 0x34
 80098aa:	460c      	mov	r4, r1
 80098ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80098b0:	4616      	mov	r6, r2
 80098b2:	461f      	mov	r7, r3
 80098b4:	4605      	mov	r5, r0
 80098b6:	f001 fa37 	bl	800ad28 <_localeconv_r>
 80098ba:	6803      	ldr	r3, [r0, #0]
 80098bc:	9304      	str	r3, [sp, #16]
 80098be:	4618      	mov	r0, r3
 80098c0:	f7f6 fc86 	bl	80001d0 <strlen>
 80098c4:	2300      	movs	r3, #0
 80098c6:	930a      	str	r3, [sp, #40]	; 0x28
 80098c8:	f8d8 3000 	ldr.w	r3, [r8]
 80098cc:	9005      	str	r0, [sp, #20]
 80098ce:	3307      	adds	r3, #7
 80098d0:	f023 0307 	bic.w	r3, r3, #7
 80098d4:	f103 0208 	add.w	r2, r3, #8
 80098d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80098dc:	f8d4 b000 	ldr.w	fp, [r4]
 80098e0:	f8c8 2000 	str.w	r2, [r8]
 80098e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80098ec:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80098f0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80098f4:	9307      	str	r3, [sp, #28]
 80098f6:	f8cd 8018 	str.w	r8, [sp, #24]
 80098fa:	f04f 32ff 	mov.w	r2, #4294967295
 80098fe:	4ba7      	ldr	r3, [pc, #668]	; (8009b9c <_printf_float+0x2f8>)
 8009900:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009904:	f7f7 f912 	bl	8000b2c <__aeabi_dcmpun>
 8009908:	bb70      	cbnz	r0, 8009968 <_printf_float+0xc4>
 800990a:	f04f 32ff 	mov.w	r2, #4294967295
 800990e:	4ba3      	ldr	r3, [pc, #652]	; (8009b9c <_printf_float+0x2f8>)
 8009910:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009914:	f7f7 f8ec 	bl	8000af0 <__aeabi_dcmple>
 8009918:	bb30      	cbnz	r0, 8009968 <_printf_float+0xc4>
 800991a:	2200      	movs	r2, #0
 800991c:	2300      	movs	r3, #0
 800991e:	4640      	mov	r0, r8
 8009920:	4649      	mov	r1, r9
 8009922:	f7f7 f8db 	bl	8000adc <__aeabi_dcmplt>
 8009926:	b110      	cbz	r0, 800992e <_printf_float+0x8a>
 8009928:	232d      	movs	r3, #45	; 0x2d
 800992a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800992e:	4a9c      	ldr	r2, [pc, #624]	; (8009ba0 <_printf_float+0x2fc>)
 8009930:	4b9c      	ldr	r3, [pc, #624]	; (8009ba4 <_printf_float+0x300>)
 8009932:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009936:	bf8c      	ite	hi
 8009938:	4690      	movhi	r8, r2
 800993a:	4698      	movls	r8, r3
 800993c:	2303      	movs	r3, #3
 800993e:	f02b 0204 	bic.w	r2, fp, #4
 8009942:	6123      	str	r3, [r4, #16]
 8009944:	6022      	str	r2, [r4, #0]
 8009946:	f04f 0900 	mov.w	r9, #0
 800994a:	9700      	str	r7, [sp, #0]
 800994c:	4633      	mov	r3, r6
 800994e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009950:	4621      	mov	r1, r4
 8009952:	4628      	mov	r0, r5
 8009954:	f000 f9e6 	bl	8009d24 <_printf_common>
 8009958:	3001      	adds	r0, #1
 800995a:	f040 808d 	bne.w	8009a78 <_printf_float+0x1d4>
 800995e:	f04f 30ff 	mov.w	r0, #4294967295
 8009962:	b00d      	add	sp, #52	; 0x34
 8009964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009968:	4642      	mov	r2, r8
 800996a:	464b      	mov	r3, r9
 800996c:	4640      	mov	r0, r8
 800996e:	4649      	mov	r1, r9
 8009970:	f7f7 f8dc 	bl	8000b2c <__aeabi_dcmpun>
 8009974:	b110      	cbz	r0, 800997c <_printf_float+0xd8>
 8009976:	4a8c      	ldr	r2, [pc, #560]	; (8009ba8 <_printf_float+0x304>)
 8009978:	4b8c      	ldr	r3, [pc, #560]	; (8009bac <_printf_float+0x308>)
 800997a:	e7da      	b.n	8009932 <_printf_float+0x8e>
 800997c:	6861      	ldr	r1, [r4, #4]
 800997e:	1c4b      	adds	r3, r1, #1
 8009980:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009984:	a80a      	add	r0, sp, #40	; 0x28
 8009986:	d13e      	bne.n	8009a06 <_printf_float+0x162>
 8009988:	2306      	movs	r3, #6
 800998a:	6063      	str	r3, [r4, #4]
 800998c:	2300      	movs	r3, #0
 800998e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009992:	ab09      	add	r3, sp, #36	; 0x24
 8009994:	9300      	str	r3, [sp, #0]
 8009996:	ec49 8b10 	vmov	d0, r8, r9
 800999a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800999e:	6022      	str	r2, [r4, #0]
 80099a0:	f8cd a004 	str.w	sl, [sp, #4]
 80099a4:	6861      	ldr	r1, [r4, #4]
 80099a6:	4628      	mov	r0, r5
 80099a8:	f7ff fee7 	bl	800977a <__cvt>
 80099ac:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80099b0:	2b47      	cmp	r3, #71	; 0x47
 80099b2:	4680      	mov	r8, r0
 80099b4:	d109      	bne.n	80099ca <_printf_float+0x126>
 80099b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099b8:	1cd8      	adds	r0, r3, #3
 80099ba:	db02      	blt.n	80099c2 <_printf_float+0x11e>
 80099bc:	6862      	ldr	r2, [r4, #4]
 80099be:	4293      	cmp	r3, r2
 80099c0:	dd47      	ble.n	8009a52 <_printf_float+0x1ae>
 80099c2:	f1aa 0a02 	sub.w	sl, sl, #2
 80099c6:	fa5f fa8a 	uxtb.w	sl, sl
 80099ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80099ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099d0:	d824      	bhi.n	8009a1c <_printf_float+0x178>
 80099d2:	3901      	subs	r1, #1
 80099d4:	4652      	mov	r2, sl
 80099d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80099da:	9109      	str	r1, [sp, #36]	; 0x24
 80099dc:	f7ff ff2e 	bl	800983c <__exponent>
 80099e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099e2:	1813      	adds	r3, r2, r0
 80099e4:	2a01      	cmp	r2, #1
 80099e6:	4681      	mov	r9, r0
 80099e8:	6123      	str	r3, [r4, #16]
 80099ea:	dc02      	bgt.n	80099f2 <_printf_float+0x14e>
 80099ec:	6822      	ldr	r2, [r4, #0]
 80099ee:	07d1      	lsls	r1, r2, #31
 80099f0:	d501      	bpl.n	80099f6 <_printf_float+0x152>
 80099f2:	3301      	adds	r3, #1
 80099f4:	6123      	str	r3, [r4, #16]
 80099f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d0a5      	beq.n	800994a <_printf_float+0xa6>
 80099fe:	232d      	movs	r3, #45	; 0x2d
 8009a00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a04:	e7a1      	b.n	800994a <_printf_float+0xa6>
 8009a06:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8009a0a:	f000 8177 	beq.w	8009cfc <_printf_float+0x458>
 8009a0e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009a12:	d1bb      	bne.n	800998c <_printf_float+0xe8>
 8009a14:	2900      	cmp	r1, #0
 8009a16:	d1b9      	bne.n	800998c <_printf_float+0xe8>
 8009a18:	2301      	movs	r3, #1
 8009a1a:	e7b6      	b.n	800998a <_printf_float+0xe6>
 8009a1c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009a20:	d119      	bne.n	8009a56 <_printf_float+0x1b2>
 8009a22:	2900      	cmp	r1, #0
 8009a24:	6863      	ldr	r3, [r4, #4]
 8009a26:	dd0c      	ble.n	8009a42 <_printf_float+0x19e>
 8009a28:	6121      	str	r1, [r4, #16]
 8009a2a:	b913      	cbnz	r3, 8009a32 <_printf_float+0x18e>
 8009a2c:	6822      	ldr	r2, [r4, #0]
 8009a2e:	07d2      	lsls	r2, r2, #31
 8009a30:	d502      	bpl.n	8009a38 <_printf_float+0x194>
 8009a32:	3301      	adds	r3, #1
 8009a34:	440b      	add	r3, r1
 8009a36:	6123      	str	r3, [r4, #16]
 8009a38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a3a:	65a3      	str	r3, [r4, #88]	; 0x58
 8009a3c:	f04f 0900 	mov.w	r9, #0
 8009a40:	e7d9      	b.n	80099f6 <_printf_float+0x152>
 8009a42:	b913      	cbnz	r3, 8009a4a <_printf_float+0x1a6>
 8009a44:	6822      	ldr	r2, [r4, #0]
 8009a46:	07d0      	lsls	r0, r2, #31
 8009a48:	d501      	bpl.n	8009a4e <_printf_float+0x1aa>
 8009a4a:	3302      	adds	r3, #2
 8009a4c:	e7f3      	b.n	8009a36 <_printf_float+0x192>
 8009a4e:	2301      	movs	r3, #1
 8009a50:	e7f1      	b.n	8009a36 <_printf_float+0x192>
 8009a52:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009a56:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	db05      	blt.n	8009a6a <_printf_float+0x1c6>
 8009a5e:	6822      	ldr	r2, [r4, #0]
 8009a60:	6123      	str	r3, [r4, #16]
 8009a62:	07d1      	lsls	r1, r2, #31
 8009a64:	d5e8      	bpl.n	8009a38 <_printf_float+0x194>
 8009a66:	3301      	adds	r3, #1
 8009a68:	e7e5      	b.n	8009a36 <_printf_float+0x192>
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	bfd4      	ite	le
 8009a6e:	f1c3 0302 	rsble	r3, r3, #2
 8009a72:	2301      	movgt	r3, #1
 8009a74:	4413      	add	r3, r2
 8009a76:	e7de      	b.n	8009a36 <_printf_float+0x192>
 8009a78:	6823      	ldr	r3, [r4, #0]
 8009a7a:	055a      	lsls	r2, r3, #21
 8009a7c:	d407      	bmi.n	8009a8e <_printf_float+0x1ea>
 8009a7e:	6923      	ldr	r3, [r4, #16]
 8009a80:	4642      	mov	r2, r8
 8009a82:	4631      	mov	r1, r6
 8009a84:	4628      	mov	r0, r5
 8009a86:	47b8      	blx	r7
 8009a88:	3001      	adds	r0, #1
 8009a8a:	d12b      	bne.n	8009ae4 <_printf_float+0x240>
 8009a8c:	e767      	b.n	800995e <_printf_float+0xba>
 8009a8e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009a92:	f240 80dc 	bls.w	8009c4e <_printf_float+0x3aa>
 8009a96:	2200      	movs	r2, #0
 8009a98:	2300      	movs	r3, #0
 8009a9a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a9e:	f7f7 f813 	bl	8000ac8 <__aeabi_dcmpeq>
 8009aa2:	2800      	cmp	r0, #0
 8009aa4:	d033      	beq.n	8009b0e <_printf_float+0x26a>
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	4a41      	ldr	r2, [pc, #260]	; (8009bb0 <_printf_float+0x30c>)
 8009aaa:	4631      	mov	r1, r6
 8009aac:	4628      	mov	r0, r5
 8009aae:	47b8      	blx	r7
 8009ab0:	3001      	adds	r0, #1
 8009ab2:	f43f af54 	beq.w	800995e <_printf_float+0xba>
 8009ab6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009aba:	429a      	cmp	r2, r3
 8009abc:	db02      	blt.n	8009ac4 <_printf_float+0x220>
 8009abe:	6823      	ldr	r3, [r4, #0]
 8009ac0:	07d8      	lsls	r0, r3, #31
 8009ac2:	d50f      	bpl.n	8009ae4 <_printf_float+0x240>
 8009ac4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ac8:	4631      	mov	r1, r6
 8009aca:	4628      	mov	r0, r5
 8009acc:	47b8      	blx	r7
 8009ace:	3001      	adds	r0, #1
 8009ad0:	f43f af45 	beq.w	800995e <_printf_float+0xba>
 8009ad4:	f04f 0800 	mov.w	r8, #0
 8009ad8:	f104 091a 	add.w	r9, r4, #26
 8009adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ade:	3b01      	subs	r3, #1
 8009ae0:	4543      	cmp	r3, r8
 8009ae2:	dc09      	bgt.n	8009af8 <_printf_float+0x254>
 8009ae4:	6823      	ldr	r3, [r4, #0]
 8009ae6:	079b      	lsls	r3, r3, #30
 8009ae8:	f100 8103 	bmi.w	8009cf2 <_printf_float+0x44e>
 8009aec:	68e0      	ldr	r0, [r4, #12]
 8009aee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009af0:	4298      	cmp	r0, r3
 8009af2:	bfb8      	it	lt
 8009af4:	4618      	movlt	r0, r3
 8009af6:	e734      	b.n	8009962 <_printf_float+0xbe>
 8009af8:	2301      	movs	r3, #1
 8009afa:	464a      	mov	r2, r9
 8009afc:	4631      	mov	r1, r6
 8009afe:	4628      	mov	r0, r5
 8009b00:	47b8      	blx	r7
 8009b02:	3001      	adds	r0, #1
 8009b04:	f43f af2b 	beq.w	800995e <_printf_float+0xba>
 8009b08:	f108 0801 	add.w	r8, r8, #1
 8009b0c:	e7e6      	b.n	8009adc <_printf_float+0x238>
 8009b0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	dc2b      	bgt.n	8009b6c <_printf_float+0x2c8>
 8009b14:	2301      	movs	r3, #1
 8009b16:	4a26      	ldr	r2, [pc, #152]	; (8009bb0 <_printf_float+0x30c>)
 8009b18:	4631      	mov	r1, r6
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	47b8      	blx	r7
 8009b1e:	3001      	adds	r0, #1
 8009b20:	f43f af1d 	beq.w	800995e <_printf_float+0xba>
 8009b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b26:	b923      	cbnz	r3, 8009b32 <_printf_float+0x28e>
 8009b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b2a:	b913      	cbnz	r3, 8009b32 <_printf_float+0x28e>
 8009b2c:	6823      	ldr	r3, [r4, #0]
 8009b2e:	07d9      	lsls	r1, r3, #31
 8009b30:	d5d8      	bpl.n	8009ae4 <_printf_float+0x240>
 8009b32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b36:	4631      	mov	r1, r6
 8009b38:	4628      	mov	r0, r5
 8009b3a:	47b8      	blx	r7
 8009b3c:	3001      	adds	r0, #1
 8009b3e:	f43f af0e 	beq.w	800995e <_printf_float+0xba>
 8009b42:	f04f 0900 	mov.w	r9, #0
 8009b46:	f104 0a1a 	add.w	sl, r4, #26
 8009b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b4c:	425b      	negs	r3, r3
 8009b4e:	454b      	cmp	r3, r9
 8009b50:	dc01      	bgt.n	8009b56 <_printf_float+0x2b2>
 8009b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b54:	e794      	b.n	8009a80 <_printf_float+0x1dc>
 8009b56:	2301      	movs	r3, #1
 8009b58:	4652      	mov	r2, sl
 8009b5a:	4631      	mov	r1, r6
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	47b8      	blx	r7
 8009b60:	3001      	adds	r0, #1
 8009b62:	f43f aefc 	beq.w	800995e <_printf_float+0xba>
 8009b66:	f109 0901 	add.w	r9, r9, #1
 8009b6a:	e7ee      	b.n	8009b4a <_printf_float+0x2a6>
 8009b6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b6e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b70:	429a      	cmp	r2, r3
 8009b72:	bfa8      	it	ge
 8009b74:	461a      	movge	r2, r3
 8009b76:	2a00      	cmp	r2, #0
 8009b78:	4691      	mov	r9, r2
 8009b7a:	dd07      	ble.n	8009b8c <_printf_float+0x2e8>
 8009b7c:	4613      	mov	r3, r2
 8009b7e:	4631      	mov	r1, r6
 8009b80:	4642      	mov	r2, r8
 8009b82:	4628      	mov	r0, r5
 8009b84:	47b8      	blx	r7
 8009b86:	3001      	adds	r0, #1
 8009b88:	f43f aee9 	beq.w	800995e <_printf_float+0xba>
 8009b8c:	f104 031a 	add.w	r3, r4, #26
 8009b90:	f04f 0b00 	mov.w	fp, #0
 8009b94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b98:	9306      	str	r3, [sp, #24]
 8009b9a:	e015      	b.n	8009bc8 <_printf_float+0x324>
 8009b9c:	7fefffff 	.word	0x7fefffff
 8009ba0:	0800b970 	.word	0x0800b970
 8009ba4:	0800b96c 	.word	0x0800b96c
 8009ba8:	0800b978 	.word	0x0800b978
 8009bac:	0800b974 	.word	0x0800b974
 8009bb0:	0800b97c 	.word	0x0800b97c
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	9a06      	ldr	r2, [sp, #24]
 8009bb8:	4631      	mov	r1, r6
 8009bba:	4628      	mov	r0, r5
 8009bbc:	47b8      	blx	r7
 8009bbe:	3001      	adds	r0, #1
 8009bc0:	f43f aecd 	beq.w	800995e <_printf_float+0xba>
 8009bc4:	f10b 0b01 	add.w	fp, fp, #1
 8009bc8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009bcc:	ebaa 0309 	sub.w	r3, sl, r9
 8009bd0:	455b      	cmp	r3, fp
 8009bd2:	dcef      	bgt.n	8009bb4 <_printf_float+0x310>
 8009bd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bd8:	429a      	cmp	r2, r3
 8009bda:	44d0      	add	r8, sl
 8009bdc:	db15      	blt.n	8009c0a <_printf_float+0x366>
 8009bde:	6823      	ldr	r3, [r4, #0]
 8009be0:	07da      	lsls	r2, r3, #31
 8009be2:	d412      	bmi.n	8009c0a <_printf_float+0x366>
 8009be4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009be6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009be8:	eba3 020a 	sub.w	r2, r3, sl
 8009bec:	eba3 0a01 	sub.w	sl, r3, r1
 8009bf0:	4592      	cmp	sl, r2
 8009bf2:	bfa8      	it	ge
 8009bf4:	4692      	movge	sl, r2
 8009bf6:	f1ba 0f00 	cmp.w	sl, #0
 8009bfa:	dc0e      	bgt.n	8009c1a <_printf_float+0x376>
 8009bfc:	f04f 0800 	mov.w	r8, #0
 8009c00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c04:	f104 091a 	add.w	r9, r4, #26
 8009c08:	e019      	b.n	8009c3e <_printf_float+0x39a>
 8009c0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c0e:	4631      	mov	r1, r6
 8009c10:	4628      	mov	r0, r5
 8009c12:	47b8      	blx	r7
 8009c14:	3001      	adds	r0, #1
 8009c16:	d1e5      	bne.n	8009be4 <_printf_float+0x340>
 8009c18:	e6a1      	b.n	800995e <_printf_float+0xba>
 8009c1a:	4653      	mov	r3, sl
 8009c1c:	4642      	mov	r2, r8
 8009c1e:	4631      	mov	r1, r6
 8009c20:	4628      	mov	r0, r5
 8009c22:	47b8      	blx	r7
 8009c24:	3001      	adds	r0, #1
 8009c26:	d1e9      	bne.n	8009bfc <_printf_float+0x358>
 8009c28:	e699      	b.n	800995e <_printf_float+0xba>
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	464a      	mov	r2, r9
 8009c2e:	4631      	mov	r1, r6
 8009c30:	4628      	mov	r0, r5
 8009c32:	47b8      	blx	r7
 8009c34:	3001      	adds	r0, #1
 8009c36:	f43f ae92 	beq.w	800995e <_printf_float+0xba>
 8009c3a:	f108 0801 	add.w	r8, r8, #1
 8009c3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009c42:	1a9b      	subs	r3, r3, r2
 8009c44:	eba3 030a 	sub.w	r3, r3, sl
 8009c48:	4543      	cmp	r3, r8
 8009c4a:	dcee      	bgt.n	8009c2a <_printf_float+0x386>
 8009c4c:	e74a      	b.n	8009ae4 <_printf_float+0x240>
 8009c4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c50:	2a01      	cmp	r2, #1
 8009c52:	dc01      	bgt.n	8009c58 <_printf_float+0x3b4>
 8009c54:	07db      	lsls	r3, r3, #31
 8009c56:	d53a      	bpl.n	8009cce <_printf_float+0x42a>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	4642      	mov	r2, r8
 8009c5c:	4631      	mov	r1, r6
 8009c5e:	4628      	mov	r0, r5
 8009c60:	47b8      	blx	r7
 8009c62:	3001      	adds	r0, #1
 8009c64:	f43f ae7b 	beq.w	800995e <_printf_float+0xba>
 8009c68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c6c:	4631      	mov	r1, r6
 8009c6e:	4628      	mov	r0, r5
 8009c70:	47b8      	blx	r7
 8009c72:	3001      	adds	r0, #1
 8009c74:	f108 0801 	add.w	r8, r8, #1
 8009c78:	f43f ae71 	beq.w	800995e <_printf_float+0xba>
 8009c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c7e:	2200      	movs	r2, #0
 8009c80:	f103 3aff 	add.w	sl, r3, #4294967295
 8009c84:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c88:	2300      	movs	r3, #0
 8009c8a:	f7f6 ff1d 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c8e:	b9c8      	cbnz	r0, 8009cc4 <_printf_float+0x420>
 8009c90:	4653      	mov	r3, sl
 8009c92:	4642      	mov	r2, r8
 8009c94:	4631      	mov	r1, r6
 8009c96:	4628      	mov	r0, r5
 8009c98:	47b8      	blx	r7
 8009c9a:	3001      	adds	r0, #1
 8009c9c:	d10e      	bne.n	8009cbc <_printf_float+0x418>
 8009c9e:	e65e      	b.n	800995e <_printf_float+0xba>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	4652      	mov	r2, sl
 8009ca4:	4631      	mov	r1, r6
 8009ca6:	4628      	mov	r0, r5
 8009ca8:	47b8      	blx	r7
 8009caa:	3001      	adds	r0, #1
 8009cac:	f43f ae57 	beq.w	800995e <_printf_float+0xba>
 8009cb0:	f108 0801 	add.w	r8, r8, #1
 8009cb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cb6:	3b01      	subs	r3, #1
 8009cb8:	4543      	cmp	r3, r8
 8009cba:	dcf1      	bgt.n	8009ca0 <_printf_float+0x3fc>
 8009cbc:	464b      	mov	r3, r9
 8009cbe:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009cc2:	e6de      	b.n	8009a82 <_printf_float+0x1de>
 8009cc4:	f04f 0800 	mov.w	r8, #0
 8009cc8:	f104 0a1a 	add.w	sl, r4, #26
 8009ccc:	e7f2      	b.n	8009cb4 <_printf_float+0x410>
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e7df      	b.n	8009c92 <_printf_float+0x3ee>
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	464a      	mov	r2, r9
 8009cd6:	4631      	mov	r1, r6
 8009cd8:	4628      	mov	r0, r5
 8009cda:	47b8      	blx	r7
 8009cdc:	3001      	adds	r0, #1
 8009cde:	f43f ae3e 	beq.w	800995e <_printf_float+0xba>
 8009ce2:	f108 0801 	add.w	r8, r8, #1
 8009ce6:	68e3      	ldr	r3, [r4, #12]
 8009ce8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009cea:	1a9b      	subs	r3, r3, r2
 8009cec:	4543      	cmp	r3, r8
 8009cee:	dcf0      	bgt.n	8009cd2 <_printf_float+0x42e>
 8009cf0:	e6fc      	b.n	8009aec <_printf_float+0x248>
 8009cf2:	f04f 0800 	mov.w	r8, #0
 8009cf6:	f104 0919 	add.w	r9, r4, #25
 8009cfa:	e7f4      	b.n	8009ce6 <_printf_float+0x442>
 8009cfc:	2900      	cmp	r1, #0
 8009cfe:	f43f ae8b 	beq.w	8009a18 <_printf_float+0x174>
 8009d02:	2300      	movs	r3, #0
 8009d04:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009d08:	ab09      	add	r3, sp, #36	; 0x24
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	ec49 8b10 	vmov	d0, r8, r9
 8009d10:	6022      	str	r2, [r4, #0]
 8009d12:	f8cd a004 	str.w	sl, [sp, #4]
 8009d16:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009d1a:	4628      	mov	r0, r5
 8009d1c:	f7ff fd2d 	bl	800977a <__cvt>
 8009d20:	4680      	mov	r8, r0
 8009d22:	e648      	b.n	80099b6 <_printf_float+0x112>

08009d24 <_printf_common>:
 8009d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d28:	4691      	mov	r9, r2
 8009d2a:	461f      	mov	r7, r3
 8009d2c:	688a      	ldr	r2, [r1, #8]
 8009d2e:	690b      	ldr	r3, [r1, #16]
 8009d30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d34:	4293      	cmp	r3, r2
 8009d36:	bfb8      	it	lt
 8009d38:	4613      	movlt	r3, r2
 8009d3a:	f8c9 3000 	str.w	r3, [r9]
 8009d3e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d42:	4606      	mov	r6, r0
 8009d44:	460c      	mov	r4, r1
 8009d46:	b112      	cbz	r2, 8009d4e <_printf_common+0x2a>
 8009d48:	3301      	adds	r3, #1
 8009d4a:	f8c9 3000 	str.w	r3, [r9]
 8009d4e:	6823      	ldr	r3, [r4, #0]
 8009d50:	0699      	lsls	r1, r3, #26
 8009d52:	bf42      	ittt	mi
 8009d54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009d58:	3302      	addmi	r3, #2
 8009d5a:	f8c9 3000 	strmi.w	r3, [r9]
 8009d5e:	6825      	ldr	r5, [r4, #0]
 8009d60:	f015 0506 	ands.w	r5, r5, #6
 8009d64:	d107      	bne.n	8009d76 <_printf_common+0x52>
 8009d66:	f104 0a19 	add.w	sl, r4, #25
 8009d6a:	68e3      	ldr	r3, [r4, #12]
 8009d6c:	f8d9 2000 	ldr.w	r2, [r9]
 8009d70:	1a9b      	subs	r3, r3, r2
 8009d72:	42ab      	cmp	r3, r5
 8009d74:	dc28      	bgt.n	8009dc8 <_printf_common+0xa4>
 8009d76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009d7a:	6822      	ldr	r2, [r4, #0]
 8009d7c:	3300      	adds	r3, #0
 8009d7e:	bf18      	it	ne
 8009d80:	2301      	movne	r3, #1
 8009d82:	0692      	lsls	r2, r2, #26
 8009d84:	d42d      	bmi.n	8009de2 <_printf_common+0xbe>
 8009d86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d8a:	4639      	mov	r1, r7
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	47c0      	blx	r8
 8009d90:	3001      	adds	r0, #1
 8009d92:	d020      	beq.n	8009dd6 <_printf_common+0xb2>
 8009d94:	6823      	ldr	r3, [r4, #0]
 8009d96:	68e5      	ldr	r5, [r4, #12]
 8009d98:	f8d9 2000 	ldr.w	r2, [r9]
 8009d9c:	f003 0306 	and.w	r3, r3, #6
 8009da0:	2b04      	cmp	r3, #4
 8009da2:	bf08      	it	eq
 8009da4:	1aad      	subeq	r5, r5, r2
 8009da6:	68a3      	ldr	r3, [r4, #8]
 8009da8:	6922      	ldr	r2, [r4, #16]
 8009daa:	bf0c      	ite	eq
 8009dac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009db0:	2500      	movne	r5, #0
 8009db2:	4293      	cmp	r3, r2
 8009db4:	bfc4      	itt	gt
 8009db6:	1a9b      	subgt	r3, r3, r2
 8009db8:	18ed      	addgt	r5, r5, r3
 8009dba:	f04f 0900 	mov.w	r9, #0
 8009dbe:	341a      	adds	r4, #26
 8009dc0:	454d      	cmp	r5, r9
 8009dc2:	d11a      	bne.n	8009dfa <_printf_common+0xd6>
 8009dc4:	2000      	movs	r0, #0
 8009dc6:	e008      	b.n	8009dda <_printf_common+0xb6>
 8009dc8:	2301      	movs	r3, #1
 8009dca:	4652      	mov	r2, sl
 8009dcc:	4639      	mov	r1, r7
 8009dce:	4630      	mov	r0, r6
 8009dd0:	47c0      	blx	r8
 8009dd2:	3001      	adds	r0, #1
 8009dd4:	d103      	bne.n	8009dde <_printf_common+0xba>
 8009dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8009dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dde:	3501      	adds	r5, #1
 8009de0:	e7c3      	b.n	8009d6a <_printf_common+0x46>
 8009de2:	18e1      	adds	r1, r4, r3
 8009de4:	1c5a      	adds	r2, r3, #1
 8009de6:	2030      	movs	r0, #48	; 0x30
 8009de8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009dec:	4422      	add	r2, r4
 8009dee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009df2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009df6:	3302      	adds	r3, #2
 8009df8:	e7c5      	b.n	8009d86 <_printf_common+0x62>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	4622      	mov	r2, r4
 8009dfe:	4639      	mov	r1, r7
 8009e00:	4630      	mov	r0, r6
 8009e02:	47c0      	blx	r8
 8009e04:	3001      	adds	r0, #1
 8009e06:	d0e6      	beq.n	8009dd6 <_printf_common+0xb2>
 8009e08:	f109 0901 	add.w	r9, r9, #1
 8009e0c:	e7d8      	b.n	8009dc0 <_printf_common+0x9c>
	...

08009e10 <_printf_i>:
 8009e10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009e14:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009e18:	460c      	mov	r4, r1
 8009e1a:	7e09      	ldrb	r1, [r1, #24]
 8009e1c:	b085      	sub	sp, #20
 8009e1e:	296e      	cmp	r1, #110	; 0x6e
 8009e20:	4617      	mov	r7, r2
 8009e22:	4606      	mov	r6, r0
 8009e24:	4698      	mov	r8, r3
 8009e26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e28:	f000 80b3 	beq.w	8009f92 <_printf_i+0x182>
 8009e2c:	d822      	bhi.n	8009e74 <_printf_i+0x64>
 8009e2e:	2963      	cmp	r1, #99	; 0x63
 8009e30:	d036      	beq.n	8009ea0 <_printf_i+0x90>
 8009e32:	d80a      	bhi.n	8009e4a <_printf_i+0x3a>
 8009e34:	2900      	cmp	r1, #0
 8009e36:	f000 80b9 	beq.w	8009fac <_printf_i+0x19c>
 8009e3a:	2958      	cmp	r1, #88	; 0x58
 8009e3c:	f000 8083 	beq.w	8009f46 <_printf_i+0x136>
 8009e40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e44:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009e48:	e032      	b.n	8009eb0 <_printf_i+0xa0>
 8009e4a:	2964      	cmp	r1, #100	; 0x64
 8009e4c:	d001      	beq.n	8009e52 <_printf_i+0x42>
 8009e4e:	2969      	cmp	r1, #105	; 0x69
 8009e50:	d1f6      	bne.n	8009e40 <_printf_i+0x30>
 8009e52:	6820      	ldr	r0, [r4, #0]
 8009e54:	6813      	ldr	r3, [r2, #0]
 8009e56:	0605      	lsls	r5, r0, #24
 8009e58:	f103 0104 	add.w	r1, r3, #4
 8009e5c:	d52a      	bpl.n	8009eb4 <_printf_i+0xa4>
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	6011      	str	r1, [r2, #0]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	da03      	bge.n	8009e6e <_printf_i+0x5e>
 8009e66:	222d      	movs	r2, #45	; 0x2d
 8009e68:	425b      	negs	r3, r3
 8009e6a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009e6e:	486f      	ldr	r0, [pc, #444]	; (800a02c <_printf_i+0x21c>)
 8009e70:	220a      	movs	r2, #10
 8009e72:	e039      	b.n	8009ee8 <_printf_i+0xd8>
 8009e74:	2973      	cmp	r1, #115	; 0x73
 8009e76:	f000 809d 	beq.w	8009fb4 <_printf_i+0x1a4>
 8009e7a:	d808      	bhi.n	8009e8e <_printf_i+0x7e>
 8009e7c:	296f      	cmp	r1, #111	; 0x6f
 8009e7e:	d020      	beq.n	8009ec2 <_printf_i+0xb2>
 8009e80:	2970      	cmp	r1, #112	; 0x70
 8009e82:	d1dd      	bne.n	8009e40 <_printf_i+0x30>
 8009e84:	6823      	ldr	r3, [r4, #0]
 8009e86:	f043 0320 	orr.w	r3, r3, #32
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	e003      	b.n	8009e96 <_printf_i+0x86>
 8009e8e:	2975      	cmp	r1, #117	; 0x75
 8009e90:	d017      	beq.n	8009ec2 <_printf_i+0xb2>
 8009e92:	2978      	cmp	r1, #120	; 0x78
 8009e94:	d1d4      	bne.n	8009e40 <_printf_i+0x30>
 8009e96:	2378      	movs	r3, #120	; 0x78
 8009e98:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e9c:	4864      	ldr	r0, [pc, #400]	; (800a030 <_printf_i+0x220>)
 8009e9e:	e055      	b.n	8009f4c <_printf_i+0x13c>
 8009ea0:	6813      	ldr	r3, [r2, #0]
 8009ea2:	1d19      	adds	r1, r3, #4
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	6011      	str	r1, [r2, #0]
 8009ea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009eac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009eb0:	2301      	movs	r3, #1
 8009eb2:	e08c      	b.n	8009fce <_printf_i+0x1be>
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	6011      	str	r1, [r2, #0]
 8009eb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009ebc:	bf18      	it	ne
 8009ebe:	b21b      	sxthne	r3, r3
 8009ec0:	e7cf      	b.n	8009e62 <_printf_i+0x52>
 8009ec2:	6813      	ldr	r3, [r2, #0]
 8009ec4:	6825      	ldr	r5, [r4, #0]
 8009ec6:	1d18      	adds	r0, r3, #4
 8009ec8:	6010      	str	r0, [r2, #0]
 8009eca:	0628      	lsls	r0, r5, #24
 8009ecc:	d501      	bpl.n	8009ed2 <_printf_i+0xc2>
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	e002      	b.n	8009ed8 <_printf_i+0xc8>
 8009ed2:	0668      	lsls	r0, r5, #25
 8009ed4:	d5fb      	bpl.n	8009ece <_printf_i+0xbe>
 8009ed6:	881b      	ldrh	r3, [r3, #0]
 8009ed8:	4854      	ldr	r0, [pc, #336]	; (800a02c <_printf_i+0x21c>)
 8009eda:	296f      	cmp	r1, #111	; 0x6f
 8009edc:	bf14      	ite	ne
 8009ede:	220a      	movne	r2, #10
 8009ee0:	2208      	moveq	r2, #8
 8009ee2:	2100      	movs	r1, #0
 8009ee4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ee8:	6865      	ldr	r5, [r4, #4]
 8009eea:	60a5      	str	r5, [r4, #8]
 8009eec:	2d00      	cmp	r5, #0
 8009eee:	f2c0 8095 	blt.w	800a01c <_printf_i+0x20c>
 8009ef2:	6821      	ldr	r1, [r4, #0]
 8009ef4:	f021 0104 	bic.w	r1, r1, #4
 8009ef8:	6021      	str	r1, [r4, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d13d      	bne.n	8009f7a <_printf_i+0x16a>
 8009efe:	2d00      	cmp	r5, #0
 8009f00:	f040 808e 	bne.w	800a020 <_printf_i+0x210>
 8009f04:	4665      	mov	r5, ip
 8009f06:	2a08      	cmp	r2, #8
 8009f08:	d10b      	bne.n	8009f22 <_printf_i+0x112>
 8009f0a:	6823      	ldr	r3, [r4, #0]
 8009f0c:	07db      	lsls	r3, r3, #31
 8009f0e:	d508      	bpl.n	8009f22 <_printf_i+0x112>
 8009f10:	6923      	ldr	r3, [r4, #16]
 8009f12:	6862      	ldr	r2, [r4, #4]
 8009f14:	429a      	cmp	r2, r3
 8009f16:	bfde      	ittt	le
 8009f18:	2330      	movle	r3, #48	; 0x30
 8009f1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f1e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009f22:	ebac 0305 	sub.w	r3, ip, r5
 8009f26:	6123      	str	r3, [r4, #16]
 8009f28:	f8cd 8000 	str.w	r8, [sp]
 8009f2c:	463b      	mov	r3, r7
 8009f2e:	aa03      	add	r2, sp, #12
 8009f30:	4621      	mov	r1, r4
 8009f32:	4630      	mov	r0, r6
 8009f34:	f7ff fef6 	bl	8009d24 <_printf_common>
 8009f38:	3001      	adds	r0, #1
 8009f3a:	d14d      	bne.n	8009fd8 <_printf_i+0x1c8>
 8009f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f40:	b005      	add	sp, #20
 8009f42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f46:	4839      	ldr	r0, [pc, #228]	; (800a02c <_printf_i+0x21c>)
 8009f48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009f4c:	6813      	ldr	r3, [r2, #0]
 8009f4e:	6821      	ldr	r1, [r4, #0]
 8009f50:	1d1d      	adds	r5, r3, #4
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	6015      	str	r5, [r2, #0]
 8009f56:	060a      	lsls	r2, r1, #24
 8009f58:	d50b      	bpl.n	8009f72 <_printf_i+0x162>
 8009f5a:	07ca      	lsls	r2, r1, #31
 8009f5c:	bf44      	itt	mi
 8009f5e:	f041 0120 	orrmi.w	r1, r1, #32
 8009f62:	6021      	strmi	r1, [r4, #0]
 8009f64:	b91b      	cbnz	r3, 8009f6e <_printf_i+0x15e>
 8009f66:	6822      	ldr	r2, [r4, #0]
 8009f68:	f022 0220 	bic.w	r2, r2, #32
 8009f6c:	6022      	str	r2, [r4, #0]
 8009f6e:	2210      	movs	r2, #16
 8009f70:	e7b7      	b.n	8009ee2 <_printf_i+0xd2>
 8009f72:	064d      	lsls	r5, r1, #25
 8009f74:	bf48      	it	mi
 8009f76:	b29b      	uxthmi	r3, r3
 8009f78:	e7ef      	b.n	8009f5a <_printf_i+0x14a>
 8009f7a:	4665      	mov	r5, ip
 8009f7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f80:	fb02 3311 	mls	r3, r2, r1, r3
 8009f84:	5cc3      	ldrb	r3, [r0, r3]
 8009f86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009f8a:	460b      	mov	r3, r1
 8009f8c:	2900      	cmp	r1, #0
 8009f8e:	d1f5      	bne.n	8009f7c <_printf_i+0x16c>
 8009f90:	e7b9      	b.n	8009f06 <_printf_i+0xf6>
 8009f92:	6813      	ldr	r3, [r2, #0]
 8009f94:	6825      	ldr	r5, [r4, #0]
 8009f96:	6961      	ldr	r1, [r4, #20]
 8009f98:	1d18      	adds	r0, r3, #4
 8009f9a:	6010      	str	r0, [r2, #0]
 8009f9c:	0628      	lsls	r0, r5, #24
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	d501      	bpl.n	8009fa6 <_printf_i+0x196>
 8009fa2:	6019      	str	r1, [r3, #0]
 8009fa4:	e002      	b.n	8009fac <_printf_i+0x19c>
 8009fa6:	066a      	lsls	r2, r5, #25
 8009fa8:	d5fb      	bpl.n	8009fa2 <_printf_i+0x192>
 8009faa:	8019      	strh	r1, [r3, #0]
 8009fac:	2300      	movs	r3, #0
 8009fae:	6123      	str	r3, [r4, #16]
 8009fb0:	4665      	mov	r5, ip
 8009fb2:	e7b9      	b.n	8009f28 <_printf_i+0x118>
 8009fb4:	6813      	ldr	r3, [r2, #0]
 8009fb6:	1d19      	adds	r1, r3, #4
 8009fb8:	6011      	str	r1, [r2, #0]
 8009fba:	681d      	ldr	r5, [r3, #0]
 8009fbc:	6862      	ldr	r2, [r4, #4]
 8009fbe:	2100      	movs	r1, #0
 8009fc0:	4628      	mov	r0, r5
 8009fc2:	f7f6 f90d 	bl	80001e0 <memchr>
 8009fc6:	b108      	cbz	r0, 8009fcc <_printf_i+0x1bc>
 8009fc8:	1b40      	subs	r0, r0, r5
 8009fca:	6060      	str	r0, [r4, #4]
 8009fcc:	6863      	ldr	r3, [r4, #4]
 8009fce:	6123      	str	r3, [r4, #16]
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fd6:	e7a7      	b.n	8009f28 <_printf_i+0x118>
 8009fd8:	6923      	ldr	r3, [r4, #16]
 8009fda:	462a      	mov	r2, r5
 8009fdc:	4639      	mov	r1, r7
 8009fde:	4630      	mov	r0, r6
 8009fe0:	47c0      	blx	r8
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	d0aa      	beq.n	8009f3c <_printf_i+0x12c>
 8009fe6:	6823      	ldr	r3, [r4, #0]
 8009fe8:	079b      	lsls	r3, r3, #30
 8009fea:	d413      	bmi.n	800a014 <_printf_i+0x204>
 8009fec:	68e0      	ldr	r0, [r4, #12]
 8009fee:	9b03      	ldr	r3, [sp, #12]
 8009ff0:	4298      	cmp	r0, r3
 8009ff2:	bfb8      	it	lt
 8009ff4:	4618      	movlt	r0, r3
 8009ff6:	e7a3      	b.n	8009f40 <_printf_i+0x130>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	464a      	mov	r2, r9
 8009ffc:	4639      	mov	r1, r7
 8009ffe:	4630      	mov	r0, r6
 800a000:	47c0      	blx	r8
 800a002:	3001      	adds	r0, #1
 800a004:	d09a      	beq.n	8009f3c <_printf_i+0x12c>
 800a006:	3501      	adds	r5, #1
 800a008:	68e3      	ldr	r3, [r4, #12]
 800a00a:	9a03      	ldr	r2, [sp, #12]
 800a00c:	1a9b      	subs	r3, r3, r2
 800a00e:	42ab      	cmp	r3, r5
 800a010:	dcf2      	bgt.n	8009ff8 <_printf_i+0x1e8>
 800a012:	e7eb      	b.n	8009fec <_printf_i+0x1dc>
 800a014:	2500      	movs	r5, #0
 800a016:	f104 0919 	add.w	r9, r4, #25
 800a01a:	e7f5      	b.n	800a008 <_printf_i+0x1f8>
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d1ac      	bne.n	8009f7a <_printf_i+0x16a>
 800a020:	7803      	ldrb	r3, [r0, #0]
 800a022:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a026:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a02a:	e76c      	b.n	8009f06 <_printf_i+0xf6>
 800a02c:	0800b97e 	.word	0x0800b97e
 800a030:	0800b98f 	.word	0x0800b98f

0800a034 <siprintf>:
 800a034:	b40e      	push	{r1, r2, r3}
 800a036:	b500      	push	{lr}
 800a038:	b09c      	sub	sp, #112	; 0x70
 800a03a:	ab1d      	add	r3, sp, #116	; 0x74
 800a03c:	9002      	str	r0, [sp, #8]
 800a03e:	9006      	str	r0, [sp, #24]
 800a040:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a044:	4809      	ldr	r0, [pc, #36]	; (800a06c <siprintf+0x38>)
 800a046:	9107      	str	r1, [sp, #28]
 800a048:	9104      	str	r1, [sp, #16]
 800a04a:	4909      	ldr	r1, [pc, #36]	; (800a070 <siprintf+0x3c>)
 800a04c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a050:	9105      	str	r1, [sp, #20]
 800a052:	6800      	ldr	r0, [r0, #0]
 800a054:	9301      	str	r3, [sp, #4]
 800a056:	a902      	add	r1, sp, #8
 800a058:	f001 fa68 	bl	800b52c <_svfiprintf_r>
 800a05c:	9b02      	ldr	r3, [sp, #8]
 800a05e:	2200      	movs	r2, #0
 800a060:	701a      	strb	r2, [r3, #0]
 800a062:	b01c      	add	sp, #112	; 0x70
 800a064:	f85d eb04 	ldr.w	lr, [sp], #4
 800a068:	b003      	add	sp, #12
 800a06a:	4770      	bx	lr
 800a06c:	2000000c 	.word	0x2000000c
 800a070:	ffff0208 	.word	0xffff0208

0800a074 <strncat>:
 800a074:	b530      	push	{r4, r5, lr}
 800a076:	4603      	mov	r3, r0
 800a078:	781c      	ldrb	r4, [r3, #0]
 800a07a:	1c5d      	adds	r5, r3, #1
 800a07c:	b944      	cbnz	r4, 800a090 <strncat+0x1c>
 800a07e:	f112 32ff 	adds.w	r2, r2, #4294967295
 800a082:	d304      	bcc.n	800a08e <strncat+0x1a>
 800a084:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a088:	f803 4b01 	strb.w	r4, [r3], #1
 800a08c:	b914      	cbnz	r4, 800a094 <strncat+0x20>
 800a08e:	bd30      	pop	{r4, r5, pc}
 800a090:	462b      	mov	r3, r5
 800a092:	e7f1      	b.n	800a078 <strncat+0x4>
 800a094:	2a00      	cmp	r2, #0
 800a096:	d1f2      	bne.n	800a07e <strncat+0xa>
 800a098:	701a      	strb	r2, [r3, #0]
 800a09a:	e7f0      	b.n	800a07e <strncat+0xa>

0800a09c <quorem>:
 800a09c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a0:	6903      	ldr	r3, [r0, #16]
 800a0a2:	690c      	ldr	r4, [r1, #16]
 800a0a4:	42a3      	cmp	r3, r4
 800a0a6:	4680      	mov	r8, r0
 800a0a8:	f2c0 8082 	blt.w	800a1b0 <quorem+0x114>
 800a0ac:	3c01      	subs	r4, #1
 800a0ae:	f101 0714 	add.w	r7, r1, #20
 800a0b2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a0b6:	f100 0614 	add.w	r6, r0, #20
 800a0ba:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a0be:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a0c2:	eb06 030c 	add.w	r3, r6, ip
 800a0c6:	3501      	adds	r5, #1
 800a0c8:	eb07 090c 	add.w	r9, r7, ip
 800a0cc:	9301      	str	r3, [sp, #4]
 800a0ce:	fbb0 f5f5 	udiv	r5, r0, r5
 800a0d2:	b395      	cbz	r5, 800a13a <quorem+0x9e>
 800a0d4:	f04f 0a00 	mov.w	sl, #0
 800a0d8:	4638      	mov	r0, r7
 800a0da:	46b6      	mov	lr, r6
 800a0dc:	46d3      	mov	fp, sl
 800a0de:	f850 2b04 	ldr.w	r2, [r0], #4
 800a0e2:	b293      	uxth	r3, r2
 800a0e4:	fb05 a303 	mla	r3, r5, r3, sl
 800a0e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	ebab 0303 	sub.w	r3, fp, r3
 800a0f2:	0c12      	lsrs	r2, r2, #16
 800a0f4:	f8de b000 	ldr.w	fp, [lr]
 800a0f8:	fb05 a202 	mla	r2, r5, r2, sl
 800a0fc:	fa13 f38b 	uxtah	r3, r3, fp
 800a100:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a104:	fa1f fb82 	uxth.w	fp, r2
 800a108:	f8de 2000 	ldr.w	r2, [lr]
 800a10c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a110:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a114:	b29b      	uxth	r3, r3
 800a116:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a11a:	4581      	cmp	r9, r0
 800a11c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a120:	f84e 3b04 	str.w	r3, [lr], #4
 800a124:	d2db      	bcs.n	800a0de <quorem+0x42>
 800a126:	f856 300c 	ldr.w	r3, [r6, ip]
 800a12a:	b933      	cbnz	r3, 800a13a <quorem+0x9e>
 800a12c:	9b01      	ldr	r3, [sp, #4]
 800a12e:	3b04      	subs	r3, #4
 800a130:	429e      	cmp	r6, r3
 800a132:	461a      	mov	r2, r3
 800a134:	d330      	bcc.n	800a198 <quorem+0xfc>
 800a136:	f8c8 4010 	str.w	r4, [r8, #16]
 800a13a:	4640      	mov	r0, r8
 800a13c:	f001 f820 	bl	800b180 <__mcmp>
 800a140:	2800      	cmp	r0, #0
 800a142:	db25      	blt.n	800a190 <quorem+0xf4>
 800a144:	3501      	adds	r5, #1
 800a146:	4630      	mov	r0, r6
 800a148:	f04f 0c00 	mov.w	ip, #0
 800a14c:	f857 2b04 	ldr.w	r2, [r7], #4
 800a150:	f8d0 e000 	ldr.w	lr, [r0]
 800a154:	b293      	uxth	r3, r2
 800a156:	ebac 0303 	sub.w	r3, ip, r3
 800a15a:	0c12      	lsrs	r2, r2, #16
 800a15c:	fa13 f38e 	uxtah	r3, r3, lr
 800a160:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a164:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a168:	b29b      	uxth	r3, r3
 800a16a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a16e:	45b9      	cmp	r9, r7
 800a170:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a174:	f840 3b04 	str.w	r3, [r0], #4
 800a178:	d2e8      	bcs.n	800a14c <quorem+0xb0>
 800a17a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a17e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a182:	b92a      	cbnz	r2, 800a190 <quorem+0xf4>
 800a184:	3b04      	subs	r3, #4
 800a186:	429e      	cmp	r6, r3
 800a188:	461a      	mov	r2, r3
 800a18a:	d30b      	bcc.n	800a1a4 <quorem+0x108>
 800a18c:	f8c8 4010 	str.w	r4, [r8, #16]
 800a190:	4628      	mov	r0, r5
 800a192:	b003      	add	sp, #12
 800a194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a198:	6812      	ldr	r2, [r2, #0]
 800a19a:	3b04      	subs	r3, #4
 800a19c:	2a00      	cmp	r2, #0
 800a19e:	d1ca      	bne.n	800a136 <quorem+0x9a>
 800a1a0:	3c01      	subs	r4, #1
 800a1a2:	e7c5      	b.n	800a130 <quorem+0x94>
 800a1a4:	6812      	ldr	r2, [r2, #0]
 800a1a6:	3b04      	subs	r3, #4
 800a1a8:	2a00      	cmp	r2, #0
 800a1aa:	d1ef      	bne.n	800a18c <quorem+0xf0>
 800a1ac:	3c01      	subs	r4, #1
 800a1ae:	e7ea      	b.n	800a186 <quorem+0xea>
 800a1b0:	2000      	movs	r0, #0
 800a1b2:	e7ee      	b.n	800a192 <quorem+0xf6>
 800a1b4:	0000      	movs	r0, r0
	...

0800a1b8 <_dtoa_r>:
 800a1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1bc:	ec57 6b10 	vmov	r6, r7, d0
 800a1c0:	b097      	sub	sp, #92	; 0x5c
 800a1c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a1c4:	9106      	str	r1, [sp, #24]
 800a1c6:	4604      	mov	r4, r0
 800a1c8:	920b      	str	r2, [sp, #44]	; 0x2c
 800a1ca:	9312      	str	r3, [sp, #72]	; 0x48
 800a1cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a1d0:	e9cd 6700 	strd	r6, r7, [sp]
 800a1d4:	b93d      	cbnz	r5, 800a1e6 <_dtoa_r+0x2e>
 800a1d6:	2010      	movs	r0, #16
 800a1d8:	f000 fdb4 	bl	800ad44 <malloc>
 800a1dc:	6260      	str	r0, [r4, #36]	; 0x24
 800a1de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a1e2:	6005      	str	r5, [r0, #0]
 800a1e4:	60c5      	str	r5, [r0, #12]
 800a1e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1e8:	6819      	ldr	r1, [r3, #0]
 800a1ea:	b151      	cbz	r1, 800a202 <_dtoa_r+0x4a>
 800a1ec:	685a      	ldr	r2, [r3, #4]
 800a1ee:	604a      	str	r2, [r1, #4]
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	4093      	lsls	r3, r2
 800a1f4:	608b      	str	r3, [r1, #8]
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f000 fde0 	bl	800adbc <_Bfree>
 800a1fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1fe:	2200      	movs	r2, #0
 800a200:	601a      	str	r2, [r3, #0]
 800a202:	1e3b      	subs	r3, r7, #0
 800a204:	bfbb      	ittet	lt
 800a206:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a20a:	9301      	strlt	r3, [sp, #4]
 800a20c:	2300      	movge	r3, #0
 800a20e:	2201      	movlt	r2, #1
 800a210:	bfac      	ite	ge
 800a212:	f8c8 3000 	strge.w	r3, [r8]
 800a216:	f8c8 2000 	strlt.w	r2, [r8]
 800a21a:	4baf      	ldr	r3, [pc, #700]	; (800a4d8 <_dtoa_r+0x320>)
 800a21c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a220:	ea33 0308 	bics.w	r3, r3, r8
 800a224:	d114      	bne.n	800a250 <_dtoa_r+0x98>
 800a226:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a228:	f242 730f 	movw	r3, #9999	; 0x270f
 800a22c:	6013      	str	r3, [r2, #0]
 800a22e:	9b00      	ldr	r3, [sp, #0]
 800a230:	b923      	cbnz	r3, 800a23c <_dtoa_r+0x84>
 800a232:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a236:	2800      	cmp	r0, #0
 800a238:	f000 8542 	beq.w	800acc0 <_dtoa_r+0xb08>
 800a23c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a23e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a4ec <_dtoa_r+0x334>
 800a242:	2b00      	cmp	r3, #0
 800a244:	f000 8544 	beq.w	800acd0 <_dtoa_r+0xb18>
 800a248:	f10b 0303 	add.w	r3, fp, #3
 800a24c:	f000 bd3e 	b.w	800accc <_dtoa_r+0xb14>
 800a250:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a254:	2200      	movs	r2, #0
 800a256:	2300      	movs	r3, #0
 800a258:	4630      	mov	r0, r6
 800a25a:	4639      	mov	r1, r7
 800a25c:	f7f6 fc34 	bl	8000ac8 <__aeabi_dcmpeq>
 800a260:	4681      	mov	r9, r0
 800a262:	b168      	cbz	r0, 800a280 <_dtoa_r+0xc8>
 800a264:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a266:	2301      	movs	r3, #1
 800a268:	6013      	str	r3, [r2, #0]
 800a26a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	f000 8524 	beq.w	800acba <_dtoa_r+0xb02>
 800a272:	4b9a      	ldr	r3, [pc, #616]	; (800a4dc <_dtoa_r+0x324>)
 800a274:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a276:	f103 3bff 	add.w	fp, r3, #4294967295
 800a27a:	6013      	str	r3, [r2, #0]
 800a27c:	f000 bd28 	b.w	800acd0 <_dtoa_r+0xb18>
 800a280:	aa14      	add	r2, sp, #80	; 0x50
 800a282:	a915      	add	r1, sp, #84	; 0x54
 800a284:	ec47 6b10 	vmov	d0, r6, r7
 800a288:	4620      	mov	r0, r4
 800a28a:	f000 fff0 	bl	800b26e <__d2b>
 800a28e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a292:	9004      	str	r0, [sp, #16]
 800a294:	2d00      	cmp	r5, #0
 800a296:	d07c      	beq.n	800a392 <_dtoa_r+0x1da>
 800a298:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a29c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a2a0:	46b2      	mov	sl, r6
 800a2a2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a2a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a2aa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	4b8b      	ldr	r3, [pc, #556]	; (800a4e0 <_dtoa_r+0x328>)
 800a2b2:	4650      	mov	r0, sl
 800a2b4:	4659      	mov	r1, fp
 800a2b6:	f7f5 ffe7 	bl	8000288 <__aeabi_dsub>
 800a2ba:	a381      	add	r3, pc, #516	; (adr r3, 800a4c0 <_dtoa_r+0x308>)
 800a2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c0:	f7f6 f99a 	bl	80005f8 <__aeabi_dmul>
 800a2c4:	a380      	add	r3, pc, #512	; (adr r3, 800a4c8 <_dtoa_r+0x310>)
 800a2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ca:	f7f5 ffdf 	bl	800028c <__adddf3>
 800a2ce:	4606      	mov	r6, r0
 800a2d0:	4628      	mov	r0, r5
 800a2d2:	460f      	mov	r7, r1
 800a2d4:	f7f6 f926 	bl	8000524 <__aeabi_i2d>
 800a2d8:	a37d      	add	r3, pc, #500	; (adr r3, 800a4d0 <_dtoa_r+0x318>)
 800a2da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2de:	f7f6 f98b 	bl	80005f8 <__aeabi_dmul>
 800a2e2:	4602      	mov	r2, r0
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	4639      	mov	r1, r7
 800a2ea:	f7f5 ffcf 	bl	800028c <__adddf3>
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	460f      	mov	r7, r1
 800a2f2:	f7f6 fc31 	bl	8000b58 <__aeabi_d2iz>
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	4682      	mov	sl, r0
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	4639      	mov	r1, r7
 800a300:	f7f6 fbec 	bl	8000adc <__aeabi_dcmplt>
 800a304:	b148      	cbz	r0, 800a31a <_dtoa_r+0x162>
 800a306:	4650      	mov	r0, sl
 800a308:	f7f6 f90c 	bl	8000524 <__aeabi_i2d>
 800a30c:	4632      	mov	r2, r6
 800a30e:	463b      	mov	r3, r7
 800a310:	f7f6 fbda 	bl	8000ac8 <__aeabi_dcmpeq>
 800a314:	b908      	cbnz	r0, 800a31a <_dtoa_r+0x162>
 800a316:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a31a:	f1ba 0f16 	cmp.w	sl, #22
 800a31e:	d859      	bhi.n	800a3d4 <_dtoa_r+0x21c>
 800a320:	4970      	ldr	r1, [pc, #448]	; (800a4e4 <_dtoa_r+0x32c>)
 800a322:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a326:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a32a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a32e:	f7f6 fbf3 	bl	8000b18 <__aeabi_dcmpgt>
 800a332:	2800      	cmp	r0, #0
 800a334:	d050      	beq.n	800a3d8 <_dtoa_r+0x220>
 800a336:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a33a:	2300      	movs	r3, #0
 800a33c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a33e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a340:	1b5d      	subs	r5, r3, r5
 800a342:	f1b5 0801 	subs.w	r8, r5, #1
 800a346:	bf49      	itett	mi
 800a348:	f1c5 0301 	rsbmi	r3, r5, #1
 800a34c:	2300      	movpl	r3, #0
 800a34e:	9305      	strmi	r3, [sp, #20]
 800a350:	f04f 0800 	movmi.w	r8, #0
 800a354:	bf58      	it	pl
 800a356:	9305      	strpl	r3, [sp, #20]
 800a358:	f1ba 0f00 	cmp.w	sl, #0
 800a35c:	db3e      	blt.n	800a3dc <_dtoa_r+0x224>
 800a35e:	2300      	movs	r3, #0
 800a360:	44d0      	add	r8, sl
 800a362:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a366:	9307      	str	r3, [sp, #28]
 800a368:	9b06      	ldr	r3, [sp, #24]
 800a36a:	2b09      	cmp	r3, #9
 800a36c:	f200 8090 	bhi.w	800a490 <_dtoa_r+0x2d8>
 800a370:	2b05      	cmp	r3, #5
 800a372:	bfc4      	itt	gt
 800a374:	3b04      	subgt	r3, #4
 800a376:	9306      	strgt	r3, [sp, #24]
 800a378:	9b06      	ldr	r3, [sp, #24]
 800a37a:	f1a3 0302 	sub.w	r3, r3, #2
 800a37e:	bfcc      	ite	gt
 800a380:	2500      	movgt	r5, #0
 800a382:	2501      	movle	r5, #1
 800a384:	2b03      	cmp	r3, #3
 800a386:	f200 808f 	bhi.w	800a4a8 <_dtoa_r+0x2f0>
 800a38a:	e8df f003 	tbb	[pc, r3]
 800a38e:	7f7d      	.short	0x7f7d
 800a390:	7131      	.short	0x7131
 800a392:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a396:	441d      	add	r5, r3
 800a398:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a39c:	2820      	cmp	r0, #32
 800a39e:	dd13      	ble.n	800a3c8 <_dtoa_r+0x210>
 800a3a0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a3a4:	9b00      	ldr	r3, [sp, #0]
 800a3a6:	fa08 f800 	lsl.w	r8, r8, r0
 800a3aa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a3ae:	fa23 f000 	lsr.w	r0, r3, r0
 800a3b2:	ea48 0000 	orr.w	r0, r8, r0
 800a3b6:	f7f6 f8a5 	bl	8000504 <__aeabi_ui2d>
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	4682      	mov	sl, r0
 800a3be:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a3c2:	3d01      	subs	r5, #1
 800a3c4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a3c6:	e772      	b.n	800a2ae <_dtoa_r+0xf6>
 800a3c8:	9b00      	ldr	r3, [sp, #0]
 800a3ca:	f1c0 0020 	rsb	r0, r0, #32
 800a3ce:	fa03 f000 	lsl.w	r0, r3, r0
 800a3d2:	e7f0      	b.n	800a3b6 <_dtoa_r+0x1fe>
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	e7b1      	b.n	800a33c <_dtoa_r+0x184>
 800a3d8:	900f      	str	r0, [sp, #60]	; 0x3c
 800a3da:	e7b0      	b.n	800a33e <_dtoa_r+0x186>
 800a3dc:	9b05      	ldr	r3, [sp, #20]
 800a3de:	eba3 030a 	sub.w	r3, r3, sl
 800a3e2:	9305      	str	r3, [sp, #20]
 800a3e4:	f1ca 0300 	rsb	r3, sl, #0
 800a3e8:	9307      	str	r3, [sp, #28]
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	930e      	str	r3, [sp, #56]	; 0x38
 800a3ee:	e7bb      	b.n	800a368 <_dtoa_r+0x1b0>
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	930a      	str	r3, [sp, #40]	; 0x28
 800a3f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	dd59      	ble.n	800a4ae <_dtoa_r+0x2f6>
 800a3fa:	9302      	str	r3, [sp, #8]
 800a3fc:	4699      	mov	r9, r3
 800a3fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a400:	2200      	movs	r2, #0
 800a402:	6072      	str	r2, [r6, #4]
 800a404:	2204      	movs	r2, #4
 800a406:	f102 0014 	add.w	r0, r2, #20
 800a40a:	4298      	cmp	r0, r3
 800a40c:	6871      	ldr	r1, [r6, #4]
 800a40e:	d953      	bls.n	800a4b8 <_dtoa_r+0x300>
 800a410:	4620      	mov	r0, r4
 800a412:	f000 fc9f 	bl	800ad54 <_Balloc>
 800a416:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a418:	6030      	str	r0, [r6, #0]
 800a41a:	f1b9 0f0e 	cmp.w	r9, #14
 800a41e:	f8d3 b000 	ldr.w	fp, [r3]
 800a422:	f200 80e6 	bhi.w	800a5f2 <_dtoa_r+0x43a>
 800a426:	2d00      	cmp	r5, #0
 800a428:	f000 80e3 	beq.w	800a5f2 <_dtoa_r+0x43a>
 800a42c:	ed9d 7b00 	vldr	d7, [sp]
 800a430:	f1ba 0f00 	cmp.w	sl, #0
 800a434:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a438:	dd74      	ble.n	800a524 <_dtoa_r+0x36c>
 800a43a:	4a2a      	ldr	r2, [pc, #168]	; (800a4e4 <_dtoa_r+0x32c>)
 800a43c:	f00a 030f 	and.w	r3, sl, #15
 800a440:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a444:	ed93 7b00 	vldr	d7, [r3]
 800a448:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a44c:	06f0      	lsls	r0, r6, #27
 800a44e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a452:	d565      	bpl.n	800a520 <_dtoa_r+0x368>
 800a454:	4b24      	ldr	r3, [pc, #144]	; (800a4e8 <_dtoa_r+0x330>)
 800a456:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a45a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a45e:	f7f6 f9f5 	bl	800084c <__aeabi_ddiv>
 800a462:	e9cd 0100 	strd	r0, r1, [sp]
 800a466:	f006 060f 	and.w	r6, r6, #15
 800a46a:	2503      	movs	r5, #3
 800a46c:	4f1e      	ldr	r7, [pc, #120]	; (800a4e8 <_dtoa_r+0x330>)
 800a46e:	e04c      	b.n	800a50a <_dtoa_r+0x352>
 800a470:	2301      	movs	r3, #1
 800a472:	930a      	str	r3, [sp, #40]	; 0x28
 800a474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a476:	4453      	add	r3, sl
 800a478:	f103 0901 	add.w	r9, r3, #1
 800a47c:	9302      	str	r3, [sp, #8]
 800a47e:	464b      	mov	r3, r9
 800a480:	2b01      	cmp	r3, #1
 800a482:	bfb8      	it	lt
 800a484:	2301      	movlt	r3, #1
 800a486:	e7ba      	b.n	800a3fe <_dtoa_r+0x246>
 800a488:	2300      	movs	r3, #0
 800a48a:	e7b2      	b.n	800a3f2 <_dtoa_r+0x23a>
 800a48c:	2300      	movs	r3, #0
 800a48e:	e7f0      	b.n	800a472 <_dtoa_r+0x2ba>
 800a490:	2501      	movs	r5, #1
 800a492:	2300      	movs	r3, #0
 800a494:	9306      	str	r3, [sp, #24]
 800a496:	950a      	str	r5, [sp, #40]	; 0x28
 800a498:	f04f 33ff 	mov.w	r3, #4294967295
 800a49c:	9302      	str	r3, [sp, #8]
 800a49e:	4699      	mov	r9, r3
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	2312      	movs	r3, #18
 800a4a4:	920b      	str	r2, [sp, #44]	; 0x2c
 800a4a6:	e7aa      	b.n	800a3fe <_dtoa_r+0x246>
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a4ac:	e7f4      	b.n	800a498 <_dtoa_r+0x2e0>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	9302      	str	r3, [sp, #8]
 800a4b2:	4699      	mov	r9, r3
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	e7f5      	b.n	800a4a4 <_dtoa_r+0x2ec>
 800a4b8:	3101      	adds	r1, #1
 800a4ba:	6071      	str	r1, [r6, #4]
 800a4bc:	0052      	lsls	r2, r2, #1
 800a4be:	e7a2      	b.n	800a406 <_dtoa_r+0x24e>
 800a4c0:	636f4361 	.word	0x636f4361
 800a4c4:	3fd287a7 	.word	0x3fd287a7
 800a4c8:	8b60c8b3 	.word	0x8b60c8b3
 800a4cc:	3fc68a28 	.word	0x3fc68a28
 800a4d0:	509f79fb 	.word	0x509f79fb
 800a4d4:	3fd34413 	.word	0x3fd34413
 800a4d8:	7ff00000 	.word	0x7ff00000
 800a4dc:	0800b97d 	.word	0x0800b97d
 800a4e0:	3ff80000 	.word	0x3ff80000
 800a4e4:	0800b9d8 	.word	0x0800b9d8
 800a4e8:	0800b9b0 	.word	0x0800b9b0
 800a4ec:	0800b9a9 	.word	0x0800b9a9
 800a4f0:	07f1      	lsls	r1, r6, #31
 800a4f2:	d508      	bpl.n	800a506 <_dtoa_r+0x34e>
 800a4f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4fc:	f7f6 f87c 	bl	80005f8 <__aeabi_dmul>
 800a500:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a504:	3501      	adds	r5, #1
 800a506:	1076      	asrs	r6, r6, #1
 800a508:	3708      	adds	r7, #8
 800a50a:	2e00      	cmp	r6, #0
 800a50c:	d1f0      	bne.n	800a4f0 <_dtoa_r+0x338>
 800a50e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a512:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a516:	f7f6 f999 	bl	800084c <__aeabi_ddiv>
 800a51a:	e9cd 0100 	strd	r0, r1, [sp]
 800a51e:	e01a      	b.n	800a556 <_dtoa_r+0x39e>
 800a520:	2502      	movs	r5, #2
 800a522:	e7a3      	b.n	800a46c <_dtoa_r+0x2b4>
 800a524:	f000 80a0 	beq.w	800a668 <_dtoa_r+0x4b0>
 800a528:	f1ca 0600 	rsb	r6, sl, #0
 800a52c:	4b9f      	ldr	r3, [pc, #636]	; (800a7ac <_dtoa_r+0x5f4>)
 800a52e:	4fa0      	ldr	r7, [pc, #640]	; (800a7b0 <_dtoa_r+0x5f8>)
 800a530:	f006 020f 	and.w	r2, r6, #15
 800a534:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a53c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a540:	f7f6 f85a 	bl	80005f8 <__aeabi_dmul>
 800a544:	e9cd 0100 	strd	r0, r1, [sp]
 800a548:	1136      	asrs	r6, r6, #4
 800a54a:	2300      	movs	r3, #0
 800a54c:	2502      	movs	r5, #2
 800a54e:	2e00      	cmp	r6, #0
 800a550:	d17f      	bne.n	800a652 <_dtoa_r+0x49a>
 800a552:	2b00      	cmp	r3, #0
 800a554:	d1e1      	bne.n	800a51a <_dtoa_r+0x362>
 800a556:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a558:	2b00      	cmp	r3, #0
 800a55a:	f000 8087 	beq.w	800a66c <_dtoa_r+0x4b4>
 800a55e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a562:	2200      	movs	r2, #0
 800a564:	4b93      	ldr	r3, [pc, #588]	; (800a7b4 <_dtoa_r+0x5fc>)
 800a566:	4630      	mov	r0, r6
 800a568:	4639      	mov	r1, r7
 800a56a:	f7f6 fab7 	bl	8000adc <__aeabi_dcmplt>
 800a56e:	2800      	cmp	r0, #0
 800a570:	d07c      	beq.n	800a66c <_dtoa_r+0x4b4>
 800a572:	f1b9 0f00 	cmp.w	r9, #0
 800a576:	d079      	beq.n	800a66c <_dtoa_r+0x4b4>
 800a578:	9b02      	ldr	r3, [sp, #8]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	dd35      	ble.n	800a5ea <_dtoa_r+0x432>
 800a57e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a582:	9308      	str	r3, [sp, #32]
 800a584:	4639      	mov	r1, r7
 800a586:	2200      	movs	r2, #0
 800a588:	4b8b      	ldr	r3, [pc, #556]	; (800a7b8 <_dtoa_r+0x600>)
 800a58a:	4630      	mov	r0, r6
 800a58c:	f7f6 f834 	bl	80005f8 <__aeabi_dmul>
 800a590:	e9cd 0100 	strd	r0, r1, [sp]
 800a594:	9f02      	ldr	r7, [sp, #8]
 800a596:	3501      	adds	r5, #1
 800a598:	4628      	mov	r0, r5
 800a59a:	f7f5 ffc3 	bl	8000524 <__aeabi_i2d>
 800a59e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a5a2:	f7f6 f829 	bl	80005f8 <__aeabi_dmul>
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	4b84      	ldr	r3, [pc, #528]	; (800a7bc <_dtoa_r+0x604>)
 800a5aa:	f7f5 fe6f 	bl	800028c <__adddf3>
 800a5ae:	4605      	mov	r5, r0
 800a5b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a5b4:	2f00      	cmp	r7, #0
 800a5b6:	d15d      	bne.n	800a674 <_dtoa_r+0x4bc>
 800a5b8:	2200      	movs	r2, #0
 800a5ba:	4b81      	ldr	r3, [pc, #516]	; (800a7c0 <_dtoa_r+0x608>)
 800a5bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5c0:	f7f5 fe62 	bl	8000288 <__aeabi_dsub>
 800a5c4:	462a      	mov	r2, r5
 800a5c6:	4633      	mov	r3, r6
 800a5c8:	e9cd 0100 	strd	r0, r1, [sp]
 800a5cc:	f7f6 faa4 	bl	8000b18 <__aeabi_dcmpgt>
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	f040 8288 	bne.w	800aae6 <_dtoa_r+0x92e>
 800a5d6:	462a      	mov	r2, r5
 800a5d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a5dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a5e0:	f7f6 fa7c 	bl	8000adc <__aeabi_dcmplt>
 800a5e4:	2800      	cmp	r0, #0
 800a5e6:	f040 827c 	bne.w	800aae2 <_dtoa_r+0x92a>
 800a5ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a5ee:	e9cd 2300 	strd	r2, r3, [sp]
 800a5f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	f2c0 8150 	blt.w	800a89a <_dtoa_r+0x6e2>
 800a5fa:	f1ba 0f0e 	cmp.w	sl, #14
 800a5fe:	f300 814c 	bgt.w	800a89a <_dtoa_r+0x6e2>
 800a602:	4b6a      	ldr	r3, [pc, #424]	; (800a7ac <_dtoa_r+0x5f4>)
 800a604:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a608:	ed93 7b00 	vldr	d7, [r3]
 800a60c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a60e:	2b00      	cmp	r3, #0
 800a610:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a614:	f280 80d8 	bge.w	800a7c8 <_dtoa_r+0x610>
 800a618:	f1b9 0f00 	cmp.w	r9, #0
 800a61c:	f300 80d4 	bgt.w	800a7c8 <_dtoa_r+0x610>
 800a620:	f040 825e 	bne.w	800aae0 <_dtoa_r+0x928>
 800a624:	2200      	movs	r2, #0
 800a626:	4b66      	ldr	r3, [pc, #408]	; (800a7c0 <_dtoa_r+0x608>)
 800a628:	ec51 0b17 	vmov	r0, r1, d7
 800a62c:	f7f5 ffe4 	bl	80005f8 <__aeabi_dmul>
 800a630:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a634:	f7f6 fa66 	bl	8000b04 <__aeabi_dcmpge>
 800a638:	464f      	mov	r7, r9
 800a63a:	464e      	mov	r6, r9
 800a63c:	2800      	cmp	r0, #0
 800a63e:	f040 8234 	bne.w	800aaaa <_dtoa_r+0x8f2>
 800a642:	2331      	movs	r3, #49	; 0x31
 800a644:	f10b 0501 	add.w	r5, fp, #1
 800a648:	f88b 3000 	strb.w	r3, [fp]
 800a64c:	f10a 0a01 	add.w	sl, sl, #1
 800a650:	e22f      	b.n	800aab2 <_dtoa_r+0x8fa>
 800a652:	07f2      	lsls	r2, r6, #31
 800a654:	d505      	bpl.n	800a662 <_dtoa_r+0x4aa>
 800a656:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a65a:	f7f5 ffcd 	bl	80005f8 <__aeabi_dmul>
 800a65e:	3501      	adds	r5, #1
 800a660:	2301      	movs	r3, #1
 800a662:	1076      	asrs	r6, r6, #1
 800a664:	3708      	adds	r7, #8
 800a666:	e772      	b.n	800a54e <_dtoa_r+0x396>
 800a668:	2502      	movs	r5, #2
 800a66a:	e774      	b.n	800a556 <_dtoa_r+0x39e>
 800a66c:	f8cd a020 	str.w	sl, [sp, #32]
 800a670:	464f      	mov	r7, r9
 800a672:	e791      	b.n	800a598 <_dtoa_r+0x3e0>
 800a674:	4b4d      	ldr	r3, [pc, #308]	; (800a7ac <_dtoa_r+0x5f4>)
 800a676:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a67a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a67e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a680:	2b00      	cmp	r3, #0
 800a682:	d047      	beq.n	800a714 <_dtoa_r+0x55c>
 800a684:	4602      	mov	r2, r0
 800a686:	460b      	mov	r3, r1
 800a688:	2000      	movs	r0, #0
 800a68a:	494e      	ldr	r1, [pc, #312]	; (800a7c4 <_dtoa_r+0x60c>)
 800a68c:	f7f6 f8de 	bl	800084c <__aeabi_ddiv>
 800a690:	462a      	mov	r2, r5
 800a692:	4633      	mov	r3, r6
 800a694:	f7f5 fdf8 	bl	8000288 <__aeabi_dsub>
 800a698:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a69c:	465d      	mov	r5, fp
 800a69e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6a2:	f7f6 fa59 	bl	8000b58 <__aeabi_d2iz>
 800a6a6:	4606      	mov	r6, r0
 800a6a8:	f7f5 ff3c 	bl	8000524 <__aeabi_i2d>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	460b      	mov	r3, r1
 800a6b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a6b4:	f7f5 fde8 	bl	8000288 <__aeabi_dsub>
 800a6b8:	3630      	adds	r6, #48	; 0x30
 800a6ba:	f805 6b01 	strb.w	r6, [r5], #1
 800a6be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a6c2:	e9cd 0100 	strd	r0, r1, [sp]
 800a6c6:	f7f6 fa09 	bl	8000adc <__aeabi_dcmplt>
 800a6ca:	2800      	cmp	r0, #0
 800a6cc:	d163      	bne.n	800a796 <_dtoa_r+0x5de>
 800a6ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6d2:	2000      	movs	r0, #0
 800a6d4:	4937      	ldr	r1, [pc, #220]	; (800a7b4 <_dtoa_r+0x5fc>)
 800a6d6:	f7f5 fdd7 	bl	8000288 <__aeabi_dsub>
 800a6da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a6de:	f7f6 f9fd 	bl	8000adc <__aeabi_dcmplt>
 800a6e2:	2800      	cmp	r0, #0
 800a6e4:	f040 80b7 	bne.w	800a856 <_dtoa_r+0x69e>
 800a6e8:	eba5 030b 	sub.w	r3, r5, fp
 800a6ec:	429f      	cmp	r7, r3
 800a6ee:	f77f af7c 	ble.w	800a5ea <_dtoa_r+0x432>
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	4b30      	ldr	r3, [pc, #192]	; (800a7b8 <_dtoa_r+0x600>)
 800a6f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a6fa:	f7f5 ff7d 	bl	80005f8 <__aeabi_dmul>
 800a6fe:	2200      	movs	r2, #0
 800a700:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a704:	4b2c      	ldr	r3, [pc, #176]	; (800a7b8 <_dtoa_r+0x600>)
 800a706:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a70a:	f7f5 ff75 	bl	80005f8 <__aeabi_dmul>
 800a70e:	e9cd 0100 	strd	r0, r1, [sp]
 800a712:	e7c4      	b.n	800a69e <_dtoa_r+0x4e6>
 800a714:	462a      	mov	r2, r5
 800a716:	4633      	mov	r3, r6
 800a718:	f7f5 ff6e 	bl	80005f8 <__aeabi_dmul>
 800a71c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a720:	eb0b 0507 	add.w	r5, fp, r7
 800a724:	465e      	mov	r6, fp
 800a726:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a72a:	f7f6 fa15 	bl	8000b58 <__aeabi_d2iz>
 800a72e:	4607      	mov	r7, r0
 800a730:	f7f5 fef8 	bl	8000524 <__aeabi_i2d>
 800a734:	3730      	adds	r7, #48	; 0x30
 800a736:	4602      	mov	r2, r0
 800a738:	460b      	mov	r3, r1
 800a73a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a73e:	f7f5 fda3 	bl	8000288 <__aeabi_dsub>
 800a742:	f806 7b01 	strb.w	r7, [r6], #1
 800a746:	42ae      	cmp	r6, r5
 800a748:	e9cd 0100 	strd	r0, r1, [sp]
 800a74c:	f04f 0200 	mov.w	r2, #0
 800a750:	d126      	bne.n	800a7a0 <_dtoa_r+0x5e8>
 800a752:	4b1c      	ldr	r3, [pc, #112]	; (800a7c4 <_dtoa_r+0x60c>)
 800a754:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a758:	f7f5 fd98 	bl	800028c <__adddf3>
 800a75c:	4602      	mov	r2, r0
 800a75e:	460b      	mov	r3, r1
 800a760:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a764:	f7f6 f9d8 	bl	8000b18 <__aeabi_dcmpgt>
 800a768:	2800      	cmp	r0, #0
 800a76a:	d174      	bne.n	800a856 <_dtoa_r+0x69e>
 800a76c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a770:	2000      	movs	r0, #0
 800a772:	4914      	ldr	r1, [pc, #80]	; (800a7c4 <_dtoa_r+0x60c>)
 800a774:	f7f5 fd88 	bl	8000288 <__aeabi_dsub>
 800a778:	4602      	mov	r2, r0
 800a77a:	460b      	mov	r3, r1
 800a77c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a780:	f7f6 f9ac 	bl	8000adc <__aeabi_dcmplt>
 800a784:	2800      	cmp	r0, #0
 800a786:	f43f af30 	beq.w	800a5ea <_dtoa_r+0x432>
 800a78a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a78e:	2b30      	cmp	r3, #48	; 0x30
 800a790:	f105 32ff 	add.w	r2, r5, #4294967295
 800a794:	d002      	beq.n	800a79c <_dtoa_r+0x5e4>
 800a796:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a79a:	e04a      	b.n	800a832 <_dtoa_r+0x67a>
 800a79c:	4615      	mov	r5, r2
 800a79e:	e7f4      	b.n	800a78a <_dtoa_r+0x5d2>
 800a7a0:	4b05      	ldr	r3, [pc, #20]	; (800a7b8 <_dtoa_r+0x600>)
 800a7a2:	f7f5 ff29 	bl	80005f8 <__aeabi_dmul>
 800a7a6:	e9cd 0100 	strd	r0, r1, [sp]
 800a7aa:	e7bc      	b.n	800a726 <_dtoa_r+0x56e>
 800a7ac:	0800b9d8 	.word	0x0800b9d8
 800a7b0:	0800b9b0 	.word	0x0800b9b0
 800a7b4:	3ff00000 	.word	0x3ff00000
 800a7b8:	40240000 	.word	0x40240000
 800a7bc:	401c0000 	.word	0x401c0000
 800a7c0:	40140000 	.word	0x40140000
 800a7c4:	3fe00000 	.word	0x3fe00000
 800a7c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a7cc:	465d      	mov	r5, fp
 800a7ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a7d2:	4630      	mov	r0, r6
 800a7d4:	4639      	mov	r1, r7
 800a7d6:	f7f6 f839 	bl	800084c <__aeabi_ddiv>
 800a7da:	f7f6 f9bd 	bl	8000b58 <__aeabi_d2iz>
 800a7de:	4680      	mov	r8, r0
 800a7e0:	f7f5 fea0 	bl	8000524 <__aeabi_i2d>
 800a7e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a7e8:	f7f5 ff06 	bl	80005f8 <__aeabi_dmul>
 800a7ec:	4602      	mov	r2, r0
 800a7ee:	460b      	mov	r3, r1
 800a7f0:	4630      	mov	r0, r6
 800a7f2:	4639      	mov	r1, r7
 800a7f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a7f8:	f7f5 fd46 	bl	8000288 <__aeabi_dsub>
 800a7fc:	f805 6b01 	strb.w	r6, [r5], #1
 800a800:	eba5 060b 	sub.w	r6, r5, fp
 800a804:	45b1      	cmp	r9, r6
 800a806:	4602      	mov	r2, r0
 800a808:	460b      	mov	r3, r1
 800a80a:	d139      	bne.n	800a880 <_dtoa_r+0x6c8>
 800a80c:	f7f5 fd3e 	bl	800028c <__adddf3>
 800a810:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a814:	4606      	mov	r6, r0
 800a816:	460f      	mov	r7, r1
 800a818:	f7f6 f97e 	bl	8000b18 <__aeabi_dcmpgt>
 800a81c:	b9c8      	cbnz	r0, 800a852 <_dtoa_r+0x69a>
 800a81e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a822:	4630      	mov	r0, r6
 800a824:	4639      	mov	r1, r7
 800a826:	f7f6 f94f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a82a:	b110      	cbz	r0, 800a832 <_dtoa_r+0x67a>
 800a82c:	f018 0f01 	tst.w	r8, #1
 800a830:	d10f      	bne.n	800a852 <_dtoa_r+0x69a>
 800a832:	9904      	ldr	r1, [sp, #16]
 800a834:	4620      	mov	r0, r4
 800a836:	f000 fac1 	bl	800adbc <_Bfree>
 800a83a:	2300      	movs	r3, #0
 800a83c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a83e:	702b      	strb	r3, [r5, #0]
 800a840:	f10a 0301 	add.w	r3, sl, #1
 800a844:	6013      	str	r3, [r2, #0]
 800a846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a848:	2b00      	cmp	r3, #0
 800a84a:	f000 8241 	beq.w	800acd0 <_dtoa_r+0xb18>
 800a84e:	601d      	str	r5, [r3, #0]
 800a850:	e23e      	b.n	800acd0 <_dtoa_r+0xb18>
 800a852:	f8cd a020 	str.w	sl, [sp, #32]
 800a856:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a85a:	2a39      	cmp	r2, #57	; 0x39
 800a85c:	f105 33ff 	add.w	r3, r5, #4294967295
 800a860:	d108      	bne.n	800a874 <_dtoa_r+0x6bc>
 800a862:	459b      	cmp	fp, r3
 800a864:	d10a      	bne.n	800a87c <_dtoa_r+0x6c4>
 800a866:	9b08      	ldr	r3, [sp, #32]
 800a868:	3301      	adds	r3, #1
 800a86a:	9308      	str	r3, [sp, #32]
 800a86c:	2330      	movs	r3, #48	; 0x30
 800a86e:	f88b 3000 	strb.w	r3, [fp]
 800a872:	465b      	mov	r3, fp
 800a874:	781a      	ldrb	r2, [r3, #0]
 800a876:	3201      	adds	r2, #1
 800a878:	701a      	strb	r2, [r3, #0]
 800a87a:	e78c      	b.n	800a796 <_dtoa_r+0x5de>
 800a87c:	461d      	mov	r5, r3
 800a87e:	e7ea      	b.n	800a856 <_dtoa_r+0x69e>
 800a880:	2200      	movs	r2, #0
 800a882:	4b9b      	ldr	r3, [pc, #620]	; (800aaf0 <_dtoa_r+0x938>)
 800a884:	f7f5 feb8 	bl	80005f8 <__aeabi_dmul>
 800a888:	2200      	movs	r2, #0
 800a88a:	2300      	movs	r3, #0
 800a88c:	4606      	mov	r6, r0
 800a88e:	460f      	mov	r7, r1
 800a890:	f7f6 f91a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a894:	2800      	cmp	r0, #0
 800a896:	d09a      	beq.n	800a7ce <_dtoa_r+0x616>
 800a898:	e7cb      	b.n	800a832 <_dtoa_r+0x67a>
 800a89a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a89c:	2a00      	cmp	r2, #0
 800a89e:	f000 808b 	beq.w	800a9b8 <_dtoa_r+0x800>
 800a8a2:	9a06      	ldr	r2, [sp, #24]
 800a8a4:	2a01      	cmp	r2, #1
 800a8a6:	dc6e      	bgt.n	800a986 <_dtoa_r+0x7ce>
 800a8a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a8aa:	2a00      	cmp	r2, #0
 800a8ac:	d067      	beq.n	800a97e <_dtoa_r+0x7c6>
 800a8ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a8b2:	9f07      	ldr	r7, [sp, #28]
 800a8b4:	9d05      	ldr	r5, [sp, #20]
 800a8b6:	9a05      	ldr	r2, [sp, #20]
 800a8b8:	2101      	movs	r1, #1
 800a8ba:	441a      	add	r2, r3
 800a8bc:	4620      	mov	r0, r4
 800a8be:	9205      	str	r2, [sp, #20]
 800a8c0:	4498      	add	r8, r3
 800a8c2:	f000 fb1b 	bl	800aefc <__i2b>
 800a8c6:	4606      	mov	r6, r0
 800a8c8:	2d00      	cmp	r5, #0
 800a8ca:	dd0c      	ble.n	800a8e6 <_dtoa_r+0x72e>
 800a8cc:	f1b8 0f00 	cmp.w	r8, #0
 800a8d0:	dd09      	ble.n	800a8e6 <_dtoa_r+0x72e>
 800a8d2:	4545      	cmp	r5, r8
 800a8d4:	9a05      	ldr	r2, [sp, #20]
 800a8d6:	462b      	mov	r3, r5
 800a8d8:	bfa8      	it	ge
 800a8da:	4643      	movge	r3, r8
 800a8dc:	1ad2      	subs	r2, r2, r3
 800a8de:	9205      	str	r2, [sp, #20]
 800a8e0:	1aed      	subs	r5, r5, r3
 800a8e2:	eba8 0803 	sub.w	r8, r8, r3
 800a8e6:	9b07      	ldr	r3, [sp, #28]
 800a8e8:	b1eb      	cbz	r3, 800a926 <_dtoa_r+0x76e>
 800a8ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d067      	beq.n	800a9c0 <_dtoa_r+0x808>
 800a8f0:	b18f      	cbz	r7, 800a916 <_dtoa_r+0x75e>
 800a8f2:	4631      	mov	r1, r6
 800a8f4:	463a      	mov	r2, r7
 800a8f6:	4620      	mov	r0, r4
 800a8f8:	f000 fba0 	bl	800b03c <__pow5mult>
 800a8fc:	9a04      	ldr	r2, [sp, #16]
 800a8fe:	4601      	mov	r1, r0
 800a900:	4606      	mov	r6, r0
 800a902:	4620      	mov	r0, r4
 800a904:	f000 fb03 	bl	800af0e <__multiply>
 800a908:	9904      	ldr	r1, [sp, #16]
 800a90a:	9008      	str	r0, [sp, #32]
 800a90c:	4620      	mov	r0, r4
 800a90e:	f000 fa55 	bl	800adbc <_Bfree>
 800a912:	9b08      	ldr	r3, [sp, #32]
 800a914:	9304      	str	r3, [sp, #16]
 800a916:	9b07      	ldr	r3, [sp, #28]
 800a918:	1bda      	subs	r2, r3, r7
 800a91a:	d004      	beq.n	800a926 <_dtoa_r+0x76e>
 800a91c:	9904      	ldr	r1, [sp, #16]
 800a91e:	4620      	mov	r0, r4
 800a920:	f000 fb8c 	bl	800b03c <__pow5mult>
 800a924:	9004      	str	r0, [sp, #16]
 800a926:	2101      	movs	r1, #1
 800a928:	4620      	mov	r0, r4
 800a92a:	f000 fae7 	bl	800aefc <__i2b>
 800a92e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a930:	4607      	mov	r7, r0
 800a932:	2b00      	cmp	r3, #0
 800a934:	f000 81d0 	beq.w	800acd8 <_dtoa_r+0xb20>
 800a938:	461a      	mov	r2, r3
 800a93a:	4601      	mov	r1, r0
 800a93c:	4620      	mov	r0, r4
 800a93e:	f000 fb7d 	bl	800b03c <__pow5mult>
 800a942:	9b06      	ldr	r3, [sp, #24]
 800a944:	2b01      	cmp	r3, #1
 800a946:	4607      	mov	r7, r0
 800a948:	dc40      	bgt.n	800a9cc <_dtoa_r+0x814>
 800a94a:	9b00      	ldr	r3, [sp, #0]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d139      	bne.n	800a9c4 <_dtoa_r+0x80c>
 800a950:	9b01      	ldr	r3, [sp, #4]
 800a952:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a956:	2b00      	cmp	r3, #0
 800a958:	d136      	bne.n	800a9c8 <_dtoa_r+0x810>
 800a95a:	9b01      	ldr	r3, [sp, #4]
 800a95c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a960:	0d1b      	lsrs	r3, r3, #20
 800a962:	051b      	lsls	r3, r3, #20
 800a964:	b12b      	cbz	r3, 800a972 <_dtoa_r+0x7ba>
 800a966:	9b05      	ldr	r3, [sp, #20]
 800a968:	3301      	adds	r3, #1
 800a96a:	9305      	str	r3, [sp, #20]
 800a96c:	f108 0801 	add.w	r8, r8, #1
 800a970:	2301      	movs	r3, #1
 800a972:	9307      	str	r3, [sp, #28]
 800a974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a976:	2b00      	cmp	r3, #0
 800a978:	d12a      	bne.n	800a9d0 <_dtoa_r+0x818>
 800a97a:	2001      	movs	r0, #1
 800a97c:	e030      	b.n	800a9e0 <_dtoa_r+0x828>
 800a97e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a980:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a984:	e795      	b.n	800a8b2 <_dtoa_r+0x6fa>
 800a986:	9b07      	ldr	r3, [sp, #28]
 800a988:	f109 37ff 	add.w	r7, r9, #4294967295
 800a98c:	42bb      	cmp	r3, r7
 800a98e:	bfbf      	itttt	lt
 800a990:	9b07      	ldrlt	r3, [sp, #28]
 800a992:	9707      	strlt	r7, [sp, #28]
 800a994:	1afa      	sublt	r2, r7, r3
 800a996:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a998:	bfbb      	ittet	lt
 800a99a:	189b      	addlt	r3, r3, r2
 800a99c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a99e:	1bdf      	subge	r7, r3, r7
 800a9a0:	2700      	movlt	r7, #0
 800a9a2:	f1b9 0f00 	cmp.w	r9, #0
 800a9a6:	bfb5      	itete	lt
 800a9a8:	9b05      	ldrlt	r3, [sp, #20]
 800a9aa:	9d05      	ldrge	r5, [sp, #20]
 800a9ac:	eba3 0509 	sublt.w	r5, r3, r9
 800a9b0:	464b      	movge	r3, r9
 800a9b2:	bfb8      	it	lt
 800a9b4:	2300      	movlt	r3, #0
 800a9b6:	e77e      	b.n	800a8b6 <_dtoa_r+0x6fe>
 800a9b8:	9f07      	ldr	r7, [sp, #28]
 800a9ba:	9d05      	ldr	r5, [sp, #20]
 800a9bc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a9be:	e783      	b.n	800a8c8 <_dtoa_r+0x710>
 800a9c0:	9a07      	ldr	r2, [sp, #28]
 800a9c2:	e7ab      	b.n	800a91c <_dtoa_r+0x764>
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	e7d4      	b.n	800a972 <_dtoa_r+0x7ba>
 800a9c8:	9b00      	ldr	r3, [sp, #0]
 800a9ca:	e7d2      	b.n	800a972 <_dtoa_r+0x7ba>
 800a9cc:	2300      	movs	r3, #0
 800a9ce:	9307      	str	r3, [sp, #28]
 800a9d0:	693b      	ldr	r3, [r7, #16]
 800a9d2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a9d6:	6918      	ldr	r0, [r3, #16]
 800a9d8:	f000 fa42 	bl	800ae60 <__hi0bits>
 800a9dc:	f1c0 0020 	rsb	r0, r0, #32
 800a9e0:	4440      	add	r0, r8
 800a9e2:	f010 001f 	ands.w	r0, r0, #31
 800a9e6:	d047      	beq.n	800aa78 <_dtoa_r+0x8c0>
 800a9e8:	f1c0 0320 	rsb	r3, r0, #32
 800a9ec:	2b04      	cmp	r3, #4
 800a9ee:	dd3b      	ble.n	800aa68 <_dtoa_r+0x8b0>
 800a9f0:	9b05      	ldr	r3, [sp, #20]
 800a9f2:	f1c0 001c 	rsb	r0, r0, #28
 800a9f6:	4403      	add	r3, r0
 800a9f8:	9305      	str	r3, [sp, #20]
 800a9fa:	4405      	add	r5, r0
 800a9fc:	4480      	add	r8, r0
 800a9fe:	9b05      	ldr	r3, [sp, #20]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	dd05      	ble.n	800aa10 <_dtoa_r+0x858>
 800aa04:	461a      	mov	r2, r3
 800aa06:	9904      	ldr	r1, [sp, #16]
 800aa08:	4620      	mov	r0, r4
 800aa0a:	f000 fb65 	bl	800b0d8 <__lshift>
 800aa0e:	9004      	str	r0, [sp, #16]
 800aa10:	f1b8 0f00 	cmp.w	r8, #0
 800aa14:	dd05      	ble.n	800aa22 <_dtoa_r+0x86a>
 800aa16:	4639      	mov	r1, r7
 800aa18:	4642      	mov	r2, r8
 800aa1a:	4620      	mov	r0, r4
 800aa1c:	f000 fb5c 	bl	800b0d8 <__lshift>
 800aa20:	4607      	mov	r7, r0
 800aa22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa24:	b353      	cbz	r3, 800aa7c <_dtoa_r+0x8c4>
 800aa26:	4639      	mov	r1, r7
 800aa28:	9804      	ldr	r0, [sp, #16]
 800aa2a:	f000 fba9 	bl	800b180 <__mcmp>
 800aa2e:	2800      	cmp	r0, #0
 800aa30:	da24      	bge.n	800aa7c <_dtoa_r+0x8c4>
 800aa32:	2300      	movs	r3, #0
 800aa34:	220a      	movs	r2, #10
 800aa36:	9904      	ldr	r1, [sp, #16]
 800aa38:	4620      	mov	r0, r4
 800aa3a:	f000 f9d6 	bl	800adea <__multadd>
 800aa3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa40:	9004      	str	r0, [sp, #16]
 800aa42:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	f000 814d 	beq.w	800ace6 <_dtoa_r+0xb2e>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	4631      	mov	r1, r6
 800aa50:	220a      	movs	r2, #10
 800aa52:	4620      	mov	r0, r4
 800aa54:	f000 f9c9 	bl	800adea <__multadd>
 800aa58:	9b02      	ldr	r3, [sp, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	4606      	mov	r6, r0
 800aa5e:	dc4f      	bgt.n	800ab00 <_dtoa_r+0x948>
 800aa60:	9b06      	ldr	r3, [sp, #24]
 800aa62:	2b02      	cmp	r3, #2
 800aa64:	dd4c      	ble.n	800ab00 <_dtoa_r+0x948>
 800aa66:	e011      	b.n	800aa8c <_dtoa_r+0x8d4>
 800aa68:	d0c9      	beq.n	800a9fe <_dtoa_r+0x846>
 800aa6a:	9a05      	ldr	r2, [sp, #20]
 800aa6c:	331c      	adds	r3, #28
 800aa6e:	441a      	add	r2, r3
 800aa70:	9205      	str	r2, [sp, #20]
 800aa72:	441d      	add	r5, r3
 800aa74:	4498      	add	r8, r3
 800aa76:	e7c2      	b.n	800a9fe <_dtoa_r+0x846>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	e7f6      	b.n	800aa6a <_dtoa_r+0x8b2>
 800aa7c:	f1b9 0f00 	cmp.w	r9, #0
 800aa80:	dc38      	bgt.n	800aaf4 <_dtoa_r+0x93c>
 800aa82:	9b06      	ldr	r3, [sp, #24]
 800aa84:	2b02      	cmp	r3, #2
 800aa86:	dd35      	ble.n	800aaf4 <_dtoa_r+0x93c>
 800aa88:	f8cd 9008 	str.w	r9, [sp, #8]
 800aa8c:	9b02      	ldr	r3, [sp, #8]
 800aa8e:	b963      	cbnz	r3, 800aaaa <_dtoa_r+0x8f2>
 800aa90:	4639      	mov	r1, r7
 800aa92:	2205      	movs	r2, #5
 800aa94:	4620      	mov	r0, r4
 800aa96:	f000 f9a8 	bl	800adea <__multadd>
 800aa9a:	4601      	mov	r1, r0
 800aa9c:	4607      	mov	r7, r0
 800aa9e:	9804      	ldr	r0, [sp, #16]
 800aaa0:	f000 fb6e 	bl	800b180 <__mcmp>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	f73f adcc 	bgt.w	800a642 <_dtoa_r+0x48a>
 800aaaa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aaac:	465d      	mov	r5, fp
 800aaae:	ea6f 0a03 	mvn.w	sl, r3
 800aab2:	f04f 0900 	mov.w	r9, #0
 800aab6:	4639      	mov	r1, r7
 800aab8:	4620      	mov	r0, r4
 800aaba:	f000 f97f 	bl	800adbc <_Bfree>
 800aabe:	2e00      	cmp	r6, #0
 800aac0:	f43f aeb7 	beq.w	800a832 <_dtoa_r+0x67a>
 800aac4:	f1b9 0f00 	cmp.w	r9, #0
 800aac8:	d005      	beq.n	800aad6 <_dtoa_r+0x91e>
 800aaca:	45b1      	cmp	r9, r6
 800aacc:	d003      	beq.n	800aad6 <_dtoa_r+0x91e>
 800aace:	4649      	mov	r1, r9
 800aad0:	4620      	mov	r0, r4
 800aad2:	f000 f973 	bl	800adbc <_Bfree>
 800aad6:	4631      	mov	r1, r6
 800aad8:	4620      	mov	r0, r4
 800aada:	f000 f96f 	bl	800adbc <_Bfree>
 800aade:	e6a8      	b.n	800a832 <_dtoa_r+0x67a>
 800aae0:	2700      	movs	r7, #0
 800aae2:	463e      	mov	r6, r7
 800aae4:	e7e1      	b.n	800aaaa <_dtoa_r+0x8f2>
 800aae6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800aaea:	463e      	mov	r6, r7
 800aaec:	e5a9      	b.n	800a642 <_dtoa_r+0x48a>
 800aaee:	bf00      	nop
 800aaf0:	40240000 	.word	0x40240000
 800aaf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aaf6:	f8cd 9008 	str.w	r9, [sp, #8]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	f000 80fa 	beq.w	800acf4 <_dtoa_r+0xb3c>
 800ab00:	2d00      	cmp	r5, #0
 800ab02:	dd05      	ble.n	800ab10 <_dtoa_r+0x958>
 800ab04:	4631      	mov	r1, r6
 800ab06:	462a      	mov	r2, r5
 800ab08:	4620      	mov	r0, r4
 800ab0a:	f000 fae5 	bl	800b0d8 <__lshift>
 800ab0e:	4606      	mov	r6, r0
 800ab10:	9b07      	ldr	r3, [sp, #28]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d04c      	beq.n	800abb0 <_dtoa_r+0x9f8>
 800ab16:	6871      	ldr	r1, [r6, #4]
 800ab18:	4620      	mov	r0, r4
 800ab1a:	f000 f91b 	bl	800ad54 <_Balloc>
 800ab1e:	6932      	ldr	r2, [r6, #16]
 800ab20:	3202      	adds	r2, #2
 800ab22:	4605      	mov	r5, r0
 800ab24:	0092      	lsls	r2, r2, #2
 800ab26:	f106 010c 	add.w	r1, r6, #12
 800ab2a:	300c      	adds	r0, #12
 800ab2c:	f7fe fe12 	bl	8009754 <memcpy>
 800ab30:	2201      	movs	r2, #1
 800ab32:	4629      	mov	r1, r5
 800ab34:	4620      	mov	r0, r4
 800ab36:	f000 facf 	bl	800b0d8 <__lshift>
 800ab3a:	9b00      	ldr	r3, [sp, #0]
 800ab3c:	f8cd b014 	str.w	fp, [sp, #20]
 800ab40:	f003 0301 	and.w	r3, r3, #1
 800ab44:	46b1      	mov	r9, r6
 800ab46:	9307      	str	r3, [sp, #28]
 800ab48:	4606      	mov	r6, r0
 800ab4a:	4639      	mov	r1, r7
 800ab4c:	9804      	ldr	r0, [sp, #16]
 800ab4e:	f7ff faa5 	bl	800a09c <quorem>
 800ab52:	4649      	mov	r1, r9
 800ab54:	4605      	mov	r5, r0
 800ab56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ab5a:	9804      	ldr	r0, [sp, #16]
 800ab5c:	f000 fb10 	bl	800b180 <__mcmp>
 800ab60:	4632      	mov	r2, r6
 800ab62:	9000      	str	r0, [sp, #0]
 800ab64:	4639      	mov	r1, r7
 800ab66:	4620      	mov	r0, r4
 800ab68:	f000 fb24 	bl	800b1b4 <__mdiff>
 800ab6c:	68c3      	ldr	r3, [r0, #12]
 800ab6e:	4602      	mov	r2, r0
 800ab70:	bb03      	cbnz	r3, 800abb4 <_dtoa_r+0x9fc>
 800ab72:	4601      	mov	r1, r0
 800ab74:	9008      	str	r0, [sp, #32]
 800ab76:	9804      	ldr	r0, [sp, #16]
 800ab78:	f000 fb02 	bl	800b180 <__mcmp>
 800ab7c:	9a08      	ldr	r2, [sp, #32]
 800ab7e:	4603      	mov	r3, r0
 800ab80:	4611      	mov	r1, r2
 800ab82:	4620      	mov	r0, r4
 800ab84:	9308      	str	r3, [sp, #32]
 800ab86:	f000 f919 	bl	800adbc <_Bfree>
 800ab8a:	9b08      	ldr	r3, [sp, #32]
 800ab8c:	b9a3      	cbnz	r3, 800abb8 <_dtoa_r+0xa00>
 800ab8e:	9a06      	ldr	r2, [sp, #24]
 800ab90:	b992      	cbnz	r2, 800abb8 <_dtoa_r+0xa00>
 800ab92:	9a07      	ldr	r2, [sp, #28]
 800ab94:	b982      	cbnz	r2, 800abb8 <_dtoa_r+0xa00>
 800ab96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ab9a:	d029      	beq.n	800abf0 <_dtoa_r+0xa38>
 800ab9c:	9b00      	ldr	r3, [sp, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	dd01      	ble.n	800aba6 <_dtoa_r+0x9ee>
 800aba2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800aba6:	9b05      	ldr	r3, [sp, #20]
 800aba8:	1c5d      	adds	r5, r3, #1
 800abaa:	f883 8000 	strb.w	r8, [r3]
 800abae:	e782      	b.n	800aab6 <_dtoa_r+0x8fe>
 800abb0:	4630      	mov	r0, r6
 800abb2:	e7c2      	b.n	800ab3a <_dtoa_r+0x982>
 800abb4:	2301      	movs	r3, #1
 800abb6:	e7e3      	b.n	800ab80 <_dtoa_r+0x9c8>
 800abb8:	9a00      	ldr	r2, [sp, #0]
 800abba:	2a00      	cmp	r2, #0
 800abbc:	db04      	blt.n	800abc8 <_dtoa_r+0xa10>
 800abbe:	d125      	bne.n	800ac0c <_dtoa_r+0xa54>
 800abc0:	9a06      	ldr	r2, [sp, #24]
 800abc2:	bb1a      	cbnz	r2, 800ac0c <_dtoa_r+0xa54>
 800abc4:	9a07      	ldr	r2, [sp, #28]
 800abc6:	bb0a      	cbnz	r2, 800ac0c <_dtoa_r+0xa54>
 800abc8:	2b00      	cmp	r3, #0
 800abca:	ddec      	ble.n	800aba6 <_dtoa_r+0x9ee>
 800abcc:	2201      	movs	r2, #1
 800abce:	9904      	ldr	r1, [sp, #16]
 800abd0:	4620      	mov	r0, r4
 800abd2:	f000 fa81 	bl	800b0d8 <__lshift>
 800abd6:	4639      	mov	r1, r7
 800abd8:	9004      	str	r0, [sp, #16]
 800abda:	f000 fad1 	bl	800b180 <__mcmp>
 800abde:	2800      	cmp	r0, #0
 800abe0:	dc03      	bgt.n	800abea <_dtoa_r+0xa32>
 800abe2:	d1e0      	bne.n	800aba6 <_dtoa_r+0x9ee>
 800abe4:	f018 0f01 	tst.w	r8, #1
 800abe8:	d0dd      	beq.n	800aba6 <_dtoa_r+0x9ee>
 800abea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800abee:	d1d8      	bne.n	800aba2 <_dtoa_r+0x9ea>
 800abf0:	9b05      	ldr	r3, [sp, #20]
 800abf2:	9a05      	ldr	r2, [sp, #20]
 800abf4:	1c5d      	adds	r5, r3, #1
 800abf6:	2339      	movs	r3, #57	; 0x39
 800abf8:	7013      	strb	r3, [r2, #0]
 800abfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800abfe:	2b39      	cmp	r3, #57	; 0x39
 800ac00:	f105 32ff 	add.w	r2, r5, #4294967295
 800ac04:	d04f      	beq.n	800aca6 <_dtoa_r+0xaee>
 800ac06:	3301      	adds	r3, #1
 800ac08:	7013      	strb	r3, [r2, #0]
 800ac0a:	e754      	b.n	800aab6 <_dtoa_r+0x8fe>
 800ac0c:	9a05      	ldr	r2, [sp, #20]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	f102 0501 	add.w	r5, r2, #1
 800ac14:	dd06      	ble.n	800ac24 <_dtoa_r+0xa6c>
 800ac16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ac1a:	d0e9      	beq.n	800abf0 <_dtoa_r+0xa38>
 800ac1c:	f108 0801 	add.w	r8, r8, #1
 800ac20:	9b05      	ldr	r3, [sp, #20]
 800ac22:	e7c2      	b.n	800abaa <_dtoa_r+0x9f2>
 800ac24:	9a02      	ldr	r2, [sp, #8]
 800ac26:	f805 8c01 	strb.w	r8, [r5, #-1]
 800ac2a:	eba5 030b 	sub.w	r3, r5, fp
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d021      	beq.n	800ac76 <_dtoa_r+0xabe>
 800ac32:	2300      	movs	r3, #0
 800ac34:	220a      	movs	r2, #10
 800ac36:	9904      	ldr	r1, [sp, #16]
 800ac38:	4620      	mov	r0, r4
 800ac3a:	f000 f8d6 	bl	800adea <__multadd>
 800ac3e:	45b1      	cmp	r9, r6
 800ac40:	9004      	str	r0, [sp, #16]
 800ac42:	f04f 0300 	mov.w	r3, #0
 800ac46:	f04f 020a 	mov.w	r2, #10
 800ac4a:	4649      	mov	r1, r9
 800ac4c:	4620      	mov	r0, r4
 800ac4e:	d105      	bne.n	800ac5c <_dtoa_r+0xaa4>
 800ac50:	f000 f8cb 	bl	800adea <__multadd>
 800ac54:	4681      	mov	r9, r0
 800ac56:	4606      	mov	r6, r0
 800ac58:	9505      	str	r5, [sp, #20]
 800ac5a:	e776      	b.n	800ab4a <_dtoa_r+0x992>
 800ac5c:	f000 f8c5 	bl	800adea <__multadd>
 800ac60:	4631      	mov	r1, r6
 800ac62:	4681      	mov	r9, r0
 800ac64:	2300      	movs	r3, #0
 800ac66:	220a      	movs	r2, #10
 800ac68:	4620      	mov	r0, r4
 800ac6a:	f000 f8be 	bl	800adea <__multadd>
 800ac6e:	4606      	mov	r6, r0
 800ac70:	e7f2      	b.n	800ac58 <_dtoa_r+0xaa0>
 800ac72:	f04f 0900 	mov.w	r9, #0
 800ac76:	2201      	movs	r2, #1
 800ac78:	9904      	ldr	r1, [sp, #16]
 800ac7a:	4620      	mov	r0, r4
 800ac7c:	f000 fa2c 	bl	800b0d8 <__lshift>
 800ac80:	4639      	mov	r1, r7
 800ac82:	9004      	str	r0, [sp, #16]
 800ac84:	f000 fa7c 	bl	800b180 <__mcmp>
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	dcb6      	bgt.n	800abfa <_dtoa_r+0xa42>
 800ac8c:	d102      	bne.n	800ac94 <_dtoa_r+0xadc>
 800ac8e:	f018 0f01 	tst.w	r8, #1
 800ac92:	d1b2      	bne.n	800abfa <_dtoa_r+0xa42>
 800ac94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ac98:	2b30      	cmp	r3, #48	; 0x30
 800ac9a:	f105 32ff 	add.w	r2, r5, #4294967295
 800ac9e:	f47f af0a 	bne.w	800aab6 <_dtoa_r+0x8fe>
 800aca2:	4615      	mov	r5, r2
 800aca4:	e7f6      	b.n	800ac94 <_dtoa_r+0xadc>
 800aca6:	4593      	cmp	fp, r2
 800aca8:	d105      	bne.n	800acb6 <_dtoa_r+0xafe>
 800acaa:	2331      	movs	r3, #49	; 0x31
 800acac:	f10a 0a01 	add.w	sl, sl, #1
 800acb0:	f88b 3000 	strb.w	r3, [fp]
 800acb4:	e6ff      	b.n	800aab6 <_dtoa_r+0x8fe>
 800acb6:	4615      	mov	r5, r2
 800acb8:	e79f      	b.n	800abfa <_dtoa_r+0xa42>
 800acba:	f8df b064 	ldr.w	fp, [pc, #100]	; 800ad20 <_dtoa_r+0xb68>
 800acbe:	e007      	b.n	800acd0 <_dtoa_r+0xb18>
 800acc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800acc2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800ad24 <_dtoa_r+0xb6c>
 800acc6:	b11b      	cbz	r3, 800acd0 <_dtoa_r+0xb18>
 800acc8:	f10b 0308 	add.w	r3, fp, #8
 800accc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800acce:	6013      	str	r3, [r2, #0]
 800acd0:	4658      	mov	r0, fp
 800acd2:	b017      	add	sp, #92	; 0x5c
 800acd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acd8:	9b06      	ldr	r3, [sp, #24]
 800acda:	2b01      	cmp	r3, #1
 800acdc:	f77f ae35 	ble.w	800a94a <_dtoa_r+0x792>
 800ace0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ace2:	9307      	str	r3, [sp, #28]
 800ace4:	e649      	b.n	800a97a <_dtoa_r+0x7c2>
 800ace6:	9b02      	ldr	r3, [sp, #8]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	dc03      	bgt.n	800acf4 <_dtoa_r+0xb3c>
 800acec:	9b06      	ldr	r3, [sp, #24]
 800acee:	2b02      	cmp	r3, #2
 800acf0:	f73f aecc 	bgt.w	800aa8c <_dtoa_r+0x8d4>
 800acf4:	465d      	mov	r5, fp
 800acf6:	4639      	mov	r1, r7
 800acf8:	9804      	ldr	r0, [sp, #16]
 800acfa:	f7ff f9cf 	bl	800a09c <quorem>
 800acfe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ad02:	f805 8b01 	strb.w	r8, [r5], #1
 800ad06:	9a02      	ldr	r2, [sp, #8]
 800ad08:	eba5 030b 	sub.w	r3, r5, fp
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	ddb0      	ble.n	800ac72 <_dtoa_r+0xaba>
 800ad10:	2300      	movs	r3, #0
 800ad12:	220a      	movs	r2, #10
 800ad14:	9904      	ldr	r1, [sp, #16]
 800ad16:	4620      	mov	r0, r4
 800ad18:	f000 f867 	bl	800adea <__multadd>
 800ad1c:	9004      	str	r0, [sp, #16]
 800ad1e:	e7ea      	b.n	800acf6 <_dtoa_r+0xb3e>
 800ad20:	0800b97c 	.word	0x0800b97c
 800ad24:	0800b9a0 	.word	0x0800b9a0

0800ad28 <_localeconv_r>:
 800ad28:	4b04      	ldr	r3, [pc, #16]	; (800ad3c <_localeconv_r+0x14>)
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	6a18      	ldr	r0, [r3, #32]
 800ad2e:	4b04      	ldr	r3, [pc, #16]	; (800ad40 <_localeconv_r+0x18>)
 800ad30:	2800      	cmp	r0, #0
 800ad32:	bf08      	it	eq
 800ad34:	4618      	moveq	r0, r3
 800ad36:	30f0      	adds	r0, #240	; 0xf0
 800ad38:	4770      	bx	lr
 800ad3a:	bf00      	nop
 800ad3c:	2000000c 	.word	0x2000000c
 800ad40:	20000070 	.word	0x20000070

0800ad44 <malloc>:
 800ad44:	4b02      	ldr	r3, [pc, #8]	; (800ad50 <malloc+0xc>)
 800ad46:	4601      	mov	r1, r0
 800ad48:	6818      	ldr	r0, [r3, #0]
 800ad4a:	f000 bb3b 	b.w	800b3c4 <_malloc_r>
 800ad4e:	bf00      	nop
 800ad50:	2000000c 	.word	0x2000000c

0800ad54 <_Balloc>:
 800ad54:	b570      	push	{r4, r5, r6, lr}
 800ad56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ad58:	4604      	mov	r4, r0
 800ad5a:	460e      	mov	r6, r1
 800ad5c:	b93d      	cbnz	r5, 800ad6e <_Balloc+0x1a>
 800ad5e:	2010      	movs	r0, #16
 800ad60:	f7ff fff0 	bl	800ad44 <malloc>
 800ad64:	6260      	str	r0, [r4, #36]	; 0x24
 800ad66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ad6a:	6005      	str	r5, [r0, #0]
 800ad6c:	60c5      	str	r5, [r0, #12]
 800ad6e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ad70:	68eb      	ldr	r3, [r5, #12]
 800ad72:	b183      	cbz	r3, 800ad96 <_Balloc+0x42>
 800ad74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ad76:	68db      	ldr	r3, [r3, #12]
 800ad78:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800ad7c:	b9b8      	cbnz	r0, 800adae <_Balloc+0x5a>
 800ad7e:	2101      	movs	r1, #1
 800ad80:	fa01 f506 	lsl.w	r5, r1, r6
 800ad84:	1d6a      	adds	r2, r5, #5
 800ad86:	0092      	lsls	r2, r2, #2
 800ad88:	4620      	mov	r0, r4
 800ad8a:	f000 fabf 	bl	800b30c <_calloc_r>
 800ad8e:	b160      	cbz	r0, 800adaa <_Balloc+0x56>
 800ad90:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800ad94:	e00e      	b.n	800adb4 <_Balloc+0x60>
 800ad96:	2221      	movs	r2, #33	; 0x21
 800ad98:	2104      	movs	r1, #4
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	f000 fab6 	bl	800b30c <_calloc_r>
 800ada0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ada2:	60e8      	str	r0, [r5, #12]
 800ada4:	68db      	ldr	r3, [r3, #12]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d1e4      	bne.n	800ad74 <_Balloc+0x20>
 800adaa:	2000      	movs	r0, #0
 800adac:	bd70      	pop	{r4, r5, r6, pc}
 800adae:	6802      	ldr	r2, [r0, #0]
 800adb0:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800adb4:	2300      	movs	r3, #0
 800adb6:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800adba:	e7f7      	b.n	800adac <_Balloc+0x58>

0800adbc <_Bfree>:
 800adbc:	b570      	push	{r4, r5, r6, lr}
 800adbe:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800adc0:	4606      	mov	r6, r0
 800adc2:	460d      	mov	r5, r1
 800adc4:	b93c      	cbnz	r4, 800add6 <_Bfree+0x1a>
 800adc6:	2010      	movs	r0, #16
 800adc8:	f7ff ffbc 	bl	800ad44 <malloc>
 800adcc:	6270      	str	r0, [r6, #36]	; 0x24
 800adce:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800add2:	6004      	str	r4, [r0, #0]
 800add4:	60c4      	str	r4, [r0, #12]
 800add6:	b13d      	cbz	r5, 800ade8 <_Bfree+0x2c>
 800add8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800adda:	686a      	ldr	r2, [r5, #4]
 800addc:	68db      	ldr	r3, [r3, #12]
 800adde:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ade2:	6029      	str	r1, [r5, #0]
 800ade4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ade8:	bd70      	pop	{r4, r5, r6, pc}

0800adea <__multadd>:
 800adea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adee:	690d      	ldr	r5, [r1, #16]
 800adf0:	461f      	mov	r7, r3
 800adf2:	4606      	mov	r6, r0
 800adf4:	460c      	mov	r4, r1
 800adf6:	f101 0c14 	add.w	ip, r1, #20
 800adfa:	2300      	movs	r3, #0
 800adfc:	f8dc 0000 	ldr.w	r0, [ip]
 800ae00:	b281      	uxth	r1, r0
 800ae02:	fb02 7101 	mla	r1, r2, r1, r7
 800ae06:	0c0f      	lsrs	r7, r1, #16
 800ae08:	0c00      	lsrs	r0, r0, #16
 800ae0a:	fb02 7000 	mla	r0, r2, r0, r7
 800ae0e:	b289      	uxth	r1, r1
 800ae10:	3301      	adds	r3, #1
 800ae12:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ae16:	429d      	cmp	r5, r3
 800ae18:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ae1c:	f84c 1b04 	str.w	r1, [ip], #4
 800ae20:	dcec      	bgt.n	800adfc <__multadd+0x12>
 800ae22:	b1d7      	cbz	r7, 800ae5a <__multadd+0x70>
 800ae24:	68a3      	ldr	r3, [r4, #8]
 800ae26:	42ab      	cmp	r3, r5
 800ae28:	dc12      	bgt.n	800ae50 <__multadd+0x66>
 800ae2a:	6861      	ldr	r1, [r4, #4]
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	3101      	adds	r1, #1
 800ae30:	f7ff ff90 	bl	800ad54 <_Balloc>
 800ae34:	6922      	ldr	r2, [r4, #16]
 800ae36:	3202      	adds	r2, #2
 800ae38:	f104 010c 	add.w	r1, r4, #12
 800ae3c:	4680      	mov	r8, r0
 800ae3e:	0092      	lsls	r2, r2, #2
 800ae40:	300c      	adds	r0, #12
 800ae42:	f7fe fc87 	bl	8009754 <memcpy>
 800ae46:	4621      	mov	r1, r4
 800ae48:	4630      	mov	r0, r6
 800ae4a:	f7ff ffb7 	bl	800adbc <_Bfree>
 800ae4e:	4644      	mov	r4, r8
 800ae50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ae54:	3501      	adds	r5, #1
 800ae56:	615f      	str	r7, [r3, #20]
 800ae58:	6125      	str	r5, [r4, #16]
 800ae5a:	4620      	mov	r0, r4
 800ae5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ae60 <__hi0bits>:
 800ae60:	0c02      	lsrs	r2, r0, #16
 800ae62:	0412      	lsls	r2, r2, #16
 800ae64:	4603      	mov	r3, r0
 800ae66:	b9b2      	cbnz	r2, 800ae96 <__hi0bits+0x36>
 800ae68:	0403      	lsls	r3, r0, #16
 800ae6a:	2010      	movs	r0, #16
 800ae6c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ae70:	bf04      	itt	eq
 800ae72:	021b      	lsleq	r3, r3, #8
 800ae74:	3008      	addeq	r0, #8
 800ae76:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ae7a:	bf04      	itt	eq
 800ae7c:	011b      	lsleq	r3, r3, #4
 800ae7e:	3004      	addeq	r0, #4
 800ae80:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ae84:	bf04      	itt	eq
 800ae86:	009b      	lsleq	r3, r3, #2
 800ae88:	3002      	addeq	r0, #2
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	db06      	blt.n	800ae9c <__hi0bits+0x3c>
 800ae8e:	005b      	lsls	r3, r3, #1
 800ae90:	d503      	bpl.n	800ae9a <__hi0bits+0x3a>
 800ae92:	3001      	adds	r0, #1
 800ae94:	4770      	bx	lr
 800ae96:	2000      	movs	r0, #0
 800ae98:	e7e8      	b.n	800ae6c <__hi0bits+0xc>
 800ae9a:	2020      	movs	r0, #32
 800ae9c:	4770      	bx	lr

0800ae9e <__lo0bits>:
 800ae9e:	6803      	ldr	r3, [r0, #0]
 800aea0:	f013 0207 	ands.w	r2, r3, #7
 800aea4:	4601      	mov	r1, r0
 800aea6:	d00b      	beq.n	800aec0 <__lo0bits+0x22>
 800aea8:	07da      	lsls	r2, r3, #31
 800aeaa:	d423      	bmi.n	800aef4 <__lo0bits+0x56>
 800aeac:	0798      	lsls	r0, r3, #30
 800aeae:	bf49      	itett	mi
 800aeb0:	085b      	lsrmi	r3, r3, #1
 800aeb2:	089b      	lsrpl	r3, r3, #2
 800aeb4:	2001      	movmi	r0, #1
 800aeb6:	600b      	strmi	r3, [r1, #0]
 800aeb8:	bf5c      	itt	pl
 800aeba:	600b      	strpl	r3, [r1, #0]
 800aebc:	2002      	movpl	r0, #2
 800aebe:	4770      	bx	lr
 800aec0:	b298      	uxth	r0, r3
 800aec2:	b9a8      	cbnz	r0, 800aef0 <__lo0bits+0x52>
 800aec4:	0c1b      	lsrs	r3, r3, #16
 800aec6:	2010      	movs	r0, #16
 800aec8:	f013 0fff 	tst.w	r3, #255	; 0xff
 800aecc:	bf04      	itt	eq
 800aece:	0a1b      	lsreq	r3, r3, #8
 800aed0:	3008      	addeq	r0, #8
 800aed2:	071a      	lsls	r2, r3, #28
 800aed4:	bf04      	itt	eq
 800aed6:	091b      	lsreq	r3, r3, #4
 800aed8:	3004      	addeq	r0, #4
 800aeda:	079a      	lsls	r2, r3, #30
 800aedc:	bf04      	itt	eq
 800aede:	089b      	lsreq	r3, r3, #2
 800aee0:	3002      	addeq	r0, #2
 800aee2:	07da      	lsls	r2, r3, #31
 800aee4:	d402      	bmi.n	800aeec <__lo0bits+0x4e>
 800aee6:	085b      	lsrs	r3, r3, #1
 800aee8:	d006      	beq.n	800aef8 <__lo0bits+0x5a>
 800aeea:	3001      	adds	r0, #1
 800aeec:	600b      	str	r3, [r1, #0]
 800aeee:	4770      	bx	lr
 800aef0:	4610      	mov	r0, r2
 800aef2:	e7e9      	b.n	800aec8 <__lo0bits+0x2a>
 800aef4:	2000      	movs	r0, #0
 800aef6:	4770      	bx	lr
 800aef8:	2020      	movs	r0, #32
 800aefa:	4770      	bx	lr

0800aefc <__i2b>:
 800aefc:	b510      	push	{r4, lr}
 800aefe:	460c      	mov	r4, r1
 800af00:	2101      	movs	r1, #1
 800af02:	f7ff ff27 	bl	800ad54 <_Balloc>
 800af06:	2201      	movs	r2, #1
 800af08:	6144      	str	r4, [r0, #20]
 800af0a:	6102      	str	r2, [r0, #16]
 800af0c:	bd10      	pop	{r4, pc}

0800af0e <__multiply>:
 800af0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af12:	4614      	mov	r4, r2
 800af14:	690a      	ldr	r2, [r1, #16]
 800af16:	6923      	ldr	r3, [r4, #16]
 800af18:	429a      	cmp	r2, r3
 800af1a:	bfb8      	it	lt
 800af1c:	460b      	movlt	r3, r1
 800af1e:	4688      	mov	r8, r1
 800af20:	bfbc      	itt	lt
 800af22:	46a0      	movlt	r8, r4
 800af24:	461c      	movlt	r4, r3
 800af26:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800af2a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800af2e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af32:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800af36:	eb07 0609 	add.w	r6, r7, r9
 800af3a:	42b3      	cmp	r3, r6
 800af3c:	bfb8      	it	lt
 800af3e:	3101      	addlt	r1, #1
 800af40:	f7ff ff08 	bl	800ad54 <_Balloc>
 800af44:	f100 0514 	add.w	r5, r0, #20
 800af48:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800af4c:	462b      	mov	r3, r5
 800af4e:	2200      	movs	r2, #0
 800af50:	4573      	cmp	r3, lr
 800af52:	d316      	bcc.n	800af82 <__multiply+0x74>
 800af54:	f104 0214 	add.w	r2, r4, #20
 800af58:	f108 0114 	add.w	r1, r8, #20
 800af5c:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800af60:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800af64:	9300      	str	r3, [sp, #0]
 800af66:	9b00      	ldr	r3, [sp, #0]
 800af68:	9201      	str	r2, [sp, #4]
 800af6a:	4293      	cmp	r3, r2
 800af6c:	d80c      	bhi.n	800af88 <__multiply+0x7a>
 800af6e:	2e00      	cmp	r6, #0
 800af70:	dd03      	ble.n	800af7a <__multiply+0x6c>
 800af72:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800af76:	2b00      	cmp	r3, #0
 800af78:	d05d      	beq.n	800b036 <__multiply+0x128>
 800af7a:	6106      	str	r6, [r0, #16]
 800af7c:	b003      	add	sp, #12
 800af7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af82:	f843 2b04 	str.w	r2, [r3], #4
 800af86:	e7e3      	b.n	800af50 <__multiply+0x42>
 800af88:	f8b2 b000 	ldrh.w	fp, [r2]
 800af8c:	f1bb 0f00 	cmp.w	fp, #0
 800af90:	d023      	beq.n	800afda <__multiply+0xcc>
 800af92:	4689      	mov	r9, r1
 800af94:	46ac      	mov	ip, r5
 800af96:	f04f 0800 	mov.w	r8, #0
 800af9a:	f859 4b04 	ldr.w	r4, [r9], #4
 800af9e:	f8dc a000 	ldr.w	sl, [ip]
 800afa2:	b2a3      	uxth	r3, r4
 800afa4:	fa1f fa8a 	uxth.w	sl, sl
 800afa8:	fb0b a303 	mla	r3, fp, r3, sl
 800afac:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800afb0:	f8dc 4000 	ldr.w	r4, [ip]
 800afb4:	4443      	add	r3, r8
 800afb6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800afba:	fb0b 840a 	mla	r4, fp, sl, r8
 800afbe:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800afc2:	46e2      	mov	sl, ip
 800afc4:	b29b      	uxth	r3, r3
 800afc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800afca:	454f      	cmp	r7, r9
 800afcc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800afd0:	f84a 3b04 	str.w	r3, [sl], #4
 800afd4:	d82b      	bhi.n	800b02e <__multiply+0x120>
 800afd6:	f8cc 8004 	str.w	r8, [ip, #4]
 800afda:	9b01      	ldr	r3, [sp, #4]
 800afdc:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800afe0:	3204      	adds	r2, #4
 800afe2:	f1ba 0f00 	cmp.w	sl, #0
 800afe6:	d020      	beq.n	800b02a <__multiply+0x11c>
 800afe8:	682b      	ldr	r3, [r5, #0]
 800afea:	4689      	mov	r9, r1
 800afec:	46a8      	mov	r8, r5
 800afee:	f04f 0b00 	mov.w	fp, #0
 800aff2:	f8b9 c000 	ldrh.w	ip, [r9]
 800aff6:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800affa:	fb0a 440c 	mla	r4, sl, ip, r4
 800affe:	445c      	add	r4, fp
 800b000:	46c4      	mov	ip, r8
 800b002:	b29b      	uxth	r3, r3
 800b004:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b008:	f84c 3b04 	str.w	r3, [ip], #4
 800b00c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b010:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b014:	0c1b      	lsrs	r3, r3, #16
 800b016:	fb0a b303 	mla	r3, sl, r3, fp
 800b01a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b01e:	454f      	cmp	r7, r9
 800b020:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b024:	d805      	bhi.n	800b032 <__multiply+0x124>
 800b026:	f8c8 3004 	str.w	r3, [r8, #4]
 800b02a:	3504      	adds	r5, #4
 800b02c:	e79b      	b.n	800af66 <__multiply+0x58>
 800b02e:	46d4      	mov	ip, sl
 800b030:	e7b3      	b.n	800af9a <__multiply+0x8c>
 800b032:	46e0      	mov	r8, ip
 800b034:	e7dd      	b.n	800aff2 <__multiply+0xe4>
 800b036:	3e01      	subs	r6, #1
 800b038:	e799      	b.n	800af6e <__multiply+0x60>
	...

0800b03c <__pow5mult>:
 800b03c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b040:	4615      	mov	r5, r2
 800b042:	f012 0203 	ands.w	r2, r2, #3
 800b046:	4606      	mov	r6, r0
 800b048:	460f      	mov	r7, r1
 800b04a:	d007      	beq.n	800b05c <__pow5mult+0x20>
 800b04c:	3a01      	subs	r2, #1
 800b04e:	4c21      	ldr	r4, [pc, #132]	; (800b0d4 <__pow5mult+0x98>)
 800b050:	2300      	movs	r3, #0
 800b052:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b056:	f7ff fec8 	bl	800adea <__multadd>
 800b05a:	4607      	mov	r7, r0
 800b05c:	10ad      	asrs	r5, r5, #2
 800b05e:	d035      	beq.n	800b0cc <__pow5mult+0x90>
 800b060:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b062:	b93c      	cbnz	r4, 800b074 <__pow5mult+0x38>
 800b064:	2010      	movs	r0, #16
 800b066:	f7ff fe6d 	bl	800ad44 <malloc>
 800b06a:	6270      	str	r0, [r6, #36]	; 0x24
 800b06c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b070:	6004      	str	r4, [r0, #0]
 800b072:	60c4      	str	r4, [r0, #12]
 800b074:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b078:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b07c:	b94c      	cbnz	r4, 800b092 <__pow5mult+0x56>
 800b07e:	f240 2171 	movw	r1, #625	; 0x271
 800b082:	4630      	mov	r0, r6
 800b084:	f7ff ff3a 	bl	800aefc <__i2b>
 800b088:	2300      	movs	r3, #0
 800b08a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b08e:	4604      	mov	r4, r0
 800b090:	6003      	str	r3, [r0, #0]
 800b092:	f04f 0800 	mov.w	r8, #0
 800b096:	07eb      	lsls	r3, r5, #31
 800b098:	d50a      	bpl.n	800b0b0 <__pow5mult+0x74>
 800b09a:	4639      	mov	r1, r7
 800b09c:	4622      	mov	r2, r4
 800b09e:	4630      	mov	r0, r6
 800b0a0:	f7ff ff35 	bl	800af0e <__multiply>
 800b0a4:	4639      	mov	r1, r7
 800b0a6:	4681      	mov	r9, r0
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	f7ff fe87 	bl	800adbc <_Bfree>
 800b0ae:	464f      	mov	r7, r9
 800b0b0:	106d      	asrs	r5, r5, #1
 800b0b2:	d00b      	beq.n	800b0cc <__pow5mult+0x90>
 800b0b4:	6820      	ldr	r0, [r4, #0]
 800b0b6:	b938      	cbnz	r0, 800b0c8 <__pow5mult+0x8c>
 800b0b8:	4622      	mov	r2, r4
 800b0ba:	4621      	mov	r1, r4
 800b0bc:	4630      	mov	r0, r6
 800b0be:	f7ff ff26 	bl	800af0e <__multiply>
 800b0c2:	6020      	str	r0, [r4, #0]
 800b0c4:	f8c0 8000 	str.w	r8, [r0]
 800b0c8:	4604      	mov	r4, r0
 800b0ca:	e7e4      	b.n	800b096 <__pow5mult+0x5a>
 800b0cc:	4638      	mov	r0, r7
 800b0ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0d2:	bf00      	nop
 800b0d4:	0800baa0 	.word	0x0800baa0

0800b0d8 <__lshift>:
 800b0d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b0dc:	460c      	mov	r4, r1
 800b0de:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b0e2:	6923      	ldr	r3, [r4, #16]
 800b0e4:	6849      	ldr	r1, [r1, #4]
 800b0e6:	eb0a 0903 	add.w	r9, sl, r3
 800b0ea:	68a3      	ldr	r3, [r4, #8]
 800b0ec:	4607      	mov	r7, r0
 800b0ee:	4616      	mov	r6, r2
 800b0f0:	f109 0501 	add.w	r5, r9, #1
 800b0f4:	42ab      	cmp	r3, r5
 800b0f6:	db32      	blt.n	800b15e <__lshift+0x86>
 800b0f8:	4638      	mov	r0, r7
 800b0fa:	f7ff fe2b 	bl	800ad54 <_Balloc>
 800b0fe:	2300      	movs	r3, #0
 800b100:	4680      	mov	r8, r0
 800b102:	f100 0114 	add.w	r1, r0, #20
 800b106:	461a      	mov	r2, r3
 800b108:	4553      	cmp	r3, sl
 800b10a:	db2b      	blt.n	800b164 <__lshift+0x8c>
 800b10c:	6920      	ldr	r0, [r4, #16]
 800b10e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b112:	f104 0314 	add.w	r3, r4, #20
 800b116:	f016 021f 	ands.w	r2, r6, #31
 800b11a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b11e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b122:	d025      	beq.n	800b170 <__lshift+0x98>
 800b124:	f1c2 0e20 	rsb	lr, r2, #32
 800b128:	2000      	movs	r0, #0
 800b12a:	681e      	ldr	r6, [r3, #0]
 800b12c:	468a      	mov	sl, r1
 800b12e:	4096      	lsls	r6, r2
 800b130:	4330      	orrs	r0, r6
 800b132:	f84a 0b04 	str.w	r0, [sl], #4
 800b136:	f853 0b04 	ldr.w	r0, [r3], #4
 800b13a:	459c      	cmp	ip, r3
 800b13c:	fa20 f00e 	lsr.w	r0, r0, lr
 800b140:	d814      	bhi.n	800b16c <__lshift+0x94>
 800b142:	6048      	str	r0, [r1, #4]
 800b144:	b108      	cbz	r0, 800b14a <__lshift+0x72>
 800b146:	f109 0502 	add.w	r5, r9, #2
 800b14a:	3d01      	subs	r5, #1
 800b14c:	4638      	mov	r0, r7
 800b14e:	f8c8 5010 	str.w	r5, [r8, #16]
 800b152:	4621      	mov	r1, r4
 800b154:	f7ff fe32 	bl	800adbc <_Bfree>
 800b158:	4640      	mov	r0, r8
 800b15a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b15e:	3101      	adds	r1, #1
 800b160:	005b      	lsls	r3, r3, #1
 800b162:	e7c7      	b.n	800b0f4 <__lshift+0x1c>
 800b164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b168:	3301      	adds	r3, #1
 800b16a:	e7cd      	b.n	800b108 <__lshift+0x30>
 800b16c:	4651      	mov	r1, sl
 800b16e:	e7dc      	b.n	800b12a <__lshift+0x52>
 800b170:	3904      	subs	r1, #4
 800b172:	f853 2b04 	ldr.w	r2, [r3], #4
 800b176:	f841 2f04 	str.w	r2, [r1, #4]!
 800b17a:	459c      	cmp	ip, r3
 800b17c:	d8f9      	bhi.n	800b172 <__lshift+0x9a>
 800b17e:	e7e4      	b.n	800b14a <__lshift+0x72>

0800b180 <__mcmp>:
 800b180:	6903      	ldr	r3, [r0, #16]
 800b182:	690a      	ldr	r2, [r1, #16]
 800b184:	1a9b      	subs	r3, r3, r2
 800b186:	b530      	push	{r4, r5, lr}
 800b188:	d10c      	bne.n	800b1a4 <__mcmp+0x24>
 800b18a:	0092      	lsls	r2, r2, #2
 800b18c:	3014      	adds	r0, #20
 800b18e:	3114      	adds	r1, #20
 800b190:	1884      	adds	r4, r0, r2
 800b192:	4411      	add	r1, r2
 800b194:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b198:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b19c:	4295      	cmp	r5, r2
 800b19e:	d003      	beq.n	800b1a8 <__mcmp+0x28>
 800b1a0:	d305      	bcc.n	800b1ae <__mcmp+0x2e>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	bd30      	pop	{r4, r5, pc}
 800b1a8:	42a0      	cmp	r0, r4
 800b1aa:	d3f3      	bcc.n	800b194 <__mcmp+0x14>
 800b1ac:	e7fa      	b.n	800b1a4 <__mcmp+0x24>
 800b1ae:	f04f 33ff 	mov.w	r3, #4294967295
 800b1b2:	e7f7      	b.n	800b1a4 <__mcmp+0x24>

0800b1b4 <__mdiff>:
 800b1b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	4607      	mov	r7, r0
 800b1bc:	4611      	mov	r1, r2
 800b1be:	4628      	mov	r0, r5
 800b1c0:	4614      	mov	r4, r2
 800b1c2:	f7ff ffdd 	bl	800b180 <__mcmp>
 800b1c6:	1e06      	subs	r6, r0, #0
 800b1c8:	d108      	bne.n	800b1dc <__mdiff+0x28>
 800b1ca:	4631      	mov	r1, r6
 800b1cc:	4638      	mov	r0, r7
 800b1ce:	f7ff fdc1 	bl	800ad54 <_Balloc>
 800b1d2:	2301      	movs	r3, #1
 800b1d4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1dc:	bfa4      	itt	ge
 800b1de:	4623      	movge	r3, r4
 800b1e0:	462c      	movge	r4, r5
 800b1e2:	4638      	mov	r0, r7
 800b1e4:	6861      	ldr	r1, [r4, #4]
 800b1e6:	bfa6      	itte	ge
 800b1e8:	461d      	movge	r5, r3
 800b1ea:	2600      	movge	r6, #0
 800b1ec:	2601      	movlt	r6, #1
 800b1ee:	f7ff fdb1 	bl	800ad54 <_Balloc>
 800b1f2:	692b      	ldr	r3, [r5, #16]
 800b1f4:	60c6      	str	r6, [r0, #12]
 800b1f6:	6926      	ldr	r6, [r4, #16]
 800b1f8:	f105 0914 	add.w	r9, r5, #20
 800b1fc:	f104 0214 	add.w	r2, r4, #20
 800b200:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b204:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b208:	f100 0514 	add.w	r5, r0, #20
 800b20c:	f04f 0e00 	mov.w	lr, #0
 800b210:	f852 ab04 	ldr.w	sl, [r2], #4
 800b214:	f859 4b04 	ldr.w	r4, [r9], #4
 800b218:	fa1e f18a 	uxtah	r1, lr, sl
 800b21c:	b2a3      	uxth	r3, r4
 800b21e:	1ac9      	subs	r1, r1, r3
 800b220:	0c23      	lsrs	r3, r4, #16
 800b222:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b226:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b22a:	b289      	uxth	r1, r1
 800b22c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b230:	45c8      	cmp	r8, r9
 800b232:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b236:	4694      	mov	ip, r2
 800b238:	f845 3b04 	str.w	r3, [r5], #4
 800b23c:	d8e8      	bhi.n	800b210 <__mdiff+0x5c>
 800b23e:	45bc      	cmp	ip, r7
 800b240:	d304      	bcc.n	800b24c <__mdiff+0x98>
 800b242:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b246:	b183      	cbz	r3, 800b26a <__mdiff+0xb6>
 800b248:	6106      	str	r6, [r0, #16]
 800b24a:	e7c5      	b.n	800b1d8 <__mdiff+0x24>
 800b24c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b250:	fa1e f381 	uxtah	r3, lr, r1
 800b254:	141a      	asrs	r2, r3, #16
 800b256:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b25a:	b29b      	uxth	r3, r3
 800b25c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b260:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b264:	f845 3b04 	str.w	r3, [r5], #4
 800b268:	e7e9      	b.n	800b23e <__mdiff+0x8a>
 800b26a:	3e01      	subs	r6, #1
 800b26c:	e7e9      	b.n	800b242 <__mdiff+0x8e>

0800b26e <__d2b>:
 800b26e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b272:	460e      	mov	r6, r1
 800b274:	2101      	movs	r1, #1
 800b276:	ec59 8b10 	vmov	r8, r9, d0
 800b27a:	4615      	mov	r5, r2
 800b27c:	f7ff fd6a 	bl	800ad54 <_Balloc>
 800b280:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b284:	4607      	mov	r7, r0
 800b286:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b28a:	bb34      	cbnz	r4, 800b2da <__d2b+0x6c>
 800b28c:	9301      	str	r3, [sp, #4]
 800b28e:	f1b8 0300 	subs.w	r3, r8, #0
 800b292:	d027      	beq.n	800b2e4 <__d2b+0x76>
 800b294:	a802      	add	r0, sp, #8
 800b296:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b29a:	f7ff fe00 	bl	800ae9e <__lo0bits>
 800b29e:	9900      	ldr	r1, [sp, #0]
 800b2a0:	b1f0      	cbz	r0, 800b2e0 <__d2b+0x72>
 800b2a2:	9a01      	ldr	r2, [sp, #4]
 800b2a4:	f1c0 0320 	rsb	r3, r0, #32
 800b2a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b2ac:	430b      	orrs	r3, r1
 800b2ae:	40c2      	lsrs	r2, r0
 800b2b0:	617b      	str	r3, [r7, #20]
 800b2b2:	9201      	str	r2, [sp, #4]
 800b2b4:	9b01      	ldr	r3, [sp, #4]
 800b2b6:	61bb      	str	r3, [r7, #24]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	bf14      	ite	ne
 800b2bc:	2102      	movne	r1, #2
 800b2be:	2101      	moveq	r1, #1
 800b2c0:	6139      	str	r1, [r7, #16]
 800b2c2:	b1c4      	cbz	r4, 800b2f6 <__d2b+0x88>
 800b2c4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b2c8:	4404      	add	r4, r0
 800b2ca:	6034      	str	r4, [r6, #0]
 800b2cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b2d0:	6028      	str	r0, [r5, #0]
 800b2d2:	4638      	mov	r0, r7
 800b2d4:	b003      	add	sp, #12
 800b2d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b2da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b2de:	e7d5      	b.n	800b28c <__d2b+0x1e>
 800b2e0:	6179      	str	r1, [r7, #20]
 800b2e2:	e7e7      	b.n	800b2b4 <__d2b+0x46>
 800b2e4:	a801      	add	r0, sp, #4
 800b2e6:	f7ff fdda 	bl	800ae9e <__lo0bits>
 800b2ea:	9b01      	ldr	r3, [sp, #4]
 800b2ec:	617b      	str	r3, [r7, #20]
 800b2ee:	2101      	movs	r1, #1
 800b2f0:	6139      	str	r1, [r7, #16]
 800b2f2:	3020      	adds	r0, #32
 800b2f4:	e7e5      	b.n	800b2c2 <__d2b+0x54>
 800b2f6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b2fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b2fe:	6030      	str	r0, [r6, #0]
 800b300:	6918      	ldr	r0, [r3, #16]
 800b302:	f7ff fdad 	bl	800ae60 <__hi0bits>
 800b306:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b30a:	e7e1      	b.n	800b2d0 <__d2b+0x62>

0800b30c <_calloc_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	fb02 f401 	mul.w	r4, r2, r1
 800b312:	4621      	mov	r1, r4
 800b314:	f000 f856 	bl	800b3c4 <_malloc_r>
 800b318:	4605      	mov	r5, r0
 800b31a:	b118      	cbz	r0, 800b324 <_calloc_r+0x18>
 800b31c:	4622      	mov	r2, r4
 800b31e:	2100      	movs	r1, #0
 800b320:	f7fe fa23 	bl	800976a <memset>
 800b324:	4628      	mov	r0, r5
 800b326:	bd38      	pop	{r3, r4, r5, pc}

0800b328 <_free_r>:
 800b328:	b538      	push	{r3, r4, r5, lr}
 800b32a:	4605      	mov	r5, r0
 800b32c:	2900      	cmp	r1, #0
 800b32e:	d045      	beq.n	800b3bc <_free_r+0x94>
 800b330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b334:	1f0c      	subs	r4, r1, #4
 800b336:	2b00      	cmp	r3, #0
 800b338:	bfb8      	it	lt
 800b33a:	18e4      	addlt	r4, r4, r3
 800b33c:	f000 fa29 	bl	800b792 <__malloc_lock>
 800b340:	4a1f      	ldr	r2, [pc, #124]	; (800b3c0 <_free_r+0x98>)
 800b342:	6813      	ldr	r3, [r2, #0]
 800b344:	4610      	mov	r0, r2
 800b346:	b933      	cbnz	r3, 800b356 <_free_r+0x2e>
 800b348:	6063      	str	r3, [r4, #4]
 800b34a:	6014      	str	r4, [r2, #0]
 800b34c:	4628      	mov	r0, r5
 800b34e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b352:	f000 ba1f 	b.w	800b794 <__malloc_unlock>
 800b356:	42a3      	cmp	r3, r4
 800b358:	d90c      	bls.n	800b374 <_free_r+0x4c>
 800b35a:	6821      	ldr	r1, [r4, #0]
 800b35c:	1862      	adds	r2, r4, r1
 800b35e:	4293      	cmp	r3, r2
 800b360:	bf04      	itt	eq
 800b362:	681a      	ldreq	r2, [r3, #0]
 800b364:	685b      	ldreq	r3, [r3, #4]
 800b366:	6063      	str	r3, [r4, #4]
 800b368:	bf04      	itt	eq
 800b36a:	1852      	addeq	r2, r2, r1
 800b36c:	6022      	streq	r2, [r4, #0]
 800b36e:	6004      	str	r4, [r0, #0]
 800b370:	e7ec      	b.n	800b34c <_free_r+0x24>
 800b372:	4613      	mov	r3, r2
 800b374:	685a      	ldr	r2, [r3, #4]
 800b376:	b10a      	cbz	r2, 800b37c <_free_r+0x54>
 800b378:	42a2      	cmp	r2, r4
 800b37a:	d9fa      	bls.n	800b372 <_free_r+0x4a>
 800b37c:	6819      	ldr	r1, [r3, #0]
 800b37e:	1858      	adds	r0, r3, r1
 800b380:	42a0      	cmp	r0, r4
 800b382:	d10b      	bne.n	800b39c <_free_r+0x74>
 800b384:	6820      	ldr	r0, [r4, #0]
 800b386:	4401      	add	r1, r0
 800b388:	1858      	adds	r0, r3, r1
 800b38a:	4282      	cmp	r2, r0
 800b38c:	6019      	str	r1, [r3, #0]
 800b38e:	d1dd      	bne.n	800b34c <_free_r+0x24>
 800b390:	6810      	ldr	r0, [r2, #0]
 800b392:	6852      	ldr	r2, [r2, #4]
 800b394:	605a      	str	r2, [r3, #4]
 800b396:	4401      	add	r1, r0
 800b398:	6019      	str	r1, [r3, #0]
 800b39a:	e7d7      	b.n	800b34c <_free_r+0x24>
 800b39c:	d902      	bls.n	800b3a4 <_free_r+0x7c>
 800b39e:	230c      	movs	r3, #12
 800b3a0:	602b      	str	r3, [r5, #0]
 800b3a2:	e7d3      	b.n	800b34c <_free_r+0x24>
 800b3a4:	6820      	ldr	r0, [r4, #0]
 800b3a6:	1821      	adds	r1, r4, r0
 800b3a8:	428a      	cmp	r2, r1
 800b3aa:	bf04      	itt	eq
 800b3ac:	6811      	ldreq	r1, [r2, #0]
 800b3ae:	6852      	ldreq	r2, [r2, #4]
 800b3b0:	6062      	str	r2, [r4, #4]
 800b3b2:	bf04      	itt	eq
 800b3b4:	1809      	addeq	r1, r1, r0
 800b3b6:	6021      	streq	r1, [r4, #0]
 800b3b8:	605c      	str	r4, [r3, #4]
 800b3ba:	e7c7      	b.n	800b34c <_free_r+0x24>
 800b3bc:	bd38      	pop	{r3, r4, r5, pc}
 800b3be:	bf00      	nop
 800b3c0:	20000200 	.word	0x20000200

0800b3c4 <_malloc_r>:
 800b3c4:	b570      	push	{r4, r5, r6, lr}
 800b3c6:	1ccd      	adds	r5, r1, #3
 800b3c8:	f025 0503 	bic.w	r5, r5, #3
 800b3cc:	3508      	adds	r5, #8
 800b3ce:	2d0c      	cmp	r5, #12
 800b3d0:	bf38      	it	cc
 800b3d2:	250c      	movcc	r5, #12
 800b3d4:	2d00      	cmp	r5, #0
 800b3d6:	4606      	mov	r6, r0
 800b3d8:	db01      	blt.n	800b3de <_malloc_r+0x1a>
 800b3da:	42a9      	cmp	r1, r5
 800b3dc:	d903      	bls.n	800b3e6 <_malloc_r+0x22>
 800b3de:	230c      	movs	r3, #12
 800b3e0:	6033      	str	r3, [r6, #0]
 800b3e2:	2000      	movs	r0, #0
 800b3e4:	bd70      	pop	{r4, r5, r6, pc}
 800b3e6:	f000 f9d4 	bl	800b792 <__malloc_lock>
 800b3ea:	4a21      	ldr	r2, [pc, #132]	; (800b470 <_malloc_r+0xac>)
 800b3ec:	6814      	ldr	r4, [r2, #0]
 800b3ee:	4621      	mov	r1, r4
 800b3f0:	b991      	cbnz	r1, 800b418 <_malloc_r+0x54>
 800b3f2:	4c20      	ldr	r4, [pc, #128]	; (800b474 <_malloc_r+0xb0>)
 800b3f4:	6823      	ldr	r3, [r4, #0]
 800b3f6:	b91b      	cbnz	r3, 800b400 <_malloc_r+0x3c>
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	f000 f98f 	bl	800b71c <_sbrk_r>
 800b3fe:	6020      	str	r0, [r4, #0]
 800b400:	4629      	mov	r1, r5
 800b402:	4630      	mov	r0, r6
 800b404:	f000 f98a 	bl	800b71c <_sbrk_r>
 800b408:	1c43      	adds	r3, r0, #1
 800b40a:	d124      	bne.n	800b456 <_malloc_r+0x92>
 800b40c:	230c      	movs	r3, #12
 800b40e:	6033      	str	r3, [r6, #0]
 800b410:	4630      	mov	r0, r6
 800b412:	f000 f9bf 	bl	800b794 <__malloc_unlock>
 800b416:	e7e4      	b.n	800b3e2 <_malloc_r+0x1e>
 800b418:	680b      	ldr	r3, [r1, #0]
 800b41a:	1b5b      	subs	r3, r3, r5
 800b41c:	d418      	bmi.n	800b450 <_malloc_r+0x8c>
 800b41e:	2b0b      	cmp	r3, #11
 800b420:	d90f      	bls.n	800b442 <_malloc_r+0x7e>
 800b422:	600b      	str	r3, [r1, #0]
 800b424:	50cd      	str	r5, [r1, r3]
 800b426:	18cc      	adds	r4, r1, r3
 800b428:	4630      	mov	r0, r6
 800b42a:	f000 f9b3 	bl	800b794 <__malloc_unlock>
 800b42e:	f104 000b 	add.w	r0, r4, #11
 800b432:	1d23      	adds	r3, r4, #4
 800b434:	f020 0007 	bic.w	r0, r0, #7
 800b438:	1ac3      	subs	r3, r0, r3
 800b43a:	d0d3      	beq.n	800b3e4 <_malloc_r+0x20>
 800b43c:	425a      	negs	r2, r3
 800b43e:	50e2      	str	r2, [r4, r3]
 800b440:	e7d0      	b.n	800b3e4 <_malloc_r+0x20>
 800b442:	428c      	cmp	r4, r1
 800b444:	684b      	ldr	r3, [r1, #4]
 800b446:	bf16      	itet	ne
 800b448:	6063      	strne	r3, [r4, #4]
 800b44a:	6013      	streq	r3, [r2, #0]
 800b44c:	460c      	movne	r4, r1
 800b44e:	e7eb      	b.n	800b428 <_malloc_r+0x64>
 800b450:	460c      	mov	r4, r1
 800b452:	6849      	ldr	r1, [r1, #4]
 800b454:	e7cc      	b.n	800b3f0 <_malloc_r+0x2c>
 800b456:	1cc4      	adds	r4, r0, #3
 800b458:	f024 0403 	bic.w	r4, r4, #3
 800b45c:	42a0      	cmp	r0, r4
 800b45e:	d005      	beq.n	800b46c <_malloc_r+0xa8>
 800b460:	1a21      	subs	r1, r4, r0
 800b462:	4630      	mov	r0, r6
 800b464:	f000 f95a 	bl	800b71c <_sbrk_r>
 800b468:	3001      	adds	r0, #1
 800b46a:	d0cf      	beq.n	800b40c <_malloc_r+0x48>
 800b46c:	6025      	str	r5, [r4, #0]
 800b46e:	e7db      	b.n	800b428 <_malloc_r+0x64>
 800b470:	20000200 	.word	0x20000200
 800b474:	20000204 	.word	0x20000204

0800b478 <__ssputs_r>:
 800b478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b47c:	688e      	ldr	r6, [r1, #8]
 800b47e:	429e      	cmp	r6, r3
 800b480:	4682      	mov	sl, r0
 800b482:	460c      	mov	r4, r1
 800b484:	4690      	mov	r8, r2
 800b486:	4699      	mov	r9, r3
 800b488:	d837      	bhi.n	800b4fa <__ssputs_r+0x82>
 800b48a:	898a      	ldrh	r2, [r1, #12]
 800b48c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b490:	d031      	beq.n	800b4f6 <__ssputs_r+0x7e>
 800b492:	6825      	ldr	r5, [r4, #0]
 800b494:	6909      	ldr	r1, [r1, #16]
 800b496:	1a6f      	subs	r7, r5, r1
 800b498:	6965      	ldr	r5, [r4, #20]
 800b49a:	2302      	movs	r3, #2
 800b49c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4a0:	fb95 f5f3 	sdiv	r5, r5, r3
 800b4a4:	f109 0301 	add.w	r3, r9, #1
 800b4a8:	443b      	add	r3, r7
 800b4aa:	429d      	cmp	r5, r3
 800b4ac:	bf38      	it	cc
 800b4ae:	461d      	movcc	r5, r3
 800b4b0:	0553      	lsls	r3, r2, #21
 800b4b2:	d530      	bpl.n	800b516 <__ssputs_r+0x9e>
 800b4b4:	4629      	mov	r1, r5
 800b4b6:	f7ff ff85 	bl	800b3c4 <_malloc_r>
 800b4ba:	4606      	mov	r6, r0
 800b4bc:	b950      	cbnz	r0, 800b4d4 <__ssputs_r+0x5c>
 800b4be:	230c      	movs	r3, #12
 800b4c0:	f8ca 3000 	str.w	r3, [sl]
 800b4c4:	89a3      	ldrh	r3, [r4, #12]
 800b4c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4ca:	81a3      	strh	r3, [r4, #12]
 800b4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4d4:	463a      	mov	r2, r7
 800b4d6:	6921      	ldr	r1, [r4, #16]
 800b4d8:	f7fe f93c 	bl	8009754 <memcpy>
 800b4dc:	89a3      	ldrh	r3, [r4, #12]
 800b4de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b4e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4e6:	81a3      	strh	r3, [r4, #12]
 800b4e8:	6126      	str	r6, [r4, #16]
 800b4ea:	6165      	str	r5, [r4, #20]
 800b4ec:	443e      	add	r6, r7
 800b4ee:	1bed      	subs	r5, r5, r7
 800b4f0:	6026      	str	r6, [r4, #0]
 800b4f2:	60a5      	str	r5, [r4, #8]
 800b4f4:	464e      	mov	r6, r9
 800b4f6:	454e      	cmp	r6, r9
 800b4f8:	d900      	bls.n	800b4fc <__ssputs_r+0x84>
 800b4fa:	464e      	mov	r6, r9
 800b4fc:	4632      	mov	r2, r6
 800b4fe:	4641      	mov	r1, r8
 800b500:	6820      	ldr	r0, [r4, #0]
 800b502:	f000 f92d 	bl	800b760 <memmove>
 800b506:	68a3      	ldr	r3, [r4, #8]
 800b508:	1b9b      	subs	r3, r3, r6
 800b50a:	60a3      	str	r3, [r4, #8]
 800b50c:	6823      	ldr	r3, [r4, #0]
 800b50e:	441e      	add	r6, r3
 800b510:	6026      	str	r6, [r4, #0]
 800b512:	2000      	movs	r0, #0
 800b514:	e7dc      	b.n	800b4d0 <__ssputs_r+0x58>
 800b516:	462a      	mov	r2, r5
 800b518:	f000 f93d 	bl	800b796 <_realloc_r>
 800b51c:	4606      	mov	r6, r0
 800b51e:	2800      	cmp	r0, #0
 800b520:	d1e2      	bne.n	800b4e8 <__ssputs_r+0x70>
 800b522:	6921      	ldr	r1, [r4, #16]
 800b524:	4650      	mov	r0, sl
 800b526:	f7ff feff 	bl	800b328 <_free_r>
 800b52a:	e7c8      	b.n	800b4be <__ssputs_r+0x46>

0800b52c <_svfiprintf_r>:
 800b52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b530:	461d      	mov	r5, r3
 800b532:	898b      	ldrh	r3, [r1, #12]
 800b534:	061f      	lsls	r7, r3, #24
 800b536:	b09d      	sub	sp, #116	; 0x74
 800b538:	4680      	mov	r8, r0
 800b53a:	460c      	mov	r4, r1
 800b53c:	4616      	mov	r6, r2
 800b53e:	d50f      	bpl.n	800b560 <_svfiprintf_r+0x34>
 800b540:	690b      	ldr	r3, [r1, #16]
 800b542:	b96b      	cbnz	r3, 800b560 <_svfiprintf_r+0x34>
 800b544:	2140      	movs	r1, #64	; 0x40
 800b546:	f7ff ff3d 	bl	800b3c4 <_malloc_r>
 800b54a:	6020      	str	r0, [r4, #0]
 800b54c:	6120      	str	r0, [r4, #16]
 800b54e:	b928      	cbnz	r0, 800b55c <_svfiprintf_r+0x30>
 800b550:	230c      	movs	r3, #12
 800b552:	f8c8 3000 	str.w	r3, [r8]
 800b556:	f04f 30ff 	mov.w	r0, #4294967295
 800b55a:	e0c8      	b.n	800b6ee <_svfiprintf_r+0x1c2>
 800b55c:	2340      	movs	r3, #64	; 0x40
 800b55e:	6163      	str	r3, [r4, #20]
 800b560:	2300      	movs	r3, #0
 800b562:	9309      	str	r3, [sp, #36]	; 0x24
 800b564:	2320      	movs	r3, #32
 800b566:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b56a:	2330      	movs	r3, #48	; 0x30
 800b56c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b570:	9503      	str	r5, [sp, #12]
 800b572:	f04f 0b01 	mov.w	fp, #1
 800b576:	4637      	mov	r7, r6
 800b578:	463d      	mov	r5, r7
 800b57a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b57e:	b10b      	cbz	r3, 800b584 <_svfiprintf_r+0x58>
 800b580:	2b25      	cmp	r3, #37	; 0x25
 800b582:	d13e      	bne.n	800b602 <_svfiprintf_r+0xd6>
 800b584:	ebb7 0a06 	subs.w	sl, r7, r6
 800b588:	d00b      	beq.n	800b5a2 <_svfiprintf_r+0x76>
 800b58a:	4653      	mov	r3, sl
 800b58c:	4632      	mov	r2, r6
 800b58e:	4621      	mov	r1, r4
 800b590:	4640      	mov	r0, r8
 800b592:	f7ff ff71 	bl	800b478 <__ssputs_r>
 800b596:	3001      	adds	r0, #1
 800b598:	f000 80a4 	beq.w	800b6e4 <_svfiprintf_r+0x1b8>
 800b59c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b59e:	4453      	add	r3, sl
 800b5a0:	9309      	str	r3, [sp, #36]	; 0x24
 800b5a2:	783b      	ldrb	r3, [r7, #0]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	f000 809d 	beq.w	800b6e4 <_svfiprintf_r+0x1b8>
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	f04f 32ff 	mov.w	r2, #4294967295
 800b5b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5b4:	9304      	str	r3, [sp, #16]
 800b5b6:	9307      	str	r3, [sp, #28]
 800b5b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5bc:	931a      	str	r3, [sp, #104]	; 0x68
 800b5be:	462f      	mov	r7, r5
 800b5c0:	2205      	movs	r2, #5
 800b5c2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b5c6:	4850      	ldr	r0, [pc, #320]	; (800b708 <_svfiprintf_r+0x1dc>)
 800b5c8:	f7f4 fe0a 	bl	80001e0 <memchr>
 800b5cc:	9b04      	ldr	r3, [sp, #16]
 800b5ce:	b9d0      	cbnz	r0, 800b606 <_svfiprintf_r+0xda>
 800b5d0:	06d9      	lsls	r1, r3, #27
 800b5d2:	bf44      	itt	mi
 800b5d4:	2220      	movmi	r2, #32
 800b5d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b5da:	071a      	lsls	r2, r3, #28
 800b5dc:	bf44      	itt	mi
 800b5de:	222b      	movmi	r2, #43	; 0x2b
 800b5e0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b5e4:	782a      	ldrb	r2, [r5, #0]
 800b5e6:	2a2a      	cmp	r2, #42	; 0x2a
 800b5e8:	d015      	beq.n	800b616 <_svfiprintf_r+0xea>
 800b5ea:	9a07      	ldr	r2, [sp, #28]
 800b5ec:	462f      	mov	r7, r5
 800b5ee:	2000      	movs	r0, #0
 800b5f0:	250a      	movs	r5, #10
 800b5f2:	4639      	mov	r1, r7
 800b5f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5f8:	3b30      	subs	r3, #48	; 0x30
 800b5fa:	2b09      	cmp	r3, #9
 800b5fc:	d94d      	bls.n	800b69a <_svfiprintf_r+0x16e>
 800b5fe:	b1b8      	cbz	r0, 800b630 <_svfiprintf_r+0x104>
 800b600:	e00f      	b.n	800b622 <_svfiprintf_r+0xf6>
 800b602:	462f      	mov	r7, r5
 800b604:	e7b8      	b.n	800b578 <_svfiprintf_r+0x4c>
 800b606:	4a40      	ldr	r2, [pc, #256]	; (800b708 <_svfiprintf_r+0x1dc>)
 800b608:	1a80      	subs	r0, r0, r2
 800b60a:	fa0b f000 	lsl.w	r0, fp, r0
 800b60e:	4318      	orrs	r0, r3
 800b610:	9004      	str	r0, [sp, #16]
 800b612:	463d      	mov	r5, r7
 800b614:	e7d3      	b.n	800b5be <_svfiprintf_r+0x92>
 800b616:	9a03      	ldr	r2, [sp, #12]
 800b618:	1d11      	adds	r1, r2, #4
 800b61a:	6812      	ldr	r2, [r2, #0]
 800b61c:	9103      	str	r1, [sp, #12]
 800b61e:	2a00      	cmp	r2, #0
 800b620:	db01      	blt.n	800b626 <_svfiprintf_r+0xfa>
 800b622:	9207      	str	r2, [sp, #28]
 800b624:	e004      	b.n	800b630 <_svfiprintf_r+0x104>
 800b626:	4252      	negs	r2, r2
 800b628:	f043 0302 	orr.w	r3, r3, #2
 800b62c:	9207      	str	r2, [sp, #28]
 800b62e:	9304      	str	r3, [sp, #16]
 800b630:	783b      	ldrb	r3, [r7, #0]
 800b632:	2b2e      	cmp	r3, #46	; 0x2e
 800b634:	d10c      	bne.n	800b650 <_svfiprintf_r+0x124>
 800b636:	787b      	ldrb	r3, [r7, #1]
 800b638:	2b2a      	cmp	r3, #42	; 0x2a
 800b63a:	d133      	bne.n	800b6a4 <_svfiprintf_r+0x178>
 800b63c:	9b03      	ldr	r3, [sp, #12]
 800b63e:	1d1a      	adds	r2, r3, #4
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	9203      	str	r2, [sp, #12]
 800b644:	2b00      	cmp	r3, #0
 800b646:	bfb8      	it	lt
 800b648:	f04f 33ff 	movlt.w	r3, #4294967295
 800b64c:	3702      	adds	r7, #2
 800b64e:	9305      	str	r3, [sp, #20]
 800b650:	4d2e      	ldr	r5, [pc, #184]	; (800b70c <_svfiprintf_r+0x1e0>)
 800b652:	7839      	ldrb	r1, [r7, #0]
 800b654:	2203      	movs	r2, #3
 800b656:	4628      	mov	r0, r5
 800b658:	f7f4 fdc2 	bl	80001e0 <memchr>
 800b65c:	b138      	cbz	r0, 800b66e <_svfiprintf_r+0x142>
 800b65e:	2340      	movs	r3, #64	; 0x40
 800b660:	1b40      	subs	r0, r0, r5
 800b662:	fa03 f000 	lsl.w	r0, r3, r0
 800b666:	9b04      	ldr	r3, [sp, #16]
 800b668:	4303      	orrs	r3, r0
 800b66a:	3701      	adds	r7, #1
 800b66c:	9304      	str	r3, [sp, #16]
 800b66e:	7839      	ldrb	r1, [r7, #0]
 800b670:	4827      	ldr	r0, [pc, #156]	; (800b710 <_svfiprintf_r+0x1e4>)
 800b672:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b676:	2206      	movs	r2, #6
 800b678:	1c7e      	adds	r6, r7, #1
 800b67a:	f7f4 fdb1 	bl	80001e0 <memchr>
 800b67e:	2800      	cmp	r0, #0
 800b680:	d038      	beq.n	800b6f4 <_svfiprintf_r+0x1c8>
 800b682:	4b24      	ldr	r3, [pc, #144]	; (800b714 <_svfiprintf_r+0x1e8>)
 800b684:	bb13      	cbnz	r3, 800b6cc <_svfiprintf_r+0x1a0>
 800b686:	9b03      	ldr	r3, [sp, #12]
 800b688:	3307      	adds	r3, #7
 800b68a:	f023 0307 	bic.w	r3, r3, #7
 800b68e:	3308      	adds	r3, #8
 800b690:	9303      	str	r3, [sp, #12]
 800b692:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b694:	444b      	add	r3, r9
 800b696:	9309      	str	r3, [sp, #36]	; 0x24
 800b698:	e76d      	b.n	800b576 <_svfiprintf_r+0x4a>
 800b69a:	fb05 3202 	mla	r2, r5, r2, r3
 800b69e:	2001      	movs	r0, #1
 800b6a0:	460f      	mov	r7, r1
 800b6a2:	e7a6      	b.n	800b5f2 <_svfiprintf_r+0xc6>
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	3701      	adds	r7, #1
 800b6a8:	9305      	str	r3, [sp, #20]
 800b6aa:	4619      	mov	r1, r3
 800b6ac:	250a      	movs	r5, #10
 800b6ae:	4638      	mov	r0, r7
 800b6b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6b4:	3a30      	subs	r2, #48	; 0x30
 800b6b6:	2a09      	cmp	r2, #9
 800b6b8:	d903      	bls.n	800b6c2 <_svfiprintf_r+0x196>
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d0c8      	beq.n	800b650 <_svfiprintf_r+0x124>
 800b6be:	9105      	str	r1, [sp, #20]
 800b6c0:	e7c6      	b.n	800b650 <_svfiprintf_r+0x124>
 800b6c2:	fb05 2101 	mla	r1, r5, r1, r2
 800b6c6:	2301      	movs	r3, #1
 800b6c8:	4607      	mov	r7, r0
 800b6ca:	e7f0      	b.n	800b6ae <_svfiprintf_r+0x182>
 800b6cc:	ab03      	add	r3, sp, #12
 800b6ce:	9300      	str	r3, [sp, #0]
 800b6d0:	4622      	mov	r2, r4
 800b6d2:	4b11      	ldr	r3, [pc, #68]	; (800b718 <_svfiprintf_r+0x1ec>)
 800b6d4:	a904      	add	r1, sp, #16
 800b6d6:	4640      	mov	r0, r8
 800b6d8:	f7fe f8e4 	bl	80098a4 <_printf_float>
 800b6dc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b6e0:	4681      	mov	r9, r0
 800b6e2:	d1d6      	bne.n	800b692 <_svfiprintf_r+0x166>
 800b6e4:	89a3      	ldrh	r3, [r4, #12]
 800b6e6:	065b      	lsls	r3, r3, #25
 800b6e8:	f53f af35 	bmi.w	800b556 <_svfiprintf_r+0x2a>
 800b6ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6ee:	b01d      	add	sp, #116	; 0x74
 800b6f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6f4:	ab03      	add	r3, sp, #12
 800b6f6:	9300      	str	r3, [sp, #0]
 800b6f8:	4622      	mov	r2, r4
 800b6fa:	4b07      	ldr	r3, [pc, #28]	; (800b718 <_svfiprintf_r+0x1ec>)
 800b6fc:	a904      	add	r1, sp, #16
 800b6fe:	4640      	mov	r0, r8
 800b700:	f7fe fb86 	bl	8009e10 <_printf_i>
 800b704:	e7ea      	b.n	800b6dc <_svfiprintf_r+0x1b0>
 800b706:	bf00      	nop
 800b708:	0800baac 	.word	0x0800baac
 800b70c:	0800bab2 	.word	0x0800bab2
 800b710:	0800bab6 	.word	0x0800bab6
 800b714:	080098a5 	.word	0x080098a5
 800b718:	0800b479 	.word	0x0800b479

0800b71c <_sbrk_r>:
 800b71c:	b538      	push	{r3, r4, r5, lr}
 800b71e:	4c06      	ldr	r4, [pc, #24]	; (800b738 <_sbrk_r+0x1c>)
 800b720:	2300      	movs	r3, #0
 800b722:	4605      	mov	r5, r0
 800b724:	4608      	mov	r0, r1
 800b726:	6023      	str	r3, [r4, #0]
 800b728:	f7fa f84c 	bl	80057c4 <_sbrk>
 800b72c:	1c43      	adds	r3, r0, #1
 800b72e:	d102      	bne.n	800b736 <_sbrk_r+0x1a>
 800b730:	6823      	ldr	r3, [r4, #0]
 800b732:	b103      	cbz	r3, 800b736 <_sbrk_r+0x1a>
 800b734:	602b      	str	r3, [r5, #0]
 800b736:	bd38      	pop	{r3, r4, r5, pc}
 800b738:	20000810 	.word	0x20000810

0800b73c <__ascii_mbtowc>:
 800b73c:	b082      	sub	sp, #8
 800b73e:	b901      	cbnz	r1, 800b742 <__ascii_mbtowc+0x6>
 800b740:	a901      	add	r1, sp, #4
 800b742:	b142      	cbz	r2, 800b756 <__ascii_mbtowc+0x1a>
 800b744:	b14b      	cbz	r3, 800b75a <__ascii_mbtowc+0x1e>
 800b746:	7813      	ldrb	r3, [r2, #0]
 800b748:	600b      	str	r3, [r1, #0]
 800b74a:	7812      	ldrb	r2, [r2, #0]
 800b74c:	1c10      	adds	r0, r2, #0
 800b74e:	bf18      	it	ne
 800b750:	2001      	movne	r0, #1
 800b752:	b002      	add	sp, #8
 800b754:	4770      	bx	lr
 800b756:	4610      	mov	r0, r2
 800b758:	e7fb      	b.n	800b752 <__ascii_mbtowc+0x16>
 800b75a:	f06f 0001 	mvn.w	r0, #1
 800b75e:	e7f8      	b.n	800b752 <__ascii_mbtowc+0x16>

0800b760 <memmove>:
 800b760:	4288      	cmp	r0, r1
 800b762:	b510      	push	{r4, lr}
 800b764:	eb01 0302 	add.w	r3, r1, r2
 800b768:	d807      	bhi.n	800b77a <memmove+0x1a>
 800b76a:	1e42      	subs	r2, r0, #1
 800b76c:	4299      	cmp	r1, r3
 800b76e:	d00a      	beq.n	800b786 <memmove+0x26>
 800b770:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b774:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b778:	e7f8      	b.n	800b76c <memmove+0xc>
 800b77a:	4283      	cmp	r3, r0
 800b77c:	d9f5      	bls.n	800b76a <memmove+0xa>
 800b77e:	1881      	adds	r1, r0, r2
 800b780:	1ad2      	subs	r2, r2, r3
 800b782:	42d3      	cmn	r3, r2
 800b784:	d100      	bne.n	800b788 <memmove+0x28>
 800b786:	bd10      	pop	{r4, pc}
 800b788:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b78c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b790:	e7f7      	b.n	800b782 <memmove+0x22>

0800b792 <__malloc_lock>:
 800b792:	4770      	bx	lr

0800b794 <__malloc_unlock>:
 800b794:	4770      	bx	lr

0800b796 <_realloc_r>:
 800b796:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b798:	4607      	mov	r7, r0
 800b79a:	4614      	mov	r4, r2
 800b79c:	460e      	mov	r6, r1
 800b79e:	b921      	cbnz	r1, 800b7aa <_realloc_r+0x14>
 800b7a0:	4611      	mov	r1, r2
 800b7a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b7a6:	f7ff be0d 	b.w	800b3c4 <_malloc_r>
 800b7aa:	b922      	cbnz	r2, 800b7b6 <_realloc_r+0x20>
 800b7ac:	f7ff fdbc 	bl	800b328 <_free_r>
 800b7b0:	4625      	mov	r5, r4
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7b6:	f000 f821 	bl	800b7fc <_malloc_usable_size_r>
 800b7ba:	42a0      	cmp	r0, r4
 800b7bc:	d20f      	bcs.n	800b7de <_realloc_r+0x48>
 800b7be:	4621      	mov	r1, r4
 800b7c0:	4638      	mov	r0, r7
 800b7c2:	f7ff fdff 	bl	800b3c4 <_malloc_r>
 800b7c6:	4605      	mov	r5, r0
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	d0f2      	beq.n	800b7b2 <_realloc_r+0x1c>
 800b7cc:	4631      	mov	r1, r6
 800b7ce:	4622      	mov	r2, r4
 800b7d0:	f7fd ffc0 	bl	8009754 <memcpy>
 800b7d4:	4631      	mov	r1, r6
 800b7d6:	4638      	mov	r0, r7
 800b7d8:	f7ff fda6 	bl	800b328 <_free_r>
 800b7dc:	e7e9      	b.n	800b7b2 <_realloc_r+0x1c>
 800b7de:	4635      	mov	r5, r6
 800b7e0:	e7e7      	b.n	800b7b2 <_realloc_r+0x1c>

0800b7e2 <__ascii_wctomb>:
 800b7e2:	b149      	cbz	r1, 800b7f8 <__ascii_wctomb+0x16>
 800b7e4:	2aff      	cmp	r2, #255	; 0xff
 800b7e6:	bf85      	ittet	hi
 800b7e8:	238a      	movhi	r3, #138	; 0x8a
 800b7ea:	6003      	strhi	r3, [r0, #0]
 800b7ec:	700a      	strbls	r2, [r1, #0]
 800b7ee:	f04f 30ff 	movhi.w	r0, #4294967295
 800b7f2:	bf98      	it	ls
 800b7f4:	2001      	movls	r0, #1
 800b7f6:	4770      	bx	lr
 800b7f8:	4608      	mov	r0, r1
 800b7fa:	4770      	bx	lr

0800b7fc <_malloc_usable_size_r>:
 800b7fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b800:	1f18      	subs	r0, r3, #4
 800b802:	2b00      	cmp	r3, #0
 800b804:	bfbc      	itt	lt
 800b806:	580b      	ldrlt	r3, [r1, r0]
 800b808:	18c0      	addlt	r0, r0, r3
 800b80a:	4770      	bx	lr

0800b80c <_init>:
 800b80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b80e:	bf00      	nop
 800b810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b812:	bc08      	pop	{r3}
 800b814:	469e      	mov	lr, r3
 800b816:	4770      	bx	lr

0800b818 <_fini>:
 800b818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b81a:	bf00      	nop
 800b81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b81e:	bc08      	pop	{r3}
 800b820:	469e      	mov	lr, r3
 800b822:	4770      	bx	lr
