

================================================================
== Vitis HLS Report for 'axil_conv2D_Pipeline_loop_i_loop_j'
================================================================
* Date:           Mon Dec  9 22:02:40 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    66571|    66571|  0.666 ms|  0.666 ms|  66564|  66564|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i_loop_j  |    66569|    66569|        15|          9|          1|  7396|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 9, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.22>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv353 = alloca i32 1"   --->   Operation 19 'alloca' 'indvars_iv353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv4 = alloca i32 1"   --->   Operation 20 'alloca' 'indvars_iv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 21 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%image_1d_idx6 = alloca i32 1"   --->   Operation 22 'alloca' 'image_1d_idx6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j7 = alloca i32 1"   --->   Operation 23 'alloca' 'j7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_19 = alloca i32 1"   --->   Operation 24 'alloca' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add_ln2510 = alloca i32 1"   --->   Operation 25 'alloca' 'add_ln2510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ln25_111 = alloca i32 1"   --->   Operation 26 'alloca' 'add_ln25_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty"   --->   Operation 27 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2_2"   --->   Operation 28 'read' 'conv3_i_i97_2_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2_1"   --->   Operation 29 'read' 'conv3_i_i97_2_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_2"   --->   Operation 30 'read' 'conv3_i_i97_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1_2"   --->   Operation 31 'read' 'conv3_i_i97_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1_1"   --->   Operation 32 'read' 'conv3_i_i97_1_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_1"   --->   Operation 33 'read' 'conv3_i_i97_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv3_i_i97_214_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_214"   --->   Operation 34 'read' 'conv3_i_i97_214_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv3_i_i97_15_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97_15"   --->   Operation 35 'read' 'conv3_i_i97_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv3_i_i97_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv3_i_i97"   --->   Operation 36 'read' 'conv3_i_i97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_2_cast = sext i8 %conv3_i_i97_2_2_read"   --->   Operation 37 'sext' 'conv3_i_i97_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_1_cast = sext i8 %conv3_i_i97_2_1_read"   --->   Operation 38 'sext' 'conv3_i_i97_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv3_i_i97_2_cast = sext i8 %conv3_i_i97_2_read"   --->   Operation 39 'sext' 'conv3_i_i97_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_2_cast = sext i8 %conv3_i_i97_1_2_read"   --->   Operation 40 'sext' 'conv3_i_i97_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_1_cast = sext i8 %conv3_i_i97_1_1_read"   --->   Operation 41 'sext' 'conv3_i_i97_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv3_i_i97_1_cast = sext i8 %conv3_i_i97_1_read"   --->   Operation 42 'sext' 'conv3_i_i97_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_i_i97_214_cast = sext i8 %conv3_i_i97_214_read"   --->   Operation 43 'sext' 'conv3_i_i97_214_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_i_i97_15_cast = sext i8 %conv3_i_i97_15_read"   --->   Operation 44 'sext' 'conv3_i_i97_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_i_i97_cast = sext i8 %conv3_i_i97_read"   --->   Operation 45 'sext' 'conv3_i_i97_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_out, i64 666, i64 207, i64 1"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_in, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 174, i13 %add_ln25_111"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 88, i13 %add_ln2510"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 1, i7 %i_19"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j7"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %image_1d_idx6"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i5"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvars_iv4"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 86, i13 %indvars_iv353"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten2"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc44"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%icmp_ln278 = phi i1 0, void %newFuncRoot, i1 %icmp_ln27, void %for.inc44" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 60 'phi' 'icmp_ln278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvars_iv4_load = load i13 %indvars_iv4" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 61 'load' 'indvars_iv4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%image_1d_idx6_load = load i13 %image_1d_idx6" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 62 'load' 'image_1d_idx6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add_ln2510_load = load i13 %add_ln2510" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 63 'load' 'add_ln2510_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.69ns)   --->   "%select_ln25 = select i1 %icmp_ln278, i13 %add_ln2510_load, i13 %image_1d_idx6_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 64 'select' 'select_ln25' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.69ns)   --->   "%select_ln25_3 = select i1 %icmp_ln278, i13 %add_ln2510_load, i13 %indvars_iv4_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 65 'select' 'select_ln25_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.67ns)   --->   "%image_1d_idx_6 = add i13 %select_ln25, i13 178" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 66 'add' 'image_1d_idx_6' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i13 %image_1d_idx_6" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 67 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%image_in_addr_8 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 68 'getelementptr' 'image_in_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%image_in_load_8 = load i13 %image_in_addr_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 69 'load' 'image_in_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %select_ln25_3, i13 %indvars_iv4" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 70 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%i5_load = load i7 %i5" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 71 'load' 'i5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_19_load = load i7 %i_19" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 72 'load' 'i_19_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.99ns)   --->   "%i_2 = select i1 %icmp_ln278, i7 %i_19_load, i7 %i5_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 73 'select' 'i_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %i_2" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 74 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [3/3] (1.05ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln27 = mul i13 %zext_ln27, i13 86" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 75 'mul' 'mul_ln27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i13 %select_ln25" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 76 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i8 %image_in, i64 0, i64 %zext_ln27_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 77 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 78 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_2 : Operation 79 [1/2] (3.25ns)   --->   "%image_in_load_8 = load i13 %image_in_addr_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 79 'load' 'image_in_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_2 : Operation 80 [1/1] (1.87ns)   --->   "%i = add i7 %i_2, i7 1" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 80 'add' 'i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 %i, i7 %i_19" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 81 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln25 = store i7 %i_2, i7 %i5" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 82 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.93>
ST_3 : Operation 83 [2/3] (1.05ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln27 = mul i13 %zext_ln27, i13 86" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 83 'mul' 'mul_ln27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 84 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_3 : Operation 85 [1/1] (1.67ns)   --->   "%image_1d_idx_7 = add i13 %select_ln25, i13 1" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 85 'add' 'image_1d_idx_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i13 %image_1d_idx_7" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 86 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%image_in_addr_1 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 87 'getelementptr' 'image_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 88 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln40_8 = zext i8 %image_in_load_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 89 'zext' 'zext_ln40_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 90 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln39 = store i13 %image_1d_idx_7, i13 %image_1d_idx6" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 91 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.93>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%j7_load = load i7 %j7" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 92 'load' 'j7_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.99ns)   --->   "%select_ln25_1 = select i1 %icmp_ln278, i7 0, i7 %j7_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 93 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/3] (0.00ns) (grouped into DSP with root node add_ln52)   --->   "%mul_ln27 = mul i13 %zext_ln27, i13 86" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 94 'mul' 'mul_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 95 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_4 : Operation 96 [1/1] (1.67ns)   --->   "%image_1d_idx = add i13 %select_ln25, i13 2" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 96 'add' 'image_1d_idx' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i13 %image_1d_idx" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 97 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%image_in_addr_2 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 98 'getelementptr' 'image_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [2/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 99 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_4 : Operation 100 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 100 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i7 %select_ln25_1" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 101 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln52 = add i13 %mul_ln27, i13 %zext_ln52" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 102 'add' 'add_ln52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln25_1, i7 1" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 103 'add' 'j' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.67ns)   --->   "%add_ln25 = add i13 %select_ln25_3, i13 88" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 104 'add' 'add_ln25' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %add_ln25, i13 %add_ln2510" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 105 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln27 = store i7 %j, i7 %j7" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 106 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i8 %image_in_load_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 107 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (4.17ns)   --->   "%mul_ln40_1 = mul i16 %zext_ln40_1, i16 %conv3_i_i97_15_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 108 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i16 %mul_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 109 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 110 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i8 %image_in_load_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 111 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 112 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (1.67ns)   --->   "%image_1d_idx_2 = add i13 %select_ln25, i13 89" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 113 'add' 'image_1d_idx_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37_3 = zext i13 %image_1d_idx_2" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 114 'zext' 'zext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%image_in_addr_4 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 115 'getelementptr' 'image_in_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%image_in_load_4 = load i13 %image_in_addr_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 116 'load' 'image_in_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 117 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_5)   --->   "%mul_ln40_8 = mul i16 %zext_ln40_8, i16 %conv3_i_i97_2_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 117 'mul' 'mul_ln40_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_5)   --->   "%sext_ln40_1 = sext i16 %mul_ln40_8" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 118 'sext' 'sext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_5 = add i17 %sext_ln39_1, i17 %sext_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 119 'add' 'add_ln40_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln52 = add i13 %mul_ln27, i13 %zext_ln52" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 120 'add' 'add_ln52' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %image_in_load" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 121 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 122 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 123 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (1.67ns)   --->   "%image_1d_idx_1 = add i13 %select_ln25, i13 88" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 124 'add' 'image_1d_idx_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i13 %image_1d_idx_1" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 125 'zext' 'zext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%image_in_addr_3 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 126 'getelementptr' 'image_in_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [2/2] (3.25ns)   --->   "%image_in_load_3 = load i13 %image_in_addr_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 127 'load' 'image_in_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%image_in_load_4 = load i13 %image_in_addr_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 128 'load' 'image_in_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 129 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_5 = add i17 %sext_ln39_1, i17 %sext_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 129 'add' 'add_ln40_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.93>
ST_7 : Operation 130 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 130 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%mul_ln40_2 = mul i16 %zext_ln40_2, i16 %conv3_i_i97_214_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 131 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_6)   --->   "%sext_ln32 = sext i16 %mul_ln40_2" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 132 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/2] (3.25ns)   --->   "%image_in_load_3 = load i13 %image_in_addr_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 133 'load' 'image_in_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i8 %image_in_load_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 134 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 135 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/1] (1.67ns)   --->   "%image_1d_idx_3 = add i13 %select_ln25, i13 90" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 136 'add' 'image_1d_idx_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i13 %image_1d_idx_3" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 137 'zext' 'zext_ln37_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%image_in_addr_5 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 138 'getelementptr' 'image_in_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (3.25ns)   --->   "%image_in_load_5 = load i13 %image_in_addr_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 139 'load' 'image_in_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln40_5 = sext i17 %add_ln40_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 140 'sext' 'sext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_6 = add i18 %sext_ln40_5, i18 %sext_ln32" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 141 'add' 'add_ln40_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.27>
ST_8 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%mul_ln40 = mul i16 %zext_ln40, i16 %conv3_i_i97_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 142 'mul' 'mul_ln40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_4)   --->   "%sext_ln39 = sext i16 %mul_ln40" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 143 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i8 %image_in_load_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 144 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (4.17ns)   --->   "%mul_ln40_3 = mul i16 %zext_ln40_3, i16 %conv3_i_i97_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 145 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i16 %mul_ln40_3" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 146 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 147 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/2] (3.25ns)   --->   "%image_in_load_5 = load i13 %image_in_addr_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 148 'load' 'image_in_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_8 : Operation 149 [1/1] (1.67ns)   --->   "%image_1d_idx_4 = add i13 %select_ln25, i13 176" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 149 'add' 'image_1d_idx_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln37_5 = zext i13 %image_1d_idx_4" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 150 'zext' 'zext_ln37_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%image_in_addr_6 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 151 'getelementptr' 'image_in_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [2/2] (3.25ns)   --->   "%image_in_load_6 = load i13 %image_in_addr_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 152 'load' 'image_in_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_8 : Operation 153 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i17 %sext_ln39_2, i17 %sext_ln39" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 153 'add' 'add_ln40_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_6 = add i18 %sext_ln40_5, i18 %sext_ln32" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 154 'add' 'add_ln40_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.27>
ST_9 : Operation 155 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i13 %indvar_flatten2" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 155 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%indvars_iv353_load = load i13 %indvars_iv353" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 156 'load' 'indvars_iv353_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%add_ln25_111_load = load i13 %add_ln25_111" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 157 'load' 'add_ln25_111_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.69ns)   --->   "%select_ln25_2 = select i1 %icmp_ln278, i13 %add_ln25_111_load, i13 %indvars_iv353_load" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 158 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%mul_ln40_4 = mul i16 %zext_ln40_4, i16 %conv3_i_i97_1_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 159 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_1)   --->   "%sext_ln39_3 = sext i16 %mul_ln40_4" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 160 'sext' 'sext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i8 %image_in_load_5" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 161 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (4.17ns)   --->   "%mul_ln40_5 = mul i16 %zext_ln40_5, i16 %conv3_i_i97_1_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 162 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln32_1 = sext i16 %mul_ln40_5" [../lab1_prof/hls/axil_conv2D.cpp:32]   --->   Operation 163 'sext' 'sext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/2] (3.25ns)   --->   "%image_in_load_6 = load i13 %image_in_addr_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 164 'load' 'image_in_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i8 %image_in_load_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 165 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [3/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 166 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 167 [1/1] (1.67ns)   --->   "%image_1d_idx_5 = add i13 %select_ln25, i13 177" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 167 'add' 'image_1d_idx_5' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i13 %image_1d_idx_5" [../lab1_prof/hls/axil_conv2D.cpp:37]   --->   Operation 168 'zext' 'zext_ln37_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%image_in_addr_7 = getelementptr i8 %image_in, i64 0, i64 %zext_ln37_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 169 'getelementptr' 'image_in_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [2/2] (3.25ns)   --->   "%image_in_load_7 = load i13 %image_in_addr_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 170 'load' 'image_in_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_9 : Operation 171 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_1 = add i17 %sext_ln32_1, i17 %sext_ln39_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 171 'add' 'add_ln40_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 172 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_4 = add i17 %sext_ln39_2, i17 %sext_ln39" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 172 'add' 'add_ln40_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln40_4 = sext i17 %add_ln40_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 173 'sext' 'sext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln40_6 = sext i18 %add_ln40_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 174 'sext' 'sext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (2.13ns)   --->   "%add_ln40_7 = add i19 %sext_ln40_6, i19 %sext_ln40_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 175 'add' 'add_ln40_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (1.67ns)   --->   "%add_ln25_2 = add i13 %indvar_flatten2_load, i13 1" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 176 'add' 'add_ln25_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (1.67ns)   --->   "%icmp_ln27 = icmp_eq  i13 %image_1d_idx_7, i13 %select_ln25_2" [../lab1_prof/hls/axil_conv2D.cpp:27]   --->   Operation 177 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (1.67ns)   --->   "%add_ln25_1 = add i13 %select_ln25_2, i13 88" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 178 'add' 'add_ln25_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (1.67ns)   --->   "%icmp_ln25 = icmp_eq  i13 %indvar_flatten2_load, i13 7395" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 179 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %add_ln25_1, i13 %add_ln25_111" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 180 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 181 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %select_ln25_2, i13 %indvars_iv353" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 181 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln25 = store i13 %add_ln25_2, i13 %indvar_flatten2" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 182 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc44, void %for.end46.exitStub" [../lab1_prof/hls/axil_conv2D.cpp:25]   --->   Operation 183 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.30>
ST_10 : Operation 184 [2/3] (1.05ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 184 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 185 [1/2] (3.25ns)   --->   "%image_in_load_7 = load i13 %image_in_addr_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 185 'load' 'image_in_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln40_7 = zext i8 %image_in_load_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 186 'zext' 'zext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [3/3] (1.05ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 187 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 188 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_1 = add i17 %sext_ln32_1, i17 %sext_ln39_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 188 'add' 'add_ln40_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%mul_ln40_6 = mul i16 %zext_ln40_6, i16 %conv3_i_i97_2_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 189 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 190 [1/1] (0.00ns) (grouped into DSP with root node add_ln40)   --->   "%sext_ln40 = sext i16 %mul_ln40_6" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 190 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [2/3] (1.05ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 191 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i21 %tmp, i21 %sext_ln40" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 192 'add' 'add_ln40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 193 [1/3] (0.00ns) (grouped into DSP with root node add_ln40_2)   --->   "%mul_ln40_7 = mul i16 %zext_ln40_7, i16 %conv3_i_i97_2_1_cast" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 193 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node add_ln40_2)   --->   "%sext_ln39_4 = sext i16 %mul_ln40_7" [../lab1_prof/hls/axil_conv2D.cpp:39]   --->   Operation 194 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40 = add i21 %tmp, i21 %sext_ln40" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 195 'add' 'add_ln40' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln40_2 = sext i17 %add_ln40_1" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 196 'sext' 'sext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 197 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_2 = add i18 %sext_ln40_2, i18 %sext_ln39_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 197 'add' 'add_ln40_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 6.14>
ST_13 : Operation 198 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln40_2 = add i18 %sext_ln40_2, i18 %sext_ln39_4" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 198 'add' 'add_ln40_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln40_3 = sext i18 %add_ln40_2" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 199 'sext' 'sext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln40_3 = add i21 %sext_ln40_3, i21 %add_ln40" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 200 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln40_7 = sext i19 %add_ln40_7" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 201 'sext' 'sext_ln40_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%acc = add i21 %sext_ln40_7, i21 %add_ln40_3" [../lab1_prof/hls/axil_conv2D.cpp:40]   --->   Operation 202 'add' 'acc' <Predicate = true> <Delay = 4.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc, i32 8, i32 20" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 203 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.18>
ST_14 : Operation 204 [1/1] (1.67ns)   --->   "%icmp_ln45 = icmp_sgt  i13 %tmp_1, i13 0" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 204 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc, i32 20" [../lab1_prof/hls/axil_conv2D.cpp:47]   --->   Operation 205 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%trunc_ln50 = trunc i21 %acc" [../lab1_prof/hls/axil_conv2D.cpp:50]   --->   Operation 206 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%acc_sat = select i1 %icmp_ln45, i8 255, i8 0" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 207 'select' 'acc_sat' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%empty_14 = or i1 %icmp_ln45, i1 %tmp_2" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 208 'or' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (1.24ns) (out node of the LUT)   --->   "%acc_sat_1 = select i1 %empty_14, i8 %acc_sat, i8 %trunc_ln50" [../lab1_prof/hls/axil_conv2D.cpp:45]   --->   Operation 209 'select' 'acc_sat_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i13 %add_ln52" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 210 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i8 %image_out, i64 0, i64 %zext_ln52_1" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 211 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [2/2] (3.25ns)   --->   "%store_ln52 = store i8 %acc_sat_1, i13 %image_out_addr" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 212 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_i_loop_j_str"   --->   Operation 213 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7396, i64 7396, i64 7396"   --->   Operation 214 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../lab1_prof/hls/axil_conv2D.cpp:28]   --->   Operation 215 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [1/2] (3.25ns)   --->   "%store_ln52 = store i8 %acc_sat_1, i13 %image_out_addr" [../lab1_prof/hls/axil_conv2D.cpp:52]   --->   Operation 216 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>
ST_15 : Operation 217 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 217 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.221ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 88 on local variable 'add_ln2510' [46]  (1.588 ns)
	'load' operation 13 bit ('add_ln2510_load', ../lab1_prof/hls/axil_conv2D.cpp:25) on local variable 'add_ln2510' [64]  (0.000 ns)
	'select' operation 13 bit ('select_ln25', ../lab1_prof/hls/axil_conv2D.cpp:25) [68]  (0.700 ns)
	'add' operation 13 bit ('image_1d_idx', ../lab1_prof/hls/axil_conv2D.cpp:39) [131]  (1.679 ns)
	'getelementptr' operation 13 bit ('image_in_addr_8', ../lab1_prof/hls/axil_conv2D.cpp:40) [133]  (0.000 ns)
	'load' operation 8 bit ('image_in_load_8', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' [134]  (3.254 ns)

 <State 2>: 4.451ns
The critical path consists of the following:
	'load' operation 7 bit ('i5_load', ../lab1_prof/hls/axil_conv2D.cpp:25) on local variable 'i5' [60]  (0.000 ns)
	'select' operation 7 bit ('i_2', ../lab1_prof/hls/axil_conv2D.cpp:25) [72]  (0.993 ns)
	'add' operation 7 bit ('i', ../lab1_prof/hls/axil_conv2D.cpp:25) [168]  (1.870 ns)
	'store' operation 0 bit ('store_ln25', ../lab1_prof/hls/axil_conv2D.cpp:25) of variable 'i', ../lab1_prof/hls/axil_conv2D.cpp:25 on local variable 'i_19' [174]  (1.588 ns)

 <State 3>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('image_1d_idx_7', ../lab1_prof/hls/axil_conv2D.cpp:39) [82]  (1.679 ns)
	'getelementptr' operation 13 bit ('image_in_addr_1', ../lab1_prof/hls/axil_conv2D.cpp:40) [84]  (0.000 ns)
	'load' operation 8 bit ('image_in_load_1', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' [85]  (3.254 ns)

 <State 4>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('image_1d_idx', ../lab1_prof/hls/axil_conv2D.cpp:39) [89]  (1.679 ns)
	'getelementptr' operation 13 bit ('image_in_addr_2', ../lab1_prof/hls/axil_conv2D.cpp:40) [91]  (0.000 ns)
	'load' operation 8 bit ('image_in_load_2', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' [92]  (3.254 ns)

 <State 5>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln40_1', ../lab1_prof/hls/axil_conv2D.cpp:40) [87]  (4.170 ns)
	'add' operation 17 bit of DSP[146] ('add_ln40_5', ../lab1_prof/hls/axil_conv2D.cpp:40) [146]  (2.100 ns)

 <State 6>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('image_1d_idx', ../lab1_prof/hls/axil_conv2D.cpp:32) [96]  (1.679 ns)
	'getelementptr' operation 13 bit ('image_in_addr_3', ../lab1_prof/hls/axil_conv2D.cpp:40) [98]  (0.000 ns)
	'load' operation 8 bit ('image_in_load_3', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' [99]  (3.254 ns)

 <State 7>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('image_1d_idx', ../lab1_prof/hls/axil_conv2D.cpp:39) [110]  (1.679 ns)
	'getelementptr' operation 13 bit ('image_in_addr_5', ../lab1_prof/hls/axil_conv2D.cpp:40) [112]  (0.000 ns)
	'load' operation 8 bit ('image_in_load_5', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' [113]  (3.254 ns)

 <State 8>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln40_3', ../lab1_prof/hls/axil_conv2D.cpp:40) [101]  (4.170 ns)
	'add' operation 17 bit of DSP[144] ('add_ln40_4', ../lab1_prof/hls/axil_conv2D.cpp:40) [144]  (2.100 ns)

 <State 9>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln40_5', ../lab1_prof/hls/axil_conv2D.cpp:40) [115]  (4.170 ns)
	'add' operation 17 bit of DSP[139] ('add_ln40_1', ../lab1_prof/hls/axil_conv2D.cpp:40) [139]  (2.100 ns)

 <State 10>: 4.304ns
The critical path consists of the following:
	'load' operation 8 bit ('image_in_load_7', ../lab1_prof/hls/axil_conv2D.cpp:40) on array 'image_in' [127]  (3.254 ns)
	'mul' operation 16 bit of DSP[141] ('mul_ln40_7', ../lab1_prof/hls/axil_conv2D.cpp:40) [129]  (1.050 ns)

 <State 11>: 2.100ns
The critical path consists of the following:
	'mul' operation 16 bit of DSP[138] ('mul_ln40_6', ../lab1_prof/hls/axil_conv2D.cpp:40) [122]  (0.000 ns)
	'add' operation 21 bit of DSP[138] ('add_ln40', ../lab1_prof/hls/axil_conv2D.cpp:40) [138]  (2.100 ns)

 <State 12>: 2.100ns
The critical path consists of the following:
	'add' operation 21 bit of DSP[138] ('add_ln40', ../lab1_prof/hls/axil_conv2D.cpp:40) [138]  (2.100 ns)

 <State 13>: 6.149ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[141] ('add_ln40_2', ../lab1_prof/hls/axil_conv2D.cpp:40) [141]  (2.100 ns)
	'add' operation 21 bit ('add_ln40_3', ../lab1_prof/hls/axil_conv2D.cpp:40) [143]  (0.000 ns)
	'add' operation 21 bit ('acc', ../lab1_prof/hls/axil_conv2D.cpp:40) [152]  (4.049 ns)

 <State 14>: 6.181ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln45', ../lab1_prof/hls/axil_conv2D.cpp:45) [154]  (1.679 ns)
	'select' operation 8 bit ('acc_sat', ../lab1_prof/hls/axil_conv2D.cpp:45) [157]  (0.000 ns)
	'select' operation 8 bit ('acc_sat', ../lab1_prof/hls/axil_conv2D.cpp:45) [159]  (1.248 ns)
	'store' operation 0 bit ('store_ln52', ../lab1_prof/hls/axil_conv2D.cpp:52) of variable 'acc_sat', ../lab1_prof/hls/axil_conv2D.cpp:45 on array 'image_out' [164]  (3.254 ns)

 <State 15>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln52', ../lab1_prof/hls/axil_conv2D.cpp:52) of variable 'acc_sat', ../lab1_prof/hls/axil_conv2D.cpp:45 on array 'image_out' [164]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
