set ::env(PROJECT_NAME) design19
set ::env(DESIGN_TOP) design19_20_40_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/random_test_cases/design19
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/random_test_cases/design19/design19_20_40.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) random_design_gen
