Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Jan 15 12:30:45 2026
| Host         : DESKTOP-ASVU0S2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TOP_JUEGO_timing_summary_routed.rpt -pb TOP_JUEGO_timing_summary_routed.pb -rpx TOP_JUEGO_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_JUEGO
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.318        0.000                      0                  545        0.106        0.000                      0                  545        4.500        0.000                       0                   271  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.318        0.000                      0                  545        0.106        0.000                      0                  545        4.500        0.000                       0                   271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.750ns (35.185%)  route 3.224ns (64.815%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.975    10.301    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[20]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.631    14.619    U_GAME_LOGIC/tick_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.750ns (35.185%)  route 3.224ns (64.815%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.975    10.301    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[21]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.631    14.619    U_GAME_LOGIC/tick_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.750ns (35.185%)  route 3.224ns (64.815%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.975    10.301    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[22]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.631    14.619    U_GAME_LOGIC/tick_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.750ns (35.185%)  route 3.224ns (64.815%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.975    10.301    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X5Y98          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[23]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y98          FDRE (Setup_fdre_C_R)       -0.631    14.619    U_GAME_LOGIC/tick_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.750ns (35.203%)  route 3.221ns (64.797%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.972    10.299    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603    15.026    U_GAME_LOGIC/CLK
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[0]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.631    14.618    U_GAME_LOGIC/tick_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.750ns (35.203%)  route 3.221ns (64.797%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.972    10.299    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603    15.026    U_GAME_LOGIC/CLK
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[1]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.631    14.618    U_GAME_LOGIC/tick_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.750ns (35.203%)  route 3.221ns (64.797%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.972    10.299    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603    15.026    U_GAME_LOGIC/CLK
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.631    14.618    U_GAME_LOGIC/tick_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.971ns  (logic 1.750ns (35.203%)  route 3.221ns (64.797%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.972    10.299    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603    15.026    U_GAME_LOGIC/CLK
    SLICE_X5Y93          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[3]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y93          FDRE (Setup_fdre_C_R)       -0.631    14.618    U_GAME_LOGIC/tick_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.750ns (36.192%)  route 3.085ns (63.808%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.836    10.163    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y97          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X5Y97          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[16]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.631    14.619    U_GAME_LOGIC/tick_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 U_GAME_LOGIC/current_max_tick_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.750ns (36.192%)  route 3.085ns (63.808%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X3Y94          FDRE                                         r  U_GAME_LOGIC/current_max_tick_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  U_GAME_LOGIC/current_max_tick_reg[22]/Q
                         net (fo=8, routed)           1.234     7.018    U_GAME_LOGIC/current_max_tick_reg_n_0_[22]
    SLICE_X4Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.142 r  U_GAME_LOGIC/road_l1_carry__1_i_6/O
                         net (fo=1, routed)           0.000     7.142    U_GAME_LOGIC/road_l1_carry__1_i_6_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.674 r  U_GAME_LOGIC/road_l1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    U_GAME_LOGIC/road_l1_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 f  U_GAME_LOGIC/road_l1_carry__2/CO[0]
                         net (fo=6, routed)           1.015     8.960    U_FSM/CO[0]
    SLICE_X3Y95          LUT4 (Prop_lut4_I1_O)        0.367     9.327 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.836    10.163    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y97          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.604    15.027    U_GAME_LOGIC/CLK
    SLICE_X5Y97          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[17]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.631    14.619    U_GAME_LOGIC/tick_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.619    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  4.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GAME_LOGIC/tick_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X5Y99          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/tick_counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.785    U_GAME_LOGIC/tick_counter_reg[27]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_GAME_LOGIC/tick_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_GAME_LOGIC/tick_counter_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  U_GAME_LOGIC/tick_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    U_GAME_LOGIC/tick_counter_reg[28]_i_1_n_7
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.868     2.034    U_GAME_LOGIC/CLK
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[28]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_GAME_LOGIC/tick_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_GAME_LOGIC/tick_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X5Y99          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/tick_counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.785    U_GAME_LOGIC/tick_counter_reg[27]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_GAME_LOGIC/tick_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_GAME_LOGIC/tick_counter_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  U_GAME_LOGIC/tick_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    U_GAME_LOGIC/tick_counter_reg[28]_i_1_n_5
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.868     2.034    U_GAME_LOGIC/CLK
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[30]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_GAME_LOGIC/tick_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_GAME_LOGIC/tick_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X5Y99          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/tick_counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.785    U_GAME_LOGIC/tick_counter_reg[27]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_GAME_LOGIC/tick_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_GAME_LOGIC/tick_counter_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  U_GAME_LOGIC/tick_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    U_GAME_LOGIC/tick_counter_reg[28]_i_1_n_6
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.868     2.034    U_GAME_LOGIC/CLK
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_GAME_LOGIC/tick_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_GAME_LOGIC/tick_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/tick_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.367%)  route 0.121ns (23.633%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X5Y99          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/tick_counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.785    U_GAME_LOGIC/tick_counter_reg[27]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  U_GAME_LOGIC/tick_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    U_GAME_LOGIC/tick_counter_reg[24]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  U_GAME_LOGIC/tick_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    U_GAME_LOGIC/tick_counter_reg[28]_i_1_n_4
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.868     2.034    U_GAME_LOGIC/CLK
    SLICE_X5Y100         FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[31]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    U_GAME_LOGIC/tick_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_L/btn_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Deb_L/btn_out_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.575     1.494    U_INPUT/Inst_Deb_L/CLK
    SLICE_X13Y93         FDRE                                         r  U_INPUT/Inst_Deb_L/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_INPUT/Inst_Deb_L/btn_prev_reg/Q
                         net (fo=2, routed)           0.098     1.734    U_INPUT/Inst_Deb_L/btn_prev
    SLICE_X12Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.779 r  U_INPUT/Inst_Deb_L/btn_out_sync_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_INPUT/Inst_Deb_L/btn_out_sync_i_1_n_0
    SLICE_X12Y93         FDRE                                         r  U_INPUT/Inst_Deb_L/btn_out_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.846     2.011    U_INPUT/Inst_Deb_L/CLK
    SLICE_X12Y93         FDRE                                         r  U_INPUT/Inst_Deb_L/btn_out_sync_reg/C
                         clock pessimism             -0.503     1.507    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.120     1.627    U_INPUT/Inst_Deb_L/btn_out_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.676%)  route 0.137ns (49.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/CLK
    SLICE_X3Y90          FDRE                                         r  U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg2_reg/Q
                         net (fo=8, routed)           0.137     1.801    U_OUTPUT/Inst_Buzzer_controller/D[0]
    SLICE_X5Y90          FDCE                                         r  U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.873     2.038    U_OUTPUT/Inst_Buzzer_controller/CLK
    SLICE_X5Y90          FDCE                                         r  U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.070     1.628    U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.150%)  route 0.135ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/CLK
    SLICE_X3Y90          FDRE                                         r  U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg2_reg/Q
                         net (fo=7, routed)           0.135     1.798    U_OUTPUT/Inst_Buzzer_controller/D[1]
    SLICE_X5Y90          FDCE                                         r  U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.873     2.038    U_OUTPUT/Inst_Buzzer_controller/CLK
    SLICE_X5Y90          FDCE                                         r  U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[1]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.066     1.624    U_OUTPUT/Inst_Buzzer_controller/prev_difficulty_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_GAME_LOGIC/lfsr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/lfsr_reg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X1Y96          FDRE                                         r  U_GAME_LOGIC/lfsr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/lfsr_reg_reg[9]/Q
                         net (fo=1, routed)           0.118     1.782    U_GAME_LOGIC/lfsr_reg__0[9]
    SLICE_X0Y96          FDSE                                         r  U_GAME_LOGIC/lfsr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.877     2.042    U_GAME_LOGIC/CLK
    SLICE_X0Y96          FDSE                                         r  U_GAME_LOGIC/lfsr_reg_reg[10]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y96          FDSE (Hold_fdse_C_D)         0.070     1.606    U_GAME_LOGIC/lfsr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_GAME_LOGIC/lfsr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GAME_LOGIC/lfsr_reg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X0Y95          FDRE                                         r  U_GAME_LOGIC/lfsr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/lfsr_reg_reg[12]/Q
                         net (fo=2, routed)           0.129     1.793    U_GAME_LOGIC/lfsr_reg__0[12]
    SLICE_X1Y95          FDSE                                         r  U_GAME_LOGIC/lfsr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.877     2.042    U_GAME_LOGIC/CLK
    SLICE_X1Y95          FDSE                                         r  U_GAME_LOGIC/lfsr_reg_reg[13]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X1Y95          FDSE (Hold_fdse_C_D)         0.075     1.611    U_GAME_LOGIC/lfsr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U_INPUT/Inst_Deb_L/btn_out_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_INPUT/Inst_Edge_L/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.575     1.494    U_INPUT/Inst_Deb_L/CLK
    SLICE_X12Y93         FDRE                                         r  U_INPUT/Inst_Deb_L/btn_out_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  U_INPUT/Inst_Deb_L/btn_out_sync_reg/Q
                         net (fo=3, routed)           0.078     1.736    U_INPUT/Inst_Edge_L/D[0]
    SLICE_X12Y93         FDRE                                         r  U_INPUT/Inst_Edge_L/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.846     2.011    U_INPUT/Inst_Edge_L/CLK
    SLICE_X12Y93         FDRE                                         r  U_INPUT/Inst_Edge_L/sreg_reg[0]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X12Y93         FDRE (Hold_fdre_C_D)         0.060     1.554    U_INPUT/Inst_Edge_L/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     U_FSM/timer_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y91    U_FSM/timer_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91     U_FSM/timer_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y91     U_FSM/timer_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y91    U_FSM/timer_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y92    U_FSM/timer_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y92    U_FSM/timer_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     U_FSM/timer_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     U_FSM/timer_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y91    U_FSM/timer_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y91    U_FSM/timer_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     U_FSM/timer_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     U_FSM/timer_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y93     U_FSM/FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     U_FSM/timer_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     U_FSM/timer_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y91    U_FSM/timer_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y91    U_FSM/timer_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     U_FSM/timer_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y91     U_FSM/timer_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.430ns  (logic 5.419ns (43.595%)  route 7.011ns (56.405%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          5.096     6.603    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.152     6.755 r  U_GAME_LOGIC/g0_b3/O
                         net (fo=1, routed)           1.915     8.670    LEDS_PROGRESO_OBUF[3]
    V15                  OBUF (Prop_obuf_I_O)         3.760    12.430 r  LEDS_PROGRESO_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.430    LEDS_PROGRESO[3]
    V15                                                               r  LEDS_PROGRESO[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.396ns  (logic 5.185ns (41.830%)  route 7.210ns (58.170%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.933     6.440    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.564 r  U_GAME_LOGIC/g0_b2/O
                         net (fo=1, routed)           2.278     8.841    LEDS_PROGRESO_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.396 r  LEDS_PROGRESO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.396    LEDS_PROGRESO[2]
    V14                                                               r  LEDS_PROGRESO[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.365ns  (logic 5.397ns (43.650%)  route 6.968ns (56.350%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.903     6.410    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.118     6.528 r  U_GAME_LOGIC/g0_b1/O
                         net (fo=1, routed)           2.065     8.593    LEDS_PROGRESO_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.772    12.365 r  LEDS_PROGRESO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.365    LEDS_PROGRESO[1]
    V12                                                               r  LEDS_PROGRESO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.350ns  (logic 5.183ns (41.972%)  route 7.166ns (58.028%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.903     6.410    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.124     6.534 r  U_GAME_LOGIC/g0_b5/O
                         net (fo=1, routed)           2.264     8.797    LEDS_PROGRESO_OBUF[5]
    U14                  OBUF (Prop_obuf_I_O)         3.552    12.350 r  LEDS_PROGRESO_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.350    LEDS_PROGRESO[5]
    U14                                                               r  LEDS_PROGRESO[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.137ns  (logic 5.179ns (42.668%)  route 6.958ns (57.332%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          5.096     6.603    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.124     6.727 r  U_GAME_LOGIC/g0_b7/O
                         net (fo=1, routed)           1.862     8.589    LEDS_PROGRESO_OBUF[7]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.137 r  LEDS_PROGRESO_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.137    LEDS_PROGRESO[7]
    V16                                                               r  LEDS_PROGRESO[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.049ns  (logic 5.200ns (43.158%)  route 6.849ns (56.842%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.714     6.221    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.345 r  U_GAME_LOGIC/g0_b0/O
                         net (fo=1, routed)           2.134     8.480    LEDS_PROGRESO_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.049 r  LEDS_PROGRESO_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.049    LEDS_PROGRESO[0]
    V11                                                               r  LEDS_PROGRESO[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.029ns  (logic 5.183ns (43.085%)  route 6.846ns (56.915%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.929     6.436    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.560 r  U_GAME_LOGIC/g0_b10/O
                         net (fo=1, routed)           1.917     8.477    LEDS_PROGRESO_OBUF[10]
    V17                  OBUF (Prop_obuf_I_O)         3.552    12.029 r  LEDS_PROGRESO_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.029    LEDS_PROGRESO[10]
    V17                                                               r  LEDS_PROGRESO[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.967ns  (logic 5.186ns (43.339%)  route 6.781ns (56.661%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.764     6.271    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.124     6.395 r  U_GAME_LOGIC/g0_b8/O
                         net (fo=1, routed)           2.016     8.412    LEDS_PROGRESO_OBUF[8]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.967 r  LEDS_PROGRESO_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.967    LEDS_PROGRESO[8]
    U16                                                               r  LEDS_PROGRESO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.836ns  (logic 5.414ns (45.743%)  route 6.422ns (54.257%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.105     5.612    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.150     5.762 r  U_GAME_LOGIC/g0_b9/O
                         net (fo=1, routed)           2.317     8.079    LEDS_PROGRESO_OBUF[9]
    U17                  OBUF (Prop_obuf_I_O)         3.757    11.836 r  LEDS_PROGRESO_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.836    LEDS_PROGRESO[9]
    U17                                                               r  LEDS_PROGRESO[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.724ns  (logic 5.184ns (44.213%)  route 6.541ns (55.787%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.105     5.612    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.124     5.736 r  U_GAME_LOGIC/g0_b13/O
                         net (fo=1, routed)           2.436     8.172    LEDS_PROGRESO_OBUF[13]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.724 r  LEDS_PROGRESO_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.724    LEDS_PROGRESO[13]
    J13                                                               r  LEDS_PROGRESO[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.216ns  (logic 1.556ns (48.381%)  route 1.660ns (51.619%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.196     1.471    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.516 r  U_GAME_LOGIC/g0_b14/O
                         net (fo=1, routed)           0.464     1.979    LEDS_PROGRESO_OBUF[14]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.216 r  LEDS_PROGRESO_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.216    LEDS_PROGRESO[14]
    K15                                                               r  LEDS_PROGRESO[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.572ns (46.926%)  route 1.778ns (53.074%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.375     1.649    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X2Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.694 r  U_GAME_LOGIC/g0_b11/O
                         net (fo=1, routed)           0.403     2.098    LEDS_PROGRESO_OBUF[11]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.350 r  LEDS_PROGRESO_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.350    LEDS_PROGRESO[11]
    R18                                                               r  LEDS_PROGRESO[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.468ns  (logic 1.538ns (44.352%)  route 1.930ns (55.648%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.416     1.690    U_FSM/RESET_N_IBUF
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.735 r  U_FSM/LEDS_RGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.249    LEDS_RGB_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.468 r  LEDS_RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.468    LEDS_RGB[2]
    N15                                                               r  LEDS_RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.539ns  (logic 1.605ns (45.340%)  route 1.934ns (54.660%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.425     1.699    U_FSM/RESET_N_IBUF
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.046     1.745 r  U_FSM/LEDS_RGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.255    LEDS_RGB_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         1.284     3.539 r  LEDS_RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.539    LEDS_RGB[1]
    M16                                                               r  LEDS_RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.661ns  (logic 1.571ns (42.910%)  route 2.090ns (57.090%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.771     2.046    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     2.091 r  U_GAME_LOGIC/g0_b12/O
                         net (fo=1, routed)           0.319     2.409    LEDS_PROGRESO_OBUF[12]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.661 r  LEDS_PROGRESO_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.661    LEDS_PROGRESO[12]
    N14                                                               r  LEDS_PROGRESO[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.698ns  (logic 1.608ns (43.480%)  route 2.090ns (56.520%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.416     1.690    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     1.735 r  U_GAME_LOGIC/LEDS_PROGRESO_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.675     2.410    LEDS_PROGRESO_OBUF[15]
    H17                  OBUF (Prop_obuf_I_O)         1.288     3.698 r  LEDS_PROGRESO_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.698    LEDS_PROGRESO[15]
    H17                                                               r  LEDS_PROGRESO[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.733ns  (logic 1.663ns (44.543%)  route 2.070ns (55.457%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.688     1.963    U_FSM/RESET_N_IBUF
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.047     2.010 r  U_FSM/LEDS_RGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.382     2.392    LEDS_RGB_OBUF[0]
    R12                  OBUF (Prop_obuf_I_O)         1.341     3.733 r  LEDS_RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.733    LEDS_RGB[0]
    R12                                                               r  LEDS_RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.903ns  (logic 1.575ns (40.343%)  route 2.328ns (59.657%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.990     2.264    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.309 r  U_GAME_LOGIC/g0_b6/O
                         net (fo=1, routed)           0.339     2.648    LEDS_PROGRESO_OBUF[6]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.903 r  LEDS_PROGRESO_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.903    LEDS_PROGRESO[6]
    T15                                                               r  LEDS_PROGRESO[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.922ns  (logic 1.573ns (40.099%)  route 2.350ns (59.901%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.712     1.987    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.045     2.032 r  U_GAME_LOGIC/g0_b13/O
                         net (fo=1, routed)           0.638     2.669    LEDS_PROGRESO_OBUF[13]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.922 r  LEDS_PROGRESO_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.922    LEDS_PROGRESO[13]
    J13                                                               r  LEDS_PROGRESO[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            LEDS_PROGRESO[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.932ns  (logic 1.552ns (39.466%)  route 2.380ns (60.534%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.989     2.263    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X0Y71          LUT6 (Prop_lut6_I5_O)        0.045     2.308 r  U_GAME_LOGIC/g0_b4/O
                         net (fo=1, routed)           0.392     2.700    LEDS_PROGRESO_OBUF[4]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.932 r  LEDS_PROGRESO_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.932    LEDS_PROGRESO[4]
    T16                                                               r  LEDS_PROGRESO[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.095ns  (logic 4.507ns (40.627%)  route 6.587ns (59.373%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_OUTPUT/Inst_Display_Controller/counter_reg[18]/Q
                         net (fo=19, routed)          1.178     6.961    U_GAME_LOGIC/counter_reg[1]
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.085 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.808     7.893    U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_6_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124     8.017 f  U_GAME_LOGIC/SEGMENTOS_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.426     8.443    U_GAME_LOGIC/SEGMENTOS_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     8.567 r  U_GAME_LOGIC/SEGMENTOS_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.983     9.551    U_OUTPUT/Inst_Display_Controller/SEGMENTOS[2]
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.675 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.191    12.866    SEGMENTOS_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.421 r  SEGMENTOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.421    SEGMENTOS[1]
    R10                                                               r  SEGMENTOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.354ns  (logic 4.328ns (41.795%)  route 6.027ns (58.205%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=19, routed)          1.763     7.545    U_OUTPUT/Inst_Display_Controller/S[2]
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.152     7.697 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.264    11.961    DISPLAYS_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.681 r  DISPLAYS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.681    DISPLAYS[6]
    K2                                                                r  DISPLAYS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.280ns  (logic 4.389ns (42.691%)  route 5.892ns (57.309%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.723     5.326    U_INPUT/Inst_Sync_Veh/CLK
    SLICE_X1Y89          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/Q
                         net (fo=13, routed)          1.771     7.553    U_INPUT/Inst_Sync_Veh/s_reg2_reg_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.124     7.677 r  U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.562     8.239    U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_1
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124     8.363 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.644     9.007    U_OUTPUT/Inst_Display_Controller/SEGMENTOS[4]
    SLICE_X0Y95          LUT6 (Prop_lut6_I4_O)        0.124     9.131 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.914    12.045    SEGMENTOS_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.606 r  SEGMENTOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.606    SEGMENTOS[5]
    T11                                                               r  SEGMENTOS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.128ns  (logic 4.641ns (45.822%)  route 5.487ns (54.178%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=19, routed)          1.249     7.032    U_GAME_LOGIC/counter_reg[2]
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.156 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.667     7.823    U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[3]_inst_i_1
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.152     7.975 f  U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.441     8.415    U_OUTPUT/Inst_Display_Controller/SEGMENTOS[0]
    SLICE_X0Y93          LUT6 (Prop_lut6_I5_O)        0.332     8.747 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.131    11.878    SEGMENTOS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.455 r  SEGMENTOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.455    SEGMENTOS[0]
    T10                                                               r  SEGMENTOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.362ns (44.198%)  route 5.507ns (55.802%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.723     5.326    U_INPUT/Inst_Sync_Veh/CLK
    SLICE_X1Y89          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  U_INPUT/Inst_Sync_Veh/s_reg2_reg/Q
                         net (fo=13, routed)          1.771     7.553    U_INPUT/Inst_Sync_Veh/s_reg2_reg_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.124     7.677 r  U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.562     8.239    U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_1
    SLICE_X3Y95          LUT6 (Prop_lut6_I2_O)        0.124     8.363 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           0.809     9.172    U_OUTPUT/Inst_Display_Controller/SEGMENTOS[4]
    SLICE_X0Y95          LUT6 (Prop_lut6_I5_O)        0.124     9.296 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.364    11.660    SEGMENTOS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.194 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.194    SEGMENTOS[4]
    P15                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.329ns  (logic 4.384ns (46.995%)  route 4.945ns (53.005%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=18, routed)          1.814     7.597    U_OUTPUT/Inst_Display_Controller/S[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.152     7.749 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.131    10.880    DISPLAYS_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776    14.656 r  DISPLAYS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.656    DISPLAYS[2]
    T9                                                                r  DISPLAYS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.304ns  (logic 4.445ns (47.774%)  route 4.859ns (52.226%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_OUTPUT/Inst_Display_Controller/counter_reg[18]/Q
                         net (fo=19, routed)          1.178     6.961    U_GAME_LOGIC/counter_reg[1]
    SLICE_X3Y97          LUT6 (Prop_lut6_I5_O)        0.124     7.085 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.808     7.893    U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_6_n_0
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.124     8.017 f  U_GAME_LOGIC/SEGMENTOS_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.426     8.443    U_GAME_LOGIC/SEGMENTOS_OBUF[2]_inst_i_3_n_0
    SLICE_X2Y95          LUT5 (Prop_lut5_I1_O)        0.124     8.567 r  U_GAME_LOGIC/SEGMENTOS_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.584     9.151    U_OUTPUT/Inst_Display_Controller/SEGMENTOS[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.124     9.275 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863    11.138    SEGMENTOS_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.631 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.631    SEGMENTOS[2]
    K16                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.149ns  (logic 4.614ns (50.437%)  route 4.534ns (49.563%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.724     5.327    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=19, routed)          1.249     7.032    U_GAME_LOGIC/counter_reg[2]
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.156 r  U_GAME_LOGIC/SEGMENTOS_OBUF[5]_inst_i_5/O
                         net (fo=3, routed)           0.667     7.823    U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[3]_inst_i_1
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.152     7.975 f  U_INPUT/Inst_Sync_Veh/SEGMENTOS_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.322     8.297    U_OUTPUT/Inst_Display_Controller/SEGMENTOS[0]
    SLICE_X0Y96          LUT6 (Prop_lut6_I5_O)        0.332     8.629 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.296    10.925    SEGMENTOS_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.475 r  SEGMENTOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.475    SEGMENTOS[3]
    K13                                                               r  SEGMENTOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 4.514ns (50.425%)  route 4.438ns (49.575%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X0Y94          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  U_GAME_LOGIC/progress_count_reg[4]/Q
                         net (fo=25, routed)          2.373     8.120    U_GAME_LOGIC/progress_count_reg[4]_0[2]
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.323     8.443 r  U_GAME_LOGIC/g0_b1/O
                         net (fo=1, routed)           2.065    10.508    LEDS_PROGRESO_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.772    14.280 r  LEDS_PROGRESO_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.280    LEDS_PROGRESO[1]
    V12                                                               r  LEDS_PROGRESO[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.270ns (47.886%)  route 4.647ns (52.114%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.725     5.328    U_GAME_LOGIC/CLK
    SLICE_X0Y94          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.419     5.747 r  U_GAME_LOGIC/progress_count_reg[4]/Q
                         net (fo=25, routed)          2.370     8.116    U_GAME_LOGIC/progress_count_reg[4]_0[2]
    SLICE_X0Y72          LUT6 (Prop_lut6_I4_O)        0.297     8.413 r  U_GAME_LOGIC/g0_b2/O
                         net (fo=1, routed)           2.278    10.691    LEDS_PROGRESO_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.245 r  LEDS_PROGRESO_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.245    LEDS_PROGRESO[2]
    V14                                                               r  LEDS_PROGRESO[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.091ns  (logic 1.462ns (69.921%)  route 0.629ns (30.079%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X0Y94          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  U_GAME_LOGIC/progress_count_reg[1]/Q
                         net (fo=17, routed)          0.165     1.817    U_GAME_LOGIC/progress_count_reg[1]
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.098     1.915 r  U_GAME_LOGIC/g0_b14/O
                         net (fo=1, routed)           0.464     2.378    LEDS_PROGRESO_OBUF[14]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.614 r  LEDS_PROGRESO_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.614    LEDS_PROGRESO[14]
    K15                                                               r  LEDS_PROGRESO[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.424ns (67.194%)  route 0.695ns (32.806%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=18, routed)          0.290     1.953    U_OUTPUT/Inst_Display_Controller/S[0]
    SLICE_X1Y96          LUT5 (Prop_lut5_I3_O)        0.045     1.998 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.404    SEGMENTOS_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.642 r  SEGMENTOS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.642    SEGMENTOS[6]
    L18                                                               r  SEGMENTOS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.422ns (66.503%)  route 0.716ns (33.497%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=18, routed)          0.314     1.977    U_OUTPUT/Inst_Display_Controller/S[0]
    SLICE_X0Y97          LUT3 (Prop_lut3_I1_O)        0.045     2.022 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.425    DISPLAYS_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.661 r  DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.661    DISPLAYS[0]
    J17                                                               r  DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.380ns (64.467%)  route 0.761ns (35.533%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=19, routed)          0.346     2.009    U_OUTPUT/Inst_Display_Controller/S[2]
    SLICE_X0Y95          LUT5 (Prop_lut5_I4_O)        0.045     2.054 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.469    SEGMENTOS_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.663 r  SEGMENTOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.663    SEGMENTOS[2]
    K16                                                               r  SEGMENTOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.437ns (66.940%)  route 0.710ns (33.060%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X0Y94          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/progress_count_reg[3]/Q
                         net (fo=21, routed)          0.391     2.056    U_GAME_LOGIC/progress_count_reg[4]_0[1]
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045     2.101 r  U_GAME_LOGIC/g0_b12/O
                         net (fo=1, routed)           0.319     2.419    LEDS_PROGRESO_OBUF[12]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.670 r  LEDS_PROGRESO_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.670    LEDS_PROGRESO[12]
    N14                                                               r  LEDS_PROGRESO[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_GAME_LOGIC/progress_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PROGRESO[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.438ns (66.814%)  route 0.714ns (33.186%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.604     1.523    U_GAME_LOGIC/CLK
    SLICE_X0Y94          FDRE                                         r  U_GAME_LOGIC/progress_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_GAME_LOGIC/progress_count_reg[3]/Q
                         net (fo=21, routed)          0.311     1.976    U_GAME_LOGIC/progress_count_reg[4]_0[1]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.045     2.021 r  U_GAME_LOGIC/g0_b11/O
                         net (fo=1, routed)           0.403     2.424    LEDS_PROGRESO_OBUF[11]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.676 r  LEDS_PROGRESO_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.676    LEDS_PROGRESO[11]
    R18                                                               r  LEDS_PROGRESO[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.439ns (63.417%)  route 0.830ns (36.583%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/Q
                         net (fo=18, routed)          0.315     1.978    U_OUTPUT/Inst_Display_Controller/S[0]
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.045     2.023 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.538    DISPLAYS_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.791 r  DISPLAYS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.791    DISPLAYS[3]
    J14                                                               r  DISPLAYS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.422ns (62.451%)  route 0.855ns (37.549%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=19, routed)          0.419     2.082    U_OUTPUT/Inst_Display_Controller/S[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.045     2.127 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.436     2.564    DISPLAYS_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.800 r  DISPLAYS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.800    DISPLAYS[1]
    J18                                                               r  DISPLAYS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTOS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.420ns (61.937%)  route 0.873ns (38.063%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=19, routed)          0.221     1.884    U_OUTPUT/Inst_Display_Controller/S[2]
    SLICE_X0Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.929 r  U_OUTPUT/Inst_Display_Controller/SEGMENTOS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.652     2.581    SEGMENTOS_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.816 r  SEGMENTOS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.816    SEGMENTOS[4]
    P15                                                               r  SEGMENTOS[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISPLAYS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.437ns (61.423%)  route 0.902ns (38.577%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.603     1.522    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 f  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/Q
                         net (fo=19, routed)          0.408     2.071    U_OUTPUT/Inst_Display_Controller/S[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.045     2.116 r  U_OUTPUT/Inst_Display_Controller/DISPLAYS_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.494     2.611    DISPLAYS_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.861 r  DISPLAYS_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.861    DISPLAYS[4]
    P14                                                               r  DISPLAYS[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           285 Endpoints
Min Delay           285 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.659ns (19.264%)  route 6.953ns (80.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         2.316     8.612    U_FSM/FSM_sequential_current_state_reg[1]_2
    SLICE_X10Y92         FDCE                                         f  U_FSM/timer_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.526     4.949    U_FSM/CLK
    SLICE_X10Y92         FDCE                                         r  U_FSM/timer_counter_reg[14]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.659ns (19.264%)  route 6.953ns (80.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         2.316     8.612    U_FSM/FSM_sequential_current_state_reg[1]_2
    SLICE_X10Y92         FDCE                                         f  U_FSM/timer_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.526     4.949    U_FSM/CLK
    SLICE_X10Y92         FDCE                                         r  U_FSM/timer_counter_reg[15]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.659ns (19.264%)  route 6.953ns (80.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         2.316     8.612    U_FSM/FSM_sequential_current_state_reg[1]_2
    SLICE_X10Y92         FDCE                                         f  U_FSM/timer_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.526     4.949    U_FSM/CLK
    SLICE_X10Y92         FDCE                                         r  U_FSM/timer_counter_reg[16]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.659ns (19.264%)  route 6.953ns (80.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         2.316     8.612    U_FSM/FSM_sequential_current_state_reg[1]_2
    SLICE_X10Y92         FDCE                                         f  U_FSM/timer_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.526     4.949    U_FSM/CLK
    SLICE_X10Y92         FDCE                                         r  U_FSM/timer_counter_reg[17]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.659ns (19.264%)  route 6.953ns (80.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         2.316     8.612    U_FSM/FSM_sequential_current_state_reg[1]_2
    SLICE_X10Y92         FDCE                                         f  U_FSM/timer_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.526     4.949    U_FSM/CLK
    SLICE_X10Y92         FDCE                                         r  U_FSM/timer_counter_reg[19]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_FSM/timer_counter_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.612ns  (logic 1.659ns (19.264%)  route 6.953ns (80.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         2.316     8.612    U_FSM/FSM_sequential_current_state_reg[1]_2
    SLICE_X10Y92         FDCE                                         f  U_FSM/timer_counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.526     4.949    U_FSM/CLK
    SLICE_X10Y92         FDCE                                         r  U_FSM/timer_counter_reg[20]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_OUTPUT/Inst_Display_Controller/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.285ns  (logic 1.659ns (20.025%)  route 6.626ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         1.989     8.285    U_OUTPUT/Inst_Display_Controller/AR[0]
    SLICE_X4Y94          FDCE                                         f  U_OUTPUT/Inst_Display_Controller/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603     5.026    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_OUTPUT/Inst_Display_Controller/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.285ns  (logic 1.659ns (20.025%)  route 6.626ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         1.989     8.285    U_OUTPUT/Inst_Display_Controller/AR[0]
    SLICE_X4Y94          FDCE                                         f  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603     5.026    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[17]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_OUTPUT/Inst_Display_Controller/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.285ns  (logic 1.659ns (20.025%)  route 6.626ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         1.989     8.285    U_OUTPUT/Inst_Display_Controller/AR[0]
    SLICE_X4Y94          FDCE                                         f  U_OUTPUT/Inst_Display_Controller/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603     5.026    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[18]/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_OUTPUT/Inst_Display_Controller/counter_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.285ns  (logic 1.659ns (20.025%)  route 6.626ns (79.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          4.637     6.144    U_OUTPUT/Inst_Buzzer_controller/RESET_N_IBUF
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.152     6.296 f  U_OUTPUT/Inst_Buzzer_controller/FSM_sequential_current_state[1]_i_2/O
                         net (fo=100, routed)         1.989     8.285    U_OUTPUT/Inst_Display_Controller/AR[0]
    SLICE_X4Y94          FDCE                                         f  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         1.603     5.026    U_OUTPUT/Inst_Display_Controller/CLK
    SLICE_X4Y94          FDCE                                         r  U_OUTPUT/Inst_Display_Controller/counter_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIFICULTAD_SW[2]
                            (input port)
  Destination:            U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.253ns (41.026%)  route 0.364ns (58.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  DIFICULTAD_SW[2] (IN)
                         net (fo=0)                   0.000     0.000    DIFICULTAD_SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  DIFICULTAD_SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.364     0.617    U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/DIFICULTAD_SW_IBUF[0]
    SLICE_X3Y89          FDRE                                         r  U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.875     2.040    U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/CLK
    SLICE_X3Y89          FDRE                                         r  U_INPUT/Gen_Sync_Diff[2].Inst_Sync_Diff/s_reg1_reg/C

Slack:                    inf
  Source:                 BTN_R
                            (input port)
  Destination:            U_INPUT/Inst_Sync_R/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.235ns (36.253%)  route 0.414ns (63.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTN_R (IN)
                         net (fo=0)                   0.000     0.000    BTN_R
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_R_IBUF_inst/O
                         net (fo=1, routed)           0.414     0.649    U_INPUT/Inst_Sync_R/BTN_R_IBUF
    SLICE_X2Y85          FDRE                                         r  U_INPUT/Inst_Sync_R/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.872     2.037    U_INPUT/Inst_Sync_R/CLK
    SLICE_X2Y85          FDRE                                         r  U_INPUT/Inst_Sync_R/s_reg1_reg/C

Slack:                    inf
  Source:                 BTN_START
                            (input port)
  Destination:            U_INPUT/Inst_Sync_Start/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.244ns (37.089%)  route 0.415ns (62.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTN_START (IN)
                         net (fo=0)                   0.000     0.000    BTN_START
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTN_START_IBUF_inst/O
                         net (fo=1, routed)           0.415     0.659    U_INPUT/Inst_Sync_Start/BTN_START_IBUF
    SLICE_X2Y85          FDRE                                         r  U_INPUT/Inst_Sync_Start/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.872     2.037    U_INPUT/Inst_Sync_Start/CLK
    SLICE_X2Y85          FDRE                                         r  U_INPUT/Inst_Sync_Start/s_reg1_reg/C

Slack:                    inf
  Source:                 DIFICULTAD_SW[1]
                            (input port)
  Destination:            U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.247ns (37.101%)  route 0.419ns (62.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  DIFICULTAD_SW[1] (IN)
                         net (fo=0)                   0.000     0.000    DIFICULTAD_SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  DIFICULTAD_SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.419     0.667    U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/DIFICULTAD_SW_IBUF[0]
    SLICE_X3Y90          FDRE                                         r  U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.876     2.041    U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/CLK
    SLICE_X3Y90          FDRE                                         r  U_INPUT/Gen_Sync_Diff[1].Inst_Sync_Diff/s_reg1_reg/C

Slack:                    inf
  Source:                 DIFICULTAD_SW[0]
                            (input port)
  Destination:            U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.245ns (35.421%)  route 0.448ns (64.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  DIFICULTAD_SW[0] (IN)
                         net (fo=0)                   0.000     0.000    DIFICULTAD_SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  DIFICULTAD_SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.448     0.693    U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/DIFICULTAD_SW_IBUF[0]
    SLICE_X3Y90          FDRE                                         r  U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.876     2.041    U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/CLK
    SLICE_X3Y90          FDRE                                         r  U_INPUT/Gen_Sync_Diff[0].Inst_Sync_Diff/s_reg1_reg/C

Slack:                    inf
  Source:                 TIPO_V_SW
                            (input port)
  Destination:            U_INPUT/Inst_Sync_Veh/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.245ns (33.162%)  route 0.494ns (66.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  TIPO_V_SW (IN)
                         net (fo=0)                   0.000     0.000    TIPO_V_SW
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  TIPO_V_SW_IBUF_inst/O
                         net (fo=1, routed)           0.494     0.739    U_INPUT/Inst_Sync_Veh/TIPO_V_SW_IBUF
    SLICE_X0Y85          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.872     2.037    U_INPUT/Inst_Sync_Veh/CLK
    SLICE_X0Y85          FDRE                                         r  U_INPUT/Inst_Sync_Veh/s_reg1_reg/C

Slack:                    inf
  Source:                 BTN_L
                            (input port)
  Destination:            U_INPUT/Inst_Sync_L/s_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.256ns (31.951%)  route 0.545ns (68.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTN_L (IN)
                         net (fo=0)                   0.000     0.000    BTN_L
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTN_L_IBUF_inst/O
                         net (fo=1, routed)           0.545     0.800    U_INPUT/Inst_Sync_L/BTN_L_IBUF
    SLICE_X2Y92          FDRE                                         r  U_INPUT/Inst_Sync_L/s_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.876     2.041    U_INPUT/Inst_Sync_L/CLK
    SLICE_X2Y92          FDRE                                         r  U_INPUT/Inst_Sync_L/s_reg1_reg/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_GAME_LOGIC/COLLISION_FLAG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.320ns (21.722%)  route 1.152ns (78.278%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.152     1.426    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     1.471 r  U_GAME_LOGIC/COLLISION_FLAG_i_1/O
                         net (fo=1, routed)           0.000     1.471    U_GAME_LOGIC/COLLISION_FLAG_i_1_n_0
    SLICE_X2Y96          FDRE                                         r  U_GAME_LOGIC/COLLISION_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.877     2.042    U_GAME_LOGIC/CLK
    SLICE_X2Y96          FDRE                                         r  U_GAME_LOGIC/COLLISION_FLAG_reg/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_GAME_LOGIC/WIN_FLAG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.320ns (19.442%)  route 1.324ns (80.558%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.324     1.599    U_GAME_LOGIC/RESET_N_IBUF
    SLICE_X3Y93          LUT6 (Prop_lut6_I3_O)        0.045     1.644 r  U_GAME_LOGIC/WIN_FLAG_i_1/O
                         net (fo=1, routed)           0.000     1.644    U_GAME_LOGIC/WIN_FLAG_i_1_n_0
    SLICE_X3Y93          FDRE                                         r  U_GAME_LOGIC/WIN_FLAG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.877     2.042    U_GAME_LOGIC/CLK
    SLICE_X3Y93          FDRE                                         r  U_GAME_LOGIC/WIN_FLAG_reg/C

Slack:                    inf
  Source:                 RESET_N
                            (input port)
  Destination:            U_GAME_LOGIC/tick_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.321ns (18.165%)  route 1.444ns (81.835%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RESET_N (IN)
                         net (fo=0)                   0.000     0.000    RESET_N
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RESET_N_IBUF_inst/O
                         net (fo=34, routed)          1.220     1.494    U_FSM/RESET_N_IBUF
    SLICE_X3Y95          LUT4 (Prop_lut4_I0_O)        0.046     1.540 r  U_FSM/tick_counter[0]_i_1/O
                         net (fo=32, routed)          0.225     1.765    U_GAME_LOGIC/tick_counter_reg[0]_0
    SLICE_X5Y95          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=270, routed)         0.874     2.039    U_GAME_LOGIC/CLK
    SLICE_X5Y95          FDRE                                         r  U_GAME_LOGIC/tick_counter_reg[10]/C





