Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Studia/UCiSW/sparta lab3 15_01_2015/vga_1/testBench_isim_beh.exe -prj D:/Studia/UCiSW/sparta lab3 15_01_2015/vga_1/testBench_beh.prj work.testBench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Studia/UCiSW/sparta lab3 15_01_2015/vga_1/../ucisw/VGA.vhd" into library work
Parsing VHDL file "D:/Studia/UCiSW/sparta lab3 15_01_2015/vga_1/../ucisw/testBench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity VGA [vga_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable D:/Studia/UCiSW/sparta lab3 15_01_2015/vga_1/testBench_isim_beh.exe
Fuse Memory Usage: 38424 KB
Fuse CPU Usage: 1278 ms
