$date
	Fri Jul 21 11:51:34 2023
$end
$version
	GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
$end
$timescale
	1ns
$end
$scope module DCacheWraper $end
$scope module DCache $end
$var wire 1 3 io_memRsp_ready $end
$var wire 26 % io_coreReq_bits_tag[25:0] $end
$var wire 1 " clock $end
$var wire 7 7 io_memReq_bits_a_source[6:0] $end
$var wire 1 5 io_memReq_valid $end
$var wire 3 - io_coreRsp_bits_instrId[2:0] $end
$var wire 1 * io_coreRsp_valid $end
$var wire 2 & io_coreReq_bits_setIdx[1:0] $end
$var wire 1 , io_coreRsp_bits_isWrite $end
$var wire 1 # io_coreReq_valid $end
$var wire 3 8 io_memReq_bits_a_opcode[2:0] $end
$var wire 1 D coreRsp_st2_valid $end
$var wire 32 0 io_coreRsp_bits_data_2[31:0] $end
$var wire 1 + io_coreRsp_ready $end
$var wire 1 2 io_memRsp_valid $end
$var wire 1 E coreReq_st1_ready $end
$var wire 32 / io_coreRsp_bits_data_1[31:0] $end
$var wire 1 $ io_coreReq_ready $end
$var wire 3 ) io_coreReq_bits_instrId[2:0] $end
$var wire 1 F coreReq_st1_valid $end
$var wire 3 ' io_coreReq_bits_opcode[2:0] $end
$var wire 32 1 io_coreRsp_bits_data_3[31:0] $end
$var wire 4 ( io_coreReq_bits_param[3:0] $end
$var wire 32 4 io_memRsp_bits_d_data_0[31:0] $end
$var wire 1 6 io_memReq_ready $end
$var wire 32 . io_coreRsp_bits_data_0[31:0] $end
$scope module MshrAccess $end
$var wire 1 < subentry_valid_3_0 $end
$var wire 1 ? io_probe_valid $end
$var wire 1 A io_missReq_ready $end
$var wire 1 B io_missRspIn_valid $end
$var wire 1 ; subentry_valid_2_0 $end
$var wire 1 : subentry_valid_1_0 $end
$var wire 1 @ io_missReq_valid $end
$var wire 1 C io_missRspOut_valid $end
$var wire 1 = primaryMiss $end
$var wire 1 9 subentry_valid_0_0 $end
$scope module entryStatus $end
$var wire 1 > io_full $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
b0 1
09
0@
b0 7
13
b0 %
0:
b0 &
1E
1$
1=
b0 /
0C
0,
b0 8
05
0>
b0 )
b0 '
0#
0F
0B
b0 0
b0 -
b0 (
0"
06
0D
b0 4
02
0*
b0 .
0<
1A
0+
0?
$end
#1
1"
#6
0"
1+
16
#11
1"
#16
0"
#21
1"
#26
0"
#31
1"
#36
0"
#41
1"
#46
0"
#51
1"
#56
0"
#61
1"
#66
0"
1#
b1 %
b1 &
b101 )
1?
#71
1@
1"
1F
#76
b10 &
0"
b110 )
#81
19
b10001 7
b100 8
15
1"
#86
0"
b111 )
b11 &
#91
1"
1:
b10110 7
#96
b0 &
0"
b10 %
b0 )
#101
1"
1;
b11011 7
#106
b1 )
0"
b1 &
#111
1"
0?
0E
0$
b11100 7
1>
0A
1<
#116
0#
0"
#121
1"
b0 7
b0 8
05
#126
0"
#131
1"
12
b10100 4
#136
0"
#141
1"
b11000 4
1B
#146
0"
#151
1"
0F
0@
1C
09
b11100 4
1A
0>
#156
0"
#161
1"
0:
b100000 4
1D
#166
0"
#171
1"
b10111 1
b10101 /
0;
b0 4
b10110 0
b101 -
02
1*
b10100 .
#176
0"
#181
1"
b11000 .
b11001 /
b11011 1
0<
0B
b110 -
b11010 0
#186
0"
#191
1"
b11110 0
b11111 1
0C
b11101 /
b11100 .
1@
1$
1F
1E
b111 -
#196
0"
#201
1"
b0 -
0F
0D
15
b10001 7
b100011 1
b100010 0
0=
b100001 /
0@
b100000 .
19
b100 8
#206
0"
#211
1"
b0 8
b10111 1
b101 -
b0 7
05
b10101 /
b10110 0
0*
b10100 .
#216
0"
#221
1"
#226
0"
#231
1"
#236
0"
#241
1"
#246
0"
#251
1"
b100100 4
12
#256
0"
#261
1"
02
b0 4
1B
#266
0"
#271
1"
1C
1=
0B
09
0E
#276
0"
#281
1"
1E
1D
0C
#286
0"
#291
1"
0D
b100101 /
b1 -
b100100 .
b100111 1
1*
b100110 0
#296
0"
#301
1"
b11010 0
b11000 .
b110 -
b11001 /
0*
b11011 1
#306
0"
#311
1"
#316
0"
#321
1"
#326
0"
#331
1"
#336
0"
#341
1"
#346
0"
#351
1"
#356
0"
#361
1"
#366
0"
#371
1"
#376
0"
#381
1"
#386
0"
#391
1"
#396
0"
#401
1"
#406
0"
#411
1"
#416
