\hypertarget{group__CMSIS__core__DebugFunctions}{}\doxysection{ITM Functions}
\label{group__CMSIS__core__DebugFunctions}\index{ITM Functions@{ITM Functions}}


Functions that access the ITM debug interface.  


Collaboration diagram for ITM Functions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=304pt]{group__CMSIS__core__DebugFunctions}
\end{center}
\end{figure}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafbce95646fd514c10aa85ec0a33db728}{APSR\+\_\+\+Type\+::\+\_\+reserved0}}\+:16
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{APSR\+\_\+\+Type\+::\+GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac681f266e20b3b3591b961e13633ae13}{APSR\+\_\+\+Type\+::\+\_\+reserved1}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga22d10913489d24ab08bd83457daa88de}{APSR\+\_\+\+Type\+::Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8004d224aacb78ca37774c35f9156e7e}{APSR\+\_\+\+Type\+::V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga86e2c5b891ecef1ab55b1edac0da79a6}{APSR\+\_\+\+Type\+::C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{APSR\+\_\+\+Type\+::Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{APSR\+\_\+\+Type\+::N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafbce95646fd514c10aa85ec0a33db728}{APSR\_Type::\_reserved0}}:16\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{APSR\_Type::GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac681f266e20b3b3591b961e13633ae13}{APSR\_Type::\_reserved1}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga22d10913489d24ab08bd83457daa88de}{APSR\_Type::Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8004d224aacb78ca37774c35f9156e7e}{APSR\_Type::V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga86e2c5b891ecef1ab55b1edac0da79a6}{APSR\_Type::C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{APSR\_Type::Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{APSR\_Type::N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa0cafff627df6271eda96e47245ed644}{APSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}{APSR\+\_\+\+Type\+::w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{IPSR\+\_\+\+Type\+::\+ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad2eb0a06de4f03f58874a727716aa9aa}{IPSR\+\_\+\+Type\+::\+\_\+reserved0}}\+:23
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{IPSR\_Type::ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad2eb0a06de4f03f58874a727716aa9aa}{IPSR\_Type::\_reserved0}}:23\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab07241188bb7bb7ef83ee13224f8cece}{IPSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4adca999d3a0bc1ae682d73ea7cfa879}{IPSR\+\_\+\+Type\+::w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3e9120dcf1a829fc8d2302b4d0673970}{x\+PSR\+\_\+\+Type\+::\+ISR}}\+:9
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf438e0f407357e914a70b5bd4d6a97c5}{x\+PSR\+\_\+\+Type\+::\+\_\+reserved0}}\+:7
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2d0ec4ccae337c1df5658f8cf4632e76}{x\+PSR\+\_\+\+Type\+::\+GE}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga790056bb6f20ea16cecc784b0dd19ad6}{x\+PSR\+\_\+\+Type\+::\+\_\+reserved1}}\+:4
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7eed9fe24ae8d354cd76ae1c1110a658}{x\+PSR\+\_\+\+Type\+::T}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3200966922a194d84425e2807a7f1328}{x\+PSR\+\_\+\+Type\+::\+IT}}\+:2
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadd7cbd2b0abd8954d62cd7831796ac7c}{x\+PSR\+\_\+\+Type\+::Q}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf14df16ea0690070c45b95f2116b7a0a}{x\+PSR\+\_\+\+Type\+::V}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40213a6b5620410cac83b0d89564609d}{x\+PSR\+\_\+\+Type\+::C}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1e5d9801013d5146f2e02d9b7b3da562}{x\+PSR\+\_\+\+Type\+::Z}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2db9a52f6d42809627d1a7a607c5dbc5}{x\+PSR\+\_\+\+Type\+::N}}\+:1
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3e9120dcf1a829fc8d2302b4d0673970}{xPSR\_Type::ISR}}:9\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf438e0f407357e914a70b5bd4d6a97c5}{xPSR\_Type::\_reserved0}}:7\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2d0ec4ccae337c1df5658f8cf4632e76}{xPSR\_Type::GE}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga790056bb6f20ea16cecc784b0dd19ad6}{xPSR\_Type::\_reserved1}}:4\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7eed9fe24ae8d354cd76ae1c1110a658}{xPSR\_Type::T}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3200966922a194d84425e2807a7f1328}{xPSR\_Type::IT}}:2\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadd7cbd2b0abd8954d62cd7831796ac7c}{xPSR\_Type::Q}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf14df16ea0690070c45b95f2116b7a0a}{xPSR\_Type::V}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga40213a6b5620410cac83b0d89564609d}{xPSR\_Type::C}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1e5d9801013d5146f2e02d9b7b3da562}{xPSR\_Type::Z}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2db9a52f6d42809627d1a7a607c5dbc5}{xPSR\_Type::N}}:1\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga924ad54b9be3a9450ec64014adcb3300}{xPSR\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1a47176768f45f79076c4f5b1b534bc2}{x\+PSR\+\_\+\+Type\+::w}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga35c1732cf153b7b5c4bd321cf1de9605}{CONTROL\+\_\+\+Type\+::n\+PRIV}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8cc085fea1c50a8bd9adea63931ee8e2}{CONTROL\+\_\+\+Type\+::\+SPSEL}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac62cfff08e6f055e0101785bad7094cd}{CONTROL\+\_\+\+Type\+::\+FPCA}}\+:1
\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf8c314273a1e4970a5671bd7f8184f50}{CONTROL\+\_\+\+Type\+::\+\_\+reserved0}}\+:29
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga35c1732cf153b7b5c4bd321cf1de9605}{CONTROL\_Type::nPRIV}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8cc085fea1c50a8bd9adea63931ee8e2}{CONTROL\_Type::SPSEL}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac62cfff08e6f055e0101785bad7094cd}{CONTROL\_Type::FPCA}}:1\\
\>uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf8c314273a1e4970a5671bd7f8184f50}{CONTROL\_Type::\_reserved0}}:29\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga88e1d44994e57cf101a7871cb2c8cf42}{CONTROL\_Type::b}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6b642cca3d96da660b1198c133ca2a1f}{CONTROL\+\_\+\+Type\+::w}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf90c80b7c2b48e248780b3781e0df80f}{NVIC\+\_\+\+Type\+::\+ISER}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga2de17698945ea49abd58a2d45bdc9c80}\label{group__CMSIS__core__DebugFunctions_ga2de17698945ea49abd58a2d45bdc9c80}} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED0} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga1965a2e68b61d2e2009621f6949211a5}{NVIC\+\_\+\+Type\+::\+ICER}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga6d1daf7ab6f2ba83f57ff67ae6f571fe}\label{group__CMSIS__core__DebugFunctions_ga6d1daf7ab6f2ba83f57ff67ae6f571fe}} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RSERVED1} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacf8e38fc2e97316242ddeb7ea959ab90}{NVIC\+\_\+\+Type\+::\+ISPR}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0953af43af8ec7fd5869a1d826ce5b72}\label{group__CMSIS__core__DebugFunctions_ga0953af43af8ec7fd5869a1d826ce5b72}} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED2} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga46241be64208436d35c9a4f8552575c5}{NVIC\+\_\+\+Type\+::\+ICPR}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga9dd330835dbf21471e7b5be8692d77ab}\label{group__CMSIS__core__DebugFunctions_ga9dd330835dbf21471e7b5be8692d77ab}} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED3} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga33e917b381e08dabe4aa5eb2881a7c11}{NVIC\+\_\+\+Type\+::\+IABR}} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga5c0e5d507ac3c1bd5cdaaf9bbd177790}\label{group__CMSIS__core__DebugFunctions_ga5c0e5d507ac3c1bd5cdaaf9bbd177790}} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED4} \mbox{[}56\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6524789fedb94623822c3e0a47f3d06c}{NVIC\+\_\+\+Type\+::\+IP}} \mbox{[}240\mbox{]}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga4f753b4f824270175af045ac99bc12e8}\label{group__CMSIS__core__DebugFunctions_ga4f753b4f824270175af045ac99bc12e8}} 
uint32\+\_\+t {\bfseries NVIC\+\_\+\+Type\+::\+RESERVED5} \mbox{[}644\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749}{NVIC\+\_\+\+Type\+::\+STIR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafa7a9ee34dfa1da0b60b4525da285032}{SCB\+\_\+\+Type\+::\+CPUID}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3e66570ab689d28aebefa7e84e85dc4a}{SCB\+\_\+\+Type\+::\+ICSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f}{SCB\+\_\+\+Type\+::\+VTOR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6ed3c9064013343ea9fd0a73a734f29d}{SCB\+\_\+\+Type\+::\+AIRCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabfad14e7b4534d73d329819625d77a16}{SCB\+\_\+\+Type\+::\+SCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6d273c6b90bad15c91dfbbad0f6e92d8}{SCB\+\_\+\+Type\+::\+CCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf6336103f8be0cab29de51daed5a65f4}{SCB\+\_\+\+Type\+::\+SHP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae9891a59abbe51b0b2067ca507ca212f}{SCB\+\_\+\+Type\+::\+SHCSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4}{SCB\+\_\+\+Type\+::\+CFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d}{SCB\+\_\+\+Type\+::\+HFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d}{SCB\+\_\+\+Type\+::\+DFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd}{SCB\+\_\+\+Type\+::\+MMFAR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a}{SCB\+\_\+\+Type\+::\+BFAR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef}{SCB\+\_\+\+Type\+::\+AFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3f51c43f952f3799951d0c54e76b0cb7}{SCB\+\_\+\+Type\+::\+PFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86}{SCB\+\_\+\+Type\+::\+DFR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2}{SCB\+\_\+\+Type\+::\+ADR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaec2f8283d2737c6897188568a4214976}{SCB\+\_\+\+Type\+::\+MMFR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacee8e458f054aac964268f4fe647ea4f}{SCB\+\_\+\+Type\+::\+ISAR}} \mbox{[}5\mbox{]}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac89a5d9901e3748d22a7090bfca2bee6}\label{group__CMSIS__core__DebugFunctions_gac89a5d9901e3748d22a7090bfca2bee6}} 
uint32\+\_\+t {\bfseries SCB\+\_\+\+Type\+::\+RESERVED0} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85}{SCB\+\_\+\+Type\+::\+CPACR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafe1d5fd2966d5062716613b05c8d0ae1}\label{group__CMSIS__core__DebugFunctions_gafe1d5fd2966d5062716613b05c8d0ae1}} 
uint32\+\_\+t {\bfseries SCn\+SCB\+\_\+\+Type\+::\+RESERVED0} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad99a25f5d4c163d9005ca607c24f6a98}{SCn\+SCB\+\_\+\+Type\+::\+ICTR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaacadedade30422fed705e8dfc8e6cd8d}{SCn\+SCB\+\_\+\+Type\+::\+ACTLR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}{Sys\+Tick\+\_\+\+Type\+::\+CTRL}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae7bc9d3eac1147f3bba8d73a8395644f}{Sys\+Tick\+\_\+\+Type\+::\+LOAD}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0997ff20f11817f8246e8f0edac6f4e4}{Sys\+Tick\+\_\+\+Type\+::\+VAL}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9c9eda0ea6f6a7c904d2d75a6963e238}{Sys\+Tick\+\_\+\+Type\+::\+CALIB}}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabea77b06775d325e5f6f46203f582433}{ITM\+\_\+\+Type\+::u8}}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\+\_\+\+Type\+::u16}}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\+\_\+\+Type\+::u32}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint8\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabea77b06775d325e5f6f46203f582433}{ITM\_Type::u8}}\\
\>\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint16\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}{ITM\_Type::u16}}\\
\>\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\_\_O}} uint32\_t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6882fa5af67ef5c5dfb433b3b68939df}{ITM\_Type::u32}}\\
\} \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad9f8d413a216e7b9a24596ab1071deb0}{ITM\_Type::PORT}} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga2c5ae30385b5f370d023468ea9914c0e}\label{group__CMSIS__core__DebugFunctions_ga2c5ae30385b5f370d023468ea9914c0e}} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED0} \mbox{[}864\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga91a040e1b162e1128ac1e852b4a0e589}{ITM\+\_\+\+Type\+::\+TER}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafffce5b93bbfedbaee85357d0b07ebce}\label{group__CMSIS__core__DebugFunctions_gafffce5b93bbfedbaee85357d0b07ebce}} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED1} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga93b480aac6da620bbb611212186d47fa}{ITM\+\_\+\+Type\+::\+TPR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf56b2f07bc6b42cd3e4d17e1b27cff7b}\label{group__CMSIS__core__DebugFunctions_gaf56b2f07bc6b42cd3e4d17e1b27cff7b}} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED2} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga58f169e1aa40a9b8afb6296677c3bb45}{ITM\+\_\+\+Type\+::\+TCR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gab7708f0bcbbe9987cceadc4748c7e6b7}\label{group__CMSIS__core__DebugFunctions_gab7708f0bcbbe9987cceadc4748c7e6b7}} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED3} \mbox{[}29\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafd0e0c051acd3f6187794a4e8dc7e7ea}{ITM\+\_\+\+Type\+::\+IWR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga212a614a8d5f2595e5eb049e5143c739}{ITM\+\_\+\+Type\+::\+IRR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}{ITM\+\_\+\+Type\+::\+IMCR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga45ad0b376a0a0f2ade55bbb7daf64ff2}\label{group__CMSIS__core__DebugFunctions_ga45ad0b376a0a0f2ade55bbb7daf64ff2}} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED4} \mbox{[}43\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga97840d39a9c63331e3689b5fa69175e9}{ITM\+\_\+\+Type\+::\+LAR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaaa0515b1f6dd5e7d90b61ef67d8de77b}{ITM\+\_\+\+Type\+::\+LSR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga7f70161bc2441d430b5c9d55aa7b7b5e}\label{group__CMSIS__core__DebugFunctions_ga7f70161bc2441d430b5c9d55aa7b7b5e}} 
uint32\+\_\+t {\bfseries ITM\+\_\+\+Type\+::\+RESERVED5} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaccfc7de00b0eaba0301e8f4553f70512}{ITM\+\_\+\+Type\+::\+PID4}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga9353055ceb7024e07d59248e54502cb9}{ITM\+\_\+\+Type\+::\+PID5}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga755c0ec919e7dbb5f7ff05c8b56a3383}{ITM\+\_\+\+Type\+::\+PID6}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa31ca6bb4b749201321b23d0dbbe0704}{ITM\+\_\+\+Type\+::\+PID7}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab69ade751350a7758affdfe396517535}{ITM\+\_\+\+Type\+::\+PID0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga30e87ec6f93ecc9fe4f135ca8b068990}{ITM\+\_\+\+Type\+::\+PID1}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae139d2e588bb382573ffcce3625a88cd}{ITM\+\_\+\+Type\+::\+PID2}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf006ee26c7e61c9a3712a80ac74a6cf3}{ITM\+\_\+\+Type\+::\+PID3}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga413f3bb0a15222e5f38fca4baeef14f6}{ITM\+\_\+\+Type\+::\+CID0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5f7d524b71f49e444ff0d1d52b3c3565}{ITM\+\_\+\+Type\+::\+CID1}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gadee4ccce1429db8b5db3809c4539f876}{ITM\+\_\+\+Type\+::\+CID2}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0e7aa199619cc7ac6baddff9600aa52e}{ITM\+\_\+\+Type\+::\+CID3}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga37964d64a58551b69ce4c8097210d37d}{DWT\+\_\+\+Type\+::\+CTRL}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga71680298e85e96e57002f87e7ab78fd4}{DWT\+\_\+\+Type\+::\+CYCCNT}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga88cca2ab8eb1b5b507817656ceed89fc}{DWT\+\_\+\+Type\+::\+CPICNT}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac0801a2328f3431e4706fed91c828f82}{DWT\+\_\+\+Type\+::\+EXCCNT}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8afd5a4bf994011748bc012fa442c74d}{DWT\+\_\+\+Type\+::\+SLEEPCNT}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaeba92e6c7fd3de4ba06bfd94f47f5b35}{DWT\+\_\+\+Type\+::\+LSUCNT}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga35f2315f870a574e3e6958face6584ab}{DWT\+\_\+\+Type\+::\+FOLDCNT}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabc5ae11d98da0ad5531a5e979a3c2ab5}{DWT\+\_\+\+Type\+::\+PCSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7cf71ff4b30a8362690fddd520763904}{DWT\+\_\+\+Type\+::\+COMP0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5bb1c17fc754180cc197b874d3d8673f}{DWT\+\_\+\+Type\+::\+MASK0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5fbd9947d110cc168941f6acadc4a729}{DWT\+\_\+\+Type\+::\+FUNCTION0}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaddd893d655ed90d40705b20170daac59}\label{group__CMSIS__core__DebugFunctions_gaddd893d655ed90d40705b20170daac59}} 
uint32\+\_\+t {\bfseries DWT\+\_\+\+Type\+::\+RESERVED0} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4a5bb70a5ce3752bd628d5ce5658cb0c}{DWT\+\_\+\+Type\+::\+COMP1}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0c684438a24f8c927e6e01c0e0a605ef}{DWT\+\_\+\+Type\+::\+MASK1}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3345a33476ee58e165447a3212e6d747}{DWT\+\_\+\+Type\+::\+FUNCTION1}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga069871233a8c1df03521e6d7094f1de4}\label{group__CMSIS__core__DebugFunctions_ga069871233a8c1df03521e6d7094f1de4}} 
uint32\+\_\+t {\bfseries DWT\+\_\+\+Type\+::\+RESERVED1} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8927aedbe9fd6bdae8983088efc83332}{DWT\+\_\+\+Type\+::\+COMP2}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga8ecdc8f0d917dac86b0373532a1c0e2e}{DWT\+\_\+\+Type\+::\+MASK2}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacba1654190641a3617fcc558b5e3f87b}{DWT\+\_\+\+Type\+::\+FUNCTION2}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8556ca1c32590517602d92fe0cd55738}\label{group__CMSIS__core__DebugFunctions_ga8556ca1c32590517602d92fe0cd55738}} 
uint32\+\_\+t {\bfseries DWT\+\_\+\+Type\+::\+RESERVED2} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3df15697eec279dbbb4b4e9d9ae8b62f}{DWT\+\_\+\+Type\+::\+COMP3}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae3f01137a8d28c905ddefe7333547fba}{DWT\+\_\+\+Type\+::\+MASK3}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga80bd242fc05ca80f9db681ce4d82e890}{DWT\+\_\+\+Type\+::\+FUNCTION3}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912}{TPI\+\_\+\+Type\+::\+SSPSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a}{TPI\+\_\+\+Type\+::\+CSPSR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf143c5e8fc9a3b2be2878e9c1f331aa9}\label{group__CMSIS__core__DebugFunctions_gaf143c5e8fc9a3b2be2878e9c1f331aa9}} 
uint32\+\_\+t {\bfseries TPI\+\_\+\+Type\+::\+RESERVED0} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab}{TPI\+\_\+\+Type\+::\+ACPR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac3956fe93987b725d89d3be32738da12}\label{group__CMSIS__core__DebugFunctions_gac3956fe93987b725d89d3be32738da12}} 
uint32\+\_\+t {\bfseries TPI\+\_\+\+Type\+::\+RESERVED1} \mbox{[}55\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e}{TPI\+\_\+\+Type\+::\+SPPR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac7bbb92e6231b9b38ac483f7d161a096}\label{group__CMSIS__core__DebugFunctions_gac7bbb92e6231b9b38ac483f7d161a096}} 
uint32\+\_\+t {\bfseries TPI\+\_\+\+Type\+::\+RESERVED2} \mbox{[}131\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd}{TPI\+\_\+\+Type\+::\+FFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880}{TPI\+\_\+\+Type\+::\+FFCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef}{TPI\+\_\+\+Type\+::\+FSCR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga31700c8cdd26e4c094db72af33d9f24c}\label{group__CMSIS__core__DebugFunctions_ga31700c8cdd26e4c094db72af33d9f24c}} 
uint32\+\_\+t {\bfseries TPI\+\_\+\+Type\+::\+RESERVED3} \mbox{[}759\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe}{TPI\+\_\+\+Type\+::\+TRIGGER}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10}{TPI\+\_\+\+Type\+::\+FIFO0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d}{TPI\+\_\+\+Type\+::\+ITATBCTR2}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga684071216fafee4e80be6aaa932cec46}\label{group__CMSIS__core__DebugFunctions_ga684071216fafee4e80be6aaa932cec46}} 
uint32\+\_\+t {\bfseries TPI\+\_\+\+Type\+::\+RESERVED4} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0}{TPI\+\_\+\+Type\+::\+ITATBCTR0}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e}{TPI\+\_\+\+Type\+::\+FIFO1}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198}{TPI\+\_\+\+Type\+::\+ITCTRL}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3f80dd93f6bab6524603a7aa58de9a30}\label{group__CMSIS__core__DebugFunctions_ga3f80dd93f6bab6524603a7aa58de9a30}} 
uint32\+\_\+t {\bfseries TPI\+\_\+\+Type\+::\+RESERVED5} \mbox{[}39\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84}{TPI\+\_\+\+Type\+::\+CLAIMSET}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad}{TPI\+\_\+\+Type\+::\+CLAIMCLR}}
\item 
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga476ca23fbc9480f1697fbec871130550}\label{group__CMSIS__core__DebugFunctions_ga476ca23fbc9480f1697fbec871130550}} 
uint32\+\_\+t {\bfseries TPI\+\_\+\+Type\+::\+RESERVED7} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d}{TPI\+\_\+\+Type\+::\+DEVID}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35}{TPI\+\_\+\+Type\+::\+DEVTYPE}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga25c14c022c73a725a1736e903431095d}{Core\+Debug\+\_\+\+Type\+::\+DHCSR}}
\item 
\mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafefa84bce7497652353a1b76d405d983}{Core\+Debug\+\_\+\+Type\+::\+DCRSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gab8f4bb076402b61f7be6308075a789c9}{Core\+Debug\+\_\+\+Type\+::\+DCRDR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga5cdd51dbe3ebb7041880714430edd52d}{Core\+Debug\+\_\+\+Type\+::\+DEMCR}}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
volatile int32\+\_\+t \mbox{\hyperlink{group__CMSIS_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}
\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t \mbox{\hyperlink{group__CMSIS_gac90a497bd64286b84552c2c553d3419e}{ITM\+\_\+\+Send\+Char}} (uint32\+\_\+t ch)
\begin{DoxyCompactList}\small\item\em ITM Send Character. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t \mbox{\hyperlink{group__CMSIS_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\+\_\+\+Receive\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Receive Character. \end{DoxyCompactList}\item 
\+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t \mbox{\hyperlink{group__CMSIS_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\+\_\+\+Check\+Char}} (void)
\begin{DoxyCompactList}\small\item\em ITM Check Character. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__CMSIS_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}}~0x5\+AA55\+AA5
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Functions that access the ITM debug interface. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__CMSIS_gaa822cb398ee022b59e9e6c5d7bbb228a}\label{group__CMSIS_gaa822cb398ee022b59e9e6c5d7bbb228a}} 
\index{ITM Functions@{ITM Functions}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITM\_RXBUFFER\_EMPTY}{ITM\_RXBUFFER\_EMPTY}}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

Value identifying \mbox{\hyperlink{group__CMSIS_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}} is ready for next character. 

\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group__CMSIS_gae61ce9ca5917735325cd93b0fb21dd29}\label{group__CMSIS_gae61ce9ca5917735325cd93b0fb21dd29}} 
\index{ITM Functions@{ITM Functions}!ITM\_CheckChar@{ITM\_CheckChar}}
\index{ITM\_CheckChar@{ITM\_CheckChar}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITM\_CheckChar()}{ITM\_CheckChar()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Check\+Char (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



ITM Check Character. 

The function checks whether a character is pending for reading in the variable \mbox{\hyperlink{group__CMSIS_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}.

\begin{DoxyReturn}{Returns}
0 No character available. 

1 Character available. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__CMSIS_gac3ee2c30a1ac4ed34c8a866a17decd53}\label{group__CMSIS_gac3ee2c30a1ac4ed34c8a866a17decd53}} 
\index{ITM Functions@{ITM Functions}!ITM\_ReceiveChar@{ITM\_ReceiveChar}}
\index{ITM\_ReceiveChar@{ITM\_ReceiveChar}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITM\_ReceiveChar()}{ITM\_ReceiveChar()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE int32\+\_\+t ITM\+\_\+\+Receive\+Char (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



ITM Receive Character. 

The function inputs a character via the external variable \mbox{\hyperlink{group__CMSIS_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\+\_\+\+Rx\+Buffer}}.

\begin{DoxyReturn}{Returns}
Received character. 

-\/1 No character pending. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__CMSIS_gac90a497bd64286b84552c2c553d3419e}\label{group__CMSIS_gac90a497bd64286b84552c2c553d3419e}} 
\index{ITM Functions@{ITM Functions}!ITM\_SendChar@{ITM\_SendChar}}
\index{ITM\_SendChar@{ITM\_SendChar}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITM\_SendChar()}{ITM\_SendChar()}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE uint32\+\_\+t ITM\+\_\+\+Send\+Char (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ch }\end{DoxyParamCaption})}



ITM Send Character. 

The function transmits a character via the ITM channel 0, and \begin{DoxyItemize}
\item Just returns when no debugger is connected that has booked the output. \item Is blocking when a debugger is connected, but the previous character sent has not been transmitted.\end{DoxyItemize}

\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em ch} & Character to transmit.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Character to transmit. 
\end{DoxyReturn}


\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafbce95646fd514c10aa85ec0a33db728}\label{group__CMSIS__core__DebugFunctions_gafbce95646fd514c10aa85ec0a33db728}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [1/8]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 0..15 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga40a16164602a889d31a6bd92e9ccde92}\label{group__CMSIS__core__DebugFunctions_ga40a16164602a889d31a6bd92e9ccde92}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::\+\_\+reserved0}

bit\+: 0..15 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gad2eb0a06de4f03f58874a727716aa9aa}\label{group__CMSIS__core__DebugFunctions_gad2eb0a06de4f03f58874a727716aa9aa}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [3/8]}}
{\footnotesize\ttfamily uint32\+\_\+t IPSR\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 9..31 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaa0449af1acf460572a66b57e2d07a931}\label{group__CMSIS__core__DebugFunctions_gaa0449af1acf460572a66b57e2d07a931}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [4/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::\+\_\+reserved0}

bit\+: 9..31 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf438e0f407357e914a70b5bd4d6a97c5}\label{group__CMSIS__core__DebugFunctions_gaf438e0f407357e914a70b5bd4d6a97c5}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [5/8]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 9..15 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga7af0067da9805e481890c297bf4ed70f}\label{group__CMSIS__core__DebugFunctions_ga7af0067da9805e481890c297bf4ed70f}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [6/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::\+\_\+reserved0}

bit\+: 9..15 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf8c314273a1e4970a5671bd7f8184f50}\label{group__CMSIS__core__DebugFunctions_gaf8c314273a1e4970a5671bd7f8184f50}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved0}{\_reserved0}\hspace{0.1cm}{\footnotesize\ttfamily [7/8]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::\+\_\+reserved0}

bit\+: 3..31 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gada408fafd29cbe29e0c71ef479bd7564}\label{group__CMSIS__core__DebugFunctions_gada408fafd29cbe29e0c71ef479bd7564}} 
\index{ITM Functions@{ITM Functions}!\_reserved0@{\_reserved0}}
\index{\_reserved0@{\_reserved0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [8/8]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::\+\_\+reserved0}

bit\+: 3..31 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac681f266e20b3b3591b961e13633ae13}\label{group__CMSIS__core__DebugFunctions_gac681f266e20b3b3591b961e13633ae13}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::\+\_\+reserved1}

bit\+: 20..26 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0cbfd22333a5cffdf67ed1465842d400}\label{group__CMSIS__core__DebugFunctions_ga0cbfd22333a5cffdf67ed1465842d400}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::\+\_\+reserved1}

bit\+: 20..26 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga47fcd8148847b188c61b2e12baba8f5f}\label{group__CMSIS__core__DebugFunctions_ga47fcd8148847b188c61b2e12baba8f5f}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::\+\_\+reserved1}

bit\+: 20..23 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga790056bb6f20ea16cecc784b0dd19ad6}\label{group__CMSIS__core__DebugFunctions_ga790056bb6f20ea16cecc784b0dd19ad6}} 
\index{ITM Functions@{ITM Functions}!\_reserved1@{\_reserved1}}
\index{\_reserved1@{\_reserved1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{\_reserved1}{\_reserved1}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+\_\+reserved1}

bit\+: 20..23 Reserved ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab}\label{group__CMSIS__core__DebugFunctions_gad75832a669eb121f6fce3c28d36b7fab}} 
\index{ITM Functions@{ITM Functions}!ACPR@{ACPR}}
\index{ACPR@{ACPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ACPR}{ACPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+ACPR}

Offset\+: 0x010 (R/W) Asynchronous Clock Prescaler Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaacadedade30422fed705e8dfc8e6cd8d}\label{group__CMSIS__core__DebugFunctions_gaacadedade30422fed705e8dfc8e6cd8d}} 
\index{ITM Functions@{ITM Functions}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ACTLR}{ACTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCn\+SCB\+\_\+\+Type\+::\+ACTLR}

Offset\+: 0x008 (R/W) Auxiliary Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2}\label{group__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2}} 
\index{ITM Functions@{ITM Functions}!ADR@{ADR}}
\index{ADR@{ADR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ADR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef}\label{group__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef}} 
\index{ITM Functions@{ITM Functions}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+AFSR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga6ed3c9064013343ea9fd0a73a734f29d}\label{group__CMSIS__core__DebugFunctions_ga6ed3c9064013343ea9fd0a73a734f29d}} 
\index{ITM Functions@{ITM Functions}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+AIRCR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaa0cafff627df6271eda96e47245ed644}\label{group__CMSIS__core__DebugFunctions_gaa0cafff627df6271eda96e47245ed644}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily struct \{ ... \}  APSR\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gab07241188bb7bb7ef83ee13224f8cece}\label{group__CMSIS__core__DebugFunctions_gab07241188bb7bb7ef83ee13224f8cece}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily struct \{ ... \}  IPSR\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga924ad54b9be3a9450ec64014adcb3300}\label{group__CMSIS__core__DebugFunctions_ga924ad54b9be3a9450ec64014adcb3300}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily struct \{ ... \}  x\+PSR\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga88e1d44994e57cf101a7871cb2c8cf42}\label{group__CMSIS__core__DebugFunctions_ga88e1d44994e57cf101a7871cb2c8cf42}} 
\index{ITM Functions@{ITM Functions}!b@{b}}
\index{b@{b}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily struct \{ ... \}  CONTROL\+\_\+\+Type\+::b}

Structure used for bit access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a}\label{group__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a}} 
\index{ITM Functions@{ITM Functions}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+BFAR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga86e2c5b891ecef1ab55b1edac0da79a6}\label{group__CMSIS__core__DebugFunctions_ga86e2c5b891ecef1ab55b1edac0da79a6}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga7c6e27604bd227c0c7685ae13ee33dc4}\label{group__CMSIS__core__DebugFunctions_ga7c6e27604bd227c0c7685ae13ee33dc4}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga40213a6b5620410cac83b0d89564609d}\label{group__CMSIS__core__DebugFunctions_ga40213a6b5620410cac83b0d89564609d}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{C}{C}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae33d83822b56cd849b9fa9affddd59b2}\label{group__CMSIS__core__DebugFunctions_gae33d83822b56cd849b9fa9affddd59b2}} 
\index{ITM Functions@{ITM Functions}!C@{C}}
\index{C@{C}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::C}

bit\+: 29 Carry condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga9c9eda0ea6f6a7c904d2d75a6963e238}\label{group__CMSIS__core__DebugFunctions_ga9c9eda0ea6f6a7c904d2d75a6963e238}} 
\index{ITM Functions@{ITM Functions}!CALIB@{CALIB}}
\index{CALIB@{CALIB}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CALIB}{CALIB}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+CALIB}

Offset\+: 0x00C (R/ ) Sys\+Tick Calibration Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga6d273c6b90bad15c91dfbbad0f6e92d8}\label{group__CMSIS__core__DebugFunctions_ga6d273c6b90bad15c91dfbbad0f6e92d8}} 
\index{ITM Functions@{ITM Functions}!CCR@{CCR}}
\index{CCR@{CCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CCR}

Offset\+: 0x014 (R/W) Configuration Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4}\label{group__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4}} 
\index{ITM Functions@{ITM Functions}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CFSR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga413f3bb0a15222e5f38fca4baeef14f6}\label{group__CMSIS__core__DebugFunctions_ga413f3bb0a15222e5f38fca4baeef14f6}} 
\index{ITM Functions@{ITM Functions}!CID0@{CID0}}
\index{CID0@{CID0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CID0}{CID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID0}

Offset\+: 0x\+FF0 (R/ ) ITM Component Identification Register \#0 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga5f7d524b71f49e444ff0d1d52b3c3565}\label{group__CMSIS__core__DebugFunctions_ga5f7d524b71f49e444ff0d1d52b3c3565}} 
\index{ITM Functions@{ITM Functions}!CID1@{CID1}}
\index{CID1@{CID1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CID1}{CID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID1}

Offset\+: 0x\+FF4 (R/ ) ITM Component Identification Register \#1 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gadee4ccce1429db8b5db3809c4539f876}\label{group__CMSIS__core__DebugFunctions_gadee4ccce1429db8b5db3809c4539f876}} 
\index{ITM Functions@{ITM Functions}!CID2@{CID2}}
\index{CID2@{CID2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CID2}{CID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID2}

Offset\+: 0x\+FF8 (R/ ) ITM Component Identification Register \#2 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0e7aa199619cc7ac6baddff9600aa52e}\label{group__CMSIS__core__DebugFunctions_ga0e7aa199619cc7ac6baddff9600aa52e}} 
\index{ITM Functions@{ITM Functions}!CID3@{CID3}}
\index{CID3@{CID3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CID3}{CID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+CID3}

Offset\+: 0x\+FFC (R/ ) ITM Component Identification Register \#3 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad}\label{group__CMSIS__core__DebugFunctions_ga44efa6045512c8d4da64b0623f7a43ad}} 
\index{ITM Functions@{ITM Functions}!CLAIMCLR@{CLAIMCLR}}
\index{CLAIMCLR@{CLAIMCLR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CLAIMCLR}{CLAIMCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+CLAIMCLR}

Offset\+: 0x\+FA4 (R/W) Claim tag clear \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84}\label{group__CMSIS__core__DebugFunctions_ga2e4d5a07fabd771fa942a171230a0a84}} 
\index{ITM Functions@{ITM Functions}!CLAIMSET@{CLAIMSET}}
\index{CLAIMSET@{CLAIMSET}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CLAIMSET}{CLAIMSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+CLAIMSET}

Offset\+: 0x\+FA0 (R/W) Claim tag set \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga7cf71ff4b30a8362690fddd520763904}\label{group__CMSIS__core__DebugFunctions_ga7cf71ff4b30a8362690fddd520763904}} 
\index{ITM Functions@{ITM Functions}!COMP0@{COMP0}}
\index{COMP0@{COMP0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{COMP0}{COMP0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+COMP0}

Offset\+: 0x020 (R/W) Comparator Register 0 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga4a5bb70a5ce3752bd628d5ce5658cb0c}\label{group__CMSIS__core__DebugFunctions_ga4a5bb70a5ce3752bd628d5ce5658cb0c}} 
\index{ITM Functions@{ITM Functions}!COMP1@{COMP1}}
\index{COMP1@{COMP1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{COMP1}{COMP1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+COMP1}

Offset\+: 0x030 (R/W) Comparator Register 1 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8927aedbe9fd6bdae8983088efc83332}\label{group__CMSIS__core__DebugFunctions_ga8927aedbe9fd6bdae8983088efc83332}} 
\index{ITM Functions@{ITM Functions}!COMP2@{COMP2}}
\index{COMP2@{COMP2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{COMP2}{COMP2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+COMP2}

Offset\+: 0x040 (R/W) Comparator Register 2 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3df15697eec279dbbb4b4e9d9ae8b62f}\label{group__CMSIS__core__DebugFunctions_ga3df15697eec279dbbb4b4e9d9ae8b62f}} 
\index{ITM Functions@{ITM Functions}!COMP3@{COMP3}}
\index{COMP3@{COMP3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{COMP3}{COMP3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+COMP3}

Offset\+: 0x050 (R/W) Comparator Register 3 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85}\label{group__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85}} 
\index{ITM Functions@{ITM Functions}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CPACR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga88cca2ab8eb1b5b507817656ceed89fc}\label{group__CMSIS__core__DebugFunctions_ga88cca2ab8eb1b5b507817656ceed89fc}} 
\index{ITM Functions@{ITM Functions}!CPICNT@{CPICNT}}
\index{CPICNT@{CPICNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CPICNT}{CPICNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+CPICNT}

Offset\+: 0x008 (R/W) CPI Count Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafa7a9ee34dfa1da0b60b4525da285032}\label{group__CMSIS__core__DebugFunctions_gafa7a9ee34dfa1da0b60b4525da285032}} 
\index{ITM Functions@{ITM Functions}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+CPUID}

Offset\+: 0x000 (R/ ) CPUID Base Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a}\label{group__CMSIS__core__DebugFunctions_gaa723ef3d38237aa2465779b3cc73a94a}} 
\index{ITM Functions@{ITM Functions}!CSPSR@{CSPSR}}
\index{CSPSR@{CSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CSPSR}{CSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+CSPSR}

Offset\+: 0x004 (R/W) Current Parallel Port Size Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}\label{group__CMSIS__core__DebugFunctions_gaf2ad94ac83e5d40fc6e34884bc1bec5f}} 
\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+CTRL}

Offset\+: 0x000 (R/W) Sys\+Tick Control and Status Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga37964d64a58551b69ce4c8097210d37d}\label{group__CMSIS__core__DebugFunctions_ga37964d64a58551b69ce4c8097210d37d}} 
\index{ITM Functions@{ITM Functions}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+CTRL}

Offset\+: 0x000 (R/W) Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga71680298e85e96e57002f87e7ab78fd4}\label{group__CMSIS__core__DebugFunctions_ga71680298e85e96e57002f87e7ab78fd4}} 
\index{ITM Functions@{ITM Functions}!CYCCNT@{CYCCNT}}
\index{CYCCNT@{CYCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{CYCCNT}{CYCCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+CYCCNT}

Offset\+: 0x004 (R/W) Cycle Count Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gab8f4bb076402b61f7be6308075a789c9}\label{group__CMSIS__core__DebugFunctions_gab8f4bb076402b61f7be6308075a789c9}} 
\index{ITM Functions@{ITM Functions}!DCRDR@{DCRDR}}
\index{DCRDR@{DCRDR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DCRDR}{DCRDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DCRDR}

Offset\+: 0x008 (R/W) Debug Core Register Data Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafefa84bce7497652353a1b76d405d983}\label{group__CMSIS__core__DebugFunctions_gafefa84bce7497652353a1b76d405d983}} 
\index{ITM Functions@{ITM Functions}!DCRSR@{DCRSR}}
\index{DCRSR@{DCRSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DCRSR}{DCRSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DCRSR}

Offset\+: 0x004 ( /W) Debug Core Register Selector Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga5cdd51dbe3ebb7041880714430edd52d}\label{group__CMSIS__core__DebugFunctions_ga5cdd51dbe3ebb7041880714430edd52d}} 
\index{ITM Functions@{ITM Functions}!DEMCR@{DEMCR}}
\index{DEMCR@{DEMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DEMCR}{DEMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DEMCR}

Offset\+: 0x00C (R/W) Debug Exception and Monitor Control Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d}\label{group__CMSIS__core__DebugFunctions_ga4b2e0d680cf7e26728ca8966363a938d}} 
\index{ITM Functions@{ITM Functions}!DEVID@{DEVID}}
\index{DEVID@{DEVID}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DEVID}{DEVID}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+DEVID}

Offset\+: 0x\+FC8 (R/ ) TPIU\+\_\+\+DEVID \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35}\label{group__CMSIS__core__DebugFunctions_ga16d12c5b1e12f764fa3ec4a51c5f0f35}} 
\index{ITM Functions@{ITM Functions}!DEVTYPE@{DEVTYPE}}
\index{DEVTYPE@{DEVTYPE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DEVTYPE}{DEVTYPE}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+DEVTYPE}

Offset\+: 0x\+FCC (R/ ) TPIU\+\_\+\+DEVTYPE \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86}\label{group__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86}} 
\index{ITM Functions@{ITM Functions}!DFR@{DFR}}
\index{DFR@{DFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+DFR}

Offset\+: 0x048 (R/ ) Debug Feature Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d}\label{group__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d}} 
\index{ITM Functions@{ITM Functions}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+DFSR}

Offset\+: 0x030 (R/W) Debug Fault Status Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga25c14c022c73a725a1736e903431095d}\label{group__CMSIS__core__DebugFunctions_ga25c14c022c73a725a1736e903431095d}} 
\index{ITM Functions@{ITM Functions}!DHCSR@{DHCSR}}
\index{DHCSR@{DHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{DHCSR}{DHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Core\+Debug\+\_\+\+Type\+::\+DHCSR}

Offset\+: 0x000 (R/W) Debug Halting Control and Status Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac0801a2328f3431e4706fed91c828f82}\label{group__CMSIS__core__DebugFunctions_gac0801a2328f3431e4706fed91c828f82}} 
\index{ITM Functions@{ITM Functions}!EXCCNT@{EXCCNT}}
\index{EXCCNT@{EXCCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{EXCCNT}{EXCCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+EXCCNT}

Offset\+: 0x00C (R/W) Exception Overhead Count Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880}\label{group__CMSIS__core__DebugFunctions_ga3eb42d69922e340037692424a69da880}} 
\index{ITM Functions@{ITM Functions}!FFCR@{FFCR}}
\index{FFCR@{FFCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FFCR}{FFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+FFCR}

Offset\+: 0x304 (R/W) Formatter and Flush Control Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd}\label{group__CMSIS__core__DebugFunctions_gae67849b2c1016fe6ef9095827d16cddd}} 
\index{ITM Functions@{ITM Functions}!FFSR@{FFSR}}
\index{FFSR@{FFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FFSR}{FFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+FFSR}

Offset\+: 0x300 (R/ ) Formatter and Flush Status Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10}\label{group__CMSIS__core__DebugFunctions_gae91ff529e87d8e234343ed31bcdc4f10}} 
\index{ITM Functions@{ITM Functions}!FIFO0@{FIFO0}}
\index{FIFO0@{FIFO0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FIFO0}{FIFO0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+FIFO0}

Offset\+: 0x\+EEC (R/ ) Integration ETM Data \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e}\label{group__CMSIS__core__DebugFunctions_gaebaa9b8dd27f8017dd4f92ecf32bac8e}} 
\index{ITM Functions@{ITM Functions}!FIFO1@{FIFO1}}
\index{FIFO1@{FIFO1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FIFO1}{FIFO1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+FIFO1}

Offset\+: 0x\+EFC (R/ ) Integration ITM Data \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga35f2315f870a574e3e6958face6584ab}\label{group__CMSIS__core__DebugFunctions_ga35f2315f870a574e3e6958face6584ab}} 
\index{ITM Functions@{ITM Functions}!FOLDCNT@{FOLDCNT}}
\index{FOLDCNT@{FOLDCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FOLDCNT}{FOLDCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+FOLDCNT}

Offset\+: 0x018 (R/W) Folded-\/instruction Count Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac62cfff08e6f055e0101785bad7094cd}\label{group__CMSIS__core__DebugFunctions_gac62cfff08e6f055e0101785bad7094cd}} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FPCA}{FPCA}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::\+FPCA}

bit\+: 2 FP extension active flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga63fd27005fb7c3828f9f145a4fccf9a8}\label{group__CMSIS__core__DebugFunctions_ga63fd27005fb7c3828f9f145a4fccf9a8}} 
\index{ITM Functions@{ITM Functions}!FPCA@{FPCA}}
\index{FPCA@{FPCA}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::FPCA}

bit\+: 2 FP extension active flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef}\label{group__CMSIS__core__DebugFunctions_ga377b78fe804f327e6f8b3d0f37e7bfef}} 
\index{ITM Functions@{ITM Functions}!FSCR@{FSCR}}
\index{FSCR@{FSCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FSCR}{FSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+FSCR}

Offset\+: 0x308 (R/ ) Formatter Synchronization Counter Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga5fbd9947d110cc168941f6acadc4a729}\label{group__CMSIS__core__DebugFunctions_ga5fbd9947d110cc168941f6acadc4a729}} 
\index{ITM Functions@{ITM Functions}!FUNCTION0@{FUNCTION0}}
\index{FUNCTION0@{FUNCTION0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FUNCTION0}{FUNCTION0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+FUNCTION0}

Offset\+: 0x028 (R/W) Function Register 0 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3345a33476ee58e165447a3212e6d747}\label{group__CMSIS__core__DebugFunctions_ga3345a33476ee58e165447a3212e6d747}} 
\index{ITM Functions@{ITM Functions}!FUNCTION1@{FUNCTION1}}
\index{FUNCTION1@{FUNCTION1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FUNCTION1}{FUNCTION1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+FUNCTION1}

Offset\+: 0x038 (R/W) Function Register 1 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gacba1654190641a3617fcc558b5e3f87b}\label{group__CMSIS__core__DebugFunctions_gacba1654190641a3617fcc558b5e3f87b}} 
\index{ITM Functions@{ITM Functions}!FUNCTION2@{FUNCTION2}}
\index{FUNCTION2@{FUNCTION2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FUNCTION2}{FUNCTION2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+FUNCTION2}

Offset\+: 0x048 (R/W) Function Register 2 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga80bd242fc05ca80f9db681ce4d82e890}\label{group__CMSIS__core__DebugFunctions_ga80bd242fc05ca80f9db681ce4d82e890}} 
\index{ITM Functions@{ITM Functions}!FUNCTION3@{FUNCTION3}}
\index{FUNCTION3@{FUNCTION3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{FUNCTION3}{FUNCTION3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+FUNCTION3}

Offset\+: 0x058 (R/W) Function Register 3 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gad17232aa90ca1d83ac3b5f5b467a19c5}\label{group__CMSIS__core__DebugFunctions_gad17232aa90ca1d83ac3b5f5b467a19c5}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gadcb98a5b9c93b0cb69cdb7af5638f32e}\label{group__CMSIS__core__DebugFunctions_gadcb98a5b9c93b0cb69cdb7af5638f32e}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::\+GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga2d0ec4ccae337c1df5658f8cf4632e76}\label{group__CMSIS__core__DebugFunctions_ga2d0ec4ccae337c1df5658f8cf4632e76}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{GE}{GE}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaa452e59daa554dca9b4c315353cb3870}\label{group__CMSIS__core__DebugFunctions_gaa452e59daa554dca9b4c315353cb3870}} 
\index{ITM Functions@{ITM Functions}!GE@{GE}}
\index{GE@{GE}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::GE}

bit\+: 16..19 Greater than or Equal flags ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d}\label{group__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d}} 
\index{ITM Functions@{ITM Functions}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+HFSR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga33e917b381e08dabe4aa5eb2881a7c11}\label{group__CMSIS__core__DebugFunctions_ga33e917b381e08dabe4aa5eb2881a7c11}} 
\index{ITM Functions@{ITM Functions}!IABR@{IABR}}
\index{IABR@{IABR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{IABR}{IABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+IABR\mbox{[}8\mbox{]}}

Offset\+: 0x200 (R/W) Interrupt Active bit Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga1965a2e68b61d2e2009621f6949211a5}\label{group__CMSIS__core__DebugFunctions_ga1965a2e68b61d2e2009621f6949211a5}} 
\index{ITM Functions@{ITM Functions}!ICER@{ICER}}
\index{ICER@{ICER}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ICER}{ICER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICER\mbox{[}8\mbox{]}}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga46241be64208436d35c9a4f8552575c5}\label{group__CMSIS__core__DebugFunctions_ga46241be64208436d35c9a4f8552575c5}} 
\index{ITM Functions@{ITM Functions}!ICPR@{ICPR}}
\index{ICPR@{ICPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ICPR}{ICPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ICPR\mbox{[}8\mbox{]}}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3e66570ab689d28aebefa7e84e85dc4a}\label{group__CMSIS__core__DebugFunctions_ga3e66570ab689d28aebefa7e84e85dc4a}} 
\index{ITM Functions@{ITM Functions}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ICSR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gad99a25f5d4c163d9005ca607c24f6a98}\label{group__CMSIS__core__DebugFunctions_gad99a25f5d4c163d9005ca607c24f6a98}} 
\index{ITM Functions@{ITM Functions}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ICTR}{ICTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCn\+SCB\+\_\+\+Type\+::\+ICTR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}\label{group__CMSIS__core__DebugFunctions_gab2e87d8bb0e3ce9b8e0e4a6a6695228a}} 
\index{ITM Functions@{ITM Functions}!IMCR@{IMCR}}
\index{IMCR@{IMCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{IMCR}{IMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IMCR}

Offset\+: 0x\+F00 (R/W) ITM Integration Mode Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga6524789fedb94623822c3e0a47f3d06c}\label{group__CMSIS__core__DebugFunctions_ga6524789fedb94623822c3e0a47f3d06c}} 
\index{ITM Functions@{ITM Functions}!IP@{IP}}
\index{IP@{IP}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{IP}{IP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t NVIC\+\_\+\+Type\+::\+IP\mbox{[}240\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8Bit wide) \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga212a614a8d5f2595e5eb049e5143c739}\label{group__CMSIS__core__DebugFunctions_ga212a614a8d5f2595e5eb049e5143c739}} 
\index{ITM Functions@{ITM Functions}!IRR@{IRR}}
\index{IRR@{IRR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{IRR}{IRR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IRR}

Offset\+: 0x\+EFC (R/ ) ITM Integration Read Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gacee8e458f054aac964268f4fe647ea4f}\label{group__CMSIS__core__DebugFunctions_gacee8e458f054aac964268f4fe647ea4f}} 
\index{ITM Functions@{ITM Functions}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+ISAR\mbox{[}5\mbox{]}}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf90c80b7c2b48e248780b3781e0df80f}\label{group__CMSIS__core__DebugFunctions_gaf90c80b7c2b48e248780b3781e0df80f}} 
\index{ITM Functions@{ITM Functions}!ISER@{ISER}}
\index{ISER@{ISER}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ISER}{ISER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISER\mbox{[}8\mbox{]}}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gacf8e38fc2e97316242ddeb7ea959ab90}\label{group__CMSIS__core__DebugFunctions_gacf8e38fc2e97316242ddeb7ea959ab90}} 
\index{ITM Functions@{ITM Functions}!ISPR@{ISPR}}
\index{ISPR@{ISPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ISPR}{ISPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+ISPR\mbox{[}8\mbox{]}}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}\label{group__CMSIS__core__DebugFunctions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t IPSR\+\_\+\+Type\+::\+ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafaf0827367274b557f0d28e0a2398229}\label{group__CMSIS__core__DebugFunctions_gafaf0827367274b557f0d28e0a2398229}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3e9120dcf1a829fc8d2302b4d0673970}\label{group__CMSIS__core__DebugFunctions_ga3e9120dcf1a829fc8d2302b4d0673970}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga14aa41f658bf70c2d44435d24761a760}\label{group__CMSIS__core__DebugFunctions_ga14aa41f658bf70c2d44435d24761a760}} 
\index{ITM Functions@{ITM Functions}!ISR@{ISR}}
\index{ISR@{ISR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::ISR}

bit\+: 0.. 8 Exception number ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3200966922a194d84425e2807a7f1328}\label{group__CMSIS__core__DebugFunctions_ga3200966922a194d84425e2807a7f1328}} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{IT}{IT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::\+IT}

bit\+: 25..26 saved IT state (read 0) ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0c9d4cef85e4cc7d6dc701d7d3377af0}\label{group__CMSIS__core__DebugFunctions_ga0c9d4cef85e4cc7d6dc701d7d3377af0}} 
\index{ITM Functions@{ITM Functions}!IT@{IT}}
\index{IT@{IT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::IT}

bit\+: 25..26 saved IT state (read 0) ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0}\label{group__CMSIS__core__DebugFunctions_ga20ca7fad4d4009c242f20a7b4a44b7d0}} 
\index{ITM Functions@{ITM Functions}!ITATBCTR0@{ITATBCTR0}}
\index{ITATBCTR0@{ITATBCTR0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITATBCTR0}{ITATBCTR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+ITATBCTR0}

Offset\+: 0x\+EF8 (R/ ) ITATBCTR0 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d}\label{group__CMSIS__core__DebugFunctions_ga176d991adb4c022bd5b982a9f8fa6a1d}} 
\index{ITM Functions@{ITM Functions}!ITATBCTR2@{ITATBCTR2}}
\index{ITATBCTR2@{ITATBCTR2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITATBCTR2}{ITATBCTR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+ITATBCTR2}

Offset\+: 0x\+EF0 (R/ ) ITATBCTR2 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198}\label{group__CMSIS__core__DebugFunctions_gab49c2cb6b5fe082746a444e07548c198}} 
\index{ITM Functions@{ITM Functions}!ITCTRL@{ITCTRL}}
\index{ITCTRL@{ITCTRL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITCTRL}{ITCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+ITCTRL}

Offset\+: 0x\+F00 (R/W) Integration Mode Control \mbox{\Hypertarget{group__CMSIS_ga12e68e55a7badc271b948d6c7230b2a8}\label{group__CMSIS_ga12e68e55a7badc271b948d6c7230b2a8}} 
\index{ITM Functions@{ITM Functions}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{ITM\_RxBuffer}{ITM\_RxBuffer}}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

External variable to receive characters. ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafd0e0c051acd3f6187794a4e8dc7e7ea}\label{group__CMSIS__core__DebugFunctions_gafd0e0c051acd3f6187794a4e8dc7e7ea}} 
\index{ITM Functions@{ITM Functions}!IWR@{IWR}}
\index{IWR@{IWR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{IWR}{IWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+IWR}

Offset\+: 0x\+EF8 ( /W) ITM Integration Write Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga97840d39a9c63331e3689b5fa69175e9}\label{group__CMSIS__core__DebugFunctions_ga97840d39a9c63331e3689b5fa69175e9}} 
\index{ITM Functions@{ITM Functions}!LAR@{LAR}}
\index{LAR@{LAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{LAR}{LAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+LAR}

Offset\+: 0x\+FB0 ( /W) ITM Lock Access Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae7bc9d3eac1147f3bba8d73a8395644f}\label{group__CMSIS__core__DebugFunctions_gae7bc9d3eac1147f3bba8d73a8395644f}} 
\index{ITM Functions@{ITM Functions}!LOAD@{LOAD}}
\index{LOAD@{LOAD}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{LOAD}{LOAD}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+LOAD}

Offset\+: 0x004 (R/W) Sys\+Tick Reload Value Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaaa0515b1f6dd5e7d90b61ef67d8de77b}\label{group__CMSIS__core__DebugFunctions_gaaa0515b1f6dd5e7d90b61ef67d8de77b}} 
\index{ITM Functions@{ITM Functions}!LSR@{LSR}}
\index{LSR@{LSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{LSR}{LSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+LSR}

Offset\+: 0x\+FB4 (R/ ) ITM Lock Status Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaeba92e6c7fd3de4ba06bfd94f47f5b35}\label{group__CMSIS__core__DebugFunctions_gaeba92e6c7fd3de4ba06bfd94f47f5b35}} 
\index{ITM Functions@{ITM Functions}!LSUCNT@{LSUCNT}}
\index{LSUCNT@{LSUCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{LSUCNT}{LSUCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+LSUCNT}

Offset\+: 0x014 (R/W) LSU Count Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga5bb1c17fc754180cc197b874d3d8673f}\label{group__CMSIS__core__DebugFunctions_ga5bb1c17fc754180cc197b874d3d8673f}} 
\index{ITM Functions@{ITM Functions}!MASK0@{MASK0}}
\index{MASK0@{MASK0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{MASK0}{MASK0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+MASK0}

Offset\+: 0x024 (R/W) Mask Register 0 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0c684438a24f8c927e6e01c0e0a605ef}\label{group__CMSIS__core__DebugFunctions_ga0c684438a24f8c927e6e01c0e0a605ef}} 
\index{ITM Functions@{ITM Functions}!MASK1@{MASK1}}
\index{MASK1@{MASK1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{MASK1}{MASK1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+MASK1}

Offset\+: 0x034 (R/W) Mask Register 1 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8ecdc8f0d917dac86b0373532a1c0e2e}\label{group__CMSIS__core__DebugFunctions_ga8ecdc8f0d917dac86b0373532a1c0e2e}} 
\index{ITM Functions@{ITM Functions}!MASK2@{MASK2}}
\index{MASK2@{MASK2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{MASK2}{MASK2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+MASK2}

Offset\+: 0x044 (R/W) Mask Register 2 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae3f01137a8d28c905ddefe7333547fba}\label{group__CMSIS__core__DebugFunctions_gae3f01137a8d28c905ddefe7333547fba}} 
\index{ITM Functions@{ITM Functions}!MASK3@{MASK3}}
\index{MASK3@{MASK3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{MASK3}{MASK3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+MASK3}

Offset\+: 0x054 (R/W) Mask Register 3 ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd}\label{group__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd}} 
\index{ITM Functions@{ITM Functions}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+MMFAR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaec2f8283d2737c6897188568a4214976}\label{group__CMSIS__core__DebugFunctions_gaec2f8283d2737c6897188568a4214976}} 
\index{ITM Functions@{ITM Functions}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+MMFR\mbox{[}4\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga77dede9507ca1f554043f49035299f2e}\label{group__CMSIS__core__DebugFunctions_ga77dede9507ca1f554043f49035299f2e}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}\label{group__CMSIS__core__DebugFunctions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga38ba57343e56c653939fd792c19af047}\label{group__CMSIS__core__DebugFunctions_ga38ba57343e56c653939fd792c19af047}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga2db9a52f6d42809627d1a7a607c5dbc5}\label{group__CMSIS__core__DebugFunctions_ga2db9a52f6d42809627d1a7a607c5dbc5}} 
\index{ITM Functions@{ITM Functions}!N@{N}}
\index{N@{N}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{N}{N}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::N}

bit\+: 31 Negative condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga35c1732cf153b7b5c4bd321cf1de9605}\label{group__CMSIS__core__DebugFunctions_ga35c1732cf153b7b5c4bd321cf1de9605}} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{nPRIV}{nPRIV}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::n\+PRIV}

bit\+: 0 Execution privilege in Thread mode \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga666f4d16841194dd2ffb38cd9c1ff021}\label{group__CMSIS__core__DebugFunctions_ga666f4d16841194dd2ffb38cd9c1ff021}} 
\index{ITM Functions@{ITM Functions}!nPRIV@{nPRIV}}
\index{nPRIV@{nPRIV}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::n\+PRIV}

bit\+: 0 Execution privilege in Thread mode \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gabc5ae11d98da0ad5531a5e979a3c2ab5}\label{group__CMSIS__core__DebugFunctions_gabc5ae11d98da0ad5531a5e979a3c2ab5}} 
\index{ITM Functions@{ITM Functions}!PCSR@{PCSR}}
\index{PCSR@{PCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PCSR}{PCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+PCSR}

Offset\+: 0x01C (R/ ) Program Counter Sample Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3f51c43f952f3799951d0c54e76b0cb7}\label{group__CMSIS__core__DebugFunctions_ga3f51c43f952f3799951d0c54e76b0cb7}} 
\index{ITM Functions@{ITM Functions}!PFR@{PFR}}
\index{PFR@{PFR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+PFR\mbox{[}2\mbox{]}}

Offset\+: 0x040 (R/ ) Processor Feature Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gab69ade751350a7758affdfe396517535}\label{group__CMSIS__core__DebugFunctions_gab69ade751350a7758affdfe396517535}} 
\index{ITM Functions@{ITM Functions}!PID0@{PID0}}
\index{PID0@{PID0}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID0}{PID0}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID0}

Offset\+: 0x\+FE0 (R/ ) ITM Peripheral Identification Register \#0 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga30e87ec6f93ecc9fe4f135ca8b068990}\label{group__CMSIS__core__DebugFunctions_ga30e87ec6f93ecc9fe4f135ca8b068990}} 
\index{ITM Functions@{ITM Functions}!PID1@{PID1}}
\index{PID1@{PID1}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID1}{PID1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID1}

Offset\+: 0x\+FE4 (R/ ) ITM Peripheral Identification Register \#1 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae139d2e588bb382573ffcce3625a88cd}\label{group__CMSIS__core__DebugFunctions_gae139d2e588bb382573ffcce3625a88cd}} 
\index{ITM Functions@{ITM Functions}!PID2@{PID2}}
\index{PID2@{PID2}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID2}{PID2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID2}

Offset\+: 0x\+FE8 (R/ ) ITM Peripheral Identification Register \#2 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf006ee26c7e61c9a3712a80ac74a6cf3}\label{group__CMSIS__core__DebugFunctions_gaf006ee26c7e61c9a3712a80ac74a6cf3}} 
\index{ITM Functions@{ITM Functions}!PID3@{PID3}}
\index{PID3@{PID3}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID3}{PID3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID3}

Offset\+: 0x\+FEC (R/ ) ITM Peripheral Identification Register \#3 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaccfc7de00b0eaba0301e8f4553f70512}\label{group__CMSIS__core__DebugFunctions_gaccfc7de00b0eaba0301e8f4553f70512}} 
\index{ITM Functions@{ITM Functions}!PID4@{PID4}}
\index{PID4@{PID4}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID4}{PID4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID4}

Offset\+: 0x\+FD0 (R/ ) ITM Peripheral Identification Register \#4 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga9353055ceb7024e07d59248e54502cb9}\label{group__CMSIS__core__DebugFunctions_ga9353055ceb7024e07d59248e54502cb9}} 
\index{ITM Functions@{ITM Functions}!PID5@{PID5}}
\index{PID5@{PID5}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID5}{PID5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID5}

Offset\+: 0x\+FD4 (R/ ) ITM Peripheral Identification Register \#5 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga755c0ec919e7dbb5f7ff05c8b56a3383}\label{group__CMSIS__core__DebugFunctions_ga755c0ec919e7dbb5f7ff05c8b56a3383}} 
\index{ITM Functions@{ITM Functions}!PID6@{PID6}}
\index{PID6@{PID6}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID6}{PID6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID6}

Offset\+: 0x\+FD8 (R/ ) ITM Peripheral Identification Register \#6 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaa31ca6bb4b749201321b23d0dbbe0704}\label{group__CMSIS__core__DebugFunctions_gaa31ca6bb4b749201321b23d0dbbe0704}} 
\index{ITM Functions@{ITM Functions}!PID7@{PID7}}
\index{PID7@{PID7}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{PID7}{PID7}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+PID7}

Offset\+: 0x\+FDC (R/ ) ITM Peripheral Identification Register \#7 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gad9f8d413a216e7b9a24596ab1071deb0}\label{group__CMSIS__core__DebugFunctions_gad9f8d413a216e7b9a24596ab1071deb0}} 
\index{ITM Functions@{ITM Functions}!PORT@{PORT}}
\index{PORT@{PORT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily \+\_\+\+\_\+O \{ ... \}  ITM\+\_\+\+Type\+::\+PORT\mbox{[}32\mbox{]}}

Offset\+: 0x000 ( /W) ITM Stimulus Port Registers ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaebf336ed17f711353ef40d16b9fcc305}\label{group__CMSIS__core__DebugFunctions_gaebf336ed17f711353ef40d16b9fcc305}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga22d10913489d24ab08bd83457daa88de}\label{group__CMSIS__core__DebugFunctions_ga22d10913489d24ab08bd83457daa88de}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0713a6888c5b556e9050aa82d2c1b0e1}\label{group__CMSIS__core__DebugFunctions_ga0713a6888c5b556e9050aa82d2c1b0e1}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gadd7cbd2b0abd8954d62cd7831796ac7c}\label{group__CMSIS__core__DebugFunctions_gadd7cbd2b0abd8954d62cd7831796ac7c}} 
\index{ITM Functions@{ITM Functions}!Q@{Q}}
\index{Q@{Q}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{Q}{Q}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::Q}

bit\+: 27 Saturation condition flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gabfad14e7b4534d73d329819625d77a16}\label{group__CMSIS__core__DebugFunctions_gabfad14e7b4534d73d329819625d77a16}} 
\index{ITM Functions@{ITM Functions}!SCR@{SCR}}
\index{SCR@{SCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+SCR}

Offset\+: 0x010 (R/W) System Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae9891a59abbe51b0b2067ca507ca212f}\label{group__CMSIS__core__DebugFunctions_gae9891a59abbe51b0b2067ca507ca212f}} 
\index{ITM Functions@{ITM Functions}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+SHCSR}

Offset\+: 0x024 (R/W) System Handler Control and State Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf6336103f8be0cab29de51daed5a65f4}\label{group__CMSIS__core__DebugFunctions_gaf6336103f8be0cab29de51daed5a65f4}} 
\index{ITM Functions@{ITM Functions}!SHP@{SHP}}
\index{SHP@{SHP}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{SHP}{SHP}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SCB\+\_\+\+Type\+::\+SHP\mbox{[}12\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8afd5a4bf994011748bc012fa442c74d}\label{group__CMSIS__core__DebugFunctions_ga8afd5a4bf994011748bc012fa442c74d}} 
\index{ITM Functions@{ITM Functions}!SLEEPCNT@{SLEEPCNT}}
\index{SLEEPCNT@{SLEEPCNT}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{SLEEPCNT}{SLEEPCNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DWT\+\_\+\+Type\+::\+SLEEPCNT}

Offset\+: 0x010 (R/W) Sleep Count Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e}\label{group__CMSIS__core__DebugFunctions_ga3eb655f2e45d7af358775025c1a50c8e}} 
\index{ITM Functions@{ITM Functions}!SPPR@{SPPR}}
\index{SPPR@{SPPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{SPPR}{SPPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+SPPR}

Offset\+: 0x0\+F0 (R/W) Selected Pin Protocol Register \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8cc085fea1c50a8bd9adea63931ee8e2}\label{group__CMSIS__core__DebugFunctions_ga8cc085fea1c50a8bd9adea63931ee8e2}} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{SPSEL}{SPSEL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::\+SPSEL}

bit\+: 1 Stack to be used ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae452742bb12b77c4cae20418495334f1}\label{group__CMSIS__core__DebugFunctions_gae452742bb12b77c4cae20418495334f1}} 
\index{ITM Functions@{ITM Functions}!SPSEL@{SPSEL}}
\index{SPSEL@{SPSEL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::SPSEL}

bit\+: 1 Stack to be used ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912}\label{group__CMSIS__core__DebugFunctions_ga158e9d784f6ee6398f4bdcb2e4ca0912}} 
\index{ITM Functions@{ITM Functions}!SSPSR@{SSPSR}}
\index{SSPSR@{SSPSR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{SSPSR}{SSPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+SSPSR}

Offset\+: 0x000 (R/ ) Supported Parallel Port Size Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749}\label{group__CMSIS__core__DebugFunctions_ga0b0d7f3131da89c659a2580249432749}} 
\index{ITM Functions@{ITM Functions}!STIR@{STIR}}
\index{STIR@{STIR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t NVIC\+\_\+\+Type\+::\+STIR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga5224815d0f90fb7d26c7007bfb8e38d5}\label{group__CMSIS__core__DebugFunctions_ga5224815d0f90fb7d26c7007bfb8e38d5}} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::T}

bit\+: 24 Thumb bit (read 0) ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga7eed9fe24ae8d354cd76ae1c1110a658}\label{group__CMSIS__core__DebugFunctions_ga7eed9fe24ae8d354cd76ae1c1110a658}} 
\index{ITM Functions@{ITM Functions}!T@{T}}
\index{T@{T}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{T}{T}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::T}

bit\+: 24 Thumb bit (read 0) ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga58f169e1aa40a9b8afb6296677c3bb45}\label{group__CMSIS__core__DebugFunctions_ga58f169e1aa40a9b8afb6296677c3bb45}} 
\index{ITM Functions@{ITM Functions}!TCR@{TCR}}
\index{TCR@{TCR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TCR}

Offset\+: 0x\+E80 (R/W) ITM Trace Control Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga91a040e1b162e1128ac1e852b4a0e589}\label{group__CMSIS__core__DebugFunctions_ga91a040e1b162e1128ac1e852b4a0e589}} 
\index{ITM Functions@{ITM Functions}!TER@{TER}}
\index{TER@{TER}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{TER}{TER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TER}

Offset\+: 0x\+E00 (R/W) ITM Trace Enable Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga93b480aac6da620bbb611212186d47fa}\label{group__CMSIS__core__DebugFunctions_ga93b480aac6da620bbb611212186d47fa}} 
\index{ITM Functions@{ITM Functions}!TPR@{TPR}}
\index{TPR@{TPR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ITM\+\_\+\+Type\+::\+TPR}

Offset\+: 0x\+E40 (R/W) ITM Trace Privilege Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe}\label{group__CMSIS__core__DebugFunctions_gaa4b603c71768dbda553da571eccba1fe}} 
\index{ITM Functions@{ITM Functions}!TRIGGER@{TRIGGER}}
\index{TRIGGER@{TRIGGER}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{TRIGGER}{TRIGGER}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t TPI\+\_\+\+Type\+::\+TRIGGER}

Offset\+: 0x\+EE8 (R/ ) TRIGGER \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}\label{group__CMSIS__core__DebugFunctions_ga12aa4eb4d9dcb589a5d953c836f4e8f4}} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{u16}{u16}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint16\+\_\+t ITM\+\_\+\+Type\+::u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8ff70d74e2edac38f1b2222e8165f566}\label{group__CMSIS__core__DebugFunctions_ga8ff70d74e2edac38f1b2222e8165f566}} 
\index{ITM Functions@{ITM Functions}!u16@{u16}}
\index{u16@{u16}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+O \{ ... \} \+::u16}

Offset\+: 0x000 ( /W) ITM Stimulus Port 16-\/bit ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga6882fa5af67ef5c5dfb433b3b68939df}\label{group__CMSIS__core__DebugFunctions_ga6882fa5af67ef5c5dfb433b3b68939df}} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{u32}{u32}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t ITM\+\_\+\+Type\+::u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga173603927cc7e19b6c205ffb0fee3627}\label{group__CMSIS__core__DebugFunctions_ga173603927cc7e19b6c205ffb0fee3627}} 
\index{ITM Functions@{ITM Functions}!u32@{u32}}
\index{u32@{u32}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+O \{ ... \} \+::u32}

Offset\+: 0x000 ( /W) ITM Stimulus Port 32-\/bit ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gafb9840e1a9a8abc9e175ff4593bb06c2}\label{group__CMSIS__core__DebugFunctions_gafb9840e1a9a8abc9e175ff4593bb06c2}} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+O \{ ... \} \+::u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gabea77b06775d325e5f6f46203f582433}\label{group__CMSIS__core__DebugFunctions_gabea77b06775d325e5f6f46203f582433}} 
\index{ITM Functions@{ITM Functions}!u8@{u8}}
\index{u8@{u8}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{u8}{u8}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_ga7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t ITM\+\_\+\+Type\+::u8}

Offset\+: 0x000 ( /W) ITM Stimulus Port 8-\/bit ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8003e190933fcfbff0b0878f48aa32b6}\label{group__CMSIS__core__DebugFunctions_ga8003e190933fcfbff0b0878f48aa32b6}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8004d224aacb78ca37774c35f9156e7e}\label{group__CMSIS__core__DebugFunctions_ga8004d224aacb78ca37774c35f9156e7e}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga6dd30396c78f8bc53d30ca13b058cbb2}\label{group__CMSIS__core__DebugFunctions_ga6dd30396c78f8bc53d30ca13b058cbb2}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gaf14df16ea0690070c45b95f2116b7a0a}\label{group__CMSIS__core__DebugFunctions_gaf14df16ea0690070c45b95f2116b7a0a}} 
\index{ITM Functions@{ITM Functions}!V@{V}}
\index{V@{V}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{V}{V}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::V}

bit\+: 28 Overflow condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0997ff20f11817f8246e8f0edac6f4e4}\label{group__CMSIS__core__DebugFunctions_ga0997ff20f11817f8246e8f0edac6f4e4}} 
\index{ITM Functions@{ITM Functions}!VAL@{VAL}}
\index{VAL@{VAL}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{VAL}{VAL}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Sys\+Tick\+\_\+\+Type\+::\+VAL}

Offset\+: 0x008 (R/W) Sys\+Tick Current Value Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f}\label{group__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f}} 
\index{ITM Functions@{ITM Functions}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SCB\+\_\+\+Type\+::\+VTOR}

Offset\+: 0x008 (R/W) Vector Table Offset Register ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}\label{group__CMSIS__core__DebugFunctions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga4adca999d3a0bc1ae682d73ea7cfa879}\label{group__CMSIS__core__DebugFunctions_ga4adca999d3a0bc1ae682d73ea7cfa879}} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t IPSR\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga1a47176768f45f79076c4f5b1b534bc2}\label{group__CMSIS__core__DebugFunctions_ga1a47176768f45f79076c4f5b1b534bc2}} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga6b642cca3d96da660b1198c133ca2a1f}\label{group__CMSIS__core__DebugFunctions_ga6b642cca3d96da660b1198c133ca2a1f}} 
\index{ITM Functions@{ITM Functions}!w@{w}}
\index{w@{w}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{w}{w}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t CONTROL\+\_\+\+Type\+::w}

Type used for word access ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga3b04d58738b66a28ff13f23d8b0ba7e5}\label{group__CMSIS__core__DebugFunctions_ga3b04d58738b66a28ff13f23d8b0ba7e5}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily uint32\+\_\+t APSR\+\_\+\+Type\+::Z}

bit\+: 30 Zero condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga8030e626bbdfa4d8f50cf01ea2d1c0ea}\label{group__CMSIS__core__DebugFunctions_ga8030e626bbdfa4d8f50cf01ea2d1c0ea}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::Z}

bit\+: 30 Zero condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_gac1f7475b01a46aef06d9f53d3a2a69ef}\label{group__CMSIS__core__DebugFunctions_gac1f7475b01a46aef06d9f53d3a2a69ef}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{}{}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily uint32\+\_\+t \{ ... \} \+::Z}

bit\+: 30 Zero condition code flag ~\newline
 \mbox{\Hypertarget{group__CMSIS__core__DebugFunctions_ga1e5d9801013d5146f2e02d9b7b3da562}\label{group__CMSIS__core__DebugFunctions_ga1e5d9801013d5146f2e02d9b7b3da562}} 
\index{ITM Functions@{ITM Functions}!Z@{Z}}
\index{Z@{Z}!ITM Functions@{ITM Functions}}
\doxysubsubsection{\texorpdfstring{Z}{Z}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily uint32\+\_\+t x\+PSR\+\_\+\+Type\+::Z}

bit\+: 30 Zero condition code flag ~\newline
 