<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
  <head>
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=11" />
    <meta name="generator" content="Doxygen 1.12.0" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <link rel="icon" type="image/x-icon" href="favicon.svg">
    <title>RIOT OS: cc2538_sys_ctrl_t Struct Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css" />
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="clipboard.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
    <link href="doxygen.css" rel="stylesheet" type="text/css" />
    <link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="global.css" rel="stylesheet" type="text/css"/>
    <!-- ... other metadata & script includes ... -->
    <script
      type="text/javascript"
      src="doxygen-awesome-paragraph-link.js"
    ></script>
      <script type="text/javascript" src="doxygen-awesome-interactive-toc.js"></script>
    <!-- <link href="pagefind/pagefind-ui.css" rel="stylesheet"> -->
    <script src="pagefind/pagefind-ui.js"></script>
    <script>
      // Check whether the PagefindUI class is available
      if (typeof PagefindUI === "undefined") {
        console.warn("PagefindUI class is not available | Dev Build");
      } else {
        // // Remove the "searchstub" element and initialize the PagefindUI class
        // document.getElementById("#searchstub").remove();
        // Initialize the PagefindUI class with the element id "search"
        window.addEventListener("DOMContentLoaded", (event) => {
          new PagefindUI({
            element: "#pagefindsearch",
            showSubResults: true,
            showImages: false,
            resetStyles: false,
            mergeFilter: {
              "Information Source": "API Documentation",
            },
            mergeIndex: [{
              bundlePath: "https://riot.annsann.eu/pagefind",
              mergeFilter: {
                "Information Source": "Guides",
              }
          }], 
          });
        });
      }
    </script>
  </head>
  <body>
    <div>
        <div id="top">
          <!-- do not remove this div, it is closed by doxygen! -->
          <div id="titlearea">
            <table cellspacing="0" cellpadding="0">
              <tbody>
                <tr id="projectrow">
                  <td id="projectlogo">
                    <img alt="Logo" src="riot-logo.svg"  />
                  </td>
                  <td id="projectalign">
                    <div id="projectname">
                      RIOT OS
                    </div>
                    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
                  </td>
                </tr>
              </tbody>
            </table>
            <div
              id="searchbox"
              class="searchboxui"
            >
                <button
                id="enable-search-box"
                class="searchbutton"
                >
                <h3>üê∏üîé</h3>
                <h4>Search</h4>
              </button>
              <div id="pagefindsearch" class="hidden"></div>
            </div>
          </div>
        </div>
        <script>
          /* When the user clicks on the button, toggle between hiding and showing the search box content */
          document.getElementById("enable-search-box").addEventListener("click", function () {
            var searchbox = document.getElementById("pagefindsearch");
            if (searchbox.classList.contains("hidden")) {
              searchbox.classList.remove("hidden");
              /* Focus on the search input field (classname pagefind-ui__search-input) */
              searchbox.querySelector(".pagefind-ui__search-input").focus();
            } else {
              searchbox.classList.add("hidden");
            }
          });
        </script>
        <!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',true);
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('structcc2538__sys__ctrl__t.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">cc2538_sys_ctrl_t Struct Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__cc2538.html">TI CC2538</a> &raquo; <a class="el" href="group__cpu__cc2538__regs.html">TI CC2538 CMSIS-style Headers</a> &raquo; <a class="el" href="group__cpu__cc2538__sysctrl.html">CC2538 System Control</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>System Control component registers.  
 <a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>System Control component registers. </p>
</div>
<p><code>#include &lt;<a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac5b19da4186b4657454fc476af7c602a" id="r_ac5b19da4186b4657454fc476af7c602a"><td class="memItemLeft" ><a id="ac5b19da4186b4657454fc476af7c602a" name="ac5b19da4186b4657454fc476af7c602a"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccfd8c3a28b8a974cbbed5542bd07a6" id="r_a8ccfd8c3a28b8a974cbbed5542bd07a6"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>CLOCK_CTRL</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8ccfd8c3a28b8a974cbbed5542bd07a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register. <br /></td></tr>
<tr class="separator:a8ccfd8c3a28b8a974cbbed5542bd07a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53579c1a37ef0492a9c0361e2014c42" id="r_ae53579c1a37ef0492a9c0361e2014c42"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a253bb5cbe8f4cdca507fc941615ff8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92697b856f3fce0622f1904b35aaaadd" id="r_a92697b856f3fce0622f1904b35aaaadd"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SYS_DIV</b>: 3&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a92697b856f3fce0622f1904b35aaaadd"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock rate setting. <br /></td></tr>
<tr class="separator:a92697b856f3fce0622f1904b35aaaadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7195dba1a46f60bd152cb6f5a6cadadf" id="r_a7195dba1a46f60bd152cb6f5a6cadadf"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED1</b>: 5&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a7195dba1a46f60bd152cb6f5a6cadadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a7195dba1a46f60bd152cb6f5a6cadadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7089deedee2319dd6f51654b61b775" id="r_aba7089deedee2319dd6f51654b61b775"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>IO_DIV</b>: 3&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aba7089deedee2319dd6f51654b61b775"><td class="mdescLeft">&#160;</td><td class="mdescRight">I/O clock rate setting. <br /></td></tr>
<tr class="separator:aba7089deedee2319dd6f51654b61b775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435248892af42aae8eaf2c9136303779" id="r_a435248892af42aae8eaf2c9136303779"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED2</b>: 5&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a435248892af42aae8eaf2c9136303779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a435248892af42aae8eaf2c9136303779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc851510fb03c424ddae8e39ca6ae5a" id="r_afcc851510fb03c424ddae8e39ca6ae5a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afcc851510fb03c424ddae8e39ca6ae5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock oscillator selection. <br /></td></tr>
<tr class="separator:afcc851510fb03c424ddae8e39ca6ae5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6f92cc840d6013b2eb75509b376ef0" id="r_aac6f92cc840d6013b2eb75509b376ef0"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC_PD</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aac6f92cc840d6013b2eb75509b376ef0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator power-down. <br /></td></tr>
<tr class="separator:aac6f92cc840d6013b2eb75509b376ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4942fbe34483ef587e09c4435b6532" id="r_a9f4942fbe34483ef587e09c4435b6532"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED3</b>: 3&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9f4942fbe34483ef587e09c4435b6532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a9f4942fbe34483ef587e09c4435b6532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a716365d3998f3eeb8ac56c7cba627" id="r_a22a716365d3998f3eeb8ac56c7cba627"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>AMP_DET</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a22a716365d3998f3eeb8ac56c7cba627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Amplitude detector of XOSC during power up. <br /></td></tr>
<tr class="separator:a22a716365d3998f3eeb8ac56c7cba627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab635189813f6ffa56c7dac0b197bc443" id="r_ab635189813f6ffa56c7dac0b197bc443"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED4</b>: 2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab635189813f6ffa56c7dac0b197bc443"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ab635189813f6ffa56c7dac0b197bc443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a776473cb77f195b408c0dec06f171c83" id="r_a776473cb77f195b408c0dec06f171c83"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC32K</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a776473cb77f195b408c0dec06f171c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-kHz clock oscillator selection <br /></td></tr>
<tr class="separator:a776473cb77f195b408c0dec06f171c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8eb34731a5771b4b13d6c442985918b" id="r_ad8eb34731a5771b4b13d6c442985918b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC32K_CADIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad8eb34731a5771b4b13d6c442985918b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable calibration 32-kHz RC oscillator. <br /></td></tr>
<tr class="separator:ad8eb34731a5771b4b13d6c442985918b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887bfc62799c989dcb2fd0e21a82e410" id="r_a887bfc62799c989dcb2fd0e21a82e410"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED5</b>: 6&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a887bfc62799c989dcb2fd0e21a82e410"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a887bfc62799c989dcb2fd0e21a82e410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53579c1a37ef0492a9c0361e2014c42" id="r_ae53579c1a37ef0492a9c0361e2014c42"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CLOCK_CTRLbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae53579c1a37ef0492a9c0361e2014c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b19da4186b4657454fc476af7c602a" id="r_ac5b19da4186b4657454fc476af7c602a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_sys_ctrl_clk_ctrl</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac5b19da4186b4657454fc476af7c602a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register. <br /></td></tr>
<tr class="separator:ac5b19da4186b4657454fc476af7c602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197e50c40cd756d78d0c7a987166989f" id="r_a197e50c40cd756d78d0c7a987166989f"><td class="memItemLeft" ><a id="a197e50c40cd756d78d0c7a987166989f" name="a197e50c40cd756d78d0c7a987166989f"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7032ebdc761cf91fad86f612c0168b76" id="r_a7032ebdc761cf91fad86f612c0168b76"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>CLOCK_STA</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a7032ebdc761cf91fad86f612c0168b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register. <br /></td></tr>
<tr class="separator:a7032ebdc761cf91fad86f612c0168b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0faa082de811d5aac24e6991bdfb718" id="r_aa0faa082de811d5aac24e6991bdfb718"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ae8fc458610adfa34597633a8a41861b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71726dcff8ab4a2e0ae2f9a0bc52f37e" id="r_a71726dcff8ab4a2e0ae2f9a0bc52f37e"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SYS_DIV</b>: 3&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a71726dcff8ab4a2e0ae2f9a0bc52f37e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current functional frequency for system clock. <br /></td></tr>
<tr class="separator:a71726dcff8ab4a2e0ae2f9a0bc52f37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715587bdfdfb327628bc7757c2531b23" id="r_a715587bdfdfb327628bc7757c2531b23"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED6</b>: 5&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a715587bdfdfb327628bc7757c2531b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a715587bdfdfb327628bc7757c2531b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f0862a9761a1f7499dba3c614a070e5" id="r_a2f0862a9761a1f7499dba3c614a070e5"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>IO_DIV</b>: 3&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2f0862a9761a1f7499dba3c614a070e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current functional frequency for IO_CLK. <br /></td></tr>
<tr class="separator:a2f0862a9761a1f7499dba3c614a070e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65bb9d9c3c02b9dcd8d276b15e9f744b" id="r_a65bb9d9c3c02b9dcd8d276b15e9f744b"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED7</b>: 5&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a65bb9d9c3c02b9dcd8d276b15e9f744b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a65bb9d9c3c02b9dcd8d276b15e9f744b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27903a1b6ecb89cfed66fc43d4fb005d" id="r_a27903a1b6ecb89cfed66fc43d4fb005d"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a27903a1b6ecb89cfed66fc43d4fb005d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current clock source selected. <br /></td></tr>
<tr class="separator:a27903a1b6ecb89cfed66fc43d4fb005d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d63e8d2b935ef7dbc2d53a909229ec" id="r_af5d63e8d2b935ef7dbc2d53a909229ec"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC_PD</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:af5d63e8d2b935ef7dbc2d53a909229ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator power-down. <br /></td></tr>
<tr class="separator:af5d63e8d2b935ef7dbc2d53a909229ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e7eb8b727752cf1af7d6f564cb02c36" id="r_a4e7eb8b727752cf1af7d6f564cb02c36"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>HSOSC_STB</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4e7eb8b727752cf1af7d6f564cb02c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSOSC stable status. <br /></td></tr>
<tr class="separator:a4e7eb8b727752cf1af7d6f564cb02c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79dd61e3fce14f150ed062ae843cfcaa" id="r_a79dd61e3fce14f150ed062ae843cfcaa"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>XOSC_STB</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a79dd61e3fce14f150ed062ae843cfcaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC stable status. <br /></td></tr>
<tr class="separator:a79dd61e3fce14f150ed062ae843cfcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6fae0d781ec3d84f7d88388b9fb527" id="r_abe6fae0d781ec3d84f7d88388b9fb527"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SOURCE_CHANGE</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abe6fae0d781ec3d84f7d88388b9fb527"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock source change. <br /></td></tr>
<tr class="separator:abe6fae0d781ec3d84f7d88388b9fb527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5103afbce6c54b10538cc5a43645fc81" id="r_a5103afbce6c54b10538cc5a43645fc81"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED8</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a5103afbce6c54b10538cc5a43645fc81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a5103afbce6c54b10538cc5a43645fc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29fc5e2d6adbffab5c288cb6167de92" id="r_ad29fc5e2d6adbffab5c288cb6167de92"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RST</b>: 2&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad29fc5e2d6adbffab5c288cb6167de92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last source of reset. <br /></td></tr>
<tr class="separator:ad29fc5e2d6adbffab5c288cb6167de92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ddbe7eae5e7383670401f32cb87237" id="r_a12ddbe7eae5e7383670401f32cb87237"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC32K</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a12ddbe7eae5e7383670401f32cb87237"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current 32-kHz clock oscillator selected. <br /></td></tr>
<tr class="separator:a12ddbe7eae5e7383670401f32cb87237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683891b14f79b634fdb2b01d989e2b99" id="r_a683891b14f79b634fdb2b01d989e2b99"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>OSC32K_CALDIS</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a683891b14f79b634fdb2b01d989e2b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable calibration 32-kHz RC oscillator. <br /></td></tr>
<tr class="separator:a683891b14f79b634fdb2b01d989e2b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa574811aeec0f4f7e239a860512edda1" id="r_aa574811aeec0f4f7e239a860512edda1"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SYNC_32K</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa574811aeec0f4f7e239a860512edda1"><td class="mdescLeft">&#160;</td><td class="mdescRight">32-kHz clock source synced to undivided system clock (16 or 32 MHz) <br /></td></tr>
<tr class="separator:aa574811aeec0f4f7e239a860512edda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9735a48c769e64b01aa73a61eec37a" id="r_a9f9735a48c769e64b01aa73a61eec37a"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED9</b>: 5&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9f9735a48c769e64b01aa73a61eec37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a9f9735a48c769e64b01aa73a61eec37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0faa082de811d5aac24e6991bdfb718" id="r_aa0faa082de811d5aac24e6991bdfb718"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>CLOCK_STAbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa0faa082de811d5aac24e6991bdfb718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197e50c40cd756d78d0c7a987166989f" id="r_a197e50c40cd756d78d0c7a987166989f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_sys_ctrl_clk_sta</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a197e50c40cd756d78d0c7a987166989f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock status register. <br /></td></tr>
<tr class="separator:a197e50c40cd756d78d0c7a987166989f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaf678c50b3d11f182923b73031f23de" id="r_aaaf678c50b3d11f182923b73031f23de"><td class="memItemLeft" align="right" valign="top"><a id="aaaf678c50b3d11f182923b73031f23de" name="aaaf678c50b3d11f182923b73031f23de"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RCGCGPT</b></td></tr>
<tr class="memdesc:aaaf678c50b3d11f182923b73031f23de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:aaaf678c50b3d11f182923b73031f23de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a28f9603c0366fc513ed72bd70418ac" id="r_a6a28f9603c0366fc513ed72bd70418ac"><td class="memItemLeft" align="right" valign="top"><a id="a6a28f9603c0366fc513ed72bd70418ac" name="a6a28f9603c0366fc513ed72bd70418ac"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SCGCGPT</b></td></tr>
<tr class="memdesc:a6a28f9603c0366fc513ed72bd70418ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a6a28f9603c0366fc513ed72bd70418ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57705c6e176328c94f0a078ef96bda6" id="r_ab57705c6e176328c94f0a078ef96bda6"><td class="memItemLeft" align="right" valign="top"><a id="ab57705c6e176328c94f0a078ef96bda6" name="ab57705c6e176328c94f0a078ef96bda6"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DCGCGPT</b></td></tr>
<tr class="memdesc:ab57705c6e176328c94f0a078ef96bda6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for GPT[3:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:ab57705c6e176328c94f0a078ef96bda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb42b681920e68d901c984f7e46e399" id="r_a3bb42b681920e68d901c984f7e46e399"><td class="memItemLeft" align="right" valign="top"><a id="a3bb42b681920e68d901c984f7e46e399" name="a3bb42b681920e68d901c984f7e46e399"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRGPT</b></td></tr>
<tr class="memdesc:a3bb42b681920e68d901c984f7e46e399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for GPT[3:0]. <br /></td></tr>
<tr class="separator:a3bb42b681920e68d901c984f7e46e399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a996c09e47437761121efea59a672bc0d" id="r_a996c09e47437761121efea59a672bc0d"><td class="memItemLeft" align="right" valign="top"><a id="a996c09e47437761121efea59a672bc0d" name="a996c09e47437761121efea59a672bc0d"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RCGCSSI</b></td></tr>
<tr class="memdesc:a996c09e47437761121efea59a672bc0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a996c09e47437761121efea59a672bc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b03f6e3e13953ccbbb0852ef95b5ae" id="r_a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="memItemLeft" align="right" valign="top"><a id="a25b03f6e3e13953ccbbb0852ef95b5ae" name="a25b03f6e3e13953ccbbb0852ef95b5ae"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SCGCSSI</b></td></tr>
<tr class="memdesc:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is insSleep mode. <br /></td></tr>
<tr class="separator:a25b03f6e3e13953ccbbb0852ef95b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fade6b6eafb464fa9c238ebd8d7b3aa" id="r_a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="memItemLeft" align="right" valign="top"><a id="a4fade6b6eafb464fa9c238ebd8d7b3aa" name="a4fade6b6eafb464fa9c238ebd8d7b3aa"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DCGCSSI</b></td></tr>
<tr class="memdesc:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for SSI[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a4fade6b6eafb464fa9c238ebd8d7b3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b81c12e23ca7bed13af6ee3df12dfb5" id="r_a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="memItemLeft" align="right" valign="top"><a id="a7b81c12e23ca7bed13af6ee3df12dfb5" name="a7b81c12e23ca7bed13af6ee3df12dfb5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRSSI</b></td></tr>
<tr class="memdesc:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for SSI[1:0]. <br /></td></tr>
<tr class="separator:a7b81c12e23ca7bed13af6ee3df12dfb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b56360da843d72566f554769fa8b2e7" id="r_a0b56360da843d72566f554769fa8b2e7"><td class="memItemLeft" ><a id="a0b56360da843d72566f554769fa8b2e7" name="a0b56360da843d72566f554769fa8b2e7"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba73d908d6e749501b76c1368e5bc8f1" id="r_aba73d908d6e749501b76c1368e5bc8f1"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RCGCUART</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aba73d908d6e749501b76c1368e5bc8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:aba73d908d6e749501b76c1368e5bc8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47d34b4d55ff133ad64cdf9d69cae29" id="r_ac47d34b4d55ff133ad64cdf9d69cae29"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab23d6155ad64770732bfcafc66726fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c6d89bee31e795b43c48984aa16cf7" id="r_ab8c6d89bee31e795b43c48984aa16cf7"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>UART0</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab8c6d89bee31e795b43c48984aa16cf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in active (run) mode. <br /></td></tr>
<tr class="separator:ab8c6d89bee31e795b43c48984aa16cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e8b0c91cf545692565cb3df712c0ac" id="r_af5e8b0c91cf545692565cb3df712c0ac"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>UART1</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:af5e8b0c91cf545692565cb3df712c0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in active (run) mode. <br /></td></tr>
<tr class="separator:af5e8b0c91cf545692565cb3df712c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab099554daa627aab6a13d97672f43922" id="r_ab099554daa627aab6a13d97672f43922"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED</b>: 30&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab099554daa627aab6a13d97672f43922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ab099554daa627aab6a13d97672f43922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac47d34b4d55ff133ad64cdf9d69cae29" id="r_ac47d34b4d55ff133ad64cdf9d69cae29"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>RCGCUARTbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac47d34b4d55ff133ad64cdf9d69cae29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b56360da843d72566f554769fa8b2e7" id="r_a0b56360da843d72566f554769fa8b2e7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_sys_ctrl_unnamed1</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0b56360da843d72566f554769fa8b2e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - active mode. <br /></td></tr>
<tr class="separator:a0b56360da843d72566f554769fa8b2e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081aa76366462db4d5c15392833ab28" id="r_ac081aa76366462db4d5c15392833ab28"><td class="memItemLeft" ><a id="ac081aa76366462db4d5c15392833ab28" name="ac081aa76366462db4d5c15392833ab28"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acebe9aa44ab2bca784f849e9a1e5ecd7" id="r_acebe9aa44ab2bca784f849e9a1e5ecd7"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>SCGCUART</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:acebe9aa44ab2bca784f849e9a1e5ecd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:acebe9aa44ab2bca784f849e9a1e5ecd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54854e668070f3fcd558cd331c589094" id="r_a54854e668070f3fcd558cd331c589094"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a378048886ecd0475b53af0dd07b2d5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b90879ce7cc661fc8759b1fe13db9a6" id="r_a4b90879ce7cc661fc8759b1fe13db9a6"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>UART0</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4b90879ce7cc661fc8759b1fe13db9a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in sleep mode. <br /></td></tr>
<tr class="separator:a4b90879ce7cc661fc8759b1fe13db9a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe7f001818effa49a81847902b33d32" id="r_a1fe7f001818effa49a81847902b33d32"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>UART1</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1fe7f001818effa49a81847902b33d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in sleep mode. <br /></td></tr>
<tr class="separator:a1fe7f001818effa49a81847902b33d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ec1c5468929e46ccfdfc181c15c543" id="r_ae7ec1c5468929e46ccfdfc181c15c543"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED</b>: 30&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae7ec1c5468929e46ccfdfc181c15c543"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:ae7ec1c5468929e46ccfdfc181c15c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54854e668070f3fcd558cd331c589094" id="r_a54854e668070f3fcd558cd331c589094"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>SCGCUARTbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a54854e668070f3fcd558cd331c589094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081aa76366462db4d5c15392833ab28" id="r_ac081aa76366462db4d5c15392833ab28"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_sys_ctrl_unnamed2</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac081aa76366462db4d5c15392833ab28"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - sleep mode. <br /></td></tr>
<tr class="separator:ac081aa76366462db4d5c15392833ab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97df8e9afcb51cf98a505024963a3e73" id="r_a97df8e9afcb51cf98a505024963a3e73"><td class="memItemLeft" ><a id="a97df8e9afcb51cf98a505024963a3e73" name="a97df8e9afcb51cf98a505024963a3e73"></a>
union {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad68207f0d24a2eb14e02901d6220894c" id="r_ad68207f0d24a2eb14e02901d6220894c"><td class="memItemLeft" >
&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>DCGCUART</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad68207f0d24a2eb14e02901d6220894c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for UART[1:0] when the CPU is in PM0. <br /></td></tr>
<tr class="separator:ad68207f0d24a2eb14e02901d6220894c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98585463025278248bba5d4d4adaadb" id="r_aa98585463025278248bba5d4d4adaadb"><td class="memItemLeft" >
&#160;&#160;&#160;struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad5113cd80e4692cd862b6096b1d101e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88e5a1cd16accadbd6b674097ce1fe99" id="r_a88e5a1cd16accadbd6b674097ce1fe99"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>UART0</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a88e5a1cd16accadbd6b674097ce1fe99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART0 clock in PM0. <br /></td></tr>
<tr class="separator:a88e5a1cd16accadbd6b674097ce1fe99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f98cbfa473b85998e04c35cf7cb0a4" id="r_a01f98cbfa473b85998e04c35cf7cb0a4"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>UART1</b>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a01f98cbfa473b85998e04c35cf7cb0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable UART1 clock in PM0. <br /></td></tr>
<tr class="separator:a01f98cbfa473b85998e04c35cf7cb0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd6a799c1c3c49560d7c4c5cf7f5409" id="r_a6fd6a799c1c3c49560d7c4c5cf7f5409"><td class="memItemLeft" >
&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;&#160;&#160;<b>RESERVED</b>: 30&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6fd6a799c1c3c49560d7c4c5cf7f5409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a6fd6a799c1c3c49560d7c4c5cf7f5409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98585463025278248bba5d4d4adaadb" id="r_aa98585463025278248bba5d4d4adaadb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<b>DCGCUARTbits</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aa98585463025278248bba5d4d4adaadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97df8e9afcb51cf98a505024963a3e73" id="r_a97df8e9afcb51cf98a505024963a3e73"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><b>cc2538_sys_ctrl_unnamed3</b>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a97df8e9afcb51cf98a505024963a3e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART module clock register - PM0 mode. <br /></td></tr>
<tr class="separator:a97df8e9afcb51cf98a505024963a3e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa363637c43ed1e2be981442399f4182f" id="r_aa363637c43ed1e2be981442399f4182f"><td class="memItemLeft" align="right" valign="top"><a id="aa363637c43ed1e2be981442399f4182f" name="aa363637c43ed1e2be981442399f4182f"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRUART</b></td></tr>
<tr class="memdesc:aa363637c43ed1e2be981442399f4182f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for UART[1:0]. <br /></td></tr>
<tr class="separator:aa363637c43ed1e2be981442399f4182f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9836a6b35b74a5e91ecc380f39ab1c9" id="r_af9836a6b35b74a5e91ecc380f39ab1c9"><td class="memItemLeft" align="right" valign="top"><a id="af9836a6b35b74a5e91ecc380f39ab1c9" name="af9836a6b35b74a5e91ecc380f39ab1c9"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RCGCI2C</b></td></tr>
<tr class="memdesc:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:af9836a6b35b74a5e91ecc380f39ab1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba159b627685d6bda5e7e283f92212b5" id="r_aba159b627685d6bda5e7e283f92212b5"><td class="memItemLeft" align="right" valign="top"><a id="aba159b627685d6bda5e7e283f92212b5" name="aba159b627685d6bda5e7e283f92212b5"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SCGCI2C</b></td></tr>
<tr class="memdesc:aba159b627685d6bda5e7e283f92212b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:aba159b627685d6bda5e7e283f92212b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61142460cd57806f03ea43d5538e647" id="r_aa61142460cd57806f03ea43d5538e647"><td class="memItemLeft" align="right" valign="top"><a id="aa61142460cd57806f03ea43d5538e647" name="aa61142460cd57806f03ea43d5538e647"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DCGCI2C</b></td></tr>
<tr class="memdesc:aa61142460cd57806f03ea43d5538e647"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for I2C when the CPU is in PM0. <br /></td></tr>
<tr class="separator:aa61142460cd57806f03ea43d5538e647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d17f06b5a641838adbe055f287fcbce" id="r_a7d17f06b5a641838adbe055f287fcbce"><td class="memItemLeft" align="right" valign="top"><a id="a7d17f06b5a641838adbe055f287fcbce" name="a7d17f06b5a641838adbe055f287fcbce"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRI2C</b></td></tr>
<tr class="memdesc:a7d17f06b5a641838adbe055f287fcbce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for I2C. <br /></td></tr>
<tr class="separator:a7d17f06b5a641838adbe055f287fcbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418d90e36fef93ea7d4aa2f339262f42" id="r_a418d90e36fef93ea7d4aa2f339262f42"><td class="memItemLeft" align="right" valign="top"><a id="a418d90e36fef93ea7d4aa2f339262f42" name="a418d90e36fef93ea7d4aa2f339262f42"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RCGCSEC</b></td></tr>
<tr class="memdesc:a418d90e36fef93ea7d4aa2f339262f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a418d90e36fef93ea7d4aa2f339262f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc91aaf4715e33448ad496ae558affac" id="r_abc91aaf4715e33448ad496ae558affac"><td class="memItemLeft" align="right" valign="top"><a id="abc91aaf4715e33448ad496ae558affac" name="abc91aaf4715e33448ad496ae558affac"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SCGCSEC</b></td></tr>
<tr class="memdesc:abc91aaf4715e33448ad496ae558affac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:abc91aaf4715e33448ad496ae558affac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceead1b2a97433eb36f5502d7d290d23" id="r_aceead1b2a97433eb36f5502d7d290d23"><td class="memItemLeft" align="right" valign="top"><a id="aceead1b2a97433eb36f5502d7d290d23" name="aceead1b2a97433eb36f5502d7d290d23"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DCGCSEC</b></td></tr>
<tr class="memdesc:aceead1b2a97433eb36f5502d7d290d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module clocks for the security module when the CPU is in PM0. <br /></td></tr>
<tr class="separator:aceead1b2a97433eb36f5502d7d290d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebe2e7b0bf619259201e3a2df9ffb40" id="r_aeebe2e7b0bf619259201e3a2df9ffb40"><td class="memItemLeft" align="right" valign="top"><a id="aeebe2e7b0bf619259201e3a2df9ffb40" name="aeebe2e7b0bf619259201e3a2df9ffb40"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRSEC</b></td></tr>
<tr class="memdesc:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset for the security module. <br /></td></tr>
<tr class="separator:aeebe2e7b0bf619259201e3a2df9ffb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa322e9642519991bde33657540431974" id="r_aa322e9642519991bde33657540431974"><td class="memItemLeft" align="right" valign="top"><a id="aa322e9642519991bde33657540431974" name="aa322e9642519991bde33657540431974"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PMCTL</b></td></tr>
<tr class="memdesc:aa322e9642519991bde33657540431974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power mode. <br /></td></tr>
<tr class="separator:aa322e9642519991bde33657540431974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7622a57fad715f4e52b0e46265e3c0" id="r_afe7622a57fad715f4e52b0e46265e3c0"><td class="memItemLeft" align="right" valign="top"><a id="afe7622a57fad715f4e52b0e46265e3c0" name="afe7622a57fad715f4e52b0e46265e3c0"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRCRC</b></td></tr>
<tr class="memdesc:afe7622a57fad715f4e52b0e46265e3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC on state retention. <br /></td></tr>
<tr class="separator:afe7622a57fad715f4e52b0e46265e3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bbaec028a5be9a72292552031640c4" id="r_a49bbaec028a5be9a72292552031640c4"><td class="memItemLeft" align="right" valign="top"><a id="a49bbaec028a5be9a72292552031640c4" name="a49bbaec028a5be9a72292552031640c4"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED10</b> [5]</td></tr>
<tr class="memdesc:a49bbaec028a5be9a72292552031640c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a49bbaec028a5be9a72292552031640c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23a0e7a1390e4dd44bdb035fec88a186" id="r_a23a0e7a1390e4dd44bdb035fec88a186"><td class="memItemLeft" align="right" valign="top"><a id="a23a0e7a1390e4dd44bdb035fec88a186" name="a23a0e7a1390e4dd44bdb035fec88a186"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PWRDBG</b></td></tr>
<tr class="memdesc:a23a0e7a1390e4dd44bdb035fec88a186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power debug register. <br /></td></tr>
<tr class="separator:a23a0e7a1390e4dd44bdb035fec88a186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50cbaed4cad67fe80396e08133edd33" id="r_aa50cbaed4cad67fe80396e08133edd33"><td class="memItemLeft" align="right" valign="top"><a id="aa50cbaed4cad67fe80396e08133edd33" name="aa50cbaed4cad67fe80396e08133edd33"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED11</b> [2]</td></tr>
<tr class="memdesc:aa50cbaed4cad67fe80396e08133edd33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:aa50cbaed4cad67fe80396e08133edd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99031c962cf34b445e395e9018e3a464" id="r_a99031c962cf34b445e395e9018e3a464"><td class="memItemLeft" align="right" valign="top"><a id="a99031c962cf34b445e395e9018e3a464" name="a99031c962cf34b445e395e9018e3a464"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLD</b></td></tr>
<tr class="memdesc:a99031c962cf34b445e395e9018e3a464"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls the clock loss detection feature. <br /></td></tr>
<tr class="separator:a99031c962cf34b445e395e9018e3a464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d770dbd28d478bab322b33037ba091" id="r_a17d770dbd28d478bab322b33037ba091"><td class="memItemLeft" align="right" valign="top"><a id="a17d770dbd28d478bab322b33037ba091" name="a17d770dbd28d478bab322b33037ba091"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED12</b> [4]</td></tr>
<tr class="memdesc:a17d770dbd28d478bab322b33037ba091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a17d770dbd28d478bab322b33037ba091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252eb3412b3a119ba26515b958a7f6a1" id="r_a252eb3412b3a119ba26515b958a7f6a1"><td class="memItemLeft" align="right" valign="top"><a id="a252eb3412b3a119ba26515b958a7f6a1" name="a252eb3412b3a119ba26515b958a7f6a1"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IWE</b></td></tr>
<tr class="memdesc:a252eb3412b3a119ba26515b958a7f6a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register controls interrupt wake-up. <br /></td></tr>
<tr class="separator:a252eb3412b3a119ba26515b958a7f6a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9541b99c9dd562e1ee5f0c391089793" id="r_ad9541b99c9dd562e1ee5f0c391089793"><td class="memItemLeft" align="right" valign="top"><a id="ad9541b99c9dd562e1ee5f0c391089793" name="ad9541b99c9dd562e1ee5f0c391089793"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>I_MAP</b></td></tr>
<tr class="memdesc:ad9541b99c9dd562e1ee5f0c391089793"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register selects which interrupt map to be used. <br /></td></tr>
<tr class="separator:ad9541b99c9dd562e1ee5f0c391089793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f5481b15d0853b98cca6c4b057761f" id="r_a34f5481b15d0853b98cca6c4b057761f"><td class="memItemLeft" align="right" valign="top"><a id="a34f5481b15d0853b98cca6c4b057761f" name="a34f5481b15d0853b98cca6c4b057761f"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED13</b> [3]</td></tr>
<tr class="memdesc:a34f5481b15d0853b98cca6c4b057761f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved bits. <br /></td></tr>
<tr class="separator:a34f5481b15d0853b98cca6c4b057761f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aac3a4e5a0b0c3099fba024ffd55820" id="r_a8aac3a4e5a0b0c3099fba024ffd55820"><td class="memItemLeft" align="right" valign="top"><a id="a8aac3a4e5a0b0c3099fba024ffd55820" name="a8aac3a4e5a0b0c3099fba024ffd55820"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RCGCRFC</b></td></tr>
<tr class="memdesc:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in active (run) mode. <br /></td></tr>
<tr class="separator:a8aac3a4e5a0b0c3099fba024ffd55820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c516e65125752c8b3282332a00eff8" id="r_a43c516e65125752c8b3282332a00eff8"><td class="memItemLeft" align="right" valign="top"><a id="a43c516e65125752c8b3282332a00eff8" name="a43c516e65125752c8b3282332a00eff8"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SCGCRFC</b></td></tr>
<tr class="memdesc:a43c516e65125752c8b3282332a00eff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in sleep mode. <br /></td></tr>
<tr class="separator:a43c516e65125752c8b3282332a00eff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a678ed1195679cf7b7f0565e8eef3cfbb" id="r_a678ed1195679cf7b7f0565e8eef3cfbb"><td class="memItemLeft" align="right" valign="top"><a id="a678ed1195679cf7b7f0565e8eef3cfbb" name="a678ed1195679cf7b7f0565e8eef3cfbb"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DCGCRFC</b></td></tr>
<tr class="memdesc:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the module clocks for RF CORE when the CPU is in PM0. <br /></td></tr>
<tr class="separator:a678ed1195679cf7b7f0565e8eef3cfbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b0f8259bf343949c05aa61c41e901f" id="r_a68b0f8259bf343949c05aa61c41e901f"><td class="memItemLeft" align="right" valign="top"><a id="a68b0f8259bf343949c05aa61c41e901f" name="a68b0f8259bf343949c05aa61c41e901f"></a>
<a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>EMUOVR</b></td></tr>
<tr class="memdesc:a68b0f8259bf343949c05aa61c41e901f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This register defines the emulator override controls for power mode and peripheral clock gate. <br /></td></tr>
<tr class="separator:a68b0f8259bf343949c05aa61c41e901f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a08d02d0bae77de3c2aad9fee0dfe7416" name="a08d02d0bae77de3c2aad9fee0dfe7416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08d02d0bae77de3c2aad9fee0dfe7416">&#9670;&#160;</a></span>IO_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::IO_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I/O clock rate setting. </p>
<p>Current functional frequency for IO_CLK. </p>

</div>
</div>
<a id="ae465eecb69463569a6f2809d361d0335" name="ae465eecb69463569a6f2809d361d0335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae465eecb69463569a6f2809d361d0335">&#9670;&#160;</a></span>OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::OSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock oscillator selection. </p>
<p>Current clock source selected. </p>

</div>
</div>
<a id="a346f85c72c48d059f8fee251781c3f1b" name="a346f85c72c48d059f8fee251781c3f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346f85c72c48d059f8fee251781c3f1b">&#9670;&#160;</a></span>OSC32K</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::OSC32K</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32-kHz clock oscillator selection </p>
<p>Current 32-kHz clock oscillator selected. </p>

</div>
</div>
<a id="add579c744a0527b34d97172405dc535e" name="add579c744a0527b34d97172405dc535e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add579c744a0527b34d97172405dc535e">&#9670;&#160;</a></span>SYS_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::SYS_DIV</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System clock rate setting. </p>
<p>Current functional frequency for system clock. </p>

</div>
</div>
<a id="a6652897d4e8b5b734bc83079a00b083e" name="a6652897d4e8b5b734bc83079a00b083e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6652897d4e8b5b734bc83079a00b083e">&#9670;&#160;</a></span>UART0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::UART0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART0 clock in active (run) mode. </p>
<p>Enable UART0 clock in PM0.</p>
<p>Enable UART0 clock in sleep mode. </p>

</div>
</div>
<a id="adbef21a60d642ca3d5b652b13791aa14" name="adbef21a60d642ca3d5b652b13791aa14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbef21a60d642ca3d5b652b13791aa14">&#9670;&#160;</a></span>UART1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cc2538_8h.html#a068f22e8748490a08abf861eff38cc84">cc2538_reg_t</a> cc2538_sys_ctrl_t::UART1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable UART1 clock in active (run) mode. </p>
<p>Enable UART1 clock in PM0.</p>
<p>Enable UART1 clock in sleep mode. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/cc2538/include/<a class="el" href="cc2538__sys__ctrl_8h_source.html">cc2538_sys_ctrl.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.12.0-->
<!-- start footer part -->
<div>
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structcc2538__sys__ctrl__t.html">cc2538_sys_ctrl_t</a></li>
    <li class="footer">Generated on Tue Oct 8 2024 11:52:30 for RIOT OS by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</div>
</body>
</html>
