{"Source Block": ["hdl/library/util_adc_pack/util_adc_pack.v@140:150@HdlStmAssign", "  reg             chan_valid_d1 = 0;\n\n  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;\n  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n  assign dsync        = dvalid;\n\n  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)\n  begin\n    if(chan_valid == 1'b1)\n"], "Clone Blocks": [["hdl/library/util_adc_pack/util_adc_pack.v@137:147", "  reg  [7:0]      en4 = 0;\n  reg  [127:0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid_d1 = 0;\n\n  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;\n  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n  assign dsync        = dvalid;\n\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@138:148", "  reg  [127:0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid_d1 = 0;\n\n  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;\n  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n  assign dsync        = dvalid;\n\n  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@135:145", "  reg  [7:0]      en1 = 0;\n  reg  [7:0]      en2 = 0;\n  reg  [7:0]      en4 = 0;\n  reg  [127:0]    ddata = 0;\n  reg             dvalid = 0;\n  reg             chan_valid_d1 = 0;\n\n  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;\n  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@139:149", "  reg             dvalid = 0;\n  reg             chan_valid_d1 = 0;\n\n  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;\n  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n  assign dsync        = dvalid;\n\n  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)\n  begin\n"], ["hdl/library/util_adc_pack/util_adc_pack.v@141:151", "\n  assign enable_cnt   = enable_cnt_0 + enable_cnt_1;\n  assign enable_cnt_0 = chan_enable_0 + chan_enable_1 + chan_enable_2 + chan_enable_3;\n  assign enable_cnt_1 = chan_enable_4 + chan_enable_5 + chan_enable_6 + chan_enable_7;\n  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n  assign dsync        = dvalid;\n\n  always @(chan_data_0, chan_data_1, chan_data_2, chan_data_3, chan_enable_0, chan_enable_1, chan_enable_2, chan_enable_3, chan_valid)\n  begin\n    if(chan_valid == 1'b1)\n    begin\n"]], "Diff Content": {"Delete": [[145, "  assign chan_valid   = chan_valid_0 | chan_valid_1 | chan_valid_2 | chan_valid_3 | chan_valid_4 | chan_valid_5 | chan_valid_6 | chan_valid_7 ;\n"]], "Add": []}}