/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:13:58 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_MISC_H__
#define BCHP_RAAGA_AX_MISC_H__

/***************************************************************************
 *RAAGA_AX_MISC
 ***************************************************************************/
#define BCHP_RAAGA_AX_MISC_REVISION              0x00c40000 /* [RO] Revision ID for Raaga AX top */
#define BCHP_RAAGA_AX_MISC_SW_INIT               0x00c40004 /* [RW] Soft Init for accelerators */

/***************************************************************************
 *REVISION - Revision ID for Raaga AX top
 ***************************************************************************/
/* RAAGA_AX_MISC :: REVISION :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_MISC_REVISION_reserved0_MASK                 0xffff0000
#define BCHP_RAAGA_AX_MISC_REVISION_reserved0_SHIFT                16

/* RAAGA_AX_MISC :: REVISION :: MAJOR [15:08] */
#define BCHP_RAAGA_AX_MISC_REVISION_MAJOR_MASK                     0x0000ff00
#define BCHP_RAAGA_AX_MISC_REVISION_MAJOR_SHIFT                    8
#define BCHP_RAAGA_AX_MISC_REVISION_MAJOR_DEFAULT                  0x00000010

/* RAAGA_AX_MISC :: REVISION :: MINOR [07:00] */
#define BCHP_RAAGA_AX_MISC_REVISION_MINOR_MASK                     0x000000ff
#define BCHP_RAAGA_AX_MISC_REVISION_MINOR_SHIFT                    0
#define BCHP_RAAGA_AX_MISC_REVISION_MINOR_DEFAULT                  0x00000000

/***************************************************************************
 *SW_INIT - Soft Init for accelerators
 ***************************************************************************/
/* RAAGA_AX_MISC :: SW_INIT :: reserved0 [31:11] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_reserved0_MASK                  0xfffff800
#define BCHP_RAAGA_AX_MISC_SW_INIT_reserved0_SHIFT                 11

/* RAAGA_AX_MISC :: SW_INIT :: ARB_SW_INIT [10:10] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_ARB_SW_INIT_MASK                0x00000400
#define BCHP_RAAGA_AX_MISC_SW_INIT_ARB_SW_INIT_SHIFT               10
#define BCHP_RAAGA_AX_MISC_SW_INIT_ARB_SW_INIT_DEFAULT             0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: INTR_SW_INIT [09:09] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_INTR_SW_INIT_MASK               0x00000200
#define BCHP_RAAGA_AX_MISC_SW_INIT_INTR_SW_INIT_SHIFT              9
#define BCHP_RAAGA_AX_MISC_SW_INIT_INTR_SW_INIT_DEFAULT            0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: AX_SW_INIT [08:08] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_AX_SW_INIT_MASK                 0x00000100
#define BCHP_RAAGA_AX_MISC_SW_INIT_AX_SW_INIT_SHIFT                8
#define BCHP_RAAGA_AX_MISC_SW_INIT_AX_SW_INIT_DEFAULT              0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: GENAX_CORE_ONLY_SW_INIT [07:07] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_GENAX_CORE_ONLY_SW_INIT_MASK    0x00000080
#define BCHP_RAAGA_AX_MISC_SW_INIT_GENAX_CORE_ONLY_SW_INIT_SHIFT   7
#define BCHP_RAAGA_AX_MISC_SW_INIT_GENAX_CORE_ONLY_SW_INIT_DEFAULT 0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: GENAX_SW_INIT [06:06] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_GENAX_SW_INIT_MASK              0x00000040
#define BCHP_RAAGA_AX_MISC_SW_INIT_GENAX_SW_INIT_SHIFT             6
#define BCHP_RAAGA_AX_MISC_SW_INIT_GENAX_SW_INIT_DEFAULT           0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: EC_CORE_ONLY_SW_INIT [05:05] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_EC_CORE_ONLY_SW_INIT_MASK       0x00000020
#define BCHP_RAAGA_AX_MISC_SW_INIT_EC_CORE_ONLY_SW_INIT_SHIFT      5
#define BCHP_RAAGA_AX_MISC_SW_INIT_EC_CORE_ONLY_SW_INIT_DEFAULT    0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: EC_SW_INIT [04:04] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_EC_SW_INIT_MASK                 0x00000010
#define BCHP_RAAGA_AX_MISC_SW_INIT_EC_SW_INIT_SHIFT                4
#define BCHP_RAAGA_AX_MISC_SW_INIT_EC_SW_INIT_DEFAULT              0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: ME_CORE_ONLY_SW_INIT [03:03] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_ME_CORE_ONLY_SW_INIT_MASK       0x00000008
#define BCHP_RAAGA_AX_MISC_SW_INIT_ME_CORE_ONLY_SW_INIT_SHIFT      3
#define BCHP_RAAGA_AX_MISC_SW_INIT_ME_CORE_ONLY_SW_INIT_DEFAULT    0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: ME_SW_INIT [02:02] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_ME_SW_INIT_MASK                 0x00000004
#define BCHP_RAAGA_AX_MISC_SW_INIT_ME_SW_INIT_SHIFT                2
#define BCHP_RAAGA_AX_MISC_SW_INIT_ME_SW_INIT_DEFAULT              0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: DBLK_CORE_ONLY_SW_INIT [01:01] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_DBLK_CORE_ONLY_SW_INIT_MASK     0x00000002
#define BCHP_RAAGA_AX_MISC_SW_INIT_DBLK_CORE_ONLY_SW_INIT_SHIFT    1
#define BCHP_RAAGA_AX_MISC_SW_INIT_DBLK_CORE_ONLY_SW_INIT_DEFAULT  0x00000000

/* RAAGA_AX_MISC :: SW_INIT :: DBLK_SW_INIT [00:00] */
#define BCHP_RAAGA_AX_MISC_SW_INIT_DBLK_SW_INIT_MASK               0x00000001
#define BCHP_RAAGA_AX_MISC_SW_INIT_DBLK_SW_INIT_SHIFT              0
#define BCHP_RAAGA_AX_MISC_SW_INIT_DBLK_SW_INIT_DEFAULT            0x00000000

#endif /* #ifndef BCHP_RAAGA_AX_MISC_H__ */

/* End of File */
