$date
	Fri Sep 27 18:40:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_8to1 $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module uut $end
$var wire 8 $ in [7:0] $end
$var wire 3 % sel [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b11110000 $
b0 #
b11110000 "
0!
$end
#10
b1 #
b1 %
#20
b10 #
b10 %
#30
b11 #
b11 %
#40
1!
b100 #
b100 %
#50
b101 #
b101 %
#60
b110 #
b110 %
#70
b111 #
b111 %
#80
