

================================================================
== Synthesis Summary Report of 'eucHW'
================================================================
+ General Information: 
    * Date:           Tue Mar 15 14:24:49 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        EucHLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a12ti-csg325-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+------------+-----+
    |             Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |          |            |     |
    |             & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |     LUT    | URAM|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+------------+-----+
    |+ eucHW                          |     -|  0.29|       13|  130.000|         -|       14|     -|        no|     -|  4 (10%)|  699 (4%)|  1840 (23%)|    -|
    | + grp_sqrt_fixed_32_32_s_fu_77  |    II|  0.29|        8|   80.000|         -|        1|     -|       yes|     -|        -|  629 (3%)|  1368 (17%)|    -|
    +---------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| C         | 32       |
+-----------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| A         | ap_none | 64       |
| B         | ap_none | 64       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | char*    |
| B        | in        | char*    |
| C        | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------+---------+
| Argument | HW Name  | HW Type |
+----------+----------+---------+
| A        | A        | port    |
| B        | B        | port    |
| C        | C        | port    |
| C        | C_ap_vld | port    |
+----------+----------+---------+


================================================================
== M_AXI Burst Information
================================================================

