============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 17:04:26 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(78)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(96)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 12 trigger nets, 12 data nets.
KIT-1004 : Chipwatcher code = 1010100111000000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=66) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=66)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=12,BUS_CTRL_NUM=44,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb01011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb0100110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1633/19 useful/useless nets, 941/8 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1438/8 useful/useless nets, 1230/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1422/16 useful/useless nets, 1218/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 272 better
SYN-1014 : Optimize round 2
SYN-1032 : 1258/15 useful/useless nets, 1054/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1270/80 useful/useless nets, 1076/17 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 106 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1588/10 useful/useless nets, 1394/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5610, tnet num: 1588, tinst num: 1393, tnode num: 7154, tedge num: 8501.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1588 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 141 (3.92), #lev = 6 (2.23)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 137 (4.00), #lev = 6 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 390 instances into 137 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 241 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.190002s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (81.4%)

RUN-1004 : used memory is 148 MB, reserved memory is 113 MB, peak memory is 155 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (149 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 898 instances
RUN-0007 : 338 luts, 412 seqs, 67 mslices, 46 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 1107 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 639 nets have 2 pins
RUN-1001 : 376 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     222     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     182     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   6   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 12
PHY-3001 : Initial placement ...
PHY-3001 : design contains 896 instances, 338 luts, 412 seqs, 113 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4524, tnet num: 1105, tinst num: 896, tnode num: 6053, tedge num: 7530.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1105 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.181067s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 290599
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 896.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 171686, overlap = 24.75
PHY-3002 : Step(2): len = 106095, overlap = 24.75
PHY-3002 : Step(3): len = 72539.8, overlap = 24.75
PHY-3002 : Step(4): len = 53111.4, overlap = 24.75
PHY-3002 : Step(5): len = 42419, overlap = 24.75
PHY-3002 : Step(6): len = 36929.5, overlap = 24.75
PHY-3002 : Step(7): len = 31096.6, overlap = 24.75
PHY-3002 : Step(8): len = 25401.8, overlap = 24.75
PHY-3002 : Step(9): len = 22753.7, overlap = 24.75
PHY-3002 : Step(10): len = 23130.8, overlap = 24.75
PHY-3002 : Step(11): len = 20909.9, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.81269e-06
PHY-3002 : Step(12): len = 21022.5, overlap = 22.5
PHY-3002 : Step(13): len = 21166.4, overlap = 22.5
PHY-3002 : Step(14): len = 19743.9, overlap = 20.25
PHY-3002 : Step(15): len = 19632, overlap = 20.25
PHY-3002 : Step(16): len = 19840.7, overlap = 15.75
PHY-3002 : Step(17): len = 20116.8, overlap = 18
PHY-3002 : Step(18): len = 19930.6, overlap = 20.25
PHY-3002 : Step(19): len = 19410.1, overlap = 20.25
PHY-3002 : Step(20): len = 18551.9, overlap = 22.5
PHY-3002 : Step(21): len = 18173.2, overlap = 22.5
PHY-3002 : Step(22): len = 18100, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.62537e-06
PHY-3002 : Step(23): len = 18261.8, overlap = 22.5
PHY-3002 : Step(24): len = 18241.4, overlap = 22.5
PHY-3002 : Step(25): len = 18265.1, overlap = 22.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.92507e-05
PHY-3002 : Step(26): len = 18212.3, overlap = 22.5
PHY-3002 : Step(27): len = 18186.7, overlap = 22.5
PHY-3002 : Step(28): len = 18165, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005993s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1105 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023568s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(29): len = 21475.4, overlap = 7.5625
PHY-3002 : Step(30): len = 21799.1, overlap = 7.71875
PHY-3002 : Step(31): len = 20191.1, overlap = 10.2188
PHY-3002 : Step(32): len = 20639, overlap = 10.0312
PHY-3002 : Step(33): len = 20835.7, overlap = 9.375
PHY-3002 : Step(34): len = 20755, overlap = 6.46875
PHY-3002 : Step(35): len = 18954.5, overlap = 5.625
PHY-3002 : Step(36): len = 18805.5, overlap = 5.59375
PHY-3002 : Step(37): len = 18843.3, overlap = 5.59375
PHY-3002 : Step(38): len = 18719.2, overlap = 5.71875
PHY-3002 : Step(39): len = 18760.8, overlap = 5.71875
PHY-3002 : Step(40): len = 18827.4, overlap = 6.28125
PHY-3002 : Step(41): len = 18956.3, overlap = 6.3125
PHY-3002 : Step(42): len = 18492.9, overlap = 6.125
PHY-3002 : Step(43): len = 18353.7, overlap = 7.8125
PHY-3002 : Step(44): len = 17980.1, overlap = 8.125
PHY-3002 : Step(45): len = 18011.3, overlap = 8.5625
PHY-3002 : Step(46): len = 17988.5, overlap = 9.03125
PHY-3002 : Step(47): len = 17935, overlap = 9.5
PHY-3002 : Step(48): len = 18030.4, overlap = 10
PHY-3002 : Step(49): len = 17879.1, overlap = 10.5312
PHY-3002 : Step(50): len = 17759, overlap = 10.9375
PHY-3002 : Step(51): len = 17699.9, overlap = 11.9375
PHY-3002 : Step(52): len = 17570.9, overlap = 13.1875
PHY-3002 : Step(53): len = 17528.2, overlap = 13.125
PHY-3002 : Step(54): len = 17349.5, overlap = 13.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00169145
PHY-3002 : Step(55): len = 17147.2, overlap = 12.875
PHY-3002 : Step(56): len = 17147.2, overlap = 12.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1105 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022874s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.50185e-06
PHY-3002 : Step(57): len = 17462.6, overlap = 39.375
PHY-3002 : Step(58): len = 17747.1, overlap = 39.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.90037e-05
PHY-3002 : Step(59): len = 17851.5, overlap = 38.2188
PHY-3002 : Step(60): len = 18057.6, overlap = 37.75
PHY-3002 : Step(61): len = 18740.5, overlap = 37.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.80074e-05
PHY-3002 : Step(62): len = 18368.6, overlap = 36.2188
PHY-3002 : Step(63): len = 18820.2, overlap = 33.4375
PHY-3002 : Step(64): len = 19169.8, overlap = 30.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.60148e-05
PHY-3002 : Step(65): len = 19300.6, overlap = 25.875
PHY-3002 : Step(66): len = 19512.8, overlap = 20.5
PHY-3002 : Step(67): len = 19320.7, overlap = 17.125
PHY-3002 : Step(68): len = 19376.2, overlap = 16.0625
PHY-3002 : Step(69): len = 19155.4, overlap = 15.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4524, tnet num: 1105, tinst num: 896, tnode num: 6053, tedge num: 7530.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 51.38 peak overflow 2.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1107.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22216, over cnt = 81(0%), over = 285, worst = 12
PHY-1001 : End global iterations;  0.065806s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (23.7%)

PHY-1001 : Congestion index: top1 = 25.62, top5 = 12.14, top10 = 7.06, top15 = 4.79.
PHY-1001 : End incremental global routing;  0.131892s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1105 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028259s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.179790s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (43.5%)

OPT-1001 : Current memory(MB): used = 193, reserve = 158, peak = 193.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 569/1107.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 22216, over cnt = 81(0%), over = 285, worst = 12
PHY-1002 : len = 24352, over cnt = 52(0%), over = 99, worst = 7
PHY-1002 : len = 25328, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 25344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.081504s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (38.3%)

PHY-1001 : Congestion index: top1 = 23.88, top5 = 13.08, top10 = 7.69, top15 = 5.28.
OPT-1001 : End congestion update;  0.138962s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (45.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1105 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.160498s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.7%)

OPT-1001 : Current memory(MB): used = 194, reserve = 160, peak = 194.
OPT-1001 : End physical optimization;  0.528784s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (62.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 338 LUT to BLE ...
SYN-4008 : Packed 338 LUT and 184 SEQ to BLE.
SYN-4003 : Packing 228 remaining SEQ's ...
SYN-4005 : Packed 123 SEQ with LUT/SLICE
SYN-4006 : 53 single LUT's are left
SYN-4006 : 105 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 443/727 primitive instances ...
PHY-3001 : End packing;  0.038660s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 393 instances
RUN-1001 : 179 mslices, 179 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 924 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 443 nets have 2 pins
RUN-1001 : 389 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 391 instances, 358 slices, 17 macros(113 instances: 67 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 19736.8, Over = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3798, tnet num: 922, tinst num: 391, tnode num: 4896, tedge num: 6620.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.204692s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.81473e-05
PHY-3002 : Step(70): len = 19114.4, overlap = 25.75
PHY-3002 : Step(71): len = 19154.9, overlap = 26.25
PHY-3002 : Step(72): len = 18789.4, overlap = 25.25
PHY-3002 : Step(73): len = 18763.8, overlap = 24.5
PHY-3002 : Step(74): len = 18697.5, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.62947e-05
PHY-3002 : Step(75): len = 18768.8, overlap = 23.75
PHY-3002 : Step(76): len = 18768.8, overlap = 23.75
PHY-3002 : Step(77): len = 18778.8, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.64688e-05
PHY-3002 : Step(78): len = 19252.3, overlap = 23.25
PHY-3002 : Step(79): len = 19369, overlap = 23
PHY-3002 : Step(80): len = 19670, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.093623s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (33.4%)

PHY-3001 : Trial Legalized: Len = 30573
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018461s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.75188
PHY-3002 : Step(81): len = 28642.9, overlap = 1
PHY-3002 : Step(82): len = 27972.8, overlap = 1.5
PHY-3002 : Step(83): len = 27931, overlap = 1.25
PHY-3002 : Step(84): len = 27443.5, overlap = 1.75
PHY-3002 : Step(85): len = 26766.2, overlap = 2
PHY-3002 : Step(86): len = 26725.4, overlap = 2
PHY-3002 : Step(87): len = 26666.6, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005224s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28689, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005708s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 28719, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3798, tnet num: 922, tinst num: 391, tnode num: 4896, tedge num: 6620.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 36/924.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33880, over cnt = 102(0%), over = 176, worst = 6
PHY-1002 : len = 35056, over cnt = 43(0%), over = 53, worst = 3
PHY-1002 : len = 35456, over cnt = 10(0%), over = 15, worst = 2
PHY-1002 : len = 35568, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.152174s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (10.3%)

PHY-1001 : Congestion index: top1 = 25.24, top5 = 16.34, top10 = 10.87, top15 = 7.76.
PHY-1001 : End incremental global routing;  0.218954s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (28.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027248s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.263985s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (41.4%)

OPT-1001 : Current memory(MB): used = 196, reserve = 162, peak = 197.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 774/924.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006858s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.24, top5 = 16.34, top10 = 10.87, top15 = 7.76.
OPT-1001 : End congestion update;  0.064138s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018684s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.082940s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.2%)

OPT-1001 : Current memory(MB): used = 197, reserve = 162, peak = 197.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018697s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 774/924.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.24, top5 = 16.34, top10 = 10.87, top15 = 7.76.
PHY-1001 : End incremental global routing;  0.064497s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023785s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 774/924.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006676s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.1%)

PHY-1001 : Congestion index: top1 = 25.24, top5 = 16.34, top10 = 10.87, top15 = 7.76.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019613s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 24.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.739617s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (71.8%)

RUN-1003 : finish command "place" in  4.795648s wall, 1.718750s user + 0.359375s system = 2.078125s CPU (43.3%)

RUN-1004 : used memory is 181 MB, reserved memory is 146 MB, peak memory is 197 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 393 instances
RUN-1001 : 179 mslices, 179 lslices, 19 pads, 11 brams, 0 dsps
RUN-1001 : There are total 924 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 443 nets have 2 pins
RUN-1001 : 389 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3798, tnet num: 922, tinst num: 391, tnode num: 4896, tedge num: 6620.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 179 mslices, 179 lslices, 19 pads, 11 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 33144, over cnt = 103(0%), over = 168, worst = 6
PHY-1002 : len = 34176, over cnt = 46(0%), over = 59, worst = 3
PHY-1002 : len = 34656, over cnt = 6(0%), over = 10, worst = 2
PHY-1002 : len = 34680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.140126s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.3%)

PHY-1001 : Congestion index: top1 = 25.39, top5 = 16.23, top10 = 10.75, top15 = 7.58.
PHY-1001 : End global routing;  0.201245s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 219, reserve = 185, peak = 236.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 485, reserve = 455, peak = 485.
PHY-1001 : End build detailed router design. 4.091955s wall, 3.640625s user + 0.062500s system = 3.703125s CPU (90.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 12032, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.225497s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (93.1%)

PHY-1001 : Current memory(MB): used = 515, reserve = 487, peak = 515.
PHY-1001 : End phase 1; 1.237660s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (92.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 8% nets.
PHY-1001 : Routed 14% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Patch 498 net; 1.008719s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (92.9%)

PHY-1022 : len = 99296, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 516, reserve = 488, peak = 516.
PHY-1001 : End initial routed; 2.541588s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (95.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/806(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.234473s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (86.6%)

PHY-1001 : Current memory(MB): used = 518, reserve = 489, peak = 518.
PHY-1001 : End phase 2; 2.776164s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (95.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 99296, over cnt = 57(0%), over = 57, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009092s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 99560, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.123138s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (63.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 99648, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.032680s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (143.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 99696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.027866s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/806(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.237150s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (105.4%)

PHY-1001 : Commit to database.....
PHY-1001 : 10 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.111845s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (69.9%)

PHY-1001 : Current memory(MB): used = 529, reserve = 501, peak = 529.
PHY-1001 : End phase 3; 0.677939s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (83.0%)

PHY-1003 : Routed, final wirelength = 99696
PHY-1001 : Current memory(MB): used = 529, reserve = 501, peak = 529.
PHY-1001 : End export database. 0.013728s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (113.8%)

PHY-1001 : End detail routing;  9.056024s wall, 8.281250s user + 0.062500s system = 8.343750s CPU (92.1%)

RUN-1003 : finish command "route" in  9.555204s wall, 8.625000s user + 0.062500s system = 8.687500s CPU (90.9%)

RUN-1004 : used memory is 472 MB, reserved memory is 443 MB, peak memory is 530 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      582   out of  19600    2.97%
#reg                      433   out of  19600    2.21%
#le                       687
  #lut only               254   out of    687   36.97%
  #reg only               105   out of    687   15.28%
  #lut&reg                328   out of    687   47.74%
#dsp                        0   out of     29    0.00%
#bram                      11   out of     64   17.19%
  #bram9k                  11
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            173
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        85
#3        adc/clk_adc          GCLK               lslice             type/sel3_syn_883.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |687    |469     |113     |433     |11      |0       |
|  adc                               |adc_ctrl       |7      |6       |0       |7       |0       |0       |
|  fifo_list                         |fifo_ctrl      |51     |25      |16      |35      |0       |0       |
|    fifo_list                       |fifo           |47     |21      |16      |31      |0       |0       |
|  rx                                |uart_rx        |54     |48      |6       |37      |0       |0       |
|  tx                                |uart_tx        |52     |41      |8       |37      |0       |0       |
|  type                              |type_choice    |131    |123     |8       |76      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |390    |224     |75      |240     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |390    |224     |75      |240     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |147    |69      |0       |136     |0       |0       |
|        reg_inst                    |register       |145    |67      |0       |134     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |243    |155     |75      |104     |0       |0       |
|        bus_inst                    |bus_top        |35     |23      |10      |19      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |3      |3       |0       |3       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |122    |89      |33      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       424   
    #2         2       219   
    #3         3       141   
    #4         4        28   
    #5        5-10      54   
    #6       11-50      31   
    #7       51-100     2    
  Average     2.88           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 391
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 924, pip num: 8323
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 10
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 986 valid insts, and 23202 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011110111010100111000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.865814s wall, 8.718750s user + 0.062500s system = 8.781250s CPU (470.6%)

RUN-1004 : used memory is 471 MB, reserved memory is 441 MB, peak memory is 671 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_170426.log"
