{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[3566,7148,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"gradient","total_kernel_resources":[5084,6508,33,0],"debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":16}]],"type":"function","total_percent":[7.17348,4.63987,2.96974,6.42023,0],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[569,781,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Coalesced Private Variables: \n - 'rows' (gradient.cl:16)\n - 'pixel' (gradient.cl:39)","type":"resource","data":[28,388,2,0],"details":[{"text":"Type: Shift Register (6 or fewer tap points)","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"3 registers of width 32 and depth 1","type":"text"},{"text":"2 registers of width 32 and depth 296","type":"text"}]},{"name":"Private Variable: \n - 'count' (gradient.cl:19)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[621,1218,0,0]}],"type":"resource","data":[621,1218,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":16}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:16","children":[{"count":1,"name":"10-bit Integer Subtract","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[3.66667,0,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[4.33333,0.333333,0,0]},{"count":1,"name":"Xor","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[9,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":20}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:20","children":[{"count":3,"name":"And","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[0.5,0,0,0]},{"count":4,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[23,2,0,0]}],"data":[23.5,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":26}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:26","children":[{"count":1,"name":"10-bit Integer Subtract","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[3.66667,0,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[4.33333,0.333333,0,0]},{"count":1,"name":"Xor","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[9,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":28}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:28","children":[{"count":1,"name":"10-bit Integer Subtract","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[3.66667,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[39.3333,1.33333,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[318,331,13,0]},{"count":1,"name":"Select","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[16,0,0,0]},{"count":2,"name":"Xor","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[378,332.333,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":40}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:40","children":[{"count":5,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[82.5,0,0,0]}],"data":[82.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":41}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:41","children":[{"count":5,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[82.5,0,0,0]}],"data":[82.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":42}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:42","children":[{"count":10,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[165,0,0,0]}],"data":[165,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":47}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:47","children":[{"count":35,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[825,0,0,0]}],"data":[825,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":48}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:48","children":[{"count":6,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[137.5,0,0,0]}],"data":[137.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":51}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:51","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[38.5,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[95,52,0,0]}],"data":[133.5,52,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":59}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:59","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[22,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[388,2128,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":61}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:61","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":62}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:62","children":[{"count":3,"name":"And","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[0.5,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[1.5,0,0,0],"type":"resource"}],"data":[5084,6507.999666,33,0],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[10810,15563.999666,53,0],"total_percent":[16.1193,9.86566,7.10218,10.3113,0],"total":[10810,15564,53,0],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}