{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690036824928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690036824929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 22:40:13 2023 " "Processing started: Sat Jul 22 22:40:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690036824929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690036824929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise6 -c exercise6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise6 -c exercise6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690036824930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1690036825551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise6.v 3 3 " "Found 3 design units, including 3 entities, in source file exercise6.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise6 " "Found entity 1: exercise6" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690036825901 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven " "Found entity 2: seven" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690036825901 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc " "Found entity 3: proc" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690036825901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690036825901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "D:/AFPGA/EX6/rom1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690036825903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690036825903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM_1.v" "" { Text "D:/AFPGA/EX6/ROM_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690036825906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690036825906 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(24) " "Verilog HDL Instantiation warning at exercise6.v(24): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825908 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(26) " "Verilog HDL Instantiation warning at exercise6.v(26): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825908 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(52) " "Verilog HDL Instantiation warning at exercise6.v(52): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(53) " "Verilog HDL Instantiation warning at exercise6.v(53): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 53 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(54) " "Verilog HDL Instantiation warning at exercise6.v(54): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(55) " "Verilog HDL Instantiation warning at exercise6.v(55): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(56) " "Verilog HDL Instantiation warning at exercise6.v(56): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825909 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise6.v(57) " "Verilog HDL Instantiation warning at exercise6.v(57): instance has no name" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1690036825910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise6 " "Elaborating entity \"exercise6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690036826132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 exercise6.v(21) " "Verilog HDL assignment warning at exercise6.v(21): truncated value with size 32 to match size of target (5)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826186 "|exercise6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise6.v(34) " "Verilog HDL assignment warning at exercise6.v(34): truncated value with size 32 to match size of target (4)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826191 "|exercise6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise6.v(35) " "Verilog HDL assignment warning at exercise6.v(35): truncated value with size 32 to match size of target (4)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826191 "|exercise6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise6.v(36) " "Verilog HDL assignment warning at exercise6.v(36): truncated value with size 32 to match size of target (4)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826191 "|exercise6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise6.v(37) " "Verilog HDL assignment warning at exercise6.v(37): truncated value with size 32 to match size of target (4)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826191 "|exercise6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise6.v(43) " "Verilog HDL assignment warning at exercise6.v(43): truncated value with size 32 to match size of target (4)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826192 "|exercise6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise6.v(50) " "Verilog HDL assignment warning at exercise6.v(50): truncated value with size 32 to match size of target (4)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826192 "|exercise6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1 ROM_1:comb_26 " "Elaborating entity \"ROM_1\" for hierarchy \"ROM_1:comb_26\"" {  } { { "exercise6.v" "comb_26" { Text "D:/AFPGA/EX6/exercise6.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_1:comb_26\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_1:comb_26\|altsyncram:altsyncram_component\"" {  } { { "ROM_1.v" "altsyncram_component" { Text "D:/AFPGA/EX6/ROM_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_1:comb_26\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_1:comb_26\|altsyncram:altsyncram_component\"" {  } { { "ROM_1.v" "" { Text "D:/AFPGA/EX6/ROM_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690036826736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_1:comb_26\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_1:comb_26\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom1.mif " "Parameter \"init_file\" = \"rom1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826747 ""}  } { { "ROM_1.v" "" { Text "D:/AFPGA/EX6/ROM_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690036826747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eoh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eoh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eoh1 " "Found entity 1: altsyncram_eoh1" {  } { { "db/altsyncram_eoh1.tdf" "" { Text "D:/AFPGA/EX6/db/altsyncram_eoh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690036826874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690036826874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eoh1 ROM_1:comb_26\|altsyncram:altsyncram_component\|altsyncram_eoh1:auto_generated " "Elaborating entity \"altsyncram_eoh1\" for hierarchy \"ROM_1:comb_26\|altsyncram:altsyncram_component\|altsyncram_eoh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:comb_28 " "Elaborating entity \"proc\" for hierarchy \"proc:comb_28\"" {  } { { "exercise6.v" "comb_28" { Text "D:/AFPGA/EX6/exercise6.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:comb_62 " "Elaborating entity \"seven\" for hierarchy \"seven:comb_62\"" {  } { { "exercise6.v" "comb_62" { Text "D:/AFPGA/EX6/exercise6.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690036826960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise6.v(63) " "Verilog HDL assignment warning at exercise6.v(63): truncated value with size 32 to match size of target (1)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826961 "|exercise6|seven:comb_62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise6.v(64) " "Verilog HDL assignment warning at exercise6.v(64): truncated value with size 32 to match size of target (1)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826961 "|exercise6|seven:comb_62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise6.v(65) " "Verilog HDL assignment warning at exercise6.v(65): truncated value with size 32 to match size of target (1)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826961 "|exercise6|seven:comb_62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise6.v(66) " "Verilog HDL assignment warning at exercise6.v(66): truncated value with size 32 to match size of target (1)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826961 "|exercise6|seven:comb_62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise6.v(67) " "Verilog HDL assignment warning at exercise6.v(67): truncated value with size 32 to match size of target (1)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826962 "|exercise6|seven:comb_62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise6.v(68) " "Verilog HDL assignment warning at exercise6.v(68): truncated value with size 32 to match size of target (1)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826962 "|exercise6|seven:comb_62"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise6.v(69) " "Verilog HDL assignment warning at exercise6.v(69): truncated value with size 32 to match size of target (1)" {  } { { "exercise6.v" "" { Text "D:/AFPGA/EX6/exercise6.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1690036826962 "|exercise6|seven:comb_62"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1690036828661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1690036829561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690036829561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1690036830016 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1690036830016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "224 " "Implemented 224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1690036830016 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1690036830016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1690036830016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690036830168 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 22 22:40:30 2023 " "Processing ended: Sat Jul 22 22:40:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690036830168 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690036830168 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690036830168 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690036830168 ""}
