#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Dec  6 19:26:12 2022
# Process ID: 16900
# Current directory: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15964 C:\Users\JerryYang\Repo\reborn\cpu\minisys1a\minisys1a.xpr
# Log file: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/vivado.log
# Journal file: C:/Users/JerryYang/Repo/reborn/cpu/minisys1a\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name dmem32 -dir c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {dmem32} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips dmem32]
generate_target {instantiation_template} [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
generate_target all [get_files  c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
catch { config_ip_cache -export [get_ips -all dmem32] }
export_ip_user_files -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
launch_runs -jobs 12 dmem32_synth_1
wait_on_run dmem32_synth_1
export_simulation -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -directory C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files -ipstatic_source_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/modelsim} {questa=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/questa} {riviera=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/riviera} {activehdl=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/new/mem_test.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property -dict [list CONFIG.Coe_File {C:/Users/JerryYang/Repo/reborn/cpu/tests/test_01_output/prgmip32.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 12 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files -ipstatic_source_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/modelsim} {questa=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/questa} {riviera=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/riviera} {activehdl=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/JerryYang/Repo/reborn/cpu/tests/test_01_output/dmem32.coe}] [get_ips dmem32]
generate_target all [get_files  c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci]
catch { config_ip_cache -export [get_ips -all dmem32] }
export_ip_user_files -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -no_script -sync -force -quiet
reset_run dmem32_synth_1
launch_runs -jobs 12 dmem32_synth_1
wait_on_run dmem32_synth_1
export_simulation -of_objects [get_files c:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.srcs/sources_1/ip/dmem32/dmem32.xci] -directory C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files -ipstatic_source_dir C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/modelsim} {questa=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/questa} {riviera=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/riviera} {activehdl=C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minisys1a.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_simulation
source minsys_sim.tcl
run 10 us
restart
run 10 us
save_wave_config {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg
set_property xsim.view {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav.wcfg C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg} [get_filesets sim_1]
save_wave_config {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg}
save_wave_config {C:/Users/JerryYang/Repo/reborn/cpu/minisys1a/minsys_sim_behav_testcase1.wcfg}
restart
run 10 us
restart
run 3 us
restart
run 15 us
close_sim
