(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.3 SW Build 2405991 on Thu Dec  6 23:39:10 MST 2018
# Start time    : Sun Feb 10 19:24:13 -0600 2019
# Command line  : sds++ -Wall -O0 -g -I../src -c -fmessage-length=0 -MTsrc/normNdist.o -MMD -MP -MFsrc/normNdist.d -MTsrc/normNdist.o -o src/normNdist.o ../src/normNdist.cpp -sds-hw normdist normNdist.cpp -clkid 2 -sds-end -perf-root main -perf-est swdata.xml -perf-funcs normdist -sds-sys-config linux -sds-proc linux -sds-pf zed
# Log file      : C:/Users/DustinZhou/Documents/Xilinx/eNormDist/Debug/_sds/reports/sds_normNdist.log
# Journal file  : C:/Users/DustinZhou/Documents/Xilinx/eNormDist/Debug/_sds/reports/sds_normNdist.jou
# Report file   : C:/Users/DustinZhou/Documents/Xilinx/eNormDist/Debug/_sds/reports/sds_normNdist.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : C:/Users/DustinZhou/Documents/Xilinx/eNormDist/Debug/_sds/vhls/normdist/solution/syn/report/normdist_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.413|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   34|   13|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         2|          1|          1|    10|    yes   |
        |- Loop 2  |   11|   11|         3|          1|          1|    10|    yes   |
        |- Loop 3  |   11|   11|         3|          1|          1|    10|    yes   |
        |- Loop 4  |   11|   11|         3|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|    279|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     856|   1180|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    448|
|Register         |        -|      -|     289|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|    1145|   1907|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |normdist_fsqrt_32cud_U2  |normdist_fsqrt_32cud  |        0|      0|  516|  626|
    |normdist_sitofp_3bkb_U1  |normdist_sitofp_3bkb  |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  856| 1180|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |normdist_mac_muladEe_U3  |normdist_mac_muladEe  | i0 * i0 + i1 |
    |normdist_mac_muladEe_U4  |normdist_mac_muladEe  | i0 * i0 + i1 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_262_p2                    |     +    |      0|  0|  28|          21|          21|
    |i_4_fu_291_p2                      |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_279_p2                      |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_221_p2                      |     +    |      0|  0|  13|           4|           1|
    |i_7_fu_192_p2                      |     +    |      0|  0|  13|           4|           1|
    |neg_fu_241_p2                      |     -    |      0|  0|  24|           1|          17|
    |sub_1_fu_235_p2                    |     -    |      0|  0|  24|          17|          17|
    |sub_2_fu_206_p2                    |     -    |      0|  0|  24|          17|          17|
    |sub_fu_305_p2                      |     -    |      0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |abscond_fu_246_p2                  |   icmp   |      0|  0|  18|          17|           1|
    |exitcond1_fu_273_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond8_fu_186_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond9_fu_215_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_285_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state28_pp1_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state37_pp2_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state40_pp3_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |sub2_1_fu_251_p3                   |  select  |      0|  0|  17|           1|          17|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 279|         143|         147|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |a_V_blk_n                |    9|          2|    1|          2|
    |acc_2_reg_128            |    9|          2|   21|         42|
    |acc_3_reg_105            |    9|          2|   32|         64|
    |acc_4_reg_162            |    9|          2|   32|         64|
    |ap_NS_fsm                |  241|         56|    1|         56|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1  |   15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2  |    9|          2|    1|          2|
    |b_V_blk_n                |    9|          2|    1|          2|
    |dout                     |   21|          4|   32|        128|
    |grp_fu_174_p0            |   21|          4|   32|        128|
    |grp_fu_180_p1            |   15|          3|   32|         96|
    |i_1_reg_117              |    9|          2|    4|          8|
    |i_2_reg_94               |    9|          2|    4|          8|
    |i_3_reg_151              |    9|          2|    4|          8|
    |i_reg_140                |    9|          2|    4|          8|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  448|        100|  207|        629|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_2_reg_128                    |  21|   0|   21|          0|
    |acc_3_reg_105                    |  32|   0|   32|          0|
    |acc_4_reg_162                    |  32|   0|   32|          0|
    |ap_CS_fsm                        |  55|   0|   55|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2          |   1|   0|    1|          0|
    |exitcond1_reg_384                |   1|   0|    1|          0|
    |exitcond8_reg_334                |   1|   0|    1|          0|
    |exitcond8_reg_334_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcond9_reg_358                |   1|   0|    1|          0|
    |exitcond9_reg_358_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond_reg_393                 |   1|   0|    1|          0|
    |exitcond_reg_393_pp3_iter1_reg   |   1|   0|    1|          0|
    |i_1_reg_117                      |   4|   0|    4|          0|
    |i_2_reg_94                       |   4|   0|    4|          0|
    |i_3_reg_151                      |   4|   0|    4|          0|
    |i_reg_140                        |   4|   0|    4|          0|
    |sub_1_reg_367                    |  17|   0|   17|          0|
    |sub_2_reg_343                    |  17|   0|   17|          0|
    |sub_reg_402                      |  17|   0|   17|          0|
    |tmp_reg_412                      |  32|   0|   32|          0|
    |tmp_s_reg_353                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 289|   0|  289|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   normdist   | return value |
|ap_rst_n     |  in |    1| ap_ctrl_hs |   normdist   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   normdist   | return value |
|ap_done      | out |    1| ap_ctrl_hs |   normdist   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   normdist   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   normdist   | return value |
|a_V_dout     |  in |   16|   ap_fifo  |      a_V     |    pointer   |
|a_V_empty_n  |  in |    1|   ap_fifo  |      a_V     |    pointer   |
|a_V_read     | out |    1|   ap_fifo  |      a_V     |    pointer   |
|b_V_dout     |  in |   16|   ap_fifo  |      b_V     |    pointer   |
|b_V_empty_n  |  in |    1|   ap_fifo  |      b_V     |    pointer   |
|b_V_read     | out |    1|   ap_fifo  |      b_V     |    pointer   |
|dout         | out |   32|   ap_vld   |     dout     |    pointer   |
|dout_ap_vld  | out |    1|   ap_vld   |     dout     |    pointer   |
|norm         |  in |   32|   ap_none  |     norm     |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

