#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Oct 25 19:11:16 2024
# Process ID: 3952864
# Current directory: /home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1
# Command line: vivado -log OpenNTT_BD_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source OpenNTT_BD_wrapper.tcl -notrace
# Log file: /home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper.vdi
# Journal file: /home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/vivado.jou
# Running On: ipd005, OS: Linux, CPU Frequency: 3500.000 MHz, CPU Physical cores: 8, Host memory: 134411 MB
#-----------------------------------------------------------
source OpenNTT_BD_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2019.402 ; gain = 96.992 ; free physical = 3658 ; free virtual = 240042
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top OpenNTT_BD_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_AXISlave8Ports_1_0/OpenNTT_BD_AXISlave8Ports_1_0.dcp' for cell 'OpenNTT_BD_i/AXISlave8Ports_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_ComputeCoreWrapper_0_0/OpenNTT_BD_ComputeCoreWrapper_0_0.dcp' for cell 'OpenNTT_BD_i/ComputeCoreWrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_axi_bram_ctrl_0_0/OpenNTT_BD_axi_bram_ctrl_0_0.dcp' for cell 'OpenNTT_BD_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_axi_cdma_0_0/OpenNTT_BD_axi_cdma_0_0.dcp' for cell 'OpenNTT_BD_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_processing_system7_0_0/OpenNTT_BD_processing_system7_0_0.dcp' for cell 'OpenNTT_BD_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_rst_ps7_0_100M_0/OpenNTT_BD_rst_ps7_0_100M_0.dcp' for cell 'OpenNTT_BD_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_xbar_0/OpenNTT_BD_xbar_0.dcp' for cell 'OpenNTT_BD_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_auto_pc_0/OpenNTT_BD_auto_pc_0.dcp' for cell 'OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_auto_pc_1/OpenNTT_BD_auto_pc_1.dcp' for cell 'OpenNTT_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_auto_pc_2/OpenNTT_BD_auto_pc_2.dcp' for cell 'OpenNTT_BD_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2514.020 ; gain = 0.000 ; free physical = 3276 ; free virtual = 239660
INFO: [Netlist 29-17] Analyzing 1364 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_axi_cdma_0_0/OpenNTT_BD_axi_cdma_0_0.xdc] for cell 'OpenNTT_BD_i/axi_cdma_0/U0'
Finished Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_axi_cdma_0_0/OpenNTT_BD_axi_cdma_0_0.xdc] for cell 'OpenNTT_BD_i/axi_cdma_0/U0'
Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_processing_system7_0_0/OpenNTT_BD_processing_system7_0_0.xdc] for cell 'OpenNTT_BD_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_processing_system7_0_0/OpenNTT_BD_processing_system7_0_0.xdc] for cell 'OpenNTT_BD_i/processing_system7_0/inst'
Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_rst_ps7_0_100M_0/OpenNTT_BD_rst_ps7_0_100M_0_board.xdc] for cell 'OpenNTT_BD_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_rst_ps7_0_100M_0/OpenNTT_BD_rst_ps7_0_100M_0_board.xdc] for cell 'OpenNTT_BD_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_rst_ps7_0_100M_0/OpenNTT_BD_rst_ps7_0_100M_0.xdc] for cell 'OpenNTT_BD_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fkrieger/Documents/openNTT/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_rst_ps7_0_100M_0/OpenNTT_BD_rst_ps7_0_100M_0.xdc] for cell 'OpenNTT_BD_i/rst_ps7_0_100M/U0'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2853.680 ; gain = 0.000 ; free physical = 3132 ; free virtual = 239515
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 115 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 105 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 5 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2853.680 ; gain = 634.414 ; free physical = 3132 ; free virtual = 239516
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2853.680 ; gain = 0.000 ; free physical = 3112 ; free virtual = 239496

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 169883e4c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3247.133 ; gain = 393.453 ; free physical = 2721 ; free virtual = 239104

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_i_2 into driver instance OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_target_enc[1]_i_1 into driver instance OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_single_thread.active_target_enc[0]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__0 into driver instance OpenNTT_BD_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_primitive_shifter.gen_srls[0].srl_inst_i_4, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dd63d19f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3528.992 ; gain = 0.000 ; free physical = 2492 ; free virtual = 238875
INFO: [Opt 31-389] Phase Retarget created 17 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Retarget, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13bc2a766

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3528.992 ; gain = 0.000 ; free physical = 2492 ; free virtual = 238875
INFO: [Opt 31-389] Phase Constant propagation created 35 cells and removed 186 cells
INFO: [Opt 31-1021] In phase Constant propagation, 29 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a48bbbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3528.992 ; gain = 0.000 ; free physical = 2491 ; free virtual = 238875
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 523 cells
INFO: [Opt 31-1021] In phase Sweep, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a48bbbb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3561.008 ; gain = 32.016 ; free physical = 2490 ; free virtual = 238874
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12a48bbbb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3561.008 ; gain = 32.016 ; free physical = 2490 ; free virtual = 238874
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16c9526a6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3561.008 ; gain = 32.016 ; free physical = 2490 ; free virtual = 238874
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 35 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              17  |              54  |                                             29  |
|  Constant propagation         |              35  |             186  |                                             29  |
|  Sweep                        |               0  |             523  |                                             98  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             35  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3561.008 ; gain = 0.000 ; free physical = 2490 ; free virtual = 238873
Ending Logic Optimization Task | Checksum: 13eeeacf6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3561.008 ; gain = 32.016 ; free physical = 2490 ; free virtual = 238873

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 13eeeacf6

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3857.039 ; gain = 0.000 ; free physical = 2448 ; free virtual = 238826
Ending Power Optimization Task | Checksum: 13eeeacf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3857.039 ; gain = 296.031 ; free physical = 2473 ; free virtual = 238851

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13eeeacf6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3857.039 ; gain = 0.000 ; free physical = 2473 ; free virtual = 238851

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3857.039 ; gain = 0.000 ; free physical = 2473 ; free virtual = 238851
Ending Netlist Obfuscation Task | Checksum: 13eeeacf6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3857.039 ; gain = 0.000 ; free physical = 2473 ; free virtual = 238851
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3857.039 ; gain = 1003.359 ; free physical = 2473 ; free virtual = 238851
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3857.039 ; gain = 0.000 ; free physical = 2465 ; free virtual = 238848
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file OpenNTT_BD_wrapper_drc_opted.rpt -pb OpenNTT_BD_wrapper_drc_opted.pb -rpx OpenNTT_BD_wrapper_drc_opted.rpx
Command: report_drc -file OpenNTT_BD_wrapper_drc_opted.rpt -pb OpenNTT_BD_wrapper_drc_opted.pb -rpx OpenNTT_BD_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2441 ; free virtual = 238828
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9ca9b8cd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2441 ; free virtual = 238828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2441 ; free virtual = 238828

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a4d382fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2411 ; free virtual = 238797

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 177d17bcc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2386 ; free virtual = 238773

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 177d17bcc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2386 ; free virtual = 238773
Phase 1 Placer Initialization | Checksum: 177d17bcc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2386 ; free virtual = 238773

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 167d3fc1c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2311 ; free virtual = 238698

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 132dabe2f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2318 ; free virtual = 238705

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 132dabe2f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2318 ; free virtual = 238705

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1d3c3e2c0

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2264 ; free virtual = 238651

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 914 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 421 nets or LUTs. Breaked 0 LUT, combined 421 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2262 ; free virtual = 238649

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            421  |                   421  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            421  |                   421  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 252d1472f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:20 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2254 ; free virtual = 238641
Phase 2.4 Global Placement Core | Checksum: 1d43f2eb6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2252 ; free virtual = 238639
Phase 2 Global Placement | Checksum: 1d43f2eb6

Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2252 ; free virtual = 238639

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24ee0861b

Time (s): cpu = 00:01:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2255 ; free virtual = 238642

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c58936cd

Time (s): cpu = 00:01:09 ; elapsed = 00:00:24 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2250 ; free virtual = 238637

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13456a760

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2250 ; free virtual = 238637

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f2ce3963

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2250 ; free virtual = 238637

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c1005d98

Time (s): cpu = 00:01:15 ; elapsed = 00:00:30 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2235 ; free virtual = 238623

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e95d94aa

Time (s): cpu = 00:01:16 ; elapsed = 00:00:31 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2235 ; free virtual = 238623

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24eb2837d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2235 ; free virtual = 238623
Phase 3 Detail Placement | Checksum: 24eb2837d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2235 ; free virtual = 238623

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cbcc4b58

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.772 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19caf0595

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2236 ; free virtual = 238624
INFO: [Place 46-33] Processed net OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/shift_array, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/shift_array_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17e57bad8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2235 ; free virtual = 238623
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cbcc4b58

Time (s): cpu = 00:01:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2234 ; free virtual = 238622

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.772. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17fc05de5

Time (s): cpu = 00:01:32 ; elapsed = 00:00:37 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2234 ; free virtual = 238622

Time (s): cpu = 00:01:32 ; elapsed = 00:00:37 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2234 ; free virtual = 238622
Phase 4.1 Post Commit Optimization | Checksum: 17fc05de5

Time (s): cpu = 00:01:32 ; elapsed = 00:00:37 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2234 ; free virtual = 238622

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17fc05de5

Time (s): cpu = 00:01:32 ; elapsed = 00:00:37 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2234 ; free virtual = 238622

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17fc05de5

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2233 ; free virtual = 238621
Phase 4.3 Placer Reporting | Checksum: 17fc05de5

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2232 ; free virtual = 238620

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2232 ; free virtual = 238620

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2232 ; free virtual = 238620
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 216fdf364

Time (s): cpu = 00:01:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2232 ; free virtual = 238620
Ending Placer Task | Checksum: 173505c2e

Time (s): cpu = 00:01:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2232 ; free virtual = 238620
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2264 ; free virtual = 238652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2218 ; free virtual = 238644
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file OpenNTT_BD_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2231 ; free virtual = 238632
INFO: [runtcl-4] Executing : report_utilization -file OpenNTT_BD_wrapper_utilization_placed.rpt -pb OpenNTT_BD_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file OpenNTT_BD_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2248 ; free virtual = 238647
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2221 ; free virtual = 238621
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2164 ; free virtual = 238601
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d16239ec ConstDB: 0 ShapeSum: a1ee2242 RouteDB: 0
Post Restoration Checksum: NetGraph: 9c3cf21c NumContArr: 4084ee7d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: dcc1e099

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3864.094 ; gain = 0.000 ; free physical = 2119 ; free virtual = 238531

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: dcc1e099

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3868.230 ; gain = 4.137 ; free physical = 2085 ; free virtual = 238496

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dcc1e099

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3868.230 ; gain = 4.137 ; free physical = 2085 ; free virtual = 238496
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fa63c2d2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2052 ; free virtual = 238465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.788  | TNS=0.000  | WHS=-0.186 | THS=-264.383|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28473
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28473
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25f228bc3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2031 ; free virtual = 238444

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25f228bc3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2031 ; free virtual = 238444
Phase 3 Initial Routing | Checksum: 9fd7dc2b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:28 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2030 ; free virtual = 238442

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1273
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.370  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 199b2c59a

Time (s): cpu = 00:01:15 ; elapsed = 00:00:34 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2032 ; free virtual = 238444

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.370  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11ed017c0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2034 ; free virtual = 238446
Phase 4 Rip-up And Reroute | Checksum: 11ed017c0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:35 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2034 ; free virtual = 238446

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11ed017c0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2034 ; free virtual = 238446

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11ed017c0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2034 ; free virtual = 238446
Phase 5 Delay and Skew Optimization | Checksum: 11ed017c0

Time (s): cpu = 00:01:17 ; elapsed = 00:00:36 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2034 ; free virtual = 238446

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e41342e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2025 ; free virtual = 238437
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.370  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c7d74ccd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2025 ; free virtual = 238437
Phase 6 Post Hold Fix | Checksum: c7d74ccd

Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2025 ; free virtual = 238437

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.09175 %
  Global Horizontal Routing Utilization  = 7.51673 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a721ec24

Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2025 ; free virtual = 238437

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a721ec24

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 3909.363 ; gain = 45.270 ; free physical = 2025 ; free virtual = 238437

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ef9f398a

Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 3925.371 ; gain = 61.277 ; free physical = 2023 ; free virtual = 238435

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.370  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ef9f398a

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3925.371 ; gain = 61.277 ; free physical = 2023 ; free virtual = 238435
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:00:40 . Memory (MB): peak = 3925.371 ; gain = 61.277 ; free physical = 2071 ; free virtual = 238483

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3925.371 ; gain = 61.277 ; free physical = 2071 ; free virtual = 238483
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3925.371 ; gain = 0.000 ; free physical = 2040 ; free virtual = 238494
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3933.375 ; gain = 8.004 ; free physical = 2064 ; free virtual = 238490
INFO: [runtcl-4] Executing : report_drc -file OpenNTT_BD_wrapper_drc_routed.rpt -pb OpenNTT_BD_wrapper_drc_routed.pb -rpx OpenNTT_BD_wrapper_drc_routed.rpx
Command: report_drc -file OpenNTT_BD_wrapper_drc_routed.rpt -pb OpenNTT_BD_wrapper_drc_routed.pb -rpx OpenNTT_BD_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file OpenNTT_BD_wrapper_methodology_drc_routed.rpt -pb OpenNTT_BD_wrapper_methodology_drc_routed.pb -rpx OpenNTT_BD_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file OpenNTT_BD_wrapper_methodology_drc_routed.rpt -pb OpenNTT_BD_wrapper_methodology_drc_routed.pb -rpx OpenNTT_BD_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/fkrieger/Documents/openNTT/vivado/vivado.runs/impl_1/OpenNTT_BD_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file OpenNTT_BD_wrapper_power_routed.rpt -pb OpenNTT_BD_wrapper_power_summary_routed.pb -rpx OpenNTT_BD_wrapper_power_routed.rpx
Command: report_power -file OpenNTT_BD_wrapper_power_routed.rpt -pb OpenNTT_BD_wrapper_power_summary_routed.pb -rpx OpenNTT_BD_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file OpenNTT_BD_wrapper_route_status.rpt -pb OpenNTT_BD_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file OpenNTT_BD_wrapper_timing_summary_routed.rpt -pb OpenNTT_BD_wrapper_timing_summary_routed.pb -rpx OpenNTT_BD_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file OpenNTT_BD_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file OpenNTT_BD_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file OpenNTT_BD_wrapper_bus_skew_routed.rpt -pb OpenNTT_BD_wrapper_bus_skew_routed.pb -rpx OpenNTT_BD_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force OpenNTT_BD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[0].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[0].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[1].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[1].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[2].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[2].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[3].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[3].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[4].wsu/genblk1[0].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0] input OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].modred_i/mr/genblk1[4].wsu/genblk1[1].imuu/m_delay_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[0].p_product_reg[0] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[0].p_product_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[1].p_product_reg[1] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[1].p_product_reg[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[2].p_product_reg[2] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[2].p_product_reg[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[3].p_product_reg[3] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[3].p_product_reg[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[0].p_product_reg[4] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[0].p_product_reg[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[1].p_product_reg[5] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[1].p_product_reg[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[2].p_product_reg[6] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[2].p_product_reg[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[3].p_product_reg[7] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[3].p_product_reg[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[0].p_product_reg[8] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[0].p_product_reg[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[1].p_product_reg[9] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[1].p_product_reg[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[2].p_product_reg[10] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[2].p_product_reg[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[3].p_product_reg[11] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[0].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[3].p_product_reg[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[0].p_product_reg[0] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[0].p_product_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[1].p_product_reg[1] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[1].p_product_reg[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[2].p_product_reg[2] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[2].p_product_reg[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[3].p_product_reg[3] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[0].genblk1[3].p_product_reg[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[0].p_product_reg[4] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[0].p_product_reg[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[1].p_product_reg[5] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[1].p_product_reg[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[2].p_product_reg[6] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[2].p_product_reg[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[3].p_product_reg[7] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[1].genblk1[3].p_product_reg[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[0].p_product_reg[8] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[0].p_product_reg[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[1].p_product_reg[9] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[1].p_product_reg[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[2].p_product_reg[10] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[2].p_product_reg[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[3].p_product_reg[11] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/genblk8[1].btf/btf_modmul_i/intmul_i/genblk3[2].genblk1[3].p_product_reg[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[0].p_product_reg[0] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[0].p_product_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[1].p_product_reg[1] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[1].p_product_reg[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[2].p_product_reg[2] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[2].p_product_reg[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[3].p_product_reg[3] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[0].genblk1[3].p_product_reg[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[0].p_product_reg[4] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[0].p_product_reg[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[1].p_product_reg[5] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[1].p_product_reg[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[2].p_product_reg[6] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[2].p_product_reg[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[3].p_product_reg[7] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[1].genblk1[3].p_product_reg[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[0].p_product_reg[8] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[0].p_product_reg[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[1].p_product_reg[9] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[1].p_product_reg[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[2].p_product_reg[10] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[2].p_product_reg[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[3].p_product_reg[11] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[0].intmul_i/genblk3[2].genblk1[3].p_product_reg[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[0].p_product_reg[0] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[0].p_product_reg[0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[1].p_product_reg[1] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[1].p_product_reg[1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[2].p_product_reg[2] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[2].p_product_reg[2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[3].p_product_reg[3] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[0].genblk1[3].p_product_reg[3]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[0].p_product_reg[4] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[0].p_product_reg[4]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[1].p_product_reg[5] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[1].p_product_reg[5]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[2].p_product_reg[6] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[2].p_product_reg[6]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[3].p_product_reg[7] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[1].genblk1[3].p_product_reg[7]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[0].p_product_reg[8] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[0].p_product_reg[8]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[1].p_product_reg[9] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[1].p_product_reg[9]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[2].p_product_reg[10] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[2].p_product_reg[10]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[3].p_product_reg[11] multiplier stage OpenNTT_BD_i/ComputeCoreWrapper_0/inst/CORE/open_ntt/ntt_core/tw_gen/dif_rn/genblk4[1].intmul_i/genblk3[2].genblk1[3].p_product_reg[11]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 35 net(s) have no routable loads. The problem bus(es) and/or net(s) are OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/n_0_0, OpenNTT_BD_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/n_0_1, OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, OpenNTT_BD_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 92 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./OpenNTT_BD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 4347.543 ; gain = 283.715 ; free physical = 1916 ; free virtual = 238358
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 19:14:17 2024...
