(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h37):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire [(4'ha):(1'h0)] wire11;
  wire [(3'h4):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire9;
  wire [(3'h7):(1'h0)] wire8;
  wire signed [(4'h8):(1'h0)] wire7;
  wire signed [(4'h8):(1'h0)] wire6;
  wire [(3'h7):(1'h0)] wire5;
  wire [(3'h6):(1'h0)] wire4;
  assign y = {wire11, wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = wire0;
  assign wire5 = {wire0[(2'h2):(1'h0)]};
  assign wire6 = {((+$unsigned(wire1)) ?
                         $unsigned((~&wire1)) : (wire1 ^ wire1[(4'h8):(3'h7)]))};
  assign wire7 = $signed(wire3);
  assign wire8 = $unsigned((8'hac));
  assign wire9 = {(((wire0 ? (8'ha8) : wire5) ?
                         $unsigned(wire5) : (-wire8)) ^ (wire3 ?
                         (wire4 == (8'hae)) : $signed((8'had))))};
  assign wire10 = $signed(wire9[(1'h1):(1'h0)]);
  assign wire11 = wire4;
endmodule