
LiDar_Test2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b554  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015ab4  0800b7f4  0800b7f4  0000c7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080212a8  080212a8  000222a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080212b0  080212b0  000222b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080212b4  080212b4  000222b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000000c4  24000000  080212b8  00023000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001ac8  240000c4  0802137c  000230c4  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24001b8c  0802137c  00023b8c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000230c4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019c3b  00000000  00000000  000230f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003663  00000000  00000000  0003cd2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001220  00000000  00000000  00040390  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000dee  00000000  00000000  000415b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003940d  00000000  00000000  0004239e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00019b29  00000000  00000000  0007b7ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001606a0  00000000  00000000  000952d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f5974  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005244  00000000  00000000  001f59b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000096  00000000  00000000  001fabfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000c4 	.word	0x240000c4
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b7dc 	.word	0x0800b7dc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000c8 	.word	0x240000c8
 80002dc:	0800b7dc 	.word	0x0800b7dc

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <VL53L5CX_Init_All>:

/* =========================
 * API
 * ========================= */
int32_t VL53L5CX_Init_All(void)
{
 80006ac:	b590      	push	{r4, r7, lr}
 80006ae:	b08f      	sub	sp, #60	@ 0x3c
 80006b0:	af04      	add	r7, sp, #16
	printf("\r\n=== Boot ===\r\n");
 80006b2:	485c      	ldr	r0, [pc, #368]	@ (8000824 <VL53L5CX_Init_All+0x178>)
 80006b4:	f00a fa22 	bl	800aafc <puts>

	/* 1) Broches de contrôle capteur (LPn/I2C_R/PWREN) */
	prv_configure_ctrl_pins();
 80006b8:	f000 f93c 	bl	8000934 <prv_configure_ctrl_pins>

	/* 2) Séquence power-up capteur */
	prv_powerup_sequence();
 80006bc:	f000 f988 	bl	80009d0 <prv_powerup_sequence>

	/* 3) Recovery I2C (option) */
	if (VL53_USE_I2C_RECOVERY)
	{
		prv_i2c_bus_recovery_pb8_pb9();
 80006c0:	f000 f9ae 	bl	8000a20 <prv_i2c_bus_recovery_pb8_pb9>
	}

	/* 4) Init I2C via BSP */
	if (BSP_I2C1_Init() != BSP_ERROR_NONE)
 80006c4:	f000 fe14 	bl	80012f0 <BSP_I2C1_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d005      	beq.n	80006da <VL53L5CX_Init_All+0x2e>
	{
		printf("BSP_I2C1_Init failed!\r\n");
 80006ce:	4856      	ldr	r0, [pc, #344]	@ (8000828 <VL53L5CX_Init_All+0x17c>)
 80006d0:	f00a fa14 	bl	800aafc <puts>
		return BSP_ERROR_PERIPH_FAILURE;
 80006d4:	f06f 0303 	mvn.w	r3, #3
 80006d8:	e0a0      	b.n	800081c <VL53L5CX_Init_All+0x170>
	}
	HAL_Delay(50);
 80006da:	2032      	movs	r0, #50	@ 0x32
 80006dc:	f004 fbba 	bl	8004e54 <HAL_Delay>

	/* 5) Debug : Scan / Probe / ID brut (optionnel) */
	if (VL53_DO_I2C_SCAN_AND_PROBE)
	{
		printf("I2C scan...\r\n");
 80006e0:	4852      	ldr	r0, [pc, #328]	@ (800082c <VL53L5CX_Init_All+0x180>)
 80006e2:	f00a fa0b 	bl	800aafc <puts>
		int found = 0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	627b      	str	r3, [r7, #36]	@ 0x24

		for (uint16_t addr = 1; addr < 127; addr++)
 80006ea:	2301      	movs	r3, #1
 80006ec:	847b      	strh	r3, [r7, #34]	@ 0x22
 80006ee:	e014      	b.n	800071a <VL53L5CX_Init_All+0x6e>
		{
			if (HAL_I2C_IsDeviceReady(&hi2c1, (addr << 1), 2, 50) == HAL_OK)
 80006f0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80006f2:	005b      	lsls	r3, r3, #1
 80006f4:	b299      	uxth	r1, r3
 80006f6:	2332      	movs	r3, #50	@ 0x32
 80006f8:	2202      	movs	r2, #2
 80006fa:	484d      	ldr	r0, [pc, #308]	@ (8000830 <VL53L5CX_Init_All+0x184>)
 80006fc:	f005 fc4c 	bl	8005f98 <HAL_I2C_IsDeviceReady>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d106      	bne.n	8000714 <VL53L5CX_Init_All+0x68>
			{
				printf("  -> ACK @ 0x%02X\r\n", addr);
 8000706:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000708:	4619      	mov	r1, r3
 800070a:	484a      	ldr	r0, [pc, #296]	@ (8000834 <VL53L5CX_Init_All+0x188>)
 800070c:	f00a f98e 	bl	800aa2c <iprintf>
				found = 1;
 8000710:	2301      	movs	r3, #1
 8000712:	627b      	str	r3, [r7, #36]	@ 0x24
		for (uint16_t addr = 1; addr < 127; addr++)
 8000714:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000716:	3301      	adds	r3, #1
 8000718:	847b      	strh	r3, [r7, #34]	@ 0x22
 800071a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800071c:	2b7e      	cmp	r3, #126	@ 0x7e
 800071e:	d9e7      	bls.n	80006f0 <VL53L5CX_Init_All+0x44>
			}
		}

		if (!found)
 8000720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000722:	2b00      	cmp	r3, #0
 8000724:	d102      	bne.n	800072c <VL53L5CX_Init_All+0x80>
		{
			printf("  Aucun périphérique détecté\r\n");
 8000726:	4844      	ldr	r0, [pc, #272]	@ (8000838 <VL53L5CX_Init_All+0x18c>)
 8000728:	f00a f9e8 	bl	800aafc <puts>
		}

		printf("Probe 0x29...\r\n");
 800072c:	4843      	ldr	r0, [pc, #268]	@ (800083c <VL53L5CX_Init_All+0x190>)
 800072e:	f00a f9e5 	bl	800aafc <puts>
		uint8_t dummy = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	71fb      	strb	r3, [r7, #7]
		HAL_StatusTypeDef pr = HAL_I2C_Master_Transmit(&hi2c1, VL53L5CX_I2C_ADDR1_8BIT, &dummy, 1, 100);
 8000736:	1dfa      	adds	r2, r7, #7
 8000738:	2364      	movs	r3, #100	@ 0x64
 800073a:	9300      	str	r3, [sp, #0]
 800073c:	2301      	movs	r3, #1
 800073e:	2152      	movs	r1, #82	@ 0x52
 8000740:	483b      	ldr	r0, [pc, #236]	@ (8000830 <VL53L5CX_Init_All+0x184>)
 8000742:	f005 f8e3 	bl	800590c <HAL_I2C_Master_Transmit>
 8000746:	4603      	mov	r3, r0
 8000748:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
		printf("  Probe result: %d, I2C Err=0x%lx\r\n", pr, HAL_I2C_GetError(&hi2c1));
 800074c:	f897 4021 	ldrb.w	r4, [r7, #33]	@ 0x21
 8000750:	4837      	ldr	r0, [pc, #220]	@ (8000830 <VL53L5CX_Init_All+0x184>)
 8000752:	f005 fd35 	bl	80061c0 <HAL_I2C_GetError>
 8000756:	4603      	mov	r3, r0
 8000758:	461a      	mov	r2, r3
 800075a:	4621      	mov	r1, r4
 800075c:	4838      	ldr	r0, [pc, #224]	@ (8000840 <VL53L5CX_Init_All+0x194>)
 800075e:	f00a f965 	bl	800aa2c <iprintf>

		uint8_t id_data[2] = {0};
 8000762:	2300      	movs	r3, #0
 8000764:	80bb      	strh	r3, [r7, #4]

		if (HAL_I2C_Mem_Read(&hi2c1, VL53L5CX_I2C_ADDR1_8BIT, 0x010F, I2C_MEMADD_SIZE_16BIT, id_data, 2, 100) == HAL_OK)
 8000766:	2364      	movs	r3, #100	@ 0x64
 8000768:	9302      	str	r3, [sp, #8]
 800076a:	2302      	movs	r3, #2
 800076c:	9301      	str	r3, [sp, #4]
 800076e:	1d3b      	adds	r3, r7, #4
 8000770:	9300      	str	r3, [sp, #0]
 8000772:	2302      	movs	r3, #2
 8000774:	f240 120f 	movw	r2, #271	@ 0x10f
 8000778:	2152      	movs	r1, #82	@ 0x52
 800077a:	482d      	ldr	r0, [pc, #180]	@ (8000830 <VL53L5CX_Init_All+0x184>)
 800077c:	f005 faf2 	bl	8005d64 <HAL_I2C_Mem_Read>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d107      	bne.n	8000796 <VL53L5CX_Init_All+0xea>
		{
			printf("  Raw ID: 0x%02X%02X\r\n", id_data[0], id_data[1]);
 8000786:	793b      	ldrb	r3, [r7, #4]
 8000788:	4619      	mov	r1, r3
 800078a:	797b      	ldrb	r3, [r7, #5]
 800078c:	461a      	mov	r2, r3
 800078e:	482d      	ldr	r0, [pc, #180]	@ (8000844 <VL53L5CX_Init_All+0x198>)
 8000790:	f00a f94c 	bl	800aa2c <iprintf>
 8000794:	e007      	b.n	80007a6 <VL53L5CX_Init_All+0xfa>
		}
		else
		{
			printf("  Raw ID read failed, Err=0x%lx\r\n", HAL_I2C_GetError(&hi2c1));
 8000796:	4826      	ldr	r0, [pc, #152]	@ (8000830 <VL53L5CX_Init_All+0x184>)
 8000798:	f005 fd12 	bl	80061c0 <HAL_I2C_GetError>
 800079c:	4603      	mov	r3, r0
 800079e:	4619      	mov	r1, r3
 80007a0:	4829      	ldr	r0, [pc, #164]	@ (8000848 <VL53L5CX_Init_All+0x19c>)
 80007a2:	f00a f943 	bl	800aa2c <iprintf>
		}

	}

	/* 6) Init driver capteur */
	int32_t st = CUSTOM_RANGING_SENSOR_Init(CUSTOM_VL53L5CX);
 80007a6:	2000      	movs	r0, #0
 80007a8:	f009 ff2c 	bl	800a604 <CUSTOM_RANGING_SENSOR_Init>
 80007ac:	61f8      	str	r0, [r7, #28]

	if (st != BSP_ERROR_NONE)
 80007ae:	69fb      	ldr	r3, [r7, #28]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d005      	beq.n	80007c0 <VL53L5CX_Init_All+0x114>
	{
		printf("VL53 Init failed, st=%ld\r\n", st);
 80007b4:	69f9      	ldr	r1, [r7, #28]
 80007b6:	4825      	ldr	r0, [pc, #148]	@ (800084c <VL53L5CX_Init_All+0x1a0>)
 80007b8:	f00a f938 	bl	800aa2c <iprintf>
		return st;
 80007bc:	69fb      	ldr	r3, [r7, #28]
 80007be:	e02d      	b.n	800081c <VL53L5CX_Init_All+0x170>
	}

	/* 7) Config profil (interne) */
	RANGING_SENSOR_ProfileConfig_t profile;
	profile.RangingProfile = VL53_DEFAULT_PROFILE;
 80007c0:	2303      	movs	r3, #3
 80007c2:	60bb      	str	r3, [r7, #8]
	profile.TimingBudget   = VL53_DEFAULT_TB_MS;
 80007c4:	231e      	movs	r3, #30
 80007c6:	60fb      	str	r3, [r7, #12]
	profile.Frequency      = VL53_DEFAULT_FREQ_HZ;
 80007c8:	230a      	movs	r3, #10
 80007ca:	613b      	str	r3, [r7, #16]
	profile.EnableAmbient  = VL53_DEFAULT_AMBIENT;
 80007cc:	2301      	movs	r3, #1
 80007ce:	617b      	str	r3, [r7, #20]
	profile.EnableSignal   = VL53_DEFAULT_SIGNAL;
 80007d0:	2301      	movs	r3, #1
 80007d2:	61bb      	str	r3, [r7, #24]

	st = CUSTOM_RANGING_SENSOR_ConfigProfile(CUSTOM_VL53L5CX, &profile);
 80007d4:	f107 0308 	add.w	r3, r7, #8
 80007d8:	4619      	mov	r1, r3
 80007da:	2000      	movs	r0, #0
 80007dc:	f009 ff38 	bl	800a650 <CUSTOM_RANGING_SENSOR_ConfigProfile>
 80007e0:	61f8      	str	r0, [r7, #28]

	if (st != BSP_ERROR_NONE)
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d005      	beq.n	80007f4 <VL53L5CX_Init_All+0x148>
	{
		printf("VL53L5CX ConfigProfile failed, st=%ld\r\n", st);
 80007e8:	69f9      	ldr	r1, [r7, #28]
 80007ea:	4819      	ldr	r0, [pc, #100]	@ (8000850 <VL53L5CX_Init_All+0x1a4>)
 80007ec:	f00a f91e 	bl	800aa2c <iprintf>
		return st;
 80007f0:	69fb      	ldr	r3, [r7, #28]
 80007f2:	e013      	b.n	800081c <VL53L5CX_Init_All+0x170>
	}

	/* 8) Start en continu (blocking) */
	st = CUSTOM_RANGING_SENSOR_Start(CUSTOM_VL53L5CX, RS_MODE_BLOCKING_CONTINUOUS);
 80007f4:	2101      	movs	r1, #1
 80007f6:	2000      	movs	r0, #0
 80007f8:	f009 ff7e 	bl	800a6f8 <CUSTOM_RANGING_SENSOR_Start>
 80007fc:	61f8      	str	r0, [r7, #28]
	if (st != BSP_ERROR_NONE)
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d005      	beq.n	8000810 <VL53L5CX_Init_All+0x164>
	{
		printf("VL53L5CX Start failed, st=%ld\r\n", st);
 8000804:	69f9      	ldr	r1, [r7, #28]
 8000806:	4813      	ldr	r0, [pc, #76]	@ (8000854 <VL53L5CX_Init_All+0x1a8>)
 8000808:	f00a f910 	bl	800aa2c <iprintf>
		return st;
 800080c:	69fb      	ldr	r3, [r7, #28]
 800080e:	e005      	b.n	800081c <VL53L5CX_Init_All+0x170>
	}

	printf("VL53L5CX ready: profile=8x8, %uHz, TB=%ums\r\n",
 8000810:	221e      	movs	r2, #30
 8000812:	210a      	movs	r1, #10
 8000814:	4810      	ldr	r0, [pc, #64]	@ (8000858 <VL53L5CX_Init_All+0x1ac>)
 8000816:	f00a f909 	bl	800aa2c <iprintf>
			(unsigned)VL53_DEFAULT_FREQ_HZ,
			(unsigned)VL53_DEFAULT_TB_MS);

	return BSP_ERROR_NONE;
 800081a:	2300      	movs	r3, #0
}
 800081c:	4618      	mov	r0, r3
 800081e:	372c      	adds	r7, #44	@ 0x2c
 8000820:	46bd      	mov	sp, r7
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	0800b7f4 	.word	0x0800b7f4
 8000828:	0800b804 	.word	0x0800b804
 800082c:	0800b81c 	.word	0x0800b81c
 8000830:	240005f8 	.word	0x240005f8
 8000834:	0800b82c 	.word	0x0800b82c
 8000838:	0800b840 	.word	0x0800b840
 800083c:	0800b864 	.word	0x0800b864
 8000840:	0800b874 	.word	0x0800b874
 8000844:	0800b898 	.word	0x0800b898
 8000848:	0800b8b0 	.word	0x0800b8b0
 800084c:	0800b8d4 	.word	0x0800b8d4
 8000850:	0800b8f0 	.word	0x0800b8f0
 8000854:	0800b918 	.word	0x0800b918
 8000858:	0800b938 	.word	0x0800b938

0800085c <VL53L5CX_GetResult>:

int32_t VL53L5CX_GetResult(RANGING_SENSOR_Result_t* res)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
	if (res == 0)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d102      	bne.n	8000870 <VL53L5CX_GetResult+0x14>
	{
		return BSP_ERROR_WRONG_PARAM;
 800086a:	f06f 0301 	mvn.w	r3, #1
 800086e:	e004      	b.n	800087a <VL53L5CX_GetResult+0x1e>
	}

	return CUSTOM_RANGING_SENSOR_GetDistance(CUSTOM_VL53L5CX, res);
 8000870:	6879      	ldr	r1, [r7, #4]
 8000872:	2000      	movs	r0, #0
 8000874:	f009 ff16 	bl	800a6a4 <CUSTOM_RANGING_SENSOR_GetDistance>
 8000878:	4603      	mov	r3, r0
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <VL53L5CX_PrintMatrix>:


int32_t VL53L5CX_PrintMatrix(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
	// Variables locales
	static uint32_t frame_counter = 0;

	// 1) Lire la prochaine frame dans la GLOBALE
	int32_t st = VL53L5CX_GetResult(&resultat);
 800088a:	4823      	ldr	r0, [pc, #140]	@ (8000918 <VL53L5CX_PrintMatrix+0x94>)
 800088c:	f7ff ffe6 	bl	800085c <VL53L5CX_GetResult>
 8000890:	6078      	str	r0, [r7, #4]
	if (st != BSP_ERROR_NONE)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d004      	beq.n	80008a2 <VL53L5CX_PrintMatrix+0x1e>
	{
		printf("GetResukt échoué\r\n");
 8000898:	4820      	ldr	r0, [pc, #128]	@ (800091c <VL53L5CX_PrintMatrix+0x98>)
 800089a:	f00a f92f 	bl	800aafc <puts>
		return st;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	e035      	b.n	800090e <VL53L5CX_PrintMatrix+0x8a>
	}

	// 2) Throttle (~1 fps) pour éviter le spam UART
	if ((frame_counter++ % 10) != 0)
 80008a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <VL53L5CX_PrintMatrix+0x9c>)
 80008a4:	6819      	ldr	r1, [r3, #0]
 80008a6:	1c4b      	adds	r3, r1, #1
 80008a8:	4a1d      	ldr	r2, [pc, #116]	@ (8000920 <VL53L5CX_PrintMatrix+0x9c>)
 80008aa:	6013      	str	r3, [r2, #0]
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <VL53L5CX_PrintMatrix+0xa0>)
 80008ae:	fba3 2301 	umull	r2, r3, r3, r1
 80008b2:	08da      	lsrs	r2, r3, #3
 80008b4:	4613      	mov	r3, r2
 80008b6:	009b      	lsls	r3, r3, #2
 80008b8:	4413      	add	r3, r2
 80008ba:	005b      	lsls	r3, r3, #1
 80008bc:	1aca      	subs	r2, r1, r3
 80008be:	2a00      	cmp	r2, #0
 80008c0:	d001      	beq.n	80008c6 <VL53L5CX_PrintMatrix+0x42>
	{
		return BSP_ERROR_NONE;
 80008c2:	2300      	movs	r3, #0
 80008c4:	e023      	b.n	800090e <VL53L5CX_PrintMatrix+0x8a>
	}

	printf("\r\n=== Frame %lu ===\r\n", frame_counter / 10);
 80008c6:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <VL53L5CX_PrintMatrix+0x9c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a16      	ldr	r2, [pc, #88]	@ (8000924 <VL53L5CX_PrintMatrix+0xa0>)
 80008cc:	fba2 2303 	umull	r2, r3, r2, r3
 80008d0:	08db      	lsrs	r3, r3, #3
 80008d2:	4619      	mov	r1, r3
 80008d4:	4814      	ldr	r0, [pc, #80]	@ (8000928 <VL53L5CX_PrintMatrix+0xa4>)
 80008d6:	f00a f8a9 	bl	800aa2c <iprintf>
	printf("Zones: %ld\r\n", resultat.NumberOfZones);
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <VL53L5CX_PrintMatrix+0x94>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4619      	mov	r1, r3
 80008e0:	4812      	ldr	r0, [pc, #72]	@ (800092c <VL53L5CX_PrintMatrix+0xa8>)
 80008e2:	f00a f8a3 	bl	800aa2c <iprintf>

	// 3) Affichage
	switch (g_print_style)
 80008e6:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <VL53L5CX_PrintMatrix+0xac>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d002      	beq.n	80008f4 <VL53L5CX_PrintMatrix+0x70>
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d004      	beq.n	80008fc <VL53L5CX_PrintMatrix+0x78>
 80008f2:	e007      	b.n	8000904 <VL53L5CX_PrintMatrix+0x80>
	{
    	case VL53_PRINT_NUMERIC:
    		prv_print_matrix_numeric(&resultat);
 80008f4:	4808      	ldr	r0, [pc, #32]	@ (8000918 <VL53L5CX_PrintMatrix+0x94>)
 80008f6:	f000 f965 	bl	8000bc4 <prv_print_matrix_numeric>
    		break;
 80008fa:	e007      	b.n	800090c <VL53L5CX_PrintMatrix+0x88>
    	case VL53_PRINT_BG_COLOR:
    		prv_print_matrix_bgcolor(&resultat);
 80008fc:	4806      	ldr	r0, [pc, #24]	@ (8000918 <VL53L5CX_PrintMatrix+0x94>)
 80008fe:	f000 f9e3 	bl	8000cc8 <prv_print_matrix_bgcolor>
    		break;
 8000902:	e003      	b.n	800090c <VL53L5CX_PrintMatrix+0x88>
    	default:
    		prv_print_matrix_numeric(&resultat);
 8000904:	4804      	ldr	r0, [pc, #16]	@ (8000918 <VL53L5CX_PrintMatrix+0x94>)
 8000906:	f000 f95d 	bl	8000bc4 <prv_print_matrix_numeric>
    		break;
 800090a:	bf00      	nop
	}

	return BSP_ERROR_NONE;
 800090c:	2300      	movs	r3, #0
}
 800090e:	4618      	mov	r0, r3
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	240000e0 	.word	0x240000e0
 800091c:	0800b968 	.word	0x0800b968
 8000920:	240005e4 	.word	0x240005e4
 8000924:	cccccccd 	.word	0xcccccccd
 8000928:	0800b97c 	.word	0x0800b97c
 800092c:	0800b994 	.word	0x0800b994
 8000930:	24000001 	.word	0x24000001

08000934 <prv_configure_ctrl_pins>:
/* =========================
 * Internes
 * ========================= */

static void prv_configure_ctrl_pins(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef gi = {0};
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	60da      	str	r2, [r3, #12]
 8000946:	611a      	str	r2, [r3, #16]

  /* PWREN (si macro existante dans main.h) */
#ifdef PWREN_Pin
  gi.Pin   = PWREN_Pin;
 8000948:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800094c:	607b      	str	r3, [r7, #4]
  gi.Mode  = GPIO_MODE_OUTPUT_PP;
 800094e:	2301      	movs	r3, #1
 8000950:	60bb      	str	r3, [r7, #8]
  gi.Pull  = GPIO_PULLUP;
 8000952:	2301      	movs	r3, #1
 8000954:	60fb      	str	r3, [r7, #12]
  gi.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(PWREN_GPIO_Port, &gi);
 800095a:	1d3b      	adds	r3, r7, #4
 800095c:	4619      	mov	r1, r3
 800095e:	481a      	ldr	r0, [pc, #104]	@ (80009c8 <prv_configure_ctrl_pins+0x94>)
 8000960:	f004 fc1a 	bl	8005198 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(PWREN_GPIO_Port, PWREN_Pin, GPIO_PIN_SET); /* Power on */
 8000964:	2201      	movs	r2, #1
 8000966:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800096a:	4817      	ldr	r0, [pc, #92]	@ (80009c8 <prv_configure_ctrl_pins+0x94>)
 800096c:	f004 fece 	bl	800570c <HAL_GPIO_WritePin>
#endif

  /* I2C_R (si pont I2C présent) */
#ifdef I2C_R_Pin
  gi.Pin   = I2C_R_Pin;
 8000970:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000974:	607b      	str	r3, [r7, #4]
  gi.Mode  = GPIO_MODE_OUTPUT_PP;
 8000976:	2301      	movs	r3, #1
 8000978:	60bb      	str	r3, [r7, #8]
  gi.Pull  = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
  gi.Speed = GPIO_SPEED_FREQ_LOW;
 800097e:	2300      	movs	r3, #0
 8000980:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(I2C_R_GPIO_Port, &gi);
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	4619      	mov	r1, r3
 8000986:	4811      	ldr	r0, [pc, #68]	@ (80009cc <prv_configure_ctrl_pins+0x98>)
 8000988:	f004 fc06 	bl	8005198 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(I2C_R_GPIO_Port, I2C_R_Pin, GPIO_PIN_RESET); /* relâché par défaut */
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000992:	480e      	ldr	r0, [pc, #56]	@ (80009cc <prv_configure_ctrl_pins+0x98>)
 8000994:	f004 feba 	bl	800570c <HAL_GPIO_WritePin>
#endif

  /* LPn (enable capteur) */
#ifdef LPn_Pin
  gi.Pin   = LPn_Pin;
 8000998:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800099c:	607b      	str	r3, [r7, #4]
  gi.Mode  = GPIO_MODE_OUTPUT_PP;
 800099e:	2301      	movs	r3, #1
 80009a0:	60bb      	str	r3, [r7, #8]
  gi.Pull  = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	60fb      	str	r3, [r7, #12]
  gi.Speed = GPIO_SPEED_FREQ_LOW;
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LPn_GPIO_Port, &gi);
 80009aa:	1d3b      	adds	r3, r7, #4
 80009ac:	4619      	mov	r1, r3
 80009ae:	4807      	ldr	r0, [pc, #28]	@ (80009cc <prv_configure_ctrl_pins+0x98>)
 80009b0:	f004 fbf2 	bl	8005198 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LPn_GPIO_Port, LPn_Pin, GPIO_PIN_RESET); /* capteur off par défaut */
 80009b4:	2200      	movs	r2, #0
 80009b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009ba:	4804      	ldr	r0, [pc, #16]	@ (80009cc <prv_configure_ctrl_pins+0x98>)
 80009bc:	f004 fea6 	bl	800570c <HAL_GPIO_WritePin>
#endif
}
 80009c0:	bf00      	nop
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	58020400 	.word	0x58020400
 80009cc:	58021400 	.word	0x58021400

080009d0 <prv_powerup_sequence>:

static void prv_powerup_sequence(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
#ifdef I2C_R_Pin
  HAL_GPIO_WritePin(I2C_R_GPIO_Port, I2C_R_Pin, GPIO_PIN_SET);   /* bridge en reset */
 80009d4:	2201      	movs	r2, #1
 80009d6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009da:	4810      	ldr	r0, [pc, #64]	@ (8000a1c <prv_powerup_sequence+0x4c>)
 80009dc:	f004 fe96 	bl	800570c <HAL_GPIO_WritePin>
#endif
#ifdef LPn_Pin
  HAL_GPIO_WritePin(LPn_GPIO_Port, LPn_Pin, GPIO_PIN_RESET);     /* capteur off */
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	480d      	ldr	r0, [pc, #52]	@ (8000a1c <prv_powerup_sequence+0x4c>)
 80009e8:	f004 fe90 	bl	800570c <HAL_GPIO_WritePin>
#endif
  HAL_Delay(10);
 80009ec:	200a      	movs	r0, #10
 80009ee:	f004 fa31 	bl	8004e54 <HAL_Delay>

#ifdef I2C_R_Pin
  HAL_GPIO_WritePin(I2C_R_GPIO_Port, I2C_R_Pin, GPIO_PIN_RESET); /* relâche bridge */
 80009f2:	2200      	movs	r2, #0
 80009f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009f8:	4808      	ldr	r0, [pc, #32]	@ (8000a1c <prv_powerup_sequence+0x4c>)
 80009fa:	f004 fe87 	bl	800570c <HAL_GPIO_WritePin>
#endif
  HAL_Delay(10);
 80009fe:	200a      	movs	r0, #10
 8000a00:	f004 fa28 	bl	8004e54 <HAL_Delay>

#ifdef LPn_Pin
  HAL_GPIO_WritePin(LPn_GPIO_Port, LPn_Pin, GPIO_PIN_SET);       /* capteur on */
 8000a04:	2201      	movs	r2, #1
 8000a06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a0a:	4804      	ldr	r0, [pc, #16]	@ (8000a1c <prv_powerup_sequence+0x4c>)
 8000a0c:	f004 fe7e 	bl	800570c <HAL_GPIO_WritePin>
#endif
  HAL_Delay(10);
 8000a10:	200a      	movs	r0, #10
 8000a12:	f004 fa1f 	bl	8004e54 <HAL_Delay>
}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	58021400 	.word	0x58021400

08000a20 <prv_i2c_bus_recovery_pb8_pb9>:

static void prv_i2c_bus_recovery_pb8_pb9(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b088      	sub	sp, #32
 8000a24:	af00      	add	r7, sp, #0
  /* Recovery "bit-bang" sur PB8 (SCL) & PB9 (SDA) */
  GPIO_InitTypeDef gi = {0};
 8000a26:	f107 0308 	add.w	r3, r7, #8
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]

  __HAL_RCC_I2C1_FORCE_RESET();
 8000a36:	4b42      	ldr	r3, [pc, #264]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000a3c:	4a40      	ldr	r2, [pc, #256]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a3e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  HAL_Delay(2);
 8000a46:	2002      	movs	r0, #2
 8000a48:	f004 fa04 	bl	8004e54 <HAL_Delay>

  __HAL_RCC_I2C1_RELEASE_RESET();
 8000a4c:	4b3c      	ldr	r3, [pc, #240]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000a52:	4a3b      	ldr	r2, [pc, #236]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a54:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
  HAL_Delay(2);
 8000a5c:	2002      	movs	r0, #2
 8000a5e:	f004 f9f9 	bl	8004e54 <HAL_Delay>

  __HAL_RCC_I2C1_CLK_DISABLE();
 8000a62:	4b37      	ldr	r3, [pc, #220]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000a68:	4a35      	ldr	r2, [pc, #212]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000a6e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8

  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a72:	4b33      	ldr	r3, [pc, #204]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a78:	4a31      	ldr	r2, [pc, #196]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a7a:	f043 0302 	orr.w	r3, r3, #2
 8000a7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a82:	4b2f      	ldr	r3, [pc, #188]	@ (8000b40 <prv_i2c_bus_recovery_pb8_pb9+0x120>)
 8000a84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a88:	f003 0302 	and.w	r3, r3, #2
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	687b      	ldr	r3, [r7, #4]

  gi.Pin   = GPIO_PIN_8 | GPIO_PIN_9;
 8000a90:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000a94:	60bb      	str	r3, [r7, #8]
  gi.Mode  = GPIO_MODE_OUTPUT_OD;
 8000a96:	2311      	movs	r3, #17
 8000a98:	60fb      	str	r3, [r7, #12]
  gi.Pull  = GPIO_PULLUP;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	613b      	str	r3, [r7, #16]
  gi.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &gi);
 8000aa2:	f107 0308 	add.w	r3, r7, #8
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4826      	ldr	r0, [pc, #152]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000aaa:	f004 fb75 	bl	8005198 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET); /* SDA HIGH */
 8000aae:	2201      	movs	r2, #1
 8000ab0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ab4:	4823      	ldr	r0, [pc, #140]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000ab6:	f004 fe29 	bl	800570c <HAL_GPIO_WritePin>

  for (int i = 0; i < 9; i++)
 8000aba:	2300      	movs	r3, #0
 8000abc:	61fb      	str	r3, [r7, #28]
 8000abe:	e014      	b.n	8000aea <prv_i2c_bus_recovery_pb8_pb9+0xca>
  {
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ac6:	481f      	ldr	r0, [pc, #124]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000ac8:	f004 fe20 	bl	800570c <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8000acc:	2001      	movs	r0, #1
 8000ace:	f004 f9c1 	bl	8004e54 <HAL_Delay>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ad8:	481a      	ldr	r0, [pc, #104]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000ada:	f004 fe17 	bl	800570c <HAL_GPIO_WritePin>
	  HAL_Delay(1);
 8000ade:	2001      	movs	r0, #1
 8000ae0:	f004 f9b8 	bl	8004e54 <HAL_Delay>
  for (int i = 0; i < 9; i++)
 8000ae4:	69fb      	ldr	r3, [r7, #28]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	61fb      	str	r3, [r7, #28]
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	2b08      	cmp	r3, #8
 8000aee:	dde7      	ble.n	8000ac0 <prv_i2c_bus_recovery_pb8_pb9+0xa0>
  }

  /* STOP: SCL low, SDA low -> SCL high -> SDA high */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000af6:	4813      	ldr	r0, [pc, #76]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000af8:	f004 fe08 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000afc:	2001      	movs	r0, #1
 8000afe:	f004 f9a9 	bl	8004e54 <HAL_Delay>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b08:	480e      	ldr	r0, [pc, #56]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000b0a:	f004 fdff 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000b0e:	2001      	movs	r0, #1
 8000b10:	f004 f9a0 	bl	8004e54 <HAL_Delay>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000b14:	2201      	movs	r2, #1
 8000b16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b1a:	480a      	ldr	r0, [pc, #40]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000b1c:	f004 fdf6 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000b20:	2001      	movs	r0, #1
 8000b22:	f004 f997 	bl	8004e54 <HAL_Delay>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b2c:	4805      	ldr	r0, [pc, #20]	@ (8000b44 <prv_i2c_bus_recovery_pb8_pb9+0x124>)
 8000b2e:	f004 fded 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8000b32:	2001      	movs	r0, #1
 8000b34:	f004 f98e 	bl	8004e54 <HAL_Delay>
}
 8000b38:	bf00      	nop
 8000b3a:	3720      	adds	r7, #32
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	58024400 	.word	0x58024400
 8000b44:	58020400 	.word	0x58020400

08000b48 <prv_idx_from_rc>:

static int prv_idx_from_rc(int r, int c)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
 8000b50:	6039      	str	r1, [r7, #0]
  switch (g_orientation) {
 8000b52:	4b1b      	ldr	r3, [pc, #108]	@ (8000bc0 <prv_idx_from_rc+0x78>)
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	3b01      	subs	r3, #1
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	d80b      	bhi.n	8000b74 <prv_idx_from_rc+0x2c>
 8000b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b64 <prv_idx_from_rc+0x1c>)
 8000b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b62:	bf00      	nop
 8000b64:	08000b7f 	.word	0x08000b7f
 8000b68:	08000b8d 	.word	0x08000b8d
 8000b6c:	08000b9b 	.word	0x08000b9b
 8000b70:	08000ba9 	.word	0x08000ba9
    default:
    case VL53_ORIENT_STANDARD:   return (r * 8 + c);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	00da      	lsls	r2, r3, #3
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	e01a      	b.n	8000bb4 <prv_idx_from_rc+0x6c>
    case VL53_ORIENT_FLIP_V:     return ((7 - r) * 8 + c);
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f1c3 0307 	rsb	r3, r3, #7
 8000b84:	00da      	lsls	r2, r3, #3
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	4413      	add	r3, r2
 8000b8a:	e013      	b.n	8000bb4 <prv_idx_from_rc+0x6c>
    case VL53_ORIENT_FLIP_H:     return (r * 8 + (7 - c));
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	00da      	lsls	r2, r3, #3
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	f1c3 0307 	rsb	r3, r3, #7
 8000b96:	4413      	add	r3, r2
 8000b98:	e00c      	b.n	8000bb4 <prv_idx_from_rc+0x6c>
    case VL53_ORIENT_ROT_90_CW:  return (c * 8 + (7 - r));
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	00da      	lsls	r2, r3, #3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	f1c3 0307 	rsb	r3, r3, #7
 8000ba4:	4413      	add	r3, r2
 8000ba6:	e005      	b.n	8000bb4 <prv_idx_from_rc+0x6c>
    case VL53_ORIENT_ROT_90_CCW: return ((7 - c) * 8 + r);
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	f1c3 0307 	rsb	r3, r3, #7
 8000bae:	00da      	lsls	r2, r3, #3
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	4413      	add	r3, r2
  }
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr
 8000bc0:	24000000 	.word	0x24000000

08000bc4 <prv_print_matrix_numeric>:

static void prv_print_matrix_numeric(const RANGING_SENSOR_Result_t* res)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b088      	sub	sp, #32
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
	if (res->NumberOfZones < 64)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000bd2:	d806      	bhi.n	8000be2 <prv_print_matrix_numeric+0x1e>
	{
		printf("Matrice invalide: %ld zones\r\n", res->NumberOfZones);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4619      	mov	r1, r3
 8000bda:	4823      	ldr	r0, [pc, #140]	@ (8000c68 <prv_print_matrix_numeric+0xa4>)
 8000bdc:	f009 ff26 	bl	800aa2c <iprintf>
		return;
 8000be0:	e03e      	b.n	8000c60 <prv_print_matrix_numeric+0x9c>
	}

	printf("Matrice 8x8 (mm)\r\n");
 8000be2:	4822      	ldr	r0, [pc, #136]	@ (8000c6c <prv_print_matrix_numeric+0xa8>)
 8000be4:	f009 ff8a 	bl	800aafc <puts>
	for (int r = 0; r < 8; r++)
 8000be8:	2300      	movs	r3, #0
 8000bea:	61fb      	str	r3, [r7, #28]
 8000bec:	e032      	b.n	8000c54 <prv_print_matrix_numeric+0x90>
 	{
		for (int c = 0; c < 8; c++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	61bb      	str	r3, [r7, #24]
 8000bf2:	e026      	b.n	8000c42 <prv_print_matrix_numeric+0x7e>
		{
			int idx = prv_idx_from_rc(r, c);
 8000bf4:	69b9      	ldr	r1, [r7, #24]
 8000bf6:	69f8      	ldr	r0, [r7, #28]
 8000bf8:	f7ff ffa6 	bl	8000b48 <prv_idx_from_rc>
 8000bfc:	6178      	str	r0, [r7, #20]
			long d = res->ZoneResult[idx].Distance[0];
 8000bfe:	6879      	ldr	r1, [r7, #4]
 8000c00:	697a      	ldr	r2, [r7, #20]
 8000c02:	4613      	mov	r3, r2
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	4413      	add	r3, r2
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	440b      	add	r3, r1
 8000c0c:	3308      	adds	r3, #8
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	613b      	str	r3, [r7, #16]
			long s = res->ZoneResult[idx].Status[0];
 8000c12:	6879      	ldr	r1, [r7, #4]
 8000c14:	697a      	ldr	r2, [r7, #20]
 8000c16:	4613      	mov	r3, r2
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	4413      	add	r3, r2
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	440b      	add	r3, r1
 8000c20:	330c      	adds	r3, #12
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]

			if (s != 0)
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d003      	beq.n	8000c34 <prv_print_matrix_numeric+0x70>
			{
				printf("  -- ");
 8000c2c:	4810      	ldr	r0, [pc, #64]	@ (8000c70 <prv_print_matrix_numeric+0xac>)
 8000c2e:	f009 fefd 	bl	800aa2c <iprintf>
 8000c32:	e003      	b.n	8000c3c <prv_print_matrix_numeric+0x78>
			}
			else
			{
				printf("%4ld ", d);
 8000c34:	6939      	ldr	r1, [r7, #16]
 8000c36:	480f      	ldr	r0, [pc, #60]	@ (8000c74 <prv_print_matrix_numeric+0xb0>)
 8000c38:	f009 fef8 	bl	800aa2c <iprintf>
		for (int c = 0; c < 8; c++)
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	61bb      	str	r3, [r7, #24]
 8000c42:	69bb      	ldr	r3, [r7, #24]
 8000c44:	2b07      	cmp	r3, #7
 8000c46:	ddd5      	ble.n	8000bf4 <prv_print_matrix_numeric+0x30>
			}
		}

		printf("\r\n");
 8000c48:	480b      	ldr	r0, [pc, #44]	@ (8000c78 <prv_print_matrix_numeric+0xb4>)
 8000c4a:	f009 ff57 	bl	800aafc <puts>
	for (int r = 0; r < 8; r++)
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3301      	adds	r3, #1
 8000c52:	61fb      	str	r3, [r7, #28]
 8000c54:	69fb      	ldr	r3, [r7, #28]
 8000c56:	2b07      	cmp	r3, #7
 8000c58:	ddc9      	ble.n	8000bee <prv_print_matrix_numeric+0x2a>

 	}

	printf("\r\n");
 8000c5a:	4807      	ldr	r0, [pc, #28]	@ (8000c78 <prv_print_matrix_numeric+0xb4>)
 8000c5c:	f009 ff4e 	bl	800aafc <puts>

}
 8000c60:	3720      	adds	r7, #32
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	0800b9a4 	.word	0x0800b9a4
 8000c6c:	0800b9c4 	.word	0x0800b9c4
 8000c70:	0800b9d8 	.word	0x0800b9d8
 8000c74:	0800b9e0 	.word	0x0800b9e0
 8000c78:	0800b9e8 	.word	0x0800b9e8

08000c7c <prv_bg_for_cell>:

static const char* prv_bg_for_cell(long d, long status)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
	if (status != 0)
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <prv_bg_for_cell+0x14>
	{
	 	return BG_BLUE;
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <prv_bg_for_cell+0x3c>)
 8000c8e:	e00c      	b.n	8000caa <prv_bg_for_cell+0x2e>
	}

	if (d < 300)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000c96:	da01      	bge.n	8000c9c <prv_bg_for_cell+0x20>
	{
		return BG_RED;
 8000c98:	4b08      	ldr	r3, [pc, #32]	@ (8000cbc <prv_bg_for_cell+0x40>)
 8000c9a:	e006      	b.n	8000caa <prv_bg_for_cell+0x2e>
	}

	if (d < 1000)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000ca2:	da01      	bge.n	8000ca8 <prv_bg_for_cell+0x2c>
	{
		return BG_YELLOW;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <prv_bg_for_cell+0x44>)
 8000ca6:	e000      	b.n	8000caa <prv_bg_for_cell+0x2e>
	}

	return BG_GREEN;
 8000ca8:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <prv_bg_for_cell+0x48>)
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	0800b9ec 	.word	0x0800b9ec
 8000cbc:	0800b9f4 	.word	0x0800b9f4
 8000cc0:	0800b9fc 	.word	0x0800b9fc
 8000cc4:	0800ba04 	.word	0x0800ba04

08000cc8 <prv_print_matrix_bgcolor>:

static void prv_print_matrix_bgcolor(const RANGING_SENSOR_Result_t* res)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af02      	add	r7, sp, #8
 8000cce:	6078      	str	r0, [r7, #4]
	if (res->NumberOfZones < 64)
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000cd6:	d806      	bhi.n	8000ce6 <prv_print_matrix_bgcolor+0x1e>
	{
		printf("Matrice invalide: %ld zones\r\n", res->NumberOfZones);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4829      	ldr	r0, [pc, #164]	@ (8000d84 <prv_print_matrix_bgcolor+0xbc>)
 8000ce0:	f009 fea4 	bl	800aa2c <iprintf>
		return;
 8000ce4:	e04a      	b.n	8000d7c <prv_print_matrix_bgcolor+0xb4>
	}

	printf("Matrice 8x8 (fond=distance)\r\n");
 8000ce6:	4828      	ldr	r0, [pc, #160]	@ (8000d88 <prv_print_matrix_bgcolor+0xc0>)
 8000ce8:	f009 ff08 	bl	800aafc <puts>

	for (int r = 0; r < 8; r++)
 8000cec:	2300      	movs	r3, #0
 8000cee:	61fb      	str	r3, [r7, #28]
 8000cf0:	e03e      	b.n	8000d70 <prv_print_matrix_bgcolor+0xa8>
	{
		for (int c = 0; c < 8; c++)
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	61bb      	str	r3, [r7, #24]
 8000cf6:	e032      	b.n	8000d5e <prv_print_matrix_bgcolor+0x96>
		{
			int idx = prv_idx_from_rc(r, c);
 8000cf8:	69b9      	ldr	r1, [r7, #24]
 8000cfa:	69f8      	ldr	r0, [r7, #28]
 8000cfc:	f7ff ff24 	bl	8000b48 <prv_idx_from_rc>
 8000d00:	6178      	str	r0, [r7, #20]
			long d = res->ZoneResult[idx].Distance[0];
 8000d02:	6879      	ldr	r1, [r7, #4]
 8000d04:	697a      	ldr	r2, [r7, #20]
 8000d06:	4613      	mov	r3, r2
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	4413      	add	r3, r2
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	440b      	add	r3, r1
 8000d10:	3308      	adds	r3, #8
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	613b      	str	r3, [r7, #16]
			long s = res->ZoneResult[idx].Status[0];
 8000d16:	6879      	ldr	r1, [r7, #4]
 8000d18:	697a      	ldr	r2, [r7, #20]
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	4413      	add	r3, r2
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	440b      	add	r3, r1
 8000d24:	330c      	adds	r3, #12
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	60fb      	str	r3, [r7, #12]
			const char* bg = prv_bg_for_cell(d, s);
 8000d2a:	68f9      	ldr	r1, [r7, #12]
 8000d2c:	6938      	ldr	r0, [r7, #16]
 8000d2e:	f7ff ffa5 	bl	8000c7c <prv_bg_for_cell>
 8000d32:	60b8      	str	r0, [r7, #8]

			if (s != 0)
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d006      	beq.n	8000d48 <prv_print_matrix_bgcolor+0x80>
			{
				printf("%s%s  -- %s ", bg, FG_WHITE, ANSI_RESET);
 8000d3a:	4b14      	ldr	r3, [pc, #80]	@ (8000d8c <prv_print_matrix_bgcolor+0xc4>)
 8000d3c:	4a14      	ldr	r2, [pc, #80]	@ (8000d90 <prv_print_matrix_bgcolor+0xc8>)
 8000d3e:	68b9      	ldr	r1, [r7, #8]
 8000d40:	4814      	ldr	r0, [pc, #80]	@ (8000d94 <prv_print_matrix_bgcolor+0xcc>)
 8000d42:	f009 fe73 	bl	800aa2c <iprintf>
 8000d46:	e007      	b.n	8000d58 <prv_print_matrix_bgcolor+0x90>
			}
			else
			{
				printf("%s%s%4ld%s ", bg, FG_BLACK, d, ANSI_RESET);
 8000d48:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <prv_print_matrix_bgcolor+0xc4>)
 8000d4a:	9300      	str	r3, [sp, #0]
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	4a12      	ldr	r2, [pc, #72]	@ (8000d98 <prv_print_matrix_bgcolor+0xd0>)
 8000d50:	68b9      	ldr	r1, [r7, #8]
 8000d52:	4812      	ldr	r0, [pc, #72]	@ (8000d9c <prv_print_matrix_bgcolor+0xd4>)
 8000d54:	f009 fe6a 	bl	800aa2c <iprintf>
		for (int c = 0; c < 8; c++)
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	61bb      	str	r3, [r7, #24]
 8000d5e:	69bb      	ldr	r3, [r7, #24]
 8000d60:	2b07      	cmp	r3, #7
 8000d62:	ddc9      	ble.n	8000cf8 <prv_print_matrix_bgcolor+0x30>
			}
		}

		printf("\r\n");
 8000d64:	480e      	ldr	r0, [pc, #56]	@ (8000da0 <prv_print_matrix_bgcolor+0xd8>)
 8000d66:	f009 fec9 	bl	800aafc <puts>
	for (int r = 0; r < 8; r++)
 8000d6a:	69fb      	ldr	r3, [r7, #28]
 8000d6c:	3301      	adds	r3, #1
 8000d6e:	61fb      	str	r3, [r7, #28]
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	2b07      	cmp	r3, #7
 8000d74:	ddbd      	ble.n	8000cf2 <prv_print_matrix_bgcolor+0x2a>

	}

	printf("\r\n");
 8000d76:	480a      	ldr	r0, [pc, #40]	@ (8000da0 <prv_print_matrix_bgcolor+0xd8>)
 8000d78:	f009 fec0 	bl	800aafc <puts>

}
 8000d7c:	3720      	adds	r7, #32
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	0800b9a4 	.word	0x0800b9a4
 8000d88:	0800ba0c 	.word	0x0800ba0c
 8000d8c:	0800ba2c 	.word	0x0800ba2c
 8000d90:	0800ba34 	.word	0x0800ba34
 8000d94:	0800ba3c 	.word	0x0800ba3c
 8000d98:	0800ba4c 	.word	0x0800ba4c
 8000d9c:	0800ba54 	.word	0x0800ba54
 8000da0:	0800b9e8 	.word	0x0800b9e8

08000da4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  HAL_Init();                   /* Reset des périphériques + Systick */
 8000da8:	f003 ffc2 	bl	8004d30 <HAL_Init>
  SystemClock_Config();         /* 1) Clock tree d'abord */
 8000dac:	f000 f83a 	bl	8000e24 <SystemClock_Config>

  MX_GPIO_Init();               /* 2) GPIO (PWREN, LPn, INT, LEDs, etc.) */
 8000db0:	f000 f8a2 	bl	8000ef8 <MX_GPIO_Init>

  /* 3) Init COM pour printf */
  BspCOMInit.BaudRate   = 115200;
 8000db4:	4b19      	ldr	r3, [pc, #100]	@ (8000e1c <main+0x78>)
 8000db6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dba:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000dbc:	4b17      	ldr	r3, [pc, #92]	@ (8000e1c <main+0x78>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000dc2:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <main+0x78>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000dc8:	4b14      	ldr	r3, [pc, #80]	@ (8000e1c <main+0x78>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000dce:	4b13      	ldr	r3, [pc, #76]	@ (8000e1c <main+0x78>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000dd4:	4911      	ldr	r1, [pc, #68]	@ (8000e1c <main+0x78>)
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	f003 fecc 	bl	8004b74 <BSP_COM_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <main+0x42>
  {
    Error_Handler();
 8000de2:	f000 fa29 	bl	8001238 <Error_Handler>
  }

  BSP_LED_Init(LED_GREEN);
 8000de6:	2000      	movs	r0, #0
 8000de8:	f003 fd94 	bl	8004914 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000dec:	2001      	movs	r0, #1
 8000dee:	f003 fd91 	bl	8004914 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000df2:	2002      	movs	r0, #2
 8000df4:	f003 fd8e 	bl	8004914 <BSP_LED_Init>

  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000df8:	2101      	movs	r1, #1
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	f003 fe2a 	bl	8004a54 <BSP_PB_Init>




  /* 1) INITIALISER le capteur (tout est configuré DANS la librairie) */
    if (VL53L5CX_Init_All() != BSP_ERROR_NONE) {
 8000e00:	f7ff fc54 	bl	80006ac <VL53L5CX_Init_All>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d004      	beq.n	8000e14 <main+0x70>
      printf("Init capteur KO\r\n");
 8000e0a:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <main+0x7c>)
 8000e0c:	f009 fe76 	bl	800aafc <puts>
      Error_Handler();
 8000e10:	f000 fa12 	bl	8001238 <Error_Handler>
    }


  while (1)
  {
	  VL53L5CX_PrintMatrix();
 8000e14:	f7ff fd36 	bl	8000884 <VL53L5CX_PrintMatrix>
  {
 8000e18:	bf00      	nop
 8000e1a:	e7fb      	b.n	8000e14 <main+0x70>
 8000e1c:	240005e8 	.word	0x240005e8
 8000e20:	0800ba60 	.word	0x0800ba60

08000e24 <SystemClock_Config>:

/* =========================
 * Clocks
 * ========================= */
void SystemClock_Config(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b09c      	sub	sp, #112	@ 0x70
 8000e28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2e:	224c      	movs	r2, #76	@ 0x4c
 8000e30:	2100      	movs	r1, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	f009 ff42 	bl	800acbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e38:	1d3b      	adds	r3, r7, #4
 8000e3a:	2220      	movs	r2, #32
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f009 ff3c 	bl	800acbc <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e44:	2002      	movs	r0, #2
 8000e46:	f005 fd21 	bl	800688c <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	603b      	str	r3, [r7, #0]
 8000e4e:	4b28      	ldr	r3, [pc, #160]	@ (8000ef0 <SystemClock_Config+0xcc>)
 8000e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e52:	4a27      	ldr	r2, [pc, #156]	@ (8000ef0 <SystemClock_Config+0xcc>)
 8000e54:	f023 0301 	bic.w	r3, r3, #1
 8000e58:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000e5a:	4b25      	ldr	r3, [pc, #148]	@ (8000ef0 <SystemClock_Config+0xcc>)
 8000e5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000e5e:	f003 0301 	and.w	r3, r3, #1
 8000e62:	603b      	str	r3, [r7, #0]
 8000e64:	4b23      	ldr	r3, [pc, #140]	@ (8000ef4 <SystemClock_Config+0xd0>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e6c:	4a21      	ldr	r2, [pc, #132]	@ (8000ef4 <SystemClock_Config+0xd0>)
 8000e6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e72:	6193      	str	r3, [r2, #24]
 8000e74:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef4 <SystemClock_Config+0xd0>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e7c:	603b      	str	r3, [r7, #0]
 8000e7e:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e80:	bf00      	nop
 8000e82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef4 <SystemClock_Config+0xd0>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000e8e:	d1f8      	bne.n	8000e82 <SystemClock_Config+0x5e>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e90:	2302      	movs	r3, #2
 8000e92:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e94:	2301      	movs	r3, #1
 8000e96:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e98:	2340      	movs	r3, #64	@ 0x40
 8000e9a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ea0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f005 fd2b 	bl	8006900 <HAL_RCC_OscConfig>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000eb0:	f000 f9c2 	bl	8001238 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb4:	233f      	movs	r3, #63	@ 0x3f
 8000eb6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSI;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider  = RCC_SYSCLK_DIV1;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_HCLK_DIV1;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	2101      	movs	r1, #1
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f006 f96b 	bl	80071b4 <HAL_RCC_ClockConfig>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000ee4:	f000 f9a8 	bl	8001238 <Error_Handler>
  }
}
 8000ee8:	bf00      	nop
 8000eea:	3770      	adds	r7, #112	@ 0x70
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	58000400 	.word	0x58000400
 8000ef4:	58024800 	.word	0x58024800

08000ef8 <MX_GPIO_Init>:

/* =========================
 * GPIO
 * ========================= */
static void MX_GPIO_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08c      	sub	sp, #48	@ 0x30
 8000efc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efe:	f107 031c 	add.w	r3, r7, #28
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	605a      	str	r2, [r3, #4]
 8000f08:	609a      	str	r2, [r3, #8]
 8000f0a:	60da      	str	r2, [r3, #12]
 8000f0c:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f0e:	4b6a      	ldr	r3, [pc, #424]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f14:	4a68      	ldr	r2, [pc, #416]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f16:	f043 0304 	orr.w	r3, r3, #4
 8000f1a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f1e:	4b66      	ldr	r3, [pc, #408]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f24:	f003 0304 	and.w	r3, r3, #4
 8000f28:	61bb      	str	r3, [r7, #24]
 8000f2a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f2c:	4b62      	ldr	r3, [pc, #392]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f32:	4a61      	ldr	r2, [pc, #388]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f38:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f3c:	4b5e      	ldr	r3, [pc, #376]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4a:	4b5b      	ldr	r3, [pc, #364]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f50:	4a59      	ldr	r2, [pc, #356]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f52:	f043 0302 	orr.w	r3, r3, #2
 8000f56:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f5a:	4b57      	ldr	r3, [pc, #348]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	613b      	str	r3, [r7, #16]
 8000f66:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f68:	4b53      	ldr	r3, [pc, #332]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6e:	4a52      	ldr	r2, [pc, #328]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f70:	f043 0320 	orr.w	r3, r3, #32
 8000f74:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f78:	4b4f      	ldr	r3, [pc, #316]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7e:	f003 0320 	and.w	r3, r3, #32
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f86:	4b4c      	ldr	r3, [pc, #304]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8c:	4a4a      	ldr	r2, [pc, #296]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f8e:	f043 0310 	orr.w	r3, r3, #16
 8000f92:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f96:	4b48      	ldr	r3, [pc, #288]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9c:	f003 0310 	and.w	r3, r3, #16
 8000fa0:	60bb      	str	r3, [r7, #8]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa4:	4b44      	ldr	r3, [pc, #272]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000fa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000faa:	4a43      	ldr	r2, [pc, #268]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000fac:	f043 0308 	orr.w	r3, r3, #8
 8000fb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fb4:	4b40      	ldr	r3, [pc, #256]	@ (80010b8 <MX_GPIO_Init+0x1c0>)
 8000fb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fba:	f003 0308 	and.w	r3, r3, #8
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]

  /* PB0 output */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2101      	movs	r1, #1
 8000fc6:	483d      	ldr	r0, [pc, #244]	@ (80010bc <MX_GPIO_Init+0x1c4>)
 8000fc8:	f004 fba0 	bl	800570c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin   = GPIO_PIN_0;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fdc:	f107 031c 	add.w	r3, r7, #28
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4836      	ldr	r0, [pc, #216]	@ (80010bc <MX_GPIO_Init+0x1c4>)
 8000fe4:	f004 f8d8 	bl	8005198 <HAL_GPIO_Init>

  /* I2C_R + LPn => outputs */
  HAL_GPIO_WritePin(GPIOF, I2C_R_Pin|LPn_Pin, GPIO_PIN_RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000fee:	4834      	ldr	r0, [pc, #208]	@ (80010c0 <MX_GPIO_Init+0x1c8>)
 8000ff0:	f004 fb8c 	bl	800570c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin   = I2C_R_Pin|LPn_Pin;
 8000ff4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ff8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001006:	f107 031c 	add.w	r3, r7, #28
 800100a:	4619      	mov	r1, r3
 800100c:	482c      	ldr	r0, [pc, #176]	@ (80010c0 <MX_GPIO_Init+0x1c8>)
 800100e:	f004 f8c3 	bl	8005198 <HAL_GPIO_Init>

  /* PWREN high (enable power if used) */
  HAL_GPIO_WritePin(PWREN_GPIO_Port, PWREN_Pin, GPIO_PIN_SET);
 8001012:	2201      	movs	r2, #1
 8001014:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001018:	4828      	ldr	r0, [pc, #160]	@ (80010bc <MX_GPIO_Init+0x1c4>)
 800101a:	f004 fb77 	bl	800570c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin   = PWREN_Pin;
 800101e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001024:	2301      	movs	r3, #1
 8001026:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8001028:	2301      	movs	r3, #1
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102c:	2300      	movs	r3, #0
 800102e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(PWREN_GPIO_Port, &GPIO_InitStruct);
 8001030:	f107 031c 	add.w	r3, r7, #28
 8001034:	4619      	mov	r1, r3
 8001036:	4821      	ldr	r0, [pc, #132]	@ (80010bc <MX_GPIO_Init+0x1c4>)
 8001038:	f004 f8ae 	bl	8005198 <HAL_GPIO_Init>

  /* USER button */
  GPIO_InitStruct.Pin  = GPIO_PIN_13;
 800103c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001040:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001042:	2300      	movs	r3, #0
 8001044:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800104a:	f107 031c 	add.w	r3, r7, #28
 800104e:	4619      	mov	r1, r3
 8001050:	481c      	ldr	r0, [pc, #112]	@ (80010c4 <MX_GPIO_Init+0x1cc>)
 8001052:	f004 f8a1 	bl	8005198 <HAL_GPIO_Init>

  /* INT pin du capteur */
  GPIO_InitStruct.Pin  = INT_Pin;
 8001056:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800105a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800105c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001060:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001062:	2301      	movs	r3, #1
 8001064:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(INT_GPIO_Port, &GPIO_InitStruct);
 8001066:	f107 031c 	add.w	r3, r7, #28
 800106a:	4619      	mov	r1, r3
 800106c:	4816      	ldr	r0, [pc, #88]	@ (80010c8 <MX_GPIO_Init+0x1d0>)
 800106e:	f004 f893 	bl	8005198 <HAL_GPIO_Init>

  /* USART3 (PD8/PD9) pour COM1 (BSP) */
  GPIO_InitStruct.Pin       = GPIO_PIN_8|GPIO_PIN_9;
 8001072:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001078:	2302      	movs	r3, #2
 800107a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_LOW;
 8001080:	2300      	movs	r3, #0
 8001082:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001084:	2307      	movs	r3, #7
 8001086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001088:	f107 031c 	add.w	r3, r7, #28
 800108c:	4619      	mov	r1, r3
 800108e:	480f      	ldr	r0, [pc, #60]	@ (80010cc <MX_GPIO_Init+0x1d4>)
 8001090:	f004 f882 	bl	8005198 <HAL_GPIO_Init>

  /* LD2 */
  GPIO_InitStruct.Pin   = LD2_Pin;
 8001094:	2302      	movs	r3, #2
 8001096:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001098:	2301      	movs	r3, #1
 800109a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 800109c:	2300      	movs	r3, #0
 800109e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010a0:	2300      	movs	r3, #0
 80010a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010a4:	f107 031c 	add.w	r3, r7, #28
 80010a8:	4619      	mov	r1, r3
 80010aa:	4807      	ldr	r0, [pc, #28]	@ (80010c8 <MX_GPIO_Init+0x1d0>)
 80010ac:	f004 f874 	bl	8005198 <HAL_GPIO_Init>
}
 80010b0:	bf00      	nop
 80010b2:	3730      	adds	r7, #48	@ 0x30
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	58024400 	.word	0x58024400
 80010bc:	58020400 	.word	0x58020400
 80010c0:	58021400 	.word	0x58021400
 80010c4:	58020800 	.word	0x58020800
 80010c8:	58021000 	.word	0x58021000
 80010cc:	58020c00 	.word	0x58020c00

080010d0 <MX_I2C1_Init>:

/* =========================
 * I2C1 Init (+ Timing)
 * ========================= */
HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80010d8:	2300      	movs	r3, #0
 80010da:	73fb      	strb	r3, [r7, #15]

  printf("MX_I2C1_Init...\r\n");
 80010dc:	481e      	ldr	r0, [pc, #120]	@ (8001158 <MX_I2C1_Init+0x88>)
 80010de:	f009 fd0d 	bl	800aafc <puts>

  hi2c->Instance             = I2C1;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a1d      	ldr	r2, [pc, #116]	@ (800115c <MX_I2C1_Init+0x8c>)
 80010e6:	601a      	str	r2, [r3, #0]

  /* Timing (exemple 64MHz kernel, 100kHz bus) :
     Recalcule via CubeMX I2C Timing Calculator si ta clock diffère !
     0x1042C3C7 est une valeur typique mais à vérifier avec ton clock tree.
  */
  hi2c->Init.Timing          = 0x1042C3C7;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001160 <MX_I2C1_Init+0x90>)
 80010ec:	605a      	str	r2, [r3, #4]

  hi2c->Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2201      	movs	r2, #1
 80010f2:	60da      	str	r2, [r3, #12]
  hi2c->Init.OwnAddress1     = 0;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2     = 0;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2200      	movs	r2, #0
 8001104:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks= I2C_OA2_NOMASK;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	2200      	movs	r2, #0
 8001110:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f004 fb2b 	bl	8005774 <HAL_I2C_Init>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_I2C1_Init+0x58>
  {
    ret = HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	73fb      	strb	r3, [r7, #15]
  }

  /* Filtres : par défaut sur H7, l’analog filter est utile → ENABLE */
  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001128:	2100      	movs	r1, #0
 800112a:	6878      	ldr	r0, [r7, #4]
 800112c:	f005 fb16 	bl	800675c <HAL_I2CEx_ConfigAnalogFilter>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_I2C1_Init+0x6a>
  {
    ret = HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	73fb      	strb	r3, [r7, #15]
  }
  /* Digital filter désactivé (0) */
  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 800113a:	2100      	movs	r1, #0
 800113c:	6878      	ldr	r0, [r7, #4]
 800113e:	f005 fb58 	bl	80067f2 <HAL_I2CEx_ConfigDigitalFilter>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_I2C1_Init+0x7c>
  {
    ret = HAL_ERROR;
 8001148:	2301      	movs	r3, #1
 800114a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800114c:	7bfb      	ldrb	r3, [r7, #15]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	0800babc 	.word	0x0800babc
 800115c:	40005400 	.word	0x40005400
 8001160:	1042c3c7 	.word	0x1042c3c7

08001164 <HAL_I2C_MspInit>:

/* =========================
 * MSP pour I2C1 (AF4 PB8/PB9 + RCC)
 * ========================= */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	@ 0x28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == I2C1)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a1e      	ldr	r2, [pc, #120]	@ (80011ec <HAL_I2C_MspInit+0x88>)
 8001172:	4293      	cmp	r3, r2
 8001174:	d136      	bne.n	80011e4 <HAL_I2C_MspInit+0x80>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001176:	4b1e      	ldr	r3, [pc, #120]	@ (80011f0 <HAL_I2C_MspInit+0x8c>)
 8001178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800117c:	4a1c      	ldr	r2, [pc, #112]	@ (80011f0 <HAL_I2C_MspInit+0x8c>)
 800117e:	f043 0302 	orr.w	r3, r3, #2
 8001182:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001186:	4b1a      	ldr	r3, [pc, #104]	@ (80011f0 <HAL_I2C_MspInit+0x8c>)
 8001188:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800118c:	f003 0302 	and.w	r3, r3, #2
 8001190:	613b      	str	r3, [r7, #16]
 8001192:	693b      	ldr	r3, [r7, #16]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin       = GPIO_PIN_8 | GPIO_PIN_9;   /* PB8=SCL, PB9=SDA */
 80011a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80011a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80011aa:	2312      	movs	r3, #18
 80011ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b2:	2303      	movs	r3, #3
 80011b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011b6:	2304      	movs	r3, #4
 80011b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	4619      	mov	r1, r3
 80011c0:	480c      	ldr	r0, [pc, #48]	@ (80011f4 <HAL_I2C_MspInit+0x90>)
 80011c2:	f003 ffe9 	bl	8005198 <HAL_GPIO_Init>

    __HAL_RCC_I2C1_CLK_ENABLE();   /* Re-enable I2C clock après recovery */
 80011c6:	4b0a      	ldr	r3, [pc, #40]	@ (80011f0 <HAL_I2C_MspInit+0x8c>)
 80011c8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011cc:	4a08      	ldr	r2, [pc, #32]	@ (80011f0 <HAL_I2C_MspInit+0x8c>)
 80011ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011d2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011d6:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <HAL_I2C_MspInit+0x8c>)
 80011d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011e0:	60fb      	str	r3, [r7, #12]
 80011e2:	68fb      	ldr	r3, [r7, #12]
  }
}
 80011e4:	bf00      	nop
 80011e6:	3728      	adds	r7, #40	@ 0x28
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40005400 	.word	0x40005400
 80011f0:	58024400 	.word	0x58024400
 80011f4:	58020400 	.word	0x58020400

080011f8 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == I2C1)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a09      	ldr	r2, [pc, #36]	@ (800122c <HAL_I2C_MspDeInit+0x34>)
 8001206:	4293      	cmp	r3, r2
 8001208:	d10c      	bne.n	8001224 <HAL_I2C_MspDeInit+0x2c>
  {
    __HAL_RCC_I2C1_CLK_DISABLE();
 800120a:	4b09      	ldr	r3, [pc, #36]	@ (8001230 <HAL_I2C_MspDeInit+0x38>)
 800120c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001210:	4a07      	ldr	r2, [pc, #28]	@ (8001230 <HAL_I2C_MspDeInit+0x38>)
 8001212:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001216:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8 | GPIO_PIN_9);
 800121a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800121e:	4805      	ldr	r0, [pc, #20]	@ (8001234 <HAL_I2C_MspDeInit+0x3c>)
 8001220:	f004 f96a 	bl	80054f8 <HAL_GPIO_DeInit>
  }
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	40005400 	.word	0x40005400
 8001230:	58024400 	.word	0x58024400
 8001234:	58020400 	.word	0x58020400

08001238 <Error_Handler>:

/* =========================
 * Error handler
 * ========================= */
void Error_Handler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	bf00      	nop
  __disable_irq();
  while (1)
  {
    BSP_LED_Toggle(LED_RED);
 8001240:	2002      	movs	r0, #2
 8001242:	f003 fbdd 	bl	8004a00 <BSP_LED_Toggle>
    HAL_Delay(100);
 8001246:	2064      	movs	r0, #100	@ 0x64
 8001248:	f003 fe04 	bl	8004e54 <HAL_Delay>
    BSP_LED_Toggle(LED_RED);
 800124c:	bf00      	nop
 800124e:	e7f7      	b.n	8001240 <Error_Handler+0x8>

08001250 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001256:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <HAL_MspInit+0x30>)
 8001258:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800125c:	4a08      	ldr	r2, [pc, #32]	@ (8001280 <HAL_MspInit+0x30>)
 800125e:	f043 0302 	orr.w	r3, r3, #2
 8001262:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001266:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <HAL_MspInit+0x30>)
 8001268:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800126c:	f003 0302 	and.w	r3, r3, #2
 8001270:	607b      	str	r3, [r7, #4]
 8001272:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	58024400 	.word	0x58024400

08001284 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <NMI_Handler+0x4>

0800128c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <HardFault_Handler+0x4>

08001294 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <MemManage_Handler+0x4>

0800129c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a0:	bf00      	nop
 80012a2:	e7fd      	b.n	80012a0 <BusFault_Handler+0x4>

080012a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <UsageFault_Handler+0x4>

080012ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012b0:	bf00      	nop
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012be:	bf00      	nop
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012da:	f003 fd9b 	bl	8004e14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f003 fc26 	bl	8004b38 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 80012f6:	2300      	movs	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 80012fa:	4b19      	ldr	r3, [pc, #100]	@ (8001360 <BSP_I2C1_Init+0x70>)
 80012fc:	4a19      	ldr	r2, [pc, #100]	@ (8001364 <BSP_I2C1_Init+0x74>)
 80012fe:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 8001300:	4b19      	ldr	r3, [pc, #100]	@ (8001368 <BSP_I2C1_Init+0x78>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	1c5a      	adds	r2, r3, #1
 8001306:	4918      	ldr	r1, [pc, #96]	@ (8001368 <BSP_I2C1_Init+0x78>)
 8001308:	600a      	str	r2, [r1, #0]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d122      	bne.n	8001354 <BSP_I2C1_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 800130e:	4814      	ldr	r0, [pc, #80]	@ (8001360 <BSP_I2C1_Init+0x70>)
 8001310:	f004 ff48 	bl	80061a4 <HAL_I2C_GetState>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d11c      	bne.n	8001354 <BSP_I2C1_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 800131a:	4811      	ldr	r0, [pc, #68]	@ (8001360 <BSP_I2C1_Init+0x70>)
 800131c:	f000 f8ba 	bl	8001494 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d116      	bne.n	8001354 <BSP_I2C1_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 8001326:	480e      	ldr	r0, [pc, #56]	@ (8001360 <BSP_I2C1_Init+0x70>)
 8001328:	f7ff fed2 	bl	80010d0 <MX_I2C1_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001332:	f06f 0307 	mvn.w	r3, #7
 8001336:	607b      	str	r3, [r7, #4]
 8001338:	e00c      	b.n	8001354 <BSP_I2C1_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800133a:	2100      	movs	r1, #0
 800133c:	4808      	ldr	r0, [pc, #32]	@ (8001360 <BSP_I2C1_Init+0x70>)
 800133e:	f005 fa0d 	bl	800675c <HAL_I2CEx_ConfigAnalogFilter>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <BSP_I2C1_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001348:	f06f 0307 	mvn.w	r3, #7
 800134c:	607b      	str	r3, [r7, #4]
 800134e:	e001      	b.n	8001354 <BSP_I2C1_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8001350:	2300      	movs	r3, #0
 8001352:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8001354:	687b      	ldr	r3, [r7, #4]
}
 8001356:	4618      	mov	r0, r3
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	240005f8 	.word	0x240005f8
 8001364:	40005400 	.word	0x40005400
 8001368:	2400064c 	.word	0x2400064c

0800136c <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 8001376:	4b0f      	ldr	r3, [pc, #60]	@ (80013b4 <BSP_I2C1_DeInit+0x48>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d014      	beq.n	80013a8 <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 800137e:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <BSP_I2C1_DeInit+0x48>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	3b01      	subs	r3, #1
 8001384:	4a0b      	ldr	r2, [pc, #44]	@ (80013b4 <BSP_I2C1_DeInit+0x48>)
 8001386:	6013      	str	r3, [r2, #0]
 8001388:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <BSP_I2C1_DeInit+0x48>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d10b      	bne.n	80013a8 <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 8001390:	4809      	ldr	r0, [pc, #36]	@ (80013b8 <BSP_I2C1_DeInit+0x4c>)
 8001392:	f000 f8eb 	bl	800156c <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 8001396:	4808      	ldr	r0, [pc, #32]	@ (80013b8 <BSP_I2C1_DeInit+0x4c>)
 8001398:	f004 fa88 	bl	80058ac <HAL_I2C_DeInit>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d002      	beq.n	80013a8 <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 80013a2:	f06f 0307 	mvn.w	r3, #7
 80013a6:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 80013a8:	687b      	ldr	r3, [r7, #4]
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	2400064c 	.word	0x2400064c
 80013b8:	240005f8 	.word	0x240005f8

080013bc <BSP_I2C1_WriteReg16>:
  * @param  pData  Pointer to data buffer to write
  * @param  Length Data Length
  * @retval BSP statu
  */
int32_t BSP_I2C1_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b08a      	sub	sp, #40	@ 0x28
 80013c0:	af04      	add	r7, sp, #16
 80013c2:	60ba      	str	r2, [r7, #8]
 80013c4:	461a      	mov	r2, r3
 80013c6:	4603      	mov	r3, r0
 80013c8:	81fb      	strh	r3, [r7, #14]
 80013ca:	460b      	mov	r3, r1
 80013cc:	81bb      	strh	r3, [r7, #12]
 80013ce:	4613      	mov	r3, r2
 80013d0:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 80013d6:	89ba      	ldrh	r2, [r7, #12]
 80013d8:	89f9      	ldrh	r1, [r7, #14]
 80013da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013de:	9302      	str	r3, [sp, #8]
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	9301      	str	r3, [sp, #4]
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	2302      	movs	r3, #2
 80013ea:	480c      	ldr	r0, [pc, #48]	@ (800141c <BSP_I2C1_WriteReg16+0x60>)
 80013ec:	f004 fba6 	bl	8005b3c <HAL_I2C_Mem_Write>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00c      	beq.n	8001410 <BSP_I2C1_WriteReg16+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 80013f6:	4809      	ldr	r0, [pc, #36]	@ (800141c <BSP_I2C1_WriteReg16+0x60>)
 80013f8:	f004 fee2 	bl	80061c0 <HAL_I2C_GetError>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b04      	cmp	r3, #4
 8001400:	d103      	bne.n	800140a <BSP_I2C1_WriteReg16+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001402:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8001406:	617b      	str	r3, [r7, #20]
 8001408:	e002      	b.n	8001410 <BSP_I2C1_WriteReg16+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800140a:	f06f 0303 	mvn.w	r3, #3
 800140e:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001410:	697b      	ldr	r3, [r7, #20]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	240005f8 	.word	0x240005f8

08001420 <BSP_I2C1_ReadReg16>:
  * @param  Reg: The target register address to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	@ 0x28
 8001424:	af04      	add	r7, sp, #16
 8001426:	60ba      	str	r2, [r7, #8]
 8001428:	461a      	mov	r2, r3
 800142a:	4603      	mov	r3, r0
 800142c:	81fb      	strh	r3, [r7, #14]
 800142e:	460b      	mov	r3, r1
 8001430:	81bb      	strh	r3, [r7, #12]
 8001432:	4613      	mov	r3, r2
 8001434:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001436:	2300      	movs	r3, #0
 8001438:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 800143a:	89ba      	ldrh	r2, [r7, #12]
 800143c:	89f9      	ldrh	r1, [r7, #14]
 800143e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	88fb      	ldrh	r3, [r7, #6]
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2302      	movs	r3, #2
 800144e:	480c      	ldr	r0, [pc, #48]	@ (8001480 <BSP_I2C1_ReadReg16+0x60>)
 8001450:	f004 fc88 	bl	8005d64 <HAL_I2C_Mem_Read>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d00c      	beq.n	8001474 <BSP_I2C1_ReadReg16+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 800145a:	4809      	ldr	r0, [pc, #36]	@ (8001480 <BSP_I2C1_ReadReg16+0x60>)
 800145c:	f004 feb0 	bl	80061c0 <HAL_I2C_GetError>
 8001460:	4603      	mov	r3, r0
 8001462:	2b04      	cmp	r3, #4
 8001464:	d003      	beq.n	800146e <BSP_I2C1_ReadReg16+0x4e>
    {
      ret =  BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001466:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800146a:	617b      	str	r3, [r7, #20]
 800146c:	e002      	b.n	8001474 <BSP_I2C1_ReadReg16+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800146e:	f06f 0303 	mvn.w	r3, #3
 8001472:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001474:	697b      	ldr	r3, [r7, #20]
}
 8001476:	4618      	mov	r0, r3
 8001478:	3718      	adds	r7, #24
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	240005f8 	.word	0x240005f8

08001484 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001488:	f003 fcd8 	bl	8004e3c <HAL_GetTick>
 800148c:	4603      	mov	r3, r0
}
 800148e:	4618      	mov	r0, r3
 8001490:	bd80      	pop	{r7, pc}
	...

08001494 <I2C1_MspInit>:

  return ret;
}

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b0ba      	sub	sp, #232	@ 0xe8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	22c0      	movs	r2, #192	@ 0xc0
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f009 fc09 	bl	800acbc <memset>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014aa:	f04f 0208 	mov.w	r2, #8
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80014b6:	2300      	movs	r3, #0
 80014b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4618      	mov	r0, r3
 80014c2:	f006 fa03 	bl	80078cc <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c6:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <I2C1_MspInit+0xd0>)
 80014c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014cc:	4a25      	ldr	r2, [pc, #148]	@ (8001564 <I2C1_MspInit+0xd0>)
 80014ce:	f043 0302 	orr.w	r3, r3, #2
 80014d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014d6:	4b23      	ldr	r3, [pc, #140]	@ (8001564 <I2C1_MspInit+0xd0>)
 80014d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 80014e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014ec:	2312      	movs	r3, #18
 80014ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014f8:	2302      	movs	r3, #2
 80014fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 80014fe:	2304      	movs	r3, #4
 8001500:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001504:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001508:	4619      	mov	r1, r3
 800150a:	4817      	ldr	r0, [pc, #92]	@ (8001568 <I2C1_MspInit+0xd4>)
 800150c:	f003 fe44 	bl	8005198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 8001510:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001514:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001518:	2312      	movs	r3, #18
 800151a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	2300      	movs	r3, #0
 8001520:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001524:	2302      	movs	r3, #2
 8001526:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 800152a:	2304      	movs	r3, #4
 800152c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001530:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001534:	4619      	mov	r1, r3
 8001536:	480c      	ldr	r0, [pc, #48]	@ (8001568 <I2C1_MspInit+0xd4>)
 8001538:	f003 fe2e 	bl	8005198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800153c:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <I2C1_MspInit+0xd0>)
 800153e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001542:	4a08      	ldr	r2, [pc, #32]	@ (8001564 <I2C1_MspInit+0xd0>)
 8001544:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001548:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <I2C1_MspInit+0xd0>)
 800154e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001552:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 800155a:	bf00      	nop
 800155c:	37e8      	adds	r7, #232	@ 0xe8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	58024400 	.word	0x58024400
 8001568:	58020400 	.word	0x58020400

0800156c <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8001574:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <I2C1_MspDeInit+0x34>)
 8001576:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800157a:	4a09      	ldr	r2, [pc, #36]	@ (80015a0 <I2C1_MspDeInit+0x34>)
 800157c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001580:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 8001584:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001588:	4806      	ldr	r0, [pc, #24]	@ (80015a4 <I2C1_MspDeInit+0x38>)
 800158a:	f003 ffb5 	bl	80054f8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 800158e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001592:	4804      	ldr	r0, [pc, #16]	@ (80015a4 <I2C1_MspDeInit+0x38>)
 8001594:	f003 ffb0 	bl	80054f8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 8001598:	bf00      	nop
 800159a:	3708      	adds	r7, #8
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	58024400 	.word	0x58024400
 80015a4:	58020400 	.word	0x58020400

080015a8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	60f8      	str	r0, [r7, #12]
 80015b0:	60b9      	str	r1, [r7, #8]
 80015b2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	e00a      	b.n	80015d0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015ba:	f3af 8000 	nop.w
 80015be:	4601      	mov	r1, r0
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	1c5a      	adds	r2, r3, #1
 80015c4:	60ba      	str	r2, [r7, #8]
 80015c6:	b2ca      	uxtb	r2, r1
 80015c8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	3301      	adds	r3, #1
 80015ce:	617b      	str	r3, [r7, #20]
 80015d0:	697a      	ldr	r2, [r7, #20]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	dbf0      	blt.n	80015ba <_read+0x12>
  }

  return len;
 80015d8:	687b      	ldr	r3, [r7, #4]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3718      	adds	r7, #24
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	e009      	b.n	8001608 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	1c5a      	adds	r2, r3, #1
 80015f8:	60ba      	str	r2, [r7, #8]
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4618      	mov	r0, r3
 80015fe:	f003 fb1b 	bl	8004c38 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	3301      	adds	r3, #1
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	429a      	cmp	r2, r3
 800160e:	dbf1      	blt.n	80015f4 <_write+0x12>
  }
  return len;
 8001610:	687b      	ldr	r3, [r7, #4]
}
 8001612:	4618      	mov	r0, r3
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <_close>:

int _close(int file)
{
 800161a:	b480      	push	{r7}
 800161c:	b083      	sub	sp, #12
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001622:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001626:	4618      	mov	r0, r3
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001642:	605a      	str	r2, [r3, #4]
  return 0;
 8001644:	2300      	movs	r3, #0
}
 8001646:	4618      	mov	r0, r3
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <_isatty>:

int _isatty(int file)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800165a:	2301      	movs	r3, #1
}
 800165c:	4618      	mov	r0, r3
 800165e:	370c      	adds	r7, #12
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr

08001668 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001674:	2300      	movs	r3, #0
}
 8001676:	4618      	mov	r0, r3
 8001678:	3714      	adds	r7, #20
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr
	...

08001684 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800168c:	4a14      	ldr	r2, [pc, #80]	@ (80016e0 <_sbrk+0x5c>)
 800168e:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <_sbrk+0x60>)
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001698:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <_sbrk+0x64>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d102      	bne.n	80016a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <_sbrk+0x64>)
 80016a2:	4a12      	ldr	r2, [pc, #72]	@ (80016ec <_sbrk+0x68>)
 80016a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <_sbrk+0x64>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	693a      	ldr	r2, [r7, #16]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d207      	bcs.n	80016c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b4:	f009 fb50 	bl	800ad58 <__errno>
 80016b8:	4603      	mov	r3, r0
 80016ba:	220c      	movs	r2, #12
 80016bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	e009      	b.n	80016d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c4:	4b08      	ldr	r3, [pc, #32]	@ (80016e8 <_sbrk+0x64>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ca:	4b07      	ldr	r3, [pc, #28]	@ (80016e8 <_sbrk+0x64>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4413      	add	r3, r2
 80016d2:	4a05      	ldr	r2, [pc, #20]	@ (80016e8 <_sbrk+0x64>)
 80016d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016d6:	68fb      	ldr	r3, [r7, #12]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3718      	adds	r7, #24
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	24080000 	.word	0x24080000
 80016e4:	00000400 	.word	0x00000400
 80016e8:	24000650 	.word	0x24000650
 80016ec:	24001b90 	.word	0x24001b90

080016f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016f4:	4b43      	ldr	r3, [pc, #268]	@ (8001804 <SystemInit+0x114>)
 80016f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80016fa:	4a42      	ldr	r2, [pc, #264]	@ (8001804 <SystemInit+0x114>)
 80016fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001700:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001704:	4b40      	ldr	r3, [pc, #256]	@ (8001808 <SystemInit+0x118>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f003 030f 	and.w	r3, r3, #15
 800170c:	2b06      	cmp	r3, #6
 800170e:	d807      	bhi.n	8001720 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001710:	4b3d      	ldr	r3, [pc, #244]	@ (8001808 <SystemInit+0x118>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f023 030f 	bic.w	r3, r3, #15
 8001718:	4a3b      	ldr	r2, [pc, #236]	@ (8001808 <SystemInit+0x118>)
 800171a:	f043 0307 	orr.w	r3, r3, #7
 800171e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001720:	4b3a      	ldr	r3, [pc, #232]	@ (800180c <SystemInit+0x11c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a39      	ldr	r2, [pc, #228]	@ (800180c <SystemInit+0x11c>)
 8001726:	f043 0301 	orr.w	r3, r3, #1
 800172a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800172c:	4b37      	ldr	r3, [pc, #220]	@ (800180c <SystemInit+0x11c>)
 800172e:	2200      	movs	r2, #0
 8001730:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001732:	4b36      	ldr	r3, [pc, #216]	@ (800180c <SystemInit+0x11c>)
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	4935      	ldr	r1, [pc, #212]	@ (800180c <SystemInit+0x11c>)
 8001738:	4b35      	ldr	r3, [pc, #212]	@ (8001810 <SystemInit+0x120>)
 800173a:	4013      	ands	r3, r2
 800173c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800173e:	4b32      	ldr	r3, [pc, #200]	@ (8001808 <SystemInit+0x118>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	2b00      	cmp	r3, #0
 8001748:	d007      	beq.n	800175a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800174a:	4b2f      	ldr	r3, [pc, #188]	@ (8001808 <SystemInit+0x118>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f023 030f 	bic.w	r3, r3, #15
 8001752:	4a2d      	ldr	r2, [pc, #180]	@ (8001808 <SystemInit+0x118>)
 8001754:	f043 0307 	orr.w	r3, r3, #7
 8001758:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800175a:	4b2c      	ldr	r3, [pc, #176]	@ (800180c <SystemInit+0x11c>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001760:	4b2a      	ldr	r3, [pc, #168]	@ (800180c <SystemInit+0x11c>)
 8001762:	2200      	movs	r2, #0
 8001764:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001766:	4b29      	ldr	r3, [pc, #164]	@ (800180c <SystemInit+0x11c>)
 8001768:	2200      	movs	r2, #0
 800176a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800176c:	4b27      	ldr	r3, [pc, #156]	@ (800180c <SystemInit+0x11c>)
 800176e:	4a29      	ldr	r2, [pc, #164]	@ (8001814 <SystemInit+0x124>)
 8001770:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001772:	4b26      	ldr	r3, [pc, #152]	@ (800180c <SystemInit+0x11c>)
 8001774:	4a28      	ldr	r2, [pc, #160]	@ (8001818 <SystemInit+0x128>)
 8001776:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001778:	4b24      	ldr	r3, [pc, #144]	@ (800180c <SystemInit+0x11c>)
 800177a:	4a28      	ldr	r2, [pc, #160]	@ (800181c <SystemInit+0x12c>)
 800177c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800177e:	4b23      	ldr	r3, [pc, #140]	@ (800180c <SystemInit+0x11c>)
 8001780:	2200      	movs	r2, #0
 8001782:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001784:	4b21      	ldr	r3, [pc, #132]	@ (800180c <SystemInit+0x11c>)
 8001786:	4a25      	ldr	r2, [pc, #148]	@ (800181c <SystemInit+0x12c>)
 8001788:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800178a:	4b20      	ldr	r3, [pc, #128]	@ (800180c <SystemInit+0x11c>)
 800178c:	2200      	movs	r2, #0
 800178e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001790:	4b1e      	ldr	r3, [pc, #120]	@ (800180c <SystemInit+0x11c>)
 8001792:	4a22      	ldr	r2, [pc, #136]	@ (800181c <SystemInit+0x12c>)
 8001794:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001796:	4b1d      	ldr	r3, [pc, #116]	@ (800180c <SystemInit+0x11c>)
 8001798:	2200      	movs	r2, #0
 800179a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800179c:	4b1b      	ldr	r3, [pc, #108]	@ (800180c <SystemInit+0x11c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a1a      	ldr	r2, [pc, #104]	@ (800180c <SystemInit+0x11c>)
 80017a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80017a8:	4b18      	ldr	r3, [pc, #96]	@ (800180c <SystemInit+0x11c>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80017ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001820 <SystemInit+0x130>)
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001824 <SystemInit+0x134>)
 80017b4:	4013      	ands	r3, r2
 80017b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80017ba:	d202      	bcs.n	80017c2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80017bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <SystemInit+0x138>)
 80017be:	2201      	movs	r2, #1
 80017c0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80017c2:	4b12      	ldr	r3, [pc, #72]	@ (800180c <SystemInit+0x11c>)
 80017c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d113      	bne.n	80017f8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80017d0:	4b0e      	ldr	r3, [pc, #56]	@ (800180c <SystemInit+0x11c>)
 80017d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017d6:	4a0d      	ldr	r2, [pc, #52]	@ (800180c <SystemInit+0x11c>)
 80017d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80017dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80017e0:	4b12      	ldr	r3, [pc, #72]	@ (800182c <SystemInit+0x13c>)
 80017e2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80017e6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80017e8:	4b08      	ldr	r3, [pc, #32]	@ (800180c <SystemInit+0x11c>)
 80017ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80017ee:	4a07      	ldr	r2, [pc, #28]	@ (800180c <SystemInit+0x11c>)
 80017f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80017f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80017f8:	bf00      	nop
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	e000ed00 	.word	0xe000ed00
 8001808:	52002000 	.word	0x52002000
 800180c:	58024400 	.word	0x58024400
 8001810:	eaf6ed7f 	.word	0xeaf6ed7f
 8001814:	02020200 	.word	0x02020200
 8001818:	01ff0000 	.word	0x01ff0000
 800181c:	01010280 	.word	0x01010280
 8001820:	5c001000 	.word	0x5c001000
 8001824:	ffff0000 	.word	0xffff0000
 8001828:	51008108 	.word	0x51008108
 800182c:	52004000 	.word	0x52004000

08001830 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001834:	4b09      	ldr	r3, [pc, #36]	@ (800185c <ExitRun0Mode+0x2c>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	4a08      	ldr	r2, [pc, #32]	@ (800185c <ExitRun0Mode+0x2c>)
 800183a:	f043 0302 	orr.w	r3, r3, #2
 800183e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001840:	bf00      	nop
 8001842:	4b06      	ldr	r3, [pc, #24]	@ (800185c <ExitRun0Mode+0x2c>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d0f9      	beq.n	8001842 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800184e:	bf00      	nop
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	58024800 	.word	0x58024800

08001860 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001860:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800189c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001864:	f7ff ffe4 	bl	8001830 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001868:	f7ff ff42 	bl	80016f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800186c:	480c      	ldr	r0, [pc, #48]	@ (80018a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800186e:	490d      	ldr	r1, [pc, #52]	@ (80018a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001870:	4a0d      	ldr	r2, [pc, #52]	@ (80018a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001872:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001874:	e002      	b.n	800187c <LoopCopyDataInit>

08001876 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001876:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001878:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800187a:	3304      	adds	r3, #4

0800187c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800187c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800187e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001880:	d3f9      	bcc.n	8001876 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001882:	4a0a      	ldr	r2, [pc, #40]	@ (80018ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001884:	4c0a      	ldr	r4, [pc, #40]	@ (80018b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001886:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001888:	e001      	b.n	800188e <LoopFillZerobss>

0800188a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800188a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800188c:	3204      	adds	r2, #4

0800188e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800188e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001890:	d3fb      	bcc.n	800188a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001892:	f009 fa67 	bl	800ad64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001896:	f7ff fa85 	bl	8000da4 <main>
  bx  lr
 800189a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800189c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80018a0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80018a4:	240000c4 	.word	0x240000c4
  ldr r2, =_sidata
 80018a8:	080212b8 	.word	0x080212b8
  ldr r2, =_sbss
 80018ac:	240000c4 	.word	0x240000c4
  ldr r4, =_ebss
 80018b0:	24001b8c 	.word	0x24001b8c

080018b4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018b4:	e7fe      	b.n	80018b4 <ADC3_IRQHandler>

080018b6 <_vl53l5cx_poll_for_answer>:
		uint8_t					size,
		uint8_t					pos,
		uint16_t				address,
		uint8_t					mask,
		uint8_t					expected_value)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b084      	sub	sp, #16
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	4608      	mov	r0, r1
 80018c0:	4611      	mov	r1, r2
 80018c2:	461a      	mov	r2, r3
 80018c4:	4603      	mov	r3, r0
 80018c6:	70fb      	strb	r3, [r7, #3]
 80018c8:	460b      	mov	r3, r1
 80018ca:	70bb      	strb	r3, [r7, #2]
 80018cc:	4613      	mov	r3, r2
 80018ce:	803b      	strh	r3, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 80018d0:	2300      	movs	r3, #0
 80018d2:	73fb      	strb	r3, [r7, #15]
	uint8_t timeout = 0;
 80018d4:	2300      	movs	r3, #0
 80018d6:	73bb      	strb	r3, [r7, #14]

	do {
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 80018d8:	6878      	ldr	r0, [r7, #4]
				p_dev->temp_buffer, size);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
		status |= VL53L5CX_RdMulti(&(p_dev->platform), address,
 80018e0:	78fb      	ldrb	r3, [r7, #3]
 80018e2:	8839      	ldrh	r1, [r7, #0]
 80018e4:	f002 fa8a 	bl	8003dfc <VL53L5CX_RdMulti>
 80018e8:	4603      	mov	r3, r0
 80018ea:	461a      	mov	r2, r3
 80018ec:	7bfb      	ldrb	r3, [r7, #15]
 80018ee:	4313      	orrs	r3, r2
 80018f0:	73fb      	strb	r3, [r7, #15]
		status |= VL53L5CX_WaitMs(&(p_dev->platform), 10);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	210a      	movs	r1, #10
 80018f6:	4618      	mov	r0, r3
 80018f8:	f002 facd 	bl	8003e96 <VL53L5CX_WaitMs>
 80018fc:	4603      	mov	r3, r0
 80018fe:	461a      	mov	r2, r3
 8001900:	7bfb      	ldrb	r3, [r7, #15]
 8001902:	4313      	orrs	r3, r2
 8001904:	73fb      	strb	r3, [r7, #15]

		if(timeout >= (uint8_t)200)	/* 2s timeout */
 8001906:	7bbb      	ldrb	r3, [r7, #14]
 8001908:	2bc7      	cmp	r3, #199	@ 0xc7
 800190a:	d904      	bls.n	8001916 <_vl53l5cx_poll_for_answer+0x60>
		{
			status |= (uint8_t)VL53L5CX_STATUS_TIMEOUT_ERROR;
 800190c:	7bfb      	ldrb	r3, [r7, #15]
 800190e:	f043 0301 	orr.w	r3, r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
			break;
 8001914:	e01a      	b.n	800194c <_vl53l5cx_poll_for_answer+0x96>
		}else if((size >= (uint8_t)4) 
 8001916:	78fb      	ldrb	r3, [r7, #3]
 8001918:	2b03      	cmp	r3, #3
 800191a:	d909      	bls.n	8001930 <_vl53l5cx_poll_for_answer+0x7a>
                         && (p_dev->temp_buffer[2] >= (uint8_t)0x7f))
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3512 	ldrb.w	r3, [r3, #1298]	@ 0x512
 8001922:	2b7e      	cmp	r3, #126	@ 0x7e
 8001924:	d904      	bls.n	8001930 <_vl53l5cx_poll_for_answer+0x7a>
		{
			status |= VL53L5CX_MCU_ERROR;
 8001926:	7bfb      	ldrb	r3, [r7, #15]
 8001928:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800192c:	73fb      	strb	r3, [r7, #15]
			break;
 800192e:	e00d      	b.n	800194c <_vl53l5cx_poll_for_answer+0x96>
		}
		else
		{
			timeout++;
 8001930:	7bbb      	ldrb	r3, [r7, #14]
 8001932:	3301      	adds	r3, #1
 8001934:	73bb      	strb	r3, [r7, #14]
		}
	}while ((p_dev->temp_buffer[pos] & mask) != expected_value);
 8001936:	78bb      	ldrb	r3, [r7, #2]
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	4413      	add	r3, r2
 800193c:	f893 2510 	ldrb.w	r2, [r3, #1296]	@ 0x510
 8001940:	7e3b      	ldrb	r3, [r7, #24]
 8001942:	4013      	ands	r3, r2
 8001944:	b2db      	uxtb	r3, r3
 8001946:	7f3a      	ldrb	r2, [r7, #28]
 8001948:	429a      	cmp	r2, r3
 800194a:	d1c5      	bne.n	80018d8 <_vl53l5cx_poll_for_answer+0x22>

	return status;
 800194c:	7bfb      	ldrb	r3, [r7, #15]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}

08001956 <_vl53l5cx_poll_for_mcu_boot>:
 * Inner function, not available outside this file. This function is used to
 * wait for the MCU to boot.
 */
static uint8_t _vl53l5cx_poll_for_mcu_boot(
              VL53L5CX_Configuration      *p_dev)
{
 8001956:	b580      	push	{r7, lr}
 8001958:	b084      	sub	sp, #16
 800195a:	af00      	add	r7, sp, #0
 800195c:	6078      	str	r0, [r7, #4]
   uint8_t go2_status0, go2_status1, status = VL53L5CX_STATUS_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	73fb      	strb	r3, [r7, #15]
   uint16_t timeout = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	81bb      	strh	r3, [r7, #12]

   do {
		status |= VL53L5CX_RdByte(&(p_dev->platform), 0x06, &go2_status0);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	f107 020b 	add.w	r2, r7, #11
 800196c:	2106      	movs	r1, #6
 800196e:	4618      	mov	r0, r3
 8001970:	f002 fa02 	bl	8003d78 <VL53L5CX_RdByte>
 8001974:	4603      	mov	r3, r0
 8001976:	461a      	mov	r2, r3
 8001978:	7bfb      	ldrb	r3, [r7, #15]
 800197a:	4313      	orrs	r3, r2
 800197c:	73fb      	strb	r3, [r7, #15]
		if((go2_status0 & (uint8_t)0x80) != (uint8_t)0){
 800197e:	7afb      	ldrb	r3, [r7, #11]
 8001980:	b25b      	sxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	da10      	bge.n	80019a8 <_vl53l5cx_poll_for_mcu_boot+0x52>
			status |= VL53L5CX_RdByte(&(p_dev->platform), 0x07, &go2_status1);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	f107 020a 	add.w	r2, r7, #10
 800198c:	2107      	movs	r1, #7
 800198e:	4618      	mov	r0, r3
 8001990:	f002 f9f2 	bl	8003d78 <VL53L5CX_RdByte>
 8001994:	4603      	mov	r3, r0
 8001996:	461a      	mov	r2, r3
 8001998:	7bfb      	ldrb	r3, [r7, #15]
 800199a:	4313      	orrs	r3, r2
 800199c:	73fb      	strb	r3, [r7, #15]
			status |= go2_status1;
 800199e:	7aba      	ldrb	r2, [r7, #10]
 80019a0:	7bfb      	ldrb	r3, [r7, #15]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	73fb      	strb	r3, [r7, #15]
			break;
 80019a6:	e012      	b.n	80019ce <_vl53l5cx_poll_for_mcu_boot+0x78>
		}
		(void)VL53L5CX_WaitMs(&(p_dev->platform), 1);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2101      	movs	r1, #1
 80019ac:	4618      	mov	r0, r3
 80019ae:	f002 fa72 	bl	8003e96 <VL53L5CX_WaitMs>
		timeout++;
 80019b2:	89bb      	ldrh	r3, [r7, #12]
 80019b4:	3301      	adds	r3, #1
 80019b6:	81bb      	strh	r3, [r7, #12]

		if((go2_status0 & (uint8_t)0x1) != (uint8_t)0){
 80019b8:	7afb      	ldrb	r3, [r7, #11]
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d104      	bne.n	80019cc <_vl53l5cx_poll_for_mcu_boot+0x76>
			break;
		}

	}while (timeout < (uint16_t)500);
 80019c2:	89bb      	ldrh	r3, [r7, #12]
 80019c4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80019c8:	d3cd      	bcc.n	8001966 <_vl53l5cx_poll_for_mcu_boot+0x10>
 80019ca:	e000      	b.n	80019ce <_vl53l5cx_poll_for_mcu_boot+0x78>
			break;
 80019cc:	bf00      	nop

   return status;
 80019ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3710      	adds	r7, #16
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <_vl53l5cx_send_offset_data>:
 */

static uint8_t _vl53l5cx_send_offset_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t						resolution)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b0ea      	sub	sp, #424	@ 0x1a8
 80019dc:	af02      	add	r7, sp, #8
 80019de:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80019e2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80019e6:	6018      	str	r0, [r3, #0]
 80019e8:	460a      	mov	r2, r1
 80019ea:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80019ee:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 80019f2:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 80019f4:	2300      	movs	r3, #0
 80019f6:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
	uint32_t signal_grid[64];
	int16_t range_grid[64];
	uint8_t dss_4x4[] = {0x0F, 0x04, 0x04, 0x00, 0x08, 0x10, 0x10, 0x07};
 80019fa:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 80019fe:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a02:	4ad9      	ldr	r2, [pc, #868]	@ (8001d68 <_vl53l5cx_send_offset_data+0x390>)
 8001a04:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a08:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0F, 0x03, 0x01, 0x01, 0xE4};
 8001a0c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a10:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001a14:	4ad5      	ldr	r2, [pc, #852]	@ (8001d6c <_vl53l5cx_send_offset_data+0x394>)
 8001a16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001a1a:	e883 0003 	stmia.w	r3, {r0, r1}
	int8_t i, j;
	uint16_t k;

	(void)memcpy(p_dev->temp_buffer,
 8001a1e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a22:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f503 60a2 	add.w	r0, r3, #1296	@ 0x510
               p_dev->offset_data, VL53L5CX_OFFSET_BUFFER_SIZE);
 8001a2c:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a30:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	3320      	adds	r3, #32
	(void)memcpy(p_dev->temp_buffer,
 8001a38:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f009 f9b8 	bl	800adb2 <memcpy>

	/* Data extrapolation is required for 4X4 offset */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4){
 8001a42:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a46:	f2a3 139d 	subw	r3, r3, #413	@ 0x19d
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b10      	cmp	r3, #16
 8001a4e:	f040 8122 	bne.w	8001c96 <_vl53l5cx_send_offset_data+0x2be>
		(void)memcpy(&(p_dev->temp_buffer[0x10]), dss_4x4, sizeof(dss_4x4));
 8001a52:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a56:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f503 62a4 	add.w	r2, r3, #1312	@ 0x520
 8001a60:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a64:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001a68:	cb03      	ldmia	r3!, {r0, r1}
 8001a6a:	6010      	str	r0, [r2, #0]
 8001a6c:	6051      	str	r1, [r2, #4]
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 8001a6e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a72:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8001a7c:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 8001a80:	4618      	mov	r0, r3
 8001a82:	f002 f9d2 	bl	8003e2a <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid,&(p_dev->temp_buffer[0x3C]),
 8001a86:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001a8a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f203 514c 	addw	r1, r3, #1356	@ 0x54c
 8001a94:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001a98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f009 f988 	bl	800adb2 <memcpy>
			sizeof(signal_grid));
		(void)memcpy(range_grid,&(p_dev->temp_buffer[0x140]),
 8001aa2:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001aa6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f503 61ca 	add.w	r1, r3, #1616	@ 0x650
 8001ab0:	f107 0318 	add.w	r3, r7, #24
 8001ab4:	2280      	movs	r2, #128	@ 0x80
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f009 f97b 	bl	800adb2 <memcpy>
			sizeof(range_grid));

		for (j = 0; j < (int8_t)4; j++)
 8001abc:	2300      	movs	r3, #0
 8001abe:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 8001ac2:	e0ac      	b.n	8001c1e <_vl53l5cx_send_offset_data+0x246>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8001aca:	e09c      	b.n	8001c06 <_vl53l5cx_send_offset_data+0x22e>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+ (int8_t)0]
 8001acc:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8001ad0:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001ad4:	00db      	lsls	r3, r3, #3
 8001ad6:	4413      	add	r3, r2
 8001ad8:	005a      	lsls	r2, r3, #1
 8001ada:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001ade:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001ae2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+(int8_t)1]
 8001ae6:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8001aea:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	440b      	add	r3, r1
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	1c59      	adds	r1, r3, #1
 8001af6:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001afa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001afe:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b02:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)8]
 8001b04:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8001b08:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	440b      	add	r3, r1
 8001b10:	3304      	adds	r3, #4
 8001b12:	0059      	lsls	r1, r3, #1
 8001b14:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001b18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b1c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b20:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+(int8_t)9])
 8001b22:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8001b26:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001b2a:	00db      	lsls	r3, r3, #3
 8001b2c:	440b      	add	r3, r1
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	f103 0109 	add.w	r1, r3, #9
 8001b34:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001b38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b40:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 8001b42:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8001b46:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8001b4a:	0092      	lsls	r2, r2, #2
 8001b4c:	440a      	add	r2, r1
                                  /(uint32_t)4;
 8001b4e:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8001b50:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001b54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				range_grid[i+(4*j)] =
				(range_grid[(2*i)+(16*j)]
 8001b5c:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8001b60:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001b64:	00db      	lsls	r3, r3, #3
 8001b66:	4413      	add	r3, r2
 8001b68:	005a      	lsls	r2, r3, #1
 8001b6a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001b6e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001b72:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001b76:	4619      	mov	r1, r3
				+ range_grid[(2*i)+(16*j)+1]
 8001b78:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8001b7c:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	4413      	add	r3, r2
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	1c5a      	adds	r2, r3, #1
 8001b88:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001b8c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001b90:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001b94:	440b      	add	r3, r1
				+ range_grid[(2*i)+(16*j)+8]
 8001b96:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8001b9a:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8001b9e:	00d2      	lsls	r2, r2, #3
 8001ba0:	440a      	add	r2, r1
 8001ba2:	3204      	adds	r2, #4
 8001ba4:	0051      	lsls	r1, r2, #1
 8001ba6:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8001baa:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 8001bae:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 8001bb2:	4413      	add	r3, r2
				+ range_grid[(2*i)+(16*j)+9])
 8001bb4:	f997 119f 	ldrsb.w	r1, [r7, #415]	@ 0x19f
 8001bb8:	f997 219e 	ldrsb.w	r2, [r7, #414]	@ 0x19e
 8001bbc:	00d2      	lsls	r2, r2, #3
 8001bbe:	440a      	add	r2, r1
 8001bc0:	0052      	lsls	r2, r2, #1
 8001bc2:	f102 0109 	add.w	r1, r2, #9
 8001bc6:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8001bca:	f5a2 72c4 	sub.w	r2, r2, #392	@ 0x188
 8001bce:	f932 2011 	ldrsh.w	r2, [r2, r1, lsl #1]
 8001bd2:	4413      	add	r3, r2
                                  /(int16_t)4;
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	da00      	bge.n	8001bda <_vl53l5cx_send_offset_data+0x202>
 8001bd8:	3303      	adds	r3, #3
 8001bda:	109b      	asrs	r3, r3, #2
 8001bdc:	4619      	mov	r1, r3
				range_grid[i+(4*j)] =
 8001bde:	f997 219f 	ldrsb.w	r2, [r7, #415]	@ 0x19f
 8001be2:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	441a      	add	r2, r3
 8001bea:	b209      	sxth	r1, r1
 8001bec:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001bf0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001bf4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (i = 0; i < (int8_t)4 ; i++)
 8001bf8:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	3301      	adds	r3, #1
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	f887 319f 	strb.w	r3, [r7, #415]	@ 0x19f
 8001c06:	f997 319f 	ldrsb.w	r3, [r7, #415]	@ 0x19f
 8001c0a:	2b03      	cmp	r3, #3
 8001c0c:	f77f af5e 	ble.w	8001acc <_vl53l5cx_send_offset_data+0xf4>
		for (j = 0; j < (int8_t)4; j++)
 8001c10:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	3301      	adds	r3, #1
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	f887 319e 	strb.w	r3, [r7, #414]	@ 0x19e
 8001c1e:	f997 319e 	ldrsb.w	r3, [r7, #414]	@ 0x19e
 8001c22:	2b03      	cmp	r3, #3
 8001c24:	f77f af4e 	ble.w	8001ac4 <_vl53l5cx_send_offset_data+0xec>
			}
		}
	    (void)memset(&range_grid[0x10], 0, (uint16_t)96);
 8001c28:	f107 0318 	add.w	r3, r7, #24
 8001c2c:	3320      	adds	r3, #32
 8001c2e:	2260      	movs	r2, #96	@ 0x60
 8001c30:	2100      	movs	r1, #0
 8001c32:	4618      	mov	r0, r3
 8001c34:	f009 f842 	bl	800acbc <memset>
	    (void)memset(&signal_grid[0x10], 0, (uint16_t)192);
 8001c38:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001c3c:	3340      	adds	r3, #64	@ 0x40
 8001c3e:	22c0      	movs	r2, #192	@ 0xc0
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f009 f83a 	bl	800acbc <memset>
            (void)memcpy(&(p_dev->temp_buffer[0x3C]),
 8001c48:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001c4c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f203 534c 	addw	r3, r3, #1356	@ 0x54c
 8001c56:	f107 0198 	add.w	r1, r7, #152	@ 0x98
 8001c5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f009 f8a7 	bl	800adb2 <memcpy>
		signal_grid, sizeof(signal_grid));
            (void)memcpy(&(p_dev->temp_buffer[0x140]),
 8001c64:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001c68:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 8001c72:	f107 0118 	add.w	r1, r7, #24
 8001c76:	2280      	movs	r2, #128	@ 0x80
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f009 f89a 	bl	800adb2 <memcpy>
		range_grid, sizeof(range_grid));
            VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_OFFSET_BUFFER_SIZE);
 8001c7e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001c82:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8001c8c:	f44f 71f4 	mov.w	r1, #488	@ 0x1e8
 8001c90:	4618      	mov	r0, r3
 8001c92:	f002 f8ca 	bl	8003e2a <VL53L5CX_SwapBuffer>
	}

	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 8001c9c:	e01b      	b.n	8001cd6 <_vl53l5cx_send_offset_data+0x2fe>
	{
		p_dev->temp_buffer[k] = p_dev->temp_buffer[k + (uint16_t)8];
 8001c9e:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8001ca2:	f103 0208 	add.w	r2, r3, #8
 8001ca6:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8001caa:	f507 71d0 	add.w	r1, r7, #416	@ 0x1a0
 8001cae:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 8001cb2:	6809      	ldr	r1, [r1, #0]
 8001cb4:	440a      	add	r2, r1
 8001cb6:	f892 1510 	ldrb.w	r1, [r2, #1296]	@ 0x510
 8001cba:	f507 72d0 	add.w	r2, r7, #416	@ 0x1a0
 8001cbe:	f5a2 72ce 	sub.w	r2, r2, #412	@ 0x19c
 8001cc2:	6812      	ldr	r2, [r2, #0]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	460a      	mov	r2, r1
 8001cc8:	f883 2510 	strb.w	r2, [r3, #1296]	@ 0x510
	for(k = 0; k < (VL53L5CX_OFFSET_BUFFER_SIZE - (uint16_t)4); k++)
 8001ccc:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	f8a7 319c 	strh.w	r3, [r7, #412]	@ 0x19c
 8001cd6:	f8b7 319c 	ldrh.w	r3, [r7, #412]	@ 0x19c
 8001cda:	f5b3 7ff2 	cmp.w	r3, #484	@ 0x1e4
 8001cde:	d3de      	bcc.n	8001c9e <_vl53l5cx_send_offset_data+0x2c6>
	}

	(void)memcpy(&(p_dev->temp_buffer[0x1E0]), footer, 8);
 8001ce0:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001ce4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f503 62de 	add.w	r2, r3, #1776	@ 0x6f0
 8001cee:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001cf2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001cf6:	cb03      	ldmia	r3!, {r0, r1}
 8001cf8:	6010      	str	r0, [r2, #0]
 8001cfa:	6051      	str	r1, [r2, #4]
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2e18, p_dev->temp_buffer,
 8001cfc:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001d00:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001d0a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 8001d14:	f44f 73f4 	mov.w	r3, #488	@ 0x1e8
 8001d18:	f642 6118 	movw	r1, #11800	@ 0x2e18
 8001d1c:	f002 f857 	bl	8003dce <VL53L5CX_WrMulti>
 8001d20:	4603      	mov	r3, r0
 8001d22:	461a      	mov	r2, r3
 8001d24:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8001d2e:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8001d32:	f5a3 70ce 	sub.w	r0, r3, #412	@ 0x19c
 8001d36:	2303      	movs	r3, #3
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	23ff      	movs	r3, #255	@ 0xff
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8001d42:	2201      	movs	r2, #1
 8001d44:	2104      	movs	r1, #4
 8001d46:	6800      	ldr	r0, [r0, #0]
 8001d48:	f7ff fdb5 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	461a      	mov	r2, r3
 8001d50:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
 8001d54:	4313      	orrs	r3, r2
 8001d56:	f887 319b 	strb.w	r3, [r7, #411]	@ 0x19b
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8001d5a:	f897 319b 	ldrb.w	r3, [r7, #411]	@ 0x19b
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f507 77d0 	add.w	r7, r7, #416	@ 0x1a0
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	0800bad0 	.word	0x0800bad0
 8001d6c:	0800bad8 	.word	0x0800bad8

08001d70 <_vl53l5cx_send_xtalk_data>:
 */

static uint8_t _vl53l5cx_send_xtalk_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				resolution)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b0ca      	sub	sp, #296	@ 0x128
 8001d74:	af02      	add	r7, sp, #8
 8001d76:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d7a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001d7e:	6018      	str	r0, [r3, #0]
 8001d80:	460a      	mov	r2, r1
 8001d82:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001d86:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8001d8a:	701a      	strb	r2, [r3, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	uint8_t res4x4[] = {0x0F, 0x04, 0x04, 0x17, 0x08, 0x10, 0x10, 0x07};
 8001d92:	4a9a      	ldr	r2, [pc, #616]	@ (8001ffc <_vl53l5cx_send_xtalk_data+0x28c>)
 8001d94:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001d98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001d9c:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t dss_4x4[] = {0x00, 0x78, 0x00, 0x08, 0x00, 0x00, 0x00, 0x08};
 8001da0:	4a97      	ldr	r2, [pc, #604]	@ (8002000 <_vl53l5cx_send_xtalk_data+0x290>)
 8001da2:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001da6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001daa:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t profile_4x4[] = {0xA0, 0xFC, 0x01, 0x00};
 8001dae:	4b95      	ldr	r3, [pc, #596]	@ (8002004 <_vl53l5cx_send_xtalk_data+0x294>)
 8001db0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	uint32_t signal_grid[64];
	int8_t i, j;

	(void)memcpy(p_dev->temp_buffer, &(p_dev->xtalk_data[0]),
 8001db4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001db8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f503 60a2 	add.w	r0, r3, #1296	@ 0x510
 8001dc2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dc6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8001dd0:	f44f 7242 	mov.w	r2, #776	@ 0x308
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f008 ffec 	bl	800adb2 <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);

	/* Data extrapolation is required for 4X4 Xtalk */
	if(resolution == (uint8_t)VL53L5CX_RESOLUTION_4X4)
 8001dda:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dde:	f2a3 131d 	subw	r3, r3, #285	@ 0x11d
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	2b10      	cmp	r3, #16
 8001de6:	f040 80d2 	bne.w	8001f8e <_vl53l5cx_send_xtalk_data+0x21e>
	{
		(void)memcpy(&(p_dev->temp_buffer[0x8]),
 8001dea:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001dee:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f503 63a3 	add.w	r3, r3, #1304	@ 0x518
 8001df8:	461a      	mov	r2, r3
 8001dfa:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001dfe:	cb03      	ldmia	r3!, {r0, r1}
 8001e00:	6010      	str	r0, [r2, #0]
 8001e02:	6051      	str	r1, [r2, #4]
			res4x4, sizeof(res4x4));
		(void)memcpy(&(p_dev->temp_buffer[0x020]),
 8001e04:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e08:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f503 63a6 	add.w	r3, r3, #1328	@ 0x530
 8001e12:	461a      	mov	r2, r3
 8001e14:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001e18:	cb03      	ldmia	r3!, {r0, r1}
 8001e1a:	6010      	str	r0, [r2, #0]
 8001e1c:	6051      	str	r1, [r2, #4]
			dss_4x4, sizeof(dss_4x4));

		VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8001e1e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e22:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8001e2c:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8001e30:	4618      	mov	r0, r3
 8001e32:	f001 fffa 	bl	8003e2a <VL53L5CX_SwapBuffer>
		(void)memcpy(signal_grid, &(p_dev->temp_buffer[0x34]),
 8001e36:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e3a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f203 5144 	addw	r1, r3, #1348	@ 0x544
 8001e44:	f107 0308 	add.w	r3, r7, #8
 8001e48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f008 ffb0 	bl	800adb2 <memcpy>
			sizeof(signal_grid));

		for (j = 0; j < (int8_t)4; j++)
 8001e52:	2300      	movs	r3, #0
 8001e54:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8001e58:	e05d      	b.n	8001f16 <_vl53l5cx_send_xtalk_data+0x1a6>
		{
			for (i = 0; i < (int8_t)4 ; i++)
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 8001e60:	e04e      	b.n	8001f00 <_vl53l5cx_send_xtalk_data+0x190>
			{
				signal_grid[i+(4*j)] =
				(signal_grid[(2*i)+(16*j)+0]
 8001e62:	f997 211f 	ldrsb.w	r2, [r7, #287]	@ 0x11f
 8001e66:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	005a      	lsls	r2, r3, #1
 8001e70:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e74:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
				+ signal_grid[(2*i)+(16*j)+1]
 8001e7c:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8001e80:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8001e84:	00db      	lsls	r3, r3, #3
 8001e86:	440b      	add	r3, r1
 8001e88:	005b      	lsls	r3, r3, #1
 8001e8a:	1c59      	adds	r1, r3, #1
 8001e8c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001e90:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001e94:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e98:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+8]
 8001e9a:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8001e9e:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	440b      	add	r3, r1
 8001ea6:	3304      	adds	r3, #4
 8001ea8:	0059      	lsls	r1, r3, #1
 8001eaa:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001eae:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001eb2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001eb6:	441a      	add	r2, r3
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8001eb8:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8001ebc:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	440b      	add	r3, r1
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	f103 0109 	add.w	r1, r3, #9
 8001eca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ece:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001ed2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001ed6:	4413      	add	r3, r2
				signal_grid[i+(4*j)] =
 8001ed8:	f997 111f 	ldrsb.w	r1, [r7, #287]	@ 0x11f
 8001edc:	f997 211e 	ldrsb.w	r2, [r7, #286]	@ 0x11e
 8001ee0:	0092      	lsls	r2, r2, #2
 8001ee2:	440a      	add	r2, r1
				+ signal_grid[(2*i)+(16*j)+9])/(uint32_t)4;
 8001ee4:	0899      	lsrs	r1, r3, #2
				signal_grid[i+(4*j)] =
 8001ee6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001eea:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001eee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			for (i = 0; i < (int8_t)4 ; i++)
 8001ef2:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	3301      	adds	r3, #1
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
 8001f00:	f997 311f 	ldrsb.w	r3, [r7, #287]	@ 0x11f
 8001f04:	2b03      	cmp	r3, #3
 8001f06:	ddac      	ble.n	8001e62 <_vl53l5cx_send_xtalk_data+0xf2>
		for (j = 0; j < (int8_t)4; j++)
 8001f08:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	3301      	adds	r3, #1
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8001f16:	f997 311e 	ldrsb.w	r3, [r7, #286]	@ 0x11e
 8001f1a:	2b03      	cmp	r3, #3
 8001f1c:	dd9d      	ble.n	8001e5a <_vl53l5cx_send_xtalk_data+0xea>
			}
		}
	    (void)memset(&signal_grid[0x10], 0, (uint32_t)192);
 8001f1e:	f107 0308 	add.w	r3, r7, #8
 8001f22:	3340      	adds	r3, #64	@ 0x40
 8001f24:	22c0      	movs	r2, #192	@ 0xc0
 8001f26:	2100      	movs	r1, #0
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f008 fec7 	bl	800acbc <memset>
	    (void)memcpy(&(p_dev->temp_buffer[0x34]),
 8001f2e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f32:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f203 5344 	addw	r3, r3, #1348	@ 0x544
 8001f3c:	f107 0108 	add.w	r1, r7, #8
 8001f40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f44:	4618      	mov	r0, r3
 8001f46:	f008 ff34 	bl	800adb2 <memcpy>
                  signal_grid, sizeof(signal_grid));
	    VL53L5CX_SwapBuffer(p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8001f4a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f4e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8001f58:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f001 ff64 	bl	8003e2a <VL53L5CX_SwapBuffer>
	    (void)memcpy(&(p_dev->temp_buffer[0x134]),
 8001f62:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f66:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f203 6344 	addw	r3, r3, #1604	@ 0x644
 8001f70:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 8001f74:	601a      	str	r2, [r3, #0]
	    profile_4x4, sizeof(profile_4x4));
	    (void)memset(&(p_dev->temp_buffer[0x078]),0 ,
 8001f76:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f7a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f503 63b1 	add.w	r3, r3, #1416	@ 0x588
 8001f84:	2204      	movs	r2, #4
 8001f86:	2100      	movs	r1, #0
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f008 fe97 	bl	800acbc <memset>
                         (uint32_t)4*sizeof(uint8_t));
	}

	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 8001f8e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f92:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001f96:	6818      	ldr	r0, [r3, #0]
			p_dev->temp_buffer, VL53L5CX_XTALK_BUFFER_SIZE);
 8001f98:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f9c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2cf8,
 8001fa6:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8001faa:	f642 41f8 	movw	r1, #11512	@ 0x2cf8
 8001fae:	f001 ff0e 	bl	8003dce <VL53L5CX_WrMulti>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
	status |=_vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8001fc0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001fc4:	f5a3 708e 	sub.w	r0, r3, #284	@ 0x11c
 8001fc8:	2303      	movs	r3, #3
 8001fca:	9301      	str	r3, [sp, #4]
 8001fcc:	23ff      	movs	r3, #255	@ 0xff
 8001fce:	9300      	str	r3, [sp, #0]
 8001fd0:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	2104      	movs	r1, #4
 8001fd8:	6800      	ldr	r0, [r0, #0]
 8001fda:	f7ff fc6c 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	return status;
 8001fec:	f897 311d 	ldrb.w	r3, [r7, #285]	@ 0x11d
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	0800bae0 	.word	0x0800bae0
 8002000:	0800bae8 	.word	0x0800bae8
 8002004:	0001fca0 	.word	0x0001fca0

08002008 <vl53l5cx_init>:
	return status;
}

uint8_t vl53l5cx_init(
		VL53L5CX_Configuration		*p_dev)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b08a      	sub	sp, #40	@ 0x28
 800200c:	af04      	add	r7, sp, #16
 800200e:	6078      	str	r0, [r7, #4]
	uint8_t tmp, status = VL53L5CX_STATUS_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	75fb      	strb	r3, [r7, #23]
	uint8_t pipe_ctrl[] = {VL53L5CX_NB_TARGET_PER_ZONE, 0x00, 0x01, 0x00};
 8002014:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002018:	613b      	str	r3, [r7, #16]
	uint32_t single_range = 0x01;
 800201a:	2301      	movs	r3, #1
 800201c:	60fb      	str	r3, [r7, #12]

	p_dev->default_xtalk = (uint8_t*)VL53L5CX_DEFAULT_XTALK;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a80      	ldr	r2, [pc, #512]	@ (8002224 <vl53l5cx_init+0x21c>)
 8002022:	61da      	str	r2, [r3, #28]
	p_dev->default_configuration = (uint8_t*)VL53L5CX_DEFAULT_CONFIGURATION;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a80      	ldr	r2, [pc, #512]	@ (8002228 <vl53l5cx_init+0x220>)
 8002028:	619a      	str	r2, [r3, #24]
	p_dev->is_auto_stop_enabled = (uint8_t)0x0;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 2abc 	strb.w	r2, [r3, #2748]	@ 0xabc

	/* SW reboot sequence */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800203a:	4618      	mov	r0, r3
 800203c:	f001 feb1 	bl	8003da2 <VL53L5CX_WrByte>
 8002040:	4603      	mov	r3, r0
 8002042:	461a      	mov	r2, r3
 8002044:	7dfb      	ldrb	r3, [r7, #23]
 8002046:	4313      	orrs	r3, r2
 8002048:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0009, 0x04);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2204      	movs	r2, #4
 800204e:	2109      	movs	r1, #9
 8002050:	4618      	mov	r0, r3
 8002052:	f001 fea6 	bl	8003da2 <VL53L5CX_WrByte>
 8002056:	4603      	mov	r3, r0
 8002058:	461a      	mov	r2, r3
 800205a:	7dfb      	ldrb	r3, [r7, #23]
 800205c:	4313      	orrs	r3, r2
 800205e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2240      	movs	r2, #64	@ 0x40
 8002064:	210f      	movs	r1, #15
 8002066:	4618      	mov	r0, r3
 8002068:	f001 fe9b 	bl	8003da2 <VL53L5CX_WrByte>
 800206c:	4603      	mov	r3, r0
 800206e:	461a      	mov	r2, r3
 8002070:	7dfb      	ldrb	r3, [r7, #23]
 8002072:	4313      	orrs	r3, r2
 8002074:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x03);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2203      	movs	r2, #3
 800207a:	210a      	movs	r1, #10
 800207c:	4618      	mov	r0, r3
 800207e:	f001 fe90 	bl	8003da2 <VL53L5CX_WrByte>
 8002082:	4603      	mov	r3, r0
 8002084:	461a      	mov	r2, r3
 8002086:	7dfb      	ldrb	r3, [r7, #23]
 8002088:	4313      	orrs	r3, r2
 800208a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7FFF, &tmp);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	f107 0216 	add.w	r2, r7, #22
 8002092:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002096:	4618      	mov	r0, r3
 8002098:	f001 fe6e 	bl	8003d78 <VL53L5CX_RdByte>
 800209c:	4603      	mov	r3, r0
 800209e:	461a      	mov	r2, r3
 80020a0:	7dfb      	ldrb	r3, [r7, #23]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x01);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	210c      	movs	r1, #12
 80020ac:	4618      	mov	r0, r3
 80020ae:	f001 fe78 	bl	8003da2 <VL53L5CX_WrByte>
 80020b2:	4603      	mov	r3, r0
 80020b4:	461a      	mov	r2, r3
 80020b6:	7dfb      	ldrb	r3, [r7, #23]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0101, 0x00);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f240 1101 	movw	r1, #257	@ 0x101
 80020c4:	4618      	mov	r0, r3
 80020c6:	f001 fe6c 	bl	8003da2 <VL53L5CX_WrByte>
 80020ca:	4603      	mov	r3, r0
 80020cc:	461a      	mov	r2, r3
 80020ce:	7dfb      	ldrb	r3, [r7, #23]
 80020d0:	4313      	orrs	r3, r2
 80020d2:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0102, 0x00);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80020dc:	4618      	mov	r0, r3
 80020de:	f001 fe60 	bl	8003da2 <VL53L5CX_WrByte>
 80020e2:	4603      	mov	r3, r0
 80020e4:	461a      	mov	r2, r3
 80020e6:	7dfb      	ldrb	r3, [r7, #23]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2201      	movs	r2, #1
 80020f0:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 80020f4:	4618      	mov	r0, r3
 80020f6:	f001 fe54 	bl	8003da2 <VL53L5CX_WrByte>
 80020fa:	4603      	mov	r3, r0
 80020fc:	461a      	mov	r2, r3
 80020fe:	7dfb      	ldrb	r3, [r7, #23]
 8002100:	4313      	orrs	r3, r2
 8002102:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f244 0102 	movw	r1, #16386	@ 0x4002
 800210c:	4618      	mov	r0, r3
 800210e:	f001 fe48 	bl	8003da2 <VL53L5CX_WrByte>
 8002112:	4603      	mov	r3, r0
 8002114:	461a      	mov	r2, r3
 8002116:	7dfb      	ldrb	r3, [r7, #23]
 8002118:	4313      	orrs	r3, r2
 800211a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f244 0102 	movw	r1, #16386	@ 0x4002
 8002124:	4618      	mov	r0, r3
 8002126:	f001 fe3c 	bl	8003da2 <VL53L5CX_WrByte>
 800212a:	4603      	mov	r3, r0
 800212c:	461a      	mov	r2, r3
 800212e:	7dfb      	ldrb	r3, [r7, #23]
 8002130:	4313      	orrs	r3, r2
 8002132:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2203      	movs	r2, #3
 8002138:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800213c:	4618      	mov	r0, r3
 800213e:	f001 fe30 	bl	8003da2 <VL53L5CX_WrByte>
 8002142:	4603      	mov	r3, r0
 8002144:	461a      	mov	r2, r3
 8002146:	7dfb      	ldrb	r3, [r7, #23]
 8002148:	4313      	orrs	r3, r2
 800214a:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0103, 0x01);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f240 1103 	movw	r1, #259	@ 0x103
 8002154:	4618      	mov	r0, r3
 8002156:	f001 fe24 	bl	8003da2 <VL53L5CX_WrByte>
 800215a:	4603      	mov	r3, r0
 800215c:	461a      	mov	r2, r3
 800215e:	7dfb      	ldrb	r3, [r7, #23]
 8002160:	4313      	orrs	r3, r2
 8002162:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000C, 0x00);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	210c      	movs	r1, #12
 800216a:	4618      	mov	r0, r3
 800216c:	f001 fe19 	bl	8003da2 <VL53L5CX_WrByte>
 8002170:	4603      	mov	r3, r0
 8002172:	461a      	mov	r2, r3
 8002174:	7dfb      	ldrb	r3, [r7, #23]
 8002176:	4313      	orrs	r3, r2
 8002178:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x43);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2243      	movs	r2, #67	@ 0x43
 800217e:	210f      	movs	r1, #15
 8002180:	4618      	mov	r0, r3
 8002182:	f001 fe0e 	bl	8003da2 <VL53L5CX_WrByte>
 8002186:	4603      	mov	r3, r0
 8002188:	461a      	mov	r2, r3
 800218a:	7dfb      	ldrb	r3, [r7, #23]
 800218c:	4313      	orrs	r3, r2
 800218e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 1);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2101      	movs	r1, #1
 8002194:	4618      	mov	r0, r3
 8002196:	f001 fe7e 	bl	8003e96 <VL53L5CX_WaitMs>
 800219a:	4603      	mov	r3, r0
 800219c:	461a      	mov	r2, r3
 800219e:	7dfb      	ldrb	r3, [r7, #23]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	75fb      	strb	r3, [r7, #23]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000F, 0x40);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2240      	movs	r2, #64	@ 0x40
 80021a8:	210f      	movs	r1, #15
 80021aa:	4618      	mov	r0, r3
 80021ac:	f001 fdf9 	bl	8003da2 <VL53L5CX_WrByte>
 80021b0:	4603      	mov	r3, r0
 80021b2:	461a      	mov	r2, r3
 80021b4:	7dfb      	ldrb	r3, [r7, #23]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000A, 0x01);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	210a      	movs	r1, #10
 80021c0:	4618      	mov	r0, r3
 80021c2:	f001 fdee 	bl	8003da2 <VL53L5CX_WrByte>
 80021c6:	4603      	mov	r3, r0
 80021c8:	461a      	mov	r2, r3
 80021ca:	7dfb      	ldrb	r3, [r7, #23]
 80021cc:	4313      	orrs	r3, r2
 80021ce:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WaitMs(&(p_dev->platform), 100);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2164      	movs	r1, #100	@ 0x64
 80021d4:	4618      	mov	r0, r3
 80021d6:	f001 fe5e 	bl	8003e96 <VL53L5CX_WaitMs>
 80021da:	4603      	mov	r3, r0
 80021dc:	461a      	mov	r2, r3
 80021de:	7dfb      	ldrb	r3, [r7, #23]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	75fb      	strb	r3, [r7, #23]

	/* Wait for sensor booted (several ms required to get sensor ready ) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	2200      	movs	r2, #0
 80021e8:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80021ec:	4618      	mov	r0, r3
 80021ee:	f001 fdd8 	bl	8003da2 <VL53L5CX_WrByte>
 80021f2:	4603      	mov	r3, r0
 80021f4:	461a      	mov	r2, r3
 80021f6:	7dfb      	ldrb	r3, [r7, #23]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x06, 0xff, 1);
 80021fc:	2301      	movs	r3, #1
 80021fe:	9301      	str	r3, [sp, #4]
 8002200:	23ff      	movs	r3, #255	@ 0xff
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	2306      	movs	r3, #6
 8002206:	2200      	movs	r2, #0
 8002208:	2101      	movs	r1, #1
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff fb53 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 8002210:	4603      	mov	r3, r0
 8002212:	461a      	mov	r2, r3
 8002214:	7dfb      	ldrb	r3, [r7, #23]
 8002216:	4313      	orrs	r3, r2
 8002218:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 800221a:	7dfb      	ldrb	r3, [r7, #23]
 800221c:	2b00      	cmp	r3, #0
 800221e:	f040 8354 	bne.w	80028ca <vl53l5cx_init+0x8c2>
 8002222:	e003      	b.n	800222c <vl53l5cx_init+0x224>
 8002224:	08020f20 	.word	0x08020f20
 8002228:	08020b54 	.word	0x08020b54
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x000E, 0x01);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2201      	movs	r2, #1
 8002230:	210e      	movs	r1, #14
 8002232:	4618      	mov	r0, r3
 8002234:	f001 fdb5 	bl	8003da2 <VL53L5CX_WrByte>
 8002238:	4603      	mov	r3, r0
 800223a:	461a      	mov	r2, r3
 800223c:	7dfb      	ldrb	r3, [r7, #23]
 800223e:	4313      	orrs	r3, r2
 8002240:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2202      	movs	r2, #2
 8002246:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800224a:	4618      	mov	r0, r3
 800224c:	f001 fda9 	bl	8003da2 <VL53L5CX_WrByte>
 8002250:	4603      	mov	r3, r0
 8002252:	461a      	mov	r2, r3
 8002254:	7dfb      	ldrb	r3, [r7, #23]
 8002256:	4313      	orrs	r3, r2
 8002258:	75fb      	strb	r3, [r7, #23]

	/* Enable FW access */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	220d      	movs	r2, #13
 800225e:	2103      	movs	r1, #3
 8002260:	4618      	mov	r0, r3
 8002262:	f001 fd9e 	bl	8003da2 <VL53L5CX_WrByte>
 8002266:	4603      	mov	r3, r0
 8002268:	461a      	mov	r2, r3
 800226a:	7dfb      	ldrb	r3, [r7, #23]
 800226c:	4313      	orrs	r3, r2
 800226e:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2201      	movs	r2, #1
 8002274:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002278:	4618      	mov	r0, r3
 800227a:	f001 fd92 	bl	8003da2 <VL53L5CX_WrByte>
 800227e:	4603      	mov	r3, r0
 8002280:	461a      	mov	r2, r3
 8002282:	7dfb      	ldrb	r3, [r7, #23]
 8002284:	4313      	orrs	r3, r2
 8002286:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 8002288:	2310      	movs	r3, #16
 800228a:	9301      	str	r3, [sp, #4]
 800228c:	2310      	movs	r3, #16
 800228e:	9300      	str	r3, [sp, #0]
 8002290:	2321      	movs	r3, #33	@ 0x21
 8002292:	2200      	movs	r2, #0
 8002294:	2101      	movs	r1, #1
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	f7ff fb0d 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 800229c:	4603      	mov	r3, r0
 800229e:	461a      	mov	r2, r3
 80022a0:	7dfb      	ldrb	r3, [r7, #23]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80022ae:	4618      	mov	r0, r3
 80022b0:	f001 fd77 	bl	8003da2 <VL53L5CX_WrByte>
 80022b4:	4603      	mov	r3, r0
 80022b6:	461a      	mov	r2, r3
 80022b8:	7dfb      	ldrb	r3, [r7, #23]
 80022ba:	4313      	orrs	r3, r2
 80022bc:	75fb      	strb	r3, [r7, #23]

	/* Enable host access to GO1 */
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f107 0216 	add.w	r2, r7, #22
 80022c4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80022c8:	4618      	mov	r0, r3
 80022ca:	f001 fd55 	bl	8003d78 <VL53L5CX_RdByte>
 80022ce:	4603      	mov	r3, r0
 80022d0:	461a      	mov	r2, r3
 80022d2:	7dfb      	ldrb	r3, [r7, #23]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	210c      	movs	r1, #12
 80022de:	4618      	mov	r0, r3
 80022e0:	f001 fd5f 	bl	8003da2 <VL53L5CX_WrByte>
 80022e4:	4603      	mov	r3, r0
 80022e6:	461a      	mov	r2, r3
 80022e8:	7dfb      	ldrb	r3, [r7, #23]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	75fb      	strb	r3, [r7, #23]

	/* Power ON status */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80022f6:	4618      	mov	r0, r3
 80022f8:	f001 fd53 	bl	8003da2 <VL53L5CX_WrByte>
 80022fc:	4603      	mov	r3, r0
 80022fe:	461a      	mov	r2, r3
 8002300:	7dfb      	ldrb	r3, [r7, #23]
 8002302:	4313      	orrs	r3, r2
 8002304:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x101, 0x00);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f240 1101 	movw	r1, #257	@ 0x101
 800230e:	4618      	mov	r0, r3
 8002310:	f001 fd47 	bl	8003da2 <VL53L5CX_WrByte>
 8002314:	4603      	mov	r3, r0
 8002316:	461a      	mov	r2, r3
 8002318:	7dfb      	ldrb	r3, [r7, #23]
 800231a:	4313      	orrs	r3, r2
 800231c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x102, 0x00);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8002326:	4618      	mov	r0, r3
 8002328:	f001 fd3b 	bl	8003da2 <VL53L5CX_WrByte>
 800232c:	4603      	mov	r3, r0
 800232e:	461a      	mov	r2, r3
 8002330:	7dfb      	ldrb	r3, [r7, #23]
 8002332:	4313      	orrs	r3, r2
 8002334:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x01);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2201      	movs	r2, #1
 800233a:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800233e:	4618      	mov	r0, r3
 8002340:	f001 fd2f 	bl	8003da2 <VL53L5CX_WrByte>
 8002344:	4603      	mov	r3, r0
 8002346:	461a      	mov	r2, r3
 8002348:	7dfb      	ldrb	r3, [r7, #23]
 800234a:	4313      	orrs	r3, r2
 800234c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x01);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f244 0102 	movw	r1, #16386	@ 0x4002
 8002356:	4618      	mov	r0, r3
 8002358:	f001 fd23 	bl	8003da2 <VL53L5CX_WrByte>
 800235c:	4603      	mov	r3, r0
 800235e:	461a      	mov	r2, r3
 8002360:	7dfb      	ldrb	r3, [r7, #23]
 8002362:	4313      	orrs	r3, r2
 8002364:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4002, 0x00);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f244 0102 	movw	r1, #16386	@ 0x4002
 800236e:	4618      	mov	r0, r3
 8002370:	f001 fd17 	bl	8003da2 <VL53L5CX_WrByte>
 8002374:	4603      	mov	r3, r0
 8002376:	461a      	mov	r2, r3
 8002378:	7dfb      	ldrb	r3, [r7, #23]
 800237a:	4313      	orrs	r3, r2
 800237c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x010A, 0x03);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2203      	movs	r2, #3
 8002382:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8002386:	4618      	mov	r0, r3
 8002388:	f001 fd0b 	bl	8003da2 <VL53L5CX_WrByte>
 800238c:	4603      	mov	r3, r0
 800238e:	461a      	mov	r2, r3
 8002390:	7dfb      	ldrb	r3, [r7, #23]
 8002392:	4313      	orrs	r3, r2
 8002394:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x103, 0x01);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f240 1103 	movw	r1, #259	@ 0x103
 800239e:	4618      	mov	r0, r3
 80023a0:	f001 fcff 	bl	8003da2 <VL53L5CX_WrByte>
 80023a4:	4603      	mov	r3, r0
 80023a6:	461a      	mov	r2, r3
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x400F, 0x00);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	f244 010f 	movw	r1, #16399	@ 0x400f
 80023b6:	4618      	mov	r0, r3
 80023b8:	f001 fcf3 	bl	8003da2 <VL53L5CX_WrByte>
 80023bc:	4603      	mov	r3, r0
 80023be:	461a      	mov	r2, r3
 80023c0:	7dfb      	ldrb	r3, [r7, #23]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x43);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2243      	movs	r2, #67	@ 0x43
 80023ca:	f240 211a 	movw	r1, #538	@ 0x21a
 80023ce:	4618      	mov	r0, r3
 80023d0:	f001 fce7 	bl	8003da2 <VL53L5CX_WrByte>
 80023d4:	4603      	mov	r3, r0
 80023d6:	461a      	mov	r2, r3
 80023d8:	7dfb      	ldrb	r3, [r7, #23]
 80023da:	4313      	orrs	r3, r2
 80023dc:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x03);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2203      	movs	r2, #3
 80023e2:	f240 211a 	movw	r1, #538	@ 0x21a
 80023e6:	4618      	mov	r0, r3
 80023e8:	f001 fcdb 	bl	8003da2 <VL53L5CX_WrByte>
 80023ec:	4603      	mov	r3, r0
 80023ee:	461a      	mov	r2, r3
 80023f0:	7dfb      	ldrb	r3, [r7, #23]
 80023f2:	4313      	orrs	r3, r2
 80023f4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x01);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f240 211a 	movw	r1, #538	@ 0x21a
 80023fe:	4618      	mov	r0, r3
 8002400:	f001 fccf 	bl	8003da2 <VL53L5CX_WrByte>
 8002404:	4603      	mov	r3, r0
 8002406:	461a      	mov	r2, r3
 8002408:	7dfb      	ldrb	r3, [r7, #23]
 800240a:	4313      	orrs	r3, r2
 800240c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21A, 0x00);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f240 211a 	movw	r1, #538	@ 0x21a
 8002416:	4618      	mov	r0, r3
 8002418:	f001 fcc3 	bl	8003da2 <VL53L5CX_WrByte>
 800241c:	4603      	mov	r3, r0
 800241e:	461a      	mov	r2, r3
 8002420:	7dfb      	ldrb	r3, [r7, #23]
 8002422:	4313      	orrs	r3, r2
 8002424:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x219, 0x00);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f240 2119 	movw	r1, #537	@ 0x219
 800242e:	4618      	mov	r0, r3
 8002430:	f001 fcb7 	bl	8003da2 <VL53L5CX_WrByte>
 8002434:	4603      	mov	r3, r0
 8002436:	461a      	mov	r2, r3
 8002438:	7dfb      	ldrb	r3, [r7, #23]
 800243a:	4313      	orrs	r3, r2
 800243c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x21B, 0x00);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f240 211b 	movw	r1, #539	@ 0x21b
 8002446:	4618      	mov	r0, r3
 8002448:	f001 fcab 	bl	8003da2 <VL53L5CX_WrByte>
 800244c:	4603      	mov	r3, r0
 800244e:	461a      	mov	r2, r3
 8002450:	7dfb      	ldrb	r3, [r7, #23]
 8002452:	4313      	orrs	r3, r2
 8002454:	75fb      	strb	r3, [r7, #23]

	/* Wake up MCU */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	2200      	movs	r2, #0
 800245a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800245e:	4618      	mov	r0, r3
 8002460:	f001 fc9f 	bl	8003da2 <VL53L5CX_WrByte>
 8002464:	4603      	mov	r3, r0
 8002466:	461a      	mov	r2, r3
 8002468:	7dfb      	ldrb	r3, [r7, #23]
 800246a:	4313      	orrs	r3, r2
 800246c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f107 0216 	add.w	r2, r7, #22
 8002474:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002478:	4618      	mov	r0, r3
 800247a:	f001 fc7d 	bl	8003d78 <VL53L5CX_RdByte>
 800247e:	4603      	mov	r3, r0
 8002480:	461a      	mov	r2, r3
 8002482:	7dfb      	ldrb	r3, [r7, #23]
 8002484:	4313      	orrs	r3, r2
 8002486:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	210c      	movs	r1, #12
 800248e:	4618      	mov	r0, r3
 8002490:	f001 fc87 	bl	8003da2 <VL53L5CX_WrByte>
 8002494:	4603      	mov	r3, r0
 8002496:	461a      	mov	r2, r3
 8002498:	7dfb      	ldrb	r3, [r7, #23]
 800249a:	4313      	orrs	r3, r2
 800249c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80024a6:	4618      	mov	r0, r3
 80024a8:	f001 fc7b 	bl	8003da2 <VL53L5CX_WrByte>
 80024ac:	4603      	mov	r3, r0
 80024ae:	461a      	mov	r2, r3
 80024b0:	7dfb      	ldrb	r3, [r7, #23]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x07);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2207      	movs	r2, #7
 80024ba:	2120      	movs	r1, #32
 80024bc:	4618      	mov	r0, r3
 80024be:	f001 fc70 	bl	8003da2 <VL53L5CX_WrByte>
 80024c2:	4603      	mov	r3, r0
 80024c4:	461a      	mov	r2, r3
 80024c6:	7dfb      	ldrb	r3, [r7, #23]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x20, 0x06);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2206      	movs	r2, #6
 80024d0:	2120      	movs	r1, #32
 80024d2:	4618      	mov	r0, r3
 80024d4:	f001 fc65 	bl	8003da2 <VL53L5CX_WrByte>
 80024d8:	4603      	mov	r3, r0
 80024da:	461a      	mov	r2, r3
 80024dc:	7dfb      	ldrb	r3, [r7, #23]
 80024de:	4313      	orrs	r3, r2
 80024e0:	75fb      	strb	r3, [r7, #23]

	/* Download FW into VL53L5 */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x09);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2209      	movs	r2, #9
 80024e6:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80024ea:	4618      	mov	r0, r3
 80024ec:	f001 fc59 	bl	8003da2 <VL53L5CX_WrByte>
 80024f0:	4603      	mov	r3, r0
 80024f2:	461a      	mov	r2, r3
 80024f4:	7dfb      	ldrb	r3, [r7, #23]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002500:	4ae1      	ldr	r2, [pc, #900]	@ (8002888 <vl53l5cx_init+0x880>)
 8002502:	2100      	movs	r1, #0
 8002504:	f001 fc63 	bl	8003dce <VL53L5CX_WrMulti>
 8002508:	4603      	mov	r3, r0
 800250a:	461a      	mov	r2, r3
 800250c:	7dfb      	ldrb	r3, [r7, #23]
 800250e:	4313      	orrs	r3, r2
 8002510:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0a);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	220a      	movs	r2, #10
 8002516:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800251a:	4618      	mov	r0, r3
 800251c:	f001 fc41 	bl	8003da2 <VL53L5CX_WrByte>
 8002520:	4603      	mov	r3, r0
 8002522:	461a      	mov	r2, r3
 8002524:	7dfb      	ldrb	r3, [r7, #23]
 8002526:	4313      	orrs	r3, r2
 8002528:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002530:	4ad6      	ldr	r2, [pc, #856]	@ (800288c <vl53l5cx_init+0x884>)
 8002532:	2100      	movs	r1, #0
 8002534:	f001 fc4b 	bl	8003dce <VL53L5CX_WrMulti>
 8002538:	4603      	mov	r3, r0
 800253a:	461a      	mov	r2, r3
 800253c:	7dfb      	ldrb	r3, [r7, #23]
 800253e:	4313      	orrs	r3, r2
 8002540:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x8000],0x8000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x0b);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	220b      	movs	r2, #11
 8002546:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800254a:	4618      	mov	r0, r3
 800254c:	f001 fc29 	bl	8003da2 <VL53L5CX_WrByte>
 8002550:	4603      	mov	r3, r0
 8002552:	461a      	mov	r2, r3
 8002554:	7dfb      	ldrb	r3, [r7, #23]
 8002556:	4313      	orrs	r3, r2
 8002558:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrMulti(&(p_dev->platform),0,
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8002560:	4acb      	ldr	r2, [pc, #812]	@ (8002890 <vl53l5cx_init+0x888>)
 8002562:	2100      	movs	r1, #0
 8002564:	f001 fc33 	bl	8003dce <VL53L5CX_WrMulti>
 8002568:	4603      	mov	r3, r0
 800256a:	461a      	mov	r2, r3
 800256c:	7dfb      	ldrb	r3, [r7, #23]
 800256e:	4313      	orrs	r3, r2
 8002570:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)&VL53L5CX_FIRMWARE[0x10000],0x5000);
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800257a:	4618      	mov	r0, r3
 800257c:	f001 fc11 	bl	8003da2 <VL53L5CX_WrByte>
 8002580:	4603      	mov	r3, r0
 8002582:	461a      	mov	r2, r3
 8002584:	7dfb      	ldrb	r3, [r7, #23]
 8002586:	4313      	orrs	r3, r2
 8002588:	75fb      	strb	r3, [r7, #23]

	/* Check if FW correctly downloaded */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2202      	movs	r2, #2
 800258e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002592:	4618      	mov	r0, r3
 8002594:	f001 fc05 	bl	8003da2 <VL53L5CX_WrByte>
 8002598:	4603      	mov	r3, r0
 800259a:	461a      	mov	r2, r3
 800259c:	7dfb      	ldrb	r3, [r7, #23]
 800259e:	4313      	orrs	r3, r2
 80025a0:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x03, 0x0D);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	220d      	movs	r2, #13
 80025a6:	2103      	movs	r1, #3
 80025a8:	4618      	mov	r0, r3
 80025aa:	f001 fbfa 	bl	8003da2 <VL53L5CX_WrByte>
 80025ae:	4603      	mov	r3, r0
 80025b0:	461a      	mov	r2, r3
 80025b2:	7dfb      	ldrb	r3, [r7, #23]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x01);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2201      	movs	r2, #1
 80025bc:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80025c0:	4618      	mov	r0, r3
 80025c2:	f001 fbee 	bl	8003da2 <VL53L5CX_WrByte>
 80025c6:	4603      	mov	r3, r0
 80025c8:	461a      	mov	r2, r3
 80025ca:	7dfb      	ldrb	r3, [r7, #23]
 80025cc:	4313      	orrs	r3, r2
 80025ce:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_answer(p_dev, 1, 0, 0x21, 0x10, 0x10);
 80025d0:	2310      	movs	r3, #16
 80025d2:	9301      	str	r3, [sp, #4]
 80025d4:	2310      	movs	r3, #16
 80025d6:	9300      	str	r3, [sp, #0]
 80025d8:	2321      	movs	r3, #33	@ 0x21
 80025da:	2200      	movs	r2, #0
 80025dc:	2101      	movs	r1, #1
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7ff f969 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 80025e4:	4603      	mov	r3, r0
 80025e6:	461a      	mov	r2, r3
 80025e8:	7dfb      	ldrb	r3, [r7, #23]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 80025ee:	7dfb      	ldrb	r3, [r7, #23]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	f040 816c 	bne.w	80028ce <vl53l5cx_init+0x8c6>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80025fe:	4618      	mov	r0, r3
 8002600:	f001 fbcf 	bl	8003da2 <VL53L5CX_WrByte>
 8002604:	4603      	mov	r3, r0
 8002606:	461a      	mov	r2, r3
 8002608:	7dfb      	ldrb	r3, [r7, #23]
 800260a:	4313      	orrs	r3, r2
 800260c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f107 0216 	add.w	r2, r7, #22
 8002614:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002618:	4618      	mov	r0, r3
 800261a:	f001 fbad 	bl	8003d78 <VL53L5CX_RdByte>
 800261e:	4603      	mov	r3, r0
 8002620:	461a      	mov	r2, r3
 8002622:	7dfb      	ldrb	r3, [r7, #23]
 8002624:	4313      	orrs	r3, r2
 8002626:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x01);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	210c      	movs	r1, #12
 800262e:	4618      	mov	r0, r3
 8002630:	f001 fbb7 	bl	8003da2 <VL53L5CX_WrByte>
 8002634:	4603      	mov	r3, r0
 8002636:	461a      	mov	r2, r3
 8002638:	7dfb      	ldrb	r3, [r7, #23]
 800263a:	4313      	orrs	r3, r2
 800263c:	75fb      	strb	r3, [r7, #23]

	/* Reset MCU and wait boot */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2200      	movs	r2, #0
 8002642:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002646:	4618      	mov	r0, r3
 8002648:	f001 fbab 	bl	8003da2 <VL53L5CX_WrByte>
 800264c:	4603      	mov	r3, r0
 800264e:	461a      	mov	r2, r3
 8002650:	7dfb      	ldrb	r3, [r7, #23]
 8002652:	4313      	orrs	r3, r2
 8002654:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x114, 0x00);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f44f 718a 	mov.w	r1, #276	@ 0x114
 800265e:	4618      	mov	r0, r3
 8002660:	f001 fb9f 	bl	8003da2 <VL53L5CX_WrByte>
 8002664:	4603      	mov	r3, r0
 8002666:	461a      	mov	r2, r3
 8002668:	7dfb      	ldrb	r3, [r7, #23]
 800266a:	4313      	orrs	r3, r2
 800266c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x115, 0x00);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f240 1115 	movw	r1, #277	@ 0x115
 8002676:	4618      	mov	r0, r3
 8002678:	f001 fb93 	bl	8003da2 <VL53L5CX_WrByte>
 800267c:	4603      	mov	r3, r0
 800267e:	461a      	mov	r2, r3
 8002680:	7dfb      	ldrb	r3, [r7, #23]
 8002682:	4313      	orrs	r3, r2
 8002684:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x116, 0x42);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2242      	movs	r2, #66	@ 0x42
 800268a:	f44f 718b 	mov.w	r1, #278	@ 0x116
 800268e:	4618      	mov	r0, r3
 8002690:	f001 fb87 	bl	8003da2 <VL53L5CX_WrByte>
 8002694:	4603      	mov	r3, r0
 8002696:	461a      	mov	r2, r3
 8002698:	7dfb      	ldrb	r3, [r7, #23]
 800269a:	4313      	orrs	r3, r2
 800269c:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x117, 0x00);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f240 1117 	movw	r1, #279	@ 0x117
 80026a6:	4618      	mov	r0, r3
 80026a8:	f001 fb7b 	bl	8003da2 <VL53L5CX_WrByte>
 80026ac:	4603      	mov	r3, r0
 80026ae:	461a      	mov	r2, r3
 80026b0:	7dfb      	ldrb	r3, [r7, #23]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x00);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	210b      	movs	r1, #11
 80026bc:	4618      	mov	r0, r3
 80026be:	f001 fb70 	bl	8003da2 <VL53L5CX_WrByte>
 80026c2:	4603      	mov	r3, r0
 80026c4:	461a      	mov	r2, r3
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
 80026c8:	4313      	orrs	r3, r2
 80026ca:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7fff, &tmp);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f107 0216 	add.w	r2, r7, #22
 80026d2:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80026d6:	4618      	mov	r0, r3
 80026d8:	f001 fb4e 	bl	8003d78 <VL53L5CX_RdByte>
 80026dc:	4603      	mov	r3, r0
 80026de:	461a      	mov	r2, r3
 80026e0:	7dfb      	ldrb	r3, [r7, #23]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0C, 0x00);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	210c      	movs	r1, #12
 80026ec:	4618      	mov	r0, r3
 80026ee:	f001 fb58 	bl	8003da2 <VL53L5CX_WrByte>
 80026f2:	4603      	mov	r3, r0
 80026f4:	461a      	mov	r2, r3
 80026f6:	7dfb      	ldrb	r3, [r7, #23]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x0B, 0x01);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	210b      	movs	r1, #11
 8002702:	4618      	mov	r0, r3
 8002704:	f001 fb4d 	bl	8003da2 <VL53L5CX_WrByte>
 8002708:	4603      	mov	r3, r0
 800270a:	461a      	mov	r2, r3
 800270c:	7dfb      	ldrb	r3, [r7, #23]
 800270e:	4313      	orrs	r3, r2
 8002710:	75fb      	strb	r3, [r7, #23]
	status |= _vl53l5cx_poll_for_mcu_boot(p_dev);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff f91f 	bl	8001956 <_vl53l5cx_poll_for_mcu_boot>
 8002718:	4603      	mov	r3, r0
 800271a:	461a      	mov	r2, r3
 800271c:	7dfb      	ldrb	r3, [r7, #23]
 800271e:	4313      	orrs	r3, r2
 8002720:	75fb      	strb	r3, [r7, #23]
	if(status != (uint8_t)0){
 8002722:	7dfb      	ldrb	r3, [r7, #23]
 8002724:	2b00      	cmp	r3, #0
 8002726:	f040 80d4 	bne.w	80028d2 <vl53l5cx_init+0x8ca>
		goto exit;
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2202      	movs	r2, #2
 800272e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002732:	4618      	mov	r0, r3
 8002734:	f001 fb35 	bl	8003da2 <VL53L5CX_WrByte>
 8002738:	4603      	mov	r3, r0
 800273a:	461a      	mov	r2, r3
 800273c:	7dfb      	ldrb	r3, [r7, #23]
 800273e:	4313      	orrs	r3, r2
 8002740:	75fb      	strb	r3, [r7, #23]

	/* Get offset NVM data and store them into the offset buffer */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2fd8,
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	2328      	movs	r3, #40	@ 0x28
 8002746:	4a53      	ldr	r2, [pc, #332]	@ (8002894 <vl53l5cx_init+0x88c>)
 8002748:	f642 71d8 	movw	r1, #12248	@ 0x2fd8
 800274c:	f001 fb3f 	bl	8003dce <VL53L5CX_WrMulti>
 8002750:	4603      	mov	r3, r0
 8002752:	461a      	mov	r2, r3
 8002754:	7dfb      	ldrb	r3, [r7, #23]
 8002756:	4313      	orrs	r3, r2
 8002758:	75fb      	strb	r3, [r7, #23]
		(uint8_t*)VL53L5CX_GET_NVM_CMD, sizeof(VL53L5CX_GET_NVM_CMD));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 0,
 800275a:	2302      	movs	r3, #2
 800275c:	9301      	str	r3, [sp, #4]
 800275e:	23ff      	movs	r3, #255	@ 0xff
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8002766:	2200      	movs	r2, #0
 8002768:	2104      	movs	r1, #4
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7ff f8a3 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 8002770:	4603      	mov	r3, r0
 8002772:	461a      	mov	r2, r3
 8002774:	7dfb      	ldrb	r3, [r7, #23]
 8002776:	4313      	orrs	r3, r2
 8002778:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 2);
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 800277a:	6878      	ldr	r0, [r7, #4]
		p_dev->temp_buffer, VL53L5CX_NVM_DATA_SIZE);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
	status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8002782:	f44f 73f6 	mov.w	r3, #492	@ 0x1ec
 8002786:	f642 4104 	movw	r1, #11268	@ 0x2c04
 800278a:	f001 fb37 	bl	8003dfc <VL53L5CX_RdMulti>
 800278e:	4603      	mov	r3, r0
 8002790:	461a      	mov	r2, r3
 8002792:	7dfb      	ldrb	r3, [r7, #23]
 8002794:	4313      	orrs	r3, r2
 8002796:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(p_dev->offset_data, p_dev->temp_buffer,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f103 0020 	add.w	r0, r3, #32
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 80027a4:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 80027a8:	4619      	mov	r1, r3
 80027aa:	f008 fb02 	bl	800adb2 <memcpy>
		VL53L5CX_OFFSET_BUFFER_SIZE);
	status |= _vl53l5cx_send_offset_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 80027ae:	2110      	movs	r1, #16
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f7ff f911 	bl	80019d8 <_vl53l5cx_send_offset_data>
 80027b6:	4603      	mov	r3, r0
 80027b8:	461a      	mov	r2, r3
 80027ba:	7dfb      	ldrb	r3, [r7, #23]
 80027bc:	4313      	orrs	r3, r2
 80027be:	75fb      	strb	r3, [r7, #23]

	/* Set default Xtalk shape. Send Xtalk to sensor */
	(void)memcpy(p_dev->xtalk_data, (uint8_t*)VL53L5CX_DEFAULT_XTALK,
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80027c6:	4a34      	ldr	r2, [pc, #208]	@ (8002898 <vl53l5cx_init+0x890>)
 80027c8:	4618      	mov	r0, r3
 80027ca:	4611      	mov	r1, r2
 80027cc:	f44f 7342 	mov.w	r3, #776	@ 0x308
 80027d0:	461a      	mov	r2, r3
 80027d2:	f008 faee 	bl	800adb2 <memcpy>
		VL53L5CX_XTALK_BUFFER_SIZE);
	status |= _vl53l5cx_send_xtalk_data(p_dev, VL53L5CX_RESOLUTION_4X4);
 80027d6:	2110      	movs	r1, #16
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f7ff fac9 	bl	8001d70 <_vl53l5cx_send_xtalk_data>
 80027de:	4603      	mov	r3, r0
 80027e0:	461a      	mov	r2, r3
 80027e2:	7dfb      	ldrb	r3, [r7, #23]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	75fb      	strb	r3, [r7, #23]

	/* Send default configuration to VL53L5CX firmware */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), 0x2c34,
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	699a      	ldr	r2, [r3, #24]
 80027ee:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 80027f2:	f642 4134 	movw	r1, #11316	@ 0x2c34
 80027f6:	f001 faea 	bl	8003dce <VL53L5CX_WrMulti>
 80027fa:	4603      	mov	r3, r0
 80027fc:	461a      	mov	r2, r3
 80027fe:	7dfb      	ldrb	r3, [r7, #23]
 8002800:	4313      	orrs	r3, r2
 8002802:	75fb      	strb	r3, [r7, #23]
		p_dev->default_configuration,
		sizeof(VL53L5CX_DEFAULT_CONFIGURATION));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8002804:	2303      	movs	r3, #3
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	23ff      	movs	r3, #255	@ 0xff
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8002810:	2201      	movs	r2, #1
 8002812:	2104      	movs	r1, #4
 8002814:	6878      	ldr	r0, [r7, #4]
 8002816:	f7ff f84e 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 800281a:	4603      	mov	r3, r0
 800281c:	461a      	mov	r2, r3
 800281e:	7dfb      	ldrb	r3, [r7, #23]
 8002820:	4313      	orrs	r3, r2
 8002822:	75fb      	strb	r3, [r7, #23]
		VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&pipe_ctrl,
 8002824:	f107 0110 	add.w	r1, r7, #16
 8002828:	2304      	movs	r3, #4
 800282a:	f64d 3280 	movw	r2, #56192	@ 0xdb80
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f001 f832 	bl	8003898 <vl53l5cx_dci_write_data>
 8002834:	4603      	mov	r3, r0
 8002836:	461a      	mov	r2, r3
 8002838:	7dfb      	ldrb	r3, [r7, #23]
 800283a:	4313      	orrs	r3, r2
 800283c:	75fb      	strb	r3, [r7, #23]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
		VL53L5CX_DCI_FW_NB_TARGET, 16,
	(uint8_t*)&tmp, 1, 0x0C);
#endif

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&single_range,
 800283e:	f107 010c 	add.w	r1, r7, #12
 8002842:	2304      	movs	r3, #4
 8002844:	f64d 1264 	movw	r2, #55652	@ 0xd964
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f001 f825 	bl	8003898 <vl53l5cx_dci_write_data>
 800284e:	4603      	mov	r3, r0
 8002850:	461a      	mov	r2, r3
 8002852:	7dfb      	ldrb	r3, [r7, #23]
 8002854:	4313      	orrs	r3, r2
 8002856:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_DCI_SINGLE_RANGE,
			(uint16_t)sizeof(single_range));

	tmp = (uint8_t)1;
 8002858:	2301      	movs	r3, #1
 800285a:	75bb      	strb	r3, [r7, #22]
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 8002862:	2326      	movs	r3, #38	@ 0x26
 8002864:	9302      	str	r3, [sp, #8]
 8002866:	2301      	movs	r3, #1
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	f107 0316 	add.w	r3, r7, #22
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	2328      	movs	r3, #40	@ 0x28
 8002872:	f24e 1208 	movw	r2, #57608	@ 0xe108
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f001 f8ac 	bl	80039d4 <vl53l5cx_dci_replace_data>
 800287c:	4603      	mov	r3, r0
 800287e:	461a      	mov	r2, r3
 8002880:	7dfb      	ldrb	r3, [r7, #23]
 8002882:	4313      	orrs	r3, r2
 8002884:	e00a      	b.n	800289c <vl53l5cx_init+0x894>
 8002886:	bf00      	nop
 8002888:	0800bb54 	.word	0x0800bb54
 800288c:	08013b54 	.word	0x08013b54
 8002890:	0801bb54 	.word	0x0801bb54
 8002894:	08021228 	.word	0x08021228
 8002898:	08020f20 	.word	0x08020f20
 800289c:	75fb      	strb	r3, [r7, #23]
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x26);
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 80028a4:	2325      	movs	r3, #37	@ 0x25
 80028a6:	9302      	str	r3, [sp, #8]
 80028a8:	2301      	movs	r3, #1
 80028aa:	9301      	str	r3, [sp, #4]
 80028ac:	f107 0316 	add.w	r3, r7, #22
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	2328      	movs	r3, #40	@ 0x28
 80028b4:	f24e 1208 	movw	r2, #57608	@ 0xe108
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f001 f88b 	bl	80039d4 <vl53l5cx_dci_replace_data>
 80028be:	4603      	mov	r3, r0
 80028c0:	461a      	mov	r2, r3
 80028c2:	7dfb      	ldrb	r3, [r7, #23]
 80028c4:	4313      	orrs	r3, r2
 80028c6:	75fb      	strb	r3, [r7, #23]
 80028c8:	e004      	b.n	80028d4 <vl53l5cx_init+0x8cc>
		goto exit;
 80028ca:	bf00      	nop
 80028cc:	e002      	b.n	80028d4 <vl53l5cx_init+0x8cc>
		goto exit;
 80028ce:	bf00      	nop
 80028d0:	e000      	b.n	80028d4 <vl53l5cx_init+0x8cc>
		goto exit;
 80028d2:	bf00      	nop
			VL53L5CX_GLARE_FILTER, 40, (uint8_t*)&tmp, 1, 0x25);

exit:
	return status;
 80028d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3718      	adds	r7, #24
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop

080028e0 <vl53l5cx_set_i2c_address>:

uint8_t vl53l5cx_set_i2c_address(
		VL53L5CX_Configuration		*p_dev,
		uint16_t		        i2c_address)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 80028ec:	2300      	movs	r3, #0
 80028ee:	73fb      	strb	r3, [r7, #15]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80028f8:	4618      	mov	r0, r3
 80028fa:	f001 fa52 	bl	8003da2 <VL53L5CX_WrByte>
 80028fe:	4603      	mov	r3, r0
 8002900:	461a      	mov	r2, r3
 8002902:	7bfb      	ldrb	r3, [r7, #15]
 8002904:	4313      	orrs	r3, r2
 8002906:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x4, (uint8_t)(i2c_address >> 1));
 8002908:	6878      	ldr	r0, [r7, #4]
 800290a:	887b      	ldrh	r3, [r7, #2]
 800290c:	085b      	lsrs	r3, r3, #1
 800290e:	b29b      	uxth	r3, r3
 8002910:	b2db      	uxtb	r3, r3
 8002912:	461a      	mov	r2, r3
 8002914:	2104      	movs	r1, #4
 8002916:	f001 fa44 	bl	8003da2 <VL53L5CX_WrByte>
 800291a:	4603      	mov	r3, r0
 800291c:	461a      	mov	r2, r3
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	4313      	orrs	r3, r2
 8002922:	73fb      	strb	r3, [r7, #15]
	p_dev->platform.address = i2c_address;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	887a      	ldrh	r2, [r7, #2]
 8002928:	801a      	strh	r2, [r3, #0]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2202      	movs	r2, #2
 800292e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002932:	4618      	mov	r0, r3
 8002934:	f001 fa35 	bl	8003da2 <VL53L5CX_WrByte>
 8002938:	4603      	mov	r3, r0
 800293a:	461a      	mov	r2, r3
 800293c:	7bfb      	ldrb	r3, [r7, #15]
 800293e:	4313      	orrs	r3, r2
 8002940:	73fb      	strb	r3, [r7, #15]

	return status;
 8002942:	7bfb      	ldrb	r3, [r7, #15]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3710      	adds	r7, #16
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <vl53l5cx_get_power_mode>:

uint8_t vl53l5cx_get_power_mode(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_power_mode)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b084      	sub	sp, #16
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
	uint8_t tmp, status = VL53L5CX_STATUS_OK;
 8002956:	2300      	movs	r3, #0
 8002958:	73fb      	strb	r3, [r7, #15]

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002962:	4618      	mov	r0, r3
 8002964:	f001 fa1d 	bl	8003da2 <VL53L5CX_WrByte>
 8002968:	4603      	mov	r3, r0
 800296a:	461a      	mov	r2, r3
 800296c:	7bfb      	ldrb	r3, [r7, #15]
 800296e:	4313      	orrs	r3, r2
 8002970:	73fb      	strb	r3, [r7, #15]
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x009, &tmp);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f107 020e 	add.w	r2, r7, #14
 8002978:	2109      	movs	r1, #9
 800297a:	4618      	mov	r0, r3
 800297c:	f001 f9fc 	bl	8003d78 <VL53L5CX_RdByte>
 8002980:	4603      	mov	r3, r0
 8002982:	461a      	mov	r2, r3
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	4313      	orrs	r3, r2
 8002988:	73fb      	strb	r3, [r7, #15]

	switch(tmp)
 800298a:	7bbb      	ldrb	r3, [r7, #14]
 800298c:	2b02      	cmp	r3, #2
 800298e:	d005      	beq.n	800299c <vl53l5cx_get_power_mode+0x50>
 8002990:	2b04      	cmp	r3, #4
 8002992:	d107      	bne.n	80029a4 <vl53l5cx_get_power_mode+0x58>
	{
		case 0x4:
			*p_power_mode = VL53L5CX_POWER_MODE_WAKEUP;
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	2201      	movs	r2, #1
 8002998:	701a      	strb	r2, [r3, #0]
			break;
 800299a:	e009      	b.n	80029b0 <vl53l5cx_get_power_mode+0x64>
		case 0x2:
			*p_power_mode = VL53L5CX_POWER_MODE_SLEEP;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]

			break;
 80029a2:	e005      	b.n	80029b0 <vl53l5cx_get_power_mode+0x64>
		default:
			*p_power_mode = 0;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	2200      	movs	r2, #0
 80029a8:	701a      	strb	r2, [r3, #0]
			status = VL53L5CX_STATUS_ERROR;
 80029aa:	23ff      	movs	r3, #255	@ 0xff
 80029ac:	73fb      	strb	r3, [r7, #15]
			break;
 80029ae:	bf00      	nop
	}

	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x02);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2202      	movs	r2, #2
 80029b4:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80029b8:	4618      	mov	r0, r3
 80029ba:	f001 f9f2 	bl	8003da2 <VL53L5CX_WrByte>
 80029be:	4603      	mov	r3, r0
 80029c0:	461a      	mov	r2, r3
 80029c2:	7bfb      	ldrb	r3, [r7, #15]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	73fb      	strb	r3, [r7, #15]

	return status;
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <vl53l5cx_set_power_mode>:

uint8_t vl53l5cx_set_power_mode(
		VL53L5CX_Configuration		*p_dev,
		uint8_t			        power_mode)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b086      	sub	sp, #24
 80029d6:	af02      	add	r7, sp, #8
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	460b      	mov	r3, r1
 80029dc:	70fb      	strb	r3, [r7, #3]
	uint8_t current_power_mode, status = VL53L5CX_STATUS_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	73fb      	strb	r3, [r7, #15]

	status |= vl53l5cx_get_power_mode(p_dev, &current_power_mode);
 80029e2:	f107 030e 	add.w	r3, r7, #14
 80029e6:	4619      	mov	r1, r3
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7ff ffaf 	bl	800294c <vl53l5cx_get_power_mode>
 80029ee:	4603      	mov	r3, r0
 80029f0:	461a      	mov	r2, r3
 80029f2:	7bfb      	ldrb	r3, [r7, #15]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	73fb      	strb	r3, [r7, #15]
	if(power_mode != current_power_mode)
 80029f8:	7bbb      	ldrb	r3, [r7, #14]
 80029fa:	78fa      	ldrb	r2, [r7, #3]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	d061      	beq.n	8002ac4 <vl53l5cx_set_power_mode+0xf2>
	{
	switch(power_mode)
 8002a00:	78fb      	ldrb	r3, [r7, #3]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d028      	beq.n	8002a58 <vl53l5cx_set_power_mode+0x86>
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d14d      	bne.n	8002aa6 <vl53l5cx_set_power_mode+0xd4>
	{
		case VL53L5CX_POWER_MODE_WAKEUP:
			status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002a12:	4618      	mov	r0, r3
 8002a14:	f001 f9c5 	bl	8003da2 <VL53L5CX_WrByte>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	73fb      	strb	r3, [r7, #15]
			status |= VL53L5CX_WrByte(&(p_dev->platform), 0x09, 0x04);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2204      	movs	r2, #4
 8002a26:	2109      	movs	r1, #9
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f001 f9ba 	bl	8003da2 <VL53L5CX_WrByte>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	461a      	mov	r2, r3
 8002a32:	7bfb      	ldrb	r3, [r7, #15]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	73fb      	strb	r3, [r7, #15]
			status |= _vl53l5cx_poll_for_answer(
 8002a38:	2301      	movs	r3, #1
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2306      	movs	r3, #6
 8002a42:	2200      	movs	r2, #0
 8002a44:	2101      	movs	r1, #1
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7fe ff35 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	73fb      	strb	r3, [r7, #15]
						p_dev, 1, 0, 0x06, 0x01, 1);
			break;
 8002a56:	e029      	b.n	8002aac <vl53l5cx_set_power_mode+0xda>

		case VL53L5CX_POWER_MODE_SLEEP:
			status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x00);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002a60:	4618      	mov	r0, r3
 8002a62:	f001 f99e 	bl	8003da2 <VL53L5CX_WrByte>
 8002a66:	4603      	mov	r3, r0
 8002a68:	461a      	mov	r2, r3
 8002a6a:	7bfb      	ldrb	r3, [r7, #15]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	73fb      	strb	r3, [r7, #15]
			status |= VL53L5CX_WrByte(&(p_dev->platform), 0x09, 0x02);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2202      	movs	r2, #2
 8002a74:	2109      	movs	r1, #9
 8002a76:	4618      	mov	r0, r3
 8002a78:	f001 f993 	bl	8003da2 <VL53L5CX_WrByte>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	461a      	mov	r2, r3
 8002a80:	7bfb      	ldrb	r3, [r7, #15]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	73fb      	strb	r3, [r7, #15]
			status |= _vl53l5cx_poll_for_answer(
 8002a86:	2300      	movs	r3, #0
 8002a88:	9301      	str	r3, [sp, #4]
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	2306      	movs	r3, #6
 8002a90:	2200      	movs	r2, #0
 8002a92:	2101      	movs	r1, #1
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f7fe ff0e 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	7bfb      	ldrb	r3, [r7, #15]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	73fb      	strb	r3, [r7, #15]
						p_dev, 1, 0, 0x06, 0x01, 0);
			break;
 8002aa4:	e002      	b.n	8002aac <vl53l5cx_set_power_mode+0xda>

		default:
			status = VL53L5CX_STATUS_ERROR;
 8002aa6:	23ff      	movs	r3, #255	@ 0xff
 8002aa8:	73fb      	strb	r3, [r7, #15]
			break;
 8002aaa:	bf00      	nop
		}
		status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7FFF, 0x02);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2202      	movs	r2, #2
 8002ab0:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f001 f974 	bl	8003da2 <VL53L5CX_WrByte>
 8002aba:	4603      	mov	r3, r0
 8002abc:	461a      	mov	r2, r3
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3710      	adds	r7, #16
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <vl53l5cx_start_ranging>:

uint8_t vl53l5cx_start_ranging(
		VL53L5CX_Configuration		*p_dev)
{
 8002ad0:	b5b0      	push	{r4, r5, r7, lr}
 8002ad2:	b09c      	sub	sp, #112	@ 0x70
 8002ad4:	af02      	add	r7, sp, #8
 8002ad6:	6078      	str	r0, [r7, #4]
	uint8_t resolution, status = VL53L5CX_STATUS_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint16_t tmp;
	uint32_t i;
	uint32_t header_config[2] = {0, 0};
 8002ade:	2300      	movs	r3, #0
 8002ae0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	657b      	str	r3, [r7, #84]	@ 0x54

	union Block_header *bh_ptr;
	uint8_t cmd[] = {0x00, 0x03, 0x00, 0x00};
 8002ae6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002aea:	64fb      	str	r3, [r7, #76]	@ 0x4c

	status |= vl53l5cx_get_resolution(p_dev, &resolution);
 8002aec:	f107 035b 	add.w	r3, r7, #91	@ 0x5b
 8002af0:	4619      	mov	r1, r3
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 fca0 	bl	8003438 <vl53l5cx_get_resolution>
 8002af8:	4603      	mov	r3, r0
 8002afa:	461a      	mov	r2, r3
 8002afc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002b00:	4313      	orrs	r3, r2
 8002b02:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	p_dev->data_read_size = 0;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	615a      	str	r2, [r3, #20]
	p_dev->streamcount = 255;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	22ff      	movs	r2, #255	@ 0xff
 8002b10:	741a      	strb	r2, [r3, #16]

	/* Enable mandatory output (meta and common data) */
	uint32_t output_bh_enable[] = {
 8002b12:	4baa      	ldr	r3, [pc, #680]	@ (8002dbc <vl53l5cx_start_ranging+0x2ec>)
 8002b14:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8002b18:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002b1a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x00000000U,
		0x00000000U,
		0xC0000000U};

	/* Send addresses of possible output */
	uint32_t output[] ={VL53L5CX_START_BH,
 8002b1e:	4ba8      	ldr	r3, [pc, #672]	@ (8002dc0 <vl53l5cx_start_ranging+0x2f0>)
 8002b20:	f107 040c 	add.w	r4, r7, #12
 8002b24:	461d      	mov	r5, r3
 8002b26:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b28:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b2a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b2c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b2e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002b32:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		VL53L5CX_TARGET_STATUS_BH,
		VL53L5CX_MOTION_DETECT_BH};

	/* Enable selected outputs in the 'platform.h' file */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	output_bh_enable[0] += (uint32_t)8;
 8002b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b38:	3308      	adds	r3, #8
 8002b3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_SPADS_ENABLED
	output_bh_enable[0] += (uint32_t)16;
 8002b3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b3e:	3310      	adds	r3, #16
 8002b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	output_bh_enable[0] += (uint32_t)32;
 8002b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b44:	3320      	adds	r3, #32
 8002b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
	output_bh_enable[0] += (uint32_t)64;
 8002b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b4a:	3340      	adds	r3, #64	@ 0x40
 8002b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
	output_bh_enable[0] += (uint32_t)128;
 8002b4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b50:	3380      	adds	r3, #128	@ 0x80
 8002b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
	output_bh_enable[0] += (uint32_t)256;
 8002b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b56:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
	output_bh_enable[0] += (uint32_t)512;
 8002b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b5e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
	output_bh_enable[0] += (uint32_t)1024;
 8002b64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b66:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif
#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	output_bh_enable[0] += (uint32_t)2048;
 8002b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

	/* Update data size */
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 8002b74:	2300      	movs	r3, #0
 8002b76:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b78:	e073      	b.n	8002c62 <vl53l5cx_start_ranging+0x192>
	{
		if ((output[i] == (uint8_t)0) 
 8002b7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	3368      	adds	r3, #104	@ 0x68
 8002b80:	443b      	add	r3, r7
 8002b82:	f853 3c5c 	ldr.w	r3, [r3, #-92]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d067      	beq.n	8002c5a <vl53l5cx_start_ranging+0x18a>
                    || ((output_bh_enable[i/(uint32_t)32]
 8002b8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b8c:	095b      	lsrs	r3, r3, #5
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	3368      	adds	r3, #104	@ 0x68
 8002b92:	443b      	add	r3, r7
 8002b94:	f853 2c2c 	ldr.w	r2, [r3, #-44]
                         &((uint32_t)1 << (i%(uint32_t)32))) == (uint32_t)0))
 8002b98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b9a:	f003 031f 	and.w	r3, r3, #31
 8002b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba2:	f003 0301 	and.w	r3, r3, #1
                    || ((output_bh_enable[i/(uint32_t)32]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d057      	beq.n	8002c5a <vl53l5cx_start_ranging+0x18a>
		{
			continue;
		}

		bh_ptr = (union Block_header *)&(output[i]);
 8002baa:	f107 020c 	add.w	r2, r7, #12
 8002bae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002bb0:	009b      	lsls	r3, r3, #2
 8002bb2:	4413      	add	r3, r2
 8002bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
		if (((uint8_t)bh_ptr->type >= (uint8_t)0x1) 
 8002bb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	f003 030f 	and.w	r3, r3, #15
 8002bbe:	b2db      	uxtb	r3, r3
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d03a      	beq.n	8002c3a <vl53l5cx_start_ranging+0x16a>
                    && ((uint8_t)bh_ptr->type < (uint8_t)0x0d))
 8002bc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b0c      	cmp	r3, #12
 8002bd0:	d833      	bhi.n	8002c3a <vl53l5cx_start_ranging+0x16a>
		{
			if ((bh_ptr->idx >= (uint16_t)0x54d0) 
 8002bd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bd4:	885b      	ldrh	r3, [r3, #2]
 8002bd6:	f245 42cf 	movw	r2, #21711	@ 0x54cf
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d910      	bls.n	8002c00 <vl53l5cx_start_ranging+0x130>
                            && (bh_ptr->idx < (uint16_t)(0x54d0 + 960)))
 8002bde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002be0:	885b      	ldrh	r3, [r3, #2]
 8002be2:	f645 028f 	movw	r2, #22671	@ 0x588f
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d80a      	bhi.n	8002c00 <vl53l5cx_start_ranging+0x130>
			{
				bh_ptr->size = resolution;
 8002bea:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8002bee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf2:	b299      	uxth	r1, r3
 8002bf4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002bf6:	8813      	ldrh	r3, [r2, #0]
 8002bf8:	f361 130f 	bfi	r3, r1, #4, #12
 8002bfc:	8013      	strh	r3, [r2, #0]
 8002bfe:	e009      	b.n	8002c14 <vl53l5cx_start_ranging+0x144>
			}
			else
			{
				bh_ptr->size = (uint16_t)((uint16_t)resolution
 8002c00:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8002c04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c08:	b299      	uxth	r1, r3
 8002c0a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002c0c:	8813      	ldrh	r3, [r2, #0]
 8002c0e:	f361 130f 	bfi	r3, r1, #4, #12
 8002c12:	8013      	strh	r3, [r2, #0]
                                  * (uint16_t)VL53L5CX_NB_TARGET_PER_ZONE);
			}
			p_dev->data_read_size += bh_ptr->type * bh_ptr->size;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002c1a:	7812      	ldrb	r2, [r2, #0]
 8002c1c:	f3c2 0203 	ubfx	r2, r2, #0, #4
 8002c20:	b2d2      	uxtb	r2, r2
 8002c22:	4611      	mov	r1, r2
 8002c24:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002c26:	8812      	ldrh	r2, [r2, #0]
 8002c28:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8002c2c:	b292      	uxth	r2, r2
 8002c2e:	fb01 f202 	mul.w	r2, r1, r2
 8002c32:	441a      	add	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	615a      	str	r2, [r3, #20]
 8002c38:	e009      	b.n	8002c4e <vl53l5cx_start_ranging+0x17e>
		}
		else
		{
			p_dev->data_read_size += bh_ptr->size;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002c40:	8812      	ldrh	r2, [r2, #0]
 8002c42:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8002c46:	b292      	uxth	r2, r2
 8002c48:	441a      	add	r2, r3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	615a      	str	r2, [r3, #20]
		}
		p_dev->data_read_size += (uint32_t)4;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	1d1a      	adds	r2, r3, #4
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	615a      	str	r2, [r3, #20]
 8002c58:	e000      	b.n	8002c5c <vl53l5cx_start_ranging+0x18c>
			continue;
 8002c5a:	bf00      	nop
	for (i = 0; i < (uint32_t)(sizeof(output)/sizeof(uint32_t)); i++)
 8002c5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c5e:	3301      	adds	r3, #1
 8002c60:	663b      	str	r3, [r7, #96]	@ 0x60
 8002c62:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c64:	2b0b      	cmp	r3, #11
 8002c66:	d988      	bls.n	8002b7a <vl53l5cx_start_ranging+0xaa>
	}
	p_dev->data_read_size += (uint32_t)24;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	f103 0218 	add.w	r2, r3, #24
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	615a      	str	r2, [r3, #20]

	status |= vl53l5cx_dci_write_data(p_dev,
 8002c74:	f107 010c 	add.w	r1, r7, #12
 8002c78:	2330      	movs	r3, #48	@ 0x30
 8002c7a:	f64d 1280 	movw	r2, #55680	@ 0xd980
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f000 fe0a 	bl	8003898 <vl53l5cx_dci_write_data>
 8002c84:	4603      	mov	r3, r0
 8002c86:	461a      	mov	r2, r3
 8002c88:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output), VL53L5CX_DCI_OUTPUT_LIST,
			(uint16_t)sizeof(output));

	header_config[0] = p_dev->data_read_size;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	653b      	str	r3, [r7, #80]	@ 0x50
	header_config[1] = i + (uint32_t)1;
 8002c98:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	657b      	str	r3, [r7, #84]	@ 0x54

	status |= vl53l5cx_dci_write_data(p_dev,
 8002c9e:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8002ca2:	2308      	movs	r3, #8
 8002ca4:	f64d 1268 	movw	r2, #55656	@ 0xd968
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f000 fdf5 	bl	8003898 <vl53l5cx_dci_write_data>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(header_config), VL53L5CX_DCI_OUTPUT_CONFIG,
			(uint16_t)sizeof(header_config));

	status |= vl53l5cx_dci_write_data(p_dev,
 8002cbc:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8002cc0:	2310      	movs	r3, #16
 8002cc2:	f64d 1270 	movw	r2, #55664	@ 0xd970
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 fde6 	bl	8003898 <vl53l5cx_dci_write_data>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	461a      	mov	r2, r3
 8002cd0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint8_t*)&(output_bh_enable), VL53L5CX_DCI_OUTPUT_ENABLES,
			(uint16_t)sizeof(output_bh_enable));

	/* Start xshut bypass (interrupt mode) */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f001 f85d 	bl	8003da2 <VL53L5CX_WrByte>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	461a      	mov	r2, r3
 8002cec:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x09, 0x05);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2205      	movs	r2, #5
 8002cfa:	2109      	movs	r1, #9
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 f850 	bl	8003da2 <VL53L5CX_WrByte>
 8002d02:	4603      	mov	r3, r0
 8002d04:	461a      	mov	r2, r3
 8002d06:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f001 f842 	bl	8003da2 <VL53L5CX_WrByte>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	461a      	mov	r2, r3
 8002d22:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002d26:	4313      	orrs	r3, r2
 8002d28:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	/* Start ranging session */
	status |= VL53L5CX_WrMulti(&(p_dev->platform), VL53L5CX_UI_CMD_END -
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8002d32:	2304      	movs	r3, #4
 8002d34:	f642 71fc 	movw	r1, #12284	@ 0x2ffc
 8002d38:	f001 f849 	bl	8003dce <VL53L5CX_WrMulti>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	461a      	mov	r2, r3
 8002d40:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002d44:	4313      	orrs	r3, r2
 8002d46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			(uint16_t)(4 - 1), (uint8_t*)cmd, sizeof(cmd));
	status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	9301      	str	r3, [sp, #4]
 8002d4e:	23ff      	movs	r3, #255	@ 0xff
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8002d56:	2201      	movs	r2, #1
 8002d58:	2104      	movs	r1, #4
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f7fe fdab 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 8002d60:	4603      	mov	r3, r0
 8002d62:	461a      	mov	r2, r3
 8002d64:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

	/* Read ui range data content and compare if data size is the correct one */
	status |= vl53l5cx_dci_read_data(p_dev,
			(uint8_t*)p_dev->temp_buffer, 0x5440, 12);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
	status |= vl53l5cx_dci_read_data(p_dev,
 8002d74:	230c      	movs	r3, #12
 8002d76:	f245 4240 	movw	r2, #21568	@ 0x5440
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fd02 	bl	8003784 <vl53l5cx_dci_read_data>
 8002d80:	4603      	mov	r3, r0
 8002d82:	461a      	mov	r2, r3
 8002d84:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	(void)memcpy(&tmp, &(p_dev->temp_buffer[0x8]), sizeof(tmp));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f503 63a3 	add.w	r3, r3, #1304	@ 0x518
 8002d94:	881b      	ldrh	r3, [r3, #0]
 8002d96:	b29b      	uxth	r3, r3
 8002d98:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
	if(tmp != p_dev->data_read_size)
 8002d9c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002da0:	461a      	mov	r2, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d002      	beq.n	8002db0 <vl53l5cx_start_ranging+0x2e0>
	{
		status |= VL53L5CX_STATUS_ERROR;
 8002daa:	23ff      	movs	r3, #255	@ 0xff
 8002dac:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	}

	return status;
 8002db0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3768      	adds	r7, #104	@ 0x68
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bdb0      	pop	{r4, r5, r7, pc}
 8002dbc:	0800baf0 	.word	0x0800baf0
 8002dc0:	0800bb00 	.word	0x0800bb00

08002dc4 <vl53l5cx_stop_ranging>:

uint8_t vl53l5cx_stop_ranging(
		VL53L5CX_Configuration		*p_dev)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
	uint8_t tmp = 0, status = VL53L5CX_STATUS_OK;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	74fb      	strb	r3, [r7, #19]
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	75fb      	strb	r3, [r7, #23]
	uint16_t timeout = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	82bb      	strh	r3, [r7, #20]
	uint32_t auto_stop_flag = 0;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	60fb      	str	r3, [r7, #12]

	status |= VL53L5CX_RdMulti(&(p_dev->platform),
 8002ddc:	6878      	ldr	r0, [r7, #4]
 8002dde:	f107 020c 	add.w	r2, r7, #12
 8002de2:	2304      	movs	r3, #4
 8002de4:	f642 71fc 	movw	r1, #12284	@ 0x2ffc
 8002de8:	f001 f808 	bl	8003dfc <VL53L5CX_RdMulti>
 8002dec:	4603      	mov	r3, r0
 8002dee:	461a      	mov	r2, r3
 8002df0:	7dfb      	ldrb	r3, [r7, #23]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	75fb      	strb	r3, [r7, #23]
                          0x2FFC, (uint8_t*)&auto_stop_flag, 4);
	if((auto_stop_flag != (uint32_t)0x4FF)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f240 42ff 	movw	r2, #1279	@ 0x4ff
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d04d      	beq.n	8002e9c <vl53l5cx_stop_ranging+0xd8>
		&& (p_dev->is_auto_stop_enabled == (uint8_t)0))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 3abc 	ldrb.w	r3, [r3, #2748]	@ 0xabc
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d148      	bne.n	8002e9c <vl53l5cx_stop_ranging+0xd8>
	{
		status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002e12:	4618      	mov	r0, r3
 8002e14:	f000 ffc5 	bl	8003da2 <VL53L5CX_WrByte>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	461a      	mov	r2, r3
 8002e1c:	7dfb      	ldrb	r3, [r7, #23]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	75fb      	strb	r3, [r7, #23]

		/* Provoke MCU stop */
		status |= VL53L5CX_WrByte(&(p_dev->platform), 0x15, 0x16);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2216      	movs	r2, #22
 8002e26:	2115      	movs	r1, #21
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f000 ffba 	bl	8003da2 <VL53L5CX_WrByte>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	461a      	mov	r2, r3
 8002e32:	7dfb      	ldrb	r3, [r7, #23]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	75fb      	strb	r3, [r7, #23]
		status |= VL53L5CX_WrByte(&(p_dev->platform), 0x14, 0x01);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	2114      	movs	r1, #20
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f000 ffaf 	bl	8003da2 <VL53L5CX_WrByte>
 8002e44:	4603      	mov	r3, r0
 8002e46:	461a      	mov	r2, r3
 8002e48:	7dfb      	ldrb	r3, [r7, #23]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	75fb      	strb	r3, [r7, #23]

		/* Poll for G02 status 0 MCU stop */
		while(((tmp & (uint8_t)0x80) >> 7) == (uint8_t)0x00)
 8002e4e:	e021      	b.n	8002e94 <vl53l5cx_stop_ranging+0xd0>
		{
			status |= VL53L5CX_RdByte(&(p_dev->platform), 0x6, &tmp);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	f107 0213 	add.w	r2, r7, #19
 8002e56:	2106      	movs	r1, #6
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f000 ff8d 	bl	8003d78 <VL53L5CX_RdByte>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	461a      	mov	r2, r3
 8002e62:	7dfb      	ldrb	r3, [r7, #23]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	75fb      	strb	r3, [r7, #23]
			status |= VL53L5CX_WaitMs(&(p_dev->platform), 10);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	210a      	movs	r1, #10
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f001 f812 	bl	8003e96 <VL53L5CX_WaitMs>
 8002e72:	4603      	mov	r3, r0
 8002e74:	461a      	mov	r2, r3
 8002e76:	7dfb      	ldrb	r3, [r7, #23]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	75fb      	strb	r3, [r7, #23]
			timeout++;	/* Timeout reached after 5 seconds */
 8002e7c:	8abb      	ldrh	r3, [r7, #20]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	82bb      	strh	r3, [r7, #20]

			if(timeout > (uint16_t)500)
 8002e82:	8abb      	ldrh	r3, [r7, #20]
 8002e84:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002e88:	d904      	bls.n	8002e94 <vl53l5cx_stop_ranging+0xd0>
			{
				status |= tmp;
 8002e8a:	7cfa      	ldrb	r2, [r7, #19]
 8002e8c:	7dfb      	ldrb	r3, [r7, #23]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	75fb      	strb	r3, [r7, #23]
				break;
 8002e92:	e003      	b.n	8002e9c <vl53l5cx_stop_ranging+0xd8>
		while(((tmp & (uint8_t)0x80) >> 7) == (uint8_t)0x00)
 8002e94:	7cfb      	ldrb	r3, [r7, #19]
 8002e96:	b25b      	sxtb	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	dad9      	bge.n	8002e50 <vl53l5cx_stop_ranging+0x8c>
			}
		}
	}

	/* Check GO2 status 1 if status is still OK */
	status |= VL53L5CX_RdByte(&(p_dev->platform), 0x6, &tmp);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	f107 0213 	add.w	r2, r7, #19
 8002ea2:	2106      	movs	r1, #6
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f000 ff67 	bl	8003d78 <VL53L5CX_RdByte>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	461a      	mov	r2, r3
 8002eae:	7dfb      	ldrb	r3, [r7, #23]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	75fb      	strb	r3, [r7, #23]
	if((tmp & (uint8_t)0x80) != (uint8_t)0){
 8002eb4:	7cfb      	ldrb	r3, [r7, #19]
 8002eb6:	b25b      	sxtb	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	da15      	bge.n	8002ee8 <vl53l5cx_stop_ranging+0x124>
		status |= VL53L5CX_RdByte(&(p_dev->platform), 0x7, &tmp);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f107 0213 	add.w	r2, r7, #19
 8002ec2:	2107      	movs	r1, #7
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f000 ff57 	bl	8003d78 <VL53L5CX_RdByte>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	461a      	mov	r2, r3
 8002ece:	7dfb      	ldrb	r3, [r7, #23]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	75fb      	strb	r3, [r7, #23]
		if((tmp != (uint8_t)0x84) && (tmp != (uint8_t)0x85)){
 8002ed4:	7cfb      	ldrb	r3, [r7, #19]
 8002ed6:	2b84      	cmp	r3, #132	@ 0x84
 8002ed8:	d006      	beq.n	8002ee8 <vl53l5cx_stop_ranging+0x124>
 8002eda:	7cfb      	ldrb	r3, [r7, #19]
 8002edc:	2b85      	cmp	r3, #133	@ 0x85
 8002ede:	d003      	beq.n	8002ee8 <vl53l5cx_stop_ranging+0x124>
		   status |= tmp;
 8002ee0:	7cfa      	ldrb	r2, [r7, #19]
 8002ee2:	7dfb      	ldrb	r3, [r7, #23]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	75fb      	strb	r3, [r7, #23]
		}
	}

	/* Undo MCU stop */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x00);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f000 ff56 	bl	8003da2 <VL53L5CX_WrByte>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	461a      	mov	r2, r3
 8002efa:	7dfb      	ldrb	r3, [r7, #23]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x14, 0x00);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	2114      	movs	r1, #20
 8002f06:	4618      	mov	r0, r3
 8002f08:	f000 ff4b 	bl	8003da2 <VL53L5CX_WrByte>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	461a      	mov	r2, r3
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x15, 0x00);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	2115      	movs	r1, #21
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f000 ff40 	bl	8003da2 <VL53L5CX_WrByte>
 8002f22:	4603      	mov	r3, r0
 8002f24:	461a      	mov	r2, r3
 8002f26:	7dfb      	ldrb	r3, [r7, #23]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	75fb      	strb	r3, [r7, #23]

	/* Stop xshut bypass */
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x09, 0x04);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2204      	movs	r2, #4
 8002f30:	2109      	movs	r1, #9
 8002f32:	4618      	mov	r0, r3
 8002f34:	f000 ff35 	bl	8003da2 <VL53L5CX_WrByte>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	7dfb      	ldrb	r3, [r7, #23]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	75fb      	strb	r3, [r7, #23]
	status |= VL53L5CX_WrByte(&(p_dev->platform), 0x7fff, 0x02);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2202      	movs	r2, #2
 8002f46:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f000 ff29 	bl	8003da2 <VL53L5CX_WrByte>
 8002f50:	4603      	mov	r3, r0
 8002f52:	461a      	mov	r2, r3
 8002f54:	7dfb      	ldrb	r3, [r7, #23]
 8002f56:	4313      	orrs	r3, r2
 8002f58:	75fb      	strb	r3, [r7, #23]

	return status;
 8002f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <vl53l5cx_check_data_ready>:

uint8_t vl53l5cx_check_data_ready(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_isReady)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	73fb      	strb	r3, [r7, #15]

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0, p_dev->temp_buffer, 4);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 8002f7a:	2304      	movs	r3, #4
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	f000 ff3d 	bl	8003dfc <VL53L5CX_RdMulti>
 8002f82:	4603      	mov	r3, r0
 8002f84:	461a      	mov	r2, r3
 8002f86:	7bfb      	ldrb	r3, [r7, #15]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	73fb      	strb	r3, [r7, #15]

	if((p_dev->temp_buffer[0] != p_dev->streamcount)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 2510 	ldrb.w	r2, [r3, #1296]	@ 0x510
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	7c1b      	ldrb	r3, [r3, #16]
 8002f96:	429a      	cmp	r2, r3
 8002f98:	d020      	beq.n	8002fdc <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[0] != (uint8_t)255)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 3510 	ldrb.w	r3, [r3, #1296]	@ 0x510
 8002fa0:	2bff      	cmp	r3, #255	@ 0xff
 8002fa2:	d01b      	beq.n	8002fdc <vl53l5cx_check_data_ready+0x78>
			&& (p_dev->temp_buffer[1] == (uint8_t)0x5)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 3511 	ldrb.w	r3, [r3, #1297]	@ 0x511
 8002faa:	2b05      	cmp	r3, #5
 8002fac:	d116      	bne.n	8002fdc <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[2] & (uint8_t)0x5) == (uint8_t)0x5)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	f893 3512 	ldrb.w	r3, [r3, #1298]	@ 0x512
 8002fb4:	f003 0305 	and.w	r3, r3, #5
 8002fb8:	2b05      	cmp	r3, #5
 8002fba:	d10f      	bne.n	8002fdc <vl53l5cx_check_data_ready+0x78>
			&& ((p_dev->temp_buffer[3] & (uint8_t)0x10) ==(uint8_t)0x10)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3513 	ldrb.w	r3, [r3, #1299]	@ 0x513
 8002fc2:	f003 0310 	and.w	r3, r3, #16
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d008      	beq.n	8002fdc <vl53l5cx_check_data_ready+0x78>
			)
	{
		*p_isReady = (uint8_t)1;
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	2201      	movs	r2, #1
 8002fce:	701a      	strb	r2, [r3, #0]
		 p_dev->streamcount = p_dev->temp_buffer[0];
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 2510 	ldrb.w	r2, [r3, #1296]	@ 0x510
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	741a      	strb	r2, [r3, #16]
 8002fda:	e00e      	b.n	8002ffa <vl53l5cx_check_data_ready+0x96>
	}
	else
	{
        if ((p_dev->temp_buffer[3] & (uint8_t)0x80) != (uint8_t)0)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f893 3513 	ldrb.w	r3, [r3, #1299]	@ 0x513
 8002fe2:	b25b      	sxtb	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	da05      	bge.n	8002ff4 <vl53l5cx_check_data_ready+0x90>
        {
        	status |= p_dev->temp_buffer[2];	/* Return GO2 error status */
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 2512 	ldrb.w	r2, [r3, #1298]	@ 0x512
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	73fb      	strb	r3, [r7, #15]
        }

		*p_isReady = 0;
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8002ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	3710      	adds	r7, #16
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}

08003004 <vl53l5cx_get_ranging_data>:

uint8_t vl53l5cx_get_ranging_data(
		VL53L5CX_Configuration		*p_dev,
		VL53L5CX_ResultsData		*p_results)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
 800300c:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 800300e:	2300      	movs	r3, #0
 8003010:	77fb      	strb	r3, [r7, #31]
	union Block_header *bh_ptr;
	uint16_t header_id, footer_id;
	uint32_t i, j, msize;

	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 8003012:	6878      	ldr	r0, [r7, #4]
			p_dev->temp_buffer, p_dev->data_read_size);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
	status |= VL53L5CX_RdMulti(&(p_dev->platform), 0x0,
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	2100      	movs	r1, #0
 8003020:	f000 feec 	bl	8003dfc <VL53L5CX_RdMulti>
 8003024:	4603      	mov	r3, r0
 8003026:	461a      	mov	r2, r3
 8003028:	7ffb      	ldrb	r3, [r7, #31]
 800302a:	4313      	orrs	r3, r2
 800302c:	77fb      	strb	r3, [r7, #31]
	p_dev->streamcount = p_dev->temp_buffer[0];
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 2510 	ldrb.w	r2, [r3, #1296]	@ 0x510
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	741a      	strb	r2, [r3, #16]
	VL53L5CX_SwapBuffer(p_dev->temp_buffer, (uint16_t)p_dev->data_read_size);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	b29b      	uxth	r3, r3
 8003044:	4619      	mov	r1, r3
 8003046:	4610      	mov	r0, r2
 8003048:	f000 feef 	bl	8003e2a <VL53L5CX_SwapBuffer>

	/* Start conversion at position 16 to avoid headers */
	for (i = (uint32_t)16; i 
 800304c:	2310      	movs	r3, #16
 800304e:	61bb      	str	r3, [r7, #24]
 8003050:	e10e      	b.n	8003270 <vl53l5cx_get_ranging_data+0x26c>
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
	{
		bh_ptr = (union Block_header *)&(p_dev->temp_buffer[i]);
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	4413      	add	r3, r2
 800305c:	60bb      	str	r3, [r7, #8]
		if ((bh_ptr->type > (uint32_t)0x1) 
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	781b      	ldrb	r3, [r3, #0]
 8003062:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b01      	cmp	r3, #1
 800306a:	d915      	bls.n	8003098 <vl53l5cx_get_ranging_data+0x94>
                    && (bh_ptr->type < (uint32_t)0xd))
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b0c      	cmp	r3, #12
 8003078:	d80e      	bhi.n	8003098 <vl53l5cx_get_ranging_data+0x94>
		{
			msize = bh_ptr->type * bh_ptr->size;
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8003082:	b2db      	uxtb	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	881b      	ldrh	r3, [r3, #0]
 800308a:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800308e:	b29b      	uxth	r3, r3
 8003090:	fb02 f303 	mul.w	r3, r2, r3
 8003094:	613b      	str	r3, [r7, #16]
 8003096:	e005      	b.n	80030a4 <vl53l5cx_get_ranging_data+0xa0>
		}
		else
		{
			msize = bh_ptr->size;
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	881b      	ldrh	r3, [r3, #0]
 800309c:	f3c3 130b 	ubfx	r3, r3, #4, #12
 80030a0:	b29b      	uxth	r3, r3
 80030a2:	613b      	str	r3, [r7, #16]
		}

		switch(bh_ptr->idx){
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	885b      	ldrh	r3, [r3, #2]
 80030a8:	f24e 0284 	movw	r2, #57476	@ 0xe084
 80030ac:	4293      	cmp	r3, r2
 80030ae:	f000 80bb 	beq.w	8003228 <vl53l5cx_get_ranging_data+0x224>
 80030b2:	f24e 0284 	movw	r2, #57476	@ 0xe084
 80030b6:	4293      	cmp	r3, r2
 80030b8:	f300 80d2 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 80030bc:	f24e 0244 	movw	r2, #57412	@ 0xe044
 80030c0:	4293      	cmp	r3, r2
 80030c2:	f000 80a3 	beq.w	800320c <vl53l5cx_get_ranging_data+0x208>
 80030c6:	f24e 0244 	movw	r2, #57412	@ 0xe044
 80030ca:	4293      	cmp	r3, r2
 80030cc:	f300 80c8 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 80030d0:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 80030d4:	4293      	cmp	r3, r2
 80030d6:	f000 808b 	beq.w	80031f0 <vl53l5cx_get_ranging_data+0x1ec>
 80030da:	f64d 7244 	movw	r2, #57156	@ 0xdf44
 80030de:	4293      	cmp	r3, r2
 80030e0:	f300 80be 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 80030e4:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d073      	beq.n	80031d4 <vl53l5cx_get_ranging_data+0x1d0>
 80030ec:	f64d 62c4 	movw	r2, #57028	@ 0xdec4
 80030f0:	4293      	cmp	r3, r2
 80030f2:	f300 80b5 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 80030f6:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d05c      	beq.n	80031b8 <vl53l5cx_get_ranging_data+0x1b4>
 80030fe:	f64d 32c4 	movw	r2, #56260	@ 0xdbc4
 8003102:	4293      	cmp	r3, r2
 8003104:	f300 80ac 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 8003108:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 800310c:	4293      	cmp	r3, r2
 800310e:	d045      	beq.n	800319c <vl53l5cx_get_ranging_data+0x198>
 8003110:	f64d 3284 	movw	r2, #56196	@ 0xdb84
 8003114:	4293      	cmp	r3, r2
 8003116:	f300 80a3 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 800311a:	f64d 0258 	movw	r2, #55384	@ 0xd858
 800311e:	4293      	cmp	r3, r2
 8003120:	f000 8090 	beq.w	8003244 <vl53l5cx_get_ranging_data+0x240>
 8003124:	f64d 0258 	movw	r2, #55384	@ 0xd858
 8003128:	4293      	cmp	r3, r2
 800312a:	f300 8099 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 800312e:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 8003132:	4293      	cmp	r3, r2
 8003134:	d024      	beq.n	8003180 <vl53l5cx_get_ranging_data+0x17c>
 8003136:	f245 52d0 	movw	r2, #21968	@ 0x55d0
 800313a:	4293      	cmp	r3, r2
 800313c:	f300 8090 	bgt.w	8003260 <vl53l5cx_get_ranging_data+0x25c>
 8003140:	f245 42b4 	movw	r2, #21684	@ 0x54b4
 8003144:	4293      	cmp	r3, r2
 8003146:	d004      	beq.n	8003152 <vl53l5cx_get_ranging_data+0x14e>
 8003148:	f245 42d0 	movw	r2, #21712	@ 0x54d0
 800314c:	4293      	cmp	r3, r2
 800314e:	d00a      	beq.n	8003166 <vl53l5cx_get_ranging_data+0x162>
				(void)memcpy(&p_results->motion_indicator,
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
				break;
#endif
			default:
				break;
 8003150:	e086      	b.n	8003260 <vl53l5cx_get_ranging_data+0x25c>
						(int8_t)p_dev->temp_buffer[i + (uint32_t)12];
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	330c      	adds	r3, #12
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	4413      	add	r3, r2
 800315a:	f893 3510 	ldrb.w	r3, [r3, #1296]	@ 0x510
 800315e:	b25a      	sxtb	r2, r3
				p_results->silicon_temp_degc =
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	701a      	strb	r2, [r3, #0]
				break;
 8003164:	e07d      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->ambient_per_spad,
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	1d18      	adds	r0, r3, #4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	3304      	adds	r3, #4
 800316e:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8003172:	687a      	ldr	r2, [r7, #4]
 8003174:	4413      	add	r3, r2
				(void)memcpy(p_results->ambient_per_spad,
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4619      	mov	r1, r3
 800317a:	f007 fe1a 	bl	800adb2 <memcpy>
				break;
 800317e:	e070      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_spads_enabled,
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	3304      	adds	r3, #4
 800318a:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_spads_enabled,
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	4619      	mov	r1, r3
 8003196:	f007 fe0c 	bl	800adb2 <memcpy>
				break;
 800319a:	e062      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->nb_target_detected,
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	f503 7082 	add.w	r0, r3, #260	@ 0x104
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	3304      	adds	r3, #4
 80031a6:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 80031aa:	687a      	ldr	r2, [r7, #4]
 80031ac:	4413      	add	r3, r2
				(void)memcpy(p_results->nb_target_detected,
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	4619      	mov	r1, r3
 80031b2:	f007 fdfe 	bl	800adb2 <memcpy>
				break;
 80031b6:	e054      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->signal_per_spad,
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	f503 7011 	add.w	r0, r3, #580	@ 0x244
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	3304      	adds	r3, #4
 80031c2:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	4413      	add	r3, r2
				(void)memcpy(p_results->signal_per_spad,
 80031ca:	693a      	ldr	r2, [r7, #16]
 80031cc:	4619      	mov	r1, r3
 80031ce:	f007 fdf0 	bl	800adb2 <memcpy>
				break;
 80031d2:	e046      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->range_sigma_mm,
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	f503 7051 	add.w	r0, r3, #836	@ 0x344
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80031da:	69bb      	ldr	r3, [r7, #24]
 80031dc:	3304      	adds	r3, #4
 80031de:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	4413      	add	r3, r2
				(void)memcpy(p_results->range_sigma_mm,
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4619      	mov	r1, r3
 80031ea:	f007 fde2 	bl	800adb2 <memcpy>
				break;
 80031ee:	e038      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->distance_mm,
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	f503 7071 	add.w	r0, r3, #964	@ 0x3c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	3304      	adds	r3, #4
 80031fa:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	4413      	add	r3, r2
				(void)memcpy(p_results->distance_mm,
 8003202:	693a      	ldr	r2, [r7, #16]
 8003204:	4619      	mov	r1, r3
 8003206:	f007 fdd4 	bl	800adb2 <memcpy>
				break;
 800320a:	e02a      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->reflectance,
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	f203 4044 	addw	r0, r3, #1092	@ 0x444
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	3304      	adds	r3, #4
 8003216:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	4413      	add	r3, r2
				(void)memcpy(p_results->reflectance,
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4619      	mov	r1, r3
 8003222:	f007 fdc6 	bl	800adb2 <memcpy>
				break;
 8003226:	e01c      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(p_results->target_status,
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	f203 4084 	addw	r0, r3, #1156	@ 0x484
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	3304      	adds	r3, #4
 8003232:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	4413      	add	r3, r2
				(void)memcpy(p_results->target_status,
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	4619      	mov	r1, r3
 800323e:	f007 fdb8 	bl	800adb2 <memcpy>
				break;
 8003242:	e00e      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				(void)memcpy(&p_results->motion_indicator,
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	f203 40c4 	addw	r0, r3, #1220	@ 0x4c4
				&(p_dev->temp_buffer[i + (uint32_t)4]), msize);
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	3304      	adds	r3, #4
 800324e:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	4413      	add	r3, r2
				(void)memcpy(&p_results->motion_indicator,
 8003256:	693a      	ldr	r2, [r7, #16]
 8003258:	4619      	mov	r1, r3
 800325a:	f007 fdaa 	bl	800adb2 <memcpy>
				break;
 800325e:	e000      	b.n	8003262 <vl53l5cx_get_ranging_data+0x25e>
				break;
 8003260:	bf00      	nop
		}
		i += msize;
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	4413      	add	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
             < (uint32_t)p_dev->data_read_size; i+=(uint32_t)4)
 800326a:	69bb      	ldr	r3, [r7, #24]
 800326c:	3304      	adds	r3, #4
 800326e:	61bb      	str	r3, [r7, #24]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	429a      	cmp	r2, r3
 8003278:	f4ff aeeb 	bcc.w	8003052 <vl53l5cx_get_ranging_data+0x4e>

#ifndef VL53L5CX_USE_RAW_FORMAT

	/* Convert data into their real format */
#ifndef VL53L5CX_DISABLE_AMBIENT_PER_SPAD
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 800327c:	2300      	movs	r3, #0
 800327e:	61bb      	str	r3, [r7, #24]
 8003280:	e00d      	b.n	800329e <vl53l5cx_get_ranging_data+0x29a>
	{
		p_results->ambient_per_spad[i] /= (uint32_t)2048;
 8003282:	683a      	ldr	r2, [r7, #0]
 8003284:	69bb      	ldr	r3, [r7, #24]
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	4413      	add	r3, r2
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	0ada      	lsrs	r2, r3, #11
 800328e:	6839      	ldr	r1, [r7, #0]
 8003290:	69bb      	ldr	r3, [r7, #24]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	440b      	add	r3, r1
 8003296:	605a      	str	r2, [r3, #4]
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8003298:	69bb      	ldr	r3, [r7, #24]
 800329a:	3301      	adds	r3, #1
 800329c:	61bb      	str	r3, [r7, #24]
 800329e:	69bb      	ldr	r3, [r7, #24]
 80032a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80032a2:	d9ee      	bls.n	8003282 <vl53l5cx_get_ranging_data+0x27e>
	}
#endif

	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 80032a4:	2300      	movs	r3, #0
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	e056      	b.n	8003358 <vl53l5cx_get_ranging_data+0x354>
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
	{
#ifndef VL53L5CX_DISABLE_DISTANCE_MM
		p_results->distance_mm[i] /= 4;
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80032b2:	005b      	lsls	r3, r3, #1
 80032b4:	4413      	add	r3, r2
 80032b6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	da00      	bge.n	80032c0 <vl53l5cx_get_ranging_data+0x2bc>
 80032be:	3303      	adds	r3, #3
 80032c0:	109b      	asrs	r3, r3, #2
 80032c2:	b219      	sxth	r1, r3
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	4413      	add	r3, r2
 80032d0:	460a      	mov	r2, r1
 80032d2:	809a      	strh	r2, [r3, #4]
		if(p_results->distance_mm[i] < 0)
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	4413      	add	r3, r2
 80032e0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	da07      	bge.n	80032f8 <vl53l5cx_get_ranging_data+0x2f4>
		{
			p_results->distance_mm[i] = 0;
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	69bb      	ldr	r3, [r7, #24]
 80032ec:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4413      	add	r3, r2
 80032f4:	2200      	movs	r2, #0
 80032f6:	809a      	strh	r2, [r3, #4]
		}
#endif
#ifndef VL53L5CX_DISABLE_REFLECTANCE_PERCENT
		p_results->reflectance[i] /= (uint8_t)2;
 80032f8:	683a      	ldr	r2, [r7, #0]
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	4413      	add	r3, r2
 80032fe:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	085b      	lsrs	r3, r3, #1
 8003306:	b2d9      	uxtb	r1, r3
 8003308:	683a      	ldr	r2, [r7, #0]
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	4413      	add	r3, r2
 800330e:	f203 4344 	addw	r3, r3, #1092	@ 0x444
 8003312:	460a      	mov	r2, r1
 8003314:	701a      	strb	r2, [r3, #0]
#endif
#ifndef VL53L5CX_DISABLE_RANGE_SIGMA_MM
		p_results->range_sigma_mm[i] /= (uint16_t)128;
 8003316:	683a      	ldr	r2, [r7, #0]
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800331e:	005b      	lsls	r3, r3, #1
 8003320:	4413      	add	r3, r2
 8003322:	889b      	ldrh	r3, [r3, #4]
 8003324:	09db      	lsrs	r3, r3, #7
 8003326:	b299      	uxth	r1, r3
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	4413      	add	r3, r2
 8003334:	460a      	mov	r2, r1
 8003336:	809a      	strh	r2, [r3, #4]
#endif
#ifndef VL53L5CX_DISABLE_SIGNAL_PER_SPAD
		p_results->signal_per_spad[i] /= (uint32_t)2048;
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	3390      	adds	r3, #144	@ 0x90
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	0ada      	lsrs	r2, r3, #11
 8003346:	6839      	ldr	r1, [r7, #0]
 8003348:	69bb      	ldr	r3, [r7, #24]
 800334a:	3390      	adds	r3, #144	@ 0x90
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	605a      	str	r2, [r3, #4]
			*VL53L5CX_NB_TARGET_PER_ZONE); i++)
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	3301      	adds	r3, #1
 8003356:	61bb      	str	r3, [r7, #24]
	for(i = 0; i < (uint32_t)(VL53L5CX_RESOLUTION_8X8
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	2b3f      	cmp	r3, #63	@ 0x3f
 800335c:	d9a5      	bls.n	80032aa <vl53l5cx_get_ranging_data+0x2a6>
#endif
	}

	/* Set target status to 255 if no target is detected for this zone */
#ifndef VL53L5CX_DISABLE_NB_TARGET_DETECTED
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
 8003362:	e01b      	b.n	800339c <vl53l5cx_get_ranging_data+0x398>
	{
		if(p_results->nb_target_detected[i] == (uint8_t)0){
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	4413      	add	r3, r2
 800336a:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d110      	bne.n	8003396 <vl53l5cx_get_ranging_data+0x392>
			for(j = 0; j < (uint32_t)
 8003374:	2300      	movs	r3, #0
 8003376:	617b      	str	r3, [r7, #20]
 8003378:	e00a      	b.n	8003390 <vl53l5cx_get_ranging_data+0x38c>
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
			{
#ifndef VL53L5CX_DISABLE_TARGET_STATUS
				p_results->target_status
				[((uint32_t)VL53L5CX_NB_TARGET_PER_ZONE
					*(uint32_t)i) + j]=(uint8_t)255;
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	4413      	add	r3, r2
 8003380:	683a      	ldr	r2, [r7, #0]
 8003382:	4413      	add	r3, r2
 8003384:	22ff      	movs	r2, #255	@ 0xff
 8003386:	f883 2484 	strb.w	r2, [r3, #1156]	@ 0x484
				VL53L5CX_NB_TARGET_PER_ZONE; j++)
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	3301      	adds	r3, #1
 800338e:	617b      	str	r3, [r7, #20]
			for(j = 0; j < (uint32_t)
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d0f1      	beq.n	800337a <vl53l5cx_get_ranging_data+0x376>
	for(i = 0; i < (uint32_t)VL53L5CX_RESOLUTION_8X8; i++)
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	3301      	adds	r3, #1
 800339a:	61bb      	str	r3, [r7, #24]
 800339c:	69bb      	ldr	r3, [r7, #24]
 800339e:	2b3f      	cmp	r3, #63	@ 0x3f
 80033a0:	d9e0      	bls.n	8003364 <vl53l5cx_get_ranging_data+0x360>
		}
	}
#endif

#ifndef VL53L5CX_DISABLE_MOTION_INDICATOR
	for(i = 0; i < (uint32_t)32; i++)
 80033a2:	2300      	movs	r3, #0
 80033a4:	61bb      	str	r3, [r7, #24]
 80033a6:	e014      	b.n	80033d2 <vl53l5cx_get_ranging_data+0x3ce>
	{
		p_results->motion_indicator.motion[i] /= (uint32_t)65535;
 80033a8:	683a      	ldr	r2, [r7, #0]
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	4413      	add	r3, r2
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003434 <vl53l5cx_get_ranging_data+0x430>)
 80033b8:	fba2 2303 	umull	r2, r3, r2, r3
 80033bc:	0bda      	lsrs	r2, r3, #15
 80033be:	6839      	ldr	r1, [r7, #0]
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	f503 7399 	add.w	r3, r3, #306	@ 0x132
 80033c6:	009b      	lsls	r3, r3, #2
 80033c8:	440b      	add	r3, r1
 80033ca:	609a      	str	r2, [r3, #8]
	for(i = 0; i < (uint32_t)32; i++)
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	3301      	adds	r3, #1
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	2b1f      	cmp	r3, #31
 80033d6:	d9e7      	bls.n	80033a8 <vl53l5cx_get_ranging_data+0x3a4>

#endif

	/* Check if footer id and header id are matching. This allows to detect
	 * corrupted frames */
	header_id = ((uint16_t)(p_dev->temp_buffer[0x8])<<8) & 0xFF00U;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 3518 	ldrb.w	r3, [r3, #1304]	@ 0x518
 80033de:	021b      	lsls	r3, r3, #8
 80033e0:	81fb      	strh	r3, [r7, #14]
	header_id |= ((uint16_t)(p_dev->temp_buffer[0x9])) & 0x00FFU;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 3519 	ldrb.w	r3, [r3, #1305]	@ 0x519
 80033e8:	461a      	mov	r2, r3
 80033ea:	89fb      	ldrh	r3, [r7, #14]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	81fb      	strh	r3, [r7, #14]

	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	695b      	ldr	r3, [r3, #20]
		- (uint32_t)4]) << 8) & 0xFF00U;
 80033f4:	3b04      	subs	r3, #4
	footer_id = ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	4413      	add	r3, r2
 80033fa:	f893 3510 	ldrb.w	r3, [r3, #1296]	@ 0x510
 80033fe:	021b      	lsls	r3, r3, #8
 8003400:	81bb      	strh	r3, [r7, #12]
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	695b      	ldr	r3, [r3, #20]
		- (uint32_t)3])) & 0xFFU;
 8003406:	3b03      	subs	r3, #3
	footer_id |= ((uint16_t)(p_dev->temp_buffer[p_dev->data_read_size
 8003408:	687a      	ldr	r2, [r7, #4]
 800340a:	4413      	add	r3, r2
 800340c:	f893 3510 	ldrb.w	r3, [r3, #1296]	@ 0x510
 8003410:	461a      	mov	r2, r3
 8003412:	89bb      	ldrh	r3, [r7, #12]
 8003414:	4313      	orrs	r3, r2
 8003416:	81bb      	strh	r3, [r7, #12]

	if(header_id != footer_id)
 8003418:	89fa      	ldrh	r2, [r7, #14]
 800341a:	89bb      	ldrh	r3, [r7, #12]
 800341c:	429a      	cmp	r2, r3
 800341e:	d003      	beq.n	8003428 <vl53l5cx_get_ranging_data+0x424>
	{
		status |= VL53L5CX_STATUS_CORRUPTED_FRAME;
 8003420:	7ffb      	ldrb	r3, [r7, #31]
 8003422:	f043 0302 	orr.w	r3, r3, #2
 8003426:	77fb      	strb	r3, [r7, #31]
	}

	return status;
 8003428:	7ffb      	ldrb	r3, [r7, #31]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3720      	adds	r7, #32
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	80008001 	.word	0x80008001

08003438 <vl53l5cx_get_resolution>:

uint8_t vl53l5cx_get_resolution(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*p_resolution)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
 8003440:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8003442:	2300      	movs	r3, #0
 8003444:	73fb      	strb	r3, [r7, #15]

	status |= vl53l5cx_dci_read_data(p_dev, p_dev->temp_buffer,
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 800344c:	2308      	movs	r3, #8
 800344e:	f245 4250 	movw	r2, #21584	@ 0x5450
 8003452:	6878      	ldr	r0, [r7, #4]
 8003454:	f000 f996 	bl	8003784 <vl53l5cx_dci_read_data>
 8003458:	4603      	mov	r3, r0
 800345a:	461a      	mov	r2, r3
 800345c:	7bfb      	ldrb	r3, [r7, #15]
 800345e:	4313      	orrs	r3, r2
 8003460:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_ZONE_CONFIG, 8);
	*p_resolution = p_dev->temp_buffer[0x00]*p_dev->temp_buffer[0x01];
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 2510 	ldrb.w	r2, [r3, #1296]	@ 0x510
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3511 	ldrb.w	r3, [r3, #1297]	@ 0x511
 800346e:	fb12 f303 	smulbb	r3, r2, r3
 8003472:	b2da      	uxtb	r2, r3
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	701a      	strb	r2, [r3, #0]

	return status;
 8003478:	7bfb      	ldrb	r3, [r7, #15]
}
 800347a:	4618      	mov	r0, r3
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <vl53l5cx_set_resolution>:


uint8_t vl53l5cx_set_resolution(
		VL53L5CX_Configuration 		 *p_dev,
		uint8_t				resolution)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b084      	sub	sp, #16
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
 800348a:	460b      	mov	r3, r1
 800348c:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L5CX_STATUS_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	73fb      	strb	r3, [r7, #15]

	switch(resolution){
 8003492:	78fb      	ldrb	r3, [r7, #3]
 8003494:	2b10      	cmp	r3, #16
 8003496:	d002      	beq.n	800349e <vl53l5cx_set_resolution+0x1c>
 8003498:	2b40      	cmp	r3, #64	@ 0x40
 800349a:	d055      	beq.n	8003548 <vl53l5cx_set_resolution+0xc6>
 800349c:	e0a9      	b.n	80035f2 <vl53l5cx_set_resolution+0x170>
		case VL53L5CX_RESOLUTION_4X4:
			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_read_data(p_dev,
 80034a4:	2310      	movs	r3, #16
 80034a6:	f64a 5238 	movw	r2, #44344	@ 0xad38
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f96a 	bl	8003784 <vl53l5cx_dci_read_data>
 80034b0:	4603      	mov	r3, r0
 80034b2:	461a      	mov	r2, r3
 80034b4:	7bfb      	ldrb	r3, [r7, #15]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);
			p_dev->temp_buffer[0x04] = 64;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2240      	movs	r2, #64	@ 0x40
 80034be:	f883 2514 	strb.w	r2, [r3, #1300]	@ 0x514
			p_dev->temp_buffer[0x06] = 64;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2240      	movs	r2, #64	@ 0x40
 80034c6:	f883 2516 	strb.w	r2, [r3, #1302]	@ 0x516
			p_dev->temp_buffer[0x09] = 4;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2204      	movs	r2, #4
 80034ce:	f883 2519 	strb.w	r2, [r3, #1305]	@ 0x519
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_write_data(p_dev,
 80034d8:	2310      	movs	r3, #16
 80034da:	f64a 5238 	movw	r2, #44344	@ 0xad38
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 f9da 	bl	8003898 <vl53l5cx_dci_write_data>
 80034e4:	4603      	mov	r3, r0
 80034e6:	461a      	mov	r2, r3
 80034e8:	7bfb      	ldrb	r3, [r7, #15]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);

			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_read_data(p_dev,
 80034f4:	2308      	movs	r3, #8
 80034f6:	f245 4250 	movw	r2, #21584	@ 0x5450
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f000 f942 	bl	8003784 <vl53l5cx_dci_read_data>
 8003500:	4603      	mov	r3, r0
 8003502:	461a      	mov	r2, r3
 8003504:	7bfb      	ldrb	r3, [r7, #15]
 8003506:	4313      	orrs	r3, r2
 8003508:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);
			p_dev->temp_buffer[0x00] = 4;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2204      	movs	r2, #4
 800350e:	f883 2510 	strb.w	r2, [r3, #1296]	@ 0x510
			p_dev->temp_buffer[0x01] = 4;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2204      	movs	r2, #4
 8003516:	f883 2511 	strb.w	r2, [r3, #1297]	@ 0x511
			p_dev->temp_buffer[0x04] = 8;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2208      	movs	r2, #8
 800351e:	f883 2514 	strb.w	r2, [r3, #1300]	@ 0x514
			p_dev->temp_buffer[0x05] = 8;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2208      	movs	r2, #8
 8003526:	f883 2515 	strb.w	r2, [r3, #1301]	@ 0x515
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_write_data(p_dev,
 8003530:	2308      	movs	r3, #8
 8003532:	f245 4250 	movw	r2, #21584	@ 0x5450
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f000 f9ae 	bl	8003898 <vl53l5cx_dci_write_data>
 800353c:	4603      	mov	r3, r0
 800353e:	461a      	mov	r2, r3
 8003540:	7bfb      	ldrb	r3, [r7, #15]
 8003542:	4313      	orrs	r3, r2
 8003544:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);
			break;
 8003546:	e057      	b.n	80035f8 <vl53l5cx_set_resolution+0x176>

		case VL53L5CX_RESOLUTION_8X8:
			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_read_data(p_dev,
 800354e:	2310      	movs	r3, #16
 8003550:	f64a 5238 	movw	r2, #44344	@ 0xad38
 8003554:	6878      	ldr	r0, [r7, #4]
 8003556:	f000 f915 	bl	8003784 <vl53l5cx_dci_read_data>
 800355a:	4603      	mov	r3, r0
 800355c:	461a      	mov	r2, r3
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	4313      	orrs	r3, r2
 8003562:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);
			p_dev->temp_buffer[0x04] = 16;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2210      	movs	r2, #16
 8003568:	f883 2514 	strb.w	r2, [r3, #1300]	@ 0x514
			p_dev->temp_buffer[0x06] = 16;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2210      	movs	r2, #16
 8003570:	f883 2516 	strb.w	r2, [r3, #1302]	@ 0x516
			p_dev->temp_buffer[0x09] = 1;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2519 	strb.w	r2, [r3, #1305]	@ 0x519
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_write_data(p_dev,
 8003582:	2310      	movs	r3, #16
 8003584:	f64a 5238 	movw	r2, #44344	@ 0xad38
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f985 	bl	8003898 <vl53l5cx_dci_write_data>
 800358e:	4603      	mov	r3, r0
 8003590:	461a      	mov	r2, r3
 8003592:	7bfb      	ldrb	r3, [r7, #15]
 8003594:	4313      	orrs	r3, r2
 8003596:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_DSS_CONFIG, 16);

			status |= vl53l5cx_dci_read_data(p_dev,
					p_dev->temp_buffer,
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_read_data(p_dev,
 800359e:	2308      	movs	r3, #8
 80035a0:	f245 4250 	movw	r2, #21584	@ 0x5450
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 f8ed 	bl	8003784 <vl53l5cx_dci_read_data>
 80035aa:	4603      	mov	r3, r0
 80035ac:	461a      	mov	r2, r3
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);
			p_dev->temp_buffer[0x00] = 8;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2208      	movs	r2, #8
 80035b8:	f883 2510 	strb.w	r2, [r3, #1296]	@ 0x510
			p_dev->temp_buffer[0x01] = 8;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2208      	movs	r2, #8
 80035c0:	f883 2511 	strb.w	r2, [r3, #1297]	@ 0x511
			p_dev->temp_buffer[0x04] = 4;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2204      	movs	r2, #4
 80035c8:	f883 2514 	strb.w	r2, [r3, #1300]	@ 0x514
			p_dev->temp_buffer[0x05] = 4;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2204      	movs	r2, #4
 80035d0:	f883 2515 	strb.w	r2, [r3, #1301]	@ 0x515
			status |= vl53l5cx_dci_write_data(p_dev,
					p_dev->temp_buffer,
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
			status |= vl53l5cx_dci_write_data(p_dev,
 80035da:	2308      	movs	r3, #8
 80035dc:	f245 4250 	movw	r2, #21584	@ 0x5450
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 f959 	bl	8003898 <vl53l5cx_dci_write_data>
 80035e6:	4603      	mov	r3, r0
 80035e8:	461a      	mov	r2, r3
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_ZONE_CONFIG, 8);

			break;
 80035f0:	e002      	b.n	80035f8 <vl53l5cx_set_resolution+0x176>

		default:
			status = VL53L5CX_STATUS_INVALID_PARAM;
 80035f2:	237f      	movs	r3, #127	@ 0x7f
 80035f4:	73fb      	strb	r3, [r7, #15]
			break;
 80035f6:	bf00      	nop
		}

	status |= _vl53l5cx_send_offset_data(p_dev, resolution);
 80035f8:	78fb      	ldrb	r3, [r7, #3]
 80035fa:	4619      	mov	r1, r3
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f7fe f9eb 	bl	80019d8 <_vl53l5cx_send_offset_data>
 8003602:	4603      	mov	r3, r0
 8003604:	461a      	mov	r2, r3
 8003606:	7bfb      	ldrb	r3, [r7, #15]
 8003608:	4313      	orrs	r3, r2
 800360a:	73fb      	strb	r3, [r7, #15]
	status |= _vl53l5cx_send_xtalk_data(p_dev, resolution);
 800360c:	78fb      	ldrb	r3, [r7, #3]
 800360e:	4619      	mov	r1, r3
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7fe fbad 	bl	8001d70 <_vl53l5cx_send_xtalk_data>
 8003616:	4603      	mov	r3, r0
 8003618:	461a      	mov	r2, r3
 800361a:	7bfb      	ldrb	r3, [r7, #15]
 800361c:	4313      	orrs	r3, r2
 800361e:	73fb      	strb	r3, [r7, #15]

	return status;
 8003620:	7bfb      	ldrb	r3, [r7, #15]
}
 8003622:	4618      	mov	r0, r3
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <vl53l5cx_set_ranging_frequency_hz>:
}

uint8_t vl53l5cx_set_ranging_frequency_hz(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				frequency_hz)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b088      	sub	sp, #32
 800362e:	af04      	add	r7, sp, #16
 8003630:	6078      	str	r0, [r7, #4]
 8003632:	460b      	mov	r3, r1
 8003634:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L5CX_STATUS_OK;
 8003636:	2300      	movs	r3, #0
 8003638:	73fb      	strb	r3, [r7, #15]

	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 8003640:	2301      	movs	r3, #1
 8003642:	9302      	str	r3, [sp, #8]
 8003644:	2301      	movs	r3, #1
 8003646:	9301      	str	r3, [sp, #4]
 8003648:	1cfb      	adds	r3, r7, #3
 800364a:	9300      	str	r3, [sp, #0]
 800364c:	2304      	movs	r3, #4
 800364e:	f245 4258 	movw	r2, #21592	@ 0x5458
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f000 f9be 	bl	80039d4 <vl53l5cx_dci_replace_data>
 8003658:	4603      	mov	r3, r0
 800365a:	461a      	mov	r2, r3
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	4313      	orrs	r3, r2
 8003660:	73fb      	strb	r3, [r7, #15]
					VL53L5CX_DCI_FREQ_HZ, 4,
					(uint8_t*)&frequency_hz, 1, 0x01);

	return status;
 8003662:	7bfb      	ldrb	r3, [r7, #15]
}
 8003664:	4618      	mov	r0, r3
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <vl53l5cx_set_integration_time_ms>:
}

uint8_t vl53l5cx_set_integration_time_ms(
		VL53L5CX_Configuration		*p_dev,
		uint32_t			integration_time_ms)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b088      	sub	sp, #32
 8003670:	af04      	add	r7, sp, #16
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
	uint8_t status = VL53L5CX_STATUS_OK;
 8003676:	2300      	movs	r3, #0
 8003678:	73fb      	strb	r3, [r7, #15]
        uint32_t integration = integration_time_ms;
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	60bb      	str	r3, [r7, #8]

	/* Integration time must be between 2ms and 1000ms */
	if((integration < (uint32_t)2)
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d903      	bls.n	800368c <vl53l5cx_set_integration_time_ms+0x20>
           || (integration > (uint32_t)1000))
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800368a:	d904      	bls.n	8003696 <vl53l5cx_set_integration_time_ms+0x2a>
	{
		status |= VL53L5CX_STATUS_INVALID_PARAM;
 800368c:	7bfb      	ldrb	r3, [r7, #15]
 800368e:	f043 037f 	orr.w	r3, r3, #127	@ 0x7f
 8003692:	73fb      	strb	r3, [r7, #15]
 8003694:	e01a      	b.n	80036cc <vl53l5cx_set_integration_time_ms+0x60>
	}else
	{
		integration *= (uint32_t)1000;
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800369c:	fb02 f303 	mul.w	r3, r2, r3
 80036a0:	60bb      	str	r3, [r7, #8]

		status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 80036a8:	2300      	movs	r3, #0
 80036aa:	9302      	str	r3, [sp, #8]
 80036ac:	2304      	movs	r3, #4
 80036ae:	9301      	str	r3, [sp, #4]
 80036b0:	f107 0308 	add.w	r3, r7, #8
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	2314      	movs	r3, #20
 80036b8:	f245 425c 	movw	r2, #21596	@ 0x545c
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f989 	bl	80039d4 <vl53l5cx_dci_replace_data>
 80036c2:	4603      	mov	r3, r0
 80036c4:	461a      	mov	r2, r3
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	73fb      	strb	r3, [r7, #15]
				VL53L5CX_DCI_INT_TIME, 20,
				(uint8_t*)&integration, 4, 0x00);
	}

	return status;
 80036cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <vl53l5cx_set_ranging_mode>:
}

uint8_t vl53l5cx_set_ranging_mode(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				ranging_mode)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b084      	sub	sp, #16
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
 80036de:	460b      	mov	r3, r1
 80036e0:	70fb      	strb	r3, [r7, #3]
	uint8_t status = VL53L5CX_STATUS_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	73fb      	strb	r3, [r7, #15]
	uint32_t single_range = 0x00;
 80036e6:	2300      	movs	r3, #0
 80036e8:	60bb      	str	r3, [r7, #8]

	status |= vl53l5cx_dci_read_data(p_dev, p_dev->temp_buffer,
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 80036f0:	2308      	movs	r3, #8
 80036f2:	f64a 5230 	movw	r2, #44336	@ 0xad30
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f844 	bl	8003784 <vl53l5cx_dci_read_data>
 80036fc:	4603      	mov	r3, r0
 80036fe:	461a      	mov	r2, r3
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	4313      	orrs	r3, r2
 8003704:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_RANGING_MODE, 8);

	switch(ranging_mode)
 8003706:	78fb      	ldrb	r3, [r7, #3]
 8003708:	2b01      	cmp	r3, #1
 800370a:	d002      	beq.n	8003712 <vl53l5cx_set_ranging_mode+0x3c>
 800370c:	2b03      	cmp	r3, #3
 800370e:	d00b      	beq.n	8003728 <vl53l5cx_set_ranging_mode+0x52>
 8003710:	e015      	b.n	800373e <vl53l5cx_set_ranging_mode+0x68>
	{
		case VL53L5CX_RANGING_MODE_CONTINUOUS:
			p_dev->temp_buffer[0x01] = 0x1;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2511 	strb.w	r2, [r3, #1297]	@ 0x511
			p_dev->temp_buffer[0x03] = 0x3;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2203      	movs	r2, #3
 800371e:	f883 2513 	strb.w	r2, [r3, #1299]	@ 0x513
			single_range = 0x00;
 8003722:	2300      	movs	r3, #0
 8003724:	60bb      	str	r3, [r7, #8]
			break;
 8003726:	e00d      	b.n	8003744 <vl53l5cx_set_ranging_mode+0x6e>

		case VL53L5CX_RANGING_MODE_AUTONOMOUS:
			p_dev->temp_buffer[0x01] = 0x3;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2203      	movs	r2, #3
 800372c:	f883 2511 	strb.w	r2, [r3, #1297]	@ 0x511
			p_dev->temp_buffer[0x03] = 0x2;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 2513 	strb.w	r2, [r3, #1299]	@ 0x513
			single_range = 0x01;
 8003738:	2301      	movs	r3, #1
 800373a:	60bb      	str	r3, [r7, #8]
			break;
 800373c:	e002      	b.n	8003744 <vl53l5cx_set_ranging_mode+0x6e>

		default:
			status = VL53L5CX_STATUS_INVALID_PARAM;
 800373e:	237f      	movs	r3, #127	@ 0x7f
 8003740:	73fb      	strb	r3, [r7, #15]
			break;
 8003742:	bf00      	nop
	}

	status |= vl53l5cx_dci_write_data(p_dev, p_dev->temp_buffer,
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 800374a:	2308      	movs	r3, #8
 800374c:	f64a 5230 	movw	r2, #44336	@ 0xad30
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f000 f8a1 	bl	8003898 <vl53l5cx_dci_write_data>
 8003756:	4603      	mov	r3, r0
 8003758:	461a      	mov	r2, r3
 800375a:	7bfb      	ldrb	r3, [r7, #15]
 800375c:	4313      	orrs	r3, r2
 800375e:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_RANGING_MODE, (uint16_t)8);

	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)&single_range,
 8003760:	f107 0108 	add.w	r1, r7, #8
 8003764:	2304      	movs	r3, #4
 8003766:	f64d 1264 	movw	r2, #55652	@ 0xd964
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f000 f894 	bl	8003898 <vl53l5cx_dci_write_data>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	7bfb      	ldrb	r3, [r7, #15]
 8003776:	4313      	orrs	r3, r2
 8003778:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_SINGLE_RANGE, 
                        (uint16_t)sizeof(single_range));

	return status;
 800377a:	7bfb      	ldrb	r3, [r7, #15]
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <vl53l5cx_dci_read_data>:
uint8_t vl53l5cx_dci_read_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b08c      	sub	sp, #48	@ 0x30
 8003788:	af02      	add	r7, sp, #8
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
 8003790:	807b      	strh	r3, [r7, #2]
	int16_t i;
	uint8_t status = VL53L5CX_STATUS_OK;
 8003792:	2300      	movs	r3, #0
 8003794:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        uint32_t rd_size = (uint32_t) data_size + (uint32_t)12;
 8003798:	887b      	ldrh	r3, [r7, #2]
 800379a:	330c      	adds	r3, #12
 800379c:	623b      	str	r3, [r7, #32]
	uint8_t cmd[] = {0x00, 0x00, 0x00, 0x00,
 800379e:	4a3d      	ldr	r2, [pc, #244]	@ (8003894 <vl53l5cx_dci_read_data+0x110>)
 80037a0:	f107 0314 	add.w	r3, r7, #20
 80037a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80037a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x00, 0x00, 0x00, 0x0f,
			0x00, 0x02, 0x00, 0x08};

	/* Check if tmp buffer is large enough */
	if((data_size + (uint16_t)12)>(uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
 80037aa:	887b      	ldrh	r3, [r7, #2]
 80037ac:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 80037b0:	d903      	bls.n	80037ba <vl53l5cx_dci_read_data+0x36>
	{
		status |= VL53L5CX_STATUS_ERROR;
 80037b2:	23ff      	movs	r3, #255	@ 0xff
 80037b4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80037b8:	e065      	b.n	8003886 <vl53l5cx_dci_read_data+0x102>
	}
	else
	{
		cmd[0] = (uint8_t)(index >> 8);	
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	0a1b      	lsrs	r3, r3, #8
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(index & (uint32_t)0xff);			
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)((data_size & (uint16_t)0xff0) >> 4);
 80037c8:	887b      	ldrh	r3, [r7, #2]
 80037ca:	111b      	asrs	r3, r3, #4
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 80037d0:	887b      	ldrh	r3, [r7, #2]
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	75fb      	strb	r3, [r7, #23]

	/* Request data reading from FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),
 80037da:	68f8      	ldr	r0, [r7, #12]
 80037dc:	f107 0214 	add.w	r2, r7, #20
 80037e0:	230c      	movs	r3, #12
 80037e2:	f642 71f4 	movw	r1, #12276	@ 0x2ff4
 80037e6:	f000 faf2 	bl	8003dce <VL53L5CX_WrMulti>
 80037ea:	4603      	mov	r3, r0
 80037ec:	461a      	mov	r2, r3
 80037ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80037f2:	4313      	orrs	r3, r2
 80037f4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			(VL53L5CX_UI_CMD_END-(uint16_t)11),cmd, sizeof(cmd));
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 80037f8:	2303      	movs	r3, #3
 80037fa:	9301      	str	r3, [sp, #4]
 80037fc:	23ff      	movs	r3, #255	@ 0xff
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8003804:	2201      	movs	r2, #1
 8003806:	2104      	movs	r1, #4
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f7fe f854 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 800380e:	4603      	mov	r3, r0
 8003810:	461a      	mov	r2, r3
 8003812:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003816:	4313      	orrs	r3, r2
 8003818:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
			VL53L5CX_UI_CMD_STATUS,
			0xff, 0x03);

	/* Read new data sent (4 bytes header + data_size + 8 bytes footer) */
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 800381c:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer, rd_size);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
		status |= VL53L5CX_RdMulti(&(p_dev->platform), VL53L5CX_UI_CMD_START,
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	f642 4104 	movw	r1, #11268	@ 0x2c04
 800382a:	f000 fae7 	bl	8003dfc <VL53L5CX_RdMulti>
 800382e:	4603      	mov	r3, r0
 8003830:	461a      	mov	r2, r3
 8003832:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003836:	4313      	orrs	r3, r2
 8003838:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
		VL53L5CX_SwapBuffer(p_dev->temp_buffer, data_size + (uint16_t)12);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
 8003842:	887b      	ldrh	r3, [r7, #2]
 8003844:	330c      	adds	r3, #12
 8003846:	b29b      	uxth	r3, r3
 8003848:	4619      	mov	r1, r3
 800384a:	4610      	mov	r0, r2
 800384c:	f000 faed 	bl	8003e2a <VL53L5CX_SwapBuffer>

	/* Copy data from FW into input structure (-4 bytes to remove header) */
		for(i = 0 ; i < (int16_t)data_size;i++){
 8003850:	2300      	movs	r3, #0
 8003852:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8003854:	e011      	b.n	800387a <vl53l5cx_dci_read_data+0xf6>
			data[i] = p_dev->temp_buffer[i + 4];
 8003856:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800385a:	1d1a      	adds	r2, r3, #4
 800385c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8003860:	68b9      	ldr	r1, [r7, #8]
 8003862:	440b      	add	r3, r1
 8003864:	68f9      	ldr	r1, [r7, #12]
 8003866:	440a      	add	r2, r1
 8003868:	f892 2510 	ldrb.w	r2, [r2, #1296]	@ 0x510
 800386c:	701a      	strb	r2, [r3, #0]
		for(i = 0 ; i < (int16_t)data_size;i++){
 800386e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8003872:	b29b      	uxth	r3, r3
 8003874:	3301      	adds	r3, #1
 8003876:	b29b      	uxth	r3, r3
 8003878:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800387a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800387e:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8003882:	429a      	cmp	r2, r3
 8003884:	dbe7      	blt.n	8003856 <vl53l5cx_dci_read_data+0xd2>
		}
	}

	return status;
 8003886:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
}
 800388a:	4618      	mov	r0, r3
 800388c:	3728      	adds	r7, #40	@ 0x28
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	0800bb30 	.word	0x0800bb30

08003898 <vl53l5cx_dci_write_data>:
uint8_t vl53l5cx_dci_write_data(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				*data,
		uint32_t			index,
		uint16_t			data_size)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08c      	sub	sp, #48	@ 0x30
 800389c:	af02      	add	r7, sp, #8
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
 80038a4:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	int16_t i;

	uint8_t headers[] = {0x00, 0x00, 0x00, 0x00};
 80038ac:	2300      	movs	r3, #0
 80038ae:	61fb      	str	r3, [r7, #28]
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 80038b0:	2300      	movs	r3, #0
 80038b2:	753b      	strb	r3, [r7, #20]
 80038b4:	2300      	movs	r3, #0
 80038b6:	757b      	strb	r3, [r7, #21]
 80038b8:	2300      	movs	r3, #0
 80038ba:	75bb      	strb	r3, [r7, #22]
 80038bc:	230f      	movs	r3, #15
 80038be:	75fb      	strb	r3, [r7, #23]
 80038c0:	2305      	movs	r3, #5
 80038c2:	763b      	strb	r3, [r7, #24]
 80038c4:	2301      	movs	r3, #1
 80038c6:	767b      	strb	r3, [r7, #25]
			(uint8_t)((data_size + (uint16_t)8) >> 8), 
 80038c8:	887b      	ldrh	r3, [r7, #2]
 80038ca:	3308      	adds	r3, #8
 80038cc:	121b      	asrs	r3, r3, #8
 80038ce:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 80038d0:	76bb      	strb	r3, [r7, #26]
			(uint8_t)((data_size + (uint16_t)8) & (uint8_t)0xFF)};
 80038d2:	887b      	ldrh	r3, [r7, #2]
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	3308      	adds	r3, #8
 80038d8:	b2db      	uxtb	r3, r3
	uint8_t footer[] = {0x00, 0x00, 0x00, 0x0f, 0x05, 0x01,
 80038da:	76fb      	strb	r3, [r7, #27]

	uint16_t address = (uint16_t)VL53L5CX_UI_CMD_END - 
 80038dc:	887b      	ldrh	r3, [r7, #2]
 80038de:	f5c3 533f 	rsb	r3, r3, #12224	@ 0x2fc0
 80038e2:	3334      	adds	r3, #52	@ 0x34
 80038e4:	847b      	strh	r3, [r7, #34]	@ 0x22
		(data_size + (uint16_t)12) + (uint16_t)1;

	/* Check if cmd buffer is large enough */
	if((data_size + (uint16_t)12) 
 80038e6:	887b      	ldrh	r3, [r7, #2]
 80038e8:	f5b3 6fb4 	cmp.w	r3, #1440	@ 0x5a0
 80038ec:	d903      	bls.n	80038f6 <vl53l5cx_dci_write_data+0x5e>
           > (uint16_t)VL53L5CX_TEMPORARY_BUFFER_SIZE)
	{
		status |= VL53L5CX_STATUS_ERROR;
 80038ee:	23ff      	movs	r3, #255	@ 0xff
 80038f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80038f4:	e068      	b.n	80039c8 <vl53l5cx_dci_write_data+0x130>
	}
	else
	{
		headers[0] = (uint8_t)(index >> 8);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	0a1b      	lsrs	r3, r3, #8
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	773b      	strb	r3, [r7, #28]
		headers[1] = (uint8_t)(index & (uint32_t)0xff);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	b2db      	uxtb	r3, r3
 8003902:	777b      	strb	r3, [r7, #29]
		headers[2] = (uint8_t)(((data_size & (uint16_t)0xff0) >> 4));
 8003904:	887b      	ldrh	r3, [r7, #2]
 8003906:	111b      	asrs	r3, r3, #4
 8003908:	b2db      	uxtb	r3, r3
 800390a:	77bb      	strb	r3, [r7, #30]
		headers[3] = (uint8_t)((data_size & (uint16_t)0xf) << 4);
 800390c:	887b      	ldrh	r3, [r7, #2]
 800390e:	b2db      	uxtb	r3, r3
 8003910:	011b      	lsls	r3, r3, #4
 8003912:	b2db      	uxtb	r3, r3
 8003914:	77fb      	strb	r3, [r7, #31]

	/* Copy data from structure to FW format (+4 bytes to add header) */
		VL53L5CX_SwapBuffer(data, data_size);
 8003916:	887b      	ldrh	r3, [r7, #2]
 8003918:	4619      	mov	r1, r3
 800391a:	68b8      	ldr	r0, [r7, #8]
 800391c:	f000 fa85 	bl	8003e2a <VL53L5CX_SwapBuffer>
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8003920:	887b      	ldrh	r3, [r7, #2]
 8003922:	3b01      	subs	r3, #1
 8003924:	b29b      	uxth	r3, r3
 8003926:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8003928:	e012      	b.n	8003950 <vl53l5cx_dci_write_data+0xb8>
		{
			p_dev->temp_buffer[i + 4] = data[i];
 800392a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800392e:	68ba      	ldr	r2, [r7, #8]
 8003930:	441a      	add	r2, r3
 8003932:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003936:	3304      	adds	r3, #4
 8003938:	7811      	ldrb	r1, [r2, #0]
 800393a:	68fa      	ldr	r2, [r7, #12]
 800393c:	4413      	add	r3, r2
 800393e:	460a      	mov	r2, r1
 8003940:	f883 2510 	strb.w	r2, [r3, #1296]	@ 0x510
		for(i = (int16_t)data_size - (int16_t)1 ; i >= 0; i--)
 8003944:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003948:	b29b      	uxth	r3, r3
 800394a:	3b01      	subs	r3, #1
 800394c:	b29b      	uxth	r3, r3
 800394e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8003950:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8003954:	2b00      	cmp	r3, #0
 8003956:	dae8      	bge.n	800392a <vl53l5cx_dci_write_data+0x92>
		}

	/* Add headers and footer */
		(void)memcpy(&p_dev->temp_buffer[0], headers, sizeof(headers));
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 800395e:	69fa      	ldr	r2, [r7, #28]
 8003960:	601a      	str	r2, [r3, #0]
		(void)memcpy(&p_dev->temp_buffer[data_size + (uint16_t)4],
 8003962:	887b      	ldrh	r3, [r7, #2]
 8003964:	3304      	adds	r3, #4
 8003966:	f503 63a2 	add.w	r3, r3, #1296	@ 0x510
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	4413      	add	r3, r2
 800396e:	461a      	mov	r2, r3
 8003970:	f107 0314 	add.w	r3, r7, #20
 8003974:	cb03      	ldmia	r3!, {r0, r1}
 8003976:	6010      	str	r0, [r2, #0]
 8003978:	6051      	str	r1, [r2, #4]
			footer, sizeof(footer));

	/* Send data to FW */
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 800397a:	68f8      	ldr	r0, [r7, #12]
			p_dev->temp_buffer,
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f503 62a2 	add.w	r2, r3, #1296	@ 0x510
			(uint32_t)((uint32_t)data_size + (uint32_t)12));
 8003982:	887b      	ldrh	r3, [r7, #2]
		status |= VL53L5CX_WrMulti(&(p_dev->platform),address,
 8003984:	330c      	adds	r3, #12
 8003986:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8003988:	f000 fa21 	bl	8003dce <VL53L5CX_WrMulti>
 800398c:	4603      	mov	r3, r0
 800398e:	461a      	mov	r2, r3
 8003990:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003994:	4313      	orrs	r3, r2
 8003996:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		status |= _vl53l5cx_poll_for_answer(p_dev, 4, 1,
 800399a:	2303      	movs	r3, #3
 800399c:	9301      	str	r3, [sp, #4]
 800399e:	23ff      	movs	r3, #255	@ 0xff
 80039a0:	9300      	str	r3, [sp, #0]
 80039a2:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80039a6:	2201      	movs	r2, #1
 80039a8:	2104      	movs	r1, #4
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f7fd ff83 	bl	80018b6 <_vl53l5cx_poll_for_answer>
 80039b0:	4603      	mov	r3, r0
 80039b2:	461a      	mov	r2, r3
 80039b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039b8:	4313      	orrs	r3, r2
 80039ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L5CX_UI_CMD_STATUS, 0xff, 0x03);

		VL53L5CX_SwapBuffer(data, data_size);
 80039be:	887b      	ldrh	r3, [r7, #2]
 80039c0:	4619      	mov	r1, r3
 80039c2:	68b8      	ldr	r0, [r7, #8]
 80039c4:	f000 fa31 	bl	8003e2a <VL53L5CX_SwapBuffer>
	}

	return status;
 80039c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3728      	adds	r7, #40	@ 0x28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <vl53l5cx_dci_replace_data>:
		uint32_t			index,
		uint16_t			data_size,
		uint8_t				*new_data,
		uint16_t			new_data_size,
		uint16_t			new_data_pos)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b086      	sub	sp, #24
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
 80039e0:	807b      	strh	r3, [r7, #2]
	uint8_t status = VL53L5CX_STATUS_OK;
 80039e2:	2300      	movs	r3, #0
 80039e4:	75fb      	strb	r3, [r7, #23]

	status |= vl53l5cx_dci_read_data(p_dev, data, index, data_size);
 80039e6:	887b      	ldrh	r3, [r7, #2]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	68b9      	ldr	r1, [r7, #8]
 80039ec:	68f8      	ldr	r0, [r7, #12]
 80039ee:	f7ff fec9 	bl	8003784 <vl53l5cx_dci_read_data>
 80039f2:	4603      	mov	r3, r0
 80039f4:	461a      	mov	r2, r3
 80039f6:	7dfb      	ldrb	r3, [r7, #23]
 80039f8:	4313      	orrs	r3, r2
 80039fa:	75fb      	strb	r3, [r7, #23]
	(void)memcpy(&(data[new_data_pos]), new_data, new_data_size);
 80039fc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	4413      	add	r3, r2
 8003a02:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003a04:	6a39      	ldr	r1, [r7, #32]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f007 f9d3 	bl	800adb2 <memcpy>
	status |= vl53l5cx_dci_write_data(p_dev, data, index, data_size);
 8003a0c:	887b      	ldrh	r3, [r7, #2]
 8003a0e:	687a      	ldr	r2, [r7, #4]
 8003a10:	68b9      	ldr	r1, [r7, #8]
 8003a12:	68f8      	ldr	r0, [r7, #12]
 8003a14:	f7ff ff40 	bl	8003898 <vl53l5cx_dci_write_data>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	7dfb      	ldrb	r3, [r7, #23]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	75fb      	strb	r3, [r7, #23]

	return status;
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <vl53l5cx_set_detection_thresholds_enable>:
}

uint8_t vl53l5cx_set_detection_thresholds_enable(
		VL53L5CX_Configuration		*p_dev,
		uint8_t				enabled)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b088      	sub	sp, #32
 8003a30:	af04      	add	r7, sp, #16
 8003a32:	6078      	str	r0, [r7, #4]
 8003a34:	460b      	mov	r3, r1
 8003a36:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp, status = VL53L5CX_STATUS_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73fb      	strb	r3, [r7, #15]
	uint8_t grp_global_config[] = {0x01, 0x00, 0x01, 0x00};
 8003a3c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8003a40:	60bb      	str	r3, [r7, #8]

	if(enabled == (uint8_t)1)
 8003a42:	78fb      	ldrb	r3, [r7, #3]
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d104      	bne.n	8003a52 <vl53l5cx_set_detection_thresholds_enable+0x26>
	{
		grp_global_config[0x01] = 0x01;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	727b      	strb	r3, [r7, #9]
		tmp = 0x04;
 8003a4c:	2304      	movs	r3, #4
 8003a4e:	73bb      	strb	r3, [r7, #14]
 8003a50:	e003      	b.n	8003a5a <vl53l5cx_set_detection_thresholds_enable+0x2e>
	}
	else
	{
		grp_global_config[0x01] = 0x00;
 8003a52:	2300      	movs	r3, #0
 8003a54:	727b      	strb	r3, [r7, #9]
		tmp = 0x0C;
 8003a56:	230c      	movs	r3, #12
 8003a58:	73bb      	strb	r3, [r7, #14]
	}

	/* Set global interrupt config */
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 8003a60:	2300      	movs	r3, #0
 8003a62:	9302      	str	r3, [sp, #8]
 8003a64:	2304      	movs	r3, #4
 8003a66:	9301      	str	r3, [sp, #4]
 8003a68:	f107 0308 	add.w	r3, r7, #8
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	2308      	movs	r3, #8
 8003a70:	f24b 62e0 	movw	r2, #46816	@ 0xb6e0
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f7ff ffad 	bl	80039d4 <vl53l5cx_dci_replace_data>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	7bfb      	ldrb	r3, [r7, #15]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_DET_THRESH_GLOBAL_CONFIG, 8,
			(uint8_t*)&grp_global_config, 4, 0x00);

	/* Update interrupt config */
	status |= vl53l5cx_dci_replace_data(p_dev, p_dev->temp_buffer,
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	f503 61a2 	add.w	r1, r3, #1296	@ 0x510
 8003a8a:	2311      	movs	r3, #17
 8003a8c:	9302      	str	r3, [sp, #8]
 8003a8e:	2301      	movs	r3, #1
 8003a90:	9301      	str	r3, [sp, #4]
 8003a92:	f107 030e 	add.w	r3, r7, #14
 8003a96:	9300      	str	r3, [sp, #0]
 8003a98:	2314      	movs	r3, #20
 8003a9a:	f245 4288 	movw	r2, #21640	@ 0x5488
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7ff ff98 	bl	80039d4 <vl53l5cx_dci_replace_data>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	7bfb      	ldrb	r3, [r7, #15]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	73fb      	strb	r3, [r7, #15]
			VL53L5CX_DCI_DET_THRESH_CONFIG, 20,
			(uint8_t*)&tmp, 1, 0x11);

	return status;
 8003aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3710      	adds	r7, #16
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}

08003ab8 <vl53l5cx_set_detection_thresholds>:
}

uint8_t vl53l5cx_set_detection_thresholds(
		VL53L5CX_Configuration			*p_dev,
		VL53L5CX_DetectionThresholds	*p_thresholds)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
 8003ac0:	6039      	str	r1, [r7, #0]
	uint8_t i, status = VL53L5CX_STATUS_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	75bb      	strb	r3, [r7, #22]
	uint8_t grp_valid_target_cfg[] = {0x05, 0x05, 0x05, 0x05,
 8003ac6:	4aab      	ldr	r2, [pc, #684]	@ (8003d74 <vl53l5cx_set_detection_thresholds+0x2bc>)
 8003ac8:	f107 030c 	add.w	r3, r7, #12
 8003acc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ad0:	e883 0003 	stmia.w	r3, {r0, r1}
					0x05, 0x05, 0x05, 0x05};

	for(i = 0; i < (uint8_t) VL53L5CX_NB_THRESHOLDS; i++)
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	75fb      	strb	r3, [r7, #23]
 8003ad8:	e128      	b.n	8003d2c <vl53l5cx_set_detection_thresholds+0x274>
	{
		switch(p_thresholds[i].measurement)
 8003ada:	7dfa      	ldrb	r2, [r7, #23]
 8003adc:	4613      	mov	r3, r2
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	4413      	add	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	4413      	add	r3, r2
 8003aea:	7a1b      	ldrb	r3, [r3, #8]
 8003aec:	3b01      	subs	r3, #1
 8003aee:	2b12      	cmp	r3, #18
 8003af0:	f200 8118 	bhi.w	8003d24 <vl53l5cx_set_detection_thresholds+0x26c>
 8003af4:	a201      	add	r2, pc, #4	@ (adr r2, 8003afc <vl53l5cx_set_detection_thresholds+0x44>)
 8003af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003afa:	bf00      	nop
 8003afc:	08003b49 	.word	0x08003b49
 8003b00:	08003b97 	.word	0x08003b97
 8003b04:	08003d25 	.word	0x08003d25
 8003b08:	08003be5 	.word	0x08003be5
 8003b0c:	08003d25 	.word	0x08003d25
 8003b10:	08003d25 	.word	0x08003d25
 8003b14:	08003d25 	.word	0x08003d25
 8003b18:	08003c33 	.word	0x08003c33
 8003b1c:	08003d25 	.word	0x08003d25
 8003b20:	08003d25 	.word	0x08003d25
 8003b24:	08003d25 	.word	0x08003d25
 8003b28:	08003d25 	.word	0x08003d25
 8003b2c:	08003c81 	.word	0x08003c81
 8003b30:	08003d25 	.word	0x08003d25
 8003b34:	08003d25 	.word	0x08003d25
 8003b38:	08003d25 	.word	0x08003d25
 8003b3c:	08003d25 	.word	0x08003d25
 8003b40:	08003d25 	.word	0x08003d25
 8003b44:	08003ccf 	.word	0x08003ccf
		{
			case VL53L5CX_DISTANCE_MM:
				p_thresholds[i].param_low_thresh  *= 4;
 8003b48:	7dfa      	ldrb	r2, [r7, #23]
 8003b4a:	4613      	mov	r3, r2
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	4413      	add	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	461a      	mov	r2, r3
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	4413      	add	r3, r2
 8003b58:	6819      	ldr	r1, [r3, #0]
 8003b5a:	7dfa      	ldrb	r2, [r7, #23]
 8003b5c:	4613      	mov	r3, r2
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	4413      	add	r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	461a      	mov	r2, r3
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	4413      	add	r3, r2
 8003b6a:	008a      	lsls	r2, r1, #2
 8003b6c:	601a      	str	r2, [r3, #0]
				p_thresholds[i].param_high_thresh *= 4;
 8003b6e:	7dfa      	ldrb	r2, [r7, #23]
 8003b70:	4613      	mov	r3, r2
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	4413      	add	r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	461a      	mov	r2, r3
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	4413      	add	r3, r2
 8003b7e:	6859      	ldr	r1, [r3, #4]
 8003b80:	7dfa      	ldrb	r2, [r7, #23]
 8003b82:	4613      	mov	r3, r2
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	4413      	add	r3, r2
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	4413      	add	r3, r2
 8003b90:	008a      	lsls	r2, r1, #2
 8003b92:	605a      	str	r2, [r3, #4]
				break;
 8003b94:	e0c7      	b.n	8003d26 <vl53l5cx_set_detection_thresholds+0x26e>
			case VL53L5CX_SIGNAL_PER_SPAD_KCPS:
				p_thresholds[i].param_low_thresh  *= 2048;
 8003b96:	7dfa      	ldrb	r2, [r7, #23]
 8003b98:	4613      	mov	r3, r2
 8003b9a:	005b      	lsls	r3, r3, #1
 8003b9c:	4413      	add	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	6819      	ldr	r1, [r3, #0]
 8003ba8:	7dfa      	ldrb	r2, [r7, #23]
 8003baa:	4613      	mov	r3, r2
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	4413      	add	r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	02ca      	lsls	r2, r1, #11
 8003bba:	601a      	str	r2, [r3, #0]
				p_thresholds[i].param_high_thresh *= 2048;
 8003bbc:	7dfa      	ldrb	r2, [r7, #23]
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	4413      	add	r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	4413      	add	r3, r2
 8003bcc:	6859      	ldr	r1, [r3, #4]
 8003bce:	7dfa      	ldrb	r2, [r7, #23]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	005b      	lsls	r3, r3, #1
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	461a      	mov	r2, r3
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	4413      	add	r3, r2
 8003bde:	02ca      	lsls	r2, r1, #11
 8003be0:	605a      	str	r2, [r3, #4]
				break;
 8003be2:	e0a0      	b.n	8003d26 <vl53l5cx_set_detection_thresholds+0x26e>
			case VL53L5CX_RANGE_SIGMA_MM:
				p_thresholds[i].param_low_thresh  *= 128;
 8003be4:	7dfa      	ldrb	r2, [r7, #23]
 8003be6:	4613      	mov	r3, r2
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	4413      	add	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	461a      	mov	r2, r3
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	6819      	ldr	r1, [r3, #0]
 8003bf6:	7dfa      	ldrb	r2, [r7, #23]
 8003bf8:	4613      	mov	r3, r2
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	4413      	add	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	461a      	mov	r2, r3
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	4413      	add	r3, r2
 8003c06:	01ca      	lsls	r2, r1, #7
 8003c08:	601a      	str	r2, [r3, #0]
				p_thresholds[i].param_high_thresh *= 128;
 8003c0a:	7dfa      	ldrb	r2, [r7, #23]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	005b      	lsls	r3, r3, #1
 8003c10:	4413      	add	r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	461a      	mov	r2, r3
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	4413      	add	r3, r2
 8003c1a:	6859      	ldr	r1, [r3, #4]
 8003c1c:	7dfa      	ldrb	r2, [r7, #23]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	005b      	lsls	r3, r3, #1
 8003c22:	4413      	add	r3, r2
 8003c24:	009b      	lsls	r3, r3, #2
 8003c26:	461a      	mov	r2, r3
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	4413      	add	r3, r2
 8003c2c:	01ca      	lsls	r2, r1, #7
 8003c2e:	605a      	str	r2, [r3, #4]
				break;
 8003c30:	e079      	b.n	8003d26 <vl53l5cx_set_detection_thresholds+0x26e>
			case VL53L5CX_AMBIENT_PER_SPAD_KCPS:
				p_thresholds[i].param_low_thresh  *= 2048;
 8003c32:	7dfa      	ldrb	r2, [r7, #23]
 8003c34:	4613      	mov	r3, r2
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	4413      	add	r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	4413      	add	r3, r2
 8003c42:	6819      	ldr	r1, [r3, #0]
 8003c44:	7dfa      	ldrb	r2, [r7, #23]
 8003c46:	4613      	mov	r3, r2
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	4413      	add	r3, r2
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	461a      	mov	r2, r3
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	4413      	add	r3, r2
 8003c54:	02ca      	lsls	r2, r1, #11
 8003c56:	601a      	str	r2, [r3, #0]
				p_thresholds[i].param_high_thresh *= 2048;
 8003c58:	7dfa      	ldrb	r2, [r7, #23]
 8003c5a:	4613      	mov	r3, r2
 8003c5c:	005b      	lsls	r3, r3, #1
 8003c5e:	4413      	add	r3, r2
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	461a      	mov	r2, r3
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	4413      	add	r3, r2
 8003c68:	6859      	ldr	r1, [r3, #4]
 8003c6a:	7dfa      	ldrb	r2, [r7, #23]
 8003c6c:	4613      	mov	r3, r2
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	4413      	add	r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	461a      	mov	r2, r3
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	4413      	add	r3, r2
 8003c7a:	02ca      	lsls	r2, r1, #11
 8003c7c:	605a      	str	r2, [r3, #4]
				break;
 8003c7e:	e052      	b.n	8003d26 <vl53l5cx_set_detection_thresholds+0x26e>
			case VL53L5CX_NB_SPADS_ENABLED:
				p_thresholds[i].param_low_thresh  *= 256;
 8003c80:	7dfa      	ldrb	r2, [r7, #23]
 8003c82:	4613      	mov	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	4413      	add	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	4413      	add	r3, r2
 8003c90:	6819      	ldr	r1, [r3, #0]
 8003c92:	7dfa      	ldrb	r2, [r7, #23]
 8003c94:	4613      	mov	r3, r2
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	4413      	add	r3, r2
 8003c9a:	009b      	lsls	r3, r3, #2
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	020a      	lsls	r2, r1, #8
 8003ca4:	601a      	str	r2, [r3, #0]
				p_thresholds[i].param_high_thresh *= 256;
 8003ca6:	7dfa      	ldrb	r2, [r7, #23]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	009b      	lsls	r3, r3, #2
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	4413      	add	r3, r2
 8003cb6:	6859      	ldr	r1, [r3, #4]
 8003cb8:	7dfa      	ldrb	r2, [r7, #23]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	005b      	lsls	r3, r3, #1
 8003cbe:	4413      	add	r3, r2
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	020a      	lsls	r2, r1, #8
 8003cca:	605a      	str	r2, [r3, #4]
				break;
 8003ccc:	e02b      	b.n	8003d26 <vl53l5cx_set_detection_thresholds+0x26e>
			case VL53L5CX_MOTION_INDICATOR:
				p_thresholds[i].param_low_thresh  *= 65535;
 8003cce:	7dfa      	ldrb	r2, [r7, #23]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	005b      	lsls	r3, r3, #1
 8003cd4:	4413      	add	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	461a      	mov	r2, r3
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	4413      	add	r3, r2
 8003cde:	681a      	ldr	r2, [r3, #0]
 8003ce0:	7df9      	ldrb	r1, [r7, #23]
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	005b      	lsls	r3, r3, #1
 8003ce6:	440b      	add	r3, r1
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4619      	mov	r1, r3
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	4419      	add	r1, r3
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	041b      	lsls	r3, r3, #16
 8003cf4:	1a9b      	subs	r3, r3, r2
 8003cf6:	600b      	str	r3, [r1, #0]
				p_thresholds[i].param_high_thresh *= 65535;
 8003cf8:	7dfa      	ldrb	r2, [r7, #23]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	005b      	lsls	r3, r3, #1
 8003cfe:	4413      	add	r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	461a      	mov	r2, r3
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	4413      	add	r3, r2
 8003d08:	685a      	ldr	r2, [r3, #4]
 8003d0a:	7df9      	ldrb	r1, [r7, #23]
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	440b      	add	r3, r1
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	4619      	mov	r1, r3
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	4419      	add	r1, r3
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	041b      	lsls	r3, r3, #16
 8003d1e:	1a9b      	subs	r3, r3, r2
 8003d20:	604b      	str	r3, [r1, #4]
				break;
 8003d22:	e000      	b.n	8003d26 <vl53l5cx_set_detection_thresholds+0x26e>
			default:
				break;
 8003d24:	bf00      	nop
	for(i = 0; i < (uint8_t) VL53L5CX_NB_THRESHOLDS; i++)
 8003d26:	7dfb      	ldrb	r3, [r7, #23]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	75fb      	strb	r3, [r7, #23]
 8003d2c:	7dfb      	ldrb	r3, [r7, #23]
 8003d2e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d30:	f67f aed3 	bls.w	8003ada <vl53l5cx_set_detection_thresholds+0x22>
		}
	}

	/* Set valid target list */
	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)grp_valid_target_cfg,
 8003d34:	f107 010c 	add.w	r1, r7, #12
 8003d38:	2308      	movs	r3, #8
 8003d3a:	f64b 12f0 	movw	r2, #47600	@ 0xb9f0
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7ff fdaa 	bl	8003898 <vl53l5cx_dci_write_data>
 8003d44:	4603      	mov	r3, r0
 8003d46:	461a      	mov	r2, r3
 8003d48:	7dbb      	ldrb	r3, [r7, #22]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	75bb      	strb	r3, [r7, #22]
			VL53L5CX_DCI_DET_THRESH_VALID_STATUS, 
			(uint16_t)sizeof(grp_valid_target_cfg));

	/* Set thresholds configuration */
	status |= vl53l5cx_dci_write_data(p_dev, (uint8_t*)p_thresholds,
 8003d4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003d52:	f24b 62e8 	movw	r2, #46824	@ 0xb6e8
 8003d56:	6839      	ldr	r1, [r7, #0]
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f7ff fd9d 	bl	8003898 <vl53l5cx_dci_write_data>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	461a      	mov	r2, r3
 8003d62:	7dbb      	ldrb	r3, [r7, #22]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	75bb      	strb	r3, [r7, #22]
			VL53L5CX_DCI_DET_THRESH_START, 
			(uint16_t)(VL53L5CX_NB_THRESHOLDS
			*sizeof(VL53L5CX_DetectionThresholds)));

	return status;
 8003d68:	7dbb      	ldrb	r3, [r7, #22]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3718      	adds	r7, #24
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	0800bb3c 	.word	0x0800bb3c

08003d78 <VL53L5CX_RdByte>:

uint8_t VL53L5CX_RdByte(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_value)
{
 8003d78:	b590      	push	{r4, r7, lr}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	460b      	mov	r3, r1
 8003d82:	607a      	str	r2, [r7, #4]
 8003d84:	817b      	strh	r3, [r7, #10]
  return p_platform->Read(p_platform->address, RegisterAdress, p_value, 1U);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689c      	ldr	r4, [r3, #8]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	8818      	ldrh	r0, [r3, #0]
 8003d8e:	8979      	ldrh	r1, [r7, #10]
 8003d90:	2301      	movs	r3, #1
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	47a0      	blx	r4
 8003d96:	4603      	mov	r3, r0
 8003d98:	b2db      	uxtb	r3, r3
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd90      	pop	{r4, r7, pc}

08003da2 <VL53L5CX_WrByte>:

uint8_t VL53L5CX_WrByte(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t value)
{
 8003da2:	b590      	push	{r4, r7, lr}
 8003da4:	b083      	sub	sp, #12
 8003da6:	af00      	add	r7, sp, #0
 8003da8:	6078      	str	r0, [r7, #4]
 8003daa:	460b      	mov	r3, r1
 8003dac:	807b      	strh	r3, [r7, #2]
 8003dae:	4613      	mov	r3, r2
 8003db0:	707b      	strb	r3, [r7, #1]
  return p_platform->Write(p_platform->address, RegisterAdress, &value, 1U);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685c      	ldr	r4, [r3, #4]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	8818      	ldrh	r0, [r3, #0]
 8003dba:	1c7a      	adds	r2, r7, #1
 8003dbc:	8879      	ldrh	r1, [r7, #2]
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	47a0      	blx	r4
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	b2db      	uxtb	r3, r3
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	370c      	adds	r7, #12
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd90      	pop	{r4, r7, pc}

08003dce <VL53L5CX_WrMulti>:
uint8_t VL53L5CX_WrMulti(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 8003dce:	b590      	push	{r4, r7, lr}
 8003dd0:	b085      	sub	sp, #20
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	60f8      	str	r0, [r7, #12]
 8003dd6:	607a      	str	r2, [r7, #4]
 8003dd8:	603b      	str	r3, [r7, #0]
 8003dda:	460b      	mov	r3, r1
 8003ddc:	817b      	strh	r3, [r7, #10]
  return p_platform->Write(p_platform->address, RegisterAdress, p_values, size);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	685c      	ldr	r4, [r3, #4]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8818      	ldrh	r0, [r3, #0]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	8979      	ldrh	r1, [r7, #10]
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	47a0      	blx	r4
 8003df0:	4603      	mov	r3, r0
 8003df2:	b2db      	uxtb	r3, r3
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3714      	adds	r7, #20
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd90      	pop	{r4, r7, pc}

08003dfc <VL53L5CX_RdMulti>:
uint8_t VL53L5CX_RdMulti(
		VL53L5CX_Platform *p_platform,
		uint16_t RegisterAdress,
		uint8_t *p_values,
		uint32_t size)
{
 8003dfc:	b590      	push	{r4, r7, lr}
 8003dfe:	b085      	sub	sp, #20
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	607a      	str	r2, [r7, #4]
 8003e06:	603b      	str	r3, [r7, #0]
 8003e08:	460b      	mov	r3, r1
 8003e0a:	817b      	strh	r3, [r7, #10]
  return p_platform->Read(p_platform->address, RegisterAdress, p_values, size);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	689c      	ldr	r4, [r3, #8]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	8818      	ldrh	r0, [r3, #0]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	b29b      	uxth	r3, r3
 8003e18:	8979      	ldrh	r1, [r7, #10]
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	47a0      	blx	r4
 8003e1e:	4603      	mov	r3, r0
 8003e20:	b2db      	uxtb	r3, r3
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3714      	adds	r7, #20
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd90      	pop	{r4, r7, pc}

08003e2a <VL53L5CX_SwapBuffer>:

void VL53L5CX_SwapBuffer(
    uint8_t     *buffer,
    uint16_t     size)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b085      	sub	sp, #20
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
 8003e32:	460b      	mov	r3, r1
 8003e34:	807b      	strh	r3, [r7, #2]
  uint32_t i, tmp;

  /* Example of possible implementation using <string.h> */
  for(i = 0; i < size; i = i + 4)
 8003e36:	2300      	movs	r3, #0
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	e021      	b.n	8003e80 <VL53L5CX_SwapBuffer+0x56>
  {
    tmp = (
      buffer[i]<<24)
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	4413      	add	r3, r2
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	061a      	lsls	r2, r3, #24
    |(buffer[i+1]<<16)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	3301      	adds	r3, #1
 8003e4a:	6879      	ldr	r1, [r7, #4]
 8003e4c:	440b      	add	r3, r1
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	041b      	lsls	r3, r3, #16
 8003e52:	431a      	orrs	r2, r3
    |(buffer[i+2]<<8)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	3302      	adds	r3, #2
 8003e58:	6879      	ldr	r1, [r7, #4]
 8003e5a:	440b      	add	r3, r1
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	021b      	lsls	r3, r3, #8
 8003e60:	4313      	orrs	r3, r2
    |(buffer[i+3]);
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	3203      	adds	r2, #3
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	440a      	add	r2, r1
 8003e6a:	7812      	ldrb	r2, [r2, #0]
 8003e6c:	4313      	orrs	r3, r2
    tmp = (
 8003e6e:	60bb      	str	r3, [r7, #8]

    memcpy(&(buffer[i]), &tmp, 4);
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	4413      	add	r3, r2
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	601a      	str	r2, [r3, #0]
  for(i = 0; i < size; i = i + 4)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	3304      	adds	r3, #4
 8003e7e:	60fb      	str	r3, [r7, #12]
 8003e80:	887b      	ldrh	r3, [r7, #2]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	d3d9      	bcc.n	8003e3c <VL53L5CX_SwapBuffer+0x12>
  }
}
 8003e88:	bf00      	nop
 8003e8a:	bf00      	nop
 8003e8c:	3714      	adds	r7, #20
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <VL53L5CX_WaitMs>:

uint8_t VL53L5CX_WaitMs(
		VL53L5CX_Platform *p_platform,
		uint32_t TimeMs)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b084      	sub	sp, #16
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
 8003e9e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = p_platform->GetTick();
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	4798      	blx	r3
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	60fb      	str	r3, [r7, #12]

  while ((p_platform->GetTick() - tickstart) < TimeMs);
 8003eaa:	bf00      	nop
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	4798      	blx	r3
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d8f5      	bhi.n	8003eac <VL53L5CX_WaitMs+0x16>

  return 0;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3710      	adds	r7, #16
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <VL53L5CX_RegisterBusIO>:
  * @param pObj    vl53l5cx context object.
  * @param pIO     BSP IO struct.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_RegisterBusIO(VL53L5CX_Object_t *pObj, VL53L5CX_IO_t *pIO)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b084      	sub	sp, #16
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	6078      	str	r0, [r7, #4]
 8003ed2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pIO == NULL))
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d002      	beq.n	8003ee0 <VL53L5CX_RegisterBusIO+0x16>
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d103      	bne.n	8003ee8 <VL53L5CX_RegisterBusIO+0x1e>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8003ee0:	f06f 0301 	mvn.w	r3, #1
 8003ee4:	60fb      	str	r3, [r7, #12]
 8003ee6:	e033      	b.n	8003f50 <VL53L5CX_RegisterBusIO+0x86>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685a      	ldr	r2, [r3, #4]
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	891a      	ldrh	r2, [r3, #8]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	68da      	ldr	r2, [r3, #12]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	695a      	ldr	r2, [r3, #20]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	615a      	str	r2, [r3, #20]

    /* fill vl53l5cx platform structure */
    pObj->Dev.platform.address = pIO->Address;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	891a      	ldrh	r2, [r3, #8]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	831a      	strh	r2, [r3, #24]
    pObj->Dev.platform.Read = pIO->ReadReg;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	691a      	ldr	r2, [r3, #16]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	621a      	str	r2, [r3, #32]
    pObj->Dev.platform.Write = pIO->WriteReg;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	68da      	ldr	r2, [r3, #12]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	61da      	str	r2, [r3, #28]
    pObj->Dev.platform.GetTick = pIO->GetTick;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	695a      	ldr	r2, [r3, #20]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	625a      	str	r2, [r3, #36]	@ 0x24

    if (pObj->IO.Init != NULL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d004      	beq.n	8003f4a <VL53L5CX_RegisterBusIO+0x80>
    {
      ret = pObj->IO.Init();
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4798      	blx	r3
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	e002      	b.n	8003f50 <VL53L5CX_RegisterBusIO+0x86>
    }
    else
    {
      ret = VL53L5CX_ERROR;
 8003f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f4e:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003f50:	68fb      	ldr	r3, [r7, #12]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <VL53L5CX_Init>:
  * @brief Initializes the vl53l5cx.
  * @param pObj    vl53l5cx context object.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_Init(VL53L5CX_Object_t *pObj)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b084      	sub	sp, #16
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (pObj == NULL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d103      	bne.n	8003f70 <VL53L5CX_Init+0x16>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8003f68:	f06f 0301 	mvn.w	r3, #1
 8003f6c:	60fb      	str	r3, [r7, #12]
 8003f6e:	e02e      	b.n	8003fce <VL53L5CX_Init+0x74>
  }
  else if (pObj->IsInitialized != 0U)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	f893 3ad8 	ldrb.w	r3, [r3, #2776]	@ 0xad8
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <VL53L5CX_Init+0x28>
  {
    ret =  VL53L5CX_ERROR;
 8003f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	e025      	b.n	8003fce <VL53L5CX_Init+0x74>
  }
  else if (vl53l5cx_init(&pObj->Dev) != VL53L5CX_STATUS_OK)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	3318      	adds	r3, #24
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7fe f83e 	bl	8002008 <vl53l5cx_init>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <VL53L5CX_Init+0x40>
  {
    ret = VL53L5CX_ERROR;
 8003f92:	f04f 33ff 	mov.w	r3, #4294967295
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	e019      	b.n	8003fce <VL53L5CX_Init+0x74>
  }
  else
  {
    pObj->IsRanging = 0U;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2ad9 	strb.w	r2, [r3, #2777]	@ 0xad9
    pObj->IsBlocking = 0U;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2ada 	strb.w	r2, [r3, #2778]	@ 0xada
    pObj->IsContinuous = 0U;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	f883 2adb 	strb.w	r2, [r3, #2779]	@ 0xadb
    pObj->IsAmbientEnabled = 0U;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2adc 	strb.w	r2, [r3, #2780]	@ 0xadc
    pObj->IsSignalEnabled = 0U;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2add 	strb.w	r2, [r3, #2781]	@ 0xadd
    pObj->IsInitialized = 1U;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2201      	movs	r2, #1
 8003fc6:	f883 2ad8 	strb.w	r2, [r3, #2776]	@ 0xad8
    ret = VL53L5CX_OK;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8003fce:	68fb      	ldr	r3, [r7, #12]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3710      	adds	r7, #16
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <VL53L5CX_DeInit>:
  * @brief Deinitializes the vl53l5cx.
  * @param pObj    vl53l5cx context object.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_DeInit(VL53L5CX_Object_t *pObj)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (pObj == NULL)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d103      	bne.n	8003fee <VL53L5CX_DeInit+0x16>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8003fe6:	f06f 0301 	mvn.w	r3, #1
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	e018      	b.n	8004020 <VL53L5CX_DeInit+0x48>
  }
  else if (pObj->IsInitialized == 1U)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 3ad8 	ldrb.w	r3, [r3, #2776]	@ 0xad8
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d110      	bne.n	800401a <VL53L5CX_DeInit+0x42>
  {
    /* De-initialize the vl53l5cx interface */
    if (pObj->IO.DeInit() != 0)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	4798      	blx	r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d003      	beq.n	800400c <VL53L5CX_DeInit+0x34>
    {
      ret = VL53L5CX_ERROR;
 8004004:	f04f 33ff 	mov.w	r3, #4294967295
 8004008:	60fb      	str	r3, [r7, #12]
 800400a:	e009      	b.n	8004020 <VL53L5CX_DeInit+0x48>
    }
    else
    {
      ret = VL53L5CX_OK;
 800400c:	2300      	movs	r3, #0
 800400e:	60fb      	str	r3, [r7, #12]
      pObj->IsInitialized = 0;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2ad8 	strb.w	r2, [r3, #2776]	@ 0xad8
 8004018:	e002      	b.n	8004020 <VL53L5CX_DeInit+0x48>
    }
  }
  else
  {
    /* if device not initialized return error */
    ret = VL53L5CX_ERROR;
 800401a:	f04f 33ff 	mov.w	r3, #4294967295
 800401e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004020:	68fb      	ldr	r3, [r7, #12]
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <VL53L5CX_ReadID>:
  * @param pObj    vl53l5cx context object.
  * @param pId    Pointer to the device ID.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_ReadID(VL53L5CX_Object_t *pObj, uint32_t *pId)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b084      	sub	sp, #16
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
 8004032:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t device_id = 0;
 8004034:	2300      	movs	r3, #0
 8004036:	72bb      	strb	r3, [r7, #10]
  uint8_t revision_id = 0;
 8004038:	2300      	movs	r3, #0
 800403a:	727b      	strb	r3, [r7, #9]
  uint8_t status = VL53L5CX_STATUS_OK;
 800403c:	2300      	movs	r3, #0
 800403e:	72fb      	strb	r3, [r7, #11]

  if ((pObj == NULL) || (pId == NULL))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <VL53L5CX_ReadID+0x22>
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d103      	bne.n	8004054 <VL53L5CX_ReadID+0x2a>
  {
    ret = VL53L5CX_INVALID_PARAM;
 800404c:	f06f 0301 	mvn.w	r3, #1
 8004050:	60fb      	str	r3, [r7, #12]
 8004052:	e045      	b.n	80040e0 <VL53L5CX_ReadID+0xb6>
  }
  else
  {
    status |= VL53L5CX_WrByte(&pObj->Dev.platform, 0x7fff, 0x00);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3318      	adds	r3, #24
 8004058:	2200      	movs	r2, #0
 800405a:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff fe9f 	bl	8003da2 <VL53L5CX_WrByte>
 8004064:	4603      	mov	r3, r0
 8004066:	461a      	mov	r2, r3
 8004068:	7afb      	ldrb	r3, [r7, #11]
 800406a:	4313      	orrs	r3, r2
 800406c:	72fb      	strb	r3, [r7, #11]
    status |= VL53L5CX_RdByte(&pObj->Dev.platform, 0, &device_id);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	3318      	adds	r3, #24
 8004072:	f107 020a 	add.w	r2, r7, #10
 8004076:	2100      	movs	r1, #0
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff fe7d 	bl	8003d78 <VL53L5CX_RdByte>
 800407e:	4603      	mov	r3, r0
 8004080:	461a      	mov	r2, r3
 8004082:	7afb      	ldrb	r3, [r7, #11]
 8004084:	4313      	orrs	r3, r2
 8004086:	72fb      	strb	r3, [r7, #11]
    status |= VL53L5CX_RdByte(&pObj->Dev.platform, 1, &revision_id);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	3318      	adds	r3, #24
 800408c:	f107 0209 	add.w	r2, r7, #9
 8004090:	2101      	movs	r1, #1
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff fe70 	bl	8003d78 <VL53L5CX_RdByte>
 8004098:	4603      	mov	r3, r0
 800409a:	461a      	mov	r2, r3
 800409c:	7afb      	ldrb	r3, [r7, #11]
 800409e:	4313      	orrs	r3, r2
 80040a0:	72fb      	strb	r3, [r7, #11]
    status |= VL53L5CX_WrByte(&pObj->Dev.platform, 0x7fff, 0x02);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	3318      	adds	r3, #24
 80040a6:	2202      	movs	r2, #2
 80040a8:	f647 71ff 	movw	r1, #32767	@ 0x7fff
 80040ac:	4618      	mov	r0, r3
 80040ae:	f7ff fe78 	bl	8003da2 <VL53L5CX_WrByte>
 80040b2:	4603      	mov	r3, r0
 80040b4:	461a      	mov	r2, r3
 80040b6:	7afb      	ldrb	r3, [r7, #11]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	72fb      	strb	r3, [r7, #11]

    if (status == 0U)
 80040bc:	7afb      	ldrb	r3, [r7, #11]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d108      	bne.n	80040d4 <VL53L5CX_ReadID+0xaa>
    {
      *pId = ((uint32_t)device_id << 8) + revision_id;
 80040c2:	7abb      	ldrb	r3, [r7, #10]
 80040c4:	021b      	lsls	r3, r3, #8
 80040c6:	7a7a      	ldrb	r2, [r7, #9]
 80040c8:	441a      	add	r2, r3
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	601a      	str	r2, [r3, #0]
      ret = VL53L5CX_OK;
 80040ce:	2300      	movs	r3, #0
 80040d0:	60fb      	str	r3, [r7, #12]
 80040d2:	e005      	b.n	80040e0 <VL53L5CX_ReadID+0xb6>
    }
    else
    {
      *pId = 0;
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	2200      	movs	r2, #0
 80040d8:	601a      	str	r2, [r3, #0]
      ret = VL53L5CX_ERROR;
 80040da:	f04f 33ff 	mov.w	r3, #4294967295
 80040de:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80040e0:	68fb      	ldr	r3, [r7, #12]
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}

080040ea <VL53L5CX_GetCapabilities>:
  * @param pObj    vl53l5cx context object.
  * @param pCap    Pointer to the vl53l5cx capabilities.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_GetCapabilities(VL53L5CX_Object_t *pObj, VL53L5CX_Capabilities_t *pCap)
{
 80040ea:	b480      	push	{r7}
 80040ec:	b085      	sub	sp, #20
 80040ee:	af00      	add	r7, sp, #0
 80040f0:	6078      	str	r0, [r7, #4]
 80040f2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pCap == NULL))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <VL53L5CX_GetCapabilities+0x16>
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d103      	bne.n	8004108 <VL53L5CX_GetCapabilities+0x1e>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004100:	f06f 0301 	mvn.w	r3, #1
 8004104:	60fb      	str	r3, [r7, #12]
 8004106:	e00d      	b.n	8004124 <VL53L5CX_GetCapabilities+0x3a>
  }
  else
  {
    pCap->NumberOfZones = VL53L5CX_RESOLUTION_8X8;
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	2240      	movs	r2, #64	@ 0x40
 800410c:	601a      	str	r2, [r3, #0]
    pCap->MaxNumberOfTargetsPerZone = VL53L5CX_TARGET_PER_ZONE;
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	2201      	movs	r2, #1
 8004112:	605a      	str	r2, [r3, #4]
    pCap->CustomROI = 0;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	2200      	movs	r2, #0
 8004118:	609a      	str	r2, [r3, #8]
    pCap->ThresholdDetection = 1;
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	2201      	movs	r2, #1
 800411e:	60da      	str	r2, [r3, #12]

    ret = VL53L5CX_OK;
 8004120:	2300      	movs	r3, #0
 8004122:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004124:	68fb      	ldr	r3, [r7, #12]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3714      	adds	r7, #20
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
	...

08004134 <VL53L5CX_ConfigProfile>:
  * @param pObj    vl53l5cx context object.
  * @param pConfig    Pointer to the new configuration profile to be applied.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_ConfigProfile(VL53L5CX_Object_t *pObj, VL53L5CX_ProfileConfig_t *pConfig)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  int32_t ret = VL53L5CX_OK;
 800413e:	2300      	movs	r3, #0
 8004140:	617b      	str	r3, [r7, #20]
  uint8_t resolution;
  uint8_t ranging_mode;
  uint8_t ranging_frequency;
  uint32_t integration_time;

  if ((pObj != NULL) && (pConfig != NULL))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b00      	cmp	r3, #0
 8004146:	d01b      	beq.n	8004180 <VL53L5CX_ConfigProfile+0x4c>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d018      	beq.n	8004180 <VL53L5CX_ConfigProfile+0x4c>
  {
    profile = pConfig->RangingProfile;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	747b      	strb	r3, [r7, #17]
    integration_time = pConfig->TimingBudget;
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	60fb      	str	r3, [r7, #12]
    ranging_frequency = (uint8_t)pConfig->Frequency;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	689b      	ldr	r3, [r3, #8]
 800415e:	72fb      	strb	r3, [r7, #11]
  else
  {
    return VL53L5CX_INVALID_PARAM;
  }

  switch (profile)
 8004160:	7c7b      	ldrb	r3, [r7, #17]
 8004162:	3b01      	subs	r3, #1
 8004164:	2b03      	cmp	r3, #3
 8004166:	d822      	bhi.n	80041ae <VL53L5CX_ConfigProfile+0x7a>
 8004168:	a201      	add	r2, pc, #4	@ (adr r2, 8004170 <VL53L5CX_ConfigProfile+0x3c>)
 800416a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416e:	bf00      	nop
 8004170:	08004187 	.word	0x08004187
 8004174:	08004191 	.word	0x08004191
 8004178:	0800419b 	.word	0x0800419b
 800417c:	080041a5 	.word	0x080041a5
    return VL53L5CX_INVALID_PARAM;
 8004180:	f06f 0301 	mvn.w	r3, #1
 8004184:	e070      	b.n	8004268 <VL53L5CX_ConfigProfile+0x134>
  {
  case VL53L5CX_PROFILE_4x4_CONTINUOUS:
    resolution = VL53L5CX_RESOLUTION_4X4;
 8004186:	2310      	movs	r3, #16
 8004188:	74fb      	strb	r3, [r7, #19]
    ranging_mode = VL53L5CX_RANGING_MODE_CONTINUOUS;
 800418a:	2301      	movs	r3, #1
 800418c:	74bb      	strb	r3, [r7, #18]
    break;
 800418e:	e016      	b.n	80041be <VL53L5CX_ConfigProfile+0x8a>
  case VL53L5CX_PROFILE_4x4_AUTONOMOUS:
    resolution = VL53L5CX_RESOLUTION_4X4;
 8004190:	2310      	movs	r3, #16
 8004192:	74fb      	strb	r3, [r7, #19]
    ranging_mode = VL53L5CX_RANGING_MODE_AUTONOMOUS;
 8004194:	2303      	movs	r3, #3
 8004196:	74bb      	strb	r3, [r7, #18]
    break;
 8004198:	e011      	b.n	80041be <VL53L5CX_ConfigProfile+0x8a>
  case VL53L5CX_PROFILE_8x8_CONTINUOUS:
    resolution = VL53L5CX_RESOLUTION_8X8;
 800419a:	2340      	movs	r3, #64	@ 0x40
 800419c:	74fb      	strb	r3, [r7, #19]
    ranging_mode = VL53L5CX_RANGING_MODE_CONTINUOUS;
 800419e:	2301      	movs	r3, #1
 80041a0:	74bb      	strb	r3, [r7, #18]
    break;
 80041a2:	e00c      	b.n	80041be <VL53L5CX_ConfigProfile+0x8a>
  case VL53L5CX_PROFILE_8x8_AUTONOMOUS:
    resolution = VL53L5CX_RESOLUTION_8X8;
 80041a4:	2340      	movs	r3, #64	@ 0x40
 80041a6:	74fb      	strb	r3, [r7, #19]
    ranging_mode = VL53L5CX_RANGING_MODE_AUTONOMOUS;
 80041a8:	2303      	movs	r3, #3
 80041aa:	74bb      	strb	r3, [r7, #18]
    break;
 80041ac:	e007      	b.n	80041be <VL53L5CX_ConfigProfile+0x8a>
  default:
    resolution = 0; /* silence MISRA rule 1.3 warning */
 80041ae:	2300      	movs	r3, #0
 80041b0:	74fb      	strb	r3, [r7, #19]
    ranging_mode = 0; /* silence MISRA rule 1.3 warning */
 80041b2:	2300      	movs	r3, #0
 80041b4:	74bb      	strb	r3, [r7, #18]
    ret = VL53L5CX_INVALID_PARAM;
 80041b6:	f06f 0301 	mvn.w	r3, #1
 80041ba:	617b      	str	r3, [r7, #20]
    break;
 80041bc:	bf00      	nop
  }

  if (ret != VL53L5CX_OK)
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <VL53L5CX_ConfigProfile+0x94>
  {
    return ret;
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	e04f      	b.n	8004268 <VL53L5CX_ConfigProfile+0x134>
  }
  else if (vl53l5cx_set_resolution(&pObj->Dev, resolution) != VL53L5CX_STATUS_OK)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3318      	adds	r3, #24
 80041cc:	7cfa      	ldrb	r2, [r7, #19]
 80041ce:	4611      	mov	r1, r2
 80041d0:	4618      	mov	r0, r3
 80041d2:	f7ff f956 	bl	8003482 <vl53l5cx_set_resolution>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d003      	beq.n	80041e4 <VL53L5CX_ConfigProfile+0xb0>
  {
    ret = VL53L5CX_ERROR;
 80041dc:	f04f 33ff 	mov.w	r3, #4294967295
 80041e0:	617b      	str	r3, [r7, #20]
 80041e2:	e040      	b.n	8004266 <VL53L5CX_ConfigProfile+0x132>
  }
  else if (vl53l5cx_set_ranging_mode(&pObj->Dev, ranging_mode) != VL53L5CX_STATUS_OK)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3318      	adds	r3, #24
 80041e8:	7cba      	ldrb	r2, [r7, #18]
 80041ea:	4611      	mov	r1, r2
 80041ec:	4618      	mov	r0, r3
 80041ee:	f7ff fa72 	bl	80036d6 <vl53l5cx_set_ranging_mode>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d003      	beq.n	8004200 <VL53L5CX_ConfigProfile+0xcc>
  {
    ret = VL53L5CX_ERROR;
 80041f8:	f04f 33ff 	mov.w	r3, #4294967295
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	e032      	b.n	8004266 <VL53L5CX_ConfigProfile+0x132>
  }
  else if (vl53l5cx_set_integration_time_ms(&pObj->Dev, integration_time) != VL53L5CX_STATUS_OK)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3318      	adds	r3, #24
 8004204:	68f9      	ldr	r1, [r7, #12]
 8004206:	4618      	mov	r0, r3
 8004208:	f7ff fa30 	bl	800366c <vl53l5cx_set_integration_time_ms>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d003      	beq.n	800421a <VL53L5CX_ConfigProfile+0xe6>
  {
    ret = VL53L5CX_ERROR;
 8004212:	f04f 33ff 	mov.w	r3, #4294967295
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	e025      	b.n	8004266 <VL53L5CX_ConfigProfile+0x132>
  }
  else if (vl53l5cx_set_ranging_frequency_hz(&pObj->Dev, ranging_frequency) != VL53L5CX_STATUS_OK)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3318      	adds	r3, #24
 800421e:	7afa      	ldrb	r2, [r7, #11]
 8004220:	4611      	mov	r1, r2
 8004222:	4618      	mov	r0, r3
 8004224:	f7ff fa01 	bl	800362a <vl53l5cx_set_ranging_frequency_hz>
 8004228:	4603      	mov	r3, r0
 800422a:	2b00      	cmp	r3, #0
 800422c:	d003      	beq.n	8004236 <VL53L5CX_ConfigProfile+0x102>
  {
    ret = VL53L5CX_ERROR;
 800422e:	f04f 33ff 	mov.w	r3, #4294967295
 8004232:	617b      	str	r3, [r7, #20]
 8004234:	e017      	b.n	8004266 <VL53L5CX_ConfigProfile+0x132>
  }
  else
  {
    pObj->IsAmbientEnabled = (pConfig->EnableAmbient == 0U) ? 0U : 1U;
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	2b00      	cmp	r3, #0
 800423c:	bf14      	ite	ne
 800423e:	2301      	movne	r3, #1
 8004240:	2300      	moveq	r3, #0
 8004242:	b2db      	uxtb	r3, r3
 8004244:	461a      	mov	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f883 2adc 	strb.w	r2, [r3, #2780]	@ 0xadc
    pObj->IsSignalEnabled = (pConfig->EnableSignal == 0U) ? 0U : 1U;
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	2b00      	cmp	r3, #0
 8004252:	bf14      	ite	ne
 8004254:	2301      	movne	r3, #1
 8004256:	2300      	moveq	r3, #0
 8004258:	b2db      	uxtb	r3, r3
 800425a:	461a      	mov	r2, r3
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f883 2add 	strb.w	r2, [r3, #2781]	@ 0xadd

    ret = VL53L5CX_OK;
 8004262:	2300      	movs	r3, #0
 8004264:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8004266:	697b      	ldr	r3, [r7, #20]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3718      	adds	r7, #24
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <VL53L5CX_ConfigROI>:
  * @param pROIConfig    Pointer to the ROI configuration struct.
  * @note This device does not support this function.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_ConfigROI(VL53L5CX_Object_t *pObj, VL53L5CX_ROIConfig_t *pROIConfig)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  UNUSED(pObj);
  UNUSED(pROIConfig);
  return VL53L5CX_NOT_IMPLEMENTED;
 800427a:	f06f 0303 	mvn.w	r3, #3
}
 800427e:	4618      	mov	r0, r3
 8004280:	370c      	adds	r7, #12
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
	...

0800428c <VL53L5CX_ConfigIT>:
  * @param pObj    vl53l5cx context object.
  * @param pITConfig    Pointer to the IT configuration struct.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_ConfigIT(VL53L5CX_Object_t *pObj, VL53L5CX_ITConfig_t *pITConfig)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t i;
  uint8_t res; /* current resolution */
  uint8_t status = 0U;
 8004296:	2300      	movs	r3, #0
 8004298:	72bb      	strb	r3, [r7, #10]
  static VL53L5CX_DetectionThresholds thresholds[VL53L5CX_NB_THRESHOLDS];

  if ((pObj == NULL) || (pITConfig == NULL))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d002      	beq.n	80042a6 <VL53L5CX_ConfigIT+0x1a>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d103      	bne.n	80042ae <VL53L5CX_ConfigIT+0x22>
  {
    ret = VL53L5CX_INVALID_PARAM;
 80042a6:	f06f 0301 	mvn.w	r3, #1
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	e09f      	b.n	80043ee <VL53L5CX_ConfigIT+0x162>
  }
  else if (pITConfig->Criteria == VL53L5CX_IT_DEFAULT)
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2bff      	cmp	r3, #255	@ 0xff
 80042b4:	d113      	bne.n	80042de <VL53L5CX_ConfigIT+0x52>
  {
    /* disable thresholds detection */
    status |= vl53l5cx_set_detection_thresholds_enable(&pObj->Dev, 0U);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	3318      	adds	r3, #24
 80042ba:	2100      	movs	r1, #0
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff fbb5 	bl	8003a2c <vl53l5cx_set_detection_thresholds_enable>
 80042c2:	4603      	mov	r3, r0
 80042c4:	461a      	mov	r2, r3
 80042c6:	7abb      	ldrb	r3, [r7, #10]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	72bb      	strb	r3, [r7, #10]
    ret = (status != 0U) ? VL53L5CX_ERROR : VL53L5CX_OK;
 80042cc:	7abb      	ldrb	r3, [r7, #10]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d002      	beq.n	80042d8 <VL53L5CX_ConfigIT+0x4c>
 80042d2:	f04f 33ff 	mov.w	r3, #4294967295
 80042d6:	e000      	b.n	80042da <VL53L5CX_ConfigIT+0x4e>
 80042d8:	2300      	movs	r3, #0
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	e087      	b.n	80043ee <VL53L5CX_ConfigIT+0x162>
  }
  else
  {
    (void)vl53l5cx_get_resolution(&pObj->Dev, &res);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	3318      	adds	r3, #24
 80042e2:	f107 0209 	add.w	r2, r7, #9
 80042e6:	4611      	mov	r1, r2
 80042e8:	4618      	mov	r0, r3
 80042ea:	f7ff f8a5 	bl	8003438 <vl53l5cx_get_resolution>

    /* configure thresholds on each active zone */
    for (i = 0; i < res; i++)
 80042ee:	2300      	movs	r3, #0
 80042f0:	72fb      	strb	r3, [r7, #11]
 80042f2:	e044      	b.n	800437e <VL53L5CX_ConfigIT+0xf2>
    {
      thresholds[i].zone_num = i;
 80042f4:	7afa      	ldrb	r2, [r7, #11]
 80042f6:	4940      	ldr	r1, [pc, #256]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 80042f8:	4613      	mov	r3, r2
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	4413      	add	r3, r2
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	330a      	adds	r3, #10
 8004304:	7afa      	ldrb	r2, [r7, #11]
 8004306:	701a      	strb	r2, [r3, #0]
      thresholds[i].measurement = VL53L5CX_DISTANCE_MM;
 8004308:	7afa      	ldrb	r2, [r7, #11]
 800430a:	493b      	ldr	r1, [pc, #236]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 800430c:	4613      	mov	r3, r2
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	4413      	add	r3, r2
 8004312:	009b      	lsls	r3, r3, #2
 8004314:	440b      	add	r3, r1
 8004316:	3308      	adds	r3, #8
 8004318:	2201      	movs	r2, #1
 800431a:	701a      	strb	r2, [r3, #0]
      thresholds[i].type = (uint8_t)pITConfig->Criteria;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	7afa      	ldrb	r2, [r7, #11]
 8004322:	b2d8      	uxtb	r0, r3
 8004324:	4934      	ldr	r1, [pc, #208]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 8004326:	4613      	mov	r3, r2
 8004328:	005b      	lsls	r3, r3, #1
 800432a:	4413      	add	r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	3309      	adds	r3, #9
 8004332:	4602      	mov	r2, r0
 8004334:	701a      	strb	r2, [r3, #0]
      thresholds[i].mathematic_operation = VL53L5CX_OPERATION_NONE;
 8004336:	7afa      	ldrb	r2, [r7, #11]
 8004338:	492f      	ldr	r1, [pc, #188]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 800433a:	4613      	mov	r3, r2
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	4413      	add	r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	440b      	add	r3, r1
 8004344:	330b      	adds	r3, #11
 8004346:	2200      	movs	r2, #0
 8004348:	701a      	strb	r2, [r3, #0]
      thresholds[i].param_low_thresh = (int32_t)pITConfig->LowThreshold;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	7afa      	ldrb	r2, [r7, #11]
 8004350:	4618      	mov	r0, r3
 8004352:	4929      	ldr	r1, [pc, #164]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 8004354:	4613      	mov	r3, r2
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	4413      	add	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	6018      	str	r0, [r3, #0]
      thresholds[i].param_high_thresh = (int32_t)pITConfig->HighThreshold;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	7afa      	ldrb	r2, [r7, #11]
 8004366:	4618      	mov	r0, r3
 8004368:	4923      	ldr	r1, [pc, #140]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 800436a:	4613      	mov	r3, r2
 800436c:	005b      	lsls	r3, r3, #1
 800436e:	4413      	add	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	440b      	add	r3, r1
 8004374:	3304      	adds	r3, #4
 8004376:	6018      	str	r0, [r3, #0]
    for (i = 0; i < res; i++)
 8004378:	7afb      	ldrb	r3, [r7, #11]
 800437a:	3301      	adds	r3, #1
 800437c:	72fb      	strb	r3, [r7, #11]
 800437e:	7a7b      	ldrb	r3, [r7, #9]
 8004380:	7afa      	ldrb	r2, [r7, #11]
 8004382:	429a      	cmp	r2, r3
 8004384:	d3b6      	bcc.n	80042f4 <VL53L5CX_ConfigIT+0x68>
    }

    /* the last threshold must be clearly indicated */
    thresholds[i].zone_num |= VL53L5CX_LAST_THRESHOLD;
 8004386:	7afa      	ldrb	r2, [r7, #11]
 8004388:	491b      	ldr	r1, [pc, #108]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 800438a:	4613      	mov	r3, r2
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	4413      	add	r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	440b      	add	r3, r1
 8004394:	330a      	adds	r3, #10
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	7afa      	ldrb	r2, [r7, #11]
 800439a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800439e:	b2d8      	uxtb	r0, r3
 80043a0:	4915      	ldr	r1, [pc, #84]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 80043a2:	4613      	mov	r3, r2
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	4413      	add	r3, r2
 80043a8:	009b      	lsls	r3, r3, #2
 80043aa:	440b      	add	r3, r1
 80043ac:	330a      	adds	r3, #10
 80043ae:	4602      	mov	r2, r0
 80043b0:	701a      	strb	r2, [r3, #0]

    /* send array of thresholds to the sensor */
    status |= vl53l5cx_set_detection_thresholds(&pObj->Dev, thresholds);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	3318      	adds	r3, #24
 80043b6:	4910      	ldr	r1, [pc, #64]	@ (80043f8 <VL53L5CX_ConfigIT+0x16c>)
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff fb7d 	bl	8003ab8 <vl53l5cx_set_detection_thresholds>
 80043be:	4603      	mov	r3, r0
 80043c0:	461a      	mov	r2, r3
 80043c2:	7abb      	ldrb	r3, [r7, #10]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	72bb      	strb	r3, [r7, #10]

    /* enable thresholds detection */
    status |= vl53l5cx_set_detection_thresholds_enable(&pObj->Dev, 1U);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3318      	adds	r3, #24
 80043cc:	2101      	movs	r1, #1
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7ff fb2c 	bl	8003a2c <vl53l5cx_set_detection_thresholds_enable>
 80043d4:	4603      	mov	r3, r0
 80043d6:	461a      	mov	r2, r3
 80043d8:	7abb      	ldrb	r3, [r7, #10]
 80043da:	4313      	orrs	r3, r2
 80043dc:	72bb      	strb	r3, [r7, #10]

    ret = (status != 0U) ? VL53L5CX_ERROR : VL53L5CX_OK;
 80043de:	7abb      	ldrb	r3, [r7, #10]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d002      	beq.n	80043ea <VL53L5CX_ConfigIT+0x15e>
 80043e4:	f04f 33ff 	mov.w	r3, #4294967295
 80043e8:	e000      	b.n	80043ec <VL53L5CX_ConfigIT+0x160>
 80043ea:	2300      	movs	r3, #0
 80043ec:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80043ee:	68fb      	ldr	r3, [r7, #12]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	24000654 	.word	0x24000654

080043fc <VL53L5CX_GetDistance>:
  * @param pObj    vl53l5cx context object.
  * @param pResult    Pointer to the result struct.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_GetDistance(VL53L5CX_Object_t *pObj, VL53L5CX_Result_t *pResult)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pResult == NULL))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d002      	beq.n	8004412 <VL53L5CX_GetDistance+0x16>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d103      	bne.n	800441a <VL53L5CX_GetDistance+0x1e>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004412:	f06f 0301 	mvn.w	r3, #1
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	e019      	b.n	800444e <VL53L5CX_GetDistance+0x52>
  }
  else if (pObj->IsRanging == 0U)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 3ad9 	ldrb.w	r3, [r3, #2777]	@ 0xad9
 8004420:	2b00      	cmp	r3, #0
 8004422:	d103      	bne.n	800442c <VL53L5CX_GetDistance+0x30>
  {
    ret = VL53L5CX_ERROR;
 8004424:	f04f 33ff 	mov.w	r3, #4294967295
 8004428:	60fb      	str	r3, [r7, #12]
 800442a:	e010      	b.n	800444e <VL53L5CX_GetDistance+0x52>
  }
  else
  {
    if (pObj->IsBlocking == 1U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f893 3ada 	ldrb.w	r3, [r3, #2778]	@ 0xada
 8004432:	2b01      	cmp	r3, #1
 8004434:	d106      	bne.n	8004444 <VL53L5CX_GetDistance+0x48>
    {
      ret = vl53l5cx_poll_for_measurement(pObj, V53L5CX_POLL_TIMEOUT);
 8004436:	f241 3188 	movw	r1, #5000	@ 0x1388
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f939 	bl	80046b2 <vl53l5cx_poll_for_measurement>
 8004440:	60f8      	str	r0, [r7, #12]
 8004442:	e004      	b.n	800444e <VL53L5CX_GetDistance+0x52>
    }
    else
    {
      ret = vl53l5cx_poll_for_measurement(pObj, 0U);
 8004444:	2100      	movs	r1, #0
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f000 f933 	bl	80046b2 <vl53l5cx_poll_for_measurement>
 800444c:	60f8      	str	r0, [r7, #12]
    }
  }

  /* a new measure is available if no error is returned by the poll function */
  if (ret == VL53L5CX_OK)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d104      	bne.n	800445e <VL53L5CX_GetDistance+0x62>
  {
    ret = vl53l5cx_get_result(pObj, pResult);
 8004454:	6839      	ldr	r1, [r7, #0]
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f958 	bl	800470c <vl53l5cx_get_result>
 800445c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800445e:	68fb      	ldr	r3, [r7, #12]
}
 8004460:	4618      	mov	r0, r3
 8004462:	3710      	adds	r7, #16
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <VL53L5CX_Start>:
  * @param pObj    vl53l5cx context object.
  * @param Mode        The desired @ref RANGING_SENSOR_Mode_t
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_Start(VL53L5CX_Object_t *pObj, uint32_t Mode)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d103      	bne.n	8004480 <VL53L5CX_Start+0x18>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004478:	f06f 0301 	mvn.w	r3, #1
 800447c:	60fb      	str	r3, [r7, #12]
 800447e:	e04c      	b.n	800451a <VL53L5CX_Start+0xb2>
  }
  else if (vl53l5cx_start_ranging(&pObj->Dev) == VL53L5CX_STATUS_OK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3318      	adds	r3, #24
 8004484:	4618      	mov	r0, r3
 8004486:	f7fe fb23 	bl	8002ad0 <vl53l5cx_start_ranging>
 800448a:	4603      	mov	r3, r0
 800448c:	2b00      	cmp	r3, #0
 800448e:	d141      	bne.n	8004514 <VL53L5CX_Start+0xac>
  {
    pObj->IsRanging = 1U;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2ad9 	strb.w	r2, [r3, #2777]	@ 0xad9
    ret = VL53L5CX_OK;
 8004498:	2300      	movs	r3, #0
 800449a:	60fb      	str	r3, [r7, #12]

    switch (Mode)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	3b01      	subs	r3, #1
 80044a0:	2b03      	cmp	r3, #3
 80044a2:	d82f      	bhi.n	8004504 <VL53L5CX_Start+0x9c>
 80044a4:	a201      	add	r2, pc, #4	@ (adr r2, 80044ac <VL53L5CX_Start+0x44>)
 80044a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044aa:	bf00      	nop
 80044ac:	080044bd 	.word	0x080044bd
 80044b0:	080044cf 	.word	0x080044cf
 80044b4:	080044e1 	.word	0x080044e1
 80044b8:	080044f3 	.word	0x080044f3
    {
      case VL53L5CX_MODE_BLOCKING_CONTINUOUS:
        pObj->IsContinuous = 1U;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2adb 	strb.w	r2, [r3, #2779]	@ 0xadb
        pObj->IsBlocking = 1U;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2ada 	strb.w	r2, [r3, #2778]	@ 0xada
        break;
 80044cc:	e025      	b.n	800451a <VL53L5CX_Start+0xb2>

      case VL53L5CX_MODE_BLOCKING_ONESHOT:
        pObj->IsContinuous = 0U;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2adb 	strb.w	r2, [r3, #2779]	@ 0xadb
        pObj->IsBlocking = 1U;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2201      	movs	r2, #1
 80044da:	f883 2ada 	strb.w	r2, [r3, #2778]	@ 0xada
        break;
 80044de:	e01c      	b.n	800451a <VL53L5CX_Start+0xb2>

      case VL53L5CX_MODE_ASYNC_CONTINUOUS:
        pObj->IsContinuous = 1U;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	f883 2adb 	strb.w	r2, [r3, #2779]	@ 0xadb
        pObj->IsBlocking = 0U;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2ada 	strb.w	r2, [r3, #2778]	@ 0xada
        break;
 80044f0:	e013      	b.n	800451a <VL53L5CX_Start+0xb2>

      case VL53L5CX_MODE_ASYNC_ONESHOT:
        pObj->IsContinuous = 0U;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2adb 	strb.w	r2, [r3, #2779]	@ 0xadb
        pObj->IsBlocking = 0U;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 2ada 	strb.w	r2, [r3, #2778]	@ 0xada
        break;
 8004502:	e00a      	b.n	800451a <VL53L5CX_Start+0xb2>

      default:
        pObj->IsRanging = 0U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2ad9 	strb.w	r2, [r3, #2777]	@ 0xad9
        ret = VL53L5CX_INVALID_PARAM;
 800450c:	f06f 0301 	mvn.w	r3, #1
 8004510:	60fb      	str	r3, [r7, #12]
        break;
 8004512:	e002      	b.n	800451a <VL53L5CX_Start+0xb2>
    }
  }
  else
  {
    ret = VL53L5CX_ERROR;
 8004514:	f04f 33ff 	mov.w	r3, #4294967295
 8004518:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800451a:	68fb      	ldr	r3, [r7, #12]
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <VL53L5CX_Stop>:
  * @brief Stop ranging.
  * @param pObj    vl53l5cx context object.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_Stop(VL53L5CX_Object_t *pObj)
{
 8004524:	b580      	push	{r7, lr}
 8004526:	b084      	sub	sp, #16
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (pObj == NULL)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d103      	bne.n	800453a <VL53L5CX_Stop+0x16>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004532:	f06f 0301 	mvn.w	r3, #1
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	e01a      	b.n	8004570 <VL53L5CX_Stop+0x4c>
  }
  else if (pObj->IsRanging == 0U)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	f893 3ad9 	ldrb.w	r3, [r3, #2777]	@ 0xad9
 8004540:	2b00      	cmp	r3, #0
 8004542:	d103      	bne.n	800454c <VL53L5CX_Stop+0x28>
  {
    /* ranging not started */
    ret = VL53L5CX_ERROR;
 8004544:	f04f 33ff 	mov.w	r3, #4294967295
 8004548:	60fb      	str	r3, [r7, #12]
 800454a:	e011      	b.n	8004570 <VL53L5CX_Stop+0x4c>
  }
  else if (vl53l5cx_stop_ranging(&pObj->Dev) == VL53L5CX_STATUS_OK)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3318      	adds	r3, #24
 8004550:	4618      	mov	r0, r3
 8004552:	f7fe fc37 	bl	8002dc4 <vl53l5cx_stop_ranging>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d106      	bne.n	800456a <VL53L5CX_Stop+0x46>
  {
    pObj->IsRanging = 0U;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2ad9 	strb.w	r2, [r3, #2777]	@ 0xad9
    ret = VL53L5CX_OK;
 8004564:	2300      	movs	r3, #0
 8004566:	60fb      	str	r3, [r7, #12]
 8004568:	e002      	b.n	8004570 <VL53L5CX_Stop+0x4c>
  }
  else
  {
    ret = VL53L5CX_ERROR;
 800456a:	f04f 33ff 	mov.w	r3, #4294967295
 800456e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004570:	68fb      	ldr	r3, [r7, #12]
}
 8004572:	4618      	mov	r0, r3
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <VL53L5CX_SetAddress>:
  * @param pObj    vl53l5cx context object.
  * @param Address     New I2C address.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_SetAddress(VL53L5CX_Object_t *pObj, uint32_t Address)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	6078      	str	r0, [r7, #4]
 8004582:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d103      	bne.n	8004592 <VL53L5CX_SetAddress+0x18>
  {
    ret = VL53L5CX_INVALID_PARAM;
 800458a:	f06f 0301 	mvn.w	r3, #1
 800458e:	60fb      	str	r3, [r7, #12]
 8004590:	e015      	b.n	80045be <VL53L5CX_SetAddress+0x44>
  }
  else if (vl53l5cx_set_i2c_address(&pObj->Dev, (uint8_t)Address) != VL53L5CX_STATUS_OK)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	3318      	adds	r3, #24
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	b2d2      	uxtb	r2, r2
 800459a:	4611      	mov	r1, r2
 800459c:	4618      	mov	r0, r3
 800459e:	f7fe f99f 	bl	80028e0 <vl53l5cx_set_i2c_address>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d003      	beq.n	80045b0 <VL53L5CX_SetAddress+0x36>
  {
    ret = VL53L5CX_ERROR;
 80045a8:	f04f 33ff 	mov.w	r3, #4294967295
 80045ac:	60fb      	str	r3, [r7, #12]
 80045ae:	e006      	b.n	80045be <VL53L5CX_SetAddress+0x44>
  }
  else
  {
    pObj->IO.Address = (uint8_t)(Address & 0xFFU);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	461a      	mov	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	811a      	strh	r2, [r3, #8]
    ret = VL53L5CX_OK;
 80045ba:	2300      	movs	r3, #0
 80045bc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80045be:	68fb      	ldr	r3, [r7, #12]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <VL53L5CX_GetAddress>:
  * @param pObj    vl53l5cx context object.
  * @param *pAddress     New I2C address.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_GetAddress(VL53L5CX_Object_t *pObj, uint32_t *pAddress)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if ((pObj == NULL) || (pAddress == NULL))
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d002      	beq.n	80045de <VL53L5CX_GetAddress+0x16>
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d103      	bne.n	80045e6 <VL53L5CX_GetAddress+0x1e>
  {
    ret = VL53L5CX_INVALID_PARAM;
 80045de:	f06f 0301 	mvn.w	r3, #1
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	e006      	b.n	80045f4 <VL53L5CX_GetAddress+0x2c>
  }
  else
  {
    *pAddress = pObj->IO.Address;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	891b      	ldrh	r3, [r3, #8]
 80045ea:	461a      	mov	r2, r3
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	601a      	str	r2, [r3, #0]
    ret = VL53L5CX_OK;
 80045f0:	2300      	movs	r3, #0
 80045f2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80045f4:	68fb      	ldr	r3, [r7, #12]
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	3714      	adds	r7, #20
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr

08004602 <VL53L5CX_SetPowerMode>:
  * @param pObj    vl53l5cx context object.
  * @param PowerMode    New power mode to be entered.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_SetPowerMode(VL53L5CX_Object_t *pObj, uint32_t PowerMode)
{
 8004602:	b580      	push	{r7, lr}
 8004604:	b084      	sub	sp, #16
 8004606:	af00      	add	r7, sp, #0
 8004608:	6078      	str	r0, [r7, #4]
 800460a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d103      	bne.n	800461a <VL53L5CX_SetPowerMode+0x18>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004612:	f06f 0301 	mvn.w	r3, #1
 8004616:	60fb      	str	r3, [r7, #12]
 8004618:	e01a      	b.n	8004650 <VL53L5CX_SetPowerMode+0x4e>
  }
  else if ((PowerMode != VL53L5CX_POWER_MODE_SLEEP) &&
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d006      	beq.n	800462e <VL53L5CX_SetPowerMode+0x2c>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d003      	beq.n	800462e <VL53L5CX_SetPowerMode+0x2c>
           (PowerMode != VL53L5CX_POWER_MODE_WAKEUP))
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004626:	f06f 0301 	mvn.w	r3, #1
 800462a:	60fb      	str	r3, [r7, #12]
 800462c:	e010      	b.n	8004650 <VL53L5CX_SetPowerMode+0x4e>
  }
  else if (vl53l5cx_set_power_mode(&pObj->Dev, (uint8_t)PowerMode) != VL53L5CX_STATUS_OK)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	3318      	adds	r3, #24
 8004632:	683a      	ldr	r2, [r7, #0]
 8004634:	b2d2      	uxtb	r2, r2
 8004636:	4611      	mov	r1, r2
 8004638:	4618      	mov	r0, r3
 800463a:	f7fe f9ca 	bl	80029d2 <vl53l5cx_set_power_mode>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d003      	beq.n	800464c <VL53L5CX_SetPowerMode+0x4a>
  {
    ret = VL53L5CX_ERROR;
 8004644:	f04f 33ff 	mov.w	r3, #4294967295
 8004648:	60fb      	str	r3, [r7, #12]
 800464a:	e001      	b.n	8004650 <VL53L5CX_SetPowerMode+0x4e>
  }
  else
  {
    ret = VL53L5CX_OK;
 800464c:	2300      	movs	r3, #0
 800464e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004650:	68fb      	ldr	r3, [r7, #12]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <VL53L5CX_GetPowerMode>:
  * @param pObj    vl53l5cx context object.
  * @param *pPowerMode    pointer to variable to be filled with power mode value.
  * @retval VL53L5CX status
  */
int32_t VL53L5CX_GetPowerMode(VL53L5CX_Object_t *pObj, uint32_t *pPowerMode)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
 8004662:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t powermode;

  if ((pObj == NULL) || (pPowerMode == NULL))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d002      	beq.n	8004670 <VL53L5CX_GetPowerMode+0x16>
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d103      	bne.n	8004678 <VL53L5CX_GetPowerMode+0x1e>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004670:	f06f 0301 	mvn.w	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	e017      	b.n	80046a8 <VL53L5CX_GetPowerMode+0x4e>
  }
  else if (vl53l5cx_get_power_mode(&pObj->Dev, &powermode) != VL53L5CX_STATUS_OK)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	3318      	adds	r3, #24
 800467c:	f107 020b 	add.w	r2, r7, #11
 8004680:	4611      	mov	r1, r2
 8004682:	4618      	mov	r0, r3
 8004684:	f7fe f962 	bl	800294c <vl53l5cx_get_power_mode>
 8004688:	4603      	mov	r3, r0
 800468a:	2b00      	cmp	r3, #0
 800468c:	d006      	beq.n	800469c <VL53L5CX_GetPowerMode+0x42>
  {
    *pPowerMode = 0;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	2200      	movs	r2, #0
 8004692:	601a      	str	r2, [r3, #0]
    ret = VL53L5CX_ERROR;
 8004694:	f04f 33ff 	mov.w	r3, #4294967295
 8004698:	60fb      	str	r3, [r7, #12]
 800469a:	e005      	b.n	80046a8 <VL53L5CX_GetPowerMode+0x4e>
  }
  else
  {
    *pPowerMode = (uint32_t)powermode;
 800469c:	7afb      	ldrb	r3, [r7, #11]
 800469e:	461a      	mov	r2, r3
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	601a      	str	r2, [r3, #0]
    ret = VL53L5CX_OK;
 80046a4:	2300      	movs	r3, #0
 80046a6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80046a8:	68fb      	ldr	r3, [r7, #12]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <vl53l5cx_poll_for_measurement>:

/** @defgroup VL53L5CX_Private_Functions Private Functions
  * @{
  */
static int32_t vl53l5cx_poll_for_measurement(VL53L5CX_Object_t *pObj, uint32_t Timeout)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b086      	sub	sp, #24
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
 80046ba:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint32_t TickStart;
  uint8_t NewDataReady = 0;
 80046bc:	2300      	movs	r3, #0
 80046be:	73fb      	strb	r3, [r7, #15]

  ret =  VL53L5CX_TIMEOUT;
 80046c0:	f06f 0302 	mvn.w	r3, #2
 80046c4:	617b      	str	r3, [r7, #20]
  TickStart = pObj->IO.GetTick();
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	4798      	blx	r3
 80046cc:	4603      	mov	r3, r0
 80046ce:	613b      	str	r3, [r7, #16]

  do
  {
    (void)vl53l5cx_check_data_ready(&pObj->Dev, &NewDataReady);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	3318      	adds	r3, #24
 80046d4:	f107 020f 	add.w	r2, r7, #15
 80046d8:	4611      	mov	r1, r2
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fe fc42 	bl	8002f64 <vl53l5cx_check_data_ready>

    if (NewDataReady == 1U)
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d102      	bne.n	80046ec <vl53l5cx_poll_for_measurement+0x3a>
    {
      ret = VL53L5CX_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	617b      	str	r3, [r7, #20]
      break;
 80046ea:	e009      	b.n	8004700 <vl53l5cx_poll_for_measurement+0x4e>
    }
  } while ((pObj->IO.GetTick() - TickStart) < Timeout);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	695b      	ldr	r3, [r3, #20]
 80046f0:	4798      	blx	r3
 80046f2:	4603      	mov	r3, r0
 80046f4:	461a      	mov	r2, r3
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	683a      	ldr	r2, [r7, #0]
 80046fc:	429a      	cmp	r2, r3
 80046fe:	d8e7      	bhi.n	80046d0 <vl53l5cx_poll_for_measurement+0x1e>

  return ret;
 8004700:	697b      	ldr	r3, [r7, #20]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3718      	adds	r7, #24
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
	...

0800470c <vl53l5cx_get_result>:

static int32_t vl53l5cx_get_result(VL53L5CX_Object_t *pObj, VL53L5CX_Result_t *pResult)
{
 800470c:	b590      	push	{r4, r7, lr}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
 8004714:	6039      	str	r1, [r7, #0]
  uint8_t i, j;
  uint8_t resolution;
  uint8_t target_status;
  static VL53L5CX_ResultsData data;

  if ((pObj == NULL) || (pResult == NULL))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d002      	beq.n	8004722 <vl53l5cx_get_result+0x16>
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d103      	bne.n	800472a <vl53l5cx_get_result+0x1e>
  {
    ret = VL53L5CX_INVALID_PARAM;
 8004722:	f06f 0301 	mvn.w	r3, #1
 8004726:	60fb      	str	r3, [r7, #12]
 8004728:	e0cf      	b.n	80048ca <vl53l5cx_get_result+0x1be>
  }
  else if (vl53l5cx_get_resolution(&pObj->Dev, &resolution) != VL53L5CX_STATUS_OK)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3318      	adds	r3, #24
 800472e:	f107 0208 	add.w	r2, r7, #8
 8004732:	4611      	mov	r1, r2
 8004734:	4618      	mov	r0, r3
 8004736:	f7fe fe7f 	bl	8003438 <vl53l5cx_get_resolution>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <vl53l5cx_get_result+0x3c>
  {
    ret = VL53L5CX_ERROR;
 8004740:	f04f 33ff 	mov.w	r3, #4294967295
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	e0c0      	b.n	80048ca <vl53l5cx_get_result+0x1be>
  }
  else if (vl53l5cx_get_ranging_data(&pObj->Dev, &data) != VL53L5CX_STATUS_OK)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3318      	adds	r3, #24
 800474c:	4961      	ldr	r1, [pc, #388]	@ (80048d4 <vl53l5cx_get_result+0x1c8>)
 800474e:	4618      	mov	r0, r3
 8004750:	f7fe fc58 	bl	8003004 <vl53l5cx_get_ranging_data>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d003      	beq.n	8004762 <vl53l5cx_get_result+0x56>
  {
    ret = VL53L5CX_ERROR;
 800475a:	f04f 33ff 	mov.w	r3, #4294967295
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	e0b3      	b.n	80048ca <vl53l5cx_get_result+0x1be>
  }
  else
  {
    pResult->NumberOfZones = resolution;
 8004762:	7a3b      	ldrb	r3, [r7, #8]
 8004764:	461a      	mov	r2, r3
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	601a      	str	r2, [r3, #0]

    for (i = 0; i < resolution; i++)
 800476a:	2300      	movs	r3, #0
 800476c:	72fb      	strb	r3, [r7, #11]
 800476e:	e0a5      	b.n	80048bc <vl53l5cx_get_result+0x1b0>
    {
      pResult->ZoneResult[i].NumberOfTargets = data.nb_target_detected[i];
 8004770:	7afb      	ldrb	r3, [r7, #11]
 8004772:	7afa      	ldrb	r2, [r7, #11]
 8004774:	4957      	ldr	r1, [pc, #348]	@ (80048d4 <vl53l5cx_get_result+0x1c8>)
 8004776:	440b      	add	r3, r1
 8004778:	f893 0104 	ldrb.w	r0, [r3, #260]	@ 0x104
 800477c:	6839      	ldr	r1, [r7, #0]
 800477e:	4613      	mov	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	4413      	add	r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	3304      	adds	r3, #4
 800478a:	4602      	mov	r2, r0
 800478c:	701a      	strb	r2, [r3, #0]

      for (j = 0; j < data.nb_target_detected[i]; j++)
 800478e:	2300      	movs	r3, #0
 8004790:	72bb      	strb	r3, [r7, #10]
 8004792:	e087      	b.n	80048a4 <vl53l5cx_get_result+0x198>
      {
        pResult->ZoneResult[i].Distance[j] = (uint32_t)data.distance_mm[(VL53L5CX_NB_TARGET_PER_ZONE * i) + j];
 8004794:	7afa      	ldrb	r2, [r7, #11]
 8004796:	7abb      	ldrb	r3, [r7, #10]
 8004798:	4413      	add	r3, r2
 800479a:	4a4e      	ldr	r2, [pc, #312]	@ (80048d4 <vl53l5cx_get_result+0x1c8>)
 800479c:	f503 73f0 	add.w	r3, r3, #480	@ 0x1e0
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	4413      	add	r3, r2
 80047a4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80047a8:	7afa      	ldrb	r2, [r7, #11]
 80047aa:	7ab8      	ldrb	r0, [r7, #10]
 80047ac:	461c      	mov	r4, r3
 80047ae:	6839      	ldr	r1, [r7, #0]
 80047b0:	4613      	mov	r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	4413      	add	r3, r2
 80047b6:	4403      	add	r3, r0
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	440b      	add	r3, r1
 80047bc:	609c      	str	r4, [r3, #8]

        /* return Ambient value if ambient rate output is enabled */
        if (pObj->IsAmbientEnabled == 1U)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 3adc 	ldrb.w	r3, [r3, #2780]	@ 0xadc
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d116      	bne.n	80047f6 <vl53l5cx_get_result+0xea>
        {
          /* apply ambient value to all targets in a given zone */
          pResult->ZoneResult[i].Ambient[j] = (float_t)data.ambient_per_spad[i];
 80047c8:	7afb      	ldrb	r3, [r7, #11]
 80047ca:	4a42      	ldr	r2, [pc, #264]	@ (80048d4 <vl53l5cx_get_result+0x1c8>)
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	4413      	add	r3, r2
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	7afa      	ldrb	r2, [r7, #11]
 80047d4:	7ab8      	ldrb	r0, [r7, #10]
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047de:	6839      	ldr	r1, [r7, #0]
 80047e0:	4613      	mov	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	4413      	add	r3, r2
 80047e6:	4403      	add	r3, r0
 80047e8:	3302      	adds	r3, #2
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	440b      	add	r3, r1
 80047ee:	3308      	adds	r3, #8
 80047f0:	edc3 7a00 	vstr	s15, [r3]
 80047f4:	e00d      	b.n	8004812 <vl53l5cx_get_result+0x106>
        }
        else
        {
          pResult->ZoneResult[i].Ambient[j] = 0.0f;
 80047f6:	7afa      	ldrb	r2, [r7, #11]
 80047f8:	7ab8      	ldrb	r0, [r7, #10]
 80047fa:	6839      	ldr	r1, [r7, #0]
 80047fc:	4613      	mov	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	4413      	add	r3, r2
 8004802:	4403      	add	r3, r0
 8004804:	3302      	adds	r3, #2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	3308      	adds	r3, #8
 800480c:	f04f 0200 	mov.w	r2, #0
 8004810:	601a      	str	r2, [r3, #0]
        }

        /* return Signal value if signal rate output is enabled */
        if (pObj->IsSignalEnabled == 1U)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 3add 	ldrb.w	r3, [r3, #2781]	@ 0xadd
 8004818:	2b01      	cmp	r3, #1
 800481a:	d119      	bne.n	8004850 <vl53l5cx_get_result+0x144>
        {
          pResult->ZoneResult[i].Signal[j] =
            (float_t)data.signal_per_spad[(VL53L5CX_NB_TARGET_PER_ZONE * i) + j];
 800481c:	7afa      	ldrb	r2, [r7, #11]
 800481e:	7abb      	ldrb	r3, [r7, #10]
 8004820:	4413      	add	r3, r2
 8004822:	4a2c      	ldr	r2, [pc, #176]	@ (80048d4 <vl53l5cx_get_result+0x1c8>)
 8004824:	3390      	adds	r3, #144	@ 0x90
 8004826:	009b      	lsls	r3, r3, #2
 8004828:	4413      	add	r3, r2
 800482a:	685b      	ldr	r3, [r3, #4]
          pResult->ZoneResult[i].Signal[j] =
 800482c:	7afa      	ldrb	r2, [r7, #11]
 800482e:	7ab8      	ldrb	r0, [r7, #10]
            (float_t)data.signal_per_spad[(VL53L5CX_NB_TARGET_PER_ZONE * i) + j];
 8004830:	ee07 3a90 	vmov	s15, r3
 8004834:	eef8 7a67 	vcvt.f32.u32	s15, s15
          pResult->ZoneResult[i].Signal[j] =
 8004838:	6839      	ldr	r1, [r7, #0]
 800483a:	4613      	mov	r3, r2
 800483c:	009b      	lsls	r3, r3, #2
 800483e:	4413      	add	r3, r2
 8004840:	4403      	add	r3, r0
 8004842:	3304      	adds	r3, #4
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	440b      	add	r3, r1
 8004848:	3304      	adds	r3, #4
 800484a:	edc3 7a00 	vstr	s15, [r3]
 800484e:	e00d      	b.n	800486c <vl53l5cx_get_result+0x160>
        }
        else
        {
          pResult->ZoneResult[i].Signal[j] = 0.0f;
 8004850:	7afa      	ldrb	r2, [r7, #11]
 8004852:	7ab8      	ldrb	r0, [r7, #10]
 8004854:	6839      	ldr	r1, [r7, #0]
 8004856:	4613      	mov	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4413      	add	r3, r2
 800485c:	4403      	add	r3, r0
 800485e:	3304      	adds	r3, #4
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	440b      	add	r3, r1
 8004864:	3304      	adds	r3, #4
 8004866:	f04f 0200 	mov.w	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
        }

        target_status = data.target_status[(VL53L5CX_NB_TARGET_PER_ZONE * i) + j];
 800486c:	7afa      	ldrb	r2, [r7, #11]
 800486e:	7abb      	ldrb	r3, [r7, #10]
 8004870:	4413      	add	r3, r2
 8004872:	4a18      	ldr	r2, [pc, #96]	@ (80048d4 <vl53l5cx_get_result+0x1c8>)
 8004874:	4413      	add	r3, r2
 8004876:	f893 3484 	ldrb.w	r3, [r3, #1156]	@ 0x484
 800487a:	727b      	strb	r3, [r7, #9]
        pResult->ZoneResult[i].Status[j] = vl53l5cx_map_target_status(target_status);
 800487c:	7a7b      	ldrb	r3, [r7, #9]
 800487e:	4618      	mov	r0, r3
 8004880:	f000 f82a 	bl	80048d8 <vl53l5cx_map_target_status>
 8004884:	4603      	mov	r3, r0
 8004886:	7afa      	ldrb	r2, [r7, #11]
 8004888:	7ab8      	ldrb	r0, [r7, #10]
 800488a:	461c      	mov	r4, r3
 800488c:	6839      	ldr	r1, [r7, #0]
 800488e:	4613      	mov	r3, r2
 8004890:	009b      	lsls	r3, r3, #2
 8004892:	4413      	add	r3, r2
 8004894:	4403      	add	r3, r0
 8004896:	3302      	adds	r3, #2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	440b      	add	r3, r1
 800489c:	605c      	str	r4, [r3, #4]
      for (j = 0; j < data.nb_target_detected[i]; j++)
 800489e:	7abb      	ldrb	r3, [r7, #10]
 80048a0:	3301      	adds	r3, #1
 80048a2:	72bb      	strb	r3, [r7, #10]
 80048a4:	7afb      	ldrb	r3, [r7, #11]
 80048a6:	4a0b      	ldr	r2, [pc, #44]	@ (80048d4 <vl53l5cx_get_result+0x1c8>)
 80048a8:	4413      	add	r3, r2
 80048aa:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 80048ae:	7aba      	ldrb	r2, [r7, #10]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	f4ff af6f 	bcc.w	8004794 <vl53l5cx_get_result+0x88>
    for (i = 0; i < resolution; i++)
 80048b6:	7afb      	ldrb	r3, [r7, #11]
 80048b8:	3301      	adds	r3, #1
 80048ba:	72fb      	strb	r3, [r7, #11]
 80048bc:	7a3b      	ldrb	r3, [r7, #8]
 80048be:	7afa      	ldrb	r2, [r7, #11]
 80048c0:	429a      	cmp	r2, r3
 80048c2:	f4ff af55 	bcc.w	8004770 <vl53l5cx_get_result+0x64>
      }
    }

    ret = VL53L5CX_OK;
 80048c6:	2300      	movs	r3, #0
 80048c8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80048ca:	68fb      	ldr	r3, [r7, #12]
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	3714      	adds	r7, #20
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd90      	pop	{r4, r7, pc}
 80048d4:	24000954 	.word	0x24000954

080048d8 <vl53l5cx_map_target_status>:

static uint8_t vl53l5cx_map_target_status(uint8_t status)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	4603      	mov	r3, r0
 80048e0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret;

  if ((status == 5U) || (status == 9U))
 80048e2:	79fb      	ldrb	r3, [r7, #7]
 80048e4:	2b05      	cmp	r3, #5
 80048e6:	d002      	beq.n	80048ee <vl53l5cx_map_target_status+0x16>
 80048e8:	79fb      	ldrb	r3, [r7, #7]
 80048ea:	2b09      	cmp	r3, #9
 80048ec:	d102      	bne.n	80048f4 <vl53l5cx_map_target_status+0x1c>
  {
    ret = 0U; /* ranging is OK */
 80048ee:	2300      	movs	r3, #0
 80048f0:	73fb      	strb	r3, [r7, #15]
 80048f2:	e007      	b.n	8004904 <vl53l5cx_map_target_status+0x2c>
  }
  else if (status == 0U)
 80048f4:	79fb      	ldrb	r3, [r7, #7]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d102      	bne.n	8004900 <vl53l5cx_map_target_status+0x28>
  {
    ret = 255U; /* no update */
 80048fa:	23ff      	movs	r3, #255	@ 0xff
 80048fc:	73fb      	strb	r3, [r7, #15]
 80048fe:	e001      	b.n	8004904 <vl53l5cx_map_target_status+0x2c>
  }
  else
  {
    ret = status; /* return device status otherwise */
 8004900:	79fb      	ldrb	r3, [r7, #7]
 8004902:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8004904:	7bfb      	ldrb	r3, [r7, #15]
}
 8004906:	4618      	mov	r0, r3
 8004908:	3714      	adds	r7, #20
 800490a:	46bd      	mov	sp, r7
 800490c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004910:	4770      	bx	lr
	...

08004914 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08c      	sub	sp, #48	@ 0x30
 8004918:	af00      	add	r7, sp, #0
 800491a:	4603      	mov	r3, r0
 800491c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800491e:	2300      	movs	r3, #0
 8004920:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8004922:	79fb      	ldrb	r3, [r7, #7]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d009      	beq.n	800493c <BSP_LED_Init+0x28>
 8004928:	79fb      	ldrb	r3, [r7, #7]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d006      	beq.n	800493c <BSP_LED_Init+0x28>
 800492e:	79fb      	ldrb	r3, [r7, #7]
 8004930:	2b02      	cmp	r3, #2
 8004932:	d003      	beq.n	800493c <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004934:	f06f 0301 	mvn.w	r3, #1
 8004938:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800493a:	e055      	b.n	80049e8 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 800493c:	79fb      	ldrb	r3, [r7, #7]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d10f      	bne.n	8004962 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8004942:	4b2c      	ldr	r3, [pc, #176]	@ (80049f4 <BSP_LED_Init+0xe0>)
 8004944:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004948:	4a2a      	ldr	r2, [pc, #168]	@ (80049f4 <BSP_LED_Init+0xe0>)
 800494a:	f043 0302 	orr.w	r3, r3, #2
 800494e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004952:	4b28      	ldr	r3, [pc, #160]	@ (80049f4 <BSP_LED_Init+0xe0>)
 8004954:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	617b      	str	r3, [r7, #20]
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	e021      	b.n	80049a6 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8004962:	79fb      	ldrb	r3, [r7, #7]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d10f      	bne.n	8004988 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8004968:	4b22      	ldr	r3, [pc, #136]	@ (80049f4 <BSP_LED_Init+0xe0>)
 800496a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800496e:	4a21      	ldr	r2, [pc, #132]	@ (80049f4 <BSP_LED_Init+0xe0>)
 8004970:	f043 0302 	orr.w	r3, r3, #2
 8004974:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004978:	4b1e      	ldr	r3, [pc, #120]	@ (80049f4 <BSP_LED_Init+0xe0>)
 800497a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800497e:	f003 0302 	and.w	r3, r3, #2
 8004982:	613b      	str	r3, [r7, #16]
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	e00e      	b.n	80049a6 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8004988:	4b1a      	ldr	r3, [pc, #104]	@ (80049f4 <BSP_LED_Init+0xe0>)
 800498a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800498e:	4a19      	ldr	r2, [pc, #100]	@ (80049f4 <BSP_LED_Init+0xe0>)
 8004990:	f043 0302 	orr.w	r3, r3, #2
 8004994:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004998:	4b16      	ldr	r3, [pc, #88]	@ (80049f4 <BSP_LED_Init+0xe0>)
 800499a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80049a6:	79fb      	ldrb	r3, [r7, #7]
 80049a8:	4a13      	ldr	r2, [pc, #76]	@ (80049f8 <BSP_LED_Init+0xe4>)
 80049aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049ae:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80049b0:	2301      	movs	r3, #1
 80049b2:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80049b4:	2300      	movs	r3, #0
 80049b6:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049b8:	2303      	movs	r3, #3
 80049ba:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80049bc:	79fb      	ldrb	r3, [r7, #7]
 80049be:	4a0f      	ldr	r2, [pc, #60]	@ (80049fc <BSP_LED_Init+0xe8>)
 80049c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049c4:	f107 0218 	add.w	r2, r7, #24
 80049c8:	4611      	mov	r1, r2
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fbe4 	bl	8005198 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80049d0:	79fb      	ldrb	r3, [r7, #7]
 80049d2:	4a0a      	ldr	r2, [pc, #40]	@ (80049fc <BSP_LED_Init+0xe8>)
 80049d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80049d8:	79fb      	ldrb	r3, [r7, #7]
 80049da:	4a07      	ldr	r2, [pc, #28]	@ (80049f8 <BSP_LED_Init+0xe4>)
 80049dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049e0:	2200      	movs	r2, #0
 80049e2:	4619      	mov	r1, r3
 80049e4:	f000 fe92 	bl	800570c <HAL_GPIO_WritePin>
  }

  return ret;
 80049e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3730      	adds	r7, #48	@ 0x30
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	58024400 	.word	0x58024400
 80049f8:	08021250 	.word	0x08021250
 80049fc:	24000048 	.word	0x24000048

08004a00 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8004a0e:	79fb      	ldrb	r3, [r7, #7]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d009      	beq.n	8004a28 <BSP_LED_Toggle+0x28>
 8004a14:	79fb      	ldrb	r3, [r7, #7]
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d006      	beq.n	8004a28 <BSP_LED_Toggle+0x28>
 8004a1a:	79fb      	ldrb	r3, [r7, #7]
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d003      	beq.n	8004a28 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004a20:	f06f 0301 	mvn.w	r3, #1
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	e00b      	b.n	8004a40 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8004a28:	79fb      	ldrb	r3, [r7, #7]
 8004a2a:	4a08      	ldr	r2, [pc, #32]	@ (8004a4c <BSP_LED_Toggle+0x4c>)
 8004a2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a30:	79fb      	ldrb	r3, [r7, #7]
 8004a32:	4907      	ldr	r1, [pc, #28]	@ (8004a50 <BSP_LED_Toggle+0x50>)
 8004a34:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4610      	mov	r0, r2
 8004a3c:	f000 fe7f 	bl	800573e <HAL_GPIO_TogglePin>
  }

  return ret;
 8004a40:	68fb      	ldr	r3, [r7, #12]
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	24000048 	.word	0x24000048
 8004a50:	08021250 	.word	0x08021250

08004a54 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b088      	sub	sp, #32
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	460a      	mov	r2, r1
 8004a5e:	71fb      	strb	r3, [r7, #7]
 8004a60:	4613      	mov	r3, r2
 8004a62:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8004a64:	4b2e      	ldr	r3, [pc, #184]	@ (8004b20 <BSP_PB_Init+0xcc>)
 8004a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a6a:	4a2d      	ldr	r2, [pc, #180]	@ (8004b20 <BSP_PB_Init+0xcc>)
 8004a6c:	f043 0304 	orr.w	r3, r3, #4
 8004a70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004a74:	4b2a      	ldr	r3, [pc, #168]	@ (8004b20 <BSP_PB_Init+0xcc>)
 8004a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004a7a:	f003 0304 	and.w	r3, r3, #4
 8004a7e:	60bb      	str	r3, [r7, #8]
 8004a80:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8004a82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004a86:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8004a88:	2302      	movs	r3, #2
 8004a8a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8004a90:	79bb      	ldrb	r3, [r7, #6]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10c      	bne.n	8004ab0 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8004a96:	2300      	movs	r3, #0
 8004a98:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	4a21      	ldr	r2, [pc, #132]	@ (8004b24 <BSP_PB_Init+0xd0>)
 8004a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aa2:	f107 020c 	add.w	r2, r7, #12
 8004aa6:	4611      	mov	r1, r2
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 fb75 	bl	8005198 <HAL_GPIO_Init>
 8004aae:	e031      	b.n	8004b14 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8004ab0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8004ab4:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	4a1a      	ldr	r2, [pc, #104]	@ (8004b24 <BSP_PB_Init+0xd0>)
 8004aba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004abe:	f107 020c 	add.w	r2, r7, #12
 8004ac2:	4611      	mov	r1, r2
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fb67 	bl	8005198 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8004aca:	79fb      	ldrb	r3, [r7, #7]
 8004acc:	00db      	lsls	r3, r3, #3
 8004ace:	4a16      	ldr	r2, [pc, #88]	@ (8004b28 <BSP_PB_Init+0xd4>)
 8004ad0:	441a      	add	r2, r3
 8004ad2:	79fb      	ldrb	r3, [r7, #7]
 8004ad4:	4915      	ldr	r1, [pc, #84]	@ (8004b2c <BSP_PB_Init+0xd8>)
 8004ad6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004ada:	4619      	mov	r1, r3
 8004adc:	4610      	mov	r0, r2
 8004ade:	f000 fb17 	bl	8005110 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8004ae2:	79fb      	ldrb	r3, [r7, #7]
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	4a10      	ldr	r2, [pc, #64]	@ (8004b28 <BSP_PB_Init+0xd4>)
 8004ae8:	1898      	adds	r0, r3, r2
 8004aea:	79fb      	ldrb	r3, [r7, #7]
 8004aec:	4a10      	ldr	r2, [pc, #64]	@ (8004b30 <BSP_PB_Init+0xdc>)
 8004aee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004af2:	461a      	mov	r2, r3
 8004af4:	2100      	movs	r1, #0
 8004af6:	f000 faec 	bl	80050d2 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8004afa:	2028      	movs	r0, #40	@ 0x28
 8004afc:	79fb      	ldrb	r3, [r7, #7]
 8004afe:	4a0d      	ldr	r2, [pc, #52]	@ (8004b34 <BSP_PB_Init+0xe0>)
 8004b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b04:	2200      	movs	r2, #0
 8004b06:	4619      	mov	r1, r3
 8004b08:	f000 faaf 	bl	800506a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8004b0c:	2328      	movs	r3, #40	@ 0x28
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 fac5 	bl	800509e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3720      	adds	r7, #32
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	58024400 	.word	0x58024400
 8004b24:	24000054 	.word	0x24000054
 8004b28:	24000ea4 	.word	0x24000ea4
 8004b2c:	08021258 	.word	0x08021258
 8004b30:	24000058 	.word	0x24000058
 8004b34:	2400005c 	.word	0x2400005c

08004b38 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8004b38:	b580      	push	{r7, lr}
 8004b3a:	b082      	sub	sp, #8
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	4603      	mov	r3, r0
 8004b40:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8004b42:	79fb      	ldrb	r3, [r7, #7]
 8004b44:	00db      	lsls	r3, r3, #3
 8004b46:	4a04      	ldr	r2, [pc, #16]	@ (8004b58 <BSP_PB_IRQHandler+0x20>)
 8004b48:	4413      	add	r3, r2
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 faf4 	bl	8005138 <HAL_EXTI_IRQHandler>
}
 8004b50:	bf00      	nop
 8004b52:	3708      	adds	r7, #8
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	24000ea4 	.word	0x24000ea4

08004b5c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	4603      	mov	r3, r0
 8004b64:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr
	...

08004b74 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	6039      	str	r1, [r7, #0]
 8004b7e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8004b84:	79fb      	ldrb	r3, [r7, #7]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8004b8a:	f06f 0301 	mvn.w	r3, #1
 8004b8e:	60fb      	str	r3, [r7, #12]
 8004b90:	e018      	b.n	8004bc4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8004b92:	79fb      	ldrb	r3, [r7, #7]
 8004b94:	2294      	movs	r2, #148	@ 0x94
 8004b96:	fb02 f303 	mul.w	r3, r2, r3
 8004b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8004bd0 <BSP_COM_Init+0x5c>)
 8004b9c:	4413      	add	r3, r2
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 f86e 	bl	8004c80 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8004ba4:	79fb      	ldrb	r3, [r7, #7]
 8004ba6:	2294      	movs	r2, #148	@ 0x94
 8004ba8:	fb02 f303 	mul.w	r3, r2, r3
 8004bac:	4a08      	ldr	r2, [pc, #32]	@ (8004bd0 <BSP_COM_Init+0x5c>)
 8004bae:	4413      	add	r3, r2
 8004bb0:	6839      	ldr	r1, [r7, #0]
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f000 f80e 	bl	8004bd4 <MX_USART3_Init>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8004bbe:	f06f 0303 	mvn.w	r3, #3
 8004bc2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}
 8004bce:	bf00      	nop
 8004bd0:	24000eac 	.word	0x24000eac

08004bd4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b082      	sub	sp, #8
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8004bde:	4b15      	ldr	r3, [pc, #84]	@ (8004c34 <MX_USART3_Init+0x60>)
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	220c      	movs	r2, #12
 8004bf2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	895b      	ldrh	r3, [r3, #10]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	685a      	ldr	r2, [r3, #4]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	891b      	ldrh	r3, [r3, #8]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	899b      	ldrh	r3, [r3, #12]
 8004c14:	461a      	mov	r2, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004c20:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f004 fc7e 	bl	8009524 <HAL_UART_Init>
 8004c28:	4603      	mov	r3, r0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	24000044 	.word	0x24000044

08004c38 <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8004c40:	4b09      	ldr	r3, [pc, #36]	@ (8004c68 <__io_putchar+0x30>)
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	461a      	mov	r2, r3
 8004c46:	2394      	movs	r3, #148	@ 0x94
 8004c48:	fb02 f303 	mul.w	r3, r2, r3
 8004c4c:	4a07      	ldr	r2, [pc, #28]	@ (8004c6c <__io_putchar+0x34>)
 8004c4e:	1898      	adds	r0, r3, r2
 8004c50:	1d39      	adds	r1, r7, #4
 8004c52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004c56:	2201      	movs	r2, #1
 8004c58:	f004 fcbe 	bl	80095d8 <HAL_UART_Transmit>
  return ch;
 8004c5c:	687b      	ldr	r3, [r7, #4]
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	bf00      	nop
 8004c68:	24000f40 	.word	0x24000f40
 8004c6c:	24000eac 	.word	0x24000eac

08004c70 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8004c74:	2000      	movs	r0, #0
 8004c76:	f7ff ff71 	bl	8004b5c <BSP_PB_Callback>
}
 8004c7a:	bf00      	nop
 8004c7c:	bd80      	pop	{r7, pc}
	...

08004c80 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b08a      	sub	sp, #40	@ 0x28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8004c88:	4b27      	ldr	r3, [pc, #156]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004c8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c8e:	4a26      	ldr	r2, [pc, #152]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004c90:	f043 0308 	orr.w	r3, r3, #8
 8004c94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c98:	4b23      	ldr	r3, [pc, #140]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004c9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c9e:	f003 0308 	and.w	r3, r3, #8
 8004ca2:	613b      	str	r3, [r7, #16]
 8004ca4:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8004ca6:	4b20      	ldr	r3, [pc, #128]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004ca8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cac:	4a1e      	ldr	r2, [pc, #120]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004cae:	f043 0308 	orr.w	r3, r3, #8
 8004cb2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004cb6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004cb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004cbc:	f003 0308 	and.w	r3, r3, #8
 8004cc0:	60fb      	str	r3, [r7, #12]
 8004cc2:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8004cc4:	4b18      	ldr	r3, [pc, #96]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004cc6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cca:	4a17      	ldr	r2, [pc, #92]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004ccc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004cd0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004cd4:	4b14      	ldr	r3, [pc, #80]	@ (8004d28 <COM1_MspInit+0xa8>)
 8004cd6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004cda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004cde:	60bb      	str	r3, [r7, #8]
 8004ce0:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8004ce2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ce6:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004ce8:	2302      	movs	r3, #2
 8004cea:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cec:	2302      	movs	r3, #2
 8004cee:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8004cf4:	2307      	movs	r3, #7
 8004cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8004cf8:	f107 0314 	add.w	r3, r7, #20
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	480b      	ldr	r0, [pc, #44]	@ (8004d2c <COM1_MspInit+0xac>)
 8004d00:	f000 fa4a 	bl	8005198 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8004d04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004d08:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004d0a:	2302      	movs	r3, #2
 8004d0c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8004d0e:	2307      	movs	r3, #7
 8004d10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8004d12:	f107 0314 	add.w	r3, r7, #20
 8004d16:	4619      	mov	r1, r3
 8004d18:	4804      	ldr	r0, [pc, #16]	@ (8004d2c <COM1_MspInit+0xac>)
 8004d1a:	f000 fa3d 	bl	8005198 <HAL_GPIO_Init>
}
 8004d1e:	bf00      	nop
 8004d20:	3728      	adds	r7, #40	@ 0x28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	58024400 	.word	0x58024400
 8004d2c:	58020c00 	.word	0x58020c00

08004d30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b082      	sub	sp, #8
 8004d34:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d36:	2003      	movs	r0, #3
 8004d38:	f000 f98c 	bl	8005054 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004d3c:	f002 fbf0 	bl	8007520 <HAL_RCC_GetSysClockFreq>
 8004d40:	4602      	mov	r2, r0
 8004d42:	4b15      	ldr	r3, [pc, #84]	@ (8004d98 <HAL_Init+0x68>)
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	0a1b      	lsrs	r3, r3, #8
 8004d48:	f003 030f 	and.w	r3, r3, #15
 8004d4c:	4913      	ldr	r1, [pc, #76]	@ (8004d9c <HAL_Init+0x6c>)
 8004d4e:	5ccb      	ldrb	r3, [r1, r3]
 8004d50:	f003 031f 	and.w	r3, r3, #31
 8004d54:	fa22 f303 	lsr.w	r3, r2, r3
 8004d58:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8004d98 <HAL_Init+0x68>)
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	f003 030f 	and.w	r3, r3, #15
 8004d62:	4a0e      	ldr	r2, [pc, #56]	@ (8004d9c <HAL_Init+0x6c>)
 8004d64:	5cd3      	ldrb	r3, [r2, r3]
 8004d66:	f003 031f 	and.w	r3, r3, #31
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8004d70:	4a0b      	ldr	r2, [pc, #44]	@ (8004da0 <HAL_Init+0x70>)
 8004d72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004d74:	4a0b      	ldr	r2, [pc, #44]	@ (8004da4 <HAL_Init+0x74>)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004d7a:	2000      	movs	r0, #0
 8004d7c:	f000 f814 	bl	8004da8 <HAL_InitTick>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e002      	b.n	8004d90 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004d8a:	f7fc fa61 	bl	8001250 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3708      	adds	r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	58024400 	.word	0x58024400
 8004d9c:	0800bb44 	.word	0x0800bb44
 8004da0:	24000008 	.word	0x24000008
 8004da4:	24000004 	.word	0x24000004

08004da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b082      	sub	sp, #8
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004db0:	4b15      	ldr	r3, [pc, #84]	@ (8004e08 <HAL_InitTick+0x60>)
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e021      	b.n	8004e00 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004dbc:	4b13      	ldr	r3, [pc, #76]	@ (8004e0c <HAL_InitTick+0x64>)
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	4b11      	ldr	r3, [pc, #68]	@ (8004e08 <HAL_InitTick+0x60>)
 8004dc2:	781b      	ldrb	r3, [r3, #0]
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004dca:	fbb3 f3f1 	udiv	r3, r3, r1
 8004dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f000 f971 	bl	80050ba <HAL_SYSTICK_Config>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d001      	beq.n	8004de2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e00e      	b.n	8004e00 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2b0f      	cmp	r3, #15
 8004de6:	d80a      	bhi.n	8004dfe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004de8:	2200      	movs	r2, #0
 8004dea:	6879      	ldr	r1, [r7, #4]
 8004dec:	f04f 30ff 	mov.w	r0, #4294967295
 8004df0:	f000 f93b 	bl	800506a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004df4:	4a06      	ldr	r2, [pc, #24]	@ (8004e10 <HAL_InitTick+0x68>)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e000      	b.n	8004e00 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3708      	adds	r7, #8
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	24000064 	.word	0x24000064
 8004e0c:	24000004 	.word	0x24000004
 8004e10:	24000060 	.word	0x24000060

08004e14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e14:	b480      	push	{r7}
 8004e16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004e18:	4b06      	ldr	r3, [pc, #24]	@ (8004e34 <HAL_IncTick+0x20>)
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	4b06      	ldr	r3, [pc, #24]	@ (8004e38 <HAL_IncTick+0x24>)
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4413      	add	r3, r2
 8004e24:	4a04      	ldr	r2, [pc, #16]	@ (8004e38 <HAL_IncTick+0x24>)
 8004e26:	6013      	str	r3, [r2, #0]
}
 8004e28:	bf00      	nop
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
 8004e32:	bf00      	nop
 8004e34:	24000064 	.word	0x24000064
 8004e38:	24000f44 	.word	0x24000f44

08004e3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  return uwTick;
 8004e40:	4b03      	ldr	r3, [pc, #12]	@ (8004e50 <HAL_GetTick+0x14>)
 8004e42:	681b      	ldr	r3, [r3, #0]
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	24000f44 	.word	0x24000f44

08004e54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004e5c:	f7ff ffee 	bl	8004e3c <HAL_GetTick>
 8004e60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e6c:	d005      	beq.n	8004e7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8004e98 <HAL_Delay+0x44>)
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	461a      	mov	r2, r3
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	4413      	add	r3, r2
 8004e78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004e7a:	bf00      	nop
 8004e7c:	f7ff ffde 	bl	8004e3c <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d8f7      	bhi.n	8004e7c <HAL_Delay+0x28>
  {
  }
}
 8004e8c:	bf00      	nop
 8004e8e:	bf00      	nop
 8004e90:	3710      	adds	r7, #16
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	24000064 	.word	0x24000064

08004e9c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004ea0:	4b03      	ldr	r3, [pc, #12]	@ (8004eb0 <HAL_GetREVID+0x14>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	0c1b      	lsrs	r3, r3, #16
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr
 8004eb0:	5c001000 	.word	0x5c001000

08004eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	f003 0307 	and.w	r3, r3, #7
 8004ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ef4 <__NVIC_SetPriorityGrouping+0x40>)
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004eca:	68ba      	ldr	r2, [r7, #8]
 8004ecc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004edc:	4b06      	ldr	r3, [pc, #24]	@ (8004ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ee2:	4a04      	ldr	r2, [pc, #16]	@ (8004ef4 <__NVIC_SetPriorityGrouping+0x40>)
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	60d3      	str	r3, [r2, #12]
}
 8004ee8:	bf00      	nop
 8004eea:	3714      	adds	r7, #20
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr
 8004ef4:	e000ed00 	.word	0xe000ed00
 8004ef8:	05fa0000 	.word	0x05fa0000

08004efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004efc:	b480      	push	{r7}
 8004efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f00:	4b04      	ldr	r3, [pc, #16]	@ (8004f14 <__NVIC_GetPriorityGrouping+0x18>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	0a1b      	lsrs	r3, r3, #8
 8004f06:	f003 0307 	and.w	r3, r3, #7
}
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr
 8004f14:	e000ed00 	.word	0xe000ed00

08004f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	4603      	mov	r3, r0
 8004f20:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004f22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	db0b      	blt.n	8004f42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f2a:	88fb      	ldrh	r3, [r7, #6]
 8004f2c:	f003 021f 	and.w	r2, r3, #31
 8004f30:	4907      	ldr	r1, [pc, #28]	@ (8004f50 <__NVIC_EnableIRQ+0x38>)
 8004f32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	2001      	movs	r0, #1
 8004f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8004f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f42:	bf00      	nop
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	e000e100 	.word	0xe000e100

08004f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	6039      	str	r1, [r7, #0]
 8004f5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004f60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	db0a      	blt.n	8004f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	b2da      	uxtb	r2, r3
 8004f6c:	490c      	ldr	r1, [pc, #48]	@ (8004fa0 <__NVIC_SetPriority+0x4c>)
 8004f6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004f72:	0112      	lsls	r2, r2, #4
 8004f74:	b2d2      	uxtb	r2, r2
 8004f76:	440b      	add	r3, r1
 8004f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004f7c:	e00a      	b.n	8004f94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	b2da      	uxtb	r2, r3
 8004f82:	4908      	ldr	r1, [pc, #32]	@ (8004fa4 <__NVIC_SetPriority+0x50>)
 8004f84:	88fb      	ldrh	r3, [r7, #6]
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	3b04      	subs	r3, #4
 8004f8c:	0112      	lsls	r2, r2, #4
 8004f8e:	b2d2      	uxtb	r2, r2
 8004f90:	440b      	add	r3, r1
 8004f92:	761a      	strb	r2, [r3, #24]
}
 8004f94:	bf00      	nop
 8004f96:	370c      	adds	r7, #12
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr
 8004fa0:	e000e100 	.word	0xe000e100
 8004fa4:	e000ed00 	.word	0xe000ed00

08004fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b089      	sub	sp, #36	@ 0x24
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f1c3 0307 	rsb	r3, r3, #7
 8004fc2:	2b04      	cmp	r3, #4
 8004fc4:	bf28      	it	cs
 8004fc6:	2304      	movcs	r3, #4
 8004fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	3304      	adds	r3, #4
 8004fce:	2b06      	cmp	r3, #6
 8004fd0:	d902      	bls.n	8004fd8 <NVIC_EncodePriority+0x30>
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	3b03      	subs	r3, #3
 8004fd6:	e000      	b.n	8004fda <NVIC_EncodePriority+0x32>
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe6:	43da      	mvns	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	401a      	ands	r2, r3
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8004ff4:	697b      	ldr	r3, [r7, #20]
 8004ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ffa:	43d9      	mvns	r1, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005000:	4313      	orrs	r3, r2
         );
}
 8005002:	4618      	mov	r0, r3
 8005004:	3724      	adds	r7, #36	@ 0x24
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
	...

08005010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	3b01      	subs	r3, #1
 800501c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005020:	d301      	bcc.n	8005026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005022:	2301      	movs	r3, #1
 8005024:	e00f      	b.n	8005046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005026:	4a0a      	ldr	r2, [pc, #40]	@ (8005050 <SysTick_Config+0x40>)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	3b01      	subs	r3, #1
 800502c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800502e:	210f      	movs	r1, #15
 8005030:	f04f 30ff 	mov.w	r0, #4294967295
 8005034:	f7ff ff8e 	bl	8004f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005038:	4b05      	ldr	r3, [pc, #20]	@ (8005050 <SysTick_Config+0x40>)
 800503a:	2200      	movs	r2, #0
 800503c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800503e:	4b04      	ldr	r3, [pc, #16]	@ (8005050 <SysTick_Config+0x40>)
 8005040:	2207      	movs	r2, #7
 8005042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005044:	2300      	movs	r3, #0
}
 8005046:	4618      	mov	r0, r3
 8005048:	3708      	adds	r7, #8
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
 800504e:	bf00      	nop
 8005050:	e000e010 	.word	0xe000e010

08005054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7ff ff29 	bl	8004eb4 <__NVIC_SetPriorityGrouping>
}
 8005062:	bf00      	nop
 8005064:	3708      	adds	r7, #8
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}

0800506a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af00      	add	r7, sp, #0
 8005070:	4603      	mov	r3, r0
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	607a      	str	r2, [r7, #4]
 8005076:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005078:	f7ff ff40 	bl	8004efc <__NVIC_GetPriorityGrouping>
 800507c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	68b9      	ldr	r1, [r7, #8]
 8005082:	6978      	ldr	r0, [r7, #20]
 8005084:	f7ff ff90 	bl	8004fa8 <NVIC_EncodePriority>
 8005088:	4602      	mov	r2, r0
 800508a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800508e:	4611      	mov	r1, r2
 8005090:	4618      	mov	r0, r3
 8005092:	f7ff ff5f 	bl	8004f54 <__NVIC_SetPriority>
}
 8005096:	bf00      	nop
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b082      	sub	sp, #8
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	4603      	mov	r3, r0
 80050a6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f7ff ff33 	bl	8004f18 <__NVIC_EnableIRQ>
}
 80050b2:	bf00      	nop
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}

080050ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050ba:	b580      	push	{r7, lr}
 80050bc:	b082      	sub	sp, #8
 80050be:	af00      	add	r7, sp, #0
 80050c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f7ff ffa4 	bl	8005010 <SysTick_Config>
 80050c8:	4603      	mov	r3, r0
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80050d2:	b480      	push	{r7}
 80050d4:	b087      	sub	sp, #28
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	60f8      	str	r0, [r7, #12]
 80050da:	460b      	mov	r3, r1
 80050dc:	607a      	str	r2, [r7, #4]
 80050de:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80050e0:	2300      	movs	r3, #0
 80050e2:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d101      	bne.n	80050ee <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e00a      	b.n	8005104 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 80050ee:	7afb      	ldrb	r3, [r7, #11]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d103      	bne.n	80050fc <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	605a      	str	r2, [r3, #4]
      break;
 80050fa:	e002      	b.n	8005102 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005100:	bf00      	nop
  }

  return status;
 8005102:	7dfb      	ldrb	r3, [r7, #23]
}
 8005104:	4618      	mov	r0, r3
 8005106:	371c      	adds	r7, #28
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
 8005118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d101      	bne.n	8005124 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	e003      	b.n	800512c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800512a:	2300      	movs	r3, #0
  }
}
 800512c:	4618      	mov	r0, r3
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b086      	sub	sp, #24
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	0c1b      	lsrs	r3, r3, #16
 8005146:	f003 0303 	and.w	r3, r3, #3
 800514a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 031f 	and.w	r3, r3, #31
 8005154:	2201      	movs	r2, #1
 8005156:	fa02 f303 	lsl.w	r3, r2, r3
 800515a:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	011a      	lsls	r2, r3, #4
 8005160:	4b0c      	ldr	r3, [pc, #48]	@ (8005194 <HAL_EXTI_IRQHandler+0x5c>)
 8005162:	4413      	add	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	4013      	ands	r3, r2
 800516e:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d009      	beq.n	800518a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	2b00      	cmp	r3, #0
 8005182:	d002      	beq.n	800518a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	4798      	blx	r3
    }
  }
}
 800518a:	bf00      	nop
 800518c:	3718      	adds	r7, #24
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	58000088 	.word	0x58000088

08005198 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005198:	b480      	push	{r7}
 800519a:	b089      	sub	sp, #36	@ 0x24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80051a6:	4b89      	ldr	r3, [pc, #548]	@ (80053cc <HAL_GPIO_Init+0x234>)
 80051a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80051aa:	e194      	b.n	80054d6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	2101      	movs	r1, #1
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	fa01 f303 	lsl.w	r3, r1, r3
 80051b8:	4013      	ands	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f000 8186 	beq.w	80054d0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f003 0303 	and.w	r3, r3, #3
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d005      	beq.n	80051dc <HAL_GPIO_Init+0x44>
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f003 0303 	and.w	r3, r3, #3
 80051d8:	2b02      	cmp	r3, #2
 80051da:	d130      	bne.n	800523e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	005b      	lsls	r3, r3, #1
 80051e6:	2203      	movs	r2, #3
 80051e8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ec:	43db      	mvns	r3, r3
 80051ee:	69ba      	ldr	r2, [r7, #24]
 80051f0:	4013      	ands	r3, r2
 80051f2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	68da      	ldr	r2, [r3, #12]
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	005b      	lsls	r3, r3, #1
 80051fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005200:	69ba      	ldr	r2, [r7, #24]
 8005202:	4313      	orrs	r3, r2
 8005204:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	69ba      	ldr	r2, [r7, #24]
 800520a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005212:	2201      	movs	r2, #1
 8005214:	69fb      	ldr	r3, [r7, #28]
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	43db      	mvns	r3, r3
 800521c:	69ba      	ldr	r2, [r7, #24]
 800521e:	4013      	ands	r3, r2
 8005220:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	091b      	lsrs	r3, r3, #4
 8005228:	f003 0201 	and.w	r2, r3, #1
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	fa02 f303 	lsl.w	r3, r2, r3
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	4313      	orrs	r3, r2
 8005236:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	69ba      	ldr	r2, [r7, #24]
 800523c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	f003 0303 	and.w	r3, r3, #3
 8005246:	2b03      	cmp	r3, #3
 8005248:	d017      	beq.n	800527a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005250:	69fb      	ldr	r3, [r7, #28]
 8005252:	005b      	lsls	r3, r3, #1
 8005254:	2203      	movs	r2, #3
 8005256:	fa02 f303 	lsl.w	r3, r2, r3
 800525a:	43db      	mvns	r3, r3
 800525c:	69ba      	ldr	r2, [r7, #24]
 800525e:	4013      	ands	r3, r2
 8005260:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	689a      	ldr	r2, [r3, #8]
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	005b      	lsls	r3, r3, #1
 800526a:	fa02 f303 	lsl.w	r3, r2, r3
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	4313      	orrs	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	f003 0303 	and.w	r3, r3, #3
 8005282:	2b02      	cmp	r3, #2
 8005284:	d123      	bne.n	80052ce <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	08da      	lsrs	r2, r3, #3
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	3208      	adds	r2, #8
 800528e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005292:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005294:	69fb      	ldr	r3, [r7, #28]
 8005296:	f003 0307 	and.w	r3, r3, #7
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	220f      	movs	r2, #15
 800529e:	fa02 f303 	lsl.w	r3, r2, r3
 80052a2:	43db      	mvns	r3, r3
 80052a4:	69ba      	ldr	r2, [r7, #24]
 80052a6:	4013      	ands	r3, r2
 80052a8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	691a      	ldr	r2, [r3, #16]
 80052ae:	69fb      	ldr	r3, [r7, #28]
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ba:	69ba      	ldr	r2, [r7, #24]
 80052bc:	4313      	orrs	r3, r2
 80052be:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	08da      	lsrs	r2, r3, #3
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3208      	adds	r2, #8
 80052c8:	69b9      	ldr	r1, [r7, #24]
 80052ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	005b      	lsls	r3, r3, #1
 80052d8:	2203      	movs	r2, #3
 80052da:	fa02 f303 	lsl.w	r3, r2, r3
 80052de:	43db      	mvns	r3, r3
 80052e0:	69ba      	ldr	r2, [r7, #24]
 80052e2:	4013      	ands	r3, r2
 80052e4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f003 0203 	and.w	r2, r3, #3
 80052ee:	69fb      	ldr	r3, [r7, #28]
 80052f0:	005b      	lsls	r3, r3, #1
 80052f2:	fa02 f303 	lsl.w	r3, r2, r3
 80052f6:	69ba      	ldr	r2, [r7, #24]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	69ba      	ldr	r2, [r7, #24]
 8005300:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 80e0 	beq.w	80054d0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005310:	4b2f      	ldr	r3, [pc, #188]	@ (80053d0 <HAL_GPIO_Init+0x238>)
 8005312:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005316:	4a2e      	ldr	r2, [pc, #184]	@ (80053d0 <HAL_GPIO_Init+0x238>)
 8005318:	f043 0302 	orr.w	r3, r3, #2
 800531c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005320:	4b2b      	ldr	r3, [pc, #172]	@ (80053d0 <HAL_GPIO_Init+0x238>)
 8005322:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800532e:	4a29      	ldr	r2, [pc, #164]	@ (80053d4 <HAL_GPIO_Init+0x23c>)
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	089b      	lsrs	r3, r3, #2
 8005334:	3302      	adds	r3, #2
 8005336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800533a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f003 0303 	and.w	r3, r3, #3
 8005342:	009b      	lsls	r3, r3, #2
 8005344:	220f      	movs	r2, #15
 8005346:	fa02 f303 	lsl.w	r3, r2, r3
 800534a:	43db      	mvns	r3, r3
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	4013      	ands	r3, r2
 8005350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a20      	ldr	r2, [pc, #128]	@ (80053d8 <HAL_GPIO_Init+0x240>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d052      	beq.n	8005400 <HAL_GPIO_Init+0x268>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a1f      	ldr	r2, [pc, #124]	@ (80053dc <HAL_GPIO_Init+0x244>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d031      	beq.n	80053c6 <HAL_GPIO_Init+0x22e>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a1e      	ldr	r2, [pc, #120]	@ (80053e0 <HAL_GPIO_Init+0x248>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d02b      	beq.n	80053c2 <HAL_GPIO_Init+0x22a>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a1d      	ldr	r2, [pc, #116]	@ (80053e4 <HAL_GPIO_Init+0x24c>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d025      	beq.n	80053be <HAL_GPIO_Init+0x226>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a1c      	ldr	r2, [pc, #112]	@ (80053e8 <HAL_GPIO_Init+0x250>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d01f      	beq.n	80053ba <HAL_GPIO_Init+0x222>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a1b      	ldr	r2, [pc, #108]	@ (80053ec <HAL_GPIO_Init+0x254>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d019      	beq.n	80053b6 <HAL_GPIO_Init+0x21e>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a1a      	ldr	r2, [pc, #104]	@ (80053f0 <HAL_GPIO_Init+0x258>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d013      	beq.n	80053b2 <HAL_GPIO_Init+0x21a>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a19      	ldr	r2, [pc, #100]	@ (80053f4 <HAL_GPIO_Init+0x25c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00d      	beq.n	80053ae <HAL_GPIO_Init+0x216>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a18      	ldr	r2, [pc, #96]	@ (80053f8 <HAL_GPIO_Init+0x260>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d007      	beq.n	80053aa <HAL_GPIO_Init+0x212>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a17      	ldr	r2, [pc, #92]	@ (80053fc <HAL_GPIO_Init+0x264>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d101      	bne.n	80053a6 <HAL_GPIO_Init+0x20e>
 80053a2:	2309      	movs	r3, #9
 80053a4:	e02d      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053a6:	230a      	movs	r3, #10
 80053a8:	e02b      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053aa:	2308      	movs	r3, #8
 80053ac:	e029      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053ae:	2307      	movs	r3, #7
 80053b0:	e027      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053b2:	2306      	movs	r3, #6
 80053b4:	e025      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053b6:	2305      	movs	r3, #5
 80053b8:	e023      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053ba:	2304      	movs	r3, #4
 80053bc:	e021      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053be:	2303      	movs	r3, #3
 80053c0:	e01f      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e01d      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053c6:	2301      	movs	r3, #1
 80053c8:	e01b      	b.n	8005402 <HAL_GPIO_Init+0x26a>
 80053ca:	bf00      	nop
 80053cc:	58000080 	.word	0x58000080
 80053d0:	58024400 	.word	0x58024400
 80053d4:	58000400 	.word	0x58000400
 80053d8:	58020000 	.word	0x58020000
 80053dc:	58020400 	.word	0x58020400
 80053e0:	58020800 	.word	0x58020800
 80053e4:	58020c00 	.word	0x58020c00
 80053e8:	58021000 	.word	0x58021000
 80053ec:	58021400 	.word	0x58021400
 80053f0:	58021800 	.word	0x58021800
 80053f4:	58021c00 	.word	0x58021c00
 80053f8:	58022000 	.word	0x58022000
 80053fc:	58022400 	.word	0x58022400
 8005400:	2300      	movs	r3, #0
 8005402:	69fa      	ldr	r2, [r7, #28]
 8005404:	f002 0203 	and.w	r2, r2, #3
 8005408:	0092      	lsls	r2, r2, #2
 800540a:	4093      	lsls	r3, r2
 800540c:	69ba      	ldr	r2, [r7, #24]
 800540e:	4313      	orrs	r3, r2
 8005410:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005412:	4938      	ldr	r1, [pc, #224]	@ (80054f4 <HAL_GPIO_Init+0x35c>)
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	089b      	lsrs	r3, r3, #2
 8005418:	3302      	adds	r3, #2
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005420:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	43db      	mvns	r3, r3
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	4013      	ands	r3, r2
 8005430:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d003      	beq.n	8005446 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	4313      	orrs	r3, r2
 8005444:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005446:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800544e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	43db      	mvns	r3, r3
 800545a:	69ba      	ldr	r2, [r7, #24]
 800545c:	4013      	ands	r3, r2
 800545e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005468:	2b00      	cmp	r3, #0
 800546a:	d003      	beq.n	8005474 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8005474:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005478:	69bb      	ldr	r3, [r7, #24]
 800547a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	43db      	mvns	r3, r3
 8005486:	69ba      	ldr	r2, [r7, #24]
 8005488:	4013      	ands	r3, r2
 800548a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8005498:	69ba      	ldr	r2, [r7, #24]
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	4313      	orrs	r3, r2
 800549e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	69ba      	ldr	r2, [r7, #24]
 80054a4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	69ba      	ldr	r2, [r7, #24]
 80054b2:	4013      	ands	r3, r2
 80054b4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d003      	beq.n	80054ca <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80054c2:	69ba      	ldr	r2, [r7, #24]
 80054c4:	693b      	ldr	r3, [r7, #16]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	69ba      	ldr	r2, [r7, #24]
 80054ce:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	3301      	adds	r3, #1
 80054d4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	fa22 f303 	lsr.w	r3, r2, r3
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f47f ae63 	bne.w	80051ac <HAL_GPIO_Init+0x14>
  }
}
 80054e6:	bf00      	nop
 80054e8:	bf00      	nop
 80054ea:	3724      	adds	r7, #36	@ 0x24
 80054ec:	46bd      	mov	sp, r7
 80054ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f2:	4770      	bx	lr
 80054f4:	58000400 	.word	0x58000400

080054f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b087      	sub	sp, #28
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005502:	2300      	movs	r3, #0
 8005504:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005506:	4b75      	ldr	r3, [pc, #468]	@ (80056dc <HAL_GPIO_DeInit+0x1e4>)
 8005508:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800550a:	e0d9      	b.n	80056c0 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800550c:	2201      	movs	r2, #1
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	fa02 f303 	lsl.w	r3, r2, r3
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	4013      	ands	r3, r2
 8005518:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	f000 80cc 	beq.w	80056ba <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005522:	4a6f      	ldr	r2, [pc, #444]	@ (80056e0 <HAL_GPIO_DeInit+0x1e8>)
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	089b      	lsrs	r3, r3, #2
 8005528:	3302      	adds	r3, #2
 800552a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800552e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	220f      	movs	r2, #15
 800553a:	fa02 f303 	lsl.w	r3, r2, r3
 800553e:	68ba      	ldr	r2, [r7, #8]
 8005540:	4013      	ands	r3, r2
 8005542:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a67      	ldr	r2, [pc, #412]	@ (80056e4 <HAL_GPIO_DeInit+0x1ec>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d037      	beq.n	80055bc <HAL_GPIO_DeInit+0xc4>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a66      	ldr	r2, [pc, #408]	@ (80056e8 <HAL_GPIO_DeInit+0x1f0>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d031      	beq.n	80055b8 <HAL_GPIO_DeInit+0xc0>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a65      	ldr	r2, [pc, #404]	@ (80056ec <HAL_GPIO_DeInit+0x1f4>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d02b      	beq.n	80055b4 <HAL_GPIO_DeInit+0xbc>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a64      	ldr	r2, [pc, #400]	@ (80056f0 <HAL_GPIO_DeInit+0x1f8>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d025      	beq.n	80055b0 <HAL_GPIO_DeInit+0xb8>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a63      	ldr	r2, [pc, #396]	@ (80056f4 <HAL_GPIO_DeInit+0x1fc>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d01f      	beq.n	80055ac <HAL_GPIO_DeInit+0xb4>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a62      	ldr	r2, [pc, #392]	@ (80056f8 <HAL_GPIO_DeInit+0x200>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d019      	beq.n	80055a8 <HAL_GPIO_DeInit+0xb0>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a61      	ldr	r2, [pc, #388]	@ (80056fc <HAL_GPIO_DeInit+0x204>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d013      	beq.n	80055a4 <HAL_GPIO_DeInit+0xac>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a60      	ldr	r2, [pc, #384]	@ (8005700 <HAL_GPIO_DeInit+0x208>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00d      	beq.n	80055a0 <HAL_GPIO_DeInit+0xa8>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	4a5f      	ldr	r2, [pc, #380]	@ (8005704 <HAL_GPIO_DeInit+0x20c>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d007      	beq.n	800559c <HAL_GPIO_DeInit+0xa4>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a5e      	ldr	r2, [pc, #376]	@ (8005708 <HAL_GPIO_DeInit+0x210>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d101      	bne.n	8005598 <HAL_GPIO_DeInit+0xa0>
 8005594:	2309      	movs	r3, #9
 8005596:	e012      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 8005598:	230a      	movs	r3, #10
 800559a:	e010      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 800559c:	2308      	movs	r3, #8
 800559e:	e00e      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055a0:	2307      	movs	r3, #7
 80055a2:	e00c      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055a4:	2306      	movs	r3, #6
 80055a6:	e00a      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055a8:	2305      	movs	r3, #5
 80055aa:	e008      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055ac:	2304      	movs	r3, #4
 80055ae:	e006      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055b0:	2303      	movs	r3, #3
 80055b2:	e004      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e002      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055b8:	2301      	movs	r3, #1
 80055ba:	e000      	b.n	80055be <HAL_GPIO_DeInit+0xc6>
 80055bc:	2300      	movs	r3, #0
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	f002 0203 	and.w	r2, r2, #3
 80055c4:	0092      	lsls	r2, r2, #2
 80055c6:	4093      	lsls	r3, r2
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d136      	bne.n	800563c <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	681a      	ldr	r2, [r3, #0]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	43db      	mvns	r3, r3
 80055d6:	401a      	ands	r2, r3
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	685a      	ldr	r2, [r3, #4]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	43db      	mvns	r3, r3
 80055e4:	401a      	ands	r2, r3
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80055ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	43db      	mvns	r3, r3
 80055f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80055f8:	4013      	ands	r3, r2
 80055fa:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80055fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	43db      	mvns	r3, r3
 8005606:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800560a:	4013      	ands	r3, r2
 800560c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	f003 0303 	and.w	r3, r3, #3
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	220f      	movs	r2, #15
 8005618:	fa02 f303 	lsl.w	r3, r2, r3
 800561c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800561e:	4a30      	ldr	r2, [pc, #192]	@ (80056e0 <HAL_GPIO_DeInit+0x1e8>)
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	089b      	lsrs	r3, r3, #2
 8005624:	3302      	adds	r3, #2
 8005626:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	43da      	mvns	r2, r3
 800562e:	482c      	ldr	r0, [pc, #176]	@ (80056e0 <HAL_GPIO_DeInit+0x1e8>)
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	089b      	lsrs	r3, r3, #2
 8005634:	400a      	ands	r2, r1
 8005636:	3302      	adds	r3, #2
 8005638:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	005b      	lsls	r3, r3, #1
 8005644:	2103      	movs	r1, #3
 8005646:	fa01 f303 	lsl.w	r3, r1, r3
 800564a:	431a      	orrs	r2, r3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	08da      	lsrs	r2, r3, #3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3208      	adds	r2, #8
 8005658:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	220f      	movs	r2, #15
 8005666:	fa02 f303 	lsl.w	r3, r2, r3
 800566a:	43db      	mvns	r3, r3
 800566c:	697a      	ldr	r2, [r7, #20]
 800566e:	08d2      	lsrs	r2, r2, #3
 8005670:	4019      	ands	r1, r3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	3208      	adds	r2, #8
 8005676:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	005b      	lsls	r3, r3, #1
 8005682:	2103      	movs	r1, #3
 8005684:	fa01 f303 	lsl.w	r3, r1, r3
 8005688:	43db      	mvns	r3, r3
 800568a:	401a      	ands	r2, r3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685a      	ldr	r2, [r3, #4]
 8005694:	2101      	movs	r1, #1
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	fa01 f303 	lsl.w	r3, r1, r3
 800569c:	43db      	mvns	r3, r3
 800569e:	401a      	ands	r2, r3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689a      	ldr	r2, [r3, #8]
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	005b      	lsls	r3, r3, #1
 80056ac:	2103      	movs	r1, #3
 80056ae:	fa01 f303 	lsl.w	r3, r1, r3
 80056b2:	43db      	mvns	r3, r3
 80056b4:	401a      	ands	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	609a      	str	r2, [r3, #8]
    }

    position++;
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	3301      	adds	r3, #1
 80056be:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 80056c0:	683a      	ldr	r2, [r7, #0]
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	fa22 f303 	lsr.w	r3, r2, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f47f af1f 	bne.w	800550c <HAL_GPIO_DeInit+0x14>
  }
}
 80056ce:	bf00      	nop
 80056d0:	bf00      	nop
 80056d2:	371c      	adds	r7, #28
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr
 80056dc:	58000080 	.word	0x58000080
 80056e0:	58000400 	.word	0x58000400
 80056e4:	58020000 	.word	0x58020000
 80056e8:	58020400 	.word	0x58020400
 80056ec:	58020800 	.word	0x58020800
 80056f0:	58020c00 	.word	0x58020c00
 80056f4:	58021000 	.word	0x58021000
 80056f8:	58021400 	.word	0x58021400
 80056fc:	58021800 	.word	0x58021800
 8005700:	58021c00 	.word	0x58021c00
 8005704:	58022000 	.word	0x58022000
 8005708:	58022400 	.word	0x58022400

0800570c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
 8005714:	460b      	mov	r3, r1
 8005716:	807b      	strh	r3, [r7, #2]
 8005718:	4613      	mov	r3, r2
 800571a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800571c:	787b      	ldrb	r3, [r7, #1]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005722:	887a      	ldrh	r2, [r7, #2]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8005728:	e003      	b.n	8005732 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800572a:	887b      	ldrh	r3, [r7, #2]
 800572c:	041a      	lsls	r2, r3, #16
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	619a      	str	r2, [r3, #24]
}
 8005732:	bf00      	nop
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573c:	4770      	bx	lr

0800573e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800573e:	b480      	push	{r7}
 8005740:	b085      	sub	sp, #20
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
 8005746:	460b      	mov	r3, r1
 8005748:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005750:	887a      	ldrh	r2, [r7, #2]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4013      	ands	r3, r2
 8005756:	041a      	lsls	r2, r3, #16
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	43d9      	mvns	r1, r3
 800575c:	887b      	ldrh	r3, [r7, #2]
 800575e:	400b      	ands	r3, r1
 8005760:	431a      	orrs	r2, r3
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	619a      	str	r2, [r3, #24]
}
 8005766:	bf00      	nop
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
	...

08005774 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e08b      	b.n	800589e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b00      	cmp	r3, #0
 8005790:	d106      	bne.n	80057a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f7fb fce2 	bl	8001164 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2224      	movs	r2, #36	@ 0x24
 80057a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 0201 	bic.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80057c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80057d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	68db      	ldr	r3, [r3, #12]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d107      	bne.n	80057ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689a      	ldr	r2, [r3, #8]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80057ea:	609a      	str	r2, [r3, #8]
 80057ec:	e006      	b.n	80057fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689a      	ldr	r2, [r3, #8]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80057fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	68db      	ldr	r3, [r3, #12]
 8005800:	2b02      	cmp	r3, #2
 8005802:	d108      	bne.n	8005816 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	685a      	ldr	r2, [r3, #4]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005812:	605a      	str	r2, [r3, #4]
 8005814:	e007      	b.n	8005826 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005824:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	6859      	ldr	r1, [r3, #4]
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	4b1d      	ldr	r3, [pc, #116]	@ (80058a8 <HAL_I2C_Init+0x134>)
 8005832:	430b      	orrs	r3, r1
 8005834:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68da      	ldr	r2, [r3, #12]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005844:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	691a      	ldr	r2, [r3, #16]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	695b      	ldr	r3, [r3, #20]
 800584e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	430a      	orrs	r2, r1
 800585e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	69d9      	ldr	r1, [r3, #28]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a1a      	ldr	r2, [r3, #32]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0201 	orr.w	r2, r2, #1
 800587e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2200      	movs	r2, #0
 8005884:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	2200      	movs	r2, #0
 8005892:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3708      	adds	r7, #8
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	02008000 	.word	0x02008000

080058ac <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e021      	b.n	8005902 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2224      	movs	r2, #36	@ 0x24
 80058c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0201 	bic.w	r2, r2, #1
 80058d4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f7fb fc8e 	bl	80011f8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2200      	movs	r2, #0
 80058fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
	...

0800590c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b088      	sub	sp, #32
 8005910:	af02      	add	r7, sp, #8
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	607a      	str	r2, [r7, #4]
 8005916:	461a      	mov	r2, r3
 8005918:	460b      	mov	r3, r1
 800591a:	817b      	strh	r3, [r7, #10]
 800591c:	4613      	mov	r3, r2
 800591e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005926:	b2db      	uxtb	r3, r3
 8005928:	2b20      	cmp	r3, #32
 800592a:	f040 80fd 	bne.w	8005b28 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005934:	2b01      	cmp	r3, #1
 8005936:	d101      	bne.n	800593c <HAL_I2C_Master_Transmit+0x30>
 8005938:	2302      	movs	r3, #2
 800593a:	e0f6      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x21e>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005944:	f7ff fa7a 	bl	8004e3c <HAL_GetTick>
 8005948:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	2319      	movs	r3, #25
 8005950:	2201      	movs	r2, #1
 8005952:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005956:	68f8      	ldr	r0, [r7, #12]
 8005958:	f000 fd0a 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e0e1      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2221      	movs	r2, #33	@ 0x21
 800596a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2210      	movs	r2, #16
 8005972:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	687a      	ldr	r2, [r7, #4]
 8005980:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	893a      	ldrh	r2, [r7, #8]
 8005986:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005992:	b29b      	uxth	r3, r3
 8005994:	2bff      	cmp	r3, #255	@ 0xff
 8005996:	d906      	bls.n	80059a6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	22ff      	movs	r2, #255	@ 0xff
 800599c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800599e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	e007      	b.n	80059b6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059aa:	b29a      	uxth	r2, r3
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80059b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80059b4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d024      	beq.n	8005a08 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c2:	781a      	ldrb	r2, [r3, #0]
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059d8:	b29b      	uxth	r3, r3
 80059da:	3b01      	subs	r3, #1
 80059dc:	b29a      	uxth	r2, r3
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059e6:	3b01      	subs	r3, #1
 80059e8:	b29a      	uxth	r2, r3
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	3301      	adds	r3, #1
 80059f6:	b2da      	uxtb	r2, r3
 80059f8:	8979      	ldrh	r1, [r7, #10]
 80059fa:	4b4e      	ldr	r3, [pc, #312]	@ (8005b34 <HAL_I2C_Master_Transmit+0x228>)
 80059fc:	9300      	str	r3, [sp, #0]
 80059fe:	697b      	ldr	r3, [r7, #20]
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 fe79 	bl	80066f8 <I2C_TransferConfig>
 8005a06:	e066      	b.n	8005ad6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a0c:	b2da      	uxtb	r2, r3
 8005a0e:	8979      	ldrh	r1, [r7, #10]
 8005a10:	4b48      	ldr	r3, [pc, #288]	@ (8005b34 <HAL_I2C_Master_Transmit+0x228>)
 8005a12:	9300      	str	r3, [sp, #0]
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f000 fe6e 	bl	80066f8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005a1c:	e05b      	b.n	8005ad6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	6a39      	ldr	r1, [r7, #32]
 8005a22:	68f8      	ldr	r0, [r7, #12]
 8005a24:	f000 fcfd 	bl	8006422 <I2C_WaitOnTXISFlagUntilTimeout>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d001      	beq.n	8005a32 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005a2e:	2301      	movs	r3, #1
 8005a30:	e07b      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a36:	781a      	ldrb	r2, [r3, #0]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a42:	1c5a      	adds	r2, r3, #1
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	b29a      	uxth	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	b29a      	uxth	r2, r3
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d034      	beq.n	8005ad6 <HAL_I2C_Master_Transmit+0x1ca>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d130      	bne.n	8005ad6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	9300      	str	r3, [sp, #0]
 8005a78:	6a3b      	ldr	r3, [r7, #32]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	2180      	movs	r1, #128	@ 0x80
 8005a7e:	68f8      	ldr	r0, [r7, #12]
 8005a80:	f000 fc76 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e04d      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	2bff      	cmp	r3, #255	@ 0xff
 8005a96:	d90e      	bls.n	8005ab6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	22ff      	movs	r2, #255	@ 0xff
 8005a9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa2:	b2da      	uxtb	r2, r3
 8005aa4:	8979      	ldrh	r1, [r7, #10]
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 fe22 	bl	80066f8 <I2C_TransferConfig>
 8005ab4:	e00f      	b.n	8005ad6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aba:	b29a      	uxth	r2, r3
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ac4:	b2da      	uxtb	r2, r3
 8005ac6:	8979      	ldrh	r1, [r7, #10]
 8005ac8:	2300      	movs	r3, #0
 8005aca:	9300      	str	r3, [sp, #0]
 8005acc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f000 fe11 	bl	80066f8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d19e      	bne.n	8005a1e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ae0:	693a      	ldr	r2, [r7, #16]
 8005ae2:	6a39      	ldr	r1, [r7, #32]
 8005ae4:	68f8      	ldr	r0, [r7, #12]
 8005ae6:	f000 fce3 	bl	80064b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005aea:	4603      	mov	r3, r0
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d001      	beq.n	8005af4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e01a      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	2220      	movs	r2, #32
 8005afa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6859      	ldr	r1, [r3, #4]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	4b0c      	ldr	r3, [pc, #48]	@ (8005b38 <HAL_I2C_Master_Transmit+0x22c>)
 8005b08:	400b      	ands	r3, r1
 8005b0a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2220      	movs	r2, #32
 8005b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005b24:	2300      	movs	r3, #0
 8005b26:	e000      	b.n	8005b2a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005b28:	2302      	movs	r3, #2
  }
}
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	3718      	adds	r7, #24
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	bd80      	pop	{r7, pc}
 8005b32:	bf00      	nop
 8005b34:	80002000 	.word	0x80002000
 8005b38:	fe00e800 	.word	0xfe00e800

08005b3c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	60f8      	str	r0, [r7, #12]
 8005b44:	4608      	mov	r0, r1
 8005b46:	4611      	mov	r1, r2
 8005b48:	461a      	mov	r2, r3
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	817b      	strh	r3, [r7, #10]
 8005b4e:	460b      	mov	r3, r1
 8005b50:	813b      	strh	r3, [r7, #8]
 8005b52:	4613      	mov	r3, r2
 8005b54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b20      	cmp	r3, #32
 8005b60:	f040 80f9 	bne.w	8005d56 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d002      	beq.n	8005b70 <HAL_I2C_Mem_Write+0x34>
 8005b6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d105      	bne.n	8005b7c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b76:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e0ed      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b82:	2b01      	cmp	r3, #1
 8005b84:	d101      	bne.n	8005b8a <HAL_I2C_Mem_Write+0x4e>
 8005b86:	2302      	movs	r3, #2
 8005b88:	e0e6      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b92:	f7ff f953 	bl	8004e3c <HAL_GetTick>
 8005b96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	2319      	movs	r3, #25
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005ba4:	68f8      	ldr	r0, [r7, #12]
 8005ba6:	f000 fbe3 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d001      	beq.n	8005bb4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e0d1      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2221      	movs	r2, #33	@ 0x21
 8005bb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2240      	movs	r2, #64	@ 0x40
 8005bc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6a3a      	ldr	r2, [r7, #32]
 8005bce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005bd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005bdc:	88f8      	ldrh	r0, [r7, #6]
 8005bde:	893a      	ldrh	r2, [r7, #8]
 8005be0:	8979      	ldrh	r1, [r7, #10]
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	9301      	str	r3, [sp, #4]
 8005be6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be8:	9300      	str	r3, [sp, #0]
 8005bea:	4603      	mov	r3, r0
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f000 faf3 	bl	80061d8 <I2C_RequestMemoryWrite>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e0a9      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	2bff      	cmp	r3, #255	@ 0xff
 8005c0c:	d90e      	bls.n	8005c2c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	22ff      	movs	r2, #255	@ 0xff
 8005c12:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c18:	b2da      	uxtb	r2, r3
 8005c1a:	8979      	ldrh	r1, [r7, #10]
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005c24:	68f8      	ldr	r0, [r7, #12]
 8005c26:	f000 fd67 	bl	80066f8 <I2C_TransferConfig>
 8005c2a:	e00f      	b.n	8005c4c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c3a:	b2da      	uxtb	r2, r3
 8005c3c:	8979      	ldrh	r1, [r7, #10]
 8005c3e:	2300      	movs	r3, #0
 8005c40:	9300      	str	r3, [sp, #0]
 8005c42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005c46:	68f8      	ldr	r0, [r7, #12]
 8005c48:	f000 fd56 	bl	80066f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c4c:	697a      	ldr	r2, [r7, #20]
 8005c4e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c50:	68f8      	ldr	r0, [r7, #12]
 8005c52:	f000 fbe6 	bl	8006422 <I2C_WaitOnTXISFlagUntilTimeout>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d001      	beq.n	8005c60 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	e07b      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c64:	781a      	ldrb	r2, [r3, #0]
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c7a:	b29b      	uxth	r3, r3
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d034      	beq.n	8005d04 <HAL_I2C_Mem_Write+0x1c8>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d130      	bne.n	8005d04 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	9300      	str	r3, [sp, #0]
 8005ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca8:	2200      	movs	r2, #0
 8005caa:	2180      	movs	r1, #128	@ 0x80
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f000 fb5f 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d001      	beq.n	8005cbc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e04d      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	2bff      	cmp	r3, #255	@ 0xff
 8005cc4:	d90e      	bls.n	8005ce4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	22ff      	movs	r2, #255	@ 0xff
 8005cca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd0:	b2da      	uxtb	r2, r3
 8005cd2:	8979      	ldrh	r1, [r7, #10]
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005cdc:	68f8      	ldr	r0, [r7, #12]
 8005cde:	f000 fd0b 	bl	80066f8 <I2C_TransferConfig>
 8005ce2:	e00f      	b.n	8005d04 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce8:	b29a      	uxth	r2, r3
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf2:	b2da      	uxtb	r2, r3
 8005cf4:	8979      	ldrh	r1, [r7, #10]
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	9300      	str	r3, [sp, #0]
 8005cfa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 fcfa 	bl	80066f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d19e      	bne.n	8005c4c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f000 fbcc 	bl	80064b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d001      	beq.n	8005d22 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e01a      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	2220      	movs	r2, #32
 8005d28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	6859      	ldr	r1, [r3, #4]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	4b0a      	ldr	r3, [pc, #40]	@ (8005d60 <HAL_I2C_Mem_Write+0x224>)
 8005d36:	400b      	ands	r3, r1
 8005d38:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2220      	movs	r2, #32
 8005d3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	e000      	b.n	8005d58 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005d56:	2302      	movs	r3, #2
  }
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3718      	adds	r7, #24
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}
 8005d60:	fe00e800 	.word	0xfe00e800

08005d64 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b088      	sub	sp, #32
 8005d68:	af02      	add	r7, sp, #8
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	4608      	mov	r0, r1
 8005d6e:	4611      	mov	r1, r2
 8005d70:	461a      	mov	r2, r3
 8005d72:	4603      	mov	r3, r0
 8005d74:	817b      	strh	r3, [r7, #10]
 8005d76:	460b      	mov	r3, r1
 8005d78:	813b      	strh	r3, [r7, #8]
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b20      	cmp	r3, #32
 8005d88:	f040 80fd 	bne.w	8005f86 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d8c:	6a3b      	ldr	r3, [r7, #32]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d002      	beq.n	8005d98 <HAL_I2C_Mem_Read+0x34>
 8005d92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d105      	bne.n	8005da4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d9e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e0f1      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d101      	bne.n	8005db2 <HAL_I2C_Mem_Read+0x4e>
 8005dae:	2302      	movs	r3, #2
 8005db0:	e0ea      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	2201      	movs	r2, #1
 8005db6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005dba:	f7ff f83f 	bl	8004e3c <HAL_GetTick>
 8005dbe:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	9300      	str	r3, [sp, #0]
 8005dc4:	2319      	movs	r3, #25
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005dcc:	68f8      	ldr	r0, [r7, #12]
 8005dce:	f000 facf 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d001      	beq.n	8005ddc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005dd8:	2301      	movs	r3, #1
 8005dda:	e0d5      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2222      	movs	r2, #34	@ 0x22
 8005de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2240      	movs	r2, #64	@ 0x40
 8005de8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6a3a      	ldr	r2, [r7, #32]
 8005df6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005dfc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e04:	88f8      	ldrh	r0, [r7, #6]
 8005e06:	893a      	ldrh	r2, [r7, #8]
 8005e08:	8979      	ldrh	r1, [r7, #10]
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	9301      	str	r3, [sp, #4]
 8005e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e10:	9300      	str	r3, [sp, #0]
 8005e12:	4603      	mov	r3, r0
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f000 fa33 	bl	8006280 <I2C_RequestMemoryRead>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d005      	beq.n	8005e2c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e0ad      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	2bff      	cmp	r3, #255	@ 0xff
 8005e34:	d90e      	bls.n	8005e54 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	22ff      	movs	r2, #255	@ 0xff
 8005e3a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	8979      	ldrh	r1, [r7, #10]
 8005e44:	4b52      	ldr	r3, [pc, #328]	@ (8005f90 <HAL_I2C_Mem_Read+0x22c>)
 8005e46:	9300      	str	r3, [sp, #0]
 8005e48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e4c:	68f8      	ldr	r0, [r7, #12]
 8005e4e:	f000 fc53 	bl	80066f8 <I2C_TransferConfig>
 8005e52:	e00f      	b.n	8005e74 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	8979      	ldrh	r1, [r7, #10]
 8005e66:	4b4a      	ldr	r3, [pc, #296]	@ (8005f90 <HAL_I2C_Mem_Read+0x22c>)
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e6e:	68f8      	ldr	r0, [r7, #12]
 8005e70:	f000 fc42 	bl	80066f8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	9300      	str	r3, [sp, #0]
 8005e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	2104      	movs	r1, #4
 8005e7e:	68f8      	ldr	r0, [r7, #12]
 8005e80:	f000 fa76 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e07c      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e98:	b2d2      	uxtb	r2, r2
 8005e9a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ea0:	1c5a      	adds	r2, r3, #1
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	b29a      	uxth	r2, r3
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d034      	beq.n	8005f34 <HAL_I2C_Mem_Read+0x1d0>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d130      	bne.n	8005f34 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed8:	2200      	movs	r2, #0
 8005eda:	2180      	movs	r1, #128	@ 0x80
 8005edc:	68f8      	ldr	r0, [r7, #12]
 8005ede:	f000 fa47 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d001      	beq.n	8005eec <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e04d      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	2bff      	cmp	r3, #255	@ 0xff
 8005ef4:	d90e      	bls.n	8005f14 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	22ff      	movs	r2, #255	@ 0xff
 8005efa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f00:	b2da      	uxtb	r2, r3
 8005f02:	8979      	ldrh	r1, [r7, #10]
 8005f04:	2300      	movs	r3, #0
 8005f06:	9300      	str	r3, [sp, #0]
 8005f08:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f000 fbf3 	bl	80066f8 <I2C_TransferConfig>
 8005f12:	e00f      	b.n	8005f34 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	8979      	ldrh	r1, [r7, #10]
 8005f26:	2300      	movs	r3, #0
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 fbe2 	bl	80066f8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d19a      	bne.n	8005e74 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f3e:	697a      	ldr	r2, [r7, #20]
 8005f40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f42:	68f8      	ldr	r0, [r7, #12]
 8005f44:	f000 fab4 	bl	80064b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d001      	beq.n	8005f52 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e01a      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	2220      	movs	r2, #32
 8005f58:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6859      	ldr	r1, [r3, #4]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	4b0b      	ldr	r3, [pc, #44]	@ (8005f94 <HAL_I2C_Mem_Read+0x230>)
 8005f66:	400b      	ands	r3, r1
 8005f68:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2220      	movs	r2, #32
 8005f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2200      	movs	r2, #0
 8005f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005f82:	2300      	movs	r3, #0
 8005f84:	e000      	b.n	8005f88 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005f86:	2302      	movs	r3, #2
  }
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3718      	adds	r7, #24
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	80002400 	.word	0x80002400
 8005f94:	fe00e800 	.word	0xfe00e800

08005f98 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b08a      	sub	sp, #40	@ 0x28
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	60f8      	str	r0, [r7, #12]
 8005fa0:	607a      	str	r2, [r7, #4]
 8005fa2:	603b      	str	r3, [r7, #0]
 8005fa4:	460b      	mov	r3, r1
 8005fa6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	2b20      	cmp	r3, #32
 8005fba:	f040 80e9 	bne.w	8006190 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fcc:	d101      	bne.n	8005fd2 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8005fce:	2302      	movs	r3, #2
 8005fd0:	e0df      	b.n	8006192 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d101      	bne.n	8005fe0 <HAL_I2C_IsDeviceReady+0x48>
 8005fdc:	2302      	movs	r3, #2
 8005fde:	e0d8      	b.n	8006192 <HAL_I2C_IsDeviceReady+0x1fa>
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2224      	movs	r2, #36	@ 0x24
 8005fec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d105      	bne.n	800600a <HAL_I2C_IsDeviceReady+0x72>
 8005ffe:	897b      	ldrh	r3, [r7, #10]
 8006000:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006004:	4b65      	ldr	r3, [pc, #404]	@ (800619c <HAL_I2C_IsDeviceReady+0x204>)
 8006006:	4313      	orrs	r3, r2
 8006008:	e004      	b.n	8006014 <HAL_I2C_IsDeviceReady+0x7c>
 800600a:	897b      	ldrh	r3, [r7, #10]
 800600c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006010:	4b63      	ldr	r3, [pc, #396]	@ (80061a0 <HAL_I2C_IsDeviceReady+0x208>)
 8006012:	4313      	orrs	r3, r2
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	6812      	ldr	r2, [r2, #0]
 8006018:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800601a:	f7fe ff0f 	bl	8004e3c <HAL_GetTick>
 800601e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	699b      	ldr	r3, [r3, #24]
 8006026:	f003 0320 	and.w	r3, r3, #32
 800602a:	2b20      	cmp	r3, #32
 800602c:	bf0c      	ite	eq
 800602e:	2301      	moveq	r3, #1
 8006030:	2300      	movne	r3, #0
 8006032:	b2db      	uxtb	r3, r3
 8006034:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	f003 0310 	and.w	r3, r3, #16
 8006040:	2b10      	cmp	r3, #16
 8006042:	bf0c      	ite	eq
 8006044:	2301      	moveq	r3, #1
 8006046:	2300      	movne	r3, #0
 8006048:	b2db      	uxtb	r3, r3
 800604a:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800604c:	e034      	b.n	80060b8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006054:	d01a      	beq.n	800608c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006056:	f7fe fef1 	bl	8004e3c <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	429a      	cmp	r2, r3
 8006064:	d302      	bcc.n	800606c <HAL_I2C_IsDeviceReady+0xd4>
 8006066:	683b      	ldr	r3, [r7, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10f      	bne.n	800608c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2220      	movs	r2, #32
 8006070:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006078:	f043 0220 	orr.w	r2, r3, #32
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e082      	b.n	8006192 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	699b      	ldr	r3, [r3, #24]
 8006092:	f003 0320 	and.w	r3, r3, #32
 8006096:	2b20      	cmp	r3, #32
 8006098:	bf0c      	ite	eq
 800609a:	2301      	moveq	r3, #1
 800609c:	2300      	movne	r3, #0
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	f003 0310 	and.w	r3, r3, #16
 80060ac:	2b10      	cmp	r3, #16
 80060ae:	bf0c      	ite	eq
 80060b0:	2301      	moveq	r3, #1
 80060b2:	2300      	movne	r3, #0
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80060b8:	7fbb      	ldrb	r3, [r7, #30]
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d102      	bne.n	80060c4 <HAL_I2C_IsDeviceReady+0x12c>
 80060be:	7f7b      	ldrb	r3, [r7, #29]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d0c4      	beq.n	800604e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	f003 0310 	and.w	r3, r3, #16
 80060ce:	2b10      	cmp	r3, #16
 80060d0:	d027      	beq.n	8006122 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	9300      	str	r3, [sp, #0]
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	2200      	movs	r2, #0
 80060da:	2120      	movs	r1, #32
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f000 f947 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 80060e2:	4603      	mov	r3, r0
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d00e      	beq.n	8006106 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d107      	bne.n	8006100 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2220      	movs	r2, #32
 80060f6:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	645a      	str	r2, [r3, #68]	@ 0x44
 80060fe:	e026      	b.n	800614e <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	77fb      	strb	r3, [r7, #31]
 8006104:	e023      	b.n	800614e <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2220      	movs	r2, #32
 800610c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	2220      	movs	r2, #32
 8006112:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800611e:	2300      	movs	r3, #0
 8006120:	e037      	b.n	8006192 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2210      	movs	r2, #16
 8006128:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	9300      	str	r3, [sp, #0]
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	2200      	movs	r2, #0
 8006132:	2120      	movs	r1, #32
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 f91b 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d002      	beq.n	8006146 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	77fb      	strb	r3, [r7, #31]
 8006144:	e003      	b.n	800614e <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	2220      	movs	r2, #32
 800614c:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	3301      	adds	r3, #1
 8006152:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	429a      	cmp	r2, r3
 800615a:	d904      	bls.n	8006166 <HAL_I2C_IsDeviceReady+0x1ce>
 800615c:	7ffb      	ldrb	r3, [r7, #31]
 800615e:	2b01      	cmp	r3, #1
 8006160:	d101      	bne.n	8006166 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8006162:	2300      	movs	r3, #0
 8006164:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	429a      	cmp	r2, r3
 800616c:	f63f af43 	bhi.w	8005ff6 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2220      	movs	r2, #32
 8006174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800617c:	f043 0220 	orr.w	r2, r3, #32
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	e000      	b.n	8006192 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8006190:	2302      	movs	r3, #2
  }
}
 8006192:	4618      	mov	r0, r3
 8006194:	3720      	adds	r7, #32
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	02002000 	.word	0x02002000
 80061a0:	02002800 	.word	0x02002800

080061a4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b083      	sub	sp, #12
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061b2:	b2db      	uxtb	r3, r3
}
 80061b4:	4618      	mov	r0, r3
 80061b6:	370c      	adds	r7, #12
 80061b8:	46bd      	mov	sp, r7
 80061ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061be:	4770      	bx	lr

080061c0 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b083      	sub	sp, #12
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af02      	add	r7, sp, #8
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	4608      	mov	r0, r1
 80061e2:	4611      	mov	r1, r2
 80061e4:	461a      	mov	r2, r3
 80061e6:	4603      	mov	r3, r0
 80061e8:	817b      	strh	r3, [r7, #10]
 80061ea:	460b      	mov	r3, r1
 80061ec:	813b      	strh	r3, [r7, #8]
 80061ee:	4613      	mov	r3, r2
 80061f0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80061f2:	88fb      	ldrh	r3, [r7, #6]
 80061f4:	b2da      	uxtb	r2, r3
 80061f6:	8979      	ldrh	r1, [r7, #10]
 80061f8:	4b20      	ldr	r3, [pc, #128]	@ (800627c <I2C_RequestMemoryWrite+0xa4>)
 80061fa:	9300      	str	r3, [sp, #0]
 80061fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006200:	68f8      	ldr	r0, [r7, #12]
 8006202:	f000 fa79 	bl	80066f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006206:	69fa      	ldr	r2, [r7, #28]
 8006208:	69b9      	ldr	r1, [r7, #24]
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	f000 f909 	bl	8006422 <I2C_WaitOnTXISFlagUntilTimeout>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	d001      	beq.n	800621a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e02c      	b.n	8006274 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800621a:	88fb      	ldrh	r3, [r7, #6]
 800621c:	2b01      	cmp	r3, #1
 800621e:	d105      	bne.n	800622c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006220:	893b      	ldrh	r3, [r7, #8]
 8006222:	b2da      	uxtb	r2, r3
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	629a      	str	r2, [r3, #40]	@ 0x28
 800622a:	e015      	b.n	8006258 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800622c:	893b      	ldrh	r3, [r7, #8]
 800622e:	0a1b      	lsrs	r3, r3, #8
 8006230:	b29b      	uxth	r3, r3
 8006232:	b2da      	uxtb	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800623a:	69fa      	ldr	r2, [r7, #28]
 800623c:	69b9      	ldr	r1, [r7, #24]
 800623e:	68f8      	ldr	r0, [r7, #12]
 8006240:	f000 f8ef 	bl	8006422 <I2C_WaitOnTXISFlagUntilTimeout>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d001      	beq.n	800624e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
 800624c:	e012      	b.n	8006274 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800624e:	893b      	ldrh	r3, [r7, #8]
 8006250:	b2da      	uxtb	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006258:	69fb      	ldr	r3, [r7, #28]
 800625a:	9300      	str	r3, [sp, #0]
 800625c:	69bb      	ldr	r3, [r7, #24]
 800625e:	2200      	movs	r2, #0
 8006260:	2180      	movs	r1, #128	@ 0x80
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	f000 f884 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e000      	b.n	8006274 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8006272:	2300      	movs	r3, #0
}
 8006274:	4618      	mov	r0, r3
 8006276:	3710      	adds	r7, #16
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	80002000 	.word	0x80002000

08006280 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af02      	add	r7, sp, #8
 8006286:	60f8      	str	r0, [r7, #12]
 8006288:	4608      	mov	r0, r1
 800628a:	4611      	mov	r1, r2
 800628c:	461a      	mov	r2, r3
 800628e:	4603      	mov	r3, r0
 8006290:	817b      	strh	r3, [r7, #10]
 8006292:	460b      	mov	r3, r1
 8006294:	813b      	strh	r3, [r7, #8]
 8006296:	4613      	mov	r3, r2
 8006298:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800629a:	88fb      	ldrh	r3, [r7, #6]
 800629c:	b2da      	uxtb	r2, r3
 800629e:	8979      	ldrh	r1, [r7, #10]
 80062a0:	4b20      	ldr	r3, [pc, #128]	@ (8006324 <I2C_RequestMemoryRead+0xa4>)
 80062a2:	9300      	str	r3, [sp, #0]
 80062a4:	2300      	movs	r3, #0
 80062a6:	68f8      	ldr	r0, [r7, #12]
 80062a8:	f000 fa26 	bl	80066f8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062ac:	69fa      	ldr	r2, [r7, #28]
 80062ae:	69b9      	ldr	r1, [r7, #24]
 80062b0:	68f8      	ldr	r0, [r7, #12]
 80062b2:	f000 f8b6 	bl	8006422 <I2C_WaitOnTXISFlagUntilTimeout>
 80062b6:	4603      	mov	r3, r0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d001      	beq.n	80062c0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e02c      	b.n	800631a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062c0:	88fb      	ldrh	r3, [r7, #6]
 80062c2:	2b01      	cmp	r3, #1
 80062c4:	d105      	bne.n	80062d2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062c6:	893b      	ldrh	r3, [r7, #8]
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80062d0:	e015      	b.n	80062fe <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062d2:	893b      	ldrh	r3, [r7, #8]
 80062d4:	0a1b      	lsrs	r3, r3, #8
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	b2da      	uxtb	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062e0:	69fa      	ldr	r2, [r7, #28]
 80062e2:	69b9      	ldr	r1, [r7, #24]
 80062e4:	68f8      	ldr	r0, [r7, #12]
 80062e6:	f000 f89c 	bl	8006422 <I2C_WaitOnTXISFlagUntilTimeout>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d001      	beq.n	80062f4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80062f0:	2301      	movs	r3, #1
 80062f2:	e012      	b.n	800631a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062f4:	893b      	ldrh	r3, [r7, #8]
 80062f6:	b2da      	uxtb	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	9300      	str	r3, [sp, #0]
 8006302:	69bb      	ldr	r3, [r7, #24]
 8006304:	2200      	movs	r2, #0
 8006306:	2140      	movs	r1, #64	@ 0x40
 8006308:	68f8      	ldr	r0, [r7, #12]
 800630a:	f000 f831 	bl	8006370 <I2C_WaitOnFlagUntilTimeout>
 800630e:	4603      	mov	r3, r0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d001      	beq.n	8006318 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
 8006316:	e000      	b.n	800631a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006318:	2300      	movs	r3, #0
}
 800631a:	4618      	mov	r0, r3
 800631c:	3710      	adds	r7, #16
 800631e:	46bd      	mov	sp, r7
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	80002000 	.word	0x80002000

08006328 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	699b      	ldr	r3, [r3, #24]
 8006336:	f003 0302 	and.w	r3, r3, #2
 800633a:	2b02      	cmp	r3, #2
 800633c:	d103      	bne.n	8006346 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2200      	movs	r2, #0
 8006344:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	699b      	ldr	r3, [r3, #24]
 800634c:	f003 0301 	and.w	r3, r3, #1
 8006350:	2b01      	cmp	r3, #1
 8006352:	d007      	beq.n	8006364 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	699a      	ldr	r2, [r3, #24]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0201 	orr.w	r2, r2, #1
 8006362:	619a      	str	r2, [r3, #24]
  }
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	603b      	str	r3, [r7, #0]
 800637c:	4613      	mov	r3, r2
 800637e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006380:	e03b      	b.n	80063fa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006382:	69ba      	ldr	r2, [r7, #24]
 8006384:	6839      	ldr	r1, [r7, #0]
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f000 f8d6 	bl	8006538 <I2C_IsErrorOccurred>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d001      	beq.n	8006396 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e041      	b.n	800641a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800639c:	d02d      	beq.n	80063fa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800639e:	f7fe fd4d 	bl	8004e3c <HAL_GetTick>
 80063a2:	4602      	mov	r2, r0
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	1ad3      	subs	r3, r2, r3
 80063a8:	683a      	ldr	r2, [r7, #0]
 80063aa:	429a      	cmp	r2, r3
 80063ac:	d302      	bcc.n	80063b4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d122      	bne.n	80063fa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	699a      	ldr	r2, [r3, #24]
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	4013      	ands	r3, r2
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	bf0c      	ite	eq
 80063c4:	2301      	moveq	r3, #1
 80063c6:	2300      	movne	r3, #0
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	461a      	mov	r2, r3
 80063cc:	79fb      	ldrb	r3, [r7, #7]
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d113      	bne.n	80063fa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063d6:	f043 0220 	orr.w	r2, r3, #32
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2220      	movs	r2, #32
 80063e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2200      	movs	r2, #0
 80063ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2200      	movs	r2, #0
 80063f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e00f      	b.n	800641a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	699a      	ldr	r2, [r3, #24]
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	4013      	ands	r3, r2
 8006404:	68ba      	ldr	r2, [r7, #8]
 8006406:	429a      	cmp	r2, r3
 8006408:	bf0c      	ite	eq
 800640a:	2301      	moveq	r3, #1
 800640c:	2300      	movne	r3, #0
 800640e:	b2db      	uxtb	r3, r3
 8006410:	461a      	mov	r2, r3
 8006412:	79fb      	ldrb	r3, [r7, #7]
 8006414:	429a      	cmp	r2, r3
 8006416:	d0b4      	beq.n	8006382 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006418:	2300      	movs	r3, #0
}
 800641a:	4618      	mov	r0, r3
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006422:	b580      	push	{r7, lr}
 8006424:	b084      	sub	sp, #16
 8006426:	af00      	add	r7, sp, #0
 8006428:	60f8      	str	r0, [r7, #12]
 800642a:	60b9      	str	r1, [r7, #8]
 800642c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800642e:	e033      	b.n	8006498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	68b9      	ldr	r1, [r7, #8]
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f000 f87f 	bl	8006538 <I2C_IsErrorOccurred>
 800643a:	4603      	mov	r3, r0
 800643c:	2b00      	cmp	r3, #0
 800643e:	d001      	beq.n	8006444 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e031      	b.n	80064a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644a:	d025      	beq.n	8006498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800644c:	f7fe fcf6 	bl	8004e3c <HAL_GetTick>
 8006450:	4602      	mov	r2, r0
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	1ad3      	subs	r3, r2, r3
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	429a      	cmp	r2, r3
 800645a:	d302      	bcc.n	8006462 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d11a      	bne.n	8006498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	f003 0302 	and.w	r3, r3, #2
 800646c:	2b02      	cmp	r3, #2
 800646e:	d013      	beq.n	8006498 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006474:	f043 0220 	orr.w	r2, r3, #32
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2220      	movs	r2, #32
 8006480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e007      	b.n	80064a8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b02      	cmp	r3, #2
 80064a4:	d1c4      	bne.n	8006430 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3710      	adds	r7, #16
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}

080064b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	60f8      	str	r0, [r7, #12]
 80064b8:	60b9      	str	r1, [r7, #8]
 80064ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80064bc:	e02f      	b.n	800651e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	68b9      	ldr	r1, [r7, #8]
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 f838 	bl	8006538 <I2C_IsErrorOccurred>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e02d      	b.n	800652e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064d2:	f7fe fcb3 	bl	8004e3c <HAL_GetTick>
 80064d6:	4602      	mov	r2, r0
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	429a      	cmp	r2, r3
 80064e0:	d302      	bcc.n	80064e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d11a      	bne.n	800651e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	f003 0320 	and.w	r3, r3, #32
 80064f2:	2b20      	cmp	r3, #32
 80064f4:	d013      	beq.n	800651e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064fa:	f043 0220 	orr.w	r2, r3, #32
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	2220      	movs	r2, #32
 8006506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	2200      	movs	r2, #0
 800650e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e007      	b.n	800652e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	f003 0320 	and.w	r3, r3, #32
 8006528:	2b20      	cmp	r3, #32
 800652a:	d1c8      	bne.n	80064be <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800652c:	2300      	movs	r3, #0
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
	...

08006538 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b08a      	sub	sp, #40	@ 0x28
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006544:	2300      	movs	r3, #0
 8006546:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	699b      	ldr	r3, [r3, #24]
 8006550:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006552:	2300      	movs	r3, #0
 8006554:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	f003 0310 	and.w	r3, r3, #16
 8006560:	2b00      	cmp	r3, #0
 8006562:	d068      	beq.n	8006636 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2210      	movs	r2, #16
 800656a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800656c:	e049      	b.n	8006602 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006574:	d045      	beq.n	8006602 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006576:	f7fe fc61 	bl	8004e3c <HAL_GetTick>
 800657a:	4602      	mov	r2, r0
 800657c:	69fb      	ldr	r3, [r7, #28]
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	68ba      	ldr	r2, [r7, #8]
 8006582:	429a      	cmp	r2, r3
 8006584:	d302      	bcc.n	800658c <I2C_IsErrorOccurred+0x54>
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d13a      	bne.n	8006602 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006596:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800659e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065ae:	d121      	bne.n	80065f4 <I2C_IsErrorOccurred+0xbc>
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80065b6:	d01d      	beq.n	80065f4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80065b8:	7cfb      	ldrb	r3, [r7, #19]
 80065ba:	2b20      	cmp	r3, #32
 80065bc:	d01a      	beq.n	80065f4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	685a      	ldr	r2, [r3, #4]
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80065cc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80065ce:	f7fe fc35 	bl	8004e3c <HAL_GetTick>
 80065d2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065d4:	e00e      	b.n	80065f4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80065d6:	f7fe fc31 	bl	8004e3c <HAL_GetTick>
 80065da:	4602      	mov	r2, r0
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	1ad3      	subs	r3, r2, r3
 80065e0:	2b19      	cmp	r3, #25
 80065e2:	d907      	bls.n	80065f4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	f043 0320 	orr.w	r3, r3, #32
 80065ea:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80065ec:	2301      	movs	r3, #1
 80065ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80065f2:	e006      	b.n	8006602 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	699b      	ldr	r3, [r3, #24]
 80065fa:	f003 0320 	and.w	r3, r3, #32
 80065fe:	2b20      	cmp	r3, #32
 8006600:	d1e9      	bne.n	80065d6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	f003 0320 	and.w	r3, r3, #32
 800660c:	2b20      	cmp	r3, #32
 800660e:	d003      	beq.n	8006618 <I2C_IsErrorOccurred+0xe0>
 8006610:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006614:	2b00      	cmp	r3, #0
 8006616:	d0aa      	beq.n	800656e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006618:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800661c:	2b00      	cmp	r3, #0
 800661e:	d103      	bne.n	8006628 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2220      	movs	r2, #32
 8006626:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006628:	6a3b      	ldr	r3, [r7, #32]
 800662a:	f043 0304 	orr.w	r3, r3, #4
 800662e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	699b      	ldr	r3, [r3, #24]
 800663c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006644:	2b00      	cmp	r3, #0
 8006646:	d00b      	beq.n	8006660 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	f043 0301 	orr.w	r3, r3, #1
 800664e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006658:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800665a:	2301      	movs	r3, #1
 800665c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00b      	beq.n	8006682 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800666a:	6a3b      	ldr	r3, [r7, #32]
 800666c:	f043 0308 	orr.w	r3, r3, #8
 8006670:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800667a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800667c:	2301      	movs	r3, #1
 800667e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006688:	2b00      	cmp	r3, #0
 800668a:	d00b      	beq.n	80066a4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800668c:	6a3b      	ldr	r3, [r7, #32]
 800668e:	f043 0302 	orr.w	r3, r3, #2
 8006692:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800669c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80066a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d01c      	beq.n	80066e6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f7ff fe3b 	bl	8006328 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	6859      	ldr	r1, [r3, #4]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	4b0d      	ldr	r3, [pc, #52]	@ (80066f4 <I2C_IsErrorOccurred+0x1bc>)
 80066be:	400b      	ands	r3, r1
 80066c0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066c6:	6a3b      	ldr	r3, [r7, #32]
 80066c8:	431a      	orrs	r2, r3
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80066e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3728      	adds	r7, #40	@ 0x28
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	fe00e800 	.word	0xfe00e800

080066f8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b087      	sub	sp, #28
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	60f8      	str	r0, [r7, #12]
 8006700:	607b      	str	r3, [r7, #4]
 8006702:	460b      	mov	r3, r1
 8006704:	817b      	strh	r3, [r7, #10]
 8006706:	4613      	mov	r3, r2
 8006708:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800670a:	897b      	ldrh	r3, [r7, #10]
 800670c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006710:	7a7b      	ldrb	r3, [r7, #9]
 8006712:	041b      	lsls	r3, r3, #16
 8006714:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006718:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800671e:	6a3b      	ldr	r3, [r7, #32]
 8006720:	4313      	orrs	r3, r2
 8006722:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006726:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	6a3b      	ldr	r3, [r7, #32]
 8006730:	0d5b      	lsrs	r3, r3, #21
 8006732:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006736:	4b08      	ldr	r3, [pc, #32]	@ (8006758 <I2C_TransferConfig+0x60>)
 8006738:	430b      	orrs	r3, r1
 800673a:	43db      	mvns	r3, r3
 800673c:	ea02 0103 	and.w	r1, r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	430a      	orrs	r2, r1
 8006748:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800674a:	bf00      	nop
 800674c:	371c      	adds	r7, #28
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	03ff63ff 	.word	0x03ff63ff

0800675c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b20      	cmp	r3, #32
 8006770:	d138      	bne.n	80067e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006778:	2b01      	cmp	r3, #1
 800677a:	d101      	bne.n	8006780 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800677c:	2302      	movs	r3, #2
 800677e:	e032      	b.n	80067e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2201      	movs	r2, #1
 8006784:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2224      	movs	r2, #36	@ 0x24
 800678c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f022 0201 	bic.w	r2, r2, #1
 800679e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80067ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6819      	ldr	r1, [r3, #0]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	683a      	ldr	r2, [r7, #0]
 80067bc:	430a      	orrs	r2, r1
 80067be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f042 0201 	orr.w	r2, r2, #1
 80067ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2220      	movs	r2, #32
 80067d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80067e0:	2300      	movs	r3, #0
 80067e2:	e000      	b.n	80067e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80067e4:	2302      	movs	r3, #2
  }
}
 80067e6:	4618      	mov	r0, r3
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr

080067f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80067f2:	b480      	push	{r7}
 80067f4:	b085      	sub	sp, #20
 80067f6:	af00      	add	r7, sp, #0
 80067f8:	6078      	str	r0, [r7, #4]
 80067fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006802:	b2db      	uxtb	r3, r3
 8006804:	2b20      	cmp	r3, #32
 8006806:	d139      	bne.n	800687c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800680e:	2b01      	cmp	r3, #1
 8006810:	d101      	bne.n	8006816 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006812:	2302      	movs	r3, #2
 8006814:	e033      	b.n	800687e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2224      	movs	r2, #36	@ 0x24
 8006822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f022 0201 	bic.w	r2, r2, #1
 8006834:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006844:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	021b      	lsls	r3, r3, #8
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	4313      	orrs	r3, r2
 800684e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f042 0201 	orr.w	r2, r2, #1
 8006866:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006878:	2300      	movs	r3, #0
 800687a:	e000      	b.n	800687e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800687c:	2302      	movs	r3, #2
  }
}
 800687e:	4618      	mov	r0, r3
 8006880:	3714      	adds	r7, #20
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
	...

0800688c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006894:	4b19      	ldr	r3, [pc, #100]	@ (80068fc <HAL_PWREx_ConfigSupply+0x70>)
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	f003 0304 	and.w	r3, r3, #4
 800689c:	2b04      	cmp	r3, #4
 800689e:	d00a      	beq.n	80068b6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80068a0:	4b16      	ldr	r3, [pc, #88]	@ (80068fc <HAL_PWREx_ConfigSupply+0x70>)
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	f003 0307 	and.w	r3, r3, #7
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	429a      	cmp	r2, r3
 80068ac:	d001      	beq.n	80068b2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e01f      	b.n	80068f2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80068b2:	2300      	movs	r3, #0
 80068b4:	e01d      	b.n	80068f2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80068b6:	4b11      	ldr	r3, [pc, #68]	@ (80068fc <HAL_PWREx_ConfigSupply+0x70>)
 80068b8:	68db      	ldr	r3, [r3, #12]
 80068ba:	f023 0207 	bic.w	r2, r3, #7
 80068be:	490f      	ldr	r1, [pc, #60]	@ (80068fc <HAL_PWREx_ConfigSupply+0x70>)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80068c6:	f7fe fab9 	bl	8004e3c <HAL_GetTick>
 80068ca:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80068cc:	e009      	b.n	80068e2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80068ce:	f7fe fab5 	bl	8004e3c <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80068dc:	d901      	bls.n	80068e2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e007      	b.n	80068f2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80068e2:	4b06      	ldr	r3, [pc, #24]	@ (80068fc <HAL_PWREx_ConfigSupply+0x70>)
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ee:	d1ee      	bne.n	80068ce <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3710      	adds	r7, #16
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	58024800 	.word	0x58024800

08006900 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b08c      	sub	sp, #48	@ 0x30
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d102      	bne.n	8006914 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	f000 bc48 	b.w	80071a4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f003 0301 	and.w	r3, r3, #1
 800691c:	2b00      	cmp	r3, #0
 800691e:	f000 8088 	beq.w	8006a32 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006922:	4b99      	ldr	r3, [pc, #612]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800692a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800692c:	4b96      	ldr	r3, [pc, #600]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 800692e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006930:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006934:	2b10      	cmp	r3, #16
 8006936:	d007      	beq.n	8006948 <HAL_RCC_OscConfig+0x48>
 8006938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693a:	2b18      	cmp	r3, #24
 800693c:	d111      	bne.n	8006962 <HAL_RCC_OscConfig+0x62>
 800693e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006940:	f003 0303 	and.w	r3, r3, #3
 8006944:	2b02      	cmp	r3, #2
 8006946:	d10c      	bne.n	8006962 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006948:	4b8f      	ldr	r3, [pc, #572]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006950:	2b00      	cmp	r3, #0
 8006952:	d06d      	beq.n	8006a30 <HAL_RCC_OscConfig+0x130>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d169      	bne.n	8006a30 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	f000 bc21 	b.w	80071a4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800696a:	d106      	bne.n	800697a <HAL_RCC_OscConfig+0x7a>
 800696c:	4b86      	ldr	r3, [pc, #536]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a85      	ldr	r2, [pc, #532]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006976:	6013      	str	r3, [r2, #0]
 8006978:	e02e      	b.n	80069d8 <HAL_RCC_OscConfig+0xd8>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10c      	bne.n	800699c <HAL_RCC_OscConfig+0x9c>
 8006982:	4b81      	ldr	r3, [pc, #516]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a80      	ldr	r2, [pc, #512]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800698c:	6013      	str	r3, [r2, #0]
 800698e:	4b7e      	ldr	r3, [pc, #504]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a7d      	ldr	r2, [pc, #500]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006994:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	e01d      	b.n	80069d8 <HAL_RCC_OscConfig+0xd8>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80069a4:	d10c      	bne.n	80069c0 <HAL_RCC_OscConfig+0xc0>
 80069a6:	4b78      	ldr	r3, [pc, #480]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a77      	ldr	r2, [pc, #476]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80069b0:	6013      	str	r3, [r2, #0]
 80069b2:	4b75      	ldr	r3, [pc, #468]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a74      	ldr	r2, [pc, #464]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069bc:	6013      	str	r3, [r2, #0]
 80069be:	e00b      	b.n	80069d8 <HAL_RCC_OscConfig+0xd8>
 80069c0:	4b71      	ldr	r3, [pc, #452]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a70      	ldr	r2, [pc, #448]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80069ca:	6013      	str	r3, [r2, #0]
 80069cc:	4b6e      	ldr	r3, [pc, #440]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a6d      	ldr	r2, [pc, #436]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80069d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d013      	beq.n	8006a08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069e0:	f7fe fa2c 	bl	8004e3c <HAL_GetTick>
 80069e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80069e6:	e008      	b.n	80069fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80069e8:	f7fe fa28 	bl	8004e3c <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	2b64      	cmp	r3, #100	@ 0x64
 80069f4:	d901      	bls.n	80069fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069f6:	2303      	movs	r3, #3
 80069f8:	e3d4      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80069fa:	4b63      	ldr	r3, [pc, #396]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d0f0      	beq.n	80069e8 <HAL_RCC_OscConfig+0xe8>
 8006a06:	e014      	b.n	8006a32 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a08:	f7fe fa18 	bl	8004e3c <HAL_GetTick>
 8006a0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006a0e:	e008      	b.n	8006a22 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006a10:	f7fe fa14 	bl	8004e3c <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	2b64      	cmp	r3, #100	@ 0x64
 8006a1c:	d901      	bls.n	8006a22 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e3c0      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006a22:	4b59      	ldr	r3, [pc, #356]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1f0      	bne.n	8006a10 <HAL_RCC_OscConfig+0x110>
 8006a2e:	e000      	b.n	8006a32 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f003 0302 	and.w	r3, r3, #2
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f000 80ca 	beq.w	8006bd4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a40:	4b51      	ldr	r3, [pc, #324]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a48:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006a4a:	4b4f      	ldr	r3, [pc, #316]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006a50:	6a3b      	ldr	r3, [r7, #32]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d007      	beq.n	8006a66 <HAL_RCC_OscConfig+0x166>
 8006a56:	6a3b      	ldr	r3, [r7, #32]
 8006a58:	2b18      	cmp	r3, #24
 8006a5a:	d156      	bne.n	8006b0a <HAL_RCC_OscConfig+0x20a>
 8006a5c:	69fb      	ldr	r3, [r7, #28]
 8006a5e:	f003 0303 	and.w	r3, r3, #3
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d151      	bne.n	8006b0a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a66:	4b48      	ldr	r3, [pc, #288]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f003 0304 	and.w	r3, r3, #4
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d005      	beq.n	8006a7e <HAL_RCC_OscConfig+0x17e>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e392      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006a7e:	4b42      	ldr	r3, [pc, #264]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f023 0219 	bic.w	r2, r3, #25
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	493f      	ldr	r1, [pc, #252]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a90:	f7fe f9d4 	bl	8004e3c <HAL_GetTick>
 8006a94:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006a96:	e008      	b.n	8006aaa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a98:	f7fe f9d0 	bl	8004e3c <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d901      	bls.n	8006aaa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e37c      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006aaa:	4b37      	ldr	r3, [pc, #220]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f003 0304 	and.w	r3, r3, #4
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d0f0      	beq.n	8006a98 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ab6:	f7fe f9f1 	bl	8004e9c <HAL_GetREVID>
 8006aba:	4603      	mov	r3, r0
 8006abc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d817      	bhi.n	8006af4 <HAL_RCC_OscConfig+0x1f4>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	2b40      	cmp	r3, #64	@ 0x40
 8006aca:	d108      	bne.n	8006ade <HAL_RCC_OscConfig+0x1de>
 8006acc:	4b2e      	ldr	r3, [pc, #184]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006ad4:	4a2c      	ldr	r2, [pc, #176]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006ad6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ada:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006adc:	e07a      	b.n	8006bd4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ade:	4b2a      	ldr	r3, [pc, #168]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	031b      	lsls	r3, r3, #12
 8006aec:	4926      	ldr	r1, [pc, #152]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006aee:	4313      	orrs	r3, r2
 8006af0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006af2:	e06f      	b.n	8006bd4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006af4:	4b24      	ldr	r3, [pc, #144]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	691b      	ldr	r3, [r3, #16]
 8006b00:	061b      	lsls	r3, r3, #24
 8006b02:	4921      	ldr	r1, [pc, #132]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b04:	4313      	orrs	r3, r2
 8006b06:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006b08:	e064      	b.n	8006bd4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d047      	beq.n	8006ba2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006b12:	4b1d      	ldr	r3, [pc, #116]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f023 0219 	bic.w	r2, r3, #25
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	491a      	ldr	r1, [pc, #104]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b20:	4313      	orrs	r3, r2
 8006b22:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b24:	f7fe f98a 	bl	8004e3c <HAL_GetTick>
 8006b28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006b2a:	e008      	b.n	8006b3e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006b2c:	f7fe f986 	bl	8004e3c <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d901      	bls.n	8006b3e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e332      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006b3e:	4b12      	ldr	r3, [pc, #72]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f003 0304 	and.w	r3, r3, #4
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d0f0      	beq.n	8006b2c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b4a:	f7fe f9a7 	bl	8004e9c <HAL_GetREVID>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d819      	bhi.n	8006b8c <HAL_RCC_OscConfig+0x28c>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	691b      	ldr	r3, [r3, #16]
 8006b5c:	2b40      	cmp	r3, #64	@ 0x40
 8006b5e:	d108      	bne.n	8006b72 <HAL_RCC_OscConfig+0x272>
 8006b60:	4b09      	ldr	r3, [pc, #36]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006b68:	4a07      	ldr	r2, [pc, #28]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b6e:	6053      	str	r3, [r2, #4]
 8006b70:	e030      	b.n	8006bd4 <HAL_RCC_OscConfig+0x2d4>
 8006b72:	4b05      	ldr	r3, [pc, #20]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	691b      	ldr	r3, [r3, #16]
 8006b7e:	031b      	lsls	r3, r3, #12
 8006b80:	4901      	ldr	r1, [pc, #4]	@ (8006b88 <HAL_RCC_OscConfig+0x288>)
 8006b82:	4313      	orrs	r3, r2
 8006b84:	604b      	str	r3, [r1, #4]
 8006b86:	e025      	b.n	8006bd4 <HAL_RCC_OscConfig+0x2d4>
 8006b88:	58024400 	.word	0x58024400
 8006b8c:	4b9a      	ldr	r3, [pc, #616]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	691b      	ldr	r3, [r3, #16]
 8006b98:	061b      	lsls	r3, r3, #24
 8006b9a:	4997      	ldr	r1, [pc, #604]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	604b      	str	r3, [r1, #4]
 8006ba0:	e018      	b.n	8006bd4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ba2:	4b95      	ldr	r3, [pc, #596]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a94      	ldr	r2, [pc, #592]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006ba8:	f023 0301 	bic.w	r3, r3, #1
 8006bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bae:	f7fe f945 	bl	8004e3c <HAL_GetTick>
 8006bb2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006bb4:	e008      	b.n	8006bc8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006bb6:	f7fe f941 	bl	8004e3c <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	2b02      	cmp	r3, #2
 8006bc2:	d901      	bls.n	8006bc8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e2ed      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006bc8:	4b8b      	ldr	r3, [pc, #556]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 0304 	and.w	r3, r3, #4
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d1f0      	bne.n	8006bb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f003 0310 	and.w	r3, r3, #16
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f000 80a9 	beq.w	8006d34 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006be2:	4b85      	ldr	r3, [pc, #532]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bea:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006bec:	4b82      	ldr	r3, [pc, #520]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	2b08      	cmp	r3, #8
 8006bf6:	d007      	beq.n	8006c08 <HAL_RCC_OscConfig+0x308>
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	2b18      	cmp	r3, #24
 8006bfc:	d13a      	bne.n	8006c74 <HAL_RCC_OscConfig+0x374>
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	f003 0303 	and.w	r3, r3, #3
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d135      	bne.n	8006c74 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006c08:	4b7b      	ldr	r3, [pc, #492]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d005      	beq.n	8006c20 <HAL_RCC_OscConfig+0x320>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	69db      	ldr	r3, [r3, #28]
 8006c18:	2b80      	cmp	r3, #128	@ 0x80
 8006c1a:	d001      	beq.n	8006c20 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	e2c1      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c20:	f7fe f93c 	bl	8004e9c <HAL_GetREVID>
 8006c24:	4603      	mov	r3, r0
 8006c26:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d817      	bhi.n	8006c5e <HAL_RCC_OscConfig+0x35e>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6a1b      	ldr	r3, [r3, #32]
 8006c32:	2b20      	cmp	r3, #32
 8006c34:	d108      	bne.n	8006c48 <HAL_RCC_OscConfig+0x348>
 8006c36:	4b70      	ldr	r3, [pc, #448]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006c3e:	4a6e      	ldr	r2, [pc, #440]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c40:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c44:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006c46:	e075      	b.n	8006d34 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c48:	4b6b      	ldr	r3, [pc, #428]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c4a:	685b      	ldr	r3, [r3, #4]
 8006c4c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a1b      	ldr	r3, [r3, #32]
 8006c54:	069b      	lsls	r3, r3, #26
 8006c56:	4968      	ldr	r1, [pc, #416]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006c5c:	e06a      	b.n	8006d34 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006c5e:	4b66      	ldr	r3, [pc, #408]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	061b      	lsls	r3, r3, #24
 8006c6c:	4962      	ldr	r1, [pc, #392]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006c72:	e05f      	b.n	8006d34 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	69db      	ldr	r3, [r3, #28]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d042      	beq.n	8006d02 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006c7c:	4b5e      	ldr	r3, [pc, #376]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a5d      	ldr	r2, [pc, #372]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006c82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c88:	f7fe f8d8 	bl	8004e3c <HAL_GetTick>
 8006c8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006c8e:	e008      	b.n	8006ca2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006c90:	f7fe f8d4 	bl	8004e3c <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d901      	bls.n	8006ca2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e280      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ca2:	4b55      	ldr	r3, [pc, #340]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d0f0      	beq.n	8006c90 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006cae:	f7fe f8f5 	bl	8004e9c <HAL_GetREVID>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d817      	bhi.n	8006cec <HAL_RCC_OscConfig+0x3ec>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	2b20      	cmp	r3, #32
 8006cc2:	d108      	bne.n	8006cd6 <HAL_RCC_OscConfig+0x3d6>
 8006cc4:	4b4c      	ldr	r3, [pc, #304]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006cce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006cd2:	6053      	str	r3, [r2, #4]
 8006cd4:	e02e      	b.n	8006d34 <HAL_RCC_OscConfig+0x434>
 8006cd6:	4b48      	ldr	r3, [pc, #288]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a1b      	ldr	r3, [r3, #32]
 8006ce2:	069b      	lsls	r3, r3, #26
 8006ce4:	4944      	ldr	r1, [pc, #272]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	604b      	str	r3, [r1, #4]
 8006cea:	e023      	b.n	8006d34 <HAL_RCC_OscConfig+0x434>
 8006cec:	4b42      	ldr	r3, [pc, #264]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a1b      	ldr	r3, [r3, #32]
 8006cf8:	061b      	lsls	r3, r3, #24
 8006cfa:	493f      	ldr	r1, [pc, #252]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006cfc:	4313      	orrs	r3, r2
 8006cfe:	60cb      	str	r3, [r1, #12]
 8006d00:	e018      	b.n	8006d34 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006d02:	4b3d      	ldr	r3, [pc, #244]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a3c      	ldr	r2, [pc, #240]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d0e:	f7fe f895 	bl	8004e3c <HAL_GetTick>
 8006d12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006d14:	e008      	b.n	8006d28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006d16:	f7fe f891 	bl	8004e3c <HAL_GetTick>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1e:	1ad3      	subs	r3, r2, r3
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d901      	bls.n	8006d28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006d24:	2303      	movs	r3, #3
 8006d26:	e23d      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006d28:	4b33      	ldr	r3, [pc, #204]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1f0      	bne.n	8006d16 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0308 	and.w	r3, r3, #8
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d036      	beq.n	8006dae <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	695b      	ldr	r3, [r3, #20]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d019      	beq.n	8006d7c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d48:	4b2b      	ldr	r3, [pc, #172]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d4c:	4a2a      	ldr	r2, [pc, #168]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d4e:	f043 0301 	orr.w	r3, r3, #1
 8006d52:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d54:	f7fe f872 	bl	8004e3c <HAL_GetTick>
 8006d58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d5c:	f7fe f86e 	bl	8004e3c <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b02      	cmp	r3, #2
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e21a      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006d6e:	4b22      	ldr	r3, [pc, #136]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d72:	f003 0302 	and.w	r3, r3, #2
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d0f0      	beq.n	8006d5c <HAL_RCC_OscConfig+0x45c>
 8006d7a:	e018      	b.n	8006dae <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d7c:	4b1e      	ldr	r3, [pc, #120]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d80:	4a1d      	ldr	r2, [pc, #116]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006d82:	f023 0301 	bic.w	r3, r3, #1
 8006d86:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d88:	f7fe f858 	bl	8004e3c <HAL_GetTick>
 8006d8c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006d8e:	e008      	b.n	8006da2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d90:	f7fe f854 	bl	8004e3c <HAL_GetTick>
 8006d94:	4602      	mov	r2, r0
 8006d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d98:	1ad3      	subs	r3, r2, r3
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d901      	bls.n	8006da2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006d9e:	2303      	movs	r3, #3
 8006da0:	e200      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006da2:	4b15      	ldr	r3, [pc, #84]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006da4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1f0      	bne.n	8006d90 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0320 	and.w	r3, r3, #32
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d039      	beq.n	8006e2e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d01c      	beq.n	8006dfc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a0c      	ldr	r2, [pc, #48]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006dc8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006dcc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006dce:	f7fe f835 	bl	8004e3c <HAL_GetTick>
 8006dd2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006dd4:	e008      	b.n	8006de8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006dd6:	f7fe f831 	bl	8004e3c <HAL_GetTick>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dde:	1ad3      	subs	r3, r2, r3
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d901      	bls.n	8006de8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006de4:	2303      	movs	r3, #3
 8006de6:	e1dd      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006de8:	4b03      	ldr	r3, [pc, #12]	@ (8006df8 <HAL_RCC_OscConfig+0x4f8>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d0f0      	beq.n	8006dd6 <HAL_RCC_OscConfig+0x4d6>
 8006df4:	e01b      	b.n	8006e2e <HAL_RCC_OscConfig+0x52e>
 8006df6:	bf00      	nop
 8006df8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006dfc:	4b9b      	ldr	r3, [pc, #620]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a9a      	ldr	r2, [pc, #616]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e06:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006e08:	f7fe f818 	bl	8004e3c <HAL_GetTick>
 8006e0c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006e0e:	e008      	b.n	8006e22 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e10:	f7fe f814 	bl	8004e3c <HAL_GetTick>
 8006e14:	4602      	mov	r2, r0
 8006e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e18:	1ad3      	subs	r3, r2, r3
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	d901      	bls.n	8006e22 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006e1e:	2303      	movs	r3, #3
 8006e20:	e1c0      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006e22:	4b92      	ldr	r3, [pc, #584]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1f0      	bne.n	8006e10 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0304 	and.w	r3, r3, #4
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 8081 	beq.w	8006f3e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006e3c:	4b8c      	ldr	r3, [pc, #560]	@ (8007070 <HAL_RCC_OscConfig+0x770>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a8b      	ldr	r2, [pc, #556]	@ (8007070 <HAL_RCC_OscConfig+0x770>)
 8006e42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e46:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e48:	f7fd fff8 	bl	8004e3c <HAL_GetTick>
 8006e4c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e50:	f7fd fff4 	bl	8004e3c <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b64      	cmp	r3, #100	@ 0x64
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e1a0      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e62:	4b83      	ldr	r3, [pc, #524]	@ (8007070 <HAL_RCC_OscConfig+0x770>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d0f0      	beq.n	8006e50 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d106      	bne.n	8006e84 <HAL_RCC_OscConfig+0x584>
 8006e76:	4b7d      	ldr	r3, [pc, #500]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e7a:	4a7c      	ldr	r2, [pc, #496]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e7c:	f043 0301 	orr.w	r3, r3, #1
 8006e80:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e82:	e02d      	b.n	8006ee0 <HAL_RCC_OscConfig+0x5e0>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10c      	bne.n	8006ea6 <HAL_RCC_OscConfig+0x5a6>
 8006e8c:	4b77      	ldr	r3, [pc, #476]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e90:	4a76      	ldr	r2, [pc, #472]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e92:	f023 0301 	bic.w	r3, r3, #1
 8006e96:	6713      	str	r3, [r2, #112]	@ 0x70
 8006e98:	4b74      	ldr	r3, [pc, #464]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e9c:	4a73      	ldr	r2, [pc, #460]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006e9e:	f023 0304 	bic.w	r3, r3, #4
 8006ea2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ea4:	e01c      	b.n	8006ee0 <HAL_RCC_OscConfig+0x5e0>
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	689b      	ldr	r3, [r3, #8]
 8006eaa:	2b05      	cmp	r3, #5
 8006eac:	d10c      	bne.n	8006ec8 <HAL_RCC_OscConfig+0x5c8>
 8006eae:	4b6f      	ldr	r3, [pc, #444]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006eb2:	4a6e      	ldr	r2, [pc, #440]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006eb4:	f043 0304 	orr.w	r3, r3, #4
 8006eb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006eba:	4b6c      	ldr	r3, [pc, #432]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ebe:	4a6b      	ldr	r2, [pc, #428]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006ec0:	f043 0301 	orr.w	r3, r3, #1
 8006ec4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ec6:	e00b      	b.n	8006ee0 <HAL_RCC_OscConfig+0x5e0>
 8006ec8:	4b68      	ldr	r3, [pc, #416]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006eca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ecc:	4a67      	ldr	r2, [pc, #412]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006ece:	f023 0301 	bic.w	r3, r3, #1
 8006ed2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ed4:	4b65      	ldr	r3, [pc, #404]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006ed6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ed8:	4a64      	ldr	r2, [pc, #400]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006eda:	f023 0304 	bic.w	r3, r3, #4
 8006ede:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d015      	beq.n	8006f14 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ee8:	f7fd ffa8 	bl	8004e3c <HAL_GetTick>
 8006eec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006eee:	e00a      	b.n	8006f06 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ef0:	f7fd ffa4 	bl	8004e3c <HAL_GetTick>
 8006ef4:	4602      	mov	r2, r0
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef8:	1ad3      	subs	r3, r2, r3
 8006efa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d901      	bls.n	8006f06 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e14e      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006f06:	4b59      	ldr	r3, [pc, #356]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006f08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f0a:	f003 0302 	and.w	r3, r3, #2
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d0ee      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x5f0>
 8006f12:	e014      	b.n	8006f3e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f14:	f7fd ff92 	bl	8004e3c <HAL_GetTick>
 8006f18:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006f1a:	e00a      	b.n	8006f32 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f1c:	f7fd ff8e 	bl	8004e3c <HAL_GetTick>
 8006f20:	4602      	mov	r2, r0
 8006f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f24:	1ad3      	subs	r3, r2, r3
 8006f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d901      	bls.n	8006f32 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e138      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006f32:	4b4e      	ldr	r3, [pc, #312]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006f34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f36:	f003 0302 	and.w	r3, r3, #2
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d1ee      	bne.n	8006f1c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	f000 812d 	beq.w	80071a2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006f48:	4b48      	ldr	r3, [pc, #288]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f50:	2b18      	cmp	r3, #24
 8006f52:	f000 80bd 	beq.w	80070d0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	f040 809e 	bne.w	800709c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f60:	4b42      	ldr	r3, [pc, #264]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a41      	ldr	r2, [pc, #260]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006f66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006f6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f6c:	f7fd ff66 	bl	8004e3c <HAL_GetTick>
 8006f70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006f72:	e008      	b.n	8006f86 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006f74:	f7fd ff62 	bl	8004e3c <HAL_GetTick>
 8006f78:	4602      	mov	r2, r0
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f7c:	1ad3      	subs	r3, r2, r3
 8006f7e:	2b02      	cmp	r3, #2
 8006f80:	d901      	bls.n	8006f86 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006f82:	2303      	movs	r3, #3
 8006f84:	e10e      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006f86:	4b39      	ldr	r3, [pc, #228]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1f0      	bne.n	8006f74 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006f92:	4b36      	ldr	r3, [pc, #216]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006f94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006f96:	4b37      	ldr	r3, [pc, #220]	@ (8007074 <HAL_RCC_OscConfig+0x774>)
 8006f98:	4013      	ands	r3, r2
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006fa2:	0112      	lsls	r2, r2, #4
 8006fa4:	430a      	orrs	r2, r1
 8006fa6:	4931      	ldr	r1, [pc, #196]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006fa8:	4313      	orrs	r3, r2
 8006faa:	628b      	str	r3, [r1, #40]	@ 0x28
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	025b      	lsls	r3, r3, #9
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	431a      	orrs	r2, r3
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	041b      	lsls	r3, r3, #16
 8006fca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006fce:	431a      	orrs	r2, r3
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	061b      	lsls	r3, r3, #24
 8006fd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006fdc:	4923      	ldr	r1, [pc, #140]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006fe2:	4b22      	ldr	r3, [pc, #136]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe6:	4a21      	ldr	r2, [pc, #132]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006fe8:	f023 0301 	bic.w	r3, r3, #1
 8006fec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006fee:	4b1f      	ldr	r3, [pc, #124]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006ff0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006ff2:	4b21      	ldr	r3, [pc, #132]	@ (8007078 <HAL_RCC_OscConfig+0x778>)
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006ffa:	00d2      	lsls	r2, r2, #3
 8006ffc:	491b      	ldr	r1, [pc, #108]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8006ffe:	4313      	orrs	r3, r2
 8007000:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007002:	4b1a      	ldr	r3, [pc, #104]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007006:	f023 020c 	bic.w	r2, r3, #12
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800700e:	4917      	ldr	r1, [pc, #92]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007010:	4313      	orrs	r3, r2
 8007012:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8007014:	4b15      	ldr	r3, [pc, #84]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007018:	f023 0202 	bic.w	r2, r3, #2
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007020:	4912      	ldr	r1, [pc, #72]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007022:	4313      	orrs	r3, r2
 8007024:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007026:	4b11      	ldr	r3, [pc, #68]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800702a:	4a10      	ldr	r2, [pc, #64]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 800702c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007030:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007032:	4b0e      	ldr	r3, [pc, #56]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007036:	4a0d      	ldr	r2, [pc, #52]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800703c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800703e:	4b0b      	ldr	r3, [pc, #44]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007040:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007042:	4a0a      	ldr	r2, [pc, #40]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007044:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007048:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800704a:	4b08      	ldr	r3, [pc, #32]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 800704c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800704e:	4a07      	ldr	r2, [pc, #28]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007050:	f043 0301 	orr.w	r3, r3, #1
 8007054:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007056:	4b05      	ldr	r3, [pc, #20]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4a04      	ldr	r2, [pc, #16]	@ (800706c <HAL_RCC_OscConfig+0x76c>)
 800705c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007060:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007062:	f7fd feeb 	bl	8004e3c <HAL_GetTick>
 8007066:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007068:	e011      	b.n	800708e <HAL_RCC_OscConfig+0x78e>
 800706a:	bf00      	nop
 800706c:	58024400 	.word	0x58024400
 8007070:	58024800 	.word	0x58024800
 8007074:	fffffc0c 	.word	0xfffffc0c
 8007078:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800707c:	f7fd fede 	bl	8004e3c <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	2b02      	cmp	r3, #2
 8007088:	d901      	bls.n	800708e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e08a      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800708e:	4b47      	ldr	r3, [pc, #284]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007096:	2b00      	cmp	r3, #0
 8007098:	d0f0      	beq.n	800707c <HAL_RCC_OscConfig+0x77c>
 800709a:	e082      	b.n	80071a2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800709c:	4b43      	ldr	r3, [pc, #268]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a42      	ldr	r2, [pc, #264]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 80070a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070a8:	f7fd fec8 	bl	8004e3c <HAL_GetTick>
 80070ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80070ae:	e008      	b.n	80070c2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070b0:	f7fd fec4 	bl	8004e3c <HAL_GetTick>
 80070b4:	4602      	mov	r2, r0
 80070b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d901      	bls.n	80070c2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80070be:	2303      	movs	r3, #3
 80070c0:	e070      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80070c2:	4b3a      	ldr	r3, [pc, #232]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1f0      	bne.n	80070b0 <HAL_RCC_OscConfig+0x7b0>
 80070ce:	e068      	b.n	80071a2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80070d0:	4b36      	ldr	r3, [pc, #216]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 80070d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070d4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80070d6:	4b35      	ldr	r3, [pc, #212]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 80070d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070da:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e0:	2b01      	cmp	r3, #1
 80070e2:	d031      	beq.n	8007148 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	f003 0203 	and.w	r2, r3, #3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d12a      	bne.n	8007148 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	091b      	lsrs	r3, r3, #4
 80070f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070fe:	429a      	cmp	r2, r3
 8007100:	d122      	bne.n	8007148 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800710c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800710e:	429a      	cmp	r2, r3
 8007110:	d11a      	bne.n	8007148 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	0a5b      	lsrs	r3, r3, #9
 8007116:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800711e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007120:	429a      	cmp	r2, r3
 8007122:	d111      	bne.n	8007148 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	0c1b      	lsrs	r3, r3, #16
 8007128:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007130:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007132:	429a      	cmp	r2, r3
 8007134:	d108      	bne.n	8007148 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	0e1b      	lsrs	r3, r3, #24
 800713a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007142:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007144:	429a      	cmp	r2, r3
 8007146:	d001      	beq.n	800714c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8007148:	2301      	movs	r3, #1
 800714a:	e02b      	b.n	80071a4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800714c:	4b17      	ldr	r3, [pc, #92]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 800714e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007150:	08db      	lsrs	r3, r3, #3
 8007152:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007156:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800715c:	693a      	ldr	r2, [r7, #16]
 800715e:	429a      	cmp	r2, r3
 8007160:	d01f      	beq.n	80071a2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8007162:	4b12      	ldr	r3, [pc, #72]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 8007164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007166:	4a11      	ldr	r2, [pc, #68]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 8007168:	f023 0301 	bic.w	r3, r3, #1
 800716c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800716e:	f7fd fe65 	bl	8004e3c <HAL_GetTick>
 8007172:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8007174:	bf00      	nop
 8007176:	f7fd fe61 	bl	8004e3c <HAL_GetTick>
 800717a:	4602      	mov	r2, r0
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	4293      	cmp	r3, r2
 8007180:	d0f9      	beq.n	8007176 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007182:	4b0a      	ldr	r3, [pc, #40]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 8007184:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007186:	4b0a      	ldr	r3, [pc, #40]	@ (80071b0 <HAL_RCC_OscConfig+0x8b0>)
 8007188:	4013      	ands	r3, r2
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800718e:	00d2      	lsls	r2, r2, #3
 8007190:	4906      	ldr	r1, [pc, #24]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 8007192:	4313      	orrs	r3, r2
 8007194:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8007196:	4b05      	ldr	r3, [pc, #20]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 8007198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800719a:	4a04      	ldr	r2, [pc, #16]	@ (80071ac <HAL_RCC_OscConfig+0x8ac>)
 800719c:	f043 0301 	orr.w	r3, r3, #1
 80071a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3730      	adds	r7, #48	@ 0x30
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	58024400 	.word	0x58024400
 80071b0:	ffff0007 	.word	0xffff0007

080071b4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b086      	sub	sp, #24
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d101      	bne.n	80071c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e19c      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071c8:	4b8a      	ldr	r3, [pc, #552]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 030f 	and.w	r3, r3, #15
 80071d0:	683a      	ldr	r2, [r7, #0]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d910      	bls.n	80071f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071d6:	4b87      	ldr	r3, [pc, #540]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f023 020f 	bic.w	r2, r3, #15
 80071de:	4985      	ldr	r1, [pc, #532]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	4313      	orrs	r3, r2
 80071e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071e6:	4b83      	ldr	r3, [pc, #524]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 030f 	and.w	r3, r3, #15
 80071ee:	683a      	ldr	r2, [r7, #0]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d001      	beq.n	80071f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e184      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0304 	and.w	r3, r3, #4
 8007200:	2b00      	cmp	r3, #0
 8007202:	d010      	beq.n	8007226 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691a      	ldr	r2, [r3, #16]
 8007208:	4b7b      	ldr	r3, [pc, #492]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 800720a:	699b      	ldr	r3, [r3, #24]
 800720c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007210:	429a      	cmp	r2, r3
 8007212:	d908      	bls.n	8007226 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007214:	4b78      	ldr	r3, [pc, #480]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007216:	699b      	ldr	r3, [r3, #24]
 8007218:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	691b      	ldr	r3, [r3, #16]
 8007220:	4975      	ldr	r1, [pc, #468]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007222:	4313      	orrs	r3, r2
 8007224:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0308 	and.w	r3, r3, #8
 800722e:	2b00      	cmp	r3, #0
 8007230:	d010      	beq.n	8007254 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	695a      	ldr	r2, [r3, #20]
 8007236:	4b70      	ldr	r3, [pc, #448]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007238:	69db      	ldr	r3, [r3, #28]
 800723a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800723e:	429a      	cmp	r2, r3
 8007240:	d908      	bls.n	8007254 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007242:	4b6d      	ldr	r3, [pc, #436]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007244:	69db      	ldr	r3, [r3, #28]
 8007246:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	695b      	ldr	r3, [r3, #20]
 800724e:	496a      	ldr	r1, [pc, #424]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007250:	4313      	orrs	r3, r2
 8007252:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0310 	and.w	r3, r3, #16
 800725c:	2b00      	cmp	r3, #0
 800725e:	d010      	beq.n	8007282 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	699a      	ldr	r2, [r3, #24]
 8007264:	4b64      	ldr	r3, [pc, #400]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007266:	69db      	ldr	r3, [r3, #28]
 8007268:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800726c:	429a      	cmp	r2, r3
 800726e:	d908      	bls.n	8007282 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007270:	4b61      	ldr	r3, [pc, #388]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007272:	69db      	ldr	r3, [r3, #28]
 8007274:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	699b      	ldr	r3, [r3, #24]
 800727c:	495e      	ldr	r1, [pc, #376]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 800727e:	4313      	orrs	r3, r2
 8007280:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f003 0320 	and.w	r3, r3, #32
 800728a:	2b00      	cmp	r3, #0
 800728c:	d010      	beq.n	80072b0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	69da      	ldr	r2, [r3, #28]
 8007292:	4b59      	ldr	r3, [pc, #356]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007294:	6a1b      	ldr	r3, [r3, #32]
 8007296:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800729a:	429a      	cmp	r2, r3
 800729c:	d908      	bls.n	80072b0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800729e:	4b56      	ldr	r3, [pc, #344]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80072a0:	6a1b      	ldr	r3, [r3, #32]
 80072a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	69db      	ldr	r3, [r3, #28]
 80072aa:	4953      	ldr	r1, [pc, #332]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0302 	and.w	r3, r3, #2
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d010      	beq.n	80072de <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	68da      	ldr	r2, [r3, #12]
 80072c0:	4b4d      	ldr	r3, [pc, #308]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80072c2:	699b      	ldr	r3, [r3, #24]
 80072c4:	f003 030f 	and.w	r3, r3, #15
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d908      	bls.n	80072de <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072cc:	4b4a      	ldr	r3, [pc, #296]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80072ce:	699b      	ldr	r3, [r3, #24]
 80072d0:	f023 020f 	bic.w	r2, r3, #15
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	4947      	ldr	r1, [pc, #284]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d055      	beq.n	8007396 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80072ea:	4b43      	ldr	r3, [pc, #268]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80072ec:	699b      	ldr	r3, [r3, #24]
 80072ee:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	4940      	ldr	r1, [pc, #256]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80072f8:	4313      	orrs	r3, r2
 80072fa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	2b02      	cmp	r3, #2
 8007302:	d107      	bne.n	8007314 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007304:	4b3c      	ldr	r3, [pc, #240]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d121      	bne.n	8007354 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007310:	2301      	movs	r3, #1
 8007312:	e0f6      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	2b03      	cmp	r3, #3
 800731a:	d107      	bne.n	800732c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800731c:	4b36      	ldr	r3, [pc, #216]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d115      	bne.n	8007354 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e0ea      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	2b01      	cmp	r3, #1
 8007332:	d107      	bne.n	8007344 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007334:	4b30      	ldr	r3, [pc, #192]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800733c:	2b00      	cmp	r3, #0
 800733e:	d109      	bne.n	8007354 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	e0de      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007344:	4b2c      	ldr	r3, [pc, #176]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f003 0304 	and.w	r3, r3, #4
 800734c:	2b00      	cmp	r3, #0
 800734e:	d101      	bne.n	8007354 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007350:	2301      	movs	r3, #1
 8007352:	e0d6      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007354:	4b28      	ldr	r3, [pc, #160]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	f023 0207 	bic.w	r2, r3, #7
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	4925      	ldr	r1, [pc, #148]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007362:	4313      	orrs	r3, r2
 8007364:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007366:	f7fd fd69 	bl	8004e3c <HAL_GetTick>
 800736a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800736c:	e00a      	b.n	8007384 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800736e:	f7fd fd65 	bl	8004e3c <HAL_GetTick>
 8007372:	4602      	mov	r2, r0
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	1ad3      	subs	r3, r2, r3
 8007378:	f241 3288 	movw	r2, #5000	@ 0x1388
 800737c:	4293      	cmp	r3, r2
 800737e:	d901      	bls.n	8007384 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007380:	2303      	movs	r3, #3
 8007382:	e0be      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007384:	4b1c      	ldr	r3, [pc, #112]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 8007386:	691b      	ldr	r3, [r3, #16]
 8007388:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	00db      	lsls	r3, r3, #3
 8007392:	429a      	cmp	r2, r3
 8007394:	d1eb      	bne.n	800736e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 0302 	and.w	r3, r3, #2
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d010      	beq.n	80073c4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	68da      	ldr	r2, [r3, #12]
 80073a6:	4b14      	ldr	r3, [pc, #80]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80073a8:	699b      	ldr	r3, [r3, #24]
 80073aa:	f003 030f 	and.w	r3, r3, #15
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d208      	bcs.n	80073c4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073b2:	4b11      	ldr	r3, [pc, #68]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	f023 020f 	bic.w	r2, r3, #15
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	490e      	ldr	r1, [pc, #56]	@ (80073f8 <HAL_RCC_ClockConfig+0x244>)
 80073c0:	4313      	orrs	r3, r2
 80073c2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80073c4:	4b0b      	ldr	r3, [pc, #44]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 030f 	and.w	r3, r3, #15
 80073cc:	683a      	ldr	r2, [r7, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d214      	bcs.n	80073fc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073d2:	4b08      	ldr	r3, [pc, #32]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f023 020f 	bic.w	r2, r3, #15
 80073da:	4906      	ldr	r1, [pc, #24]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	4313      	orrs	r3, r2
 80073e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073e2:	4b04      	ldr	r3, [pc, #16]	@ (80073f4 <HAL_RCC_ClockConfig+0x240>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 030f 	and.w	r3, r3, #15
 80073ea:	683a      	ldr	r2, [r7, #0]
 80073ec:	429a      	cmp	r2, r3
 80073ee:	d005      	beq.n	80073fc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80073f0:	2301      	movs	r3, #1
 80073f2:	e086      	b.n	8007502 <HAL_RCC_ClockConfig+0x34e>
 80073f4:	52002000 	.word	0x52002000
 80073f8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 0304 	and.w	r3, r3, #4
 8007404:	2b00      	cmp	r3, #0
 8007406:	d010      	beq.n	800742a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	691a      	ldr	r2, [r3, #16]
 800740c:	4b3f      	ldr	r3, [pc, #252]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007414:	429a      	cmp	r2, r3
 8007416:	d208      	bcs.n	800742a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8007418:	4b3c      	ldr	r3, [pc, #240]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	4939      	ldr	r1, [pc, #228]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 8007426:	4313      	orrs	r3, r2
 8007428:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0308 	and.w	r3, r3, #8
 8007432:	2b00      	cmp	r3, #0
 8007434:	d010      	beq.n	8007458 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	695a      	ldr	r2, [r3, #20]
 800743a:	4b34      	ldr	r3, [pc, #208]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 800743c:	69db      	ldr	r3, [r3, #28]
 800743e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007442:	429a      	cmp	r2, r3
 8007444:	d208      	bcs.n	8007458 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007446:	4b31      	ldr	r3, [pc, #196]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 8007448:	69db      	ldr	r3, [r3, #28]
 800744a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	695b      	ldr	r3, [r3, #20]
 8007452:	492e      	ldr	r1, [pc, #184]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 8007454:	4313      	orrs	r3, r2
 8007456:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0310 	and.w	r3, r3, #16
 8007460:	2b00      	cmp	r3, #0
 8007462:	d010      	beq.n	8007486 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	699a      	ldr	r2, [r3, #24]
 8007468:	4b28      	ldr	r3, [pc, #160]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 800746a:	69db      	ldr	r3, [r3, #28]
 800746c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007470:	429a      	cmp	r2, r3
 8007472:	d208      	bcs.n	8007486 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007474:	4b25      	ldr	r3, [pc, #148]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 8007476:	69db      	ldr	r3, [r3, #28]
 8007478:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	699b      	ldr	r3, [r3, #24]
 8007480:	4922      	ldr	r1, [pc, #136]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 8007482:	4313      	orrs	r3, r2
 8007484:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0320 	and.w	r3, r3, #32
 800748e:	2b00      	cmp	r3, #0
 8007490:	d010      	beq.n	80074b4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	69da      	ldr	r2, [r3, #28]
 8007496:	4b1d      	ldr	r3, [pc, #116]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800749e:	429a      	cmp	r2, r3
 80074a0:	d208      	bcs.n	80074b4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80074a2:	4b1a      	ldr	r3, [pc, #104]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 80074a4:	6a1b      	ldr	r3, [r3, #32]
 80074a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	69db      	ldr	r3, [r3, #28]
 80074ae:	4917      	ldr	r1, [pc, #92]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80074b4:	f000 f834 	bl	8007520 <HAL_RCC_GetSysClockFreq>
 80074b8:	4602      	mov	r2, r0
 80074ba:	4b14      	ldr	r3, [pc, #80]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 80074bc:	699b      	ldr	r3, [r3, #24]
 80074be:	0a1b      	lsrs	r3, r3, #8
 80074c0:	f003 030f 	and.w	r3, r3, #15
 80074c4:	4912      	ldr	r1, [pc, #72]	@ (8007510 <HAL_RCC_ClockConfig+0x35c>)
 80074c6:	5ccb      	ldrb	r3, [r1, r3]
 80074c8:	f003 031f 	and.w	r3, r3, #31
 80074cc:	fa22 f303 	lsr.w	r3, r2, r3
 80074d0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80074d2:	4b0e      	ldr	r3, [pc, #56]	@ (800750c <HAL_RCC_ClockConfig+0x358>)
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	f003 030f 	and.w	r3, r3, #15
 80074da:	4a0d      	ldr	r2, [pc, #52]	@ (8007510 <HAL_RCC_ClockConfig+0x35c>)
 80074dc:	5cd3      	ldrb	r3, [r2, r3]
 80074de:	f003 031f 	and.w	r3, r3, #31
 80074e2:	693a      	ldr	r2, [r7, #16]
 80074e4:	fa22 f303 	lsr.w	r3, r2, r3
 80074e8:	4a0a      	ldr	r2, [pc, #40]	@ (8007514 <HAL_RCC_ClockConfig+0x360>)
 80074ea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80074ec:	4a0a      	ldr	r2, [pc, #40]	@ (8007518 <HAL_RCC_ClockConfig+0x364>)
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80074f2:	4b0a      	ldr	r3, [pc, #40]	@ (800751c <HAL_RCC_ClockConfig+0x368>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4618      	mov	r0, r3
 80074f8:	f7fd fc56 	bl	8004da8 <HAL_InitTick>
 80074fc:	4603      	mov	r3, r0
 80074fe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007500:	7bfb      	ldrb	r3, [r7, #15]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3718      	adds	r7, #24
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	58024400 	.word	0x58024400
 8007510:	0800bb44 	.word	0x0800bb44
 8007514:	24000008 	.word	0x24000008
 8007518:	24000004 	.word	0x24000004
 800751c:	24000060 	.word	0x24000060

08007520 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007520:	b480      	push	{r7}
 8007522:	b089      	sub	sp, #36	@ 0x24
 8007524:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007526:	4bb3      	ldr	r3, [pc, #716]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007528:	691b      	ldr	r3, [r3, #16]
 800752a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800752e:	2b18      	cmp	r3, #24
 8007530:	f200 8155 	bhi.w	80077de <HAL_RCC_GetSysClockFreq+0x2be>
 8007534:	a201      	add	r2, pc, #4	@ (adr r2, 800753c <HAL_RCC_GetSysClockFreq+0x1c>)
 8007536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800753a:	bf00      	nop
 800753c:	080075a1 	.word	0x080075a1
 8007540:	080077df 	.word	0x080077df
 8007544:	080077df 	.word	0x080077df
 8007548:	080077df 	.word	0x080077df
 800754c:	080077df 	.word	0x080077df
 8007550:	080077df 	.word	0x080077df
 8007554:	080077df 	.word	0x080077df
 8007558:	080077df 	.word	0x080077df
 800755c:	080075c7 	.word	0x080075c7
 8007560:	080077df 	.word	0x080077df
 8007564:	080077df 	.word	0x080077df
 8007568:	080077df 	.word	0x080077df
 800756c:	080077df 	.word	0x080077df
 8007570:	080077df 	.word	0x080077df
 8007574:	080077df 	.word	0x080077df
 8007578:	080077df 	.word	0x080077df
 800757c:	080075cd 	.word	0x080075cd
 8007580:	080077df 	.word	0x080077df
 8007584:	080077df 	.word	0x080077df
 8007588:	080077df 	.word	0x080077df
 800758c:	080077df 	.word	0x080077df
 8007590:	080077df 	.word	0x080077df
 8007594:	080077df 	.word	0x080077df
 8007598:	080077df 	.word	0x080077df
 800759c:	080075d3 	.word	0x080075d3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80075a0:	4b94      	ldr	r3, [pc, #592]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0320 	and.w	r3, r3, #32
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d009      	beq.n	80075c0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80075ac:	4b91      	ldr	r3, [pc, #580]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	08db      	lsrs	r3, r3, #3
 80075b2:	f003 0303 	and.w	r3, r3, #3
 80075b6:	4a90      	ldr	r2, [pc, #576]	@ (80077f8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80075b8:	fa22 f303 	lsr.w	r3, r2, r3
 80075bc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80075be:	e111      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80075c0:	4b8d      	ldr	r3, [pc, #564]	@ (80077f8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80075c2:	61bb      	str	r3, [r7, #24]
      break;
 80075c4:	e10e      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80075c6:	4b8d      	ldr	r3, [pc, #564]	@ (80077fc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80075c8:	61bb      	str	r3, [r7, #24]
      break;
 80075ca:	e10b      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80075cc:	4b8c      	ldr	r3, [pc, #560]	@ (8007800 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80075ce:	61bb      	str	r3, [r7, #24]
      break;
 80075d0:	e108      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80075d2:	4b88      	ldr	r3, [pc, #544]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d6:	f003 0303 	and.w	r3, r3, #3
 80075da:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80075dc:	4b85      	ldr	r3, [pc, #532]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075e0:	091b      	lsrs	r3, r3, #4
 80075e2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075e6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80075e8:	4b82      	ldr	r3, [pc, #520]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ec:	f003 0301 	and.w	r3, r3, #1
 80075f0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80075f2:	4b80      	ldr	r3, [pc, #512]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80075f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075f6:	08db      	lsrs	r3, r3, #3
 80075f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80075fc:	68fa      	ldr	r2, [r7, #12]
 80075fe:	fb02 f303 	mul.w	r3, r2, r3
 8007602:	ee07 3a90 	vmov	s15, r3
 8007606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800760a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 80e1 	beq.w	80077d8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	2b02      	cmp	r3, #2
 800761a:	f000 8083 	beq.w	8007724 <HAL_RCC_GetSysClockFreq+0x204>
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	2b02      	cmp	r3, #2
 8007622:	f200 80a1 	bhi.w	8007768 <HAL_RCC_GetSysClockFreq+0x248>
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d003      	beq.n	8007634 <HAL_RCC_GetSysClockFreq+0x114>
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	2b01      	cmp	r3, #1
 8007630:	d056      	beq.n	80076e0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007632:	e099      	b.n	8007768 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007634:	4b6f      	ldr	r3, [pc, #444]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0320 	and.w	r3, r3, #32
 800763c:	2b00      	cmp	r3, #0
 800763e:	d02d      	beq.n	800769c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007640:	4b6c      	ldr	r3, [pc, #432]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	08db      	lsrs	r3, r3, #3
 8007646:	f003 0303 	and.w	r3, r3, #3
 800764a:	4a6b      	ldr	r2, [pc, #428]	@ (80077f8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800764c:	fa22 f303 	lsr.w	r3, r2, r3
 8007650:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	ee07 3a90 	vmov	s15, r3
 8007658:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800765c:	693b      	ldr	r3, [r7, #16]
 800765e:	ee07 3a90 	vmov	s15, r3
 8007662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800766a:	4b62      	ldr	r3, [pc, #392]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800766c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800766e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007672:	ee07 3a90 	vmov	s15, r3
 8007676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800767a:	ed97 6a02 	vldr	s12, [r7, #8]
 800767e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007804 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800768a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800768e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007692:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007696:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800769a:	e087      	b.n	80077ac <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	ee07 3a90 	vmov	s15, r3
 80076a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076a6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007808 <HAL_RCC_GetSysClockFreq+0x2e8>
 80076aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076ae:	4b51      	ldr	r3, [pc, #324]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076b6:	ee07 3a90 	vmov	s15, r3
 80076ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076be:	ed97 6a02 	vldr	s12, [r7, #8]
 80076c2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007804 <HAL_RCC_GetSysClockFreq+0x2e4>
 80076c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076da:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80076de:	e065      	b.n	80077ac <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	ee07 3a90 	vmov	s15, r3
 80076e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076ea:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800780c <HAL_RCC_GetSysClockFreq+0x2ec>
 80076ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076f2:	4b40      	ldr	r3, [pc, #256]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80076f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076fa:	ee07 3a90 	vmov	s15, r3
 80076fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007702:	ed97 6a02 	vldr	s12, [r7, #8]
 8007706:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007804 <HAL_RCC_GetSysClockFreq+0x2e4>
 800770a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800770e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007712:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800771a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800771e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007722:	e043      	b.n	80077ac <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007724:	693b      	ldr	r3, [r7, #16]
 8007726:	ee07 3a90 	vmov	s15, r3
 800772a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800772e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007810 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007736:	4b2f      	ldr	r3, [pc, #188]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800773a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800773e:	ee07 3a90 	vmov	s15, r3
 8007742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007746:	ed97 6a02 	vldr	s12, [r7, #8]
 800774a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007804 <HAL_RCC_GetSysClockFreq+0x2e4>
 800774e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007756:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800775a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800775e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007762:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007766:	e021      	b.n	80077ac <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	ee07 3a90 	vmov	s15, r3
 800776e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007772:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800780c <HAL_RCC_GetSysClockFreq+0x2ec>
 8007776:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800777a:	4b1e      	ldr	r3, [pc, #120]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800777c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800777e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007782:	ee07 3a90 	vmov	s15, r3
 8007786:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800778a:	ed97 6a02 	vldr	s12, [r7, #8]
 800778e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007804 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007792:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007796:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800779a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800779e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80077aa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80077ac:	4b11      	ldr	r3, [pc, #68]	@ (80077f4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077b0:	0a5b      	lsrs	r3, r3, #9
 80077b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077b6:	3301      	adds	r3, #1
 80077b8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	ee07 3a90 	vmov	s15, r3
 80077c0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80077c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80077c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80077cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80077d0:	ee17 3a90 	vmov	r3, s15
 80077d4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80077d6:	e005      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80077d8:	2300      	movs	r3, #0
 80077da:	61bb      	str	r3, [r7, #24]
      break;
 80077dc:	e002      	b.n	80077e4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80077de:	4b07      	ldr	r3, [pc, #28]	@ (80077fc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80077e0:	61bb      	str	r3, [r7, #24]
      break;
 80077e2:	bf00      	nop
  }

  return sysclockfreq;
 80077e4:	69bb      	ldr	r3, [r7, #24]
}
 80077e6:	4618      	mov	r0, r3
 80077e8:	3724      	adds	r7, #36	@ 0x24
 80077ea:	46bd      	mov	sp, r7
 80077ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f0:	4770      	bx	lr
 80077f2:	bf00      	nop
 80077f4:	58024400 	.word	0x58024400
 80077f8:	03d09000 	.word	0x03d09000
 80077fc:	003d0900 	.word	0x003d0900
 8007800:	007a1200 	.word	0x007a1200
 8007804:	46000000 	.word	0x46000000
 8007808:	4c742400 	.word	0x4c742400
 800780c:	4a742400 	.word	0x4a742400
 8007810:	4af42400 	.word	0x4af42400

08007814 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b082      	sub	sp, #8
 8007818:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800781a:	f7ff fe81 	bl	8007520 <HAL_RCC_GetSysClockFreq>
 800781e:	4602      	mov	r2, r0
 8007820:	4b10      	ldr	r3, [pc, #64]	@ (8007864 <HAL_RCC_GetHCLKFreq+0x50>)
 8007822:	699b      	ldr	r3, [r3, #24]
 8007824:	0a1b      	lsrs	r3, r3, #8
 8007826:	f003 030f 	and.w	r3, r3, #15
 800782a:	490f      	ldr	r1, [pc, #60]	@ (8007868 <HAL_RCC_GetHCLKFreq+0x54>)
 800782c:	5ccb      	ldrb	r3, [r1, r3]
 800782e:	f003 031f 	and.w	r3, r3, #31
 8007832:	fa22 f303 	lsr.w	r3, r2, r3
 8007836:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007838:	4b0a      	ldr	r3, [pc, #40]	@ (8007864 <HAL_RCC_GetHCLKFreq+0x50>)
 800783a:	699b      	ldr	r3, [r3, #24]
 800783c:	f003 030f 	and.w	r3, r3, #15
 8007840:	4a09      	ldr	r2, [pc, #36]	@ (8007868 <HAL_RCC_GetHCLKFreq+0x54>)
 8007842:	5cd3      	ldrb	r3, [r2, r3]
 8007844:	f003 031f 	and.w	r3, r3, #31
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	fa22 f303 	lsr.w	r3, r2, r3
 800784e:	4a07      	ldr	r2, [pc, #28]	@ (800786c <HAL_RCC_GetHCLKFreq+0x58>)
 8007850:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007852:	4a07      	ldr	r2, [pc, #28]	@ (8007870 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007858:	4b04      	ldr	r3, [pc, #16]	@ (800786c <HAL_RCC_GetHCLKFreq+0x58>)
 800785a:	681b      	ldr	r3, [r3, #0]
}
 800785c:	4618      	mov	r0, r3
 800785e:	3708      	adds	r7, #8
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}
 8007864:	58024400 	.word	0x58024400
 8007868:	0800bb44 	.word	0x0800bb44
 800786c:	24000008 	.word	0x24000008
 8007870:	24000004 	.word	0x24000004

08007874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007878:	f7ff ffcc 	bl	8007814 <HAL_RCC_GetHCLKFreq>
 800787c:	4602      	mov	r2, r0
 800787e:	4b06      	ldr	r3, [pc, #24]	@ (8007898 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007880:	69db      	ldr	r3, [r3, #28]
 8007882:	091b      	lsrs	r3, r3, #4
 8007884:	f003 0307 	and.w	r3, r3, #7
 8007888:	4904      	ldr	r1, [pc, #16]	@ (800789c <HAL_RCC_GetPCLK1Freq+0x28>)
 800788a:	5ccb      	ldrb	r3, [r1, r3]
 800788c:	f003 031f 	and.w	r3, r3, #31
 8007890:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007894:	4618      	mov	r0, r3
 8007896:	bd80      	pop	{r7, pc}
 8007898:	58024400 	.word	0x58024400
 800789c:	0800bb44 	.word	0x0800bb44

080078a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80078a4:	f7ff ffb6 	bl	8007814 <HAL_RCC_GetHCLKFreq>
 80078a8:	4602      	mov	r2, r0
 80078aa:	4b06      	ldr	r3, [pc, #24]	@ (80078c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80078ac:	69db      	ldr	r3, [r3, #28]
 80078ae:	0a1b      	lsrs	r3, r3, #8
 80078b0:	f003 0307 	and.w	r3, r3, #7
 80078b4:	4904      	ldr	r1, [pc, #16]	@ (80078c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80078b6:	5ccb      	ldrb	r3, [r1, r3]
 80078b8:	f003 031f 	and.w	r3, r3, #31
 80078bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	bd80      	pop	{r7, pc}
 80078c4:	58024400 	.word	0x58024400
 80078c8:	0800bb44 	.word	0x0800bb44

080078cc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078d0:	b0ca      	sub	sp, #296	@ 0x128
 80078d2:	af00      	add	r7, sp, #0
 80078d4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80078d8:	2300      	movs	r3, #0
 80078da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80078de:	2300      	movs	r3, #0
 80078e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80078e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078ec:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80078f0:	2500      	movs	r5, #0
 80078f2:	ea54 0305 	orrs.w	r3, r4, r5
 80078f6:	d049      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80078f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80078fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007902:	d02f      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007904:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007908:	d828      	bhi.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800790a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800790e:	d01a      	beq.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007910:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007914:	d822      	bhi.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007916:	2b00      	cmp	r3, #0
 8007918:	d003      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800791a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800791e:	d007      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007920:	e01c      	b.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007922:	4bb8      	ldr	r3, [pc, #736]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007926:	4ab7      	ldr	r2, [pc, #732]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800792c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800792e:	e01a      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007930:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007934:	3308      	adds	r3, #8
 8007936:	2102      	movs	r1, #2
 8007938:	4618      	mov	r0, r3
 800793a:	f001 fc8f 	bl	800925c <RCCEx_PLL2_Config>
 800793e:	4603      	mov	r3, r0
 8007940:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007944:	e00f      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800794a:	3328      	adds	r3, #40	@ 0x28
 800794c:	2102      	movs	r1, #2
 800794e:	4618      	mov	r0, r3
 8007950:	f001 fd36 	bl	80093c0 <RCCEx_PLL3_Config>
 8007954:	4603      	mov	r3, r0
 8007956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800795a:	e004      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800795c:	2301      	movs	r3, #1
 800795e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007962:	e000      	b.n	8007966 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007964:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800796a:	2b00      	cmp	r3, #0
 800796c:	d10a      	bne.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800796e:	4ba5      	ldr	r3, [pc, #660]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007970:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007972:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800797c:	4aa1      	ldr	r2, [pc, #644]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800797e:	430b      	orrs	r3, r1
 8007980:	6513      	str	r3, [r2, #80]	@ 0x50
 8007982:	e003      	b.n	800798c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007984:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007988:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800798c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007994:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007998:	f04f 0900 	mov.w	r9, #0
 800799c:	ea58 0309 	orrs.w	r3, r8, r9
 80079a0:	d047      	beq.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80079a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079a8:	2b04      	cmp	r3, #4
 80079aa:	d82a      	bhi.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80079ac:	a201      	add	r2, pc, #4	@ (adr r2, 80079b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80079ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079b2:	bf00      	nop
 80079b4:	080079c9 	.word	0x080079c9
 80079b8:	080079d7 	.word	0x080079d7
 80079bc:	080079ed 	.word	0x080079ed
 80079c0:	08007a0b 	.word	0x08007a0b
 80079c4:	08007a0b 	.word	0x08007a0b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079c8:	4b8e      	ldr	r3, [pc, #568]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079cc:	4a8d      	ldr	r2, [pc, #564]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80079ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80079d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80079d4:	e01a      	b.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80079d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079da:	3308      	adds	r3, #8
 80079dc:	2100      	movs	r1, #0
 80079de:	4618      	mov	r0, r3
 80079e0:	f001 fc3c 	bl	800925c <RCCEx_PLL2_Config>
 80079e4:	4603      	mov	r3, r0
 80079e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80079ea:	e00f      	b.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80079ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079f0:	3328      	adds	r3, #40	@ 0x28
 80079f2:	2100      	movs	r1, #0
 80079f4:	4618      	mov	r0, r3
 80079f6:	f001 fce3 	bl	80093c0 <RCCEx_PLL3_Config>
 80079fa:	4603      	mov	r3, r0
 80079fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007a00:	e004      	b.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a08:	e000      	b.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d10a      	bne.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007a14:	4b7b      	ldr	r3, [pc, #492]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a18:	f023 0107 	bic.w	r1, r3, #7
 8007a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a22:	4a78      	ldr	r2, [pc, #480]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a24:	430b      	orrs	r3, r1
 8007a26:	6513      	str	r3, [r2, #80]	@ 0x50
 8007a28:	e003      	b.n	8007a32 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8007a3e:	f04f 0b00 	mov.w	fp, #0
 8007a42:	ea5a 030b 	orrs.w	r3, sl, fp
 8007a46:	d04c      	beq.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8007a48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a52:	d030      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007a54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a58:	d829      	bhi.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007a5a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a5c:	d02d      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8007a5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a60:	d825      	bhi.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007a62:	2b80      	cmp	r3, #128	@ 0x80
 8007a64:	d018      	beq.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8007a66:	2b80      	cmp	r3, #128	@ 0x80
 8007a68:	d821      	bhi.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d002      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8007a6e:	2b40      	cmp	r3, #64	@ 0x40
 8007a70:	d007      	beq.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007a72:	e01c      	b.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a74:	4b63      	ldr	r3, [pc, #396]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a78:	4a62      	ldr	r2, [pc, #392]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a80:	e01c      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a86:	3308      	adds	r3, #8
 8007a88:	2100      	movs	r1, #0
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f001 fbe6 	bl	800925c <RCCEx_PLL2_Config>
 8007a90:	4603      	mov	r3, r0
 8007a92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007a96:	e011      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a9c:	3328      	adds	r3, #40	@ 0x28
 8007a9e:	2100      	movs	r1, #0
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f001 fc8d 	bl	80093c0 <RCCEx_PLL3_Config>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007aac:	e006      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007aae:	2301      	movs	r3, #1
 8007ab0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ab4:	e002      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007ab6:	bf00      	nop
 8007ab8:	e000      	b.n	8007abc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8007aba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007abc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d10a      	bne.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007ac4:	4b4f      	ldr	r3, [pc, #316]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ac8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ad2:	4a4c      	ldr	r2, [pc, #304]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007ad4:	430b      	orrs	r3, r1
 8007ad6:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ad8:	e003      	b.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ada:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ade:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aea:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007aee:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007af2:	2300      	movs	r3, #0
 8007af4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8007af8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007afc:	460b      	mov	r3, r1
 8007afe:	4313      	orrs	r3, r2
 8007b00:	d053      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b06:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007b0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b0e:	d035      	beq.n	8007b7c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007b10:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007b14:	d82e      	bhi.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007b16:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007b1a:	d031      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007b1c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007b20:	d828      	bhi.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007b22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b26:	d01a      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007b28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007b2c:	d822      	bhi.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d003      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007b32:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b36:	d007      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007b38:	e01c      	b.n	8007b74 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b3a:	4b32      	ldr	r3, [pc, #200]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b3e:	4a31      	ldr	r2, [pc, #196]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007b46:	e01c      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007b48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b4c:	3308      	adds	r3, #8
 8007b4e:	2100      	movs	r1, #0
 8007b50:	4618      	mov	r0, r3
 8007b52:	f001 fb83 	bl	800925c <RCCEx_PLL2_Config>
 8007b56:	4603      	mov	r3, r0
 8007b58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007b5c:	e011      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b62:	3328      	adds	r3, #40	@ 0x28
 8007b64:	2100      	movs	r1, #0
 8007b66:	4618      	mov	r0, r3
 8007b68:	f001 fc2a 	bl	80093c0 <RCCEx_PLL3_Config>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007b72:	e006      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b7a:	e002      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007b7c:	bf00      	nop
 8007b7e:	e000      	b.n	8007b82 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007b80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d10b      	bne.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007b8a:	4b1e      	ldr	r3, [pc, #120]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b8e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007b9a:	4a1a      	ldr	r2, [pc, #104]	@ (8007c04 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007b9c:	430b      	orrs	r3, r1
 8007b9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ba0:	e003      	b.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ba6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bb2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007bb6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007bba:	2300      	movs	r3, #0
 8007bbc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007bc0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	d056      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007bd2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007bd6:	d038      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007bd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007bdc:	d831      	bhi.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007bde:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007be2:	d034      	beq.n	8007c4e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007be4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007be8:	d82b      	bhi.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007bea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bee:	d01d      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007bf0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bf4:	d825      	bhi.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d006      	beq.n	8007c08 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8007bfa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bfe:	d00a      	beq.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007c00:	e01f      	b.n	8007c42 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007c02:	bf00      	nop
 8007c04:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c08:	4ba2      	ldr	r3, [pc, #648]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c0c:	4aa1      	ldr	r2, [pc, #644]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c14:	e01c      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c1a:	3308      	adds	r3, #8
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f001 fb1c 	bl	800925c <RCCEx_PLL2_Config>
 8007c24:	4603      	mov	r3, r0
 8007c26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007c2a:	e011      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c30:	3328      	adds	r3, #40	@ 0x28
 8007c32:	2100      	movs	r1, #0
 8007c34:	4618      	mov	r0, r3
 8007c36:	f001 fbc3 	bl	80093c0 <RCCEx_PLL3_Config>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c40:	e006      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c48:	e002      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007c4a:	bf00      	nop
 8007c4c:	e000      	b.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007c4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d10b      	bne.n	8007c70 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007c58:	4b8e      	ldr	r3, [pc, #568]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c5c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007c60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c64:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007c68:	4a8a      	ldr	r2, [pc, #552]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007c6a:	430b      	orrs	r3, r1
 8007c6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c6e:	e003      	b.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c70:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c74:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c80:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007c84:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007c88:	2300      	movs	r3, #0
 8007c8a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007c8e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007c92:	460b      	mov	r3, r1
 8007c94:	4313      	orrs	r3, r2
 8007c96:	d03a      	beq.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8007c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c9e:	2b30      	cmp	r3, #48	@ 0x30
 8007ca0:	d01f      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007ca2:	2b30      	cmp	r3, #48	@ 0x30
 8007ca4:	d819      	bhi.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007ca6:	2b20      	cmp	r3, #32
 8007ca8:	d00c      	beq.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8007caa:	2b20      	cmp	r3, #32
 8007cac:	d815      	bhi.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d019      	beq.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007cb2:	2b10      	cmp	r3, #16
 8007cb4:	d111      	bne.n	8007cda <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cb6:	4b77      	ldr	r3, [pc, #476]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cba:	4a76      	ldr	r2, [pc, #472]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007cc2:	e011      	b.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc8:	3308      	adds	r3, #8
 8007cca:	2102      	movs	r1, #2
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f001 fac5 	bl	800925c <RCCEx_PLL2_Config>
 8007cd2:	4603      	mov	r3, r0
 8007cd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007cd8:	e006      	b.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ce0:	e002      	b.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007ce2:	bf00      	nop
 8007ce4:	e000      	b.n	8007ce8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007ce6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ce8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d10a      	bne.n	8007d06 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007cf0:	4b68      	ldr	r3, [pc, #416]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007cf2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cf4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cfe:	4a65      	ldr	r2, [pc, #404]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d00:	430b      	orrs	r3, r1
 8007d02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007d04:	e003      	b.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d16:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007d1a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007d1e:	2300      	movs	r3, #0
 8007d20:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007d24:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007d28:	460b      	mov	r3, r1
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	d051      	beq.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d34:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d38:	d035      	beq.n	8007da6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8007d3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d3e:	d82e      	bhi.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007d40:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d44:	d031      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8007d46:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007d4a:	d828      	bhi.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007d4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d50:	d01a      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007d52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d56:	d822      	bhi.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d003      	beq.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007d5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d60:	d007      	beq.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007d62:	e01c      	b.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d64:	4b4b      	ldr	r3, [pc, #300]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d68:	4a4a      	ldr	r2, [pc, #296]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007d6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d70:	e01c      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d76:	3308      	adds	r3, #8
 8007d78:	2100      	movs	r1, #0
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f001 fa6e 	bl	800925c <RCCEx_PLL2_Config>
 8007d80:	4603      	mov	r3, r0
 8007d82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d86:	e011      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d8c:	3328      	adds	r3, #40	@ 0x28
 8007d8e:	2100      	movs	r1, #0
 8007d90:	4618      	mov	r0, r3
 8007d92:	f001 fb15 	bl	80093c0 <RCCEx_PLL3_Config>
 8007d96:	4603      	mov	r3, r0
 8007d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007d9c:	e006      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d9e:	2301      	movs	r3, #1
 8007da0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007da4:	e002      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007da6:	bf00      	nop
 8007da8:	e000      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8007daa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d10a      	bne.n	8007dca <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007db4:	4b37      	ldr	r3, [pc, #220]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007db6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007db8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dc2:	4a34      	ldr	r2, [pc, #208]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007dc4:	430b      	orrs	r3, r1
 8007dc6:	6513      	str	r3, [r2, #80]	@ 0x50
 8007dc8:	e003      	b.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007dce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dda:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007dde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007de2:	2300      	movs	r3, #0
 8007de4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007de8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007dec:	460b      	mov	r3, r1
 8007dee:	4313      	orrs	r3, r2
 8007df0:	d056      	beq.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007df6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007df8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007dfc:	d033      	beq.n	8007e66 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007dfe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007e02:	d82c      	bhi.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e04:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007e08:	d02f      	beq.n	8007e6a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8007e0a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007e0e:	d826      	bhi.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007e14:	d02b      	beq.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8007e16:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007e1a:	d820      	bhi.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e20:	d012      	beq.n	8007e48 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007e22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007e26:	d81a      	bhi.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d022      	beq.n	8007e72 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e30:	d115      	bne.n	8007e5e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e36:	3308      	adds	r3, #8
 8007e38:	2101      	movs	r1, #1
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f001 fa0e 	bl	800925c <RCCEx_PLL2_Config>
 8007e40:	4603      	mov	r3, r0
 8007e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007e46:	e015      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e4c:	3328      	adds	r3, #40	@ 0x28
 8007e4e:	2101      	movs	r1, #1
 8007e50:	4618      	mov	r0, r3
 8007e52:	f001 fab5 	bl	80093c0 <RCCEx_PLL3_Config>
 8007e56:	4603      	mov	r3, r0
 8007e58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007e5c:	e00a      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e64:	e006      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007e66:	bf00      	nop
 8007e68:	e004      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007e6a:	bf00      	nop
 8007e6c:	e002      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007e6e:	bf00      	nop
 8007e70:	e000      	b.n	8007e74 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007e72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d10d      	bne.n	8007e98 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007e7c:	4b05      	ldr	r3, [pc, #20]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e80:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e88:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e8a:	4a02      	ldr	r2, [pc, #8]	@ (8007e94 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007e8c:	430b      	orrs	r3, r1
 8007e8e:	6513      	str	r3, [r2, #80]	@ 0x50
 8007e90:	e006      	b.n	8007ea0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007e92:	bf00      	nop
 8007e94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007ea0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007eac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007eb6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007eba:	460b      	mov	r3, r1
 8007ebc:	4313      	orrs	r3, r2
 8007ebe:	d055      	beq.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007ec0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ec4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007ec8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ecc:	d033      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007ece:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ed2:	d82c      	bhi.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ed8:	d02f      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8007eda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ede:	d826      	bhi.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007ee0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ee4:	d02b      	beq.n	8007f3e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8007ee6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007eea:	d820      	bhi.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007eec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ef0:	d012      	beq.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007ef2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ef6:	d81a      	bhi.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d022      	beq.n	8007f42 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007efc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f00:	d115      	bne.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f06:	3308      	adds	r3, #8
 8007f08:	2101      	movs	r1, #1
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f001 f9a6 	bl	800925c <RCCEx_PLL2_Config>
 8007f10:	4603      	mov	r3, r0
 8007f12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007f16:	e015      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f1c:	3328      	adds	r3, #40	@ 0x28
 8007f1e:	2101      	movs	r1, #1
 8007f20:	4618      	mov	r0, r3
 8007f22:	f001 fa4d 	bl	80093c0 <RCCEx_PLL3_Config>
 8007f26:	4603      	mov	r3, r0
 8007f28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007f2c:	e00a      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007f34:	e006      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f36:	bf00      	nop
 8007f38:	e004      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f3a:	bf00      	nop
 8007f3c:	e002      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f3e:	bf00      	nop
 8007f40:	e000      	b.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007f42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d10b      	bne.n	8007f64 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007f4c:	4ba3      	ldr	r3, [pc, #652]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f50:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007f5c:	4a9f      	ldr	r2, [pc, #636]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007f5e:	430b      	orrs	r3, r1
 8007f60:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f62:	e003      	b.n	8007f6c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f74:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007f78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007f82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007f86:	460b      	mov	r3, r1
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	d037      	beq.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007f8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f96:	d00e      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8007f98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f9c:	d816      	bhi.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d018      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007fa2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fa6:	d111      	bne.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fa8:	4b8c      	ldr	r3, [pc, #560]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fac:	4a8b      	ldr	r2, [pc, #556]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fb2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007fb4:	e00f      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007fb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fba:	3308      	adds	r3, #8
 8007fbc:	2101      	movs	r1, #1
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	f001 f94c 	bl	800925c <RCCEx_PLL2_Config>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007fca:	e004      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fcc:	2301      	movs	r3, #1
 8007fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fd2:	e000      	b.n	8007fd6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007fd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d10a      	bne.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007fde:	4b7f      	ldr	r3, [pc, #508]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007fe6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fec:	4a7b      	ldr	r2, [pc, #492]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007fee:	430b      	orrs	r3, r1
 8007ff0:	6513      	str	r3, [r2, #80]	@ 0x50
 8007ff2:	e003      	b.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ff4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ff8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008004:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8008008:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800800c:	2300      	movs	r3, #0
 800800e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008012:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008016:	460b      	mov	r3, r1
 8008018:	4313      	orrs	r3, r2
 800801a:	d039      	beq.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800801c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008022:	2b03      	cmp	r3, #3
 8008024:	d81c      	bhi.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8008026:	a201      	add	r2, pc, #4	@ (adr r2, 800802c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8008028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800802c:	08008069 	.word	0x08008069
 8008030:	0800803d 	.word	0x0800803d
 8008034:	0800804b 	.word	0x0800804b
 8008038:	08008069 	.word	0x08008069
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800803c:	4b67      	ldr	r3, [pc, #412]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800803e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008040:	4a66      	ldr	r2, [pc, #408]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008042:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008046:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008048:	e00f      	b.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800804a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800804e:	3308      	adds	r3, #8
 8008050:	2102      	movs	r1, #2
 8008052:	4618      	mov	r0, r3
 8008054:	f001 f902 	bl	800925c <RCCEx_PLL2_Config>
 8008058:	4603      	mov	r3, r0
 800805a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800805e:	e004      	b.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008066:	e000      	b.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8008068:	bf00      	nop
    }

    if (ret == HAL_OK)
 800806a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10a      	bne.n	8008088 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8008072:	4b5a      	ldr	r3, [pc, #360]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008074:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008076:	f023 0103 	bic.w	r1, r3, #3
 800807a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800807e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008080:	4a56      	ldr	r2, [pc, #344]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008082:	430b      	orrs	r3, r1
 8008084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008086:	e003      	b.n	8008090 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800808c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008098:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800809c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080a0:	2300      	movs	r3, #0
 80080a2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80080a6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80080aa:	460b      	mov	r3, r1
 80080ac:	4313      	orrs	r3, r2
 80080ae:	f000 809f 	beq.w	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80080b2:	4b4b      	ldr	r3, [pc, #300]	@ (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a4a      	ldr	r2, [pc, #296]	@ (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80080b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80080be:	f7fc febd 	bl	8004e3c <HAL_GetTick>
 80080c2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80080c6:	e00b      	b.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80080c8:	f7fc feb8 	bl	8004e3c <HAL_GetTick>
 80080cc:	4602      	mov	r2, r0
 80080ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80080d2:	1ad3      	subs	r3, r2, r3
 80080d4:	2b64      	cmp	r3, #100	@ 0x64
 80080d6:	d903      	bls.n	80080e0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80080d8:	2303      	movs	r3, #3
 80080da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80080de:	e005      	b.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80080e0:	4b3f      	ldr	r3, [pc, #252]	@ (80081e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d0ed      	beq.n	80080c8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80080ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d179      	bne.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80080f4:	4b39      	ldr	r3, [pc, #228]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80080f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80080f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008100:	4053      	eors	r3, r2
 8008102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008106:	2b00      	cmp	r3, #0
 8008108:	d015      	beq.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800810a:	4b34      	ldr	r3, [pc, #208]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800810c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800810e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008112:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008116:	4b31      	ldr	r3, [pc, #196]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008118:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800811a:	4a30      	ldr	r2, [pc, #192]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800811c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008120:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008122:	4b2e      	ldr	r3, [pc, #184]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008126:	4a2d      	ldr	r2, [pc, #180]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008128:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800812c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800812e:	4a2b      	ldr	r2, [pc, #172]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008130:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8008134:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800813a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800813e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008142:	d118      	bne.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008144:	f7fc fe7a 	bl	8004e3c <HAL_GetTick>
 8008148:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800814c:	e00d      	b.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800814e:	f7fc fe75 	bl	8004e3c <HAL_GetTick>
 8008152:	4602      	mov	r2, r0
 8008154:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008158:	1ad2      	subs	r2, r2, r3
 800815a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800815e:	429a      	cmp	r2, r3
 8008160:	d903      	bls.n	800816a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8008168:	e005      	b.n	8008176 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800816a:	4b1c      	ldr	r3, [pc, #112]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800816c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800816e:	f003 0302 	and.w	r3, r3, #2
 8008172:	2b00      	cmp	r3, #0
 8008174:	d0eb      	beq.n	800814e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8008176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800817a:	2b00      	cmp	r3, #0
 800817c:	d129      	bne.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800817e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008182:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008186:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800818a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800818e:	d10e      	bne.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8008190:	4b12      	ldr	r3, [pc, #72]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800819c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80081a0:	091a      	lsrs	r2, r3, #4
 80081a2:	4b10      	ldr	r3, [pc, #64]	@ (80081e4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80081a4:	4013      	ands	r3, r2
 80081a6:	4a0d      	ldr	r2, [pc, #52]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081a8:	430b      	orrs	r3, r1
 80081aa:	6113      	str	r3, [r2, #16]
 80081ac:	e005      	b.n	80081ba <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80081ae:	4b0b      	ldr	r3, [pc, #44]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081b0:	691b      	ldr	r3, [r3, #16]
 80081b2:	4a0a      	ldr	r2, [pc, #40]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081b4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80081b8:	6113      	str	r3, [r2, #16]
 80081ba:	4b08      	ldr	r3, [pc, #32]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081bc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80081be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80081c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80081ca:	4a04      	ldr	r2, [pc, #16]	@ (80081dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80081cc:	430b      	orrs	r3, r1
 80081ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80081d0:	e00e      	b.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80081d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80081da:	e009      	b.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80081dc:	58024400 	.word	0x58024400
 80081e0:	58024800 	.word	0x58024800
 80081e4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80081f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f8:	f002 0301 	and.w	r3, r2, #1
 80081fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008200:	2300      	movs	r3, #0
 8008202:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008206:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800820a:	460b      	mov	r3, r1
 800820c:	4313      	orrs	r3, r2
 800820e:	f000 8089 	beq.w	8008324 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8008212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008216:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008218:	2b28      	cmp	r3, #40	@ 0x28
 800821a:	d86b      	bhi.n	80082f4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800821c:	a201      	add	r2, pc, #4	@ (adr r2, 8008224 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800821e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008222:	bf00      	nop
 8008224:	080082fd 	.word	0x080082fd
 8008228:	080082f5 	.word	0x080082f5
 800822c:	080082f5 	.word	0x080082f5
 8008230:	080082f5 	.word	0x080082f5
 8008234:	080082f5 	.word	0x080082f5
 8008238:	080082f5 	.word	0x080082f5
 800823c:	080082f5 	.word	0x080082f5
 8008240:	080082f5 	.word	0x080082f5
 8008244:	080082c9 	.word	0x080082c9
 8008248:	080082f5 	.word	0x080082f5
 800824c:	080082f5 	.word	0x080082f5
 8008250:	080082f5 	.word	0x080082f5
 8008254:	080082f5 	.word	0x080082f5
 8008258:	080082f5 	.word	0x080082f5
 800825c:	080082f5 	.word	0x080082f5
 8008260:	080082f5 	.word	0x080082f5
 8008264:	080082df 	.word	0x080082df
 8008268:	080082f5 	.word	0x080082f5
 800826c:	080082f5 	.word	0x080082f5
 8008270:	080082f5 	.word	0x080082f5
 8008274:	080082f5 	.word	0x080082f5
 8008278:	080082f5 	.word	0x080082f5
 800827c:	080082f5 	.word	0x080082f5
 8008280:	080082f5 	.word	0x080082f5
 8008284:	080082fd 	.word	0x080082fd
 8008288:	080082f5 	.word	0x080082f5
 800828c:	080082f5 	.word	0x080082f5
 8008290:	080082f5 	.word	0x080082f5
 8008294:	080082f5 	.word	0x080082f5
 8008298:	080082f5 	.word	0x080082f5
 800829c:	080082f5 	.word	0x080082f5
 80082a0:	080082f5 	.word	0x080082f5
 80082a4:	080082fd 	.word	0x080082fd
 80082a8:	080082f5 	.word	0x080082f5
 80082ac:	080082f5 	.word	0x080082f5
 80082b0:	080082f5 	.word	0x080082f5
 80082b4:	080082f5 	.word	0x080082f5
 80082b8:	080082f5 	.word	0x080082f5
 80082bc:	080082f5 	.word	0x080082f5
 80082c0:	080082f5 	.word	0x080082f5
 80082c4:	080082fd 	.word	0x080082fd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80082c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082cc:	3308      	adds	r3, #8
 80082ce:	2101      	movs	r1, #1
 80082d0:	4618      	mov	r0, r3
 80082d2:	f000 ffc3 	bl	800925c <RCCEx_PLL2_Config>
 80082d6:	4603      	mov	r3, r0
 80082d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80082dc:	e00f      	b.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80082de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082e2:	3328      	adds	r3, #40	@ 0x28
 80082e4:	2101      	movs	r1, #1
 80082e6:	4618      	mov	r0, r3
 80082e8:	f001 f86a 	bl	80093c0 <RCCEx_PLL3_Config>
 80082ec:	4603      	mov	r3, r0
 80082ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80082f2:	e004      	b.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80082fa:	e000      	b.n	80082fe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 80082fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008302:	2b00      	cmp	r3, #0
 8008304:	d10a      	bne.n	800831c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008306:	4bbf      	ldr	r3, [pc, #764]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800830a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800830e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008312:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008314:	4abb      	ldr	r2, [pc, #748]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008316:	430b      	orrs	r3, r1
 8008318:	6553      	str	r3, [r2, #84]	@ 0x54
 800831a:	e003      	b.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800831c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008320:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	f002 0302 	and.w	r3, r2, #2
 8008330:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008334:	2300      	movs	r3, #0
 8008336:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800833a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800833e:	460b      	mov	r3, r1
 8008340:	4313      	orrs	r3, r2
 8008342:	d041      	beq.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008344:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008348:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800834a:	2b05      	cmp	r3, #5
 800834c:	d824      	bhi.n	8008398 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800834e:	a201      	add	r2, pc, #4	@ (adr r2, 8008354 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8008350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008354:	080083a1 	.word	0x080083a1
 8008358:	0800836d 	.word	0x0800836d
 800835c:	08008383 	.word	0x08008383
 8008360:	080083a1 	.word	0x080083a1
 8008364:	080083a1 	.word	0x080083a1
 8008368:	080083a1 	.word	0x080083a1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800836c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008370:	3308      	adds	r3, #8
 8008372:	2101      	movs	r1, #1
 8008374:	4618      	mov	r0, r3
 8008376:	f000 ff71 	bl	800925c <RCCEx_PLL2_Config>
 800837a:	4603      	mov	r3, r0
 800837c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008380:	e00f      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008386:	3328      	adds	r3, #40	@ 0x28
 8008388:	2101      	movs	r1, #1
 800838a:	4618      	mov	r0, r3
 800838c:	f001 f818 	bl	80093c0 <RCCEx_PLL3_Config>
 8008390:	4603      	mov	r3, r0
 8008392:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008396:	e004      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800839e:	e000      	b.n	80083a2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80083a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d10a      	bne.n	80083c0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80083aa:	4b96      	ldr	r3, [pc, #600]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80083ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083ae:	f023 0107 	bic.w	r1, r3, #7
 80083b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80083b8:	4a92      	ldr	r2, [pc, #584]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80083ba:	430b      	orrs	r3, r1
 80083bc:	6553      	str	r3, [r2, #84]	@ 0x54
 80083be:	e003      	b.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80083c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d0:	f002 0304 	and.w	r3, r2, #4
 80083d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083d8:	2300      	movs	r3, #0
 80083da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083de:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80083e2:	460b      	mov	r3, r1
 80083e4:	4313      	orrs	r3, r2
 80083e6:	d044      	beq.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80083e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80083f0:	2b05      	cmp	r3, #5
 80083f2:	d825      	bhi.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80083f4:	a201      	add	r2, pc, #4	@ (adr r2, 80083fc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80083f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083fa:	bf00      	nop
 80083fc:	08008449 	.word	0x08008449
 8008400:	08008415 	.word	0x08008415
 8008404:	0800842b 	.word	0x0800842b
 8008408:	08008449 	.word	0x08008449
 800840c:	08008449 	.word	0x08008449
 8008410:	08008449 	.word	0x08008449
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008418:	3308      	adds	r3, #8
 800841a:	2101      	movs	r1, #1
 800841c:	4618      	mov	r0, r3
 800841e:	f000 ff1d 	bl	800925c <RCCEx_PLL2_Config>
 8008422:	4603      	mov	r3, r0
 8008424:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008428:	e00f      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800842a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800842e:	3328      	adds	r3, #40	@ 0x28
 8008430:	2101      	movs	r1, #1
 8008432:	4618      	mov	r0, r3
 8008434:	f000 ffc4 	bl	80093c0 <RCCEx_PLL3_Config>
 8008438:	4603      	mov	r3, r0
 800843a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800843e:	e004      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008446:	e000      	b.n	800844a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8008448:	bf00      	nop
    }

    if (ret == HAL_OK)
 800844a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10b      	bne.n	800846a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008452:	4b6c      	ldr	r3, [pc, #432]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008454:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008456:	f023 0107 	bic.w	r1, r3, #7
 800845a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800845e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008462:	4a68      	ldr	r2, [pc, #416]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008464:	430b      	orrs	r3, r1
 8008466:	6593      	str	r3, [r2, #88]	@ 0x58
 8008468:	e003      	b.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800846a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800846e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847a:	f002 0320 	and.w	r3, r2, #32
 800847e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008482:	2300      	movs	r3, #0
 8008484:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008488:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800848c:	460b      	mov	r3, r1
 800848e:	4313      	orrs	r3, r2
 8008490:	d055      	beq.n	800853e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8008492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008496:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800849a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800849e:	d033      	beq.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80084a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80084a4:	d82c      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80084a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084aa:	d02f      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80084ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084b0:	d826      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80084b2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80084b6:	d02b      	beq.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80084b8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80084bc:	d820      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80084be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084c2:	d012      	beq.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80084c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084c8:	d81a      	bhi.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d022      	beq.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80084ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084d2:	d115      	bne.n	8008500 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80084d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084d8:	3308      	adds	r3, #8
 80084da:	2100      	movs	r1, #0
 80084dc:	4618      	mov	r0, r3
 80084de:	f000 febd 	bl	800925c <RCCEx_PLL2_Config>
 80084e2:	4603      	mov	r3, r0
 80084e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80084e8:	e015      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80084ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ee:	3328      	adds	r3, #40	@ 0x28
 80084f0:	2102      	movs	r1, #2
 80084f2:	4618      	mov	r0, r3
 80084f4:	f000 ff64 	bl	80093c0 <RCCEx_PLL3_Config>
 80084f8:	4603      	mov	r3, r0
 80084fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80084fe:	e00a      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008506:	e006      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008508:	bf00      	nop
 800850a:	e004      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800850c:	bf00      	nop
 800850e:	e002      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008510:	bf00      	nop
 8008512:	e000      	b.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8008514:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008516:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800851a:	2b00      	cmp	r3, #0
 800851c:	d10b      	bne.n	8008536 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800851e:	4b39      	ldr	r3, [pc, #228]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008522:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800852a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800852e:	4a35      	ldr	r2, [pc, #212]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8008530:	430b      	orrs	r3, r1
 8008532:	6553      	str	r3, [r2, #84]	@ 0x54
 8008534:	e003      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008536:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800853a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800853e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008546:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800854a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800854e:	2300      	movs	r3, #0
 8008550:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008554:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008558:	460b      	mov	r3, r1
 800855a:	4313      	orrs	r3, r2
 800855c:	d058      	beq.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800855e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008562:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008566:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800856a:	d033      	beq.n	80085d4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800856c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008570:	d82c      	bhi.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008572:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008576:	d02f      	beq.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8008578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800857c:	d826      	bhi.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800857e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008582:	d02b      	beq.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8008584:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008588:	d820      	bhi.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800858a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800858e:	d012      	beq.n	80085b6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8008590:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008594:	d81a      	bhi.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8008596:	2b00      	cmp	r3, #0
 8008598:	d022      	beq.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800859a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800859e:	d115      	bne.n	80085cc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80085a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085a4:	3308      	adds	r3, #8
 80085a6:	2100      	movs	r1, #0
 80085a8:	4618      	mov	r0, r3
 80085aa:	f000 fe57 	bl	800925c <RCCEx_PLL2_Config>
 80085ae:	4603      	mov	r3, r0
 80085b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80085b4:	e015      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80085b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ba:	3328      	adds	r3, #40	@ 0x28
 80085bc:	2102      	movs	r1, #2
 80085be:	4618      	mov	r0, r3
 80085c0:	f000 fefe 	bl	80093c0 <RCCEx_PLL3_Config>
 80085c4:	4603      	mov	r3, r0
 80085c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80085ca:	e00a      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80085d2:	e006      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80085d4:	bf00      	nop
 80085d6:	e004      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80085d8:	bf00      	nop
 80085da:	e002      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80085dc:	bf00      	nop
 80085de:	e000      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80085e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10e      	bne.n	8008608 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80085ea:	4b06      	ldr	r3, [pc, #24]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80085ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085ee:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80085f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80085fa:	4a02      	ldr	r2, [pc, #8]	@ (8008604 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80085fc:	430b      	orrs	r3, r1
 80085fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8008600:	e006      	b.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8008602:	bf00      	nop
 8008604:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008608:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800860c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008618:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800861c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008620:	2300      	movs	r3, #0
 8008622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008626:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800862a:	460b      	mov	r3, r1
 800862c:	4313      	orrs	r3, r2
 800862e:	d055      	beq.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008634:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008638:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800863c:	d033      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800863e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008642:	d82c      	bhi.n	800869e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008644:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008648:	d02f      	beq.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800864a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800864e:	d826      	bhi.n	800869e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008650:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008654:	d02b      	beq.n	80086ae <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8008656:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800865a:	d820      	bhi.n	800869e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800865c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008660:	d012      	beq.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008662:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008666:	d81a      	bhi.n	800869e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008668:	2b00      	cmp	r3, #0
 800866a:	d022      	beq.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800866c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008670:	d115      	bne.n	800869e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008672:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008676:	3308      	adds	r3, #8
 8008678:	2100      	movs	r1, #0
 800867a:	4618      	mov	r0, r3
 800867c:	f000 fdee 	bl	800925c <RCCEx_PLL2_Config>
 8008680:	4603      	mov	r3, r0
 8008682:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008686:	e015      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800868c:	3328      	adds	r3, #40	@ 0x28
 800868e:	2102      	movs	r1, #2
 8008690:	4618      	mov	r0, r3
 8008692:	f000 fe95 	bl	80093c0 <RCCEx_PLL3_Config>
 8008696:	4603      	mov	r3, r0
 8008698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800869c:	e00a      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80086a4:	e006      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80086a6:	bf00      	nop
 80086a8:	e004      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80086aa:	bf00      	nop
 80086ac:	e002      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80086ae:	bf00      	nop
 80086b0:	e000      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80086b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d10b      	bne.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80086bc:	4ba1      	ldr	r3, [pc, #644]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80086be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80086c0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80086c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80086cc:	4a9d      	ldr	r2, [pc, #628]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80086ce:	430b      	orrs	r3, r1
 80086d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80086d2:	e003      	b.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80086dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80086e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e4:	f002 0308 	and.w	r3, r2, #8
 80086e8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80086ec:	2300      	movs	r3, #0
 80086ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80086f2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80086f6:	460b      	mov	r3, r1
 80086f8:	4313      	orrs	r3, r2
 80086fa:	d01e      	beq.n	800873a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80086fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008700:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008704:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008708:	d10c      	bne.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800870a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800870e:	3328      	adds	r3, #40	@ 0x28
 8008710:	2102      	movs	r1, #2
 8008712:	4618      	mov	r0, r3
 8008714:	f000 fe54 	bl	80093c0 <RCCEx_PLL3_Config>
 8008718:	4603      	mov	r3, r0
 800871a:	2b00      	cmp	r3, #0
 800871c:	d002      	beq.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800871e:	2301      	movs	r3, #1
 8008720:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008724:	4b87      	ldr	r3, [pc, #540]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008728:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800872c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008730:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008734:	4a83      	ldr	r2, [pc, #524]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008736:	430b      	orrs	r3, r1
 8008738:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800873a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800873e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008742:	f002 0310 	and.w	r3, r2, #16
 8008746:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800874a:	2300      	movs	r3, #0
 800874c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008750:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008754:	460b      	mov	r3, r1
 8008756:	4313      	orrs	r3, r2
 8008758:	d01e      	beq.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800875a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800875e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008762:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008766:	d10c      	bne.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008768:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800876c:	3328      	adds	r3, #40	@ 0x28
 800876e:	2102      	movs	r1, #2
 8008770:	4618      	mov	r0, r3
 8008772:	f000 fe25 	bl	80093c0 <RCCEx_PLL3_Config>
 8008776:	4603      	mov	r3, r0
 8008778:	2b00      	cmp	r3, #0
 800877a:	d002      	beq.n	8008782 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800877c:	2301      	movs	r3, #1
 800877e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008782:	4b70      	ldr	r3, [pc, #448]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008786:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800878a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800878e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008792:	4a6c      	ldr	r2, [pc, #432]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008794:	430b      	orrs	r3, r1
 8008796:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800879c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80087a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087a8:	2300      	movs	r3, #0
 80087aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087ae:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80087b2:	460b      	mov	r3, r1
 80087b4:	4313      	orrs	r3, r2
 80087b6:	d03e      	beq.n	8008836 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80087b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80087c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087c4:	d022      	beq.n	800880c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80087c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087ca:	d81b      	bhi.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d003      	beq.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80087d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087d4:	d00b      	beq.n	80087ee <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80087d6:	e015      	b.n	8008804 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80087d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087dc:	3308      	adds	r3, #8
 80087de:	2100      	movs	r1, #0
 80087e0:	4618      	mov	r0, r3
 80087e2:	f000 fd3b 	bl	800925c <RCCEx_PLL2_Config>
 80087e6:	4603      	mov	r3, r0
 80087e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80087ec:	e00f      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80087ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80087f2:	3328      	adds	r3, #40	@ 0x28
 80087f4:	2102      	movs	r1, #2
 80087f6:	4618      	mov	r0, r3
 80087f8:	f000 fde2 	bl	80093c0 <RCCEx_PLL3_Config>
 80087fc:	4603      	mov	r3, r0
 80087fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008802:	e004      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008804:	2301      	movs	r3, #1
 8008806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800880a:	e000      	b.n	800880e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800880c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800880e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008812:	2b00      	cmp	r3, #0
 8008814:	d10b      	bne.n	800882e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008816:	4b4b      	ldr	r3, [pc, #300]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800881a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800881e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008822:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008826:	4a47      	ldr	r2, [pc, #284]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008828:	430b      	orrs	r3, r1
 800882a:	6593      	str	r3, [r2, #88]	@ 0x58
 800882c:	e003      	b.n	8008836 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800882e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008832:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800883a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008842:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008844:	2300      	movs	r3, #0
 8008846:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008848:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800884c:	460b      	mov	r3, r1
 800884e:	4313      	orrs	r3, r2
 8008850:	d03b      	beq.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008852:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800885a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800885e:	d01f      	beq.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008860:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008864:	d818      	bhi.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8008866:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800886a:	d003      	beq.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800886c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008870:	d007      	beq.n	8008882 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008872:	e011      	b.n	8008898 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008874:	4b33      	ldr	r3, [pc, #204]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008878:	4a32      	ldr	r2, [pc, #200]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800887a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800887e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008880:	e00f      	b.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008886:	3328      	adds	r3, #40	@ 0x28
 8008888:	2101      	movs	r1, #1
 800888a:	4618      	mov	r0, r3
 800888c:	f000 fd98 	bl	80093c0 <RCCEx_PLL3_Config>
 8008890:	4603      	mov	r3, r0
 8008892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8008896:	e004      	b.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008898:	2301      	movs	r3, #1
 800889a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800889e:	e000      	b.n	80088a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80088a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d10b      	bne.n	80088c2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80088aa:	4b26      	ldr	r3, [pc, #152]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80088b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088ba:	4a22      	ldr	r2, [pc, #136]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088bc:	430b      	orrs	r3, r1
 80088be:	6553      	str	r3, [r2, #84]	@ 0x54
 80088c0:	e003      	b.n	80088ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80088c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80088ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80088d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80088d8:	2300      	movs	r3, #0
 80088da:	677b      	str	r3, [r7, #116]	@ 0x74
 80088dc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80088e0:	460b      	mov	r3, r1
 80088e2:	4313      	orrs	r3, r2
 80088e4:	d034      	beq.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80088e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80088ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d003      	beq.n	80088f8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80088f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088f4:	d007      	beq.n	8008906 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80088f6:	e011      	b.n	800891c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088f8:	4b12      	ldr	r3, [pc, #72]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088fc:	4a11      	ldr	r2, [pc, #68]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80088fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008904:	e00e      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800890a:	3308      	adds	r3, #8
 800890c:	2102      	movs	r1, #2
 800890e:	4618      	mov	r0, r3
 8008910:	f000 fca4 	bl	800925c <RCCEx_PLL2_Config>
 8008914:	4603      	mov	r3, r0
 8008916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800891a:	e003      	b.n	8008924 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008922:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008924:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008928:	2b00      	cmp	r3, #0
 800892a:	d10d      	bne.n	8008948 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800892c:	4b05      	ldr	r3, [pc, #20]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800892e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008930:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008938:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800893a:	4a02      	ldr	r2, [pc, #8]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800893c:	430b      	orrs	r3, r1
 800893e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008940:	e006      	b.n	8008950 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008942:	bf00      	nop
 8008944:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800894c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008958:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800895c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800895e:	2300      	movs	r3, #0
 8008960:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008962:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008966:	460b      	mov	r3, r1
 8008968:	4313      	orrs	r3, r2
 800896a:	d00c      	beq.n	8008986 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800896c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008970:	3328      	adds	r3, #40	@ 0x28
 8008972:	2102      	movs	r1, #2
 8008974:	4618      	mov	r0, r3
 8008976:	f000 fd23 	bl	80093c0 <RCCEx_PLL3_Config>
 800897a:	4603      	mov	r3, r0
 800897c:	2b00      	cmp	r3, #0
 800897e:	d002      	beq.n	8008986 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008992:	663b      	str	r3, [r7, #96]	@ 0x60
 8008994:	2300      	movs	r3, #0
 8008996:	667b      	str	r3, [r7, #100]	@ 0x64
 8008998:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800899c:	460b      	mov	r3, r1
 800899e:	4313      	orrs	r3, r2
 80089a0:	d038      	beq.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80089a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80089a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089ae:	d018      	beq.n	80089e2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80089b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089b4:	d811      	bhi.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80089b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089ba:	d014      	beq.n	80089e6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80089bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089c0:	d80b      	bhi.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d011      	beq.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80089c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089ca:	d106      	bne.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089cc:	4bc3      	ldr	r3, [pc, #780]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089d0:	4ac2      	ldr	r2, [pc, #776]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80089d8:	e008      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089da:	2301      	movs	r3, #1
 80089dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80089e0:	e004      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80089e2:	bf00      	nop
 80089e4:	e002      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80089e6:	bf00      	nop
 80089e8:	e000      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80089ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d10b      	bne.n	8008a0c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80089f4:	4bb9      	ldr	r3, [pc, #740]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80089f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089f8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80089fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a04:	4ab5      	ldr	r2, [pc, #724]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a06:	430b      	orrs	r3, r1
 8008a08:	6553      	str	r3, [r2, #84]	@ 0x54
 8008a0a:	e003      	b.n	8008a14 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008a10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008a20:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a22:	2300      	movs	r3, #0
 8008a24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a26:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008a2a:	460b      	mov	r3, r1
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	d009      	beq.n	8008a44 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008a30:	4baa      	ldr	r3, [pc, #680]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a34:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a3e:	4aa7      	ldr	r2, [pc, #668]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a40:	430b      	orrs	r3, r1
 8008a42:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a4c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008a50:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a52:	2300      	movs	r3, #0
 8008a54:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a56:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008a5a:	460b      	mov	r3, r1
 8008a5c:	4313      	orrs	r3, r2
 8008a5e:	d00a      	beq.n	8008a76 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008a60:	4b9e      	ldr	r3, [pc, #632]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8008a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a6c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008a70:	4a9a      	ldr	r2, [pc, #616]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a72:	430b      	orrs	r3, r1
 8008a74:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008a82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a84:	2300      	movs	r3, #0
 8008a86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a88:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008a8c:	460b      	mov	r3, r1
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	d009      	beq.n	8008aa6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008a92:	4b92      	ldr	r3, [pc, #584]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008a94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a96:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008a9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008aa0:	4a8e      	ldr	r2, [pc, #568]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008aa2:	430b      	orrs	r3, r1
 8008aa4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aae:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008ab2:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ab8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008abc:	460b      	mov	r3, r1
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	d00e      	beq.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008ac2:	4b86      	ldr	r3, [pc, #536]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ac4:	691b      	ldr	r3, [r3, #16]
 8008ac6:	4a85      	ldr	r2, [pc, #532]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ac8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008acc:	6113      	str	r3, [r2, #16]
 8008ace:	4b83      	ldr	r3, [pc, #524]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008ad0:	6919      	ldr	r1, [r3, #16]
 8008ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ad6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008ada:	4a80      	ldr	r2, [pc, #512]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008adc:	430b      	orrs	r3, r1
 8008ade:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008ae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008aec:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008aee:	2300      	movs	r3, #0
 8008af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008af2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008af6:	460b      	mov	r3, r1
 8008af8:	4313      	orrs	r3, r2
 8008afa:	d009      	beq.n	8008b10 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008afc:	4b77      	ldr	r3, [pc, #476]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008afe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b00:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b0a:	4a74      	ldr	r2, [pc, #464]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b0c:	430b      	orrs	r3, r1
 8008b0e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b18:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008b1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8008b1e:	2300      	movs	r3, #0
 8008b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b22:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008b26:	460b      	mov	r3, r1
 8008b28:	4313      	orrs	r3, r2
 8008b2a:	d00a      	beq.n	8008b42 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008b2c:	4b6b      	ldr	r3, [pc, #428]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b30:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008b3c:	4a67      	ldr	r2, [pc, #412]	@ (8008cdc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008b3e:	430b      	orrs	r3, r1
 8008b40:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4a:	2100      	movs	r1, #0
 8008b4c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008b4e:	f003 0301 	and.w	r3, r3, #1
 8008b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b54:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008b58:	460b      	mov	r3, r1
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	d011      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b62:	3308      	adds	r3, #8
 8008b64:	2100      	movs	r1, #0
 8008b66:	4618      	mov	r0, r3
 8008b68:	f000 fb78 	bl	800925c <RCCEx_PLL2_Config>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008b72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d003      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008b7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b8a:	2100      	movs	r1, #0
 8008b8c:	6239      	str	r1, [r7, #32]
 8008b8e:	f003 0302 	and.w	r3, r3, #2
 8008b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8008b94:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008b98:	460b      	mov	r3, r1
 8008b9a:	4313      	orrs	r3, r2
 8008b9c:	d011      	beq.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ba2:	3308      	adds	r3, #8
 8008ba4:	2101      	movs	r1, #1
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f000 fb58 	bl	800925c <RCCEx_PLL2_Config>
 8008bac:	4603      	mov	r3, r0
 8008bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d003      	beq.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bca:	2100      	movs	r1, #0
 8008bcc:	61b9      	str	r1, [r7, #24]
 8008bce:	f003 0304 	and.w	r3, r3, #4
 8008bd2:	61fb      	str	r3, [r7, #28]
 8008bd4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008bd8:	460b      	mov	r3, r1
 8008bda:	4313      	orrs	r3, r2
 8008bdc:	d011      	beq.n	8008c02 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008bde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008be2:	3308      	adds	r3, #8
 8008be4:	2102      	movs	r1, #2
 8008be6:	4618      	mov	r0, r3
 8008be8:	f000 fb38 	bl	800925c <RCCEx_PLL2_Config>
 8008bec:	4603      	mov	r3, r0
 8008bee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008bf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d003      	beq.n	8008c02 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008bfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0a:	2100      	movs	r1, #0
 8008c0c:	6139      	str	r1, [r7, #16]
 8008c0e:	f003 0308 	and.w	r3, r3, #8
 8008c12:	617b      	str	r3, [r7, #20]
 8008c14:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008c18:	460b      	mov	r3, r1
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	d011      	beq.n	8008c42 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c22:	3328      	adds	r3, #40	@ 0x28
 8008c24:	2100      	movs	r1, #0
 8008c26:	4618      	mov	r0, r3
 8008c28:	f000 fbca 	bl	80093c0 <RCCEx_PLL3_Config>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d003      	beq.n	8008c42 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c4a:	2100      	movs	r1, #0
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	f003 0310 	and.w	r3, r3, #16
 8008c52:	60fb      	str	r3, [r7, #12]
 8008c54:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	d011      	beq.n	8008c82 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c62:	3328      	adds	r3, #40	@ 0x28
 8008c64:	2101      	movs	r1, #1
 8008c66:	4618      	mov	r0, r3
 8008c68:	f000 fbaa 	bl	80093c0 <RCCEx_PLL3_Config>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008c72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d003      	beq.n	8008c82 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008c7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8a:	2100      	movs	r1, #0
 8008c8c:	6039      	str	r1, [r7, #0]
 8008c8e:	f003 0320 	and.w	r3, r3, #32
 8008c92:	607b      	str	r3, [r7, #4]
 8008c94:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008c98:	460b      	mov	r3, r1
 8008c9a:	4313      	orrs	r3, r2
 8008c9c:	d011      	beq.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008ca2:	3328      	adds	r3, #40	@ 0x28
 8008ca4:	2102      	movs	r1, #2
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	f000 fb8a 	bl	80093c0 <RCCEx_PLL3_Config>
 8008cac:	4603      	mov	r3, r0
 8008cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d003      	beq.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008cbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008cc2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d101      	bne.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	e000      	b.n	8008cd0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008cce:	2301      	movs	r3, #1
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008cdc:	58024400 	.word	0x58024400

08008ce0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008ce4:	f7fe fd96 	bl	8007814 <HAL_RCC_GetHCLKFreq>
 8008ce8:	4602      	mov	r2, r0
 8008cea:	4b06      	ldr	r3, [pc, #24]	@ (8008d04 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008cec:	6a1b      	ldr	r3, [r3, #32]
 8008cee:	091b      	lsrs	r3, r3, #4
 8008cf0:	f003 0307 	and.w	r3, r3, #7
 8008cf4:	4904      	ldr	r1, [pc, #16]	@ (8008d08 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008cf6:	5ccb      	ldrb	r3, [r1, r3]
 8008cf8:	f003 031f 	and.w	r3, r3, #31
 8008cfc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	58024400 	.word	0x58024400
 8008d08:	0800bb44 	.word	0x0800bb44

08008d0c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008d0c:	b480      	push	{r7}
 8008d0e:	b089      	sub	sp, #36	@ 0x24
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008d14:	4ba1      	ldr	r3, [pc, #644]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d18:	f003 0303 	and.w	r3, r3, #3
 8008d1c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008d1e:	4b9f      	ldr	r3, [pc, #636]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d22:	0b1b      	lsrs	r3, r3, #12
 8008d24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008d28:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008d2a:	4b9c      	ldr	r3, [pc, #624]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d2e:	091b      	lsrs	r3, r3, #4
 8008d30:	f003 0301 	and.w	r3, r3, #1
 8008d34:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008d36:	4b99      	ldr	r3, [pc, #612]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d3a:	08db      	lsrs	r3, r3, #3
 8008d3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008d40:	693a      	ldr	r2, [r7, #16]
 8008d42:	fb02 f303 	mul.w	r3, r2, r3
 8008d46:	ee07 3a90 	vmov	s15, r3
 8008d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d4e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 8111 	beq.w	8008f7c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008d5a:	69bb      	ldr	r3, [r7, #24]
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	f000 8083 	beq.w	8008e68 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008d62:	69bb      	ldr	r3, [r7, #24]
 8008d64:	2b02      	cmp	r3, #2
 8008d66:	f200 80a1 	bhi.w	8008eac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d003      	beq.n	8008d78 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	2b01      	cmp	r3, #1
 8008d74:	d056      	beq.n	8008e24 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008d76:	e099      	b.n	8008eac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d78:	4b88      	ldr	r3, [pc, #544]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f003 0320 	and.w	r3, r3, #32
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d02d      	beq.n	8008de0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d84:	4b85      	ldr	r3, [pc, #532]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	08db      	lsrs	r3, r3, #3
 8008d8a:	f003 0303 	and.w	r3, r3, #3
 8008d8e:	4a84      	ldr	r2, [pc, #528]	@ (8008fa0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008d90:	fa22 f303 	lsr.w	r3, r2, r3
 8008d94:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	ee07 3a90 	vmov	s15, r3
 8008d9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008da0:	697b      	ldr	r3, [r7, #20]
 8008da2:	ee07 3a90 	vmov	s15, r3
 8008da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008daa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008dae:	4b7b      	ldr	r3, [pc, #492]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008db0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008db2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008db6:	ee07 3a90 	vmov	s15, r3
 8008dba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8008dc2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008dc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dda:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008dde:	e087      	b.n	8008ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	ee07 3a90 	vmov	s15, r3
 8008de6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008df2:	4b6a      	ldr	r3, [pc, #424]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008df4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dfa:	ee07 3a90 	vmov	s15, r3
 8008dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e02:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e06:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e22:	e065      	b.n	8008ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	ee07 3a90 	vmov	s15, r3
 8008e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e2e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008fac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e36:	4b59      	ldr	r3, [pc, #356]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e3e:	ee07 3a90 	vmov	s15, r3
 8008e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e46:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e4a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008e66:	e043      	b.n	8008ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	ee07 3a90 	vmov	s15, r3
 8008e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e72:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008fb0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e7a:	4b48      	ldr	r3, [pc, #288]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e82:	ee07 3a90 	vmov	s15, r3
 8008e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e8e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008ea6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008eaa:	e021      	b.n	8008ef0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	ee07 3a90 	vmov	s15, r3
 8008eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eb6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008fac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ebe:	4b37      	ldr	r3, [pc, #220]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ec0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ec6:	ee07 3a90 	vmov	s15, r3
 8008eca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ece:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ed2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008fa4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ede:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008eea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008eee:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008ef0:	4b2a      	ldr	r3, [pc, #168]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ef4:	0a5b      	lsrs	r3, r3, #9
 8008ef6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008efa:	ee07 3a90 	vmov	s15, r3
 8008efe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f16:	ee17 2a90 	vmov	r2, s15
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008f1e:	4b1f      	ldr	r3, [pc, #124]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f22:	0c1b      	lsrs	r3, r3, #16
 8008f24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f28:	ee07 3a90 	vmov	s15, r3
 8008f2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f34:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f38:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f44:	ee17 2a90 	vmov	r2, s15
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008f4c:	4b13      	ldr	r3, [pc, #76]	@ (8008f9c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f50:	0e1b      	lsrs	r3, r3, #24
 8008f52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f56:	ee07 3a90 	vmov	s15, r3
 8008f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008f62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008f66:	edd7 6a07 	vldr	s13, [r7, #28]
 8008f6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008f6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008f72:	ee17 2a90 	vmov	r2, s15
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008f7a:	e008      	b.n	8008f8e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2200      	movs	r2, #0
 8008f86:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	609a      	str	r2, [r3, #8]
}
 8008f8e:	bf00      	nop
 8008f90:	3724      	adds	r7, #36	@ 0x24
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr
 8008f9a:	bf00      	nop
 8008f9c:	58024400 	.word	0x58024400
 8008fa0:	03d09000 	.word	0x03d09000
 8008fa4:	46000000 	.word	0x46000000
 8008fa8:	4c742400 	.word	0x4c742400
 8008fac:	4a742400 	.word	0x4a742400
 8008fb0:	4af42400 	.word	0x4af42400

08008fb4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b089      	sub	sp, #36	@ 0x24
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008fbc:	4ba1      	ldr	r3, [pc, #644]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fc0:	f003 0303 	and.w	r3, r3, #3
 8008fc4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008fc6:	4b9f      	ldr	r3, [pc, #636]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fca:	0d1b      	lsrs	r3, r3, #20
 8008fcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008fd0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008fd2:	4b9c      	ldr	r3, [pc, #624]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fd6:	0a1b      	lsrs	r3, r3, #8
 8008fd8:	f003 0301 	and.w	r3, r3, #1
 8008fdc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008fde:	4b99      	ldr	r3, [pc, #612]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fe0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fe2:	08db      	lsrs	r3, r3, #3
 8008fe4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	fb02 f303 	mul.w	r3, r2, r3
 8008fee:	ee07 3a90 	vmov	s15, r3
 8008ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008ff6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	f000 8111 	beq.w	8009224 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	2b02      	cmp	r3, #2
 8009006:	f000 8083 	beq.w	8009110 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	2b02      	cmp	r3, #2
 800900e:	f200 80a1 	bhi.w	8009154 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d003      	beq.n	8009020 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	2b01      	cmp	r3, #1
 800901c:	d056      	beq.n	80090cc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800901e:	e099      	b.n	8009154 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009020:	4b88      	ldr	r3, [pc, #544]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	f003 0320 	and.w	r3, r3, #32
 8009028:	2b00      	cmp	r3, #0
 800902a:	d02d      	beq.n	8009088 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800902c:	4b85      	ldr	r3, [pc, #532]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	08db      	lsrs	r3, r3, #3
 8009032:	f003 0303 	and.w	r3, r3, #3
 8009036:	4a84      	ldr	r2, [pc, #528]	@ (8009248 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009038:	fa22 f303 	lsr.w	r3, r2, r3
 800903c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	ee07 3a90 	vmov	s15, r3
 8009044:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	ee07 3a90 	vmov	s15, r3
 800904e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009056:	4b7b      	ldr	r3, [pc, #492]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800905a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800905e:	ee07 3a90 	vmov	s15, r3
 8009062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009066:	ed97 6a03 	vldr	s12, [r7, #12]
 800906a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800924c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800906e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800907a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800907e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009082:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009086:	e087      	b.n	8009198 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	ee07 3a90 	vmov	s15, r3
 800908e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009092:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009250 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800909a:	4b6a      	ldr	r3, [pc, #424]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800909c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800909e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090a2:	ee07 3a90 	vmov	s15, r3
 80090a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80090ae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800924c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80090b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80090be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80090c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80090c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80090ca:	e065      	b.n	8009198 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	ee07 3a90 	vmov	s15, r3
 80090d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090d6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009254 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80090da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090de:	4b59      	ldr	r3, [pc, #356]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80090e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090e6:	ee07 3a90 	vmov	s15, r3
 80090ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80090f2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800924c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80090f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80090fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80090fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009102:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800910a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800910e:	e043      	b.n	8009198 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	ee07 3a90 	vmov	s15, r3
 8009116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800911a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009258 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800911e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009122:	4b48      	ldr	r3, [pc, #288]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800912a:	ee07 3a90 	vmov	s15, r3
 800912e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009132:	ed97 6a03 	vldr	s12, [r7, #12]
 8009136:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800924c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800913a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800913e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009142:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009146:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800914a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800914e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009152:	e021      	b.n	8009198 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	ee07 3a90 	vmov	s15, r3
 800915a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800915e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009254 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009166:	4b37      	ldr	r3, [pc, #220]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800916e:	ee07 3a90 	vmov	s15, r3
 8009172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009176:	ed97 6a03 	vldr	s12, [r7, #12]
 800917a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800924c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800917e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009186:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800918a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800918e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009192:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009196:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009198:	4b2a      	ldr	r3, [pc, #168]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800919a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800919c:	0a5b      	lsrs	r3, r3, #9
 800919e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091a2:	ee07 3a90 	vmov	s15, r3
 80091a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80091b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091be:	ee17 2a90 	vmov	r2, s15
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80091c6:	4b1f      	ldr	r3, [pc, #124]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ca:	0c1b      	lsrs	r3, r3, #16
 80091cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091d0:	ee07 3a90 	vmov	s15, r3
 80091d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80091dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80091e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80091e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80091e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80091ec:	ee17 2a90 	vmov	r2, s15
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80091f4:	4b13      	ldr	r3, [pc, #76]	@ (8009244 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80091f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091f8:	0e1b      	lsrs	r3, r3, #24
 80091fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091fe:	ee07 3a90 	vmov	s15, r3
 8009202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009206:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800920a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800920e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009212:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009216:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800921a:	ee17 2a90 	vmov	r2, s15
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009222:	e008      	b.n	8009236 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2200      	movs	r2, #0
 8009228:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2200      	movs	r2, #0
 800922e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	609a      	str	r2, [r3, #8]
}
 8009236:	bf00      	nop
 8009238:	3724      	adds	r7, #36	@ 0x24
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	58024400 	.word	0x58024400
 8009248:	03d09000 	.word	0x03d09000
 800924c:	46000000 	.word	0x46000000
 8009250:	4c742400 	.word	0x4c742400
 8009254:	4a742400 	.word	0x4a742400
 8009258:	4af42400 	.word	0x4af42400

0800925c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
 8009264:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009266:	2300      	movs	r3, #0
 8009268:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800926a:	4b53      	ldr	r3, [pc, #332]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 800926c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926e:	f003 0303 	and.w	r3, r3, #3
 8009272:	2b03      	cmp	r3, #3
 8009274:	d101      	bne.n	800927a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e099      	b.n	80093ae <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800927a:	4b4f      	ldr	r3, [pc, #316]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a4e      	ldr	r2, [pc, #312]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009280:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009284:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009286:	f7fb fdd9 	bl	8004e3c <HAL_GetTick>
 800928a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800928c:	e008      	b.n	80092a0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800928e:	f7fb fdd5 	bl	8004e3c <HAL_GetTick>
 8009292:	4602      	mov	r2, r0
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	2b02      	cmp	r3, #2
 800929a:	d901      	bls.n	80092a0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800929c:	2303      	movs	r3, #3
 800929e:	e086      	b.n	80093ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80092a0:	4b45      	ldr	r3, [pc, #276]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1f0      	bne.n	800928e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80092ac:	4b42      	ldr	r3, [pc, #264]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 80092ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092b0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	031b      	lsls	r3, r3, #12
 80092ba:	493f      	ldr	r1, [pc, #252]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 80092bc:	4313      	orrs	r3, r2
 80092be:	628b      	str	r3, [r1, #40]	@ 0x28
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	3b01      	subs	r3, #1
 80092c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	3b01      	subs	r3, #1
 80092d0:	025b      	lsls	r3, r3, #9
 80092d2:	b29b      	uxth	r3, r3
 80092d4:	431a      	orrs	r2, r3
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	68db      	ldr	r3, [r3, #12]
 80092da:	3b01      	subs	r3, #1
 80092dc:	041b      	lsls	r3, r3, #16
 80092de:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80092e2:	431a      	orrs	r2, r3
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	691b      	ldr	r3, [r3, #16]
 80092e8:	3b01      	subs	r3, #1
 80092ea:	061b      	lsls	r3, r3, #24
 80092ec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80092f0:	4931      	ldr	r1, [pc, #196]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 80092f2:	4313      	orrs	r3, r2
 80092f4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80092f6:	4b30      	ldr	r3, [pc, #192]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 80092f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	695b      	ldr	r3, [r3, #20]
 8009302:	492d      	ldr	r1, [pc, #180]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009304:	4313      	orrs	r3, r2
 8009306:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009308:	4b2b      	ldr	r3, [pc, #172]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 800930a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800930c:	f023 0220 	bic.w	r2, r3, #32
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	699b      	ldr	r3, [r3, #24]
 8009314:	4928      	ldr	r1, [pc, #160]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009316:	4313      	orrs	r3, r2
 8009318:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800931a:	4b27      	ldr	r3, [pc, #156]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 800931c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931e:	4a26      	ldr	r2, [pc, #152]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009320:	f023 0310 	bic.w	r3, r3, #16
 8009324:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009326:	4b24      	ldr	r3, [pc, #144]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009328:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800932a:	4b24      	ldr	r3, [pc, #144]	@ (80093bc <RCCEx_PLL2_Config+0x160>)
 800932c:	4013      	ands	r3, r2
 800932e:	687a      	ldr	r2, [r7, #4]
 8009330:	69d2      	ldr	r2, [r2, #28]
 8009332:	00d2      	lsls	r2, r2, #3
 8009334:	4920      	ldr	r1, [pc, #128]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009336:	4313      	orrs	r3, r2
 8009338:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800933a:	4b1f      	ldr	r3, [pc, #124]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 800933c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800933e:	4a1e      	ldr	r2, [pc, #120]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009340:	f043 0310 	orr.w	r3, r3, #16
 8009344:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d106      	bne.n	800935a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800934c:	4b1a      	ldr	r3, [pc, #104]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 800934e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009350:	4a19      	ldr	r2, [pc, #100]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009352:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009356:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009358:	e00f      	b.n	800937a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	2b01      	cmp	r3, #1
 800935e:	d106      	bne.n	800936e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009360:	4b15      	ldr	r3, [pc, #84]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009364:	4a14      	ldr	r2, [pc, #80]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009366:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800936a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800936c:	e005      	b.n	800937a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800936e:	4b12      	ldr	r3, [pc, #72]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009372:	4a11      	ldr	r2, [pc, #68]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009374:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009378:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800937a:	4b0f      	ldr	r3, [pc, #60]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	4a0e      	ldr	r2, [pc, #56]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 8009380:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009384:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009386:	f7fb fd59 	bl	8004e3c <HAL_GetTick>
 800938a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800938c:	e008      	b.n	80093a0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800938e:	f7fb fd55 	bl	8004e3c <HAL_GetTick>
 8009392:	4602      	mov	r2, r0
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	1ad3      	subs	r3, r2, r3
 8009398:	2b02      	cmp	r3, #2
 800939a:	d901      	bls.n	80093a0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800939c:	2303      	movs	r3, #3
 800939e:	e006      	b.n	80093ae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80093a0:	4b05      	ldr	r3, [pc, #20]	@ (80093b8 <RCCEx_PLL2_Config+0x15c>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d0f0      	beq.n	800938e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80093ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3710      	adds	r7, #16
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	58024400 	.word	0x58024400
 80093bc:	ffff0007 	.word	0xffff0007

080093c0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b084      	sub	sp, #16
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
 80093c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80093ca:	2300      	movs	r3, #0
 80093cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80093ce:	4b53      	ldr	r3, [pc, #332]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80093d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d2:	f003 0303 	and.w	r3, r3, #3
 80093d6:	2b03      	cmp	r3, #3
 80093d8:	d101      	bne.n	80093de <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e099      	b.n	8009512 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80093de:	4b4f      	ldr	r3, [pc, #316]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a4e      	ldr	r2, [pc, #312]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80093e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093ea:	f7fb fd27 	bl	8004e3c <HAL_GetTick>
 80093ee:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80093f0:	e008      	b.n	8009404 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80093f2:	f7fb fd23 	bl	8004e3c <HAL_GetTick>
 80093f6:	4602      	mov	r2, r0
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	2b02      	cmp	r3, #2
 80093fe:	d901      	bls.n	8009404 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009400:	2303      	movs	r3, #3
 8009402:	e086      	b.n	8009512 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009404:	4b45      	ldr	r3, [pc, #276]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800940c:	2b00      	cmp	r3, #0
 800940e:	d1f0      	bne.n	80093f2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009410:	4b42      	ldr	r3, [pc, #264]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009414:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	051b      	lsls	r3, r3, #20
 800941e:	493f      	ldr	r1, [pc, #252]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009420:	4313      	orrs	r3, r2
 8009422:	628b      	str	r3, [r1, #40]	@ 0x28
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	685b      	ldr	r3, [r3, #4]
 8009428:	3b01      	subs	r3, #1
 800942a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	3b01      	subs	r3, #1
 8009434:	025b      	lsls	r3, r3, #9
 8009436:	b29b      	uxth	r3, r3
 8009438:	431a      	orrs	r2, r3
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	68db      	ldr	r3, [r3, #12]
 800943e:	3b01      	subs	r3, #1
 8009440:	041b      	lsls	r3, r3, #16
 8009442:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009446:	431a      	orrs	r2, r3
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	691b      	ldr	r3, [r3, #16]
 800944c:	3b01      	subs	r3, #1
 800944e:	061b      	lsls	r3, r3, #24
 8009450:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009454:	4931      	ldr	r1, [pc, #196]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009456:	4313      	orrs	r3, r2
 8009458:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800945a:	4b30      	ldr	r3, [pc, #192]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 800945c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800945e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	492d      	ldr	r1, [pc, #180]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009468:	4313      	orrs	r3, r2
 800946a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800946c:	4b2b      	ldr	r3, [pc, #172]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 800946e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009470:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	4928      	ldr	r1, [pc, #160]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 800947a:	4313      	orrs	r3, r2
 800947c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800947e:	4b27      	ldr	r3, [pc, #156]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009482:	4a26      	ldr	r2, [pc, #152]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009484:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009488:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800948a:	4b24      	ldr	r3, [pc, #144]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 800948c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800948e:	4b24      	ldr	r3, [pc, #144]	@ (8009520 <RCCEx_PLL3_Config+0x160>)
 8009490:	4013      	ands	r3, r2
 8009492:	687a      	ldr	r2, [r7, #4]
 8009494:	69d2      	ldr	r2, [r2, #28]
 8009496:	00d2      	lsls	r2, r2, #3
 8009498:	4920      	ldr	r1, [pc, #128]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 800949a:	4313      	orrs	r3, r2
 800949c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800949e:	4b1f      	ldr	r3, [pc, #124]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094a2:	4a1e      	ldr	r2, [pc, #120]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80094a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d106      	bne.n	80094be <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80094b0:	4b1a      	ldr	r3, [pc, #104]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b4:	4a19      	ldr	r2, [pc, #100]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094b6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80094ba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80094bc:	e00f      	b.n	80094de <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	d106      	bne.n	80094d2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80094c4:	4b15      	ldr	r3, [pc, #84]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094c8:	4a14      	ldr	r2, [pc, #80]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80094ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80094d0:	e005      	b.n	80094de <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80094d2:	4b12      	ldr	r3, [pc, #72]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d6:	4a11      	ldr	r2, [pc, #68]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094d8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80094dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80094de:	4b0f      	ldr	r3, [pc, #60]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	4a0e      	ldr	r2, [pc, #56]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 80094e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80094ea:	f7fb fca7 	bl	8004e3c <HAL_GetTick>
 80094ee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80094f0:	e008      	b.n	8009504 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80094f2:	f7fb fca3 	bl	8004e3c <HAL_GetTick>
 80094f6:	4602      	mov	r2, r0
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	2b02      	cmp	r3, #2
 80094fe:	d901      	bls.n	8009504 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009500:	2303      	movs	r3, #3
 8009502:	e006      	b.n	8009512 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009504:	4b05      	ldr	r3, [pc, #20]	@ (800951c <RCCEx_PLL3_Config+0x15c>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800950c:	2b00      	cmp	r3, #0
 800950e:	d0f0      	beq.n	80094f2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009510:	7bfb      	ldrb	r3, [r7, #15]
}
 8009512:	4618      	mov	r0, r3
 8009514:	3710      	adds	r7, #16
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
 800951a:	bf00      	nop
 800951c:	58024400 	.word	0x58024400
 8009520:	ffff0007 	.word	0xffff0007

08009524 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b082      	sub	sp, #8
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d101      	bne.n	8009536 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009532:	2301      	movs	r3, #1
 8009534:	e042      	b.n	80095bc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800953c:	2b00      	cmp	r3, #0
 800953e:	d106      	bne.n	800954e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 f83b 	bl	80095c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2224      	movs	r2, #36	@ 0x24
 8009552:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f022 0201 	bic.w	r2, r2, #1
 8009564:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800956a:	2b00      	cmp	r3, #0
 800956c:	d002      	beq.n	8009574 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800956e:	6878      	ldr	r0, [r7, #4]
 8009570:	f000 fe28 	bl	800a1c4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009574:	6878      	ldr	r0, [r7, #4]
 8009576:	f000 f8bd 	bl	80096f4 <UART_SetConfig>
 800957a:	4603      	mov	r3, r0
 800957c:	2b01      	cmp	r3, #1
 800957e:	d101      	bne.n	8009584 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009580:	2301      	movs	r3, #1
 8009582:	e01b      	b.n	80095bc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685a      	ldr	r2, [r3, #4]
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009592:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	689a      	ldr	r2, [r3, #8]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80095a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	681a      	ldr	r2, [r3, #0]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f042 0201 	orr.w	r2, r2, #1
 80095b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80095b4:	6878      	ldr	r0, [r7, #4]
 80095b6:	f000 fea7 	bl	800a308 <UART_CheckIdleState>
 80095ba:	4603      	mov	r3, r0
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3708      	adds	r7, #8
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}

080095c4 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b083      	sub	sp, #12
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 80095cc:	bf00      	nop
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b08a      	sub	sp, #40	@ 0x28
 80095dc:	af02      	add	r7, sp, #8
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	603b      	str	r3, [r7, #0]
 80095e4:	4613      	mov	r3, r2
 80095e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095ee:	2b20      	cmp	r3, #32
 80095f0:	d17b      	bne.n	80096ea <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d002      	beq.n	80095fe <HAL_UART_Transmit+0x26>
 80095f8:	88fb      	ldrh	r3, [r7, #6]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d101      	bne.n	8009602 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e074      	b.n	80096ec <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2200      	movs	r2, #0
 8009606:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2221      	movs	r2, #33	@ 0x21
 800960e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009612:	f7fb fc13 	bl	8004e3c <HAL_GetTick>
 8009616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	88fa      	ldrh	r2, [r7, #6]
 800961c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	88fa      	ldrh	r2, [r7, #6]
 8009624:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	689b      	ldr	r3, [r3, #8]
 800962c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009630:	d108      	bne.n	8009644 <HAL_UART_Transmit+0x6c>
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	691b      	ldr	r3, [r3, #16]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d104      	bne.n	8009644 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800963a:	2300      	movs	r3, #0
 800963c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800963e:	68bb      	ldr	r3, [r7, #8]
 8009640:	61bb      	str	r3, [r7, #24]
 8009642:	e003      	b.n	800964c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009648:	2300      	movs	r3, #0
 800964a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800964c:	e030      	b.n	80096b0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800964e:	683b      	ldr	r3, [r7, #0]
 8009650:	9300      	str	r3, [sp, #0]
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	2200      	movs	r2, #0
 8009656:	2180      	movs	r1, #128	@ 0x80
 8009658:	68f8      	ldr	r0, [r7, #12]
 800965a:	f000 feff 	bl	800a45c <UART_WaitOnFlagUntilTimeout>
 800965e:	4603      	mov	r3, r0
 8009660:	2b00      	cmp	r3, #0
 8009662:	d005      	beq.n	8009670 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2220      	movs	r2, #32
 8009668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800966c:	2303      	movs	r3, #3
 800966e:	e03d      	b.n	80096ec <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009670:	69fb      	ldr	r3, [r7, #28]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d10b      	bne.n	800968e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009676:	69bb      	ldr	r3, [r7, #24]
 8009678:	881b      	ldrh	r3, [r3, #0]
 800967a:	461a      	mov	r2, r3
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009684:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	3302      	adds	r3, #2
 800968a:	61bb      	str	r3, [r7, #24]
 800968c:	e007      	b.n	800969e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800968e:	69fb      	ldr	r3, [r7, #28]
 8009690:	781a      	ldrb	r2, [r3, #0]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009698:	69fb      	ldr	r3, [r7, #28]
 800969a:	3301      	adds	r3, #1
 800969c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	3b01      	subs	r3, #1
 80096a8:	b29a      	uxth	r2, r3
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d1c8      	bne.n	800964e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	9300      	str	r3, [sp, #0]
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	2200      	movs	r2, #0
 80096c4:	2140      	movs	r1, #64	@ 0x40
 80096c6:	68f8      	ldr	r0, [r7, #12]
 80096c8:	f000 fec8 	bl	800a45c <UART_WaitOnFlagUntilTimeout>
 80096cc:	4603      	mov	r3, r0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d005      	beq.n	80096de <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2220      	movs	r2, #32
 80096d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80096da:	2303      	movs	r3, #3
 80096dc:	e006      	b.n	80096ec <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2220      	movs	r2, #32
 80096e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80096e6:	2300      	movs	r3, #0
 80096e8:	e000      	b.n	80096ec <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80096ea:	2302      	movs	r3, #2
  }
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3720      	adds	r7, #32
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80096f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80096f8:	b092      	sub	sp, #72	@ 0x48
 80096fa:	af00      	add	r7, sp, #0
 80096fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80096fe:	2300      	movs	r3, #0
 8009700:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	689a      	ldr	r2, [r3, #8]
 8009708:	697b      	ldr	r3, [r7, #20]
 800970a:	691b      	ldr	r3, [r3, #16]
 800970c:	431a      	orrs	r2, r3
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	695b      	ldr	r3, [r3, #20]
 8009712:	431a      	orrs	r2, r3
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	69db      	ldr	r3, [r3, #28]
 8009718:	4313      	orrs	r3, r2
 800971a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	681a      	ldr	r2, [r3, #0]
 8009722:	4bbe      	ldr	r3, [pc, #760]	@ (8009a1c <UART_SetConfig+0x328>)
 8009724:	4013      	ands	r3, r2
 8009726:	697a      	ldr	r2, [r7, #20]
 8009728:	6812      	ldr	r2, [r2, #0]
 800972a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800972c:	430b      	orrs	r3, r1
 800972e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	68da      	ldr	r2, [r3, #12]
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	430a      	orrs	r2, r1
 8009744:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	699b      	ldr	r3, [r3, #24]
 800974a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4ab3      	ldr	r2, [pc, #716]	@ (8009a20 <UART_SetConfig+0x32c>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d004      	beq.n	8009760 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009756:	697b      	ldr	r3, [r7, #20]
 8009758:	6a1b      	ldr	r3, [r3, #32]
 800975a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800975c:	4313      	orrs	r3, r2
 800975e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	689a      	ldr	r2, [r3, #8]
 8009766:	4baf      	ldr	r3, [pc, #700]	@ (8009a24 <UART_SetConfig+0x330>)
 8009768:	4013      	ands	r3, r2
 800976a:	697a      	ldr	r2, [r7, #20]
 800976c:	6812      	ldr	r2, [r2, #0]
 800976e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009770:	430b      	orrs	r3, r1
 8009772:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800977a:	f023 010f 	bic.w	r1, r3, #15
 800977e:	697b      	ldr	r3, [r7, #20]
 8009780:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	430a      	orrs	r2, r1
 8009788:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800978a:	697b      	ldr	r3, [r7, #20]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4aa6      	ldr	r2, [pc, #664]	@ (8009a28 <UART_SetConfig+0x334>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d177      	bne.n	8009884 <UART_SetConfig+0x190>
 8009794:	4ba5      	ldr	r3, [pc, #660]	@ (8009a2c <UART_SetConfig+0x338>)
 8009796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009798:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800979c:	2b28      	cmp	r3, #40	@ 0x28
 800979e:	d86d      	bhi.n	800987c <UART_SetConfig+0x188>
 80097a0:	a201      	add	r2, pc, #4	@ (adr r2, 80097a8 <UART_SetConfig+0xb4>)
 80097a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097a6:	bf00      	nop
 80097a8:	0800984d 	.word	0x0800984d
 80097ac:	0800987d 	.word	0x0800987d
 80097b0:	0800987d 	.word	0x0800987d
 80097b4:	0800987d 	.word	0x0800987d
 80097b8:	0800987d 	.word	0x0800987d
 80097bc:	0800987d 	.word	0x0800987d
 80097c0:	0800987d 	.word	0x0800987d
 80097c4:	0800987d 	.word	0x0800987d
 80097c8:	08009855 	.word	0x08009855
 80097cc:	0800987d 	.word	0x0800987d
 80097d0:	0800987d 	.word	0x0800987d
 80097d4:	0800987d 	.word	0x0800987d
 80097d8:	0800987d 	.word	0x0800987d
 80097dc:	0800987d 	.word	0x0800987d
 80097e0:	0800987d 	.word	0x0800987d
 80097e4:	0800987d 	.word	0x0800987d
 80097e8:	0800985d 	.word	0x0800985d
 80097ec:	0800987d 	.word	0x0800987d
 80097f0:	0800987d 	.word	0x0800987d
 80097f4:	0800987d 	.word	0x0800987d
 80097f8:	0800987d 	.word	0x0800987d
 80097fc:	0800987d 	.word	0x0800987d
 8009800:	0800987d 	.word	0x0800987d
 8009804:	0800987d 	.word	0x0800987d
 8009808:	08009865 	.word	0x08009865
 800980c:	0800987d 	.word	0x0800987d
 8009810:	0800987d 	.word	0x0800987d
 8009814:	0800987d 	.word	0x0800987d
 8009818:	0800987d 	.word	0x0800987d
 800981c:	0800987d 	.word	0x0800987d
 8009820:	0800987d 	.word	0x0800987d
 8009824:	0800987d 	.word	0x0800987d
 8009828:	0800986d 	.word	0x0800986d
 800982c:	0800987d 	.word	0x0800987d
 8009830:	0800987d 	.word	0x0800987d
 8009834:	0800987d 	.word	0x0800987d
 8009838:	0800987d 	.word	0x0800987d
 800983c:	0800987d 	.word	0x0800987d
 8009840:	0800987d 	.word	0x0800987d
 8009844:	0800987d 	.word	0x0800987d
 8009848:	08009875 	.word	0x08009875
 800984c:	2301      	movs	r3, #1
 800984e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009852:	e222      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009854:	2304      	movs	r3, #4
 8009856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800985a:	e21e      	b.n	8009c9a <UART_SetConfig+0x5a6>
 800985c:	2308      	movs	r3, #8
 800985e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009862:	e21a      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009864:	2310      	movs	r3, #16
 8009866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800986a:	e216      	b.n	8009c9a <UART_SetConfig+0x5a6>
 800986c:	2320      	movs	r3, #32
 800986e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009872:	e212      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009874:	2340      	movs	r3, #64	@ 0x40
 8009876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800987a:	e20e      	b.n	8009c9a <UART_SetConfig+0x5a6>
 800987c:	2380      	movs	r3, #128	@ 0x80
 800987e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009882:	e20a      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009884:	697b      	ldr	r3, [r7, #20]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a69      	ldr	r2, [pc, #420]	@ (8009a30 <UART_SetConfig+0x33c>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d130      	bne.n	80098f0 <UART_SetConfig+0x1fc>
 800988e:	4b67      	ldr	r3, [pc, #412]	@ (8009a2c <UART_SetConfig+0x338>)
 8009890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009892:	f003 0307 	and.w	r3, r3, #7
 8009896:	2b05      	cmp	r3, #5
 8009898:	d826      	bhi.n	80098e8 <UART_SetConfig+0x1f4>
 800989a:	a201      	add	r2, pc, #4	@ (adr r2, 80098a0 <UART_SetConfig+0x1ac>)
 800989c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098a0:	080098b9 	.word	0x080098b9
 80098a4:	080098c1 	.word	0x080098c1
 80098a8:	080098c9 	.word	0x080098c9
 80098ac:	080098d1 	.word	0x080098d1
 80098b0:	080098d9 	.word	0x080098d9
 80098b4:	080098e1 	.word	0x080098e1
 80098b8:	2300      	movs	r3, #0
 80098ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098be:	e1ec      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80098c0:	2304      	movs	r3, #4
 80098c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098c6:	e1e8      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80098c8:	2308      	movs	r3, #8
 80098ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ce:	e1e4      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80098d0:	2310      	movs	r3, #16
 80098d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098d6:	e1e0      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80098d8:	2320      	movs	r3, #32
 80098da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098de:	e1dc      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80098e0:	2340      	movs	r3, #64	@ 0x40
 80098e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098e6:	e1d8      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80098e8:	2380      	movs	r3, #128	@ 0x80
 80098ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80098ee:	e1d4      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80098f0:	697b      	ldr	r3, [r7, #20]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a4f      	ldr	r2, [pc, #316]	@ (8009a34 <UART_SetConfig+0x340>)
 80098f6:	4293      	cmp	r3, r2
 80098f8:	d130      	bne.n	800995c <UART_SetConfig+0x268>
 80098fa:	4b4c      	ldr	r3, [pc, #304]	@ (8009a2c <UART_SetConfig+0x338>)
 80098fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80098fe:	f003 0307 	and.w	r3, r3, #7
 8009902:	2b05      	cmp	r3, #5
 8009904:	d826      	bhi.n	8009954 <UART_SetConfig+0x260>
 8009906:	a201      	add	r2, pc, #4	@ (adr r2, 800990c <UART_SetConfig+0x218>)
 8009908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800990c:	08009925 	.word	0x08009925
 8009910:	0800992d 	.word	0x0800992d
 8009914:	08009935 	.word	0x08009935
 8009918:	0800993d 	.word	0x0800993d
 800991c:	08009945 	.word	0x08009945
 8009920:	0800994d 	.word	0x0800994d
 8009924:	2300      	movs	r3, #0
 8009926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800992a:	e1b6      	b.n	8009c9a <UART_SetConfig+0x5a6>
 800992c:	2304      	movs	r3, #4
 800992e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009932:	e1b2      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009934:	2308      	movs	r3, #8
 8009936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800993a:	e1ae      	b.n	8009c9a <UART_SetConfig+0x5a6>
 800993c:	2310      	movs	r3, #16
 800993e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009942:	e1aa      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009944:	2320      	movs	r3, #32
 8009946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800994a:	e1a6      	b.n	8009c9a <UART_SetConfig+0x5a6>
 800994c:	2340      	movs	r3, #64	@ 0x40
 800994e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009952:	e1a2      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009954:	2380      	movs	r3, #128	@ 0x80
 8009956:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800995a:	e19e      	b.n	8009c9a <UART_SetConfig+0x5a6>
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a35      	ldr	r2, [pc, #212]	@ (8009a38 <UART_SetConfig+0x344>)
 8009962:	4293      	cmp	r3, r2
 8009964:	d130      	bne.n	80099c8 <UART_SetConfig+0x2d4>
 8009966:	4b31      	ldr	r3, [pc, #196]	@ (8009a2c <UART_SetConfig+0x338>)
 8009968:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800996a:	f003 0307 	and.w	r3, r3, #7
 800996e:	2b05      	cmp	r3, #5
 8009970:	d826      	bhi.n	80099c0 <UART_SetConfig+0x2cc>
 8009972:	a201      	add	r2, pc, #4	@ (adr r2, 8009978 <UART_SetConfig+0x284>)
 8009974:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009978:	08009991 	.word	0x08009991
 800997c:	08009999 	.word	0x08009999
 8009980:	080099a1 	.word	0x080099a1
 8009984:	080099a9 	.word	0x080099a9
 8009988:	080099b1 	.word	0x080099b1
 800998c:	080099b9 	.word	0x080099b9
 8009990:	2300      	movs	r3, #0
 8009992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009996:	e180      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009998:	2304      	movs	r3, #4
 800999a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800999e:	e17c      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80099a0:	2308      	movs	r3, #8
 80099a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099a6:	e178      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80099a8:	2310      	movs	r3, #16
 80099aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099ae:	e174      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80099b0:	2320      	movs	r3, #32
 80099b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099b6:	e170      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80099b8:	2340      	movs	r3, #64	@ 0x40
 80099ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099be:	e16c      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80099c0:	2380      	movs	r3, #128	@ 0x80
 80099c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80099c6:	e168      	b.n	8009c9a <UART_SetConfig+0x5a6>
 80099c8:	697b      	ldr	r3, [r7, #20]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	4a1b      	ldr	r2, [pc, #108]	@ (8009a3c <UART_SetConfig+0x348>)
 80099ce:	4293      	cmp	r3, r2
 80099d0:	d142      	bne.n	8009a58 <UART_SetConfig+0x364>
 80099d2:	4b16      	ldr	r3, [pc, #88]	@ (8009a2c <UART_SetConfig+0x338>)
 80099d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099d6:	f003 0307 	and.w	r3, r3, #7
 80099da:	2b05      	cmp	r3, #5
 80099dc:	d838      	bhi.n	8009a50 <UART_SetConfig+0x35c>
 80099de:	a201      	add	r2, pc, #4	@ (adr r2, 80099e4 <UART_SetConfig+0x2f0>)
 80099e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099e4:	080099fd 	.word	0x080099fd
 80099e8:	08009a05 	.word	0x08009a05
 80099ec:	08009a0d 	.word	0x08009a0d
 80099f0:	08009a15 	.word	0x08009a15
 80099f4:	08009a41 	.word	0x08009a41
 80099f8:	08009a49 	.word	0x08009a49
 80099fc:	2300      	movs	r3, #0
 80099fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a02:	e14a      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009a04:	2304      	movs	r3, #4
 8009a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a0a:	e146      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009a0c:	2308      	movs	r3, #8
 8009a0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a12:	e142      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009a14:	2310      	movs	r3, #16
 8009a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a1a:	e13e      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009a1c:	cfff69f3 	.word	0xcfff69f3
 8009a20:	58000c00 	.word	0x58000c00
 8009a24:	11fff4ff 	.word	0x11fff4ff
 8009a28:	40011000 	.word	0x40011000
 8009a2c:	58024400 	.word	0x58024400
 8009a30:	40004400 	.word	0x40004400
 8009a34:	40004800 	.word	0x40004800
 8009a38:	40004c00 	.word	0x40004c00
 8009a3c:	40005000 	.word	0x40005000
 8009a40:	2320      	movs	r3, #32
 8009a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a46:	e128      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009a48:	2340      	movs	r3, #64	@ 0x40
 8009a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a4e:	e124      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009a50:	2380      	movs	r3, #128	@ 0x80
 8009a52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009a56:	e120      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009a58:	697b      	ldr	r3, [r7, #20]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4acb      	ldr	r2, [pc, #812]	@ (8009d8c <UART_SetConfig+0x698>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d176      	bne.n	8009b50 <UART_SetConfig+0x45c>
 8009a62:	4bcb      	ldr	r3, [pc, #812]	@ (8009d90 <UART_SetConfig+0x69c>)
 8009a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009a6a:	2b28      	cmp	r3, #40	@ 0x28
 8009a6c:	d86c      	bhi.n	8009b48 <UART_SetConfig+0x454>
 8009a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8009a74 <UART_SetConfig+0x380>)
 8009a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a74:	08009b19 	.word	0x08009b19
 8009a78:	08009b49 	.word	0x08009b49
 8009a7c:	08009b49 	.word	0x08009b49
 8009a80:	08009b49 	.word	0x08009b49
 8009a84:	08009b49 	.word	0x08009b49
 8009a88:	08009b49 	.word	0x08009b49
 8009a8c:	08009b49 	.word	0x08009b49
 8009a90:	08009b49 	.word	0x08009b49
 8009a94:	08009b21 	.word	0x08009b21
 8009a98:	08009b49 	.word	0x08009b49
 8009a9c:	08009b49 	.word	0x08009b49
 8009aa0:	08009b49 	.word	0x08009b49
 8009aa4:	08009b49 	.word	0x08009b49
 8009aa8:	08009b49 	.word	0x08009b49
 8009aac:	08009b49 	.word	0x08009b49
 8009ab0:	08009b49 	.word	0x08009b49
 8009ab4:	08009b29 	.word	0x08009b29
 8009ab8:	08009b49 	.word	0x08009b49
 8009abc:	08009b49 	.word	0x08009b49
 8009ac0:	08009b49 	.word	0x08009b49
 8009ac4:	08009b49 	.word	0x08009b49
 8009ac8:	08009b49 	.word	0x08009b49
 8009acc:	08009b49 	.word	0x08009b49
 8009ad0:	08009b49 	.word	0x08009b49
 8009ad4:	08009b31 	.word	0x08009b31
 8009ad8:	08009b49 	.word	0x08009b49
 8009adc:	08009b49 	.word	0x08009b49
 8009ae0:	08009b49 	.word	0x08009b49
 8009ae4:	08009b49 	.word	0x08009b49
 8009ae8:	08009b49 	.word	0x08009b49
 8009aec:	08009b49 	.word	0x08009b49
 8009af0:	08009b49 	.word	0x08009b49
 8009af4:	08009b39 	.word	0x08009b39
 8009af8:	08009b49 	.word	0x08009b49
 8009afc:	08009b49 	.word	0x08009b49
 8009b00:	08009b49 	.word	0x08009b49
 8009b04:	08009b49 	.word	0x08009b49
 8009b08:	08009b49 	.word	0x08009b49
 8009b0c:	08009b49 	.word	0x08009b49
 8009b10:	08009b49 	.word	0x08009b49
 8009b14:	08009b41 	.word	0x08009b41
 8009b18:	2301      	movs	r3, #1
 8009b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b1e:	e0bc      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b20:	2304      	movs	r3, #4
 8009b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b26:	e0b8      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b28:	2308      	movs	r3, #8
 8009b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b2e:	e0b4      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b30:	2310      	movs	r3, #16
 8009b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b36:	e0b0      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b38:	2320      	movs	r3, #32
 8009b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b3e:	e0ac      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b40:	2340      	movs	r3, #64	@ 0x40
 8009b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b46:	e0a8      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b48:	2380      	movs	r3, #128	@ 0x80
 8009b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b4e:	e0a4      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4a8f      	ldr	r2, [pc, #572]	@ (8009d94 <UART_SetConfig+0x6a0>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d130      	bne.n	8009bbc <UART_SetConfig+0x4c8>
 8009b5a:	4b8d      	ldr	r3, [pc, #564]	@ (8009d90 <UART_SetConfig+0x69c>)
 8009b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b5e:	f003 0307 	and.w	r3, r3, #7
 8009b62:	2b05      	cmp	r3, #5
 8009b64:	d826      	bhi.n	8009bb4 <UART_SetConfig+0x4c0>
 8009b66:	a201      	add	r2, pc, #4	@ (adr r2, 8009b6c <UART_SetConfig+0x478>)
 8009b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b6c:	08009b85 	.word	0x08009b85
 8009b70:	08009b8d 	.word	0x08009b8d
 8009b74:	08009b95 	.word	0x08009b95
 8009b78:	08009b9d 	.word	0x08009b9d
 8009b7c:	08009ba5 	.word	0x08009ba5
 8009b80:	08009bad 	.word	0x08009bad
 8009b84:	2300      	movs	r3, #0
 8009b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b8a:	e086      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b8c:	2304      	movs	r3, #4
 8009b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b92:	e082      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b94:	2308      	movs	r3, #8
 8009b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009b9a:	e07e      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009b9c:	2310      	movs	r3, #16
 8009b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ba2:	e07a      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009ba4:	2320      	movs	r3, #32
 8009ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009baa:	e076      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009bac:	2340      	movs	r3, #64	@ 0x40
 8009bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bb2:	e072      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009bb4:	2380      	movs	r3, #128	@ 0x80
 8009bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bba:	e06e      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a75      	ldr	r2, [pc, #468]	@ (8009d98 <UART_SetConfig+0x6a4>)
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	d130      	bne.n	8009c28 <UART_SetConfig+0x534>
 8009bc6:	4b72      	ldr	r3, [pc, #456]	@ (8009d90 <UART_SetConfig+0x69c>)
 8009bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bca:	f003 0307 	and.w	r3, r3, #7
 8009bce:	2b05      	cmp	r3, #5
 8009bd0:	d826      	bhi.n	8009c20 <UART_SetConfig+0x52c>
 8009bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8009bd8 <UART_SetConfig+0x4e4>)
 8009bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bd8:	08009bf1 	.word	0x08009bf1
 8009bdc:	08009bf9 	.word	0x08009bf9
 8009be0:	08009c01 	.word	0x08009c01
 8009be4:	08009c09 	.word	0x08009c09
 8009be8:	08009c11 	.word	0x08009c11
 8009bec:	08009c19 	.word	0x08009c19
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bf6:	e050      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009bf8:	2304      	movs	r3, #4
 8009bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009bfe:	e04c      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c00:	2308      	movs	r3, #8
 8009c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c06:	e048      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c08:	2310      	movs	r3, #16
 8009c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c0e:	e044      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c10:	2320      	movs	r3, #32
 8009c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c16:	e040      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c18:	2340      	movs	r3, #64	@ 0x40
 8009c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c1e:	e03c      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c20:	2380      	movs	r3, #128	@ 0x80
 8009c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c26:	e038      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a5b      	ldr	r2, [pc, #364]	@ (8009d9c <UART_SetConfig+0x6a8>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d130      	bne.n	8009c94 <UART_SetConfig+0x5a0>
 8009c32:	4b57      	ldr	r3, [pc, #348]	@ (8009d90 <UART_SetConfig+0x69c>)
 8009c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c36:	f003 0307 	and.w	r3, r3, #7
 8009c3a:	2b05      	cmp	r3, #5
 8009c3c:	d826      	bhi.n	8009c8c <UART_SetConfig+0x598>
 8009c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8009c44 <UART_SetConfig+0x550>)
 8009c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c44:	08009c5d 	.word	0x08009c5d
 8009c48:	08009c65 	.word	0x08009c65
 8009c4c:	08009c6d 	.word	0x08009c6d
 8009c50:	08009c75 	.word	0x08009c75
 8009c54:	08009c7d 	.word	0x08009c7d
 8009c58:	08009c85 	.word	0x08009c85
 8009c5c:	2302      	movs	r3, #2
 8009c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c62:	e01a      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c64:	2304      	movs	r3, #4
 8009c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c6a:	e016      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c6c:	2308      	movs	r3, #8
 8009c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c72:	e012      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c74:	2310      	movs	r3, #16
 8009c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c7a:	e00e      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c7c:	2320      	movs	r3, #32
 8009c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c82:	e00a      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c84:	2340      	movs	r3, #64	@ 0x40
 8009c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c8a:	e006      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c8c:	2380      	movs	r3, #128	@ 0x80
 8009c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009c92:	e002      	b.n	8009c9a <UART_SetConfig+0x5a6>
 8009c94:	2380      	movs	r3, #128	@ 0x80
 8009c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4a3f      	ldr	r2, [pc, #252]	@ (8009d9c <UART_SetConfig+0x6a8>)
 8009ca0:	4293      	cmp	r3, r2
 8009ca2:	f040 80f8 	bne.w	8009e96 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009ca6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009caa:	2b20      	cmp	r3, #32
 8009cac:	dc46      	bgt.n	8009d3c <UART_SetConfig+0x648>
 8009cae:	2b02      	cmp	r3, #2
 8009cb0:	f2c0 8082 	blt.w	8009db8 <UART_SetConfig+0x6c4>
 8009cb4:	3b02      	subs	r3, #2
 8009cb6:	2b1e      	cmp	r3, #30
 8009cb8:	d87e      	bhi.n	8009db8 <UART_SetConfig+0x6c4>
 8009cba:	a201      	add	r2, pc, #4	@ (adr r2, 8009cc0 <UART_SetConfig+0x5cc>)
 8009cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cc0:	08009d43 	.word	0x08009d43
 8009cc4:	08009db9 	.word	0x08009db9
 8009cc8:	08009d4b 	.word	0x08009d4b
 8009ccc:	08009db9 	.word	0x08009db9
 8009cd0:	08009db9 	.word	0x08009db9
 8009cd4:	08009db9 	.word	0x08009db9
 8009cd8:	08009d5b 	.word	0x08009d5b
 8009cdc:	08009db9 	.word	0x08009db9
 8009ce0:	08009db9 	.word	0x08009db9
 8009ce4:	08009db9 	.word	0x08009db9
 8009ce8:	08009db9 	.word	0x08009db9
 8009cec:	08009db9 	.word	0x08009db9
 8009cf0:	08009db9 	.word	0x08009db9
 8009cf4:	08009db9 	.word	0x08009db9
 8009cf8:	08009d6b 	.word	0x08009d6b
 8009cfc:	08009db9 	.word	0x08009db9
 8009d00:	08009db9 	.word	0x08009db9
 8009d04:	08009db9 	.word	0x08009db9
 8009d08:	08009db9 	.word	0x08009db9
 8009d0c:	08009db9 	.word	0x08009db9
 8009d10:	08009db9 	.word	0x08009db9
 8009d14:	08009db9 	.word	0x08009db9
 8009d18:	08009db9 	.word	0x08009db9
 8009d1c:	08009db9 	.word	0x08009db9
 8009d20:	08009db9 	.word	0x08009db9
 8009d24:	08009db9 	.word	0x08009db9
 8009d28:	08009db9 	.word	0x08009db9
 8009d2c:	08009db9 	.word	0x08009db9
 8009d30:	08009db9 	.word	0x08009db9
 8009d34:	08009db9 	.word	0x08009db9
 8009d38:	08009dab 	.word	0x08009dab
 8009d3c:	2b40      	cmp	r3, #64	@ 0x40
 8009d3e:	d037      	beq.n	8009db0 <UART_SetConfig+0x6bc>
 8009d40:	e03a      	b.n	8009db8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009d42:	f7fe ffcd 	bl	8008ce0 <HAL_RCCEx_GetD3PCLK1Freq>
 8009d46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009d48:	e03c      	b.n	8009dc4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7fe ffdc 	bl	8008d0c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009d54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d58:	e034      	b.n	8009dc4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009d5a:	f107 0318 	add.w	r3, r7, #24
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f7ff f928 	bl	8008fb4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009d64:	69fb      	ldr	r3, [r7, #28]
 8009d66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009d68:	e02c      	b.n	8009dc4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009d6a:	4b09      	ldr	r3, [pc, #36]	@ (8009d90 <UART_SetConfig+0x69c>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f003 0320 	and.w	r3, r3, #32
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d016      	beq.n	8009da4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009d76:	4b06      	ldr	r3, [pc, #24]	@ (8009d90 <UART_SetConfig+0x69c>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	08db      	lsrs	r3, r3, #3
 8009d7c:	f003 0303 	and.w	r3, r3, #3
 8009d80:	4a07      	ldr	r2, [pc, #28]	@ (8009da0 <UART_SetConfig+0x6ac>)
 8009d82:	fa22 f303 	lsr.w	r3, r2, r3
 8009d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009d88:	e01c      	b.n	8009dc4 <UART_SetConfig+0x6d0>
 8009d8a:	bf00      	nop
 8009d8c:	40011400 	.word	0x40011400
 8009d90:	58024400 	.word	0x58024400
 8009d94:	40007800 	.word	0x40007800
 8009d98:	40007c00 	.word	0x40007c00
 8009d9c:	58000c00 	.word	0x58000c00
 8009da0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009da4:	4b9d      	ldr	r3, [pc, #628]	@ (800a01c <UART_SetConfig+0x928>)
 8009da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009da8:	e00c      	b.n	8009dc4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009daa:	4b9d      	ldr	r3, [pc, #628]	@ (800a020 <UART_SetConfig+0x92c>)
 8009dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009dae:	e009      	b.n	8009dc4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009db0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009db4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009db6:	e005      	b.n	8009dc4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009db8:	2300      	movs	r3, #0
 8009dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009dc2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	f000 81de 	beq.w	800a188 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dd0:	4a94      	ldr	r2, [pc, #592]	@ (800a024 <UART_SetConfig+0x930>)
 8009dd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dd6:	461a      	mov	r2, r3
 8009dd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dda:	fbb3 f3f2 	udiv	r3, r3, r2
 8009dde:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009de0:	697b      	ldr	r3, [r7, #20]
 8009de2:	685a      	ldr	r2, [r3, #4]
 8009de4:	4613      	mov	r3, r2
 8009de6:	005b      	lsls	r3, r3, #1
 8009de8:	4413      	add	r3, r2
 8009dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d305      	bcc.n	8009dfc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009df0:	697b      	ldr	r3, [r7, #20]
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009df6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009df8:	429a      	cmp	r2, r3
 8009dfa:	d903      	bls.n	8009e04 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009e02:	e1c1      	b.n	800a188 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e06:	2200      	movs	r2, #0
 8009e08:	60bb      	str	r3, [r7, #8]
 8009e0a:	60fa      	str	r2, [r7, #12]
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e10:	4a84      	ldr	r2, [pc, #528]	@ (800a024 <UART_SetConfig+0x930>)
 8009e12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	2200      	movs	r2, #0
 8009e1a:	603b      	str	r3, [r7, #0]
 8009e1c:	607a      	str	r2, [r7, #4]
 8009e1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e22:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009e26:	f7f6 faab 	bl	8000380 <__aeabi_uldivmod>
 8009e2a:	4602      	mov	r2, r0
 8009e2c:	460b      	mov	r3, r1
 8009e2e:	4610      	mov	r0, r2
 8009e30:	4619      	mov	r1, r3
 8009e32:	f04f 0200 	mov.w	r2, #0
 8009e36:	f04f 0300 	mov.w	r3, #0
 8009e3a:	020b      	lsls	r3, r1, #8
 8009e3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009e40:	0202      	lsls	r2, r0, #8
 8009e42:	6979      	ldr	r1, [r7, #20]
 8009e44:	6849      	ldr	r1, [r1, #4]
 8009e46:	0849      	lsrs	r1, r1, #1
 8009e48:	2000      	movs	r0, #0
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	4605      	mov	r5, r0
 8009e4e:	eb12 0804 	adds.w	r8, r2, r4
 8009e52:	eb43 0905 	adc.w	r9, r3, r5
 8009e56:	697b      	ldr	r3, [r7, #20]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	469a      	mov	sl, r3
 8009e5e:	4693      	mov	fp, r2
 8009e60:	4652      	mov	r2, sl
 8009e62:	465b      	mov	r3, fp
 8009e64:	4640      	mov	r0, r8
 8009e66:	4649      	mov	r1, r9
 8009e68:	f7f6 fa8a 	bl	8000380 <__aeabi_uldivmod>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	460b      	mov	r3, r1
 8009e70:	4613      	mov	r3, r2
 8009e72:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e7a:	d308      	bcc.n	8009e8e <UART_SetConfig+0x79a>
 8009e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e82:	d204      	bcs.n	8009e8e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e8a:	60da      	str	r2, [r3, #12]
 8009e8c:	e17c      	b.n	800a188 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009e94:	e178      	b.n	800a188 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	69db      	ldr	r3, [r3, #28]
 8009e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e9e:	f040 80c5 	bne.w	800a02c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8009ea2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009ea6:	2b20      	cmp	r3, #32
 8009ea8:	dc48      	bgt.n	8009f3c <UART_SetConfig+0x848>
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	db7b      	blt.n	8009fa6 <UART_SetConfig+0x8b2>
 8009eae:	2b20      	cmp	r3, #32
 8009eb0:	d879      	bhi.n	8009fa6 <UART_SetConfig+0x8b2>
 8009eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8009eb8 <UART_SetConfig+0x7c4>)
 8009eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eb8:	08009f43 	.word	0x08009f43
 8009ebc:	08009f4b 	.word	0x08009f4b
 8009ec0:	08009fa7 	.word	0x08009fa7
 8009ec4:	08009fa7 	.word	0x08009fa7
 8009ec8:	08009f53 	.word	0x08009f53
 8009ecc:	08009fa7 	.word	0x08009fa7
 8009ed0:	08009fa7 	.word	0x08009fa7
 8009ed4:	08009fa7 	.word	0x08009fa7
 8009ed8:	08009f63 	.word	0x08009f63
 8009edc:	08009fa7 	.word	0x08009fa7
 8009ee0:	08009fa7 	.word	0x08009fa7
 8009ee4:	08009fa7 	.word	0x08009fa7
 8009ee8:	08009fa7 	.word	0x08009fa7
 8009eec:	08009fa7 	.word	0x08009fa7
 8009ef0:	08009fa7 	.word	0x08009fa7
 8009ef4:	08009fa7 	.word	0x08009fa7
 8009ef8:	08009f73 	.word	0x08009f73
 8009efc:	08009fa7 	.word	0x08009fa7
 8009f00:	08009fa7 	.word	0x08009fa7
 8009f04:	08009fa7 	.word	0x08009fa7
 8009f08:	08009fa7 	.word	0x08009fa7
 8009f0c:	08009fa7 	.word	0x08009fa7
 8009f10:	08009fa7 	.word	0x08009fa7
 8009f14:	08009fa7 	.word	0x08009fa7
 8009f18:	08009fa7 	.word	0x08009fa7
 8009f1c:	08009fa7 	.word	0x08009fa7
 8009f20:	08009fa7 	.word	0x08009fa7
 8009f24:	08009fa7 	.word	0x08009fa7
 8009f28:	08009fa7 	.word	0x08009fa7
 8009f2c:	08009fa7 	.word	0x08009fa7
 8009f30:	08009fa7 	.word	0x08009fa7
 8009f34:	08009fa7 	.word	0x08009fa7
 8009f38:	08009f99 	.word	0x08009f99
 8009f3c:	2b40      	cmp	r3, #64	@ 0x40
 8009f3e:	d02e      	beq.n	8009f9e <UART_SetConfig+0x8aa>
 8009f40:	e031      	b.n	8009fa6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f42:	f7fd fc97 	bl	8007874 <HAL_RCC_GetPCLK1Freq>
 8009f46:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009f48:	e033      	b.n	8009fb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f4a:	f7fd fca9 	bl	80078a0 <HAL_RCC_GetPCLK2Freq>
 8009f4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009f50:	e02f      	b.n	8009fb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009f52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009f56:	4618      	mov	r0, r3
 8009f58:	f7fe fed8 	bl	8008d0c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009f5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f60:	e027      	b.n	8009fb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009f62:	f107 0318 	add.w	r3, r7, #24
 8009f66:	4618      	mov	r0, r3
 8009f68:	f7ff f824 	bl	8008fb4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009f6c:	69fb      	ldr	r3, [r7, #28]
 8009f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f70:	e01f      	b.n	8009fb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f72:	4b2d      	ldr	r3, [pc, #180]	@ (800a028 <UART_SetConfig+0x934>)
 8009f74:	681b      	ldr	r3, [r3, #0]
 8009f76:	f003 0320 	and.w	r3, r3, #32
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d009      	beq.n	8009f92 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009f7e:	4b2a      	ldr	r3, [pc, #168]	@ (800a028 <UART_SetConfig+0x934>)
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	08db      	lsrs	r3, r3, #3
 8009f84:	f003 0303 	and.w	r3, r3, #3
 8009f88:	4a24      	ldr	r2, [pc, #144]	@ (800a01c <UART_SetConfig+0x928>)
 8009f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8009f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009f90:	e00f      	b.n	8009fb2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8009f92:	4b22      	ldr	r3, [pc, #136]	@ (800a01c <UART_SetConfig+0x928>)
 8009f94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f96:	e00c      	b.n	8009fb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009f98:	4b21      	ldr	r3, [pc, #132]	@ (800a020 <UART_SetConfig+0x92c>)
 8009f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009f9c:	e009      	b.n	8009fb2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009fa4:	e005      	b.n	8009fb2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009faa:	2301      	movs	r3, #1
 8009fac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009fb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009fb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	f000 80e7 	beq.w	800a188 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009fba:	697b      	ldr	r3, [r7, #20]
 8009fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fbe:	4a19      	ldr	r2, [pc, #100]	@ (800a024 <UART_SetConfig+0x930>)
 8009fc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009fc4:	461a      	mov	r2, r3
 8009fc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8009fcc:	005a      	lsls	r2, r3, #1
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	085b      	lsrs	r3, r3, #1
 8009fd4:	441a      	add	r2, r3
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	685b      	ldr	r3, [r3, #4]
 8009fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fde:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe2:	2b0f      	cmp	r3, #15
 8009fe4:	d916      	bls.n	800a014 <UART_SetConfig+0x920>
 8009fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fec:	d212      	bcs.n	800a014 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	f023 030f 	bic.w	r3, r3, #15
 8009ff6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ff8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ffa:	085b      	lsrs	r3, r3, #1
 8009ffc:	b29b      	uxth	r3, r3
 8009ffe:	f003 0307 	and.w	r3, r3, #7
 800a002:	b29a      	uxth	r2, r3
 800a004:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a006:	4313      	orrs	r3, r2
 800a008:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a010:	60da      	str	r2, [r3, #12]
 800a012:	e0b9      	b.n	800a188 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a014:	2301      	movs	r3, #1
 800a016:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a01a:	e0b5      	b.n	800a188 <UART_SetConfig+0xa94>
 800a01c:	03d09000 	.word	0x03d09000
 800a020:	003d0900 	.word	0x003d0900
 800a024:	0802125c 	.word	0x0802125c
 800a028:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a02c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a030:	2b20      	cmp	r3, #32
 800a032:	dc49      	bgt.n	800a0c8 <UART_SetConfig+0x9d4>
 800a034:	2b00      	cmp	r3, #0
 800a036:	db7c      	blt.n	800a132 <UART_SetConfig+0xa3e>
 800a038:	2b20      	cmp	r3, #32
 800a03a:	d87a      	bhi.n	800a132 <UART_SetConfig+0xa3e>
 800a03c:	a201      	add	r2, pc, #4	@ (adr r2, 800a044 <UART_SetConfig+0x950>)
 800a03e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a042:	bf00      	nop
 800a044:	0800a0cf 	.word	0x0800a0cf
 800a048:	0800a0d7 	.word	0x0800a0d7
 800a04c:	0800a133 	.word	0x0800a133
 800a050:	0800a133 	.word	0x0800a133
 800a054:	0800a0df 	.word	0x0800a0df
 800a058:	0800a133 	.word	0x0800a133
 800a05c:	0800a133 	.word	0x0800a133
 800a060:	0800a133 	.word	0x0800a133
 800a064:	0800a0ef 	.word	0x0800a0ef
 800a068:	0800a133 	.word	0x0800a133
 800a06c:	0800a133 	.word	0x0800a133
 800a070:	0800a133 	.word	0x0800a133
 800a074:	0800a133 	.word	0x0800a133
 800a078:	0800a133 	.word	0x0800a133
 800a07c:	0800a133 	.word	0x0800a133
 800a080:	0800a133 	.word	0x0800a133
 800a084:	0800a0ff 	.word	0x0800a0ff
 800a088:	0800a133 	.word	0x0800a133
 800a08c:	0800a133 	.word	0x0800a133
 800a090:	0800a133 	.word	0x0800a133
 800a094:	0800a133 	.word	0x0800a133
 800a098:	0800a133 	.word	0x0800a133
 800a09c:	0800a133 	.word	0x0800a133
 800a0a0:	0800a133 	.word	0x0800a133
 800a0a4:	0800a133 	.word	0x0800a133
 800a0a8:	0800a133 	.word	0x0800a133
 800a0ac:	0800a133 	.word	0x0800a133
 800a0b0:	0800a133 	.word	0x0800a133
 800a0b4:	0800a133 	.word	0x0800a133
 800a0b8:	0800a133 	.word	0x0800a133
 800a0bc:	0800a133 	.word	0x0800a133
 800a0c0:	0800a133 	.word	0x0800a133
 800a0c4:	0800a125 	.word	0x0800a125
 800a0c8:	2b40      	cmp	r3, #64	@ 0x40
 800a0ca:	d02e      	beq.n	800a12a <UART_SetConfig+0xa36>
 800a0cc:	e031      	b.n	800a132 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0ce:	f7fd fbd1 	bl	8007874 <HAL_RCC_GetPCLK1Freq>
 800a0d2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a0d4:	e033      	b.n	800a13e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a0d6:	f7fd fbe3 	bl	80078a0 <HAL_RCC_GetPCLK2Freq>
 800a0da:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a0dc:	e02f      	b.n	800a13e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7fe fe12 	bl	8008d0c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0ec:	e027      	b.n	800a13e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0ee:	f107 0318 	add.w	r3, r7, #24
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fe ff5e 	bl	8008fb4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a0fc:	e01f      	b.n	800a13e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0fe:	4b2d      	ldr	r3, [pc, #180]	@ (800a1b4 <UART_SetConfig+0xac0>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f003 0320 	and.w	r3, r3, #32
 800a106:	2b00      	cmp	r3, #0
 800a108:	d009      	beq.n	800a11e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a10a:	4b2a      	ldr	r3, [pc, #168]	@ (800a1b4 <UART_SetConfig+0xac0>)
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	08db      	lsrs	r3, r3, #3
 800a110:	f003 0303 	and.w	r3, r3, #3
 800a114:	4a28      	ldr	r2, [pc, #160]	@ (800a1b8 <UART_SetConfig+0xac4>)
 800a116:	fa22 f303 	lsr.w	r3, r2, r3
 800a11a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a11c:	e00f      	b.n	800a13e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a11e:	4b26      	ldr	r3, [pc, #152]	@ (800a1b8 <UART_SetConfig+0xac4>)
 800a120:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a122:	e00c      	b.n	800a13e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a124:	4b25      	ldr	r3, [pc, #148]	@ (800a1bc <UART_SetConfig+0xac8>)
 800a126:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a128:	e009      	b.n	800a13e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a12a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a130:	e005      	b.n	800a13e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a132:	2300      	movs	r3, #0
 800a134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a136:	2301      	movs	r3, #1
 800a138:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a13c:	bf00      	nop
    }

    if (pclk != 0U)
 800a13e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a140:	2b00      	cmp	r3, #0
 800a142:	d021      	beq.n	800a188 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a148:	4a1d      	ldr	r2, [pc, #116]	@ (800a1c0 <UART_SetConfig+0xacc>)
 800a14a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a14e:	461a      	mov	r2, r3
 800a150:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a152:	fbb3 f2f2 	udiv	r2, r3, r2
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	685b      	ldr	r3, [r3, #4]
 800a15a:	085b      	lsrs	r3, r3, #1
 800a15c:	441a      	add	r2, r3
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	fbb2 f3f3 	udiv	r3, r2, r3
 800a166:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a16a:	2b0f      	cmp	r3, #15
 800a16c:	d909      	bls.n	800a182 <UART_SetConfig+0xa8e>
 800a16e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a170:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a174:	d205      	bcs.n	800a182 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a178:	b29a      	uxth	r2, r3
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	60da      	str	r2, [r3, #12]
 800a180:	e002      	b.n	800a188 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a182:	2301      	movs	r3, #1
 800a184:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	2201      	movs	r2, #1
 800a18c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a190:	697b      	ldr	r3, [r7, #20]
 800a192:	2201      	movs	r2, #1
 800a194:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a198:	697b      	ldr	r3, [r7, #20]
 800a19a:	2200      	movs	r2, #0
 800a19c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a19e:	697b      	ldr	r3, [r7, #20]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a1a4:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3748      	adds	r7, #72	@ 0x48
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a1b2:	bf00      	nop
 800a1b4:	58024400 	.word	0x58024400
 800a1b8:	03d09000 	.word	0x03d09000
 800a1bc:	003d0900 	.word	0x003d0900
 800a1c0:	0802125c 	.word	0x0802125c

0800a1c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1d0:	f003 0308 	and.w	r3, r3, #8
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d00a      	beq.n	800a1ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	430a      	orrs	r2, r1
 800a1ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1f2:	f003 0301 	and.w	r3, r3, #1
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d00a      	beq.n	800a210 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	685b      	ldr	r3, [r3, #4]
 800a200:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	430a      	orrs	r2, r1
 800a20e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a214:	f003 0302 	and.w	r3, r3, #2
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d00a      	beq.n	800a232 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	430a      	orrs	r2, r1
 800a230:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a236:	f003 0304 	and.w	r3, r3, #4
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d00a      	beq.n	800a254 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	685b      	ldr	r3, [r3, #4]
 800a244:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	430a      	orrs	r2, r1
 800a252:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a258:	f003 0310 	and.w	r3, r3, #16
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d00a      	beq.n	800a276 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	430a      	orrs	r2, r1
 800a274:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a27a:	f003 0320 	and.w	r3, r3, #32
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d00a      	beq.n	800a298 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	689b      	ldr	r3, [r3, #8]
 800a288:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	430a      	orrs	r2, r1
 800a296:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a29c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d01a      	beq.n	800a2da <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	685b      	ldr	r3, [r3, #4]
 800a2aa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	430a      	orrs	r2, r1
 800a2b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2c2:	d10a      	bne.n	800a2da <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	685b      	ldr	r3, [r3, #4]
 800a2ca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	430a      	orrs	r2, r1
 800a2d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d00a      	beq.n	800a2fc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	430a      	orrs	r2, r1
 800a2fa:	605a      	str	r2, [r3, #4]
  }
}
 800a2fc:	bf00      	nop
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a306:	4770      	bx	lr

0800a308 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a308:	b580      	push	{r7, lr}
 800a30a:	b098      	sub	sp, #96	@ 0x60
 800a30c:	af02      	add	r7, sp, #8
 800a30e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2200      	movs	r2, #0
 800a314:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a318:	f7fa fd90 	bl	8004e3c <HAL_GetTick>
 800a31c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0308 	and.w	r3, r3, #8
 800a328:	2b08      	cmp	r3, #8
 800a32a:	d12f      	bne.n	800a38c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a32c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a330:	9300      	str	r3, [sp, #0]
 800a332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a334:	2200      	movs	r2, #0
 800a336:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a33a:	6878      	ldr	r0, [r7, #4]
 800a33c:	f000 f88e 	bl	800a45c <UART_WaitOnFlagUntilTimeout>
 800a340:	4603      	mov	r3, r0
 800a342:	2b00      	cmp	r3, #0
 800a344:	d022      	beq.n	800a38c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a34c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a34e:	e853 3f00 	ldrex	r3, [r3]
 800a352:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a356:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a35a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	461a      	mov	r2, r3
 800a362:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a364:	647b      	str	r3, [r7, #68]	@ 0x44
 800a366:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a368:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a36a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a36c:	e841 2300 	strex	r3, r2, [r1]
 800a370:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a372:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a374:	2b00      	cmp	r3, #0
 800a376:	d1e6      	bne.n	800a346 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2220      	movs	r2, #32
 800a37c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2200      	movs	r2, #0
 800a384:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a388:	2303      	movs	r3, #3
 800a38a:	e063      	b.n	800a454 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f003 0304 	and.w	r3, r3, #4
 800a396:	2b04      	cmp	r3, #4
 800a398:	d149      	bne.n	800a42e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a39a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 f857 	bl	800a45c <UART_WaitOnFlagUntilTimeout>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d03c      	beq.n	800a42e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3bc:	e853 3f00 	ldrex	r3, [r3]
 800a3c0:	623b      	str	r3, [r7, #32]
   return(result);
 800a3c2:	6a3b      	ldr	r3, [r7, #32]
 800a3c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a3c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	461a      	mov	r2, r3
 800a3d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3d2:	633b      	str	r3, [r7, #48]	@ 0x30
 800a3d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a3d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a3da:	e841 2300 	strex	r3, r2, [r1]
 800a3de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a3e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d1e6      	bne.n	800a3b4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3308      	adds	r3, #8
 800a3ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	e853 3f00 	ldrex	r3, [r3]
 800a3f4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	f023 0301 	bic.w	r3, r3, #1
 800a3fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	3308      	adds	r3, #8
 800a404:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a406:	61fa      	str	r2, [r7, #28]
 800a408:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40a:	69b9      	ldr	r1, [r7, #24]
 800a40c:	69fa      	ldr	r2, [r7, #28]
 800a40e:	e841 2300 	strex	r3, r2, [r1]
 800a412:	617b      	str	r3, [r7, #20]
   return(result);
 800a414:	697b      	ldr	r3, [r7, #20]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d1e5      	bne.n	800a3e6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	2220      	movs	r2, #32
 800a41e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2200      	movs	r2, #0
 800a426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a42a:	2303      	movs	r3, #3
 800a42c:	e012      	b.n	800a454 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2220      	movs	r2, #32
 800a432:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	2220      	movs	r2, #32
 800a43a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2200      	movs	r2, #0
 800a442:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2200      	movs	r2, #0
 800a44e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a452:	2300      	movs	r3, #0
}
 800a454:	4618      	mov	r0, r3
 800a456:	3758      	adds	r7, #88	@ 0x58
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af00      	add	r7, sp, #0
 800a462:	60f8      	str	r0, [r7, #12]
 800a464:	60b9      	str	r1, [r7, #8]
 800a466:	603b      	str	r3, [r7, #0]
 800a468:	4613      	mov	r3, r2
 800a46a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a46c:	e04f      	b.n	800a50e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a46e:	69bb      	ldr	r3, [r7, #24]
 800a470:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a474:	d04b      	beq.n	800a50e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a476:	f7fa fce1 	bl	8004e3c <HAL_GetTick>
 800a47a:	4602      	mov	r2, r0
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	1ad3      	subs	r3, r2, r3
 800a480:	69ba      	ldr	r2, [r7, #24]
 800a482:	429a      	cmp	r2, r3
 800a484:	d302      	bcc.n	800a48c <UART_WaitOnFlagUntilTimeout+0x30>
 800a486:	69bb      	ldr	r3, [r7, #24]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d101      	bne.n	800a490 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a48c:	2303      	movs	r3, #3
 800a48e:	e04e      	b.n	800a52e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f003 0304 	and.w	r3, r3, #4
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d037      	beq.n	800a50e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	2b80      	cmp	r3, #128	@ 0x80
 800a4a2:	d034      	beq.n	800a50e <UART_WaitOnFlagUntilTimeout+0xb2>
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	2b40      	cmp	r3, #64	@ 0x40
 800a4a8:	d031      	beq.n	800a50e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	69db      	ldr	r3, [r3, #28]
 800a4b0:	f003 0308 	and.w	r3, r3, #8
 800a4b4:	2b08      	cmp	r3, #8
 800a4b6:	d110      	bne.n	800a4da <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	2208      	movs	r2, #8
 800a4be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a4c0:	68f8      	ldr	r0, [r7, #12]
 800a4c2:	f000 f839 	bl	800a538 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2208      	movs	r2, #8
 800a4ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	2200      	movs	r2, #0
 800a4d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e029      	b.n	800a52e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	69db      	ldr	r3, [r3, #28]
 800a4e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a4e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a4e8:	d111      	bne.n	800a50e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a4f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a4f4:	68f8      	ldr	r0, [r7, #12]
 800a4f6:	f000 f81f 	bl	800a538 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2220      	movs	r2, #32
 800a4fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2200      	movs	r2, #0
 800a506:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a50a:	2303      	movs	r3, #3
 800a50c:	e00f      	b.n	800a52e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	69da      	ldr	r2, [r3, #28]
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	4013      	ands	r3, r2
 800a518:	68ba      	ldr	r2, [r7, #8]
 800a51a:	429a      	cmp	r2, r3
 800a51c:	bf0c      	ite	eq
 800a51e:	2301      	moveq	r3, #1
 800a520:	2300      	movne	r3, #0
 800a522:	b2db      	uxtb	r3, r3
 800a524:	461a      	mov	r2, r3
 800a526:	79fb      	ldrb	r3, [r7, #7]
 800a528:	429a      	cmp	r2, r3
 800a52a:	d0a0      	beq.n	800a46e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a52c:	2300      	movs	r3, #0
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3710      	adds	r7, #16
 800a532:	46bd      	mov	sp, r7
 800a534:	bd80      	pop	{r7, pc}
	...

0800a538 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a538:	b480      	push	{r7}
 800a53a:	b095      	sub	sp, #84	@ 0x54
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a548:	e853 3f00 	ldrex	r3, [r3]
 800a54c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a54e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a550:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a554:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	461a      	mov	r2, r3
 800a55c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a55e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a560:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a562:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a564:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a566:	e841 2300 	strex	r3, r2, [r1]
 800a56a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a56c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d1e6      	bne.n	800a540 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	3308      	adds	r3, #8
 800a578:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a57a:	6a3b      	ldr	r3, [r7, #32]
 800a57c:	e853 3f00 	ldrex	r3, [r3]
 800a580:	61fb      	str	r3, [r7, #28]
   return(result);
 800a582:	69fa      	ldr	r2, [r7, #28]
 800a584:	4b1e      	ldr	r3, [pc, #120]	@ (800a600 <UART_EndRxTransfer+0xc8>)
 800a586:	4013      	ands	r3, r2
 800a588:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	3308      	adds	r3, #8
 800a590:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a592:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a594:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a596:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a598:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a59a:	e841 2300 	strex	r3, r2, [r1]
 800a59e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d1e5      	bne.n	800a572 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	d118      	bne.n	800a5e0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	e853 3f00 	ldrex	r3, [r3]
 800a5ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	f023 0310 	bic.w	r3, r3, #16
 800a5c2:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	461a      	mov	r2, r3
 800a5ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5cc:	61bb      	str	r3, [r7, #24]
 800a5ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5d0:	6979      	ldr	r1, [r7, #20]
 800a5d2:	69ba      	ldr	r2, [r7, #24]
 800a5d4:	e841 2300 	strex	r3, r2, [r1]
 800a5d8:	613b      	str	r3, [r7, #16]
   return(result);
 800a5da:	693b      	ldr	r3, [r7, #16]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d1e6      	bne.n	800a5ae <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2220      	movs	r2, #32
 800a5e4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a5f4:	bf00      	nop
 800a5f6:	3754      	adds	r7, #84	@ 0x54
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr
 800a600:	effffffe 	.word	0xeffffffe

0800a604 <CUSTOM_RANGING_SENSOR_Init>:
  * @brief Initializes the ranging sensor.
  * @param Instance    Ranging sensor instance.
  * @retval BSP status
  */
int32_t CUSTOM_RANGING_SENSOR_Init(uint32_t Instance)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b084      	sub	sp, #16
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_RANGING_INSTANCES_NBR)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d003      	beq.n	800a61a <CUSTOM_RANGING_SENSOR_Init+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800a612:	f06f 0301 	mvn.w	r3, #1
 800a616:	60fb      	str	r3, [r7, #12]
 800a618:	e015      	b.n	800a646 <CUSTOM_RANGING_SENSOR_Init+0x42>
  }
  else
  {
    reset_device();
 800a61a:	f000 f919 	bl	800a850 <reset_device>

    switch (Instance)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d10c      	bne.n	800a63e <CUSTOM_RANGING_SENSOR_Init+0x3a>
    {
#if (USE_CUSTOM_RANGING_VL53L5CX == 1U)
      case CUSTOM_VL53L5CX:
        if (VL53L5CX_Probe(Instance) != BSP_ERROR_NONE)
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f000 f893 	bl	800a750 <VL53L5CX_Probe>
 800a62a:	4603      	mov	r3, r0
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d003      	beq.n	800a638 <CUSTOM_RANGING_SENSOR_Init+0x34>
        {
          ret = BSP_ERROR_NO_INIT;
 800a630:	f04f 33ff 	mov.w	r3, #4294967295
 800a634:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          ret = BSP_ERROR_NONE;
        }
        break;
 800a636:	e006      	b.n	800a646 <CUSTOM_RANGING_SENSOR_Init+0x42>
          ret = BSP_ERROR_NONE;
 800a638:	2300      	movs	r3, #0
 800a63a:	60fb      	str	r3, [r7, #12]
        break;
 800a63c:	e003      	b.n	800a646 <CUSTOM_RANGING_SENSOR_Init+0x42>
#endif /* Use custom ranging */
      default:
        ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800a63e:	f06f 0306 	mvn.w	r3, #6
 800a642:	60fb      	str	r3, [r7, #12]
        break;
 800a644:	bf00      	nop
    }
  }

  return ret;
 800a646:	68fb      	ldr	r3, [r7, #12]
}
 800a648:	4618      	mov	r0, r3
 800a64a:	3710      	adds	r7, #16
 800a64c:	46bd      	mov	sp, r7
 800a64e:	bd80      	pop	{r7, pc}

0800a650 <CUSTOM_RANGING_SENSOR_ConfigProfile>:
  * @param Instance    Ranging sensor instance.
  * @param pConfig    Pointer to the new configuration profile to be applied.
  * @retval BSP status
  */
int32_t CUSTOM_RANGING_SENSOR_ConfigProfile(uint32_t Instance, RANGING_SENSOR_ProfileConfig_t *pConfig)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b084      	sub	sp, #16
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
 800a658:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_RANGING_INSTANCES_NBR)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d003      	beq.n	800a668 <CUSTOM_RANGING_SENSOR_ConfigProfile+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800a660:	f06f 0301 	mvn.w	r3, #1
 800a664:	60fb      	str	r3, [r7, #12]
 800a666:	e014      	b.n	800a692 <CUSTOM_RANGING_SENSOR_ConfigProfile+0x42>
  }
  else if (CUSTOM_RANGING_Drv[Instance]->ConfigProfile(CUSTOM_RANGING_CompObj[Instance], pConfig) < 0)
 800a668:	4a0c      	ldr	r2, [pc, #48]	@ (800a69c <CUSTOM_RANGING_SENSOR_ConfigProfile+0x4c>)
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a670:	691b      	ldr	r3, [r3, #16]
 800a672:	490b      	ldr	r1, [pc, #44]	@ (800a6a0 <CUSTOM_RANGING_SENSOR_ConfigProfile+0x50>)
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800a67a:	6839      	ldr	r1, [r7, #0]
 800a67c:	4610      	mov	r0, r2
 800a67e:	4798      	blx	r3
 800a680:	4603      	mov	r3, r0
 800a682:	2b00      	cmp	r3, #0
 800a684:	da03      	bge.n	800a68e <CUSTOM_RANGING_SENSOR_ConfigProfile+0x3e>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800a686:	f06f 0304 	mvn.w	r3, #4
 800a68a:	60fb      	str	r3, [r7, #12]
 800a68c:	e001      	b.n	800a692 <CUSTOM_RANGING_SENSOR_ConfigProfile+0x42>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 800a68e:	2300      	movs	r3, #0
 800a690:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800a692:	68fb      	ldr	r3, [r7, #12]
}
 800a694:	4618      	mov	r0, r3
 800a696:	3710      	adds	r7, #16
 800a698:	46bd      	mov	sp, r7
 800a69a:	bd80      	pop	{r7, pc}
 800a69c:	24000f4c 	.word	0x24000f4c
 800a6a0:	24000f48 	.word	0x24000f48

0800a6a4 <CUSTOM_RANGING_SENSOR_GetDistance>:
  * @param Instance    Ranging sensor instance.
  * @param pResult    Pointer to the result struct.
  * @retval BSP status
  */
int32_t CUSTOM_RANGING_SENSOR_GetDistance(uint32_t Instance, RANGING_SENSOR_Result_t *pResult)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b084      	sub	sp, #16
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_RANGING_INSTANCES_NBR)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d003      	beq.n	800a6bc <CUSTOM_RANGING_SENSOR_GetDistance+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800a6b4:	f06f 0301 	mvn.w	r3, #1
 800a6b8:	60fb      	str	r3, [r7, #12]
 800a6ba:	e014      	b.n	800a6e6 <CUSTOM_RANGING_SENSOR_GetDistance+0x42>
  }
  else if (CUSTOM_RANGING_Drv[Instance]->GetDistance(CUSTOM_RANGING_CompObj[Instance], pResult) < 0)
 800a6bc:	4a0c      	ldr	r2, [pc, #48]	@ (800a6f0 <CUSTOM_RANGING_SENSOR_GetDistance+0x4c>)
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a6c4:	69db      	ldr	r3, [r3, #28]
 800a6c6:	490b      	ldr	r1, [pc, #44]	@ (800a6f4 <CUSTOM_RANGING_SENSOR_GetDistance+0x50>)
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800a6ce:	6839      	ldr	r1, [r7, #0]
 800a6d0:	4610      	mov	r0, r2
 800a6d2:	4798      	blx	r3
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	da03      	bge.n	800a6e2 <CUSTOM_RANGING_SENSOR_GetDistance+0x3e>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800a6da:	f06f 0304 	mvn.w	r3, #4
 800a6de:	60fb      	str	r3, [r7, #12]
 800a6e0:	e001      	b.n	800a6e6 <CUSTOM_RANGING_SENSOR_GetDistance+0x42>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
}
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	3710      	adds	r7, #16
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}
 800a6f0:	24000f4c 	.word	0x24000f4c
 800a6f4:	24000f48 	.word	0x24000f48

0800a6f8 <CUSTOM_RANGING_SENSOR_Start>:
  * @param Instance    Ranging sensor instance.
  * @param Mode        The desired ranging mode.
  * @retval BSP status
  */
int32_t CUSTOM_RANGING_SENSOR_Start(uint32_t Instance, uint8_t Mode)
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b084      	sub	sp, #16
 800a6fc:	af00      	add	r7, sp, #0
 800a6fe:	6078      	str	r0, [r7, #4]
 800a700:	460b      	mov	r3, r1
 800a702:	70fb      	strb	r3, [r7, #3]
  int32_t ret;

  if (Instance >= CUSTOM_RANGING_INSTANCES_NBR)
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d003      	beq.n	800a712 <CUSTOM_RANGING_SENSOR_Start+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800a70a:	f06f 0301 	mvn.w	r3, #1
 800a70e:	60fb      	str	r3, [r7, #12]
 800a710:	e014      	b.n	800a73c <CUSTOM_RANGING_SENSOR_Start+0x44>
  }
  else if (CUSTOM_RANGING_Drv[Instance]->Start(CUSTOM_RANGING_CompObj[Instance], Mode) < 0)
 800a712:	4a0d      	ldr	r2, [pc, #52]	@ (800a748 <CUSTOM_RANGING_SENSOR_Start+0x50>)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a71a:	6a1b      	ldr	r3, [r3, #32]
 800a71c:	490b      	ldr	r1, [pc, #44]	@ (800a74c <CUSTOM_RANGING_SENSOR_Start+0x54>)
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800a724:	78f9      	ldrb	r1, [r7, #3]
 800a726:	4610      	mov	r0, r2
 800a728:	4798      	blx	r3
 800a72a:	4603      	mov	r3, r0
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	da03      	bge.n	800a738 <CUSTOM_RANGING_SENSOR_Start+0x40>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800a730:	f06f 0304 	mvn.w	r3, #4
 800a734:	60fb      	str	r3, [r7, #12]
 800a736:	e001      	b.n	800a73c <CUSTOM_RANGING_SENSOR_Start+0x44>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 800a738:	2300      	movs	r3, #0
 800a73a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800a73c:	68fb      	ldr	r3, [r7, #12]
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3710      	adds	r7, #16
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}
 800a746:	bf00      	nop
 800a748:	24000f4c 	.word	0x24000f4c
 800a74c:	24000f48 	.word	0x24000f48

0800a750 <VL53L5CX_Probe>:
  * @brief Register Bus IOs if component ID is OK.
  * @param Instance    Ranging sensor instance.
  * @retval BSP status
  */
static int32_t VL53L5CX_Probe(uint32_t Instance)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b08a      	sub	sp, #40	@ 0x28
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  VL53L5CX_IO_t              IOCtx;
  uint32_t                   id;
  static VL53L5CX_Object_t   VL53L5CXObj;

  /* Configure the ranging sensor driver */
  IOCtx.Address     = RANGING_SENSOR_VL53L5CX_ADDRESS;
 800a758:	2352      	movs	r3, #82	@ 0x52
 800a75a:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = CUSTOM_VL53L5CX_I2C_INIT;
 800a75c:	4b32      	ldr	r3, [pc, #200]	@ (800a828 <VL53L5CX_Probe+0xd8>)
 800a75e:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = CUSTOM_VL53L5CX_I2C_DEINIT;
 800a760:	4b32      	ldr	r3, [pc, #200]	@ (800a82c <VL53L5CX_Probe+0xdc>)
 800a762:	613b      	str	r3, [r7, #16]
  IOCtx.WriteReg    = CUSTOM_VL53L5CX_I2C_WRITEREG;
 800a764:	4b32      	ldr	r3, [pc, #200]	@ (800a830 <VL53L5CX_Probe+0xe0>)
 800a766:	61bb      	str	r3, [r7, #24]
  IOCtx.ReadReg     = CUSTOM_VL53L5CX_I2C_READREG;
 800a768:	4b32      	ldr	r3, [pc, #200]	@ (800a834 <VL53L5CX_Probe+0xe4>)
 800a76a:	61fb      	str	r3, [r7, #28]
  IOCtx.GetTick     = BSP_GetTick;
 800a76c:	4b32      	ldr	r3, [pc, #200]	@ (800a838 <VL53L5CX_Probe+0xe8>)
 800a76e:	623b      	str	r3, [r7, #32]

  if (VL53L5CX_RegisterBusIO(&VL53L5CXObj, &IOCtx) != VL53L5CX_OK)
 800a770:	f107 030c 	add.w	r3, r7, #12
 800a774:	4619      	mov	r1, r3
 800a776:	4831      	ldr	r0, [pc, #196]	@ (800a83c <VL53L5CX_Probe+0xec>)
 800a778:	f7f9 fba7 	bl	8003eca <VL53L5CX_RegisterBusIO>
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d003      	beq.n	800a78a <VL53L5CX_Probe+0x3a>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800a782:	f06f 0304 	mvn.w	r3, #4
 800a786:	627b      	str	r3, [r7, #36]	@ 0x24
 800a788:	e049      	b.n	800a81e <VL53L5CX_Probe+0xce>
  }
  else
  {
    CUSTOM_RANGING_Drv[Instance] = (RANGING_SENSOR_Drv_t *) &VL53L5CX_RANGING_SENSOR_Driver;
 800a78a:	4a2d      	ldr	r2, [pc, #180]	@ (800a840 <VL53L5CX_Probe+0xf0>)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	492d      	ldr	r1, [pc, #180]	@ (800a844 <VL53L5CX_Probe+0xf4>)
 800a790:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    CUSTOM_RANGING_CompObj[Instance] = &VL53L5CXObj;
 800a794:	4a2c      	ldr	r2, [pc, #176]	@ (800a848 <VL53L5CX_Probe+0xf8>)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	4928      	ldr	r1, [pc, #160]	@ (800a83c <VL53L5CX_Probe+0xec>)
 800a79a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

    if (VL53L5CX_ReadID(&VL53L5CXObj, &id) != VL53L5CX_OK)
 800a79e:	f107 0308 	add.w	r3, r7, #8
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	4825      	ldr	r0, [pc, #148]	@ (800a83c <VL53L5CX_Probe+0xec>)
 800a7a6:	f7f9 fc40 	bl	800402a <VL53L5CX_ReadID>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d003      	beq.n	800a7b8 <VL53L5CX_Probe+0x68>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800a7b0:	f06f 0304 	mvn.w	r3, #4
 800a7b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7b6:	e032      	b.n	800a81e <VL53L5CX_Probe+0xce>
    }
    else if (id != VL53L5CX_ID)
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	f24f 0202 	movw	r2, #61442	@ 0xf002
 800a7be:	4293      	cmp	r3, r2
 800a7c0:	d003      	beq.n	800a7ca <VL53L5CX_Probe+0x7a>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800a7c2:	f06f 0306 	mvn.w	r3, #6
 800a7c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7c8:	e029      	b.n	800a81e <VL53L5CX_Probe+0xce>
    }
    else if (CUSTOM_RANGING_Drv[Instance]->Init(CUSTOM_RANGING_CompObj[Instance]) != VL53L5CX_OK)
 800a7ca:	4a1d      	ldr	r2, [pc, #116]	@ (800a840 <VL53L5CX_Probe+0xf0>)
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	491c      	ldr	r1, [pc, #112]	@ (800a848 <VL53L5CX_Probe+0xf8>)
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800a7dc:	4610      	mov	r0, r2
 800a7de:	4798      	blx	r3
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d003      	beq.n	800a7ee <VL53L5CX_Probe+0x9e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800a7e6:	f06f 0304 	mvn.w	r3, #4
 800a7ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7ec:	e017      	b.n	800a81e <VL53L5CX_Probe+0xce>
    }
    else if (CUSTOM_RANGING_Drv[Instance]->GetCapabilities(CUSTOM_RANGING_CompObj[Instance],
 800a7ee:	4a14      	ldr	r2, [pc, #80]	@ (800a840 <VL53L5CX_Probe+0xf0>)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	4913      	ldr	r1, [pc, #76]	@ (800a848 <VL53L5CX_Probe+0xf8>)
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
                                                           &RANGING_SENSOR_Cap[Instance]) != VL53L5CX_OK)
 800a800:	687a      	ldr	r2, [r7, #4]
 800a802:	0112      	lsls	r2, r2, #4
 800a804:	4911      	ldr	r1, [pc, #68]	@ (800a84c <VL53L5CX_Probe+0xfc>)
 800a806:	440a      	add	r2, r1
    else if (CUSTOM_RANGING_Drv[Instance]->GetCapabilities(CUSTOM_RANGING_CompObj[Instance],
 800a808:	4611      	mov	r1, r2
 800a80a:	4798      	blx	r3
 800a80c:	4603      	mov	r3, r0
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d003      	beq.n	800a81a <VL53L5CX_Probe+0xca>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800a812:	f06f 0304 	mvn.w	r3, #4
 800a816:	627b      	str	r3, [r7, #36]	@ 0x24
 800a818:	e001      	b.n	800a81e <VL53L5CX_Probe+0xce>
    }
    else
    {
      ret = BSP_ERROR_NONE;
 800a81a:	2300      	movs	r3, #0
 800a81c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }

  return ret;
 800a81e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a820:	4618      	mov	r0, r3
 800a822:	3728      	adds	r7, #40	@ 0x28
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	080012f1 	.word	0x080012f1
 800a82c:	0800136d 	.word	0x0800136d
 800a830:	080013bd 	.word	0x080013bd
 800a834:	08001421 	.word	0x08001421
 800a838:	08001485 	.word	0x08001485
 800a83c:	24000f60 	.word	0x24000f60
 800a840:	24000f4c 	.word	0x24000f4c
 800a844:	2400000c 	.word	0x2400000c
 800a848:	24000f48 	.word	0x24000f48
 800a84c:	24000f50 	.word	0x24000f50

0800a850 <reset_device>:
#endif /* Use custom ranging */

static void reset_device(void)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	af00      	add	r7, sp, #0
#if (USE_CUSTOM_RANGING_VL53L5CX == 1U)
  HAL_GPIO_WritePin(CUSTOM_VL53L5CX_PWR_EN_PORT, CUSTOM_VL53L5CX_PWR_EN_PIN, GPIO_PIN_RESET);
 800a854:	2200      	movs	r2, #0
 800a856:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800a85a:	4811      	ldr	r0, [pc, #68]	@ (800a8a0 <reset_device+0x50>)
 800a85c:	f7fa ff56 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 800a860:	2002      	movs	r0, #2
 800a862:	f7fa faf7 	bl	8004e54 <HAL_Delay>
  HAL_GPIO_WritePin(CUSTOM_VL53L5CX_PWR_EN_PORT, CUSTOM_VL53L5CX_PWR_EN_PIN, GPIO_PIN_SET);
 800a866:	2201      	movs	r2, #1
 800a868:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800a86c:	480c      	ldr	r0, [pc, #48]	@ (800a8a0 <reset_device+0x50>)
 800a86e:	f7fa ff4d 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 800a872:	2002      	movs	r0, #2
 800a874:	f7fa faee 	bl	8004e54 <HAL_Delay>
  HAL_GPIO_WritePin(CUSTOM_VL53L5CX_LPn_PORT, CUSTOM_VL53L5CX_LPn_PIN, GPIO_PIN_RESET);
 800a878:	2200      	movs	r2, #0
 800a87a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a87e:	4809      	ldr	r0, [pc, #36]	@ (800a8a4 <reset_device+0x54>)
 800a880:	f7fa ff44 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 800a884:	2002      	movs	r0, #2
 800a886:	f7fa fae5 	bl	8004e54 <HAL_Delay>
  HAL_GPIO_WritePin(CUSTOM_VL53L5CX_LPn_PORT, CUSTOM_VL53L5CX_LPn_PIN, GPIO_PIN_SET);
 800a88a:	2201      	movs	r2, #1
 800a88c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800a890:	4804      	ldr	r0, [pc, #16]	@ (800a8a4 <reset_device+0x54>)
 800a892:	f7fa ff3b 	bl	800570c <HAL_GPIO_WritePin>
  HAL_Delay(2);
 800a896:	2002      	movs	r0, #2
 800a898:	f7fa fadc 	bl	8004e54 <HAL_Delay>
#endif /* Use custom ranging */
}
 800a89c:	bf00      	nop
 800a89e:	bd80      	pop	{r7, pc}
 800a8a0:	58020400 	.word	0x58020400
 800a8a4:	58021400 	.word	0x58021400

0800a8a8 <std>:
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	b510      	push	{r4, lr}
 800a8ac:	4604      	mov	r4, r0
 800a8ae:	e9c0 3300 	strd	r3, r3, [r0]
 800a8b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8b6:	6083      	str	r3, [r0, #8]
 800a8b8:	8181      	strh	r1, [r0, #12]
 800a8ba:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8bc:	81c2      	strh	r2, [r0, #14]
 800a8be:	6183      	str	r3, [r0, #24]
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	2208      	movs	r2, #8
 800a8c4:	305c      	adds	r0, #92	@ 0x5c
 800a8c6:	f000 f9f9 	bl	800acbc <memset>
 800a8ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a900 <std+0x58>)
 800a8cc:	6263      	str	r3, [r4, #36]	@ 0x24
 800a8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a904 <std+0x5c>)
 800a8d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a908 <std+0x60>)
 800a8d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a90c <std+0x64>)
 800a8d8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8da:	4b0d      	ldr	r3, [pc, #52]	@ (800a910 <std+0x68>)
 800a8dc:	6224      	str	r4, [r4, #32]
 800a8de:	429c      	cmp	r4, r3
 800a8e0:	d006      	beq.n	800a8f0 <std+0x48>
 800a8e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8e6:	4294      	cmp	r4, r2
 800a8e8:	d002      	beq.n	800a8f0 <std+0x48>
 800a8ea:	33d0      	adds	r3, #208	@ 0xd0
 800a8ec:	429c      	cmp	r4, r3
 800a8ee:	d105      	bne.n	800a8fc <std+0x54>
 800a8f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8f8:	f000 ba58 	b.w	800adac <__retarget_lock_init_recursive>
 800a8fc:	bd10      	pop	{r4, pc}
 800a8fe:	bf00      	nop
 800a900:	0800ab0d 	.word	0x0800ab0d
 800a904:	0800ab2f 	.word	0x0800ab2f
 800a908:	0800ab67 	.word	0x0800ab67
 800a90c:	0800ab8b 	.word	0x0800ab8b
 800a910:	24001a40 	.word	0x24001a40

0800a914 <stdio_exit_handler>:
 800a914:	4a02      	ldr	r2, [pc, #8]	@ (800a920 <stdio_exit_handler+0xc>)
 800a916:	4903      	ldr	r1, [pc, #12]	@ (800a924 <stdio_exit_handler+0x10>)
 800a918:	4803      	ldr	r0, [pc, #12]	@ (800a928 <stdio_exit_handler+0x14>)
 800a91a:	f000 b869 	b.w	800a9f0 <_fwalk_sglue>
 800a91e:	bf00      	nop
 800a920:	24000068 	.word	0x24000068
 800a924:	0800b665 	.word	0x0800b665
 800a928:	24000078 	.word	0x24000078

0800a92c <cleanup_stdio>:
 800a92c:	6841      	ldr	r1, [r0, #4]
 800a92e:	4b0c      	ldr	r3, [pc, #48]	@ (800a960 <cleanup_stdio+0x34>)
 800a930:	4299      	cmp	r1, r3
 800a932:	b510      	push	{r4, lr}
 800a934:	4604      	mov	r4, r0
 800a936:	d001      	beq.n	800a93c <cleanup_stdio+0x10>
 800a938:	f000 fe94 	bl	800b664 <_fflush_r>
 800a93c:	68a1      	ldr	r1, [r4, #8]
 800a93e:	4b09      	ldr	r3, [pc, #36]	@ (800a964 <cleanup_stdio+0x38>)
 800a940:	4299      	cmp	r1, r3
 800a942:	d002      	beq.n	800a94a <cleanup_stdio+0x1e>
 800a944:	4620      	mov	r0, r4
 800a946:	f000 fe8d 	bl	800b664 <_fflush_r>
 800a94a:	68e1      	ldr	r1, [r4, #12]
 800a94c:	4b06      	ldr	r3, [pc, #24]	@ (800a968 <cleanup_stdio+0x3c>)
 800a94e:	4299      	cmp	r1, r3
 800a950:	d004      	beq.n	800a95c <cleanup_stdio+0x30>
 800a952:	4620      	mov	r0, r4
 800a954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a958:	f000 be84 	b.w	800b664 <_fflush_r>
 800a95c:	bd10      	pop	{r4, pc}
 800a95e:	bf00      	nop
 800a960:	24001a40 	.word	0x24001a40
 800a964:	24001aa8 	.word	0x24001aa8
 800a968:	24001b10 	.word	0x24001b10

0800a96c <global_stdio_init.part.0>:
 800a96c:	b510      	push	{r4, lr}
 800a96e:	4b0b      	ldr	r3, [pc, #44]	@ (800a99c <global_stdio_init.part.0+0x30>)
 800a970:	4c0b      	ldr	r4, [pc, #44]	@ (800a9a0 <global_stdio_init.part.0+0x34>)
 800a972:	4a0c      	ldr	r2, [pc, #48]	@ (800a9a4 <global_stdio_init.part.0+0x38>)
 800a974:	601a      	str	r2, [r3, #0]
 800a976:	4620      	mov	r0, r4
 800a978:	2200      	movs	r2, #0
 800a97a:	2104      	movs	r1, #4
 800a97c:	f7ff ff94 	bl	800a8a8 <std>
 800a980:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a984:	2201      	movs	r2, #1
 800a986:	2109      	movs	r1, #9
 800a988:	f7ff ff8e 	bl	800a8a8 <std>
 800a98c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a990:	2202      	movs	r2, #2
 800a992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a996:	2112      	movs	r1, #18
 800a998:	f7ff bf86 	b.w	800a8a8 <std>
 800a99c:	24001b78 	.word	0x24001b78
 800a9a0:	24001a40 	.word	0x24001a40
 800a9a4:	0800a915 	.word	0x0800a915

0800a9a8 <__sfp_lock_acquire>:
 800a9a8:	4801      	ldr	r0, [pc, #4]	@ (800a9b0 <__sfp_lock_acquire+0x8>)
 800a9aa:	f000 ba00 	b.w	800adae <__retarget_lock_acquire_recursive>
 800a9ae:	bf00      	nop
 800a9b0:	24001b81 	.word	0x24001b81

0800a9b4 <__sfp_lock_release>:
 800a9b4:	4801      	ldr	r0, [pc, #4]	@ (800a9bc <__sfp_lock_release+0x8>)
 800a9b6:	f000 b9fb 	b.w	800adb0 <__retarget_lock_release_recursive>
 800a9ba:	bf00      	nop
 800a9bc:	24001b81 	.word	0x24001b81

0800a9c0 <__sinit>:
 800a9c0:	b510      	push	{r4, lr}
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	f7ff fff0 	bl	800a9a8 <__sfp_lock_acquire>
 800a9c8:	6a23      	ldr	r3, [r4, #32]
 800a9ca:	b11b      	cbz	r3, 800a9d4 <__sinit+0x14>
 800a9cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9d0:	f7ff bff0 	b.w	800a9b4 <__sfp_lock_release>
 800a9d4:	4b04      	ldr	r3, [pc, #16]	@ (800a9e8 <__sinit+0x28>)
 800a9d6:	6223      	str	r3, [r4, #32]
 800a9d8:	4b04      	ldr	r3, [pc, #16]	@ (800a9ec <__sinit+0x2c>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d1f5      	bne.n	800a9cc <__sinit+0xc>
 800a9e0:	f7ff ffc4 	bl	800a96c <global_stdio_init.part.0>
 800a9e4:	e7f2      	b.n	800a9cc <__sinit+0xc>
 800a9e6:	bf00      	nop
 800a9e8:	0800a92d 	.word	0x0800a92d
 800a9ec:	24001b78 	.word	0x24001b78

0800a9f0 <_fwalk_sglue>:
 800a9f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9f4:	4607      	mov	r7, r0
 800a9f6:	4688      	mov	r8, r1
 800a9f8:	4614      	mov	r4, r2
 800a9fa:	2600      	movs	r6, #0
 800a9fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa00:	f1b9 0901 	subs.w	r9, r9, #1
 800aa04:	d505      	bpl.n	800aa12 <_fwalk_sglue+0x22>
 800aa06:	6824      	ldr	r4, [r4, #0]
 800aa08:	2c00      	cmp	r4, #0
 800aa0a:	d1f7      	bne.n	800a9fc <_fwalk_sglue+0xc>
 800aa0c:	4630      	mov	r0, r6
 800aa0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa12:	89ab      	ldrh	r3, [r5, #12]
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d907      	bls.n	800aa28 <_fwalk_sglue+0x38>
 800aa18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa1c:	3301      	adds	r3, #1
 800aa1e:	d003      	beq.n	800aa28 <_fwalk_sglue+0x38>
 800aa20:	4629      	mov	r1, r5
 800aa22:	4638      	mov	r0, r7
 800aa24:	47c0      	blx	r8
 800aa26:	4306      	orrs	r6, r0
 800aa28:	3568      	adds	r5, #104	@ 0x68
 800aa2a:	e7e9      	b.n	800aa00 <_fwalk_sglue+0x10>

0800aa2c <iprintf>:
 800aa2c:	b40f      	push	{r0, r1, r2, r3}
 800aa2e:	b507      	push	{r0, r1, r2, lr}
 800aa30:	4906      	ldr	r1, [pc, #24]	@ (800aa4c <iprintf+0x20>)
 800aa32:	ab04      	add	r3, sp, #16
 800aa34:	6808      	ldr	r0, [r1, #0]
 800aa36:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa3a:	6881      	ldr	r1, [r0, #8]
 800aa3c:	9301      	str	r3, [sp, #4]
 800aa3e:	f000 fae9 	bl	800b014 <_vfiprintf_r>
 800aa42:	b003      	add	sp, #12
 800aa44:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa48:	b004      	add	sp, #16
 800aa4a:	4770      	bx	lr
 800aa4c:	24000074 	.word	0x24000074

0800aa50 <_puts_r>:
 800aa50:	6a03      	ldr	r3, [r0, #32]
 800aa52:	b570      	push	{r4, r5, r6, lr}
 800aa54:	6884      	ldr	r4, [r0, #8]
 800aa56:	4605      	mov	r5, r0
 800aa58:	460e      	mov	r6, r1
 800aa5a:	b90b      	cbnz	r3, 800aa60 <_puts_r+0x10>
 800aa5c:	f7ff ffb0 	bl	800a9c0 <__sinit>
 800aa60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa62:	07db      	lsls	r3, r3, #31
 800aa64:	d405      	bmi.n	800aa72 <_puts_r+0x22>
 800aa66:	89a3      	ldrh	r3, [r4, #12]
 800aa68:	0598      	lsls	r0, r3, #22
 800aa6a:	d402      	bmi.n	800aa72 <_puts_r+0x22>
 800aa6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa6e:	f000 f99e 	bl	800adae <__retarget_lock_acquire_recursive>
 800aa72:	89a3      	ldrh	r3, [r4, #12]
 800aa74:	0719      	lsls	r1, r3, #28
 800aa76:	d502      	bpl.n	800aa7e <_puts_r+0x2e>
 800aa78:	6923      	ldr	r3, [r4, #16]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d135      	bne.n	800aaea <_puts_r+0x9a>
 800aa7e:	4621      	mov	r1, r4
 800aa80:	4628      	mov	r0, r5
 800aa82:	f000 f8c5 	bl	800ac10 <__swsetup_r>
 800aa86:	b380      	cbz	r0, 800aaea <_puts_r+0x9a>
 800aa88:	f04f 35ff 	mov.w	r5, #4294967295
 800aa8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa8e:	07da      	lsls	r2, r3, #31
 800aa90:	d405      	bmi.n	800aa9e <_puts_r+0x4e>
 800aa92:	89a3      	ldrh	r3, [r4, #12]
 800aa94:	059b      	lsls	r3, r3, #22
 800aa96:	d402      	bmi.n	800aa9e <_puts_r+0x4e>
 800aa98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa9a:	f000 f989 	bl	800adb0 <__retarget_lock_release_recursive>
 800aa9e:	4628      	mov	r0, r5
 800aaa0:	bd70      	pop	{r4, r5, r6, pc}
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	da04      	bge.n	800aab0 <_puts_r+0x60>
 800aaa6:	69a2      	ldr	r2, [r4, #24]
 800aaa8:	429a      	cmp	r2, r3
 800aaaa:	dc17      	bgt.n	800aadc <_puts_r+0x8c>
 800aaac:	290a      	cmp	r1, #10
 800aaae:	d015      	beq.n	800aadc <_puts_r+0x8c>
 800aab0:	6823      	ldr	r3, [r4, #0]
 800aab2:	1c5a      	adds	r2, r3, #1
 800aab4:	6022      	str	r2, [r4, #0]
 800aab6:	7019      	strb	r1, [r3, #0]
 800aab8:	68a3      	ldr	r3, [r4, #8]
 800aaba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aabe:	3b01      	subs	r3, #1
 800aac0:	60a3      	str	r3, [r4, #8]
 800aac2:	2900      	cmp	r1, #0
 800aac4:	d1ed      	bne.n	800aaa2 <_puts_r+0x52>
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	da11      	bge.n	800aaee <_puts_r+0x9e>
 800aaca:	4622      	mov	r2, r4
 800aacc:	210a      	movs	r1, #10
 800aace:	4628      	mov	r0, r5
 800aad0:	f000 f85f 	bl	800ab92 <__swbuf_r>
 800aad4:	3001      	adds	r0, #1
 800aad6:	d0d7      	beq.n	800aa88 <_puts_r+0x38>
 800aad8:	250a      	movs	r5, #10
 800aada:	e7d7      	b.n	800aa8c <_puts_r+0x3c>
 800aadc:	4622      	mov	r2, r4
 800aade:	4628      	mov	r0, r5
 800aae0:	f000 f857 	bl	800ab92 <__swbuf_r>
 800aae4:	3001      	adds	r0, #1
 800aae6:	d1e7      	bne.n	800aab8 <_puts_r+0x68>
 800aae8:	e7ce      	b.n	800aa88 <_puts_r+0x38>
 800aaea:	3e01      	subs	r6, #1
 800aaec:	e7e4      	b.n	800aab8 <_puts_r+0x68>
 800aaee:	6823      	ldr	r3, [r4, #0]
 800aaf0:	1c5a      	adds	r2, r3, #1
 800aaf2:	6022      	str	r2, [r4, #0]
 800aaf4:	220a      	movs	r2, #10
 800aaf6:	701a      	strb	r2, [r3, #0]
 800aaf8:	e7ee      	b.n	800aad8 <_puts_r+0x88>
	...

0800aafc <puts>:
 800aafc:	4b02      	ldr	r3, [pc, #8]	@ (800ab08 <puts+0xc>)
 800aafe:	4601      	mov	r1, r0
 800ab00:	6818      	ldr	r0, [r3, #0]
 800ab02:	f7ff bfa5 	b.w	800aa50 <_puts_r>
 800ab06:	bf00      	nop
 800ab08:	24000074 	.word	0x24000074

0800ab0c <__sread>:
 800ab0c:	b510      	push	{r4, lr}
 800ab0e:	460c      	mov	r4, r1
 800ab10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab14:	f000 f8fc 	bl	800ad10 <_read_r>
 800ab18:	2800      	cmp	r0, #0
 800ab1a:	bfab      	itete	ge
 800ab1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ab1e:	89a3      	ldrhlt	r3, [r4, #12]
 800ab20:	181b      	addge	r3, r3, r0
 800ab22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ab26:	bfac      	ite	ge
 800ab28:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ab2a:	81a3      	strhlt	r3, [r4, #12]
 800ab2c:	bd10      	pop	{r4, pc}

0800ab2e <__swrite>:
 800ab2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab32:	461f      	mov	r7, r3
 800ab34:	898b      	ldrh	r3, [r1, #12]
 800ab36:	05db      	lsls	r3, r3, #23
 800ab38:	4605      	mov	r5, r0
 800ab3a:	460c      	mov	r4, r1
 800ab3c:	4616      	mov	r6, r2
 800ab3e:	d505      	bpl.n	800ab4c <__swrite+0x1e>
 800ab40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab44:	2302      	movs	r3, #2
 800ab46:	2200      	movs	r2, #0
 800ab48:	f000 f8d0 	bl	800acec <_lseek_r>
 800ab4c:	89a3      	ldrh	r3, [r4, #12]
 800ab4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab56:	81a3      	strh	r3, [r4, #12]
 800ab58:	4632      	mov	r2, r6
 800ab5a:	463b      	mov	r3, r7
 800ab5c:	4628      	mov	r0, r5
 800ab5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab62:	f000 b8e7 	b.w	800ad34 <_write_r>

0800ab66 <__sseek>:
 800ab66:	b510      	push	{r4, lr}
 800ab68:	460c      	mov	r4, r1
 800ab6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab6e:	f000 f8bd 	bl	800acec <_lseek_r>
 800ab72:	1c43      	adds	r3, r0, #1
 800ab74:	89a3      	ldrh	r3, [r4, #12]
 800ab76:	bf15      	itete	ne
 800ab78:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ab7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ab7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ab82:	81a3      	strheq	r3, [r4, #12]
 800ab84:	bf18      	it	ne
 800ab86:	81a3      	strhne	r3, [r4, #12]
 800ab88:	bd10      	pop	{r4, pc}

0800ab8a <__sclose>:
 800ab8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab8e:	f000 b89d 	b.w	800accc <_close_r>

0800ab92 <__swbuf_r>:
 800ab92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab94:	460e      	mov	r6, r1
 800ab96:	4614      	mov	r4, r2
 800ab98:	4605      	mov	r5, r0
 800ab9a:	b118      	cbz	r0, 800aba4 <__swbuf_r+0x12>
 800ab9c:	6a03      	ldr	r3, [r0, #32]
 800ab9e:	b90b      	cbnz	r3, 800aba4 <__swbuf_r+0x12>
 800aba0:	f7ff ff0e 	bl	800a9c0 <__sinit>
 800aba4:	69a3      	ldr	r3, [r4, #24]
 800aba6:	60a3      	str	r3, [r4, #8]
 800aba8:	89a3      	ldrh	r3, [r4, #12]
 800abaa:	071a      	lsls	r2, r3, #28
 800abac:	d501      	bpl.n	800abb2 <__swbuf_r+0x20>
 800abae:	6923      	ldr	r3, [r4, #16]
 800abb0:	b943      	cbnz	r3, 800abc4 <__swbuf_r+0x32>
 800abb2:	4621      	mov	r1, r4
 800abb4:	4628      	mov	r0, r5
 800abb6:	f000 f82b 	bl	800ac10 <__swsetup_r>
 800abba:	b118      	cbz	r0, 800abc4 <__swbuf_r+0x32>
 800abbc:	f04f 37ff 	mov.w	r7, #4294967295
 800abc0:	4638      	mov	r0, r7
 800abc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc4:	6823      	ldr	r3, [r4, #0]
 800abc6:	6922      	ldr	r2, [r4, #16]
 800abc8:	1a98      	subs	r0, r3, r2
 800abca:	6963      	ldr	r3, [r4, #20]
 800abcc:	b2f6      	uxtb	r6, r6
 800abce:	4283      	cmp	r3, r0
 800abd0:	4637      	mov	r7, r6
 800abd2:	dc05      	bgt.n	800abe0 <__swbuf_r+0x4e>
 800abd4:	4621      	mov	r1, r4
 800abd6:	4628      	mov	r0, r5
 800abd8:	f000 fd44 	bl	800b664 <_fflush_r>
 800abdc:	2800      	cmp	r0, #0
 800abde:	d1ed      	bne.n	800abbc <__swbuf_r+0x2a>
 800abe0:	68a3      	ldr	r3, [r4, #8]
 800abe2:	3b01      	subs	r3, #1
 800abe4:	60a3      	str	r3, [r4, #8]
 800abe6:	6823      	ldr	r3, [r4, #0]
 800abe8:	1c5a      	adds	r2, r3, #1
 800abea:	6022      	str	r2, [r4, #0]
 800abec:	701e      	strb	r6, [r3, #0]
 800abee:	6962      	ldr	r2, [r4, #20]
 800abf0:	1c43      	adds	r3, r0, #1
 800abf2:	429a      	cmp	r2, r3
 800abf4:	d004      	beq.n	800ac00 <__swbuf_r+0x6e>
 800abf6:	89a3      	ldrh	r3, [r4, #12]
 800abf8:	07db      	lsls	r3, r3, #31
 800abfa:	d5e1      	bpl.n	800abc0 <__swbuf_r+0x2e>
 800abfc:	2e0a      	cmp	r6, #10
 800abfe:	d1df      	bne.n	800abc0 <__swbuf_r+0x2e>
 800ac00:	4621      	mov	r1, r4
 800ac02:	4628      	mov	r0, r5
 800ac04:	f000 fd2e 	bl	800b664 <_fflush_r>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	d0d9      	beq.n	800abc0 <__swbuf_r+0x2e>
 800ac0c:	e7d6      	b.n	800abbc <__swbuf_r+0x2a>
	...

0800ac10 <__swsetup_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	4b29      	ldr	r3, [pc, #164]	@ (800acb8 <__swsetup_r+0xa8>)
 800ac14:	4605      	mov	r5, r0
 800ac16:	6818      	ldr	r0, [r3, #0]
 800ac18:	460c      	mov	r4, r1
 800ac1a:	b118      	cbz	r0, 800ac24 <__swsetup_r+0x14>
 800ac1c:	6a03      	ldr	r3, [r0, #32]
 800ac1e:	b90b      	cbnz	r3, 800ac24 <__swsetup_r+0x14>
 800ac20:	f7ff fece 	bl	800a9c0 <__sinit>
 800ac24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac28:	0719      	lsls	r1, r3, #28
 800ac2a:	d422      	bmi.n	800ac72 <__swsetup_r+0x62>
 800ac2c:	06da      	lsls	r2, r3, #27
 800ac2e:	d407      	bmi.n	800ac40 <__swsetup_r+0x30>
 800ac30:	2209      	movs	r2, #9
 800ac32:	602a      	str	r2, [r5, #0]
 800ac34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac38:	81a3      	strh	r3, [r4, #12]
 800ac3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac3e:	e033      	b.n	800aca8 <__swsetup_r+0x98>
 800ac40:	0758      	lsls	r0, r3, #29
 800ac42:	d512      	bpl.n	800ac6a <__swsetup_r+0x5a>
 800ac44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac46:	b141      	cbz	r1, 800ac5a <__swsetup_r+0x4a>
 800ac48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac4c:	4299      	cmp	r1, r3
 800ac4e:	d002      	beq.n	800ac56 <__swsetup_r+0x46>
 800ac50:	4628      	mov	r0, r5
 800ac52:	f000 f8bd 	bl	800add0 <_free_r>
 800ac56:	2300      	movs	r3, #0
 800ac58:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac5a:	89a3      	ldrh	r3, [r4, #12]
 800ac5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac60:	81a3      	strh	r3, [r4, #12]
 800ac62:	2300      	movs	r3, #0
 800ac64:	6063      	str	r3, [r4, #4]
 800ac66:	6923      	ldr	r3, [r4, #16]
 800ac68:	6023      	str	r3, [r4, #0]
 800ac6a:	89a3      	ldrh	r3, [r4, #12]
 800ac6c:	f043 0308 	orr.w	r3, r3, #8
 800ac70:	81a3      	strh	r3, [r4, #12]
 800ac72:	6923      	ldr	r3, [r4, #16]
 800ac74:	b94b      	cbnz	r3, 800ac8a <__swsetup_r+0x7a>
 800ac76:	89a3      	ldrh	r3, [r4, #12]
 800ac78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac80:	d003      	beq.n	800ac8a <__swsetup_r+0x7a>
 800ac82:	4621      	mov	r1, r4
 800ac84:	4628      	mov	r0, r5
 800ac86:	f000 fd3b 	bl	800b700 <__smakebuf_r>
 800ac8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac8e:	f013 0201 	ands.w	r2, r3, #1
 800ac92:	d00a      	beq.n	800acaa <__swsetup_r+0x9a>
 800ac94:	2200      	movs	r2, #0
 800ac96:	60a2      	str	r2, [r4, #8]
 800ac98:	6962      	ldr	r2, [r4, #20]
 800ac9a:	4252      	negs	r2, r2
 800ac9c:	61a2      	str	r2, [r4, #24]
 800ac9e:	6922      	ldr	r2, [r4, #16]
 800aca0:	b942      	cbnz	r2, 800acb4 <__swsetup_r+0xa4>
 800aca2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aca6:	d1c5      	bne.n	800ac34 <__swsetup_r+0x24>
 800aca8:	bd38      	pop	{r3, r4, r5, pc}
 800acaa:	0799      	lsls	r1, r3, #30
 800acac:	bf58      	it	pl
 800acae:	6962      	ldrpl	r2, [r4, #20]
 800acb0:	60a2      	str	r2, [r4, #8]
 800acb2:	e7f4      	b.n	800ac9e <__swsetup_r+0x8e>
 800acb4:	2000      	movs	r0, #0
 800acb6:	e7f7      	b.n	800aca8 <__swsetup_r+0x98>
 800acb8:	24000074 	.word	0x24000074

0800acbc <memset>:
 800acbc:	4402      	add	r2, r0
 800acbe:	4603      	mov	r3, r0
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d100      	bne.n	800acc6 <memset+0xa>
 800acc4:	4770      	bx	lr
 800acc6:	f803 1b01 	strb.w	r1, [r3], #1
 800acca:	e7f9      	b.n	800acc0 <memset+0x4>

0800accc <_close_r>:
 800accc:	b538      	push	{r3, r4, r5, lr}
 800acce:	4d06      	ldr	r5, [pc, #24]	@ (800ace8 <_close_r+0x1c>)
 800acd0:	2300      	movs	r3, #0
 800acd2:	4604      	mov	r4, r0
 800acd4:	4608      	mov	r0, r1
 800acd6:	602b      	str	r3, [r5, #0]
 800acd8:	f7f6 fc9f 	bl	800161a <_close>
 800acdc:	1c43      	adds	r3, r0, #1
 800acde:	d102      	bne.n	800ace6 <_close_r+0x1a>
 800ace0:	682b      	ldr	r3, [r5, #0]
 800ace2:	b103      	cbz	r3, 800ace6 <_close_r+0x1a>
 800ace4:	6023      	str	r3, [r4, #0]
 800ace6:	bd38      	pop	{r3, r4, r5, pc}
 800ace8:	24001b7c 	.word	0x24001b7c

0800acec <_lseek_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	4d07      	ldr	r5, [pc, #28]	@ (800ad0c <_lseek_r+0x20>)
 800acf0:	4604      	mov	r4, r0
 800acf2:	4608      	mov	r0, r1
 800acf4:	4611      	mov	r1, r2
 800acf6:	2200      	movs	r2, #0
 800acf8:	602a      	str	r2, [r5, #0]
 800acfa:	461a      	mov	r2, r3
 800acfc:	f7f6 fcb4 	bl	8001668 <_lseek>
 800ad00:	1c43      	adds	r3, r0, #1
 800ad02:	d102      	bne.n	800ad0a <_lseek_r+0x1e>
 800ad04:	682b      	ldr	r3, [r5, #0]
 800ad06:	b103      	cbz	r3, 800ad0a <_lseek_r+0x1e>
 800ad08:	6023      	str	r3, [r4, #0]
 800ad0a:	bd38      	pop	{r3, r4, r5, pc}
 800ad0c:	24001b7c 	.word	0x24001b7c

0800ad10 <_read_r>:
 800ad10:	b538      	push	{r3, r4, r5, lr}
 800ad12:	4d07      	ldr	r5, [pc, #28]	@ (800ad30 <_read_r+0x20>)
 800ad14:	4604      	mov	r4, r0
 800ad16:	4608      	mov	r0, r1
 800ad18:	4611      	mov	r1, r2
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	602a      	str	r2, [r5, #0]
 800ad1e:	461a      	mov	r2, r3
 800ad20:	f7f6 fc42 	bl	80015a8 <_read>
 800ad24:	1c43      	adds	r3, r0, #1
 800ad26:	d102      	bne.n	800ad2e <_read_r+0x1e>
 800ad28:	682b      	ldr	r3, [r5, #0]
 800ad2a:	b103      	cbz	r3, 800ad2e <_read_r+0x1e>
 800ad2c:	6023      	str	r3, [r4, #0]
 800ad2e:	bd38      	pop	{r3, r4, r5, pc}
 800ad30:	24001b7c 	.word	0x24001b7c

0800ad34 <_write_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4d07      	ldr	r5, [pc, #28]	@ (800ad54 <_write_r+0x20>)
 800ad38:	4604      	mov	r4, r0
 800ad3a:	4608      	mov	r0, r1
 800ad3c:	4611      	mov	r1, r2
 800ad3e:	2200      	movs	r2, #0
 800ad40:	602a      	str	r2, [r5, #0]
 800ad42:	461a      	mov	r2, r3
 800ad44:	f7f6 fc4d 	bl	80015e2 <_write>
 800ad48:	1c43      	adds	r3, r0, #1
 800ad4a:	d102      	bne.n	800ad52 <_write_r+0x1e>
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	b103      	cbz	r3, 800ad52 <_write_r+0x1e>
 800ad50:	6023      	str	r3, [r4, #0]
 800ad52:	bd38      	pop	{r3, r4, r5, pc}
 800ad54:	24001b7c 	.word	0x24001b7c

0800ad58 <__errno>:
 800ad58:	4b01      	ldr	r3, [pc, #4]	@ (800ad60 <__errno+0x8>)
 800ad5a:	6818      	ldr	r0, [r3, #0]
 800ad5c:	4770      	bx	lr
 800ad5e:	bf00      	nop
 800ad60:	24000074 	.word	0x24000074

0800ad64 <__libc_init_array>:
 800ad64:	b570      	push	{r4, r5, r6, lr}
 800ad66:	4d0d      	ldr	r5, [pc, #52]	@ (800ad9c <__libc_init_array+0x38>)
 800ad68:	4c0d      	ldr	r4, [pc, #52]	@ (800ada0 <__libc_init_array+0x3c>)
 800ad6a:	1b64      	subs	r4, r4, r5
 800ad6c:	10a4      	asrs	r4, r4, #2
 800ad6e:	2600      	movs	r6, #0
 800ad70:	42a6      	cmp	r6, r4
 800ad72:	d109      	bne.n	800ad88 <__libc_init_array+0x24>
 800ad74:	4d0b      	ldr	r5, [pc, #44]	@ (800ada4 <__libc_init_array+0x40>)
 800ad76:	4c0c      	ldr	r4, [pc, #48]	@ (800ada8 <__libc_init_array+0x44>)
 800ad78:	f000 fd30 	bl	800b7dc <_init>
 800ad7c:	1b64      	subs	r4, r4, r5
 800ad7e:	10a4      	asrs	r4, r4, #2
 800ad80:	2600      	movs	r6, #0
 800ad82:	42a6      	cmp	r6, r4
 800ad84:	d105      	bne.n	800ad92 <__libc_init_array+0x2e>
 800ad86:	bd70      	pop	{r4, r5, r6, pc}
 800ad88:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad8c:	4798      	blx	r3
 800ad8e:	3601      	adds	r6, #1
 800ad90:	e7ee      	b.n	800ad70 <__libc_init_array+0xc>
 800ad92:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad96:	4798      	blx	r3
 800ad98:	3601      	adds	r6, #1
 800ad9a:	e7f2      	b.n	800ad82 <__libc_init_array+0x1e>
 800ad9c:	080212b0 	.word	0x080212b0
 800ada0:	080212b0 	.word	0x080212b0
 800ada4:	080212b0 	.word	0x080212b0
 800ada8:	080212b4 	.word	0x080212b4

0800adac <__retarget_lock_init_recursive>:
 800adac:	4770      	bx	lr

0800adae <__retarget_lock_acquire_recursive>:
 800adae:	4770      	bx	lr

0800adb0 <__retarget_lock_release_recursive>:
 800adb0:	4770      	bx	lr

0800adb2 <memcpy>:
 800adb2:	440a      	add	r2, r1
 800adb4:	4291      	cmp	r1, r2
 800adb6:	f100 33ff 	add.w	r3, r0, #4294967295
 800adba:	d100      	bne.n	800adbe <memcpy+0xc>
 800adbc:	4770      	bx	lr
 800adbe:	b510      	push	{r4, lr}
 800adc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800adc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adc8:	4291      	cmp	r1, r2
 800adca:	d1f9      	bne.n	800adc0 <memcpy+0xe>
 800adcc:	bd10      	pop	{r4, pc}
	...

0800add0 <_free_r>:
 800add0:	b538      	push	{r3, r4, r5, lr}
 800add2:	4605      	mov	r5, r0
 800add4:	2900      	cmp	r1, #0
 800add6:	d041      	beq.n	800ae5c <_free_r+0x8c>
 800add8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800addc:	1f0c      	subs	r4, r1, #4
 800adde:	2b00      	cmp	r3, #0
 800ade0:	bfb8      	it	lt
 800ade2:	18e4      	addlt	r4, r4, r3
 800ade4:	f000 f8e0 	bl	800afa8 <__malloc_lock>
 800ade8:	4a1d      	ldr	r2, [pc, #116]	@ (800ae60 <_free_r+0x90>)
 800adea:	6813      	ldr	r3, [r2, #0]
 800adec:	b933      	cbnz	r3, 800adfc <_free_r+0x2c>
 800adee:	6063      	str	r3, [r4, #4]
 800adf0:	6014      	str	r4, [r2, #0]
 800adf2:	4628      	mov	r0, r5
 800adf4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adf8:	f000 b8dc 	b.w	800afb4 <__malloc_unlock>
 800adfc:	42a3      	cmp	r3, r4
 800adfe:	d908      	bls.n	800ae12 <_free_r+0x42>
 800ae00:	6820      	ldr	r0, [r4, #0]
 800ae02:	1821      	adds	r1, r4, r0
 800ae04:	428b      	cmp	r3, r1
 800ae06:	bf01      	itttt	eq
 800ae08:	6819      	ldreq	r1, [r3, #0]
 800ae0a:	685b      	ldreq	r3, [r3, #4]
 800ae0c:	1809      	addeq	r1, r1, r0
 800ae0e:	6021      	streq	r1, [r4, #0]
 800ae10:	e7ed      	b.n	800adee <_free_r+0x1e>
 800ae12:	461a      	mov	r2, r3
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	b10b      	cbz	r3, 800ae1c <_free_r+0x4c>
 800ae18:	42a3      	cmp	r3, r4
 800ae1a:	d9fa      	bls.n	800ae12 <_free_r+0x42>
 800ae1c:	6811      	ldr	r1, [r2, #0]
 800ae1e:	1850      	adds	r0, r2, r1
 800ae20:	42a0      	cmp	r0, r4
 800ae22:	d10b      	bne.n	800ae3c <_free_r+0x6c>
 800ae24:	6820      	ldr	r0, [r4, #0]
 800ae26:	4401      	add	r1, r0
 800ae28:	1850      	adds	r0, r2, r1
 800ae2a:	4283      	cmp	r3, r0
 800ae2c:	6011      	str	r1, [r2, #0]
 800ae2e:	d1e0      	bne.n	800adf2 <_free_r+0x22>
 800ae30:	6818      	ldr	r0, [r3, #0]
 800ae32:	685b      	ldr	r3, [r3, #4]
 800ae34:	6053      	str	r3, [r2, #4]
 800ae36:	4408      	add	r0, r1
 800ae38:	6010      	str	r0, [r2, #0]
 800ae3a:	e7da      	b.n	800adf2 <_free_r+0x22>
 800ae3c:	d902      	bls.n	800ae44 <_free_r+0x74>
 800ae3e:	230c      	movs	r3, #12
 800ae40:	602b      	str	r3, [r5, #0]
 800ae42:	e7d6      	b.n	800adf2 <_free_r+0x22>
 800ae44:	6820      	ldr	r0, [r4, #0]
 800ae46:	1821      	adds	r1, r4, r0
 800ae48:	428b      	cmp	r3, r1
 800ae4a:	bf04      	itt	eq
 800ae4c:	6819      	ldreq	r1, [r3, #0]
 800ae4e:	685b      	ldreq	r3, [r3, #4]
 800ae50:	6063      	str	r3, [r4, #4]
 800ae52:	bf04      	itt	eq
 800ae54:	1809      	addeq	r1, r1, r0
 800ae56:	6021      	streq	r1, [r4, #0]
 800ae58:	6054      	str	r4, [r2, #4]
 800ae5a:	e7ca      	b.n	800adf2 <_free_r+0x22>
 800ae5c:	bd38      	pop	{r3, r4, r5, pc}
 800ae5e:	bf00      	nop
 800ae60:	24001b88 	.word	0x24001b88

0800ae64 <sbrk_aligned>:
 800ae64:	b570      	push	{r4, r5, r6, lr}
 800ae66:	4e0f      	ldr	r6, [pc, #60]	@ (800aea4 <sbrk_aligned+0x40>)
 800ae68:	460c      	mov	r4, r1
 800ae6a:	6831      	ldr	r1, [r6, #0]
 800ae6c:	4605      	mov	r5, r0
 800ae6e:	b911      	cbnz	r1, 800ae76 <sbrk_aligned+0x12>
 800ae70:	f000 fca4 	bl	800b7bc <_sbrk_r>
 800ae74:	6030      	str	r0, [r6, #0]
 800ae76:	4621      	mov	r1, r4
 800ae78:	4628      	mov	r0, r5
 800ae7a:	f000 fc9f 	bl	800b7bc <_sbrk_r>
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	d103      	bne.n	800ae8a <sbrk_aligned+0x26>
 800ae82:	f04f 34ff 	mov.w	r4, #4294967295
 800ae86:	4620      	mov	r0, r4
 800ae88:	bd70      	pop	{r4, r5, r6, pc}
 800ae8a:	1cc4      	adds	r4, r0, #3
 800ae8c:	f024 0403 	bic.w	r4, r4, #3
 800ae90:	42a0      	cmp	r0, r4
 800ae92:	d0f8      	beq.n	800ae86 <sbrk_aligned+0x22>
 800ae94:	1a21      	subs	r1, r4, r0
 800ae96:	4628      	mov	r0, r5
 800ae98:	f000 fc90 	bl	800b7bc <_sbrk_r>
 800ae9c:	3001      	adds	r0, #1
 800ae9e:	d1f2      	bne.n	800ae86 <sbrk_aligned+0x22>
 800aea0:	e7ef      	b.n	800ae82 <sbrk_aligned+0x1e>
 800aea2:	bf00      	nop
 800aea4:	24001b84 	.word	0x24001b84

0800aea8 <_malloc_r>:
 800aea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aeac:	1ccd      	adds	r5, r1, #3
 800aeae:	f025 0503 	bic.w	r5, r5, #3
 800aeb2:	3508      	adds	r5, #8
 800aeb4:	2d0c      	cmp	r5, #12
 800aeb6:	bf38      	it	cc
 800aeb8:	250c      	movcc	r5, #12
 800aeba:	2d00      	cmp	r5, #0
 800aebc:	4606      	mov	r6, r0
 800aebe:	db01      	blt.n	800aec4 <_malloc_r+0x1c>
 800aec0:	42a9      	cmp	r1, r5
 800aec2:	d904      	bls.n	800aece <_malloc_r+0x26>
 800aec4:	230c      	movs	r3, #12
 800aec6:	6033      	str	r3, [r6, #0]
 800aec8:	2000      	movs	r0, #0
 800aeca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aece:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800afa4 <_malloc_r+0xfc>
 800aed2:	f000 f869 	bl	800afa8 <__malloc_lock>
 800aed6:	f8d8 3000 	ldr.w	r3, [r8]
 800aeda:	461c      	mov	r4, r3
 800aedc:	bb44      	cbnz	r4, 800af30 <_malloc_r+0x88>
 800aede:	4629      	mov	r1, r5
 800aee0:	4630      	mov	r0, r6
 800aee2:	f7ff ffbf 	bl	800ae64 <sbrk_aligned>
 800aee6:	1c43      	adds	r3, r0, #1
 800aee8:	4604      	mov	r4, r0
 800aeea:	d158      	bne.n	800af9e <_malloc_r+0xf6>
 800aeec:	f8d8 4000 	ldr.w	r4, [r8]
 800aef0:	4627      	mov	r7, r4
 800aef2:	2f00      	cmp	r7, #0
 800aef4:	d143      	bne.n	800af7e <_malloc_r+0xd6>
 800aef6:	2c00      	cmp	r4, #0
 800aef8:	d04b      	beq.n	800af92 <_malloc_r+0xea>
 800aefa:	6823      	ldr	r3, [r4, #0]
 800aefc:	4639      	mov	r1, r7
 800aefe:	4630      	mov	r0, r6
 800af00:	eb04 0903 	add.w	r9, r4, r3
 800af04:	f000 fc5a 	bl	800b7bc <_sbrk_r>
 800af08:	4581      	cmp	r9, r0
 800af0a:	d142      	bne.n	800af92 <_malloc_r+0xea>
 800af0c:	6821      	ldr	r1, [r4, #0]
 800af0e:	1a6d      	subs	r5, r5, r1
 800af10:	4629      	mov	r1, r5
 800af12:	4630      	mov	r0, r6
 800af14:	f7ff ffa6 	bl	800ae64 <sbrk_aligned>
 800af18:	3001      	adds	r0, #1
 800af1a:	d03a      	beq.n	800af92 <_malloc_r+0xea>
 800af1c:	6823      	ldr	r3, [r4, #0]
 800af1e:	442b      	add	r3, r5
 800af20:	6023      	str	r3, [r4, #0]
 800af22:	f8d8 3000 	ldr.w	r3, [r8]
 800af26:	685a      	ldr	r2, [r3, #4]
 800af28:	bb62      	cbnz	r2, 800af84 <_malloc_r+0xdc>
 800af2a:	f8c8 7000 	str.w	r7, [r8]
 800af2e:	e00f      	b.n	800af50 <_malloc_r+0xa8>
 800af30:	6822      	ldr	r2, [r4, #0]
 800af32:	1b52      	subs	r2, r2, r5
 800af34:	d420      	bmi.n	800af78 <_malloc_r+0xd0>
 800af36:	2a0b      	cmp	r2, #11
 800af38:	d917      	bls.n	800af6a <_malloc_r+0xc2>
 800af3a:	1961      	adds	r1, r4, r5
 800af3c:	42a3      	cmp	r3, r4
 800af3e:	6025      	str	r5, [r4, #0]
 800af40:	bf18      	it	ne
 800af42:	6059      	strne	r1, [r3, #4]
 800af44:	6863      	ldr	r3, [r4, #4]
 800af46:	bf08      	it	eq
 800af48:	f8c8 1000 	streq.w	r1, [r8]
 800af4c:	5162      	str	r2, [r4, r5]
 800af4e:	604b      	str	r3, [r1, #4]
 800af50:	4630      	mov	r0, r6
 800af52:	f000 f82f 	bl	800afb4 <__malloc_unlock>
 800af56:	f104 000b 	add.w	r0, r4, #11
 800af5a:	1d23      	adds	r3, r4, #4
 800af5c:	f020 0007 	bic.w	r0, r0, #7
 800af60:	1ac2      	subs	r2, r0, r3
 800af62:	bf1c      	itt	ne
 800af64:	1a1b      	subne	r3, r3, r0
 800af66:	50a3      	strne	r3, [r4, r2]
 800af68:	e7af      	b.n	800aeca <_malloc_r+0x22>
 800af6a:	6862      	ldr	r2, [r4, #4]
 800af6c:	42a3      	cmp	r3, r4
 800af6e:	bf0c      	ite	eq
 800af70:	f8c8 2000 	streq.w	r2, [r8]
 800af74:	605a      	strne	r2, [r3, #4]
 800af76:	e7eb      	b.n	800af50 <_malloc_r+0xa8>
 800af78:	4623      	mov	r3, r4
 800af7a:	6864      	ldr	r4, [r4, #4]
 800af7c:	e7ae      	b.n	800aedc <_malloc_r+0x34>
 800af7e:	463c      	mov	r4, r7
 800af80:	687f      	ldr	r7, [r7, #4]
 800af82:	e7b6      	b.n	800aef2 <_malloc_r+0x4a>
 800af84:	461a      	mov	r2, r3
 800af86:	685b      	ldr	r3, [r3, #4]
 800af88:	42a3      	cmp	r3, r4
 800af8a:	d1fb      	bne.n	800af84 <_malloc_r+0xdc>
 800af8c:	2300      	movs	r3, #0
 800af8e:	6053      	str	r3, [r2, #4]
 800af90:	e7de      	b.n	800af50 <_malloc_r+0xa8>
 800af92:	230c      	movs	r3, #12
 800af94:	6033      	str	r3, [r6, #0]
 800af96:	4630      	mov	r0, r6
 800af98:	f000 f80c 	bl	800afb4 <__malloc_unlock>
 800af9c:	e794      	b.n	800aec8 <_malloc_r+0x20>
 800af9e:	6005      	str	r5, [r0, #0]
 800afa0:	e7d6      	b.n	800af50 <_malloc_r+0xa8>
 800afa2:	bf00      	nop
 800afa4:	24001b88 	.word	0x24001b88

0800afa8 <__malloc_lock>:
 800afa8:	4801      	ldr	r0, [pc, #4]	@ (800afb0 <__malloc_lock+0x8>)
 800afaa:	f7ff bf00 	b.w	800adae <__retarget_lock_acquire_recursive>
 800afae:	bf00      	nop
 800afb0:	24001b80 	.word	0x24001b80

0800afb4 <__malloc_unlock>:
 800afb4:	4801      	ldr	r0, [pc, #4]	@ (800afbc <__malloc_unlock+0x8>)
 800afb6:	f7ff befb 	b.w	800adb0 <__retarget_lock_release_recursive>
 800afba:	bf00      	nop
 800afbc:	24001b80 	.word	0x24001b80

0800afc0 <__sfputc_r>:
 800afc0:	6893      	ldr	r3, [r2, #8]
 800afc2:	3b01      	subs	r3, #1
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	b410      	push	{r4}
 800afc8:	6093      	str	r3, [r2, #8]
 800afca:	da08      	bge.n	800afde <__sfputc_r+0x1e>
 800afcc:	6994      	ldr	r4, [r2, #24]
 800afce:	42a3      	cmp	r3, r4
 800afd0:	db01      	blt.n	800afd6 <__sfputc_r+0x16>
 800afd2:	290a      	cmp	r1, #10
 800afd4:	d103      	bne.n	800afde <__sfputc_r+0x1e>
 800afd6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afda:	f7ff bdda 	b.w	800ab92 <__swbuf_r>
 800afde:	6813      	ldr	r3, [r2, #0]
 800afe0:	1c58      	adds	r0, r3, #1
 800afe2:	6010      	str	r0, [r2, #0]
 800afe4:	7019      	strb	r1, [r3, #0]
 800afe6:	4608      	mov	r0, r1
 800afe8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800afec:	4770      	bx	lr

0800afee <__sfputs_r>:
 800afee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aff0:	4606      	mov	r6, r0
 800aff2:	460f      	mov	r7, r1
 800aff4:	4614      	mov	r4, r2
 800aff6:	18d5      	adds	r5, r2, r3
 800aff8:	42ac      	cmp	r4, r5
 800affa:	d101      	bne.n	800b000 <__sfputs_r+0x12>
 800affc:	2000      	movs	r0, #0
 800affe:	e007      	b.n	800b010 <__sfputs_r+0x22>
 800b000:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b004:	463a      	mov	r2, r7
 800b006:	4630      	mov	r0, r6
 800b008:	f7ff ffda 	bl	800afc0 <__sfputc_r>
 800b00c:	1c43      	adds	r3, r0, #1
 800b00e:	d1f3      	bne.n	800aff8 <__sfputs_r+0xa>
 800b010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b014 <_vfiprintf_r>:
 800b014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b018:	460d      	mov	r5, r1
 800b01a:	b09d      	sub	sp, #116	@ 0x74
 800b01c:	4614      	mov	r4, r2
 800b01e:	4698      	mov	r8, r3
 800b020:	4606      	mov	r6, r0
 800b022:	b118      	cbz	r0, 800b02c <_vfiprintf_r+0x18>
 800b024:	6a03      	ldr	r3, [r0, #32]
 800b026:	b90b      	cbnz	r3, 800b02c <_vfiprintf_r+0x18>
 800b028:	f7ff fcca 	bl	800a9c0 <__sinit>
 800b02c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b02e:	07d9      	lsls	r1, r3, #31
 800b030:	d405      	bmi.n	800b03e <_vfiprintf_r+0x2a>
 800b032:	89ab      	ldrh	r3, [r5, #12]
 800b034:	059a      	lsls	r2, r3, #22
 800b036:	d402      	bmi.n	800b03e <_vfiprintf_r+0x2a>
 800b038:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b03a:	f7ff feb8 	bl	800adae <__retarget_lock_acquire_recursive>
 800b03e:	89ab      	ldrh	r3, [r5, #12]
 800b040:	071b      	lsls	r3, r3, #28
 800b042:	d501      	bpl.n	800b048 <_vfiprintf_r+0x34>
 800b044:	692b      	ldr	r3, [r5, #16]
 800b046:	b99b      	cbnz	r3, 800b070 <_vfiprintf_r+0x5c>
 800b048:	4629      	mov	r1, r5
 800b04a:	4630      	mov	r0, r6
 800b04c:	f7ff fde0 	bl	800ac10 <__swsetup_r>
 800b050:	b170      	cbz	r0, 800b070 <_vfiprintf_r+0x5c>
 800b052:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b054:	07dc      	lsls	r4, r3, #31
 800b056:	d504      	bpl.n	800b062 <_vfiprintf_r+0x4e>
 800b058:	f04f 30ff 	mov.w	r0, #4294967295
 800b05c:	b01d      	add	sp, #116	@ 0x74
 800b05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b062:	89ab      	ldrh	r3, [r5, #12]
 800b064:	0598      	lsls	r0, r3, #22
 800b066:	d4f7      	bmi.n	800b058 <_vfiprintf_r+0x44>
 800b068:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b06a:	f7ff fea1 	bl	800adb0 <__retarget_lock_release_recursive>
 800b06e:	e7f3      	b.n	800b058 <_vfiprintf_r+0x44>
 800b070:	2300      	movs	r3, #0
 800b072:	9309      	str	r3, [sp, #36]	@ 0x24
 800b074:	2320      	movs	r3, #32
 800b076:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b07a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b07e:	2330      	movs	r3, #48	@ 0x30
 800b080:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b230 <_vfiprintf_r+0x21c>
 800b084:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b088:	f04f 0901 	mov.w	r9, #1
 800b08c:	4623      	mov	r3, r4
 800b08e:	469a      	mov	sl, r3
 800b090:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b094:	b10a      	cbz	r2, 800b09a <_vfiprintf_r+0x86>
 800b096:	2a25      	cmp	r2, #37	@ 0x25
 800b098:	d1f9      	bne.n	800b08e <_vfiprintf_r+0x7a>
 800b09a:	ebba 0b04 	subs.w	fp, sl, r4
 800b09e:	d00b      	beq.n	800b0b8 <_vfiprintf_r+0xa4>
 800b0a0:	465b      	mov	r3, fp
 800b0a2:	4622      	mov	r2, r4
 800b0a4:	4629      	mov	r1, r5
 800b0a6:	4630      	mov	r0, r6
 800b0a8:	f7ff ffa1 	bl	800afee <__sfputs_r>
 800b0ac:	3001      	adds	r0, #1
 800b0ae:	f000 80a7 	beq.w	800b200 <_vfiprintf_r+0x1ec>
 800b0b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0b4:	445a      	add	r2, fp
 800b0b6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b0b8:	f89a 3000 	ldrb.w	r3, [sl]
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	f000 809f 	beq.w	800b200 <_vfiprintf_r+0x1ec>
 800b0c2:	2300      	movs	r3, #0
 800b0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0cc:	f10a 0a01 	add.w	sl, sl, #1
 800b0d0:	9304      	str	r3, [sp, #16]
 800b0d2:	9307      	str	r3, [sp, #28]
 800b0d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b0d8:	931a      	str	r3, [sp, #104]	@ 0x68
 800b0da:	4654      	mov	r4, sl
 800b0dc:	2205      	movs	r2, #5
 800b0de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0e2:	4853      	ldr	r0, [pc, #332]	@ (800b230 <_vfiprintf_r+0x21c>)
 800b0e4:	f7f5 f8fc 	bl	80002e0 <memchr>
 800b0e8:	9a04      	ldr	r2, [sp, #16]
 800b0ea:	b9d8      	cbnz	r0, 800b124 <_vfiprintf_r+0x110>
 800b0ec:	06d1      	lsls	r1, r2, #27
 800b0ee:	bf44      	itt	mi
 800b0f0:	2320      	movmi	r3, #32
 800b0f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b0f6:	0713      	lsls	r3, r2, #28
 800b0f8:	bf44      	itt	mi
 800b0fa:	232b      	movmi	r3, #43	@ 0x2b
 800b0fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b100:	f89a 3000 	ldrb.w	r3, [sl]
 800b104:	2b2a      	cmp	r3, #42	@ 0x2a
 800b106:	d015      	beq.n	800b134 <_vfiprintf_r+0x120>
 800b108:	9a07      	ldr	r2, [sp, #28]
 800b10a:	4654      	mov	r4, sl
 800b10c:	2000      	movs	r0, #0
 800b10e:	f04f 0c0a 	mov.w	ip, #10
 800b112:	4621      	mov	r1, r4
 800b114:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b118:	3b30      	subs	r3, #48	@ 0x30
 800b11a:	2b09      	cmp	r3, #9
 800b11c:	d94b      	bls.n	800b1b6 <_vfiprintf_r+0x1a2>
 800b11e:	b1b0      	cbz	r0, 800b14e <_vfiprintf_r+0x13a>
 800b120:	9207      	str	r2, [sp, #28]
 800b122:	e014      	b.n	800b14e <_vfiprintf_r+0x13a>
 800b124:	eba0 0308 	sub.w	r3, r0, r8
 800b128:	fa09 f303 	lsl.w	r3, r9, r3
 800b12c:	4313      	orrs	r3, r2
 800b12e:	9304      	str	r3, [sp, #16]
 800b130:	46a2      	mov	sl, r4
 800b132:	e7d2      	b.n	800b0da <_vfiprintf_r+0xc6>
 800b134:	9b03      	ldr	r3, [sp, #12]
 800b136:	1d19      	adds	r1, r3, #4
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	9103      	str	r1, [sp, #12]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	bfbb      	ittet	lt
 800b140:	425b      	neglt	r3, r3
 800b142:	f042 0202 	orrlt.w	r2, r2, #2
 800b146:	9307      	strge	r3, [sp, #28]
 800b148:	9307      	strlt	r3, [sp, #28]
 800b14a:	bfb8      	it	lt
 800b14c:	9204      	strlt	r2, [sp, #16]
 800b14e:	7823      	ldrb	r3, [r4, #0]
 800b150:	2b2e      	cmp	r3, #46	@ 0x2e
 800b152:	d10a      	bne.n	800b16a <_vfiprintf_r+0x156>
 800b154:	7863      	ldrb	r3, [r4, #1]
 800b156:	2b2a      	cmp	r3, #42	@ 0x2a
 800b158:	d132      	bne.n	800b1c0 <_vfiprintf_r+0x1ac>
 800b15a:	9b03      	ldr	r3, [sp, #12]
 800b15c:	1d1a      	adds	r2, r3, #4
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	9203      	str	r2, [sp, #12]
 800b162:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b166:	3402      	adds	r4, #2
 800b168:	9305      	str	r3, [sp, #20]
 800b16a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b240 <_vfiprintf_r+0x22c>
 800b16e:	7821      	ldrb	r1, [r4, #0]
 800b170:	2203      	movs	r2, #3
 800b172:	4650      	mov	r0, sl
 800b174:	f7f5 f8b4 	bl	80002e0 <memchr>
 800b178:	b138      	cbz	r0, 800b18a <_vfiprintf_r+0x176>
 800b17a:	9b04      	ldr	r3, [sp, #16]
 800b17c:	eba0 000a 	sub.w	r0, r0, sl
 800b180:	2240      	movs	r2, #64	@ 0x40
 800b182:	4082      	lsls	r2, r0
 800b184:	4313      	orrs	r3, r2
 800b186:	3401      	adds	r4, #1
 800b188:	9304      	str	r3, [sp, #16]
 800b18a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b18e:	4829      	ldr	r0, [pc, #164]	@ (800b234 <_vfiprintf_r+0x220>)
 800b190:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b194:	2206      	movs	r2, #6
 800b196:	f7f5 f8a3 	bl	80002e0 <memchr>
 800b19a:	2800      	cmp	r0, #0
 800b19c:	d03f      	beq.n	800b21e <_vfiprintf_r+0x20a>
 800b19e:	4b26      	ldr	r3, [pc, #152]	@ (800b238 <_vfiprintf_r+0x224>)
 800b1a0:	bb1b      	cbnz	r3, 800b1ea <_vfiprintf_r+0x1d6>
 800b1a2:	9b03      	ldr	r3, [sp, #12]
 800b1a4:	3307      	adds	r3, #7
 800b1a6:	f023 0307 	bic.w	r3, r3, #7
 800b1aa:	3308      	adds	r3, #8
 800b1ac:	9303      	str	r3, [sp, #12]
 800b1ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1b0:	443b      	add	r3, r7
 800b1b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1b4:	e76a      	b.n	800b08c <_vfiprintf_r+0x78>
 800b1b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1ba:	460c      	mov	r4, r1
 800b1bc:	2001      	movs	r0, #1
 800b1be:	e7a8      	b.n	800b112 <_vfiprintf_r+0xfe>
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	3401      	adds	r4, #1
 800b1c4:	9305      	str	r3, [sp, #20]
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	f04f 0c0a 	mov.w	ip, #10
 800b1cc:	4620      	mov	r0, r4
 800b1ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1d2:	3a30      	subs	r2, #48	@ 0x30
 800b1d4:	2a09      	cmp	r2, #9
 800b1d6:	d903      	bls.n	800b1e0 <_vfiprintf_r+0x1cc>
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d0c6      	beq.n	800b16a <_vfiprintf_r+0x156>
 800b1dc:	9105      	str	r1, [sp, #20]
 800b1de:	e7c4      	b.n	800b16a <_vfiprintf_r+0x156>
 800b1e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1e4:	4604      	mov	r4, r0
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	e7f0      	b.n	800b1cc <_vfiprintf_r+0x1b8>
 800b1ea:	ab03      	add	r3, sp, #12
 800b1ec:	9300      	str	r3, [sp, #0]
 800b1ee:	462a      	mov	r2, r5
 800b1f0:	4b12      	ldr	r3, [pc, #72]	@ (800b23c <_vfiprintf_r+0x228>)
 800b1f2:	a904      	add	r1, sp, #16
 800b1f4:	4630      	mov	r0, r6
 800b1f6:	f3af 8000 	nop.w
 800b1fa:	4607      	mov	r7, r0
 800b1fc:	1c78      	adds	r0, r7, #1
 800b1fe:	d1d6      	bne.n	800b1ae <_vfiprintf_r+0x19a>
 800b200:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b202:	07d9      	lsls	r1, r3, #31
 800b204:	d405      	bmi.n	800b212 <_vfiprintf_r+0x1fe>
 800b206:	89ab      	ldrh	r3, [r5, #12]
 800b208:	059a      	lsls	r2, r3, #22
 800b20a:	d402      	bmi.n	800b212 <_vfiprintf_r+0x1fe>
 800b20c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b20e:	f7ff fdcf 	bl	800adb0 <__retarget_lock_release_recursive>
 800b212:	89ab      	ldrh	r3, [r5, #12]
 800b214:	065b      	lsls	r3, r3, #25
 800b216:	f53f af1f 	bmi.w	800b058 <_vfiprintf_r+0x44>
 800b21a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b21c:	e71e      	b.n	800b05c <_vfiprintf_r+0x48>
 800b21e:	ab03      	add	r3, sp, #12
 800b220:	9300      	str	r3, [sp, #0]
 800b222:	462a      	mov	r2, r5
 800b224:	4b05      	ldr	r3, [pc, #20]	@ (800b23c <_vfiprintf_r+0x228>)
 800b226:	a904      	add	r1, sp, #16
 800b228:	4630      	mov	r0, r6
 800b22a:	f000 f879 	bl	800b320 <_printf_i>
 800b22e:	e7e4      	b.n	800b1fa <_vfiprintf_r+0x1e6>
 800b230:	08021274 	.word	0x08021274
 800b234:	0802127e 	.word	0x0802127e
 800b238:	00000000 	.word	0x00000000
 800b23c:	0800afef 	.word	0x0800afef
 800b240:	0802127a 	.word	0x0802127a

0800b244 <_printf_common>:
 800b244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b248:	4616      	mov	r6, r2
 800b24a:	4698      	mov	r8, r3
 800b24c:	688a      	ldr	r2, [r1, #8]
 800b24e:	690b      	ldr	r3, [r1, #16]
 800b250:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b254:	4293      	cmp	r3, r2
 800b256:	bfb8      	it	lt
 800b258:	4613      	movlt	r3, r2
 800b25a:	6033      	str	r3, [r6, #0]
 800b25c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b260:	4607      	mov	r7, r0
 800b262:	460c      	mov	r4, r1
 800b264:	b10a      	cbz	r2, 800b26a <_printf_common+0x26>
 800b266:	3301      	adds	r3, #1
 800b268:	6033      	str	r3, [r6, #0]
 800b26a:	6823      	ldr	r3, [r4, #0]
 800b26c:	0699      	lsls	r1, r3, #26
 800b26e:	bf42      	ittt	mi
 800b270:	6833      	ldrmi	r3, [r6, #0]
 800b272:	3302      	addmi	r3, #2
 800b274:	6033      	strmi	r3, [r6, #0]
 800b276:	6825      	ldr	r5, [r4, #0]
 800b278:	f015 0506 	ands.w	r5, r5, #6
 800b27c:	d106      	bne.n	800b28c <_printf_common+0x48>
 800b27e:	f104 0a19 	add.w	sl, r4, #25
 800b282:	68e3      	ldr	r3, [r4, #12]
 800b284:	6832      	ldr	r2, [r6, #0]
 800b286:	1a9b      	subs	r3, r3, r2
 800b288:	42ab      	cmp	r3, r5
 800b28a:	dc26      	bgt.n	800b2da <_printf_common+0x96>
 800b28c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b290:	6822      	ldr	r2, [r4, #0]
 800b292:	3b00      	subs	r3, #0
 800b294:	bf18      	it	ne
 800b296:	2301      	movne	r3, #1
 800b298:	0692      	lsls	r2, r2, #26
 800b29a:	d42b      	bmi.n	800b2f4 <_printf_common+0xb0>
 800b29c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b2a0:	4641      	mov	r1, r8
 800b2a2:	4638      	mov	r0, r7
 800b2a4:	47c8      	blx	r9
 800b2a6:	3001      	adds	r0, #1
 800b2a8:	d01e      	beq.n	800b2e8 <_printf_common+0xa4>
 800b2aa:	6823      	ldr	r3, [r4, #0]
 800b2ac:	6922      	ldr	r2, [r4, #16]
 800b2ae:	f003 0306 	and.w	r3, r3, #6
 800b2b2:	2b04      	cmp	r3, #4
 800b2b4:	bf02      	ittt	eq
 800b2b6:	68e5      	ldreq	r5, [r4, #12]
 800b2b8:	6833      	ldreq	r3, [r6, #0]
 800b2ba:	1aed      	subeq	r5, r5, r3
 800b2bc:	68a3      	ldr	r3, [r4, #8]
 800b2be:	bf0c      	ite	eq
 800b2c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2c4:	2500      	movne	r5, #0
 800b2c6:	4293      	cmp	r3, r2
 800b2c8:	bfc4      	itt	gt
 800b2ca:	1a9b      	subgt	r3, r3, r2
 800b2cc:	18ed      	addgt	r5, r5, r3
 800b2ce:	2600      	movs	r6, #0
 800b2d0:	341a      	adds	r4, #26
 800b2d2:	42b5      	cmp	r5, r6
 800b2d4:	d11a      	bne.n	800b30c <_printf_common+0xc8>
 800b2d6:	2000      	movs	r0, #0
 800b2d8:	e008      	b.n	800b2ec <_printf_common+0xa8>
 800b2da:	2301      	movs	r3, #1
 800b2dc:	4652      	mov	r2, sl
 800b2de:	4641      	mov	r1, r8
 800b2e0:	4638      	mov	r0, r7
 800b2e2:	47c8      	blx	r9
 800b2e4:	3001      	adds	r0, #1
 800b2e6:	d103      	bne.n	800b2f0 <_printf_common+0xac>
 800b2e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b2ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2f0:	3501      	adds	r5, #1
 800b2f2:	e7c6      	b.n	800b282 <_printf_common+0x3e>
 800b2f4:	18e1      	adds	r1, r4, r3
 800b2f6:	1c5a      	adds	r2, r3, #1
 800b2f8:	2030      	movs	r0, #48	@ 0x30
 800b2fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b2fe:	4422      	add	r2, r4
 800b300:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b304:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b308:	3302      	adds	r3, #2
 800b30a:	e7c7      	b.n	800b29c <_printf_common+0x58>
 800b30c:	2301      	movs	r3, #1
 800b30e:	4622      	mov	r2, r4
 800b310:	4641      	mov	r1, r8
 800b312:	4638      	mov	r0, r7
 800b314:	47c8      	blx	r9
 800b316:	3001      	adds	r0, #1
 800b318:	d0e6      	beq.n	800b2e8 <_printf_common+0xa4>
 800b31a:	3601      	adds	r6, #1
 800b31c:	e7d9      	b.n	800b2d2 <_printf_common+0x8e>
	...

0800b320 <_printf_i>:
 800b320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b324:	7e0f      	ldrb	r7, [r1, #24]
 800b326:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b328:	2f78      	cmp	r7, #120	@ 0x78
 800b32a:	4691      	mov	r9, r2
 800b32c:	4680      	mov	r8, r0
 800b32e:	460c      	mov	r4, r1
 800b330:	469a      	mov	sl, r3
 800b332:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b336:	d807      	bhi.n	800b348 <_printf_i+0x28>
 800b338:	2f62      	cmp	r7, #98	@ 0x62
 800b33a:	d80a      	bhi.n	800b352 <_printf_i+0x32>
 800b33c:	2f00      	cmp	r7, #0
 800b33e:	f000 80d1 	beq.w	800b4e4 <_printf_i+0x1c4>
 800b342:	2f58      	cmp	r7, #88	@ 0x58
 800b344:	f000 80b8 	beq.w	800b4b8 <_printf_i+0x198>
 800b348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b34c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b350:	e03a      	b.n	800b3c8 <_printf_i+0xa8>
 800b352:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b356:	2b15      	cmp	r3, #21
 800b358:	d8f6      	bhi.n	800b348 <_printf_i+0x28>
 800b35a:	a101      	add	r1, pc, #4	@ (adr r1, 800b360 <_printf_i+0x40>)
 800b35c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b360:	0800b3b9 	.word	0x0800b3b9
 800b364:	0800b3cd 	.word	0x0800b3cd
 800b368:	0800b349 	.word	0x0800b349
 800b36c:	0800b349 	.word	0x0800b349
 800b370:	0800b349 	.word	0x0800b349
 800b374:	0800b349 	.word	0x0800b349
 800b378:	0800b3cd 	.word	0x0800b3cd
 800b37c:	0800b349 	.word	0x0800b349
 800b380:	0800b349 	.word	0x0800b349
 800b384:	0800b349 	.word	0x0800b349
 800b388:	0800b349 	.word	0x0800b349
 800b38c:	0800b4cb 	.word	0x0800b4cb
 800b390:	0800b3f7 	.word	0x0800b3f7
 800b394:	0800b485 	.word	0x0800b485
 800b398:	0800b349 	.word	0x0800b349
 800b39c:	0800b349 	.word	0x0800b349
 800b3a0:	0800b4ed 	.word	0x0800b4ed
 800b3a4:	0800b349 	.word	0x0800b349
 800b3a8:	0800b3f7 	.word	0x0800b3f7
 800b3ac:	0800b349 	.word	0x0800b349
 800b3b0:	0800b349 	.word	0x0800b349
 800b3b4:	0800b48d 	.word	0x0800b48d
 800b3b8:	6833      	ldr	r3, [r6, #0]
 800b3ba:	1d1a      	adds	r2, r3, #4
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	6032      	str	r2, [r6, #0]
 800b3c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b3c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e09c      	b.n	800b506 <_printf_i+0x1e6>
 800b3cc:	6833      	ldr	r3, [r6, #0]
 800b3ce:	6820      	ldr	r0, [r4, #0]
 800b3d0:	1d19      	adds	r1, r3, #4
 800b3d2:	6031      	str	r1, [r6, #0]
 800b3d4:	0606      	lsls	r6, r0, #24
 800b3d6:	d501      	bpl.n	800b3dc <_printf_i+0xbc>
 800b3d8:	681d      	ldr	r5, [r3, #0]
 800b3da:	e003      	b.n	800b3e4 <_printf_i+0xc4>
 800b3dc:	0645      	lsls	r5, r0, #25
 800b3de:	d5fb      	bpl.n	800b3d8 <_printf_i+0xb8>
 800b3e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b3e4:	2d00      	cmp	r5, #0
 800b3e6:	da03      	bge.n	800b3f0 <_printf_i+0xd0>
 800b3e8:	232d      	movs	r3, #45	@ 0x2d
 800b3ea:	426d      	negs	r5, r5
 800b3ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3f0:	4858      	ldr	r0, [pc, #352]	@ (800b554 <_printf_i+0x234>)
 800b3f2:	230a      	movs	r3, #10
 800b3f4:	e011      	b.n	800b41a <_printf_i+0xfa>
 800b3f6:	6821      	ldr	r1, [r4, #0]
 800b3f8:	6833      	ldr	r3, [r6, #0]
 800b3fa:	0608      	lsls	r0, r1, #24
 800b3fc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b400:	d402      	bmi.n	800b408 <_printf_i+0xe8>
 800b402:	0649      	lsls	r1, r1, #25
 800b404:	bf48      	it	mi
 800b406:	b2ad      	uxthmi	r5, r5
 800b408:	2f6f      	cmp	r7, #111	@ 0x6f
 800b40a:	4852      	ldr	r0, [pc, #328]	@ (800b554 <_printf_i+0x234>)
 800b40c:	6033      	str	r3, [r6, #0]
 800b40e:	bf14      	ite	ne
 800b410:	230a      	movne	r3, #10
 800b412:	2308      	moveq	r3, #8
 800b414:	2100      	movs	r1, #0
 800b416:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b41a:	6866      	ldr	r6, [r4, #4]
 800b41c:	60a6      	str	r6, [r4, #8]
 800b41e:	2e00      	cmp	r6, #0
 800b420:	db05      	blt.n	800b42e <_printf_i+0x10e>
 800b422:	6821      	ldr	r1, [r4, #0]
 800b424:	432e      	orrs	r6, r5
 800b426:	f021 0104 	bic.w	r1, r1, #4
 800b42a:	6021      	str	r1, [r4, #0]
 800b42c:	d04b      	beq.n	800b4c6 <_printf_i+0x1a6>
 800b42e:	4616      	mov	r6, r2
 800b430:	fbb5 f1f3 	udiv	r1, r5, r3
 800b434:	fb03 5711 	mls	r7, r3, r1, r5
 800b438:	5dc7      	ldrb	r7, [r0, r7]
 800b43a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b43e:	462f      	mov	r7, r5
 800b440:	42bb      	cmp	r3, r7
 800b442:	460d      	mov	r5, r1
 800b444:	d9f4      	bls.n	800b430 <_printf_i+0x110>
 800b446:	2b08      	cmp	r3, #8
 800b448:	d10b      	bne.n	800b462 <_printf_i+0x142>
 800b44a:	6823      	ldr	r3, [r4, #0]
 800b44c:	07df      	lsls	r7, r3, #31
 800b44e:	d508      	bpl.n	800b462 <_printf_i+0x142>
 800b450:	6923      	ldr	r3, [r4, #16]
 800b452:	6861      	ldr	r1, [r4, #4]
 800b454:	4299      	cmp	r1, r3
 800b456:	bfde      	ittt	le
 800b458:	2330      	movle	r3, #48	@ 0x30
 800b45a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b45e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b462:	1b92      	subs	r2, r2, r6
 800b464:	6122      	str	r2, [r4, #16]
 800b466:	f8cd a000 	str.w	sl, [sp]
 800b46a:	464b      	mov	r3, r9
 800b46c:	aa03      	add	r2, sp, #12
 800b46e:	4621      	mov	r1, r4
 800b470:	4640      	mov	r0, r8
 800b472:	f7ff fee7 	bl	800b244 <_printf_common>
 800b476:	3001      	adds	r0, #1
 800b478:	d14a      	bne.n	800b510 <_printf_i+0x1f0>
 800b47a:	f04f 30ff 	mov.w	r0, #4294967295
 800b47e:	b004      	add	sp, #16
 800b480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b484:	6823      	ldr	r3, [r4, #0]
 800b486:	f043 0320 	orr.w	r3, r3, #32
 800b48a:	6023      	str	r3, [r4, #0]
 800b48c:	4832      	ldr	r0, [pc, #200]	@ (800b558 <_printf_i+0x238>)
 800b48e:	2778      	movs	r7, #120	@ 0x78
 800b490:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b494:	6823      	ldr	r3, [r4, #0]
 800b496:	6831      	ldr	r1, [r6, #0]
 800b498:	061f      	lsls	r7, r3, #24
 800b49a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b49e:	d402      	bmi.n	800b4a6 <_printf_i+0x186>
 800b4a0:	065f      	lsls	r7, r3, #25
 800b4a2:	bf48      	it	mi
 800b4a4:	b2ad      	uxthmi	r5, r5
 800b4a6:	6031      	str	r1, [r6, #0]
 800b4a8:	07d9      	lsls	r1, r3, #31
 800b4aa:	bf44      	itt	mi
 800b4ac:	f043 0320 	orrmi.w	r3, r3, #32
 800b4b0:	6023      	strmi	r3, [r4, #0]
 800b4b2:	b11d      	cbz	r5, 800b4bc <_printf_i+0x19c>
 800b4b4:	2310      	movs	r3, #16
 800b4b6:	e7ad      	b.n	800b414 <_printf_i+0xf4>
 800b4b8:	4826      	ldr	r0, [pc, #152]	@ (800b554 <_printf_i+0x234>)
 800b4ba:	e7e9      	b.n	800b490 <_printf_i+0x170>
 800b4bc:	6823      	ldr	r3, [r4, #0]
 800b4be:	f023 0320 	bic.w	r3, r3, #32
 800b4c2:	6023      	str	r3, [r4, #0]
 800b4c4:	e7f6      	b.n	800b4b4 <_printf_i+0x194>
 800b4c6:	4616      	mov	r6, r2
 800b4c8:	e7bd      	b.n	800b446 <_printf_i+0x126>
 800b4ca:	6833      	ldr	r3, [r6, #0]
 800b4cc:	6825      	ldr	r5, [r4, #0]
 800b4ce:	6961      	ldr	r1, [r4, #20]
 800b4d0:	1d18      	adds	r0, r3, #4
 800b4d2:	6030      	str	r0, [r6, #0]
 800b4d4:	062e      	lsls	r6, r5, #24
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	d501      	bpl.n	800b4de <_printf_i+0x1be>
 800b4da:	6019      	str	r1, [r3, #0]
 800b4dc:	e002      	b.n	800b4e4 <_printf_i+0x1c4>
 800b4de:	0668      	lsls	r0, r5, #25
 800b4e0:	d5fb      	bpl.n	800b4da <_printf_i+0x1ba>
 800b4e2:	8019      	strh	r1, [r3, #0]
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	6123      	str	r3, [r4, #16]
 800b4e8:	4616      	mov	r6, r2
 800b4ea:	e7bc      	b.n	800b466 <_printf_i+0x146>
 800b4ec:	6833      	ldr	r3, [r6, #0]
 800b4ee:	1d1a      	adds	r2, r3, #4
 800b4f0:	6032      	str	r2, [r6, #0]
 800b4f2:	681e      	ldr	r6, [r3, #0]
 800b4f4:	6862      	ldr	r2, [r4, #4]
 800b4f6:	2100      	movs	r1, #0
 800b4f8:	4630      	mov	r0, r6
 800b4fa:	f7f4 fef1 	bl	80002e0 <memchr>
 800b4fe:	b108      	cbz	r0, 800b504 <_printf_i+0x1e4>
 800b500:	1b80      	subs	r0, r0, r6
 800b502:	6060      	str	r0, [r4, #4]
 800b504:	6863      	ldr	r3, [r4, #4]
 800b506:	6123      	str	r3, [r4, #16]
 800b508:	2300      	movs	r3, #0
 800b50a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b50e:	e7aa      	b.n	800b466 <_printf_i+0x146>
 800b510:	6923      	ldr	r3, [r4, #16]
 800b512:	4632      	mov	r2, r6
 800b514:	4649      	mov	r1, r9
 800b516:	4640      	mov	r0, r8
 800b518:	47d0      	blx	sl
 800b51a:	3001      	adds	r0, #1
 800b51c:	d0ad      	beq.n	800b47a <_printf_i+0x15a>
 800b51e:	6823      	ldr	r3, [r4, #0]
 800b520:	079b      	lsls	r3, r3, #30
 800b522:	d413      	bmi.n	800b54c <_printf_i+0x22c>
 800b524:	68e0      	ldr	r0, [r4, #12]
 800b526:	9b03      	ldr	r3, [sp, #12]
 800b528:	4298      	cmp	r0, r3
 800b52a:	bfb8      	it	lt
 800b52c:	4618      	movlt	r0, r3
 800b52e:	e7a6      	b.n	800b47e <_printf_i+0x15e>
 800b530:	2301      	movs	r3, #1
 800b532:	4632      	mov	r2, r6
 800b534:	4649      	mov	r1, r9
 800b536:	4640      	mov	r0, r8
 800b538:	47d0      	blx	sl
 800b53a:	3001      	adds	r0, #1
 800b53c:	d09d      	beq.n	800b47a <_printf_i+0x15a>
 800b53e:	3501      	adds	r5, #1
 800b540:	68e3      	ldr	r3, [r4, #12]
 800b542:	9903      	ldr	r1, [sp, #12]
 800b544:	1a5b      	subs	r3, r3, r1
 800b546:	42ab      	cmp	r3, r5
 800b548:	dcf2      	bgt.n	800b530 <_printf_i+0x210>
 800b54a:	e7eb      	b.n	800b524 <_printf_i+0x204>
 800b54c:	2500      	movs	r5, #0
 800b54e:	f104 0619 	add.w	r6, r4, #25
 800b552:	e7f5      	b.n	800b540 <_printf_i+0x220>
 800b554:	08021285 	.word	0x08021285
 800b558:	08021296 	.word	0x08021296

0800b55c <__sflush_r>:
 800b55c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b564:	0716      	lsls	r6, r2, #28
 800b566:	4605      	mov	r5, r0
 800b568:	460c      	mov	r4, r1
 800b56a:	d454      	bmi.n	800b616 <__sflush_r+0xba>
 800b56c:	684b      	ldr	r3, [r1, #4]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	dc02      	bgt.n	800b578 <__sflush_r+0x1c>
 800b572:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b574:	2b00      	cmp	r3, #0
 800b576:	dd48      	ble.n	800b60a <__sflush_r+0xae>
 800b578:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b57a:	2e00      	cmp	r6, #0
 800b57c:	d045      	beq.n	800b60a <__sflush_r+0xae>
 800b57e:	2300      	movs	r3, #0
 800b580:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b584:	682f      	ldr	r7, [r5, #0]
 800b586:	6a21      	ldr	r1, [r4, #32]
 800b588:	602b      	str	r3, [r5, #0]
 800b58a:	d030      	beq.n	800b5ee <__sflush_r+0x92>
 800b58c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b58e:	89a3      	ldrh	r3, [r4, #12]
 800b590:	0759      	lsls	r1, r3, #29
 800b592:	d505      	bpl.n	800b5a0 <__sflush_r+0x44>
 800b594:	6863      	ldr	r3, [r4, #4]
 800b596:	1ad2      	subs	r2, r2, r3
 800b598:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b59a:	b10b      	cbz	r3, 800b5a0 <__sflush_r+0x44>
 800b59c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b59e:	1ad2      	subs	r2, r2, r3
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b5a4:	6a21      	ldr	r1, [r4, #32]
 800b5a6:	4628      	mov	r0, r5
 800b5a8:	47b0      	blx	r6
 800b5aa:	1c43      	adds	r3, r0, #1
 800b5ac:	89a3      	ldrh	r3, [r4, #12]
 800b5ae:	d106      	bne.n	800b5be <__sflush_r+0x62>
 800b5b0:	6829      	ldr	r1, [r5, #0]
 800b5b2:	291d      	cmp	r1, #29
 800b5b4:	d82b      	bhi.n	800b60e <__sflush_r+0xb2>
 800b5b6:	4a2a      	ldr	r2, [pc, #168]	@ (800b660 <__sflush_r+0x104>)
 800b5b8:	40ca      	lsrs	r2, r1
 800b5ba:	07d6      	lsls	r6, r2, #31
 800b5bc:	d527      	bpl.n	800b60e <__sflush_r+0xb2>
 800b5be:	2200      	movs	r2, #0
 800b5c0:	6062      	str	r2, [r4, #4]
 800b5c2:	04d9      	lsls	r1, r3, #19
 800b5c4:	6922      	ldr	r2, [r4, #16]
 800b5c6:	6022      	str	r2, [r4, #0]
 800b5c8:	d504      	bpl.n	800b5d4 <__sflush_r+0x78>
 800b5ca:	1c42      	adds	r2, r0, #1
 800b5cc:	d101      	bne.n	800b5d2 <__sflush_r+0x76>
 800b5ce:	682b      	ldr	r3, [r5, #0]
 800b5d0:	b903      	cbnz	r3, 800b5d4 <__sflush_r+0x78>
 800b5d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b5d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b5d6:	602f      	str	r7, [r5, #0]
 800b5d8:	b1b9      	cbz	r1, 800b60a <__sflush_r+0xae>
 800b5da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b5de:	4299      	cmp	r1, r3
 800b5e0:	d002      	beq.n	800b5e8 <__sflush_r+0x8c>
 800b5e2:	4628      	mov	r0, r5
 800b5e4:	f7ff fbf4 	bl	800add0 <_free_r>
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5ec:	e00d      	b.n	800b60a <__sflush_r+0xae>
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	4628      	mov	r0, r5
 800b5f2:	47b0      	blx	r6
 800b5f4:	4602      	mov	r2, r0
 800b5f6:	1c50      	adds	r0, r2, #1
 800b5f8:	d1c9      	bne.n	800b58e <__sflush_r+0x32>
 800b5fa:	682b      	ldr	r3, [r5, #0]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d0c6      	beq.n	800b58e <__sflush_r+0x32>
 800b600:	2b1d      	cmp	r3, #29
 800b602:	d001      	beq.n	800b608 <__sflush_r+0xac>
 800b604:	2b16      	cmp	r3, #22
 800b606:	d11e      	bne.n	800b646 <__sflush_r+0xea>
 800b608:	602f      	str	r7, [r5, #0]
 800b60a:	2000      	movs	r0, #0
 800b60c:	e022      	b.n	800b654 <__sflush_r+0xf8>
 800b60e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b612:	b21b      	sxth	r3, r3
 800b614:	e01b      	b.n	800b64e <__sflush_r+0xf2>
 800b616:	690f      	ldr	r7, [r1, #16]
 800b618:	2f00      	cmp	r7, #0
 800b61a:	d0f6      	beq.n	800b60a <__sflush_r+0xae>
 800b61c:	0793      	lsls	r3, r2, #30
 800b61e:	680e      	ldr	r6, [r1, #0]
 800b620:	bf08      	it	eq
 800b622:	694b      	ldreq	r3, [r1, #20]
 800b624:	600f      	str	r7, [r1, #0]
 800b626:	bf18      	it	ne
 800b628:	2300      	movne	r3, #0
 800b62a:	eba6 0807 	sub.w	r8, r6, r7
 800b62e:	608b      	str	r3, [r1, #8]
 800b630:	f1b8 0f00 	cmp.w	r8, #0
 800b634:	dde9      	ble.n	800b60a <__sflush_r+0xae>
 800b636:	6a21      	ldr	r1, [r4, #32]
 800b638:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b63a:	4643      	mov	r3, r8
 800b63c:	463a      	mov	r2, r7
 800b63e:	4628      	mov	r0, r5
 800b640:	47b0      	blx	r6
 800b642:	2800      	cmp	r0, #0
 800b644:	dc08      	bgt.n	800b658 <__sflush_r+0xfc>
 800b646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b64a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b64e:	81a3      	strh	r3, [r4, #12]
 800b650:	f04f 30ff 	mov.w	r0, #4294967295
 800b654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b658:	4407      	add	r7, r0
 800b65a:	eba8 0800 	sub.w	r8, r8, r0
 800b65e:	e7e7      	b.n	800b630 <__sflush_r+0xd4>
 800b660:	20400001 	.word	0x20400001

0800b664 <_fflush_r>:
 800b664:	b538      	push	{r3, r4, r5, lr}
 800b666:	690b      	ldr	r3, [r1, #16]
 800b668:	4605      	mov	r5, r0
 800b66a:	460c      	mov	r4, r1
 800b66c:	b913      	cbnz	r3, 800b674 <_fflush_r+0x10>
 800b66e:	2500      	movs	r5, #0
 800b670:	4628      	mov	r0, r5
 800b672:	bd38      	pop	{r3, r4, r5, pc}
 800b674:	b118      	cbz	r0, 800b67e <_fflush_r+0x1a>
 800b676:	6a03      	ldr	r3, [r0, #32]
 800b678:	b90b      	cbnz	r3, 800b67e <_fflush_r+0x1a>
 800b67a:	f7ff f9a1 	bl	800a9c0 <__sinit>
 800b67e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d0f3      	beq.n	800b66e <_fflush_r+0xa>
 800b686:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b688:	07d0      	lsls	r0, r2, #31
 800b68a:	d404      	bmi.n	800b696 <_fflush_r+0x32>
 800b68c:	0599      	lsls	r1, r3, #22
 800b68e:	d402      	bmi.n	800b696 <_fflush_r+0x32>
 800b690:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b692:	f7ff fb8c 	bl	800adae <__retarget_lock_acquire_recursive>
 800b696:	4628      	mov	r0, r5
 800b698:	4621      	mov	r1, r4
 800b69a:	f7ff ff5f 	bl	800b55c <__sflush_r>
 800b69e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b6a0:	07da      	lsls	r2, r3, #31
 800b6a2:	4605      	mov	r5, r0
 800b6a4:	d4e4      	bmi.n	800b670 <_fflush_r+0xc>
 800b6a6:	89a3      	ldrh	r3, [r4, #12]
 800b6a8:	059b      	lsls	r3, r3, #22
 800b6aa:	d4e1      	bmi.n	800b670 <_fflush_r+0xc>
 800b6ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b6ae:	f7ff fb7f 	bl	800adb0 <__retarget_lock_release_recursive>
 800b6b2:	e7dd      	b.n	800b670 <_fflush_r+0xc>

0800b6b4 <__swhatbuf_r>:
 800b6b4:	b570      	push	{r4, r5, r6, lr}
 800b6b6:	460c      	mov	r4, r1
 800b6b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6bc:	2900      	cmp	r1, #0
 800b6be:	b096      	sub	sp, #88	@ 0x58
 800b6c0:	4615      	mov	r5, r2
 800b6c2:	461e      	mov	r6, r3
 800b6c4:	da0d      	bge.n	800b6e2 <__swhatbuf_r+0x2e>
 800b6c6:	89a3      	ldrh	r3, [r4, #12]
 800b6c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b6cc:	f04f 0100 	mov.w	r1, #0
 800b6d0:	bf14      	ite	ne
 800b6d2:	2340      	movne	r3, #64	@ 0x40
 800b6d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b6d8:	2000      	movs	r0, #0
 800b6da:	6031      	str	r1, [r6, #0]
 800b6dc:	602b      	str	r3, [r5, #0]
 800b6de:	b016      	add	sp, #88	@ 0x58
 800b6e0:	bd70      	pop	{r4, r5, r6, pc}
 800b6e2:	466a      	mov	r2, sp
 800b6e4:	f000 f848 	bl	800b778 <_fstat_r>
 800b6e8:	2800      	cmp	r0, #0
 800b6ea:	dbec      	blt.n	800b6c6 <__swhatbuf_r+0x12>
 800b6ec:	9901      	ldr	r1, [sp, #4]
 800b6ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b6f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b6f6:	4259      	negs	r1, r3
 800b6f8:	4159      	adcs	r1, r3
 800b6fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b6fe:	e7eb      	b.n	800b6d8 <__swhatbuf_r+0x24>

0800b700 <__smakebuf_r>:
 800b700:	898b      	ldrh	r3, [r1, #12]
 800b702:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b704:	079d      	lsls	r5, r3, #30
 800b706:	4606      	mov	r6, r0
 800b708:	460c      	mov	r4, r1
 800b70a:	d507      	bpl.n	800b71c <__smakebuf_r+0x1c>
 800b70c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b710:	6023      	str	r3, [r4, #0]
 800b712:	6123      	str	r3, [r4, #16]
 800b714:	2301      	movs	r3, #1
 800b716:	6163      	str	r3, [r4, #20]
 800b718:	b003      	add	sp, #12
 800b71a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b71c:	ab01      	add	r3, sp, #4
 800b71e:	466a      	mov	r2, sp
 800b720:	f7ff ffc8 	bl	800b6b4 <__swhatbuf_r>
 800b724:	9f00      	ldr	r7, [sp, #0]
 800b726:	4605      	mov	r5, r0
 800b728:	4639      	mov	r1, r7
 800b72a:	4630      	mov	r0, r6
 800b72c:	f7ff fbbc 	bl	800aea8 <_malloc_r>
 800b730:	b948      	cbnz	r0, 800b746 <__smakebuf_r+0x46>
 800b732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b736:	059a      	lsls	r2, r3, #22
 800b738:	d4ee      	bmi.n	800b718 <__smakebuf_r+0x18>
 800b73a:	f023 0303 	bic.w	r3, r3, #3
 800b73e:	f043 0302 	orr.w	r3, r3, #2
 800b742:	81a3      	strh	r3, [r4, #12]
 800b744:	e7e2      	b.n	800b70c <__smakebuf_r+0xc>
 800b746:	89a3      	ldrh	r3, [r4, #12]
 800b748:	6020      	str	r0, [r4, #0]
 800b74a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b74e:	81a3      	strh	r3, [r4, #12]
 800b750:	9b01      	ldr	r3, [sp, #4]
 800b752:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b756:	b15b      	cbz	r3, 800b770 <__smakebuf_r+0x70>
 800b758:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b75c:	4630      	mov	r0, r6
 800b75e:	f000 f81d 	bl	800b79c <_isatty_r>
 800b762:	b128      	cbz	r0, 800b770 <__smakebuf_r+0x70>
 800b764:	89a3      	ldrh	r3, [r4, #12]
 800b766:	f023 0303 	bic.w	r3, r3, #3
 800b76a:	f043 0301 	orr.w	r3, r3, #1
 800b76e:	81a3      	strh	r3, [r4, #12]
 800b770:	89a3      	ldrh	r3, [r4, #12]
 800b772:	431d      	orrs	r5, r3
 800b774:	81a5      	strh	r5, [r4, #12]
 800b776:	e7cf      	b.n	800b718 <__smakebuf_r+0x18>

0800b778 <_fstat_r>:
 800b778:	b538      	push	{r3, r4, r5, lr}
 800b77a:	4d07      	ldr	r5, [pc, #28]	@ (800b798 <_fstat_r+0x20>)
 800b77c:	2300      	movs	r3, #0
 800b77e:	4604      	mov	r4, r0
 800b780:	4608      	mov	r0, r1
 800b782:	4611      	mov	r1, r2
 800b784:	602b      	str	r3, [r5, #0]
 800b786:	f7f5 ff54 	bl	8001632 <_fstat>
 800b78a:	1c43      	adds	r3, r0, #1
 800b78c:	d102      	bne.n	800b794 <_fstat_r+0x1c>
 800b78e:	682b      	ldr	r3, [r5, #0]
 800b790:	b103      	cbz	r3, 800b794 <_fstat_r+0x1c>
 800b792:	6023      	str	r3, [r4, #0]
 800b794:	bd38      	pop	{r3, r4, r5, pc}
 800b796:	bf00      	nop
 800b798:	24001b7c 	.word	0x24001b7c

0800b79c <_isatty_r>:
 800b79c:	b538      	push	{r3, r4, r5, lr}
 800b79e:	4d06      	ldr	r5, [pc, #24]	@ (800b7b8 <_isatty_r+0x1c>)
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	4604      	mov	r4, r0
 800b7a4:	4608      	mov	r0, r1
 800b7a6:	602b      	str	r3, [r5, #0]
 800b7a8:	f7f5 ff53 	bl	8001652 <_isatty>
 800b7ac:	1c43      	adds	r3, r0, #1
 800b7ae:	d102      	bne.n	800b7b6 <_isatty_r+0x1a>
 800b7b0:	682b      	ldr	r3, [r5, #0]
 800b7b2:	b103      	cbz	r3, 800b7b6 <_isatty_r+0x1a>
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	bd38      	pop	{r3, r4, r5, pc}
 800b7b8:	24001b7c 	.word	0x24001b7c

0800b7bc <_sbrk_r>:
 800b7bc:	b538      	push	{r3, r4, r5, lr}
 800b7be:	4d06      	ldr	r5, [pc, #24]	@ (800b7d8 <_sbrk_r+0x1c>)
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	4608      	mov	r0, r1
 800b7c6:	602b      	str	r3, [r5, #0]
 800b7c8:	f7f5 ff5c 	bl	8001684 <_sbrk>
 800b7cc:	1c43      	adds	r3, r0, #1
 800b7ce:	d102      	bne.n	800b7d6 <_sbrk_r+0x1a>
 800b7d0:	682b      	ldr	r3, [r5, #0]
 800b7d2:	b103      	cbz	r3, 800b7d6 <_sbrk_r+0x1a>
 800b7d4:	6023      	str	r3, [r4, #0]
 800b7d6:	bd38      	pop	{r3, r4, r5, pc}
 800b7d8:	24001b7c 	.word	0x24001b7c

0800b7dc <_init>:
 800b7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7de:	bf00      	nop
 800b7e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7e2:	bc08      	pop	{r3}
 800b7e4:	469e      	mov	lr, r3
 800b7e6:	4770      	bx	lr

0800b7e8 <_fini>:
 800b7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7ea:	bf00      	nop
 800b7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b7ee:	bc08      	pop	{r3}
 800b7f0:	469e      	mov	lr, r3
 800b7f2:	4770      	bx	lr
