// Seed: 3261283737
module module_0 ();
  wire id_2;
endmodule
module module_1 ();
  assign id_1 = 1;
  assign id_1 = 1;
  if (id_1) begin : LABEL_0
    wire id_2;
  end
  wire id_3;
  wire id_4;
  wire id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0
);
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_3 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    output wand id_3
);
  supply1 id_5;
  module_2 modCall_1 (id_0);
  supply0 id_6, id_7;
  assign id_6 = id_5;
  integer id_8;
  assign id_5 = 1;
  wire id_9;
endmodule
