# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:15 on May 17,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 16:12:15 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:15 on May 17,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 16:12:15 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:15 on May 17,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 16:12:15 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:12:16 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:16 on May 17,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:17 on May 17,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:12:17 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:18 on May 17,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:12:18 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:12:18 on May 17,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.adder_64bit
# Loading work.adder
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# ** Error: Cannot open macro file: alustim_wave.do
# Error in macro ./runlab.do line 45
# Cannot open macro file: alustim_wave.do
#     while executing
# "do alustim_wave.do"
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/zero
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/carry_out
run -all
#    0.00 ns testing PASS_B operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 59
# ** Error: Assertion error.
#    Time: 10300 us  Scope: alustim File: ./alustim.sv Line: 64
# ** Error: Assertion error.
#    Time: 10400 us  Scope: alustim File: ./alustim.sv Line: 69
# 10900000.00 ns testing subtraction
# ** Error: Assertion error.
#    Time: 11200 us  Scope: alustim File: ./alustim.sv Line: 112
# ** Error: Assertion error.
#    Time: 11300 us  Scope: alustim File: ./alustim.sv Line: 117
# 11900000.00 ns testing bitwise AND
# 12200000.00 ns testing bitwise OR
# 12500000.00 ns testing bitwise XOR
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/oorji/Desktop/CSE469/lab3_new/alustim_wave.do
# End time: 16:22:23 on May 17,2025, Elapsed time: 0:10:05
# Errors: 8, Warnings: 0
