===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 15.8062 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.0585 ( 20.9%)    4.0585 ( 25.7%)  FIR Parser
    6.7971 ( 35.1%)    4.8078 ( 30.4%)  'firrtl.circuit' Pipeline
    1.3384 (  6.9%)    0.6694 (  4.2%)    'firrtl.module' Pipeline
    1.1511 (  5.9%)    0.5789 (  3.7%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1833 (  0.9%)    0.0949 (  0.6%)      LowerCHIRRTL
    0.1249 (  0.6%)    0.1249 (  0.8%)    InferWidths
    0.5099 (  2.6%)    0.5099 (  3.2%)    InferResets
    0.0468 (  0.2%)    0.0468 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0411 (  0.2%)    0.0411 (  0.3%)    PrefixModules
    0.3778 (  1.9%)    0.3778 (  2.4%)    LowerFIRRTLTypes
    1.8408 (  9.5%)    0.9205 (  5.8%)    'firrtl.module' Pipeline
    0.6089 (  3.1%)    0.3156 (  2.0%)      ExpandWhens
    1.2280 (  6.3%)    0.6251 (  4.0%)      Canonicalizer
    0.2220 (  1.1%)    0.2220 (  1.4%)    Inliner
    1.2326 (  6.4%)    1.2326 (  7.8%)    IMConstProp
    0.0405 (  0.2%)    0.0405 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.7990 (  4.1%)    0.3996 (  2.5%)    'firrtl.module' Pipeline
    0.7969 (  4.1%)    0.3986 (  2.5%)      Canonicalizer
    0.1681 (  0.9%)    0.1681 (  1.1%)    CreateSiFiveMetadata
    0.1351 (  0.7%)    0.1351 (  0.9%)    EmitOMIR
    0.0410 (  0.2%)    0.0410 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.1362 (  5.9%)    1.1362 (  7.2%)  LowerFIRRTLToHW
    0.2526 (  1.3%)    0.2526 (  1.6%)  HWMemSimImpl
    3.1928 ( 16.5%)    1.5969 ( 10.1%)  'hw.module' Pipeline
    0.3256 (  1.7%)    0.1737 (  1.1%)    HWCleanup
    0.7629 (  3.9%)    0.3839 (  2.4%)    CSE
    0.0014 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.6675 (  8.6%)    0.8438 (  5.3%)    Canonicalizer
    0.0170 (  0.1%)    0.0090 (  0.1%)    HWLegalizeModules
    0.4087 (  2.1%)    0.2056 (  1.3%)    PrettifyVerilog
    3.9457 ( 20.3%)    3.9457 ( 25.0%)  ExportVerilog
    0.0055 (  0.0%)    0.0055 (  0.0%)  Rest
   19.3914 (100.0%)   15.8062 (100.0%)  Total

{
  totalTime: 15.849,
  maxMemory: 801947648
}
