// Seed: 3026794916
module module_0;
  id_1 :
  assert property (@(posedge id_1) (id_1))
  else $unsigned(67);
  ;
  logic id_2;
  ;
  logic id_3;
  ;
endmodule
module module_0 #(
    parameter id_1 = 32'd0,
    parameter id_3 = 32'd38
) (
    output wand id_0,
    input tri1 _id_1,
    input supply1 id_2,
    input tri1 _id_3,
    input uwire id_4,
    input supply1 module_1
);
  wire [id_1 : id_3] id_7;
  localparam integer id_8 = 1;
  wire  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  module_0 modCall_1 ();
endmodule
