verilog work "HalfSub.v"
verilog work "HalfAdder.v"
verilog work "FullSub.v"
verilog work "FullAdder.v"
verilog work "FAFS.v"
verilog work "t_FAFS.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
