<dec f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='246' type='463'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='246'>// Find minimum unsigned value of a vector and register</doc>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63379' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenDAGISel.inc' l='63379' u='r' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1753' c='_ZNK4llvm17ARMTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12154' u='r' c='_ZL20PerformSELECTCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoEPKNS_12ARMSubtargetE'/>
