<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Divider_25MHz.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Divider_25MHz.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Divider_25MHz.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Divider_25MHz.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Divider_25MHz.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="H_Counter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="H_Counter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="H_Counter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="H_Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="H_Counter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="H_PW_Detect.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="H_PW_Detect.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="H_PW_Detect.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="H_PW_Detect.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="H_PW_Detect.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="H_Synch.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="H_Synch.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="H_Synch.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="H_Synch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="H_Synch.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Synch.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Synch.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="T_H_Counter_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_H_Counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="T_H_Counter_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="T_H_Synch_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VGA_Oscillator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGA_Oscillator.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="VGA_Oscillator.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGA_Oscillator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Oscillator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VGA_Oscillator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VGA_Oscillator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VGA_Oscillator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VGA_Oscillator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VGA_Oscillator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VGA_Oscillator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Oscillator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VGA_Oscillator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_Oscillator.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGA_Oscillator.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGA_Oscillator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VGA_Oscillator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VGA_Oscillator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VGA_Oscillator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_Oscillator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="VGA_Oscillator.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VGA_Oscillator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGA_Oscillator.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_Oscillator_VGA_Oscillator_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VGA_Oscillator_VGA_Oscillator_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Oscillator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_Oscillator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_Oscillator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_Oscillator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VGA_Oscillator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Oscillator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Oscillator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VGA_Oscillator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VGA_Oscillator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Oscillator_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_Oscillator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VGA_Oscillator_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VGA_Oscillator_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_Oscillator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="V_Counter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="V_Counter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="V_Counter.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="V_Counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="V_Counter.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="V_PW_Detect.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="V_PW_Detect.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="V_Synch.spl"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Zero_Detect.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Zero_Detect.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Zero_Detect.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Zero_Detect.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Zero_Detect.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="const_COLOR.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="const_COLOR.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vga_oscillator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vga_oscillator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vga_oscillator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1769427101" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1769427101">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769670159" xil_pn:in_ck="-3218383025799040421" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1769670159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Divider_25MHz.vhd"/>
      <outfile xil_pn:name="H_3.vhd"/>
      <outfile xil_pn:name="H_Counter.vhd"/>
      <outfile xil_pn:name="H_Synch.vhd"/>
      <outfile xil_pn:name="T_H_Counter.vhd"/>
      <outfile xil_pn:name="T_H_Synch.vhd"/>
      <outfile xil_pn:name="T_VGA_Oscillator.vhd"/>
      <outfile xil_pn:name="Zero_Detect.vhd"/>
      <outfile xil_pn:name="const_COLOR.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1769670159" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2739771594575225171" xil_pn:start_ts="1769670159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769670161" xil_pn:in_ck="8757995482298764805" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1941718530841953169" xil_pn:start_ts="1769670159">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_Oscillator.vf"/>
    </transform>
    <transform xil_pn:end_ts="1769432741" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8080650469326404163" xil_pn:start_ts="1769432741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769670161" xil_pn:in_ck="-5753840496021565506" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1769670161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Divider_25MHz.vhd"/>
      <outfile xil_pn:name="H_3.vhd"/>
      <outfile xil_pn:name="H_Counter.vhd"/>
      <outfile xil_pn:name="H_Synch.vhd"/>
      <outfile xil_pn:name="T_H_Counter.vhd"/>
      <outfile xil_pn:name="T_H_Synch.vhd"/>
      <outfile xil_pn:name="T_VGA_Oscillator.vhd"/>
      <outfile xil_pn:name="VGA_Oscillator.vf"/>
      <outfile xil_pn:name="Zero_Detect.vhd"/>
      <outfile xil_pn:name="const_COLOR.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1769670164" xil_pn:in_ck="-5753840496021565506" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6948719983105552867" xil_pn:start_ts="1769670161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="T_H_Counter_beh.prj"/>
      <outfile xil_pn:name="T_H_Counter_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1769670164" xil_pn:in_ck="-6702008202618554711" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-608267977465835738" xil_pn:start_ts="1769670164">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="T_H_Counter_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1769431866" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1769431866">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769671776" xil_pn:in_ck="8757995482298764805" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8582283375079487719" xil_pn:start_ts="1769671774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Oscillator.vf"/>
    </transform>
    <transform xil_pn:end_ts="1769431868" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8080650469326404163" xil_pn:start_ts="1769431868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769431868" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1769431868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769431868" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2317479458495557097" xil_pn:start_ts="1769431868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769431868" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1769431868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769431868" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7850653691494203975" xil_pn:start_ts="1769431868">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769671783" xil_pn:in_ck="-2090226515498696142" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="525439577762756997" xil_pn:start_ts="1769671776">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_Oscillator.jhd"/>
      <outfile xil_pn:name="VGA_Oscillator.lso"/>
      <outfile xil_pn:name="VGA_Oscillator.ngc"/>
      <outfile xil_pn:name="VGA_Oscillator.ngr"/>
      <outfile xil_pn:name="VGA_Oscillator.prj"/>
      <outfile xil_pn:name="VGA_Oscillator.stx"/>
      <outfile xil_pn:name="VGA_Oscillator.syr"/>
      <outfile xil_pn:name="VGA_Oscillator.xst"/>
      <outfile xil_pn:name="VGA_Oscillator_VGA_Oscillator_sch_tb_beh.prj"/>
      <outfile xil_pn:name="VGA_Oscillator_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1769671783" xil_pn:in_ck="3270504803165922" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4530861799204445371" xil_pn:start_ts="1769671783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1769671788" xil_pn:in_ck="-3902427281687583583" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3752957472041728418" xil_pn:start_ts="1769671783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Oscillator.bld"/>
      <outfile xil_pn:name="VGA_Oscillator.ngd"/>
      <outfile xil_pn:name="VGA_Oscillator_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1769671797" xil_pn:in_ck="-3902427281687583582" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1769671788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Oscillator.pcf"/>
      <outfile xil_pn:name="VGA_Oscillator_map.map"/>
      <outfile xil_pn:name="VGA_Oscillator_map.mrp"/>
      <outfile xil_pn:name="VGA_Oscillator_map.ncd"/>
      <outfile xil_pn:name="VGA_Oscillator_map.ngm"/>
      <outfile xil_pn:name="VGA_Oscillator_map.xrpt"/>
      <outfile xil_pn:name="VGA_Oscillator_summary.xml"/>
      <outfile xil_pn:name="VGA_Oscillator_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1769671807" xil_pn:in_ck="4029120339422360763" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2723277317048801686" xil_pn:start_ts="1769671797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Oscillator.ncd"/>
      <outfile xil_pn:name="VGA_Oscillator.pad"/>
      <outfile xil_pn:name="VGA_Oscillator.par"/>
      <outfile xil_pn:name="VGA_Oscillator.ptwx"/>
      <outfile xil_pn:name="VGA_Oscillator.unroutes"/>
      <outfile xil_pn:name="VGA_Oscillator.xpi"/>
      <outfile xil_pn:name="VGA_Oscillator_pad.csv"/>
      <outfile xil_pn:name="VGA_Oscillator_pad.txt"/>
      <outfile xil_pn:name="VGA_Oscillator_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1769671814" xil_pn:in_ck="8757995482298759356" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1769671807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Oscillator.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vga_oscillator.bgn"/>
      <outfile xil_pn:name="vga_oscillator.bit"/>
      <outfile xil_pn:name="vga_oscillator.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1769671807" xil_pn:in_ck="-3902427281687583714" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1769671803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_Oscillator.twr"/>
      <outfile xil_pn:name="VGA_Oscillator.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
