<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p803" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_803{left:606px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.9px;}
#t2_803{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_803{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_803{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_803{left:95px;bottom:878px;letter-spacing:0.15px;}
#t6_803{left:160px;bottom:878px;letter-spacing:0.13px;word-spacing:0.01px;}
#t7_803{left:160px;bottom:850px;letter-spacing:-0.1px;word-spacing:-0.83px;}
#t8_803{left:160px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t9_803{left:160px;bottom:817px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ta_803{left:339px;bottom:817px;letter-spacing:-0.1px;}
#tb_803{left:438px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tc_803{left:160px;bottom:800px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#td_803{left:160px;bottom:772px;letter-spacing:-0.15px;word-spacing:0.05px;}
#te_803{left:160px;bottom:756px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tf_803{left:160px;bottom:729px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tg_803{left:160px;bottom:701px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_803{left:400px;bottom:702px;letter-spacing:-0.24px;}
#ti_803{left:433px;bottom:701px;letter-spacing:-0.09px;}
#tj_803{left:456px;bottom:702px;letter-spacing:-0.24px;}
#tk_803{left:513px;bottom:701px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tl_803{left:160px;bottom:684px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tm_803{left:249px;bottom:686px;letter-spacing:-0.01px;}
#tn_803{left:343px;bottom:684px;letter-spacing:-0.09px;}
#to_803{left:160px;bottom:657px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#tp_803{left:160px;bottom:639px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tq_803{left:402px;bottom:644px;}
#tr_803{left:410px;bottom:639px;letter-spacing:-0.15px;word-spacing:0.05px;}
#ts_803{left:160px;bottom:622px;letter-spacing:-0.12px;}
#tt_803{left:160px;bottom:595px;letter-spacing:-0.15px;word-spacing:0.06px;}
#tu_803{left:160px;bottom:566px;letter-spacing:-0.13px;}
#tv_803{left:247px;bottom:566px;letter-spacing:-0.1px;word-spacing:-0.45px;}
#tw_803{left:247px;bottom:549px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tx_803{left:247px;bottom:532px;letter-spacing:-0.11px;}
#ty_803{left:160px;bottom:503px;letter-spacing:-0.18px;}
#tz_803{left:247px;bottom:503px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t10_803{left:247px;bottom:486px;letter-spacing:-0.09px;word-spacing:-0.03px;}
#t11_803{left:247px;bottom:463px;letter-spacing:-0.1px;word-spacing:-0.12px;}
#t12_803{left:247px;bottom:446px;letter-spacing:-0.11px;}
#t13_803{left:160px;bottom:417px;letter-spacing:-0.15px;}
#t14_803{left:247px;bottom:417px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#t15_803{left:247px;bottom:401px;letter-spacing:-0.11px;}
#t16_803{left:247px;bottom:384px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t17_803{left:247px;bottom:361px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t18_803{left:247px;bottom:344px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t19_803{left:247px;bottom:327px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1a_803{left:247px;bottom:312px;letter-spacing:-0.01px;}
#t1b_803{left:349px;bottom:312px;letter-spacing:-0.06px;}
#t1c_803{left:395px;bottom:310px;}
#t1d_803{left:160px;bottom:281px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1e_803{left:247px;bottom:258px;letter-spacing:-0.14px;word-spacing:0.09px;}
#t1f_803{left:402px;bottom:258px;letter-spacing:-0.12px;}
#t1g_803{left:505px;bottom:258px;}
#t1h_803{left:509px;bottom:258px;letter-spacing:-0.46px;}
#t1i_803{left:538px;bottom:258px;letter-spacing:-0.16px;}
#t1j_803{left:247px;bottom:236px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1k_803{left:304px;bottom:236px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1l_803{left:592px;bottom:236px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1m_803{left:247px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t1n_803{left:247px;bottom:196px;letter-spacing:-0.12px;}
#t1o_803{left:247px;bottom:179px;letter-spacing:-0.11px;}
#t1p_803{left:160px;bottom:150px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1q_803{left:247px;bottom:127px;letter-spacing:-0.12px;word-spacing:-0.19px;}
#t1r_803{left:506px;bottom:127px;letter-spacing:-0.16px;word-spacing:-0.16px;}
#t1s_803{left:247px;bottom:110px;}
#t1t_803{left:257px;bottom:110px;letter-spacing:-0.12px;word-spacing:-0.01px;}

.s1_803{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_803{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_803{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_803{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_803{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_803{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s7_803{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s8_803{font-size:10px;font-family:Times-Roman_4fq;color:#000;}
.s9_803{font-size:14px;font-family:Times-Bold_4g2;color:#000;}
.t.v0_803{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts803" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg803Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg803" style="-webkit-user-select: none;"><object width="825" height="990" data="803/803.svg" type="image/svg+xml" id="pdf803" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_803" class="t s1_803">Caches and Write Buffers </span>
<span id="t2_803" class="t s2_803">ARM DDI 0100I </span><span id="t3_803" class="t s1_803">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_803" class="t s2_803">B6-19 </span>
<span id="t5_803" class="t s3_803">B6.6.5 </span><span id="t6_803" class="t s3_803">Register 7: cache management functions </span>
<span id="t7_803" class="t s4_803">The System Control coprocessor register 7 is a write-only register that is used to control L1 caches and write </span>
<span id="t8_803" class="t s4_803">buffers. It is also used to implement some similar functions on prefetch buffers and branch target caches, if </span>
<span id="t9_803" class="t s4_803">they exist, and to implement the </span><span id="ta_803" class="t s5_803">wait for interrupt </span><span id="tb_803" class="t s4_803">clock control function. Table B6-6 on page B6-21 lists </span>
<span id="tc_803" class="t s4_803">the functions available. </span>
<span id="td_803" class="t s4_803">The level 1 cache maintenance operations shown in Table B6-6 on page B6-21 are invoked using the </span>
<span id="te_803" class="t s4_803">following instruction format: </span>
<span id="tf_803" class="t v0_803 s6_803">MCR p15,0,&lt;Rd&gt;,c7,&lt;CRm&gt;,&lt;opcode2&gt; </span>
<span id="tg_803" class="t s4_803">Writing to register 7 with a combination of </span><span id="th_803" class="t v0_803 s6_803">&lt;CRm&gt; </span><span id="ti_803" class="t s4_803">and </span><span id="tj_803" class="t v0_803 s6_803">&lt;opcode2&gt; </span><span id="tk_803" class="t s4_803">that is not listed in Table B6-6 on </span>
<span id="tl_803" class="t s4_803">page B6-21 has </span><span id="tm_803" class="t s7_803">UNPREDICTABLE </span><span id="tn_803" class="t s4_803">results. </span>
<span id="to_803" class="t s4_803">Most CP15 register 7 operations can only be executed in a privileged mode. A small number of instructions </span>
<span id="tp_803" class="t s4_803">can also be executed in User mode, marked </span>
<span id="tq_803" class="t s8_803">c </span>
<span id="tr_803" class="t s4_803">in Table B6-6 on page B6-21. Attempting to execute a </span>
<span id="ts_803" class="t s4_803">privileged operation in User mode will result in an Undefined Instruction exception. </span>
<span id="tt_803" class="t s4_803">In Table B6-6 on page B6-21, the following terms apply: </span>
<span id="tu_803" class="t s9_803">Clean </span><span id="tv_803" class="t s4_803">Applies to write-back data caches, and means that if the cache line contains stored data that </span>
<span id="tw_803" class="t s4_803">has not yet been written out to main memory, it is written to main memory now, and the line </span>
<span id="tx_803" class="t s4_803">is marked as clean. </span>
<span id="ty_803" class="t s9_803">Invalidate </span><span id="tz_803" class="t s4_803">Means that the cache line (or all the lines in the cache) is marked as invalid. No cache hits </span>
<span id="t10_803" class="t s4_803">can occur for that line until it is re-allocated to an address. </span>
<span id="t11_803" class="t s4_803">For write-back data caches, this does not include cleaning the cache line unless that is also </span>
<span id="t12_803" class="t s4_803">stated. </span>
<span id="t13_803" class="t s9_803">Prefetch </span><span id="t14_803" class="t s4_803">Means the memory cache line at the specified virtual address is loaded into the cache if the </span>
<span id="t15_803" class="t s4_803">location does not abort, and is marked as cacheable. If the prefetch has an abort (due to </span>
<span id="t16_803" class="t s4_803">MMU or MPU), the operation is guaranteed not to access memory. </span>
<span id="t17_803" class="t s4_803">In ARMv6 there is no alignment requirement for the virtual address. Prior to ARMv6 the </span>
<span id="t18_803" class="t s4_803">address was required to be cache line aligned. This operation must be supported with caches </span>
<span id="t19_803" class="t s4_803">that use Format C lockdown, see Table B6-1 on page B6-14. In other cases, the operation is </span>
<span id="t1a_803" class="t s7_803">IMPLEMENTATION </span><span id="t1b_803" class="t s7_803">DEFINED</span><span id="t1c_803" class="t s4_803">. </span>
<span id="t1d_803" class="t s9_803">Data synchronization barrier </span>
<span id="t1e_803" class="t s4_803">Formerly data write barrier, </span><span id="t1f_803" class="t s5_803">DataWriteBarrier </span><span id="t1g_803" class="t s4_803">(</span><span id="t1h_803" class="t s5_803">DWB</span><span id="t1i_803" class="t s4_803">). </span>
<span id="t1j_803" class="t s4_803">DSB. See </span><span id="t1k_803" class="t s5_803">DataSynchronizationBarrier (DSB) CP15 register 7 </span><span id="t1l_803" class="t s4_803">on page B2-18 for the new </span>
<span id="t1m_803" class="t s4_803">ARMv6 definition. </span>
<span id="t1n_803" class="t s4_803">Data synchronization barrier can be executed in both privileged and user modes of </span>
<span id="t1o_803" class="t s4_803">operation. </span>
<span id="t1p_803" class="t s9_803">Data memory barrier </span>
<span id="t1q_803" class="t s4_803">DMB. Introduced in ARMv6, and described in </span><span id="t1r_803" class="t s5_803">DataMemoryBarrier (DMB) CP15 register </span>
<span id="t1s_803" class="t s5_803">7 </span><span id="t1t_803" class="t s4_803">on page B2-18. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
