v 20111231 2
C 45400 49200 1 0 0 EMBEDDEDlpc1114fn28-1.sym
[
P 45500 54900 45800 54900 1 0 0
{
T 45700 54950 5 8 1 1 0 6 1
pinnumber=1
T 45700 54850 5 8 0 1 0 8 1
pinseq=1
T 45850 54900 9 8 1 1 0 0 1
pinlabel=PIO0_8/MISO0/CT16B0_MAT0
T 45850 54900 5 8 0 1 0 2 1
pintype=io
}
P 45500 54500 45800 54500 1 0 0
{
T 45700 54550 5 8 1 1 0 6 1
pinnumber=2
T 45700 54450 5 8 0 1 0 8 1
pinseq=2
T 45850 54500 9 8 1 1 0 0 1
pinlabel=PIO0_9/MOSI0/CT16B0_MAT1
T 45850 54500 5 8 0 1 0 2 1
pintype=io
}
P 45500 54100 45800 54100 1 0 0
{
T 45700 54150 5 8 1 1 0 6 1
pinnumber=3
T 45700 54050 5 8 0 1 0 8 1
pinseq=3
T 45850 54100 9 8 1 1 0 0 1
pinlabel=PIO0_10/SCK0/CT16B0_MAT2
T 45850 54100 5 8 0 1 0 2 1
pintype=io
}
P 45500 53700 45800 53700 1 0 0
{
T 45700 53750 5 8 1 1 0 6 1
pinnumber=4
T 45700 53650 5 8 0 1 0 8 1
pinseq=4
T 45850 53700 9 8 1 1 0 0 1
pinlabel=PIO0_11/AD0/CT32B0_MAT3
T 45850 53700 5 8 0 1 0 2 1
pintype=io
}
P 45500 53300 45800 53300 1 0 0
{
T 45700 53350 5 8 1 1 0 6 1
pinnumber=5
T 45700 53250 5 8 0 1 0 8 1
pinseq=5
T 45850 53300 9 8 1 1 0 0 1
pinlabel=PIO0_5/SDA
T 45850 53300 5 8 0 1 0 2 1
pintype=io
}
P 45500 52900 45800 52900 1 0 0
{
T 45700 52950 5 8 1 1 0 6 1
pinnumber=6
T 45700 52850 5 8 0 1 0 8 1
pinseq=6
T 45850 52900 9 8 1 1 0 0 1
pinlabel=PIO0_6/SCK0
T 45850 52900 5 8 0 1 0 2 1
pintype=io
}
P 45500 52500 45800 52500 1 0 0
{
T 45700 52550 5 8 1 1 0 6 1
pinnumber=7
T 45700 52450 5 8 0 1 0 8 1
pinseq=7
T 45850 52500 9 8 1 1 0 0 1
pinlabel=VDDA
T 45850 52500 5 8 0 1 0 2 1
pintype=pwr
}
P 45500 52100 45800 52100 1 0 0
{
T 45700 52150 5 8 1 1 0 6 1
pinnumber=8
T 45700 52050 5 8 0 1 0 8 1
pinseq=8
T 45850 52100 9 8 1 1 0 0 1
pinlabel=VSSA
T 45850 52100 5 8 0 1 0 2 1
pintype=pwr
}
P 45500 51700 45800 51700 1 0 0
{
T 45700 51750 5 8 1 1 0 6 1
pinnumber=9
T 45700 51650 5 8 0 1 0 8 1
pinseq=9
T 45850 51700 9 8 1 1 0 0 1
pinlabel=PIO1_0/AD1/CT32B1_CAP0
T 45850 51700 5 8 0 1 0 2 1
pintype=io
}
P 45500 51300 45800 51300 1 0 0
{
T 45700 51350 5 8 1 1 0 6 1
pinnumber=10
T 45700 51250 5 8 0 1 0 8 1
pinseq=10
T 45850 51300 9 8 1 1 0 0 1
pinlabel=PIO1_1/AD2/CT32B1_MAT0
T 45850 51300 5 8 0 1 0 2 1
pintype=io
}
P 45500 50900 45800 50900 1 0 0
{
T 45700 50950 5 8 1 1 0 6 1
pinnumber=11
T 45700 50850 5 8 0 1 0 8 1
pinseq=11
T 45850 50900 9 8 1 1 0 0 1
pinlabel=PIO1_2/AD3/CT32B1_MAT1
T 45850 50900 5 8 0 1 0 2 1
pintype=io
}
P 45500 50500 45800 50500 1 0 0
{
T 45700 50550 5 8 1 1 0 6 1
pinnumber=12
T 45700 50450 5 8 0 1 0 8 1
pinseq=12
T 45850 50500 9 8 1 1 0 0 1
pinlabel=PIO1_3/AD4/CT32B1_MAT2
T 45850 50500 5 8 0 1 0 2 1
pintype=io
}
P 45500 50100 45800 50100 1 0 0
{
T 45700 50150 5 8 1 1 0 6 1
pinnumber=13
T 45700 50050 5 8 0 1 0 8 1
pinseq=13
T 45850 50100 9 8 1 1 0 0 1
pinlabel=PIO1_4/AD5/CT32B1_MAT3
T 45850 50100 5 8 0 1 0 2 1
pintype=io
}
P 45500 49700 45800 49700 1 0 0
{
T 45700 49750 5 8 1 1 0 6 1
pinnumber=14
T 45700 49650 5 8 0 1 0 8 1
pinseq=14
T 45850 49700 9 8 1 1 0 0 1
pinlabel=PIO1_5/\_RTS\_/CT32B0_CAP0
T 45850 49700 5 8 0 1 0 2 1
pintype=io
}
P 50300 54900 50000 54900 1 0 0
{
T 50100 54950 5 8 1 1 0 0 1
pinnumber=28
T 50100 54850 5 8 0 1 0 2 1
pinseq=15
T 49950 54900 9 8 1 1 0 6 1
pinlabel=PIO0_7/\_CTS\_
T 49950 54900 5 8 0 1 0 8 1
pintype=io
}
P 50300 54500 50000 54500 1 0 0
{
T 50100 54550 5 8 1 1 0 0 1
pinnumber=27
T 50100 54450 5 8 0 1 0 2 1
pinseq=16
T 49950 54500 9 8 1 1 0 6 1
pinlabel=PIO0_4/SCL
T 49950 54500 5 8 0 1 0 8 1
pintype=io
}
P 50300 54100 50000 54100 1 0 0
{
T 50100 54150 5 8 1 1 0 0 1
pinnumber=26
T 50100 54050 5 8 0 1 0 2 1
pinseq=17
T 49950 54100 9 8 1 1 0 6 1
pinlabel=PIO0_3
T 49950 54100 5 8 0 1 0 8 1
pintype=io
}
P 50300 53700 50000 53700 1 0 0
{
T 50100 53750 5 8 1 1 0 0 1
pinnumber=25
T 50100 53650 5 8 0 1 0 2 1
pinseq=18
T 49950 53700 9 8 1 1 0 6 1
pinlabel=PIO0_2/SSEL0/CT16B0_CAP0
T 49950 53700 5 8 0 1 0 8 1
pintype=io
}
P 50300 53300 50000 53300 1 0 0
{
T 50100 53350 5 8 1 1 0 0 1
pinnumber=24
T 50100 53250 5 8 0 1 0 2 1
pinseq=19
T 49950 53300 9 8 1 1 0 6 1
pinlabel=PIO0_1/CLKOUT/CT32B0_MAT2
T 49950 53300 5 8 0 1 0 8 1
pintype=io
}
P 50300 52900 50000 52900 1 0 0
{
T 50100 52950 5 8 1 1 0 0 1
pinnumber=23
T 50100 52850 5 8 0 1 0 2 1
pinseq=20
T 49950 52900 9 8 1 1 0 6 1
pinlabel=\_RESET\_/PIO0_0
T 49950 52900 5 8 0 1 0 8 1
pintype=io
}
P 50300 52500 50000 52500 1 0 0
{
T 50100 52550 5 8 1 1 0 0 1
pinnumber=22
T 50100 52450 5 8 0 1 0 2 1
pinseq=21
T 49950 52500 9 8 1 1 0 6 1
pinlabel=VSS
T 49950 52500 5 8 0 1 0 8 1
pintype=pwr
}
P 50300 52100 50000 52100 1 0 0
{
T 50100 52150 5 8 1 1 0 0 1
pinnumber=21
T 50100 52050 5 8 0 1 0 2 1
pinseq=22
T 49950 52100 9 8 1 1 0 6 1
pinlabel=VDD
T 49950 52100 5 8 0 1 0 8 1
pintype=pwr
}
P 50300 51700 50000 51700 1 0 0
{
T 50100 51750 5 8 1 1 0 0 1
pinnumber=20
T 50100 51650 5 8 0 1 0 2 1
pinseq=23
T 49950 51700 9 8 1 1 0 6 1
pinlabel=XTALIN
T 49950 51700 5 8 0 1 0 8 1
pintype=io
}
P 50300 51300 50000 51300 1 0 0
{
T 50100 51350 5 8 1 1 0 0 1
pinnumber=19
T 50100 51250 5 8 0 1 0 2 1
pinseq=24
T 49950 51300 9 8 1 1 0 6 1
pinlabel=XTALOUT
T 49950 51300 5 8 0 1 0 8 1
pintype=io
}
P 50300 50900 50000 50900 1 0 0
{
T 50100 50950 5 8 1 1 0 0 1
pinnumber=18
T 50100 50850 5 8 0 1 0 2 1
pinseq=25
T 49950 50900 9 8 1 1 0 6 1
pinlabel=PIO1_9/CT16B1_MAT0
T 49950 50900 5 8 0 1 0 8 1
pintype=io
}
P 50300 50500 50000 50500 1 0 0
{
T 50100 50550 5 8 1 1 0 0 1
pinnumber=17
T 50100 50450 5 8 0 1 0 2 1
pinseq=26
T 49950 50500 9 8 1 1 0 6 1
pinlabel=PIO1_8/CT16B1_CAP0
T 49950 50500 5 8 0 1 0 8 1
pintype=io
}
P 50300 50100 50000 50100 1 0 0
{
T 50100 50150 5 8 1 1 0 0 1
pinnumber=16
T 50100 50050 5 8 0 1 0 2 1
pinseq=27
T 49950 50100 9 8 1 1 0 6 1
pinlabel=PIO1_7/TXD/CT32B0_MAT1
T 49950 50100 5 8 0 1 0 8 1
pintype=io
}
P 50300 49700 50000 49700 1 0 0
{
T 50100 49750 5 8 1 1 0 0 1
pinnumber=15
T 50100 49650 5 8 0 1 0 2 1
pinseq=28
T 49950 49700 9 8 1 1 0 6 1
pinlabel=PIO1_6/RXD/CT32B0_MAT0
T 49950 49700 5 8 0 1 0 8 1
pintype=io
}
B 45800 49300 4200 6000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 50000 55400 8 10 0 1 0 6 1
refdes=U?
T 45800 55400 9 10 1 0 0 0 1
LPC1114FN28
T 45800 55600 5 10 0 0 0 0 1
device=LPC1114FN28
T 45800 55800 5 10 0 0 0 0 1
footprint=DIP28
T 45800 56000 5 10 0 0 0 0 1
author=Matt Sarnoff (www.msarnoff.org)
T 45800 56200 5 10 0 0 0 0 1
documentation=http://www.nxp.com/documents/data_sheet/LPC111X.pdf
T 45800 56400 5 10 0 0 0 0 1
description=ARM Cortex-M0 Microcontroller
T 45800 56600 5 10 0 0 0 0 1
numslots=0
]
{
T 50000 55400 5 10 1 1 0 6 1
refdes=U4
T 45800 55600 5 10 0 0 0 0 1
device=LPC1114FN28
T 45800 55800 5 10 0 0 0 0 1
footprint=DIP28
}
C 50600 52100 1 0 0 vcc-1.sym
C 50400 52200 1 0 0 gnd-1.sym
C 54400 51900 1 0 0 EMBEDDEDmcp4921-1.sym
[
P 54500 53600 54700 53600 1 0 0
{
T 54700 53650 5 8 1 1 0 6 1
pinnumber=2
T 54700 53550 5 8 0 1 0 8 1
pinseq=1
T 54850 53600 9 8 1 1 0 0 1
pinlabel=\_CS\_
T 54850 53600 5 8 0 1 0 2 1
pintype=in
}
V 54750 53600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 54500 53200 54800 53200 1 0 0
{
T 54700 53250 5 8 1 1 0 6 1
pinnumber=3
T 54700 53150 5 8 0 1 0 8 1
pinseq=2
T 54925 53200 9 8 1 1 0 0 1
pinlabel=SCK
T 54925 53200 5 8 0 1 0 2 1
pintype=in
}
L 54900 53200 54800 53275 3 0 0 0 -1 -1
L 54900 53200 54800 53125 3 0 0 0 -1 -1
P 54500 52800 54800 52800 1 0 0
{
T 54700 52850 5 8 1 1 0 6 1
pinnumber=4
T 54700 52750 5 8 0 1 0 8 1
pinseq=3
T 54850 52800 9 8 1 1 0 0 1
pinlabel=SDI
T 54850 52800 5 8 0 1 0 2 1
pintype=in
}
P 54500 52400 54700 52400 1 0 0
{
T 54700 52450 5 8 1 1 0 6 1
pinnumber=5
T 54700 52350 5 8 0 1 0 8 1
pinseq=4
T 54850 52400 9 8 1 1 0 0 1
pinlabel=\_LDAC\_
T 54850 52400 5 8 0 1 0 2 1
pintype=in
}
V 54750 52400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56500 53600 56200 53600 1 0 0
{
T 56300 53650 5 8 1 1 0 0 1
pinnumber=8
T 56300 53550 5 8 0 1 0 2 1
pinseq=5
T 56150 53600 9 8 1 1 0 6 1
pinlabel=VOUT
T 56150 53600 5 8 0 1 0 8 1
pintype=out
}
P 56500 53200 56200 53200 1 0 0
{
T 56300 53250 5 8 1 1 0 0 1
pinnumber=6
T 56300 53150 5 8 0 1 0 2 1
pinseq=6
T 56150 53200 9 8 1 1 0 6 1
pinlabel=VREF
T 56150 53200 5 8 0 1 0 8 1
pintype=in
}
B 54800 52000 1400 2000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 56200 54100 8 10 0 1 0 6 1
refdes=U?
T 54800 54100 9 10 1 0 0 0 1
MCP4921
T 54800 54300 5 10 0 0 0 0 1
device=MCP4921
T 54800 54500 5 10 0 0 0 0 1
footprint=DIP8
T 54800 54700 5 10 0 0 0 0 1
author=Matt Sarnoff (www.msarnoff.org)
T 54800 54900 5 10 0 0 0 0 1
documentation=http://ww1.microchip.com/downloads/en/devicedoc/21897b.pdf
T 54800 55100 5 10 0 0 0 0 1
description=12-Bit DAC with SPI Interface
T 54800 55300 5 10 0 0 0 0 1
numslots=0
T 54800 55500 5 10 0 0 0 0 1
net=Vcc:1
T 54800 55700 5 10 0 0 0 0 1
net=GND:7
]
{
T 56200 54100 5 10 1 1 0 6 1
refdes=U3
T 54800 54300 5 10 0 0 0 0 1
device=MCP4921
T 54800 54500 5 10 0 0 0 0 1
footprint=DIP8
}
N 54500 53600 50300 53600 4
N 54500 53200 54200 53200 4
N 54200 53200 54200 56100 4
N 54200 56100 42300 56100 4
N 42300 56100 42300 52900 4
N 42300 52900 45500 52900 4
N 54500 52800 53800 52800 4
N 53800 52800 53800 55700 4
N 53800 55700 45100 55700 4
N 45100 55700 45100 54500 4
N 45100 54500 45500 54500 4
C 54400 52100 1 0 0 gnd-1.sym
C 51200 52300 1 270 0 crystal-1.sym
{
T 51700 52100 5 10 0 0 270 0 1
device=CRYSTAL
T 51500 52000 5 10 1 1 0 0 1
refdes=X1
T 51500 51800 5 10 1 1 0 0 1
value=25MHz
T 51900 52100 5 10 0 0 270 0 1
symversion=0.1
}
C 51300 52100 1 0 0 capacitor-1.sym
{
T 51500 52800 5 10 0 0 0 0 1
device=CAPACITOR
T 51400 52600 5 10 1 1 0 0 1
refdes=C5
T 51700 52600 5 10 1 1 0 0 1
value=18pF
T 51500 53000 5 10 0 0 0 0 1
symversion=0.1
}
C 52100 52000 1 0 0 gnd-1.sym
C 51300 51400 1 0 0 capacitor-1.sym
{
T 51500 52100 5 10 0 0 0 0 1
device=CAPACITOR
T 51400 51200 5 10 1 1 0 0 1
refdes=C6
T 51700 51200 5 10 1 1 0 0 1
value=18pF
T 51500 52300 5 10 0 0 0 0 1
symversion=0.1
}
C 52100 51300 1 0 0 gnd-1.sym
N 50300 51700 51000 51700 4
N 51000 52300 51300 52300 4
N 51000 51700 51000 52300 4
N 50300 51300 51300 51300 4
N 51300 51300 51300 51600 4
N 56500 53200 56500 52900 4
C 44600 45300 1 0 0 connector6-1.sym
{
T 44600 47300 5 10 1 1 0 0 1
device=FTDI header
T 44600 47500 5 10 1 1 0 0 1
refdes=CONN1
}
T 45400 47000 9 10 1 0 0 0 1
GND
T 45400 46700 9 10 1 0 0 0 1
CTS
T 45400 46400 9 10 1 0 0 0 1
VCC
T 45400 46100 9 10 1 0 0 0 1
TXD
T 45400 45800 9 10 1 0 0 0 1
RXD
T 45400 45500 9 10 1 0 0 0 1
RTS
N 46300 46100 50300 46100 4
N 50300 43800 50300 49700 4
N 46300 45800 50600 45800 4
N 50600 45800 50600 50100 4
N 50600 50100 50300 50100 4
C 44300 43200 1 0 0 6n137-1.sym
{
T 44600 45400 5 10 0 0 0 0 1
device=6n137
T 44600 45100 5 10 0 0 0 0 1
footprint=DIP8
T 45800 44800 5 10 1 1 0 0 1
refdes=U5
}
C 40300 42900 1 0 0 EMBEDDEDDIN5-1.sym
[
V 40950 43800 650 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 40550 44550 5 10 0 1 0 0 1
device=DIN 5 female
P 41200 42900 41800 42900 1 0 1
{
T 41650 42950 5 8 1 1 0 0 1
pinlabel=6
T 41750 43000 5 8 0 0 0 0 1
pinseq=6
T 41850 42900 5 8 0 1 0 0 1
pintype=pas
T 42400 42900 5 10 0 0 0 0 1
pinnumber=6
}
T 40700 44800 8 10 0 1 0 0 1
refdes=CONN?
V 41200 44100 51 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41250 44100 41800 44100 1 0 1
{
T 41650 44150 5 8 1 1 0 0 1
pinlabel=4
T 41750 44150 5 8 0 0 0 0 1
pinseq=4
T 41850 44050 5 8 0 1 0 0 1
pintype=pas
T 42350 44100 5 10 0 0 0 0 1
pinnumber=4
}
V 41350 43800 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41400 43800 41800 43800 1 0 1
{
T 41650 43850 5 8 1 1 0 0 1
pinlabel=2
T 41750 43850 5 8 0 0 0 0 1
pinseq=2
T 41850 43750 5 8 0 1 0 0 1
pintype=pas
T 42400 43800 5 10 0 0 0 0 1
pinnumber=2
}
V 40950 44250 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41050 44400 41800 44400 1 0 1
{
T 41650 44450 5 8 1 1 0 0 1
pinlabel=1
T 41750 44450 5 8 0 0 0 0 1
pinseq=1
T 41850 44350 5 8 0 1 0 0 1
pintype=pas
T 42350 44400 5 10 0 0 0 0 1
pinnumber=1
}
L 41700 43800 41704 43807 3 0 0 0 -1 -1
V 40950 43350 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41050 43200 41800 43200 1 0 1
{
T 41650 43250 5 8 1 1 0 0 1
pinlabel=3
T 41750 43250 5 8 0 0 0 0 1
pinseq=3
T 41850 43150 5 8 0 1 0 0 1
pintype=pas
T 42350 43200 5 10 0 0 0 0 1
pinnumber=3
}
V 41200 43500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 41250 43500 41800 43500 1 0 1
{
T 41650 43550 5 8 1 1 0 0 1
pinlabel=5
T 41750 43550 5 8 0 0 0 0 1
pinseq=5
T 41850 43450 5 8 0 1 0 0 1
pintype=pas
T 42350 43500 5 10 0 0 0 0 1
pinnumber=5
}
L 41050 44400 40950 44300 3 0 0 0 -1 -1
L 40950 43300 41050 43200 3 0 0 0 -1 -1
L 41200 42900 40950 43150 3 0 0 0 -1 -1
T 40600 45100 9 10 0 0 0 0 1
author=Karel 'Clock' Kulhavy, http://ronja.twibright.com
T 40600 45300 9 10 0 0 0 0 1
numslots=0
T 40600 45500 9 10 0 0 0 0 1
description=DIN 5 female outside view
T 42000 43800 8 10 0 1 0 0 1
footprint=din5
T 42700 45000 8 10 0 1 0 0 1
dist-license=GPL, GFDL or CC-BY-SA
T 42400 44400 8 10 0 1 0 0 1
use-license=GFDL or CC-BY-SA
]
{
T 40550 44550 5 10 1 1 0 0 1
device=DIN 5 female
T 40700 44800 5 10 1 1 0 0 1
refdes=CONN2
T 42000 43800 5 10 0 1 0 0 1
footprint=din5
}
C 42200 44000 1 0 0 resistor-1.sym
{
T 42500 44400 5 10 0 0 0 0 1
device=RESISTOR
T 42700 44300 5 10 1 1 0 0 1
value=220
T 42400 44300 5 10 1 1 0 0 1
refdes=R2
}
C 43300 43200 1 90 0 diode-1.sym
{
T 42700 43600 5 10 0 0 90 0 1
device=DIODE
T 43600 43800 5 10 1 1 180 0 1
refdes=D1
T 44000 43600 5 10 1 1 180 0 1
value=1N4148
}
N 42700 43200 44300 43200 4
N 42700 43200 42700 43500 4
N 42700 43500 41800 43500 4
N 43100 44100 44300 44100 4
N 44300 43800 44300 43200 4
C 46200 43200 1 0 0 gnd-1.sym
C 46300 44700 1 0 0 vcc-1.sym
N 46500 44100 46500 44700 4
C 46900 44700 1 270 0 resistor-1.sym
{
T 47300 44400 5 10 0 0 270 0 1
device=RESISTOR
T 47200 44100 5 10 1 1 0 0 1
value=8.2k
T 47200 44300 5 10 1 1 0 0 1
refdes=R3
}
N 46300 43800 50300 43800 4
C 46800 44700 1 0 0 vcc-1.sym
N 46500 44100 46300 44100 4
N 46300 44400 46500 44400 4
C 61000 52900 1 0 1 EMBEDDED6.3mmJack.sym
[
L 61000 53600 61000 52900 3 0 0 0 -1 -1
L 61000 52900 60900 52900 3 0 0 0 -1 -1
L 60900 53600 60900 52900 3 0 0 0 -1 -1
L 60900 53600 61000 53600 3 0 0 0 -1 -1
L 60700 53600 60600 53500 3 0 0 0 -1 -1
L 60600 53500 60500 53600 3 0 0 0 -1 -1
L 60500 53600 59900 53600 3 0 0 0 -1 -1
L 60400 53200 60300 53300 3 0 0 0 -1 -1
L 60300 53300 60200 53200 3 0 0 0 -1 -1
L 60200 53200 59900 53200 3 0 0 0 -1 -1
L 60900 52900 59900 52900 3 0 0 0 -1 -1
P 59400 53600 59900 53600 1 0 0
{
T 59400 53600 5 10 0 1 0 6 1
pinnumber=2
T 60000 53800 5 10 0 0 0 6 1
pinseq=2
}
P 59400 53200 59900 53200 1 0 0
{
T 59400 53200 5 10 0 1 0 6 1
pinnumber=3
T 60000 53400 5 10 0 0 0 6 1
pinseq=3
}
P 59400 52900 59900 52900 1 0 0
{
T 59400 52900 5 10 0 1 0 6 1
pinnumber=1
T 60000 52800 5 10 0 0 0 6 1
pinseq=1
}
T 61000 53870 8 10 0 0 0 6 1
footprint=6.3mmJack
T 61000 53800 8 10 0 1 0 6 1
refdes=CONN?
T 61000 54000 5 10 0 0 0 6 1
author=Levente Kovacs
T 61000 54200 5 10 0 0 0 6 1
email=levente.kovacs@interware.hu
T 61000 54400 5 10 0 0 0 6 1
dist-license=GPL
T 61000 54600 5 10 0 0 0 6 1
use-license=unlimited
]
{
T 61000 53870 5 10 0 0 0 6 1
footprint=6.3mmJack
T 61000 53800 5 10 1 1 0 6 1
refdes=CONN3
}
C 59300 52600 1 0 0 gnd-1.sym
C 58300 53400 1 0 0 capacitor-2.sym
{
T 58500 54100 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 58400 53900 5 10 1 1 0 0 1
refdes=C7
T 58800 53900 5 10 1 1 0 0 1
value=1uF
T 58500 54300 5 10 0 0 0 0 1
symversion=0.1
}
C 52700 52800 1 0 0 resistor-1.sym
{
T 53000 53200 5 10 0 0 0 0 1
device=RESISTOR
T 53100 53100 5 10 1 1 0 0 1
value=4.7k
T 52800 53100 5 10 1 1 0 0 1
refdes=R4
}
N 52700 52900 50300 52900 4
C 53400 52900 1 0 0 vcc-1.sym
C 44700 42400 1 0 0 capacitor-1.sym
{
T 44900 43100 5 10 0 0 0 0 1
device=CAPACITOR
T 44900 42900 5 10 1 1 0 0 1
refdes=C13
T 45300 42900 5 10 1 1 0 0 1
value=0.1uF
T 44900 43300 5 10 0 0 0 0 1
symversion=0.1
}
C 45500 42300 1 0 0 gnd-1.sym
C 44500 42600 1 0 0 vcc-1.sym
C 54900 51200 1 0 0 capacitor-1.sym
{
T 55100 51900 5 10 0 0 0 0 1
device=CAPACITOR
T 55100 51700 5 10 1 1 0 0 1
refdes=C10
T 55500 51700 5 10 1 1 0 0 1
value=0.1uF
T 55100 52100 5 10 0 0 0 0 1
symversion=0.1
}
C 55700 51100 1 0 0 gnd-1.sym
C 54700 51400 1 0 0 vcc-1.sym
C 47400 47600 1 0 0 capacitor-1.sym
{
T 47600 48300 5 10 0 0 0 0 1
device=CAPACITOR
T 47600 48100 5 10 1 1 0 0 1
refdes=C9
T 47900 48100 5 10 1 1 0 0 1
value=0.1uF
T 47600 48500 5 10 0 0 0 0 1
symversion=0.1
}
C 48200 47500 1 0 0 gnd-1.sym
C 47200 47800 1 0 0 vcc-1.sym
C 34900 50700 1 0 0 switch-pushbutton-no-1.sym
{
T 35300 51000 5 10 1 1 0 0 1
refdes=S2
T 35300 51300 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 34900 49700 1 0 0 switch-pushbutton-no-1.sym
{
T 35300 50000 5 10 1 1 0 0 1
refdes=S3
T 35300 50300 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 34800 49400 1 0 0 gnd-1.sym
C 34800 50400 1 0 0 gnd-1.sym
C 35900 49600 1 0 0 output-2.sym
{
T 36800 49800 5 10 0 0 0 0 1
net=ENVSELECT:1
T 36100 50300 5 10 0 0 0 0 1
device=none
T 36800 49700 5 10 1 1 0 1 1
value=ENVSELECT
}
C 35900 50600 1 0 0 output-2.sym
{
T 36800 50800 5 10 0 0 0 0 1
net=CHORDPGM:1
T 36100 51300 5 10 0 0 0 0 1
device=none
T 36800 50700 5 10 1 1 0 1 1
value=CHORDPGM
}
C 52800 55300 1 90 1 input-2.sym
{
T 52600 55300 5 10 0 0 90 6 1
net=CHORDPGM:1
T 52100 54700 5 10 0 0 90 6 1
device=none
T 52700 54900 5 10 1 1 180 4 1
value=CHORDPGM
}
N 52700 52900 52700 53900 4
C 45200 51800 1 0 0 gnd-1.sym
C 45100 52500 1 0 0 vcc-1.sym
N 45500 52100 45300 52100 4
N 45500 52500 45300 52500 4
N 50500 52500 50300 52500 4
N 50300 52100 50800 52100 4
C 38200 50600 1 0 0 pot-1.sym
{
T 39000 51500 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 38200 51000 5 10 1 1 0 0 1
refdes=VR2
T 38700 50400 5 10 1 1 0 3 1
value=50k lin.
T 39000 52100 5 10 0 0 0 0 1
footprint=none
}
C 38100 50400 1 0 0 gnd-1.sym
N 45500 51700 38700 51700 4
N 38700 51700 38700 51200 4
T 38700 50300 9 10 1 0 0 5 1
DETUNE
T 40000 50300 9 10 1 0 0 5 1
WAVEFORM
C 46300 46900 1 0 0 nc-right-1.sym
{
T 46400 47400 5 10 0 0 0 0 1
value=NoConnection
T 46400 47600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46300 46600 1 0 0 nc-right-1.sym
{
T 46400 47100 5 10 0 0 0 0 1
value=NoConnection
T 46400 47300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46300 46300 1 0 0 nc-right-1.sym
{
T 46400 46800 5 10 0 0 0 0 1
value=NoConnection
T 46400 47000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 46300 45400 1 0 0 nc-right-1.sym
{
T 46400 45900 5 10 0 0 0 0 1
value=NoConnection
T 46400 46100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 41800 43100 1 0 0 nc-right-1.sym
{
T 41900 43600 5 10 0 0 0 0 1
value=NoConnection
T 41900 43800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 41800 42800 1 0 0 nc-right-1.sym
{
T 41900 43300 5 10 0 0 0 0 1
value=NoConnection
T 41900 43500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 41800 43700 1 0 0 nc-right-1.sym
{
T 41900 44200 5 10 0 0 0 0 1
value=NoConnection
T 41900 44400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 41800 44300 1 0 0 nc-right-1.sym
{
T 41900 44800 5 10 0 0 0 0 1
value=NoConnection
T 41900 45000 5 10 0 0 0 0 1
device=DRC_Directive
}
N 41800 44100 42200 44100 4
C 43100 47800 1 0 1 4053-2.sym
{
T 41400 50900 5 10 1 1 0 0 1
refdes=U5
T 42800 51050 5 10 0 0 0 6 1
device=4053
T 42800 51250 5 10 0 0 0 6 1
footprint=DIP16
}
N 43100 50100 43300 50100 4
N 43300 50100 43300 48500 4
N 43100 48500 50900 48500 4
N 43100 49300 43300 49300 4
C 43000 47800 1 0 0 gnd-1.sym
N 45500 50500 43500 50500 4
N 43500 50500 43500 49700 4
N 43500 49700 43100 49700 4
N 45500 50100 43700 50100 4
N 43700 50100 43700 48900 4
N 43700 48900 43100 48900 4
N 50900 48500 50900 50500 4
N 50900 50500 50300 50500 4
C 38900 50700 1 0 0 vcc-1.sym
C 39400 50400 1 0 0 gnd-1.sym
C 40200 50700 1 0 0 vcc-1.sym
C 39500 50600 1 0 0 pot-1.sym
{
T 40300 51500 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 39500 51000 5 10 1 1 0 0 1
refdes=VR1
T 40000 50400 5 10 1 1 0 3 1
value=50k lin.
T 40300 52100 5 10 0 0 0 0 1
footprint=none
}
C 38200 49300 1 0 0 pot-1.sym
{
T 39000 50200 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 38200 49700 5 10 1 1 0 0 1
refdes=VR4
T 38700 49100 5 10 1 1 0 3 1
value=50k lin.
T 39000 50800 5 10 0 0 0 0 1
footprint=none
}
C 38100 48300 1 0 0 gnd-1.sym
C 38900 49400 1 0 0 vcc-1.sym
C 39400 49100 1 0 0 gnd-1.sym
C 40200 49400 1 0 0 vcc-1.sym
C 39500 49300 1 0 0 pot-1.sym
{
T 40300 50200 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 39500 49700 5 10 1 1 0 0 1
refdes=VR3
T 40000 49100 5 10 1 1 0 3 1
value=50k lin.
T 40300 50800 5 10 0 0 0 0 1
footprint=none
}
T 38700 48300 9 10 1 0 0 5 1
RELEASE
T 40000 49000 9 10 1 0 0 5 1
ATTACK
N 40700 50500 41100 50500 4
C 38200 47000 1 0 0 pot-1.sym
{
T 39000 47900 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 38200 47400 5 10 1 1 0 0 1
refdes=VR6
T 38700 46800 5 10 1 1 0 3 1
value=50k lin.
T 39000 48500 5 10 0 0 0 0 1
footprint=none
}
C 38100 46800 1 0 0 gnd-1.sym
C 38900 47100 1 0 0 vcc-1.sym
C 39400 46800 1 0 0 gnd-1.sym
C 40200 47100 1 0 0 vcc-1.sym
C 39500 47000 1 0 0 pot-1.sym
{
T 40300 47900 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 39500 47400 5 10 1 1 0 0 1
refdes=VR5
T 40000 46800 5 10 1 1 0 3 1
value=50k lin.
T 40300 48500 5 10 0 0 0 0 1
footprint=none
}
T 38700 46700 9 10 1 0 0 5 1
RESONANCE
T 40000 46700 9 10 1 0 0 5 1
CUTOFF
C 36800 47000 1 0 0 pot-1.sym
{
T 37600 47900 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 36800 47400 5 10 1 1 0 0 1
refdes=VR7
T 37300 46800 5 10 1 1 0 3 1
value=50k lin.
T 37600 48500 5 10 0 0 0 0 1
footprint=none
}
C 36700 46800 1 0 0 gnd-1.sym
C 37500 47100 1 0 0 vcc-1.sym
T 37300 46700 9 10 1 0 0 5 1
FILT MOD AMT
N 41100 49700 40700 49700 4
N 40700 49700 40700 47900 4
N 40700 47900 40000 47900 4
N 40000 47900 40000 47600 4
N 41100 48900 40800 48900 4
N 40800 48900 40800 47800 4
N 40800 47800 38700 47800 4
N 38700 47800 38700 47600 4
N 41100 50100 40900 50100 4
N 40900 50100 40900 47700 4
N 40900 47700 37300 47700 4
N 37300 47700 37300 47600 4
C 39400 45600 1 0 0 gnd-1.sym
C 40200 45900 1 0 0 vcc-1.sym
C 39500 45800 1 0 0 pot-1.sym
{
T 40300 46700 5 10 0 0 0 0 1
device=VARIABLE_RESISTOR
T 39500 46200 5 10 1 1 0 0 1
refdes=VR8
T 40000 45600 5 10 1 1 0 3 1
value=50k lin.
T 40300 47300 5 10 0 0 0 0 1
footprint=none
}
T 40000 45500 9 10 1 0 0 5 1
LFO RATE
N 41100 49300 41000 49300 4
N 41000 49300 41000 46400 4
N 41000 46400 40000 46400 4
C 42800 46300 1 0 1 input-2.sym
{
T 42800 46500 5 10 0 0 0 6 1
net=EXTFREQCTL:1
T 42200 47000 5 10 0 0 0 6 1
device=none
T 42300 46400 5 10 1 1 0 1 1
value=EXT FREQ CTL
}
N 41400 46400 41100 46400 4
N 41100 46400 41100 48500 4
N 45500 51300 40000 51300 4
N 40000 51300 40000 51200 4
N 45500 50900 43300 50900 4
N 43300 50900 43300 50500 4
N 43300 50500 43100 50500 4
N 40700 50500 40700 49900 4
N 40700 49900 40000 49900 4
N 38700 49900 38000 49900 4
N 38000 49900 38000 53700 4
N 38000 53700 45500 53700 4
C 39100 48400 1 0 1 capacitor-2.sym
{
T 38900 49100 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 38500 48900 5 10 1 1 0 6 1
refdes=C4
T 39000 48900 5 10 1 1 0 6 1
value=4.7uF
T 38900 49300 5 10 0 0 0 6 1
symversion=0.1
}
N 38200 48600 38200 49400 4
N 39100 48600 39100 49400 4
T 38100 51800 9 10 1 0 0 0 4
ADC channel 0 has noise and nonlinearity issues,
so it is used for the least sensitive parameter.
The cap smooths out noise that leaks into the input
from the SPI clock.
C 35100 51400 1 0 0 74165-1.sym
{
T 35400 56740 5 10 0 0 0 0 1
device=74165
T 35400 56540 5 10 0 0 0 0 1
footprint=DIP16
T 36800 56400 5 10 1 1 0 6 1
refdes=U2
}
C 32400 56200 1 0 0 resistorpack10-1.sym
{
T 32500 57400 5 10 0 0 0 0 1
device=RESISTORPACK_10
T 32500 57400 5 10 1 1 0 0 1
refdes=RN1
T 33000 57400 5 10 1 1 0 0 1
value=10k
}
C 37100 55500 1 0 0 nc-right-1.sym
{
T 37200 56000 5 10 0 0 0 0 1
value=NoConnection
T 37200 56200 5 10 0 0 0 0 1
device=DRC_Directive
}
N 45500 54900 38000 54900 4
N 38000 54900 38000 56000 4
N 38000 56000 37100 56000 4
N 32300 55600 35100 55600 4
N 32300 55200 35100 55200 4
N 32300 54800 35100 54800 4
N 32300 54400 35100 54400 4
N 32300 54000 35100 54000 4
N 32300 52400 35100 52400 4
C 35200 57300 1 0 0 vcc-1.sym
C 31400 50600 1 0 0 capacitor-1.sym
{
T 31600 51300 5 10 0 0 0 0 1
device=CAPACITOR
T 31500 51100 5 10 1 1 0 0 1
refdes=C1
T 31800 51100 5 10 1 1 0 0 1
value=330pF
T 31600 51500 5 10 0 0 0 0 1
symversion=0.1
}
C 32400 51700 1 270 0 resistor-1.sym
{
T 32800 51400 5 10 0 0 270 0 1
device=RESISTOR
T 32700 51100 5 10 1 1 0 0 1
value=330
T 32700 51300 5 10 1 1 0 0 1
refdes=R1
}
C 32300 51700 1 0 0 vcc-1.sym
C 50300 53700 1 0 0 output-2.sym
{
T 51200 53900 5 10 0 0 0 0 1
net=SS:1
T 50500 54400 5 10 0 0 0 0 1
device=none
T 51200 53800 5 10 1 1 0 1 1
value=\_SS\_
}
N 50300 53800 50300 53600 4
C 30000 50700 1 0 0 input-2.sym
{
T 30000 50900 5 10 0 0 0 0 1
net=SS:1
T 30600 51400 5 10 0 0 0 0 1
device=none
T 30500 50800 5 10 1 1 0 7 1
value=\_SS\_
}
T 30500 51500 9 10 1 0 0 0 3
RC circuit generates a
negative-going pulse
when \_SS\_ goes low
C 42300 52800 1 0 1 output-2.sym
{
T 41400 53000 5 10 0 0 0 6 1
net=SCK:1
T 42100 53500 5 10 0 0 0 6 1
device=none
T 41400 52900 5 10 1 1 0 7 1
value=SCK
}
C 33100 51900 1 0 0 input-2.sym
{
T 33100 52100 5 10 0 0 0 0 1
net=SCK:1
T 33700 52600 5 10 0 0 0 0 1
device=none
T 33600 52000 5 10 1 1 0 7 1
value=SCK
}
N 35100 52000 34500 52000 4
N 33400 51600 35100 51600 4
C 30900 53500 1 0 0 input-2.sym
{
T 30900 53700 5 10 0 0 0 0 1
net=LFOSHAPE:1
T 31500 54200 5 10 0 0 0 0 1
device=none
T 31400 53600 5 10 1 1 0 7 1
value=LFOSHAPE
}
C 30900 53100 1 0 0 input-2.sym
{
T 30900 53300 5 10 0 0 0 0 1
net=PITCHPGM:1
T 31500 53800 5 10 0 0 0 0 1
device=none
T 31400 53200 5 10 1 1 0 7 1
value=PITCHPGM
}
C 30900 54300 1 0 0 input-2.sym
{
T 30900 54500 5 10 0 0 0 0 1
net=ENVMODE0:1
T 31500 55000 5 10 0 0 0 0 1
device=none
T 31400 54400 5 10 1 1 0 7 1
value=ENVMODE0
}
C 30900 53900 1 0 0 input-2.sym
{
T 30900 54100 5 10 0 0 0 0 1
net=ENVMODE1:1
T 31500 54600 5 10 0 0 0 0 1
device=none
T 31400 54000 5 10 1 1 0 7 1
value=ENVMODE1
}
C 30900 55900 1 0 0 input-2.sym
{
T 30900 56100 5 10 0 0 0 0 1
net=CUTOFFMOD0:1
T 31500 56600 5 10 0 0 0 0 1
device=none
T 31400 56000 5 10 1 1 0 7 1
value=CUTOFFMOD0
}
C 30900 55500 1 0 0 input-2.sym
{
T 30900 55700 5 10 0 0 0 0 1
net=CUTOFFMOD1:1
T 31500 56200 5 10 0 0 0 0 1
device=none
T 31400 55600 5 10 1 1 0 7 1
value=CUTOFFMOD1
}
C 30900 55100 1 0 0 input-2.sym
{
T 30900 55300 5 10 0 0 0 0 1
net=PITCHMOD0:1
T 31500 55800 5 10 0 0 0 0 1
device=none
T 31400 55200 5 10 1 1 0 7 1
value=PITCHMOD0
}
C 30900 54700 1 0 0 input-2.sym
{
T 30900 54900 5 10 0 0 0 0 1
net=PITCHMOD1:1
T 31500 55400 5 10 0 0 0 0 1
device=none
T 31400 54800 5 10 1 1 0 7 1
value=PITCHMOD1
}
N 35100 52800 33100 52800 4
N 33100 52800 33100 50800 4
N 33100 50800 32300 50800 4
N 31400 50800 31400 50500 4
N 31400 50500 33400 50500 4
N 33400 50500 33400 51600 4
C 34400 48400 1 0 0 gnd-1.sym
C 35700 48600 1 0 0 output-2.sym
{
T 36600 48800 5 10 0 0 0 0 1
net=ENVMODE0:1
T 35900 49300 5 10 0 0 0 0 1
device=none
T 36600 48700 5 10 1 1 0 1 1
value=ENVMODE0
}
C 35700 48300 1 0 0 output-2.sym
{
T 36600 48500 5 10 0 0 0 0 1
net=ENVMODE1:1
T 35900 49000 5 10 0 0 0 0 1
device=none
T 36600 48400 5 10 1 1 0 1 1
value=ENVMODE1
}
N 35700 48400 35700 48500 4
C 35700 48900 1 0 0 nc-right-1.sym
{
T 35800 49400 5 10 0 0 0 0 1
value=NoConnection
T 35800 49600 5 10 0 0 0 0 1
device=DRC_Directive
}
N 35700 49000 35700 48900 4
C 35900 43600 1 0 1 sp4t-noblock.sym
{
T 35400 44400 5 10 1 1 0 0 1
refdes=S8
}
C 35900 42800 1 0 1 sp4t-noblock.sym
L 35600 44050 35600 43950 3 0 0 0 -1 -1
L 35600 43650 35600 43550 3 0 0 0 -1 -1
L 35600 43450 35600 43350 3 0 0 0 -1 -1
L 35600 43850 35600 43750 3 0 0 0 -1 -1
C 35900 43900 1 0 0 output-2.sym
{
T 36800 44100 5 10 0 0 0 0 1
net=CUTOFFMOD0:1
T 36100 44600 5 10 0 0 0 0 1
device=none
T 36800 44000 5 10 1 1 0 1 1
value=CUTOFFMOD0
}
C 35900 43100 1 0 0 output-2.sym
{
T 36800 43300 5 10 0 0 0 0 1
net=CUTOFFMOD1:1
T 36100 43800 5 10 0 0 0 0 1
device=none
T 36800 43200 5 10 1 1 0 1 1
value=CUTOFFMOD1
}
C 35900 42000 1 0 0 output-2.sym
{
T 36800 42200 5 10 0 0 0 0 1
net=PITCHMOD0:1
T 36100 42700 5 10 0 0 0 0 1
device=none
T 36800 42100 5 10 1 1 0 1 1
value=PITCHMOD0
}
C 35900 41200 1 0 0 output-2.sym
{
T 36800 41400 5 10 0 0 0 0 1
net=PITCHMOD1:1
T 36100 41900 5 10 0 0 0 0 1
device=none
T 36800 41300 5 10 1 1 0 1 1
value=PITCHMOD1
}
C 34900 46100 1 0 0 switch-pushbutton-no-1.sym
{
T 35300 46400 5 10 1 1 0 0 1
refdes=S4
T 35300 46700 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 34800 45800 1 0 0 gnd-1.sym
C 35900 46000 1 0 0 output-2.sym
{
T 36800 46200 5 10 0 0 0 0 1
net=LFOSHAPE:1
T 36100 46700 5 10 0 0 0 0 1
device=none
T 36800 46100 5 10 1 1 0 1 1
value=LFOSHAPE
}
C 34900 45500 1 0 0 switch-pushbutton-no-1.sym
{
T 35300 45800 5 10 1 1 0 0 1
refdes=S5
T 35300 46100 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 34800 45200 1 0 0 gnd-1.sym
C 35900 45400 1 0 0 output-2.sym
{
T 36800 45600 5 10 0 0 0 0 1
net=PITCHPGM:1
T 36100 46100 5 10 0 0 0 0 1
device=none
T 36800 45500 5 10 1 1 0 1 1
value=PITCHPGM
}
C 34900 44900 1 0 0 switch-pushbutton-no-1.sym
{
T 35300 45200 5 10 1 1 0 0 1
refdes=S6
T 35300 45500 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 34800 44600 1 0 0 gnd-1.sym
C 35900 44800 1 0 0 output-2.sym
{
T 36800 45000 5 10 0 0 0 0 1
net=GLIDE:1
T 36100 45500 5 10 0 0 0 0 1
device=none
T 36800 44900 5 10 1 1 0 1 1
value=GLIDE
}
C 29200 38000 0 0 0 title-A1.sym
N 32800 56200 32800 54800 4
N 33100 56200 33100 55200 4
N 33400 56200 33400 55600 4
N 33700 56200 33700 56000 4
N 34000 56200 34000 52400 4
N 32500 56200 32500 54400 4
N 34300 56200 34300 54000 4
N 35100 53600 32300 53600 4
N 34600 56200 34600 53600 4
N 32300 53200 35100 53200 4
N 34900 56200 34900 53200 4
C 34400 42600 1 0 0 gnd-1.sym
C 34600 43200 1 0 0 nc-left-1.sym
{
T 34600 43600 5 10 0 0 0 0 1
value=NoConnection
T 34600 44000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 34600 43400 1 0 0 nc-left-1.sym
{
T 34600 43800 5 10 0 0 0 0 1
value=NoConnection
T 34600 44200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 34600 44200 1 0 0 nc-left-1.sym
{
T 34600 44600 5 10 0 0 0 0 1
value=NoConnection
T 34600 45000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 34600 43800 1 0 0 nc-left-1.sym
{
T 34600 44200 5 10 0 0 0 0 1
value=NoConnection
T 34600 44600 5 10 0 0 0 0 1
device=DRC_Directive
}
N 35100 44100 34500 44100 4
N 34500 44100 34500 42900 4
N 34500 42900 35100 42900 4
N 35100 43100 34500 43100 4
N 35100 43700 34500 43700 4
C 35900 40900 1 0 1 sp4t-noblock.sym
L 35600 42150 35600 42050 3 0 0 0 -1 -1
L 35600 41750 35600 41650 3 0 0 0 -1 -1
L 35600 41550 35600 41450 3 0 0 0 -1 -1
L 35600 41950 35600 41850 3 0 0 0 -1 -1
C 34400 40700 1 0 0 gnd-1.sym
C 34600 41300 1 0 0 nc-left-1.sym
{
T 34600 41700 5 10 0 0 0 0 1
value=NoConnection
T 34600 42100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 34600 41500 1 0 0 nc-left-1.sym
{
T 34600 41900 5 10 0 0 0 0 1
value=NoConnection
T 34600 42300 5 10 0 0 0 0 1
device=DRC_Directive
}
C 34600 42300 1 0 0 nc-left-1.sym
{
T 34600 42700 5 10 0 0 0 0 1
value=NoConnection
T 34600 43100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 34600 41900 1 0 0 nc-left-1.sym
{
T 34600 42300 5 10 0 0 0 0 1
value=NoConnection
T 34600 42700 5 10 0 0 0 0 1
device=DRC_Directive
}
N 35100 42200 34500 42200 4
N 34500 42200 34500 41000 4
N 34500 41000 35100 41000 4
N 35100 41200 34500 41200 4
N 35100 41800 34500 41800 4
N 35100 56000 32300 56000 4
C 51700 53200 1 0 1 input-2.sym
{
T 51700 53400 5 10 0 0 0 6 1
net=ENVSELECT:1
T 51100 53900 5 10 0 0 0 6 1
device=none
T 51200 53300 5 10 1 1 0 1 1
value=ENVSELECT
}
C 44100 53200 1 0 0 input-2.sym
{
T 44100 53400 5 10 0 0 0 0 1
net=LEDCATH2:1
T 44700 53900 5 10 0 0 0 0 1
device=none
T 44600 53300 5 10 1 1 0 7 1
value=LEDCATH2
}
C 51700 54400 1 0 1 input-2.sym
{
T 51700 54600 5 10 0 0 0 6 1
net=LEDCATH1:1
T 51100 55100 5 10 0 0 0 6 1
device=none
T 51200 54500 5 10 1 1 0 1 1
value=LEDCATH1
}
C 51700 54000 1 0 1 input-2.sym
{
T 51700 54200 5 10 0 0 0 6 1
net=LEDCATH0:1
T 51100 54700 5 10 0 0 0 6 1
device=none
T 51200 54100 5 10 1 1 0 1 1
value=LEDCATH0
}
C 50300 54800 1 0 0 output-2.sym
{
T 51200 55000 5 10 0 0 0 0 1
net=LEDAN2:1
T 50500 55500 5 10 0 0 0 0 1
device=none
T 51200 54900 5 10 1 1 0 1 1
value=LEDAN2
}
C 45500 54000 1 0 1 output-2.sym
{
T 44600 54200 5 10 0 0 0 6 1
net=LEDAN1:1
T 45300 54700 5 10 0 0 0 6 1
device=none
T 44600 54100 5 10 1 1 0 7 1
value=LEDAN1
}
C 45500 49600 1 0 1 output-2.sym
{
T 44600 49800 5 10 0 0 0 6 1
net=LEDAN0:1
T 45300 50300 5 10 0 0 0 6 1
device=none
T 44600 49700 5 10 1 1 0 7 1
value=LEDAN0
}
C 30900 52300 1 0 0 input-2.sym
{
T 30900 52500 5 10 0 0 0 0 1
net=GLIDE:1
T 31500 53000 5 10 0 0 0 0 1
device=none
T 31400 52400 5 10 1 1 0 7 1
value=GLIDE
}
C 51300 47300 1 0 0 input-2.sym
{
T 51300 47500 5 10 0 0 0 0 1
net=LEDAN0:1
T 51900 48000 5 10 0 0 0 0 1
device=none
T 51800 47400 5 10 1 1 0 7 1
value=LEDAN0
}
C 51300 46300 1 0 0 input-2.sym
{
T 51300 46500 5 10 0 0 0 0 1
net=LEDAN1:1
T 51900 47000 5 10 0 0 0 0 1
device=none
T 51800 46400 5 10 1 1 0 7 1
value=LEDAN1
}
C 51300 45300 1 0 0 input-2.sym
{
T 51300 45500 5 10 0 0 0 0 1
net=LEDAN2:1
T 51900 46000 5 10 0 0 0 0 1
device=none
T 51800 45400 5 10 1 1 0 7 1
value=LEDAN2
}
C 52700 47300 1 0 0 resistor-1.sym
{
T 53000 47700 5 10 0 0 0 0 1
device=RESISTOR
T 53100 47600 5 10 1 1 0 0 1
value=100
T 52800 47600 5 10 1 1 0 0 1
refdes=R5
}
C 52700 46300 1 0 0 resistor-1.sym
{
T 53000 46700 5 10 0 0 0 0 1
device=RESISTOR
T 53100 46600 5 10 1 1 0 0 1
value=100
T 52800 46600 5 10 1 1 0 0 1
refdes=R6
}
C 52700 45300 1 0 0 resistor-1.sym
{
T 53000 45700 5 10 0 0 0 0 1
device=RESISTOR
T 53100 45600 5 10 1 1 0 0 1
value=100
T 52800 45600 5 10 1 1 0 0 1
refdes=R7
}
C 54900 45000 1 180 0 EMBEDDEDrgbled.sym
[
P 54900 44500 54700 44500 1 0 0
{
T 54750 44450 5 8 1 1 180 6 1
pinnumber=1
T 54750 44550 5 8 0 1 180 8 1
pinseq=1
T 54700 44475 8 8 1 1 180 0 1
pinlabel=R
T 54700 44500 5 8 0 1 180 2 1
pintype=pas
}
P 54000 44500 54200 44500 1 0 0
{
T 54150 44450 5 8 1 1 180 0 1
pinnumber=4
T 54150 44550 5 8 0 1 180 2 1
pinseq=4
T 54175 44475 9 8 1 1 180 6 1
pinlabel=G
T 54200 44500 5 8 0 1 180 8 1
pintype=pas
}
V 54450 44550 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 54100 44100 5 10 0 0 180 0 1
device=LED
L 54384 44197 54283 44096 3 0 0 0 -1 -1
L 54283 44096 54279 44145 3 0 0 0 -1 -1
L 54279 44145 54178 44043 3 0 0 0 -1 -1
L 54416 44282 54315 44182 3 0 0 0 -1 -1
L 54315 44182 54311 44231 3 0 0 0 -1 -1
L 54311 44231 54210 44130 3 0 0 0 -1 -1
L 54600 44425 54600 44575 3 0 0 0 -1 -1
L 54525 44500 54600 44425 3 0 0 0 -1 -1
L 54525 44500 54600 44575 3 0 0 0 -1 -1
L 54525 44425 54525 44575 3 0 0 0 -1 -1
L 54300 44575 54300 44425 3 0 0 0 -1 -1
L 54375 44500 54300 44575 3 0 0 0 -1 -1
L 54375 44500 54300 44425 3 0 0 0 -1 -1
L 54375 44575 54375 44425 3 0 0 0 -1 -1
P 54500 44100 54500 44300 1 0 0
{
T 54625 44225 5 8 1 1 180 0 1
pinnumber=2
T 54450 44250 5 8 0 1 180 2 1
pinseq=2
T 54500 44350 9 8 0 1 180 5 1
pinlabel=K
T 54500 44400 5 8 0 1 180 5 1
pintype=pas
}
L 54700 44500 54600 44500 3 0 0 0 -1 -1
L 54525 44500 54375 44500 3 0 0 0 -1 -1
L 54300 44500 54200 44500 3 0 0 0 -1 -1
L 54450 44500 54450 44350 3 0 0 0 -1 -1
L 54450 44350 54500 44350 3 0 0 0 -1 -1
L 54500 44350 54500 44300 3 0 0 0 -1 -1
T 54100 44300 8 10 0 1 180 0 1
refdes=LED?
T 54100 43300 5 10 0 0 180 0 1
footprint=RGBLED5
T 54100 43500 5 10 0 0 180 0 1
description=RGB LED with common cathode
T 54100 43700 5 10 0 0 180 0 1
numslots=0
T 54100 43900 5 10 0 0 180 0 1
symversion=0.1
T 54100 43100 8 10 0 0 180 0 1
author=http://gedasymbols.org/user/russell_nelson
T 54100 42900 8 10 0 0 180 0 1
dist-license=CC0
T 54090 42700 8 10 0 0 180 0 1
use-license=CC0
T 54090 42500 8 10 0 0 180 0 1
originally=geda leddual-2.sym
L 54525 44700 54375 44700 3 0 0 0 -1 -1
L 54450 44700 54450 44800 3 0 0 0 -1 -1
L 54525 44625 54375 44625 3 0 0 0 -1 -1
L 54450 44625 54375 44700 3 0 0 0 -1 -1
L 54450 44625 54525 44700 3 0 0 0 -1 -1
L 54450 44500 54450 44625 3 0 0 0 -1 -1
P 54500 45000 54500 44800 1 0 0
{
T 54630 44875 5 8 1 1 0 6 1
pinnumber=3
T 54450 44850 5 8 0 1 270 8 1
pinseq=3
T 54525 44675 4 8 1 1 0 0 1
pinlabel=B
T 54500 44800 5 8 0 1 270 2 1
pintype=pas
}
L 54450 44800 54500 44800 3 0 0 0 -1 -1
]
{
T 54100 44100 5 10 1 1 180 0 1
device=WP154A4SUREQBFZGW
T 54100 44300 5 10 1 1 180 0 1
refdes=LED1
T 54100 43300 5 10 0 0 180 0 1
footprint=RGBLED5
T 54100 43900 5 10 0 0 180 0 1
symversion=0.1
}
C 55600 46700 1 0 0 led-1.sym
{
T 56400 47300 5 10 0 0 0 0 1
device=LED
T 55600 47200 5 10 1 1 0 0 1
refdes=LED2
T 56400 47500 5 10 0 0 0 0 1
symversion=0.1
}
C 55600 45700 1 0 0 led-1.sym
{
T 56400 46300 5 10 0 0 0 0 1
device=LED
T 55600 46200 5 10 1 1 0 0 1
refdes=LED3
T 56400 46500 5 10 0 0 0 0 1
symversion=0.1
}
C 55600 44700 1 0 0 led-1.sym
{
T 56400 45300 5 10 0 0 0 0 1
device=LED
T 55600 45200 5 10 1 1 0 0 1
refdes=LED4
T 56400 45500 5 10 0 0 0 0 1
symversion=0.1
}
C 57600 44700 1 0 0 led-1.sym
{
T 58400 45300 5 10 0 0 0 0 1
device=LED
T 57600 45200 5 10 1 1 0 0 1
refdes=LED6
T 58400 45500 5 10 0 0 0 0 1
symversion=0.1
}
N 53600 45400 57600 45400 4
N 55600 44900 55600 45400 4
N 53600 46400 57600 46400 4
N 55600 46400 55600 45900 4
N 53600 47400 55600 47400 4
N 55600 47400 55600 46900 4
C 54600 42700 1 90 0 input-2.sym
{
T 54400 42700 5 10 0 0 90 0 1
net=LEDCATH0:1
T 53900 43300 5 10 0 0 90 0 1
device=none
T 54500 43200 5 10 1 1 0 5 1
value=LEDCATH0
}
C 56600 43500 1 90 0 input-2.sym
{
T 56400 43500 5 10 0 0 90 0 1
net=LEDCATH1:1
T 55900 44100 5 10 0 0 90 0 1
device=none
T 56500 44000 5 10 1 1 0 5 1
value=LEDCATH1
}
C 58600 43500 1 90 0 input-2.sym
{
T 58400 43500 5 10 0 0 90 0 1
net=LEDCATH2:1
T 57900 44100 5 10 0 0 90 0 1
device=none
T 58500 44000 5 10 1 1 0 5 1
value=LEDCATH2
}
N 56500 46900 56500 44900 4
C 53600 46800 1 0 0 resistor-1.sym
{
T 53900 47200 5 10 0 0 0 0 1
device=RESISTOR
T 54000 47100 5 10 1 1 0 0 1
value=100
T 53700 47100 5 10 1 1 0 0 1
refdes=R8
}
N 53600 47400 53600 46900 4
N 54500 46900 54900 46900 4
C 53600 45800 1 0 0 resistor-1.sym
{
T 53900 46200 5 10 0 0 0 0 1
device=RESISTOR
T 54000 46100 5 10 1 1 0 0 1
value=1.5k
T 53700 46100 5 10 1 1 0 0 1
refdes=R9
}
N 53600 46400 53600 45900 4
C 53500 45400 1 270 0 resistor-1.sym
{
T 53900 45100 5 10 0 0 270 0 1
device=RESISTOR
T 53800 44800 5 10 1 1 0 0 1
value=2.2k
T 53800 45100 5 10 1 1 0 0 1
refdes=R10
}
C 57600 45700 1 0 0 led-1.sym
{
T 58400 46300 5 10 0 0 0 0 1
device=LED
T 57600 46200 5 10 1 1 0 0 1
refdes=LED5
T 58400 46500 5 10 0 0 0 0 1
symversion=0.1
}
N 57600 46400 57600 45900 4
N 54000 44500 53600 44500 4
N 54500 45900 54500 45000 4
N 54900 46900 54900 44500 4
N 57600 45400 57600 44900 4
N 58500 45900 58500 44900 4
C 50300 50800 1 0 0 nc-right-1.sym
{
T 50400 51300 5 10 0 0 0 0 1
value=NoConnection
T 50400 51500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 56500 52800 1 0 0 resistor-1.sym
{
T 56800 53200 5 10 0 0 0 0 1
device=RESISTOR
T 57000 53100 5 10 1 1 0 0 1
value=100k
T 56600 53100 5 10 1 1 0 0 1
refdes=R11
}
C 56400 52900 1 270 0 resistor-1.sym
{
T 56800 52600 5 10 0 0 270 0 1
device=RESISTOR
T 56700 52300 5 10 1 1 0 0 1
value=100k
T 56700 52500 5 10 1 1 0 0 1
refdes=R12
}
C 56400 51700 1 0 0 gnd-1.sym
C 57400 52900 1 0 0 vcc-1.sym
C 57000 53500 1 0 0 resistor-1.sym
{
T 57300 53900 5 10 0 0 0 0 1
device=RESISTOR
T 57500 53800 5 10 1 1 0 0 1
value=680
T 57100 53800 5 10 1 1 0 0 1
refdes=R13
}
C 57900 53600 1 270 0 capacitor-1.sym
{
T 58600 53400 5 10 0 0 270 0 1
device=CAPACITOR
T 58400 53200 5 10 1 1 0 0 1
refdes=C8
T 58400 53000 5 10 1 1 0 0 1
value=0.01uF
T 58800 53400 5 10 0 0 270 0 1
symversion=0.1
}
N 57000 53600 56500 53600 4
C 58000 52400 1 0 0 gnd-1.sym
N 59200 53600 59400 53600 4
N 59400 53200 59400 53600 4
N 57900 53600 58300 53600 4
C 35000 59200 1 0 0 EMBEDDEDlp2950-3-3.sym
[
T 35300 60200 9 8 1 0 0 0 1
LP2950-3-3
B 35300 59500 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 36600 60500 8 10 0 0 0 0 1
device=LP2950-3-3
P 35300 59800 35000 59800 1 0 1
{
T 35100 59850 5 8 1 1 0 0 1
pinnumber=1
T 35100 59500 5 8 0 0 0 0 1
pinseq=1
T 35350 59800 9 8 1 1 0 0 1
pinlabel=IN
T 35100 59650 5 10 0 1 0 0 1
pintype=pwr
}
P 35800 59200 35800 59500 1 0 0
{
T 35700 59300 5 8 1 1 0 0 1
pinnumber=2
T 36850 59250 5 8 0 0 0 0 1
pinseq=2
T 35800 59550 9 8 1 1 0 3 1
pinlabel=GND
T 35900 59200 5 10 0 1 0 0 1
pintype=pwr
}
P 36300 59800 36600 59800 1 0 1
{
T 36430 59850 5 8 1 1 0 0 1
pinnumber=3
T 36430 59500 5 8 0 0 0 0 1
pinseq=3
T 36250 59800 9 8 1 1 0 6 1
pinlabel=OUT
T 36450 59650 5 10 0 1 0 0 1
pintype=pwr
}
T 36400 60200 8 10 0 1 0 6 1
refdes=U?
T 36600 60300 8 10 0 0 0 0 1
pins=3
T 36600 60100 8 10 0 0 0 0 1
net=GND:2
T 36600 60670 8 10 0 0 0 0 1
numslots=0
T 36600 60820 8 10 0 0 0 0 1
footprint=TO92
T 36600 61020 8 10 0 0 0 0 1
description=3.3V Micropower Low-Dropout Voltage Regulator
T 36600 61170 8 10 0 0 0 0 1
documentation=http://www.ti.com/lit/ds/slvs582h/slvs582h.pdf
]
{
T 36600 60500 5 10 0 0 0 0 1
device=LP2950-3-3
T 36400 60200 5 10 1 1 0 6 1
refdes=U1
T 36600 60820 5 10 0 0 0 0 1
footprint=TO92
}
C 31100 59800 1 270 0 battery-3.sym
{
T 31600 59100 5 10 1 1 0 0 1
device=3 x AA
T 31600 59300 5 10 1 1 0 0 1
refdes=B1
T 32050 59500 5 10 0 0 270 0 1
symversion=0.1
}
C 31200 58400 1 0 0 gnd-1.sym
C 33500 59800 1 270 0 capacitor-2.sym
{
T 34200 59600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 34000 59400 5 10 1 1 0 0 1
refdes=C2
T 34000 59200 5 10 1 1 0 0 1
value=1uF tantalum
T 34400 59600 5 10 0 0 270 0 1
symversion=0.1
}
N 31300 58700 36600 58700 4
N 33700 58700 33700 58900 4
N 35800 59200 35800 58700 4
C 36400 59800 1 270 0 capacitor-2.sym
{
T 37100 59600 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 36900 59400 5 10 1 1 0 0 1
refdes=C3
T 36900 59200 5 10 1 1 0 0 1
value=10uF
T 37300 59600 5 10 0 0 270 0 1
symversion=0.1
}
N 36600 58900 36600 58700 4
C 37400 59800 1 0 0 vcc-1.sym
N 36600 59800 37600 59800 4
N 33600 59800 35000 59800 4
C 31900 59500 1 0 0 nc-left-1.sym
{
T 31900 59900 5 10 0 0 0 0 1
value=NoConnection
T 31900 60300 5 10 0 0 0 0 1
device=DRC_Directive
}
N 32400 60000 31300 60000 4
N 31300 60000 31300 59800 4
B 35100 42800 800 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 35100 40900 800 1600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 34500 48300 1 0 0 sp3t.sym
{
T 34700 48100 5 10 1 1 0 0 1
refdes=S7
}
C 35900 41700 1 0 1 sp4t-noblock.sym
{
T 35400 42500 5 10 1 1 0 0 1
refdes=S9
}
C 33600 59400 1 0 1 spdt.sym
{
T 32600 60300 5 10 1 1 0 0 1
refdes=S1
}
N 57600 52900 57400 52900 4
T 55300 38700 9 18 1 0 0 0 1
LPC1114 Synthesizer
T 59200 38400 9 10 1 0 0 0 1
1.0 (November 24, 2013)
T 59200 38100 9 10 1 0 0 0 1
Matt Sarnoff (www.msarnoff.org)
C 41600 47000 1 0 0 capacitor-1.sym
{
T 41800 47700 5 10 0 0 0 0 1
device=CAPACITOR
T 41800 47500 5 10 1 1 0 0 1
refdes=C11
T 42200 47500 5 10 1 1 0 0 1
value=0.1uF
T 41800 47900 5 10 0 0 0 0 1
symversion=0.1
}
C 42400 46900 1 0 0 gnd-1.sym
C 41400 47200 1 0 0 vcc-1.sym
C 37100 56500 1 0 0 capacitor-1.sym
{
T 37300 57200 5 10 0 0 0 0 1
device=CAPACITOR
T 37300 57000 5 10 1 1 0 0 1
refdes=C12
T 37700 57000 5 10 1 1 0 0 1
value=0.1uF
T 37300 57400 5 10 0 0 0 0 1
symversion=0.1
}
C 37900 56400 1 0 0 gnd-1.sym
C 36900 56700 1 0 0 vcc-1.sym
