// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="toplevel,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.827000,HLS_SYN_LAT=6744003,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=15,HLS_SYN_FF=4585,HLS_SYN_LUT=6442}" *)

module toplevel (
        ap_clk,
        ap_rst_n,
        m_axi_MAXI_AWVALID,
        m_axi_MAXI_AWREADY,
        m_axi_MAXI_AWADDR,
        m_axi_MAXI_AWID,
        m_axi_MAXI_AWLEN,
        m_axi_MAXI_AWSIZE,
        m_axi_MAXI_AWBURST,
        m_axi_MAXI_AWLOCK,
        m_axi_MAXI_AWCACHE,
        m_axi_MAXI_AWPROT,
        m_axi_MAXI_AWQOS,
        m_axi_MAXI_AWREGION,
        m_axi_MAXI_AWUSER,
        m_axi_MAXI_WVALID,
        m_axi_MAXI_WREADY,
        m_axi_MAXI_WDATA,
        m_axi_MAXI_WSTRB,
        m_axi_MAXI_WLAST,
        m_axi_MAXI_WID,
        m_axi_MAXI_WUSER,
        m_axi_MAXI_ARVALID,
        m_axi_MAXI_ARREADY,
        m_axi_MAXI_ARADDR,
        m_axi_MAXI_ARID,
        m_axi_MAXI_ARLEN,
        m_axi_MAXI_ARSIZE,
        m_axi_MAXI_ARBURST,
        m_axi_MAXI_ARLOCK,
        m_axi_MAXI_ARCACHE,
        m_axi_MAXI_ARPROT,
        m_axi_MAXI_ARQOS,
        m_axi_MAXI_ARREGION,
        m_axi_MAXI_ARUSER,
        m_axi_MAXI_RVALID,
        m_axi_MAXI_RREADY,
        m_axi_MAXI_RDATA,
        m_axi_MAXI_RLAST,
        m_axi_MAXI_RID,
        m_axi_MAXI_RUSER,
        m_axi_MAXI_RRESP,
        m_axi_MAXI_BVALID,
        m_axi_MAXI_BREADY,
        m_axi_MAXI_BRESP,
        m_axi_MAXI_BID,
        m_axi_MAXI_BUSER,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt
);

parameter    ap_ST_st1_fsm_0 = 66'b1;
parameter    ap_ST_st2_fsm_1 = 66'b10;
parameter    ap_ST_st3_fsm_2 = 66'b100;
parameter    ap_ST_st4_fsm_3 = 66'b1000;
parameter    ap_ST_st5_fsm_4 = 66'b10000;
parameter    ap_ST_st6_fsm_5 = 66'b100000;
parameter    ap_ST_st7_fsm_6 = 66'b1000000;
parameter    ap_ST_st8_fsm_7 = 66'b10000000;
parameter    ap_ST_st9_fsm_8 = 66'b100000000;
parameter    ap_ST_st10_fsm_9 = 66'b1000000000;
parameter    ap_ST_st11_fsm_10 = 66'b10000000000;
parameter    ap_ST_st12_fsm_11 = 66'b100000000000;
parameter    ap_ST_st13_fsm_12 = 66'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 66'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 66'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 66'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 66'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 66'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 66'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 66'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 66'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 66'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 66'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 66'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 66'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 66'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 66'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 66'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 66'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 66'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 66'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 66'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 66'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 66'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 66'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 66'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 66'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 66'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 66'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 66'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 66'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 66'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 66'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 66'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 66'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 66'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 66'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 66'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 66'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 66'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 66'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 66'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 66'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 66'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 66'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 66'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 66'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 66'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 66'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 66'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg0_fsm_60 = 66'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg1_fsm_61 = 66'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg2_fsm_62 = 66'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_pp0_stg3_fsm_63 = 66'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st164_fsm_64 = 66'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st165_fsm_65 = 66'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_2A = 32'b101010;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_33 = 32'b110011;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_29 = 32'b101001;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MAXI_ID_WIDTH = 1;
parameter    C_M_AXI_MAXI_ADDR_WIDTH = 32;
parameter    C_M_AXI_MAXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MAXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MAXI_USER_VALUE = 0;
parameter    C_M_AXI_MAXI_PROT_VALUE = 0;
parameter    C_M_AXI_MAXI_CACHE_VALUE = 3;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_44B40000 = 32'b1000100101101000000000000000000;
parameter    ap_const_lv32_44610000 = 32'b1000100011000010000000000000000;
parameter    ap_const_lv32_BB80 = 32'b1011101110000000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv32_3FC00000 = 32'b111111110000000000000000000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_3F000000 = 32'b111111000000000000000000000000;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_43FA0000 = 32'b1000011111110100000000000000000;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv32_5F3759DF = 32'b1011111001101110101100111011111;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv32_41 = 32'b1000001;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (C_S_AXI_AXILITES_DATA_WIDTH / ap_const_int64_8);
parameter C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);
parameter C_M_AXI_MAXI_WSTRB_WIDTH = (C_M_AXI_MAXI_DATA_WIDTH / ap_const_int64_8);
parameter C_M_AXI_WSTRB_WIDTH = (C_M_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_MAXI_AWVALID;
input   m_axi_MAXI_AWREADY;
output  [C_M_AXI_MAXI_ADDR_WIDTH - 1 : 0] m_axi_MAXI_AWADDR;
output  [C_M_AXI_MAXI_ID_WIDTH - 1 : 0] m_axi_MAXI_AWID;
output  [7:0] m_axi_MAXI_AWLEN;
output  [2:0] m_axi_MAXI_AWSIZE;
output  [1:0] m_axi_MAXI_AWBURST;
output  [1:0] m_axi_MAXI_AWLOCK;
output  [3:0] m_axi_MAXI_AWCACHE;
output  [2:0] m_axi_MAXI_AWPROT;
output  [3:0] m_axi_MAXI_AWQOS;
output  [3:0] m_axi_MAXI_AWREGION;
output  [C_M_AXI_MAXI_AWUSER_WIDTH - 1 : 0] m_axi_MAXI_AWUSER;
output   m_axi_MAXI_WVALID;
input   m_axi_MAXI_WREADY;
output  [C_M_AXI_MAXI_DATA_WIDTH - 1 : 0] m_axi_MAXI_WDATA;
output  [C_M_AXI_MAXI_WSTRB_WIDTH - 1 : 0] m_axi_MAXI_WSTRB;
output   m_axi_MAXI_WLAST;
output  [C_M_AXI_MAXI_ID_WIDTH - 1 : 0] m_axi_MAXI_WID;
output  [C_M_AXI_MAXI_WUSER_WIDTH - 1 : 0] m_axi_MAXI_WUSER;
output   m_axi_MAXI_ARVALID;
input   m_axi_MAXI_ARREADY;
output  [C_M_AXI_MAXI_ADDR_WIDTH - 1 : 0] m_axi_MAXI_ARADDR;
output  [C_M_AXI_MAXI_ID_WIDTH - 1 : 0] m_axi_MAXI_ARID;
output  [7:0] m_axi_MAXI_ARLEN;
output  [2:0] m_axi_MAXI_ARSIZE;
output  [1:0] m_axi_MAXI_ARBURST;
output  [1:0] m_axi_MAXI_ARLOCK;
output  [3:0] m_axi_MAXI_ARCACHE;
output  [2:0] m_axi_MAXI_ARPROT;
output  [3:0] m_axi_MAXI_ARQOS;
output  [3:0] m_axi_MAXI_ARREGION;
output  [C_M_AXI_MAXI_ARUSER_WIDTH - 1 : 0] m_axi_MAXI_ARUSER;
input   m_axi_MAXI_RVALID;
output   m_axi_MAXI_RREADY;
input  [C_M_AXI_MAXI_DATA_WIDTH - 1 : 0] m_axi_MAXI_RDATA;
input   m_axi_MAXI_RLAST;
input  [C_M_AXI_MAXI_ID_WIDTH - 1 : 0] m_axi_MAXI_RID;
input  [C_M_AXI_MAXI_RUSER_WIDTH - 1 : 0] m_axi_MAXI_RUSER;
input  [1:0] m_axi_MAXI_RRESP;
input   m_axi_MAXI_BVALID;
output   m_axi_MAXI_BREADY;
input  [1:0] m_axi_MAXI_BRESP;
input  [C_M_AXI_MAXI_ID_WIDTH - 1 : 0] m_axi_MAXI_BID;
input  [C_M_AXI_MAXI_BUSER_WIDTH - 1 : 0] m_axi_MAXI_BUSER;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1 : 0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1 : 0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1 : 0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;

reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [65:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_83;
reg    ap_ready;
wire   [31:0] ram;
wire   [31:0] numP;
reg   [31:0] numP_0_data_reg;
reg    numP_0_vld_reg;
reg    numP_0_ack_out;
wire   [31:0] numA;
reg   [31:0] numA_0_data_reg;
reg    numA_0_vld_reg;
reg    numA_0_ack_out;
reg   [31:0] numberAttractors;
reg    MAXI_blk_n_AR;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_198;
reg    MAXI_blk_n_R;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_206;
reg    MAXI_blk_n_AW;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_214;
reg    MAXI_blk_n_W;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_222;
reg    MAXI_blk_n_B;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_230;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_237;
wire   [0:0] tmp_15_fu_600_p2;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_250;
reg    ap_sig_cseq_ST_st32_fsm_31;
reg    ap_sig_258;
reg    ap_sig_cseq_ST_st43_fsm_42;
reg    ap_sig_266;
wire   [0:0] tmp_51_fu_682_p2;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_278;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_286;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_294;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_302;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_310;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_318;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_327;
wire   [0:0] tmp_37_fu_641_p2;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_339;
reg    ap_sig_cseq_ST_st41_fsm_40;
reg    ap_sig_347;
reg    ap_sig_cseq_ST_st52_fsm_51;
reg    ap_sig_355;
wire   [0:0] tmp_56_fu_723_p2;
reg    ap_sig_cseq_ST_st53_fsm_52;
reg    ap_sig_367;
reg    ap_sig_cseq_ST_st58_fsm_57;
reg    ap_sig_375;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_383;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_391;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_399;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_407;
reg    ap_sig_cseq_ST_st33_fsm_32;
reg    ap_sig_415;
reg   [0:0] tmp_15_reg_961;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_427;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_435;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_443;
reg   [0:0] tmp_51_reg_979;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_62;
reg    ap_sig_455;
reg    ap_reg_ppiten_pp0_it23;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
reg    ap_reg_ppiten_pp0_it22;
reg    ap_reg_ppiten_pp0_it24;
reg    ap_reg_ppiten_pp0_it25;
reg   [0:0] tmp_24_reg_997;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter23;
reg   [0:0] tmp_62_reg_1089;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_63;
reg    ap_sig_526;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_60;
reg    ap_sig_540;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter24;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_557;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_565;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_573;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_581;
reg    ap_sig_cseq_ST_st42_fsm_41;
reg    ap_sig_589;
reg   [0:0] tmp_37_reg_970;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_601;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_609;
reg    ap_sig_cseq_ST_st60_fsm_59;
reg    ap_sig_617;
reg   [0:0] tmp_56_reg_988;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_61;
reg    ap_sig_632;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter25;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter2;
reg    MAXI_AWVALID;
wire    MAXI_AWREADY;
reg   [31:0] MAXI_AWADDR;
reg    MAXI_WVALID;
wire    MAXI_WREADY;
reg   [31:0] MAXI_WDATA;
reg    MAXI_ARVALID;
wire    MAXI_ARREADY;
reg   [31:0] MAXI_ARADDR;
wire    MAXI_RVALID;
reg    MAXI_RREADY;
wire   [31:0] MAXI_RDATA;
wire    MAXI_RLAST;
wire   [0:0] MAXI_RID;
wire   [0:0] MAXI_RUSER;
wire   [1:0] MAXI_RRESP;
wire    MAXI_BVALID;
reg    MAXI_BREADY;
wire   [1:0] MAXI_BRESP;
wire   [0:0] MAXI_BID;
wire   [0:0] MAXI_BUSER;
reg   [31:0] j_reg_266;
reg   [31:0] p_pn_reg_278;
reg   [31:0] p_pn1_reg_288;
reg   [31:0] tmp_22_reg_298;
reg   [31:0] tmp_23_reg_309;
reg   [31:0] reg_394;
reg    ap_sig_806;
reg    ap_sig_ioackin_MAXI_AWREADY;
reg    ap_sig_815;
reg   [31:0] reg_401;
reg    ap_sig_ioackin_MAXI_ARREADY;
reg    ap_sig_832;
reg    ap_sig_ioackin_MAXI_WREADY;
reg   [31:0] reg_406;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter3;
reg    ap_sig_853;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter4;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter5;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter6;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter7;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter8;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter9;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter10;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter11;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter12;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter13;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter14;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter15;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter16;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter17;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter18;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter19;
reg   [31:0] ap_reg_ppstg_reg_406_pp0_iter20;
wire   [31:0] grp_fu_344_p2;
reg   [31:0] reg_414;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter4;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter5;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter6;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter7;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter8;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter9;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter10;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter11;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter12;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter13;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter14;
reg   [31:0] ap_reg_ppstg_reg_414_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter3;
reg   [31:0] reg_424;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter4;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter5;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter6;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter7;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter8;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter9;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter10;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter11;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter12;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter13;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter14;
reg   [31:0] ap_reg_ppstg_reg_424_pp0_iter15;
reg   [29:0] tmp_1_reg_903;
wire   [32:0] tmp_48_cast_fu_444_p1;
reg   [32:0] tmp_48_cast_reg_908;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_940;
wire   [31:0] loopend_fu_459_p2;
reg   [31:0] loopend_reg_919;
reg   [31:0] pvx_reg_927;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_951;
wire   [0:0] tmp_fu_465_p2;
reg   [31:0] px_reg_933;
reg   [31:0] pvy_reg_939;
reg   [31:0] py_reg_945;
reg   [31:0] py_read_reg_951;
wire   [0:0] grp_fu_383_p2;
reg   [0:0] tmp_12_reg_956;
reg   [0:0] tmp_29_reg_965;
reg    ap_sig_979;
reg   [0:0] tmp_50_reg_974;
reg    ap_sig_987;
reg   [0:0] tmp_55_reg_983;
reg    ap_sig_995;
wire   [31:0] loopend_1_fu_744_p2;
reg   [31:0] loopend_1_reg_992;
reg    ap_sig_1004;
wire   [0:0] tmp_24_fu_750_p2;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter10;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter11;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter12;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter13;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter14;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter20;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter21;
reg   [0:0] ap_reg_ppstg_tmp_24_reg_997_pp0_iter22;
reg   [31:0] MAXI_addr_reg_1001;
reg   [31:0] MAXI_addr_1_reg_1007;
wire   [31:0] j_1_fu_805_p2;
reg   [31:0] j_1_reg_1013;
reg   [31:0] MAXI_addr_2_reg_1018;
wire   [31:0] grp_fu_363_p2;
reg   [31:0] tmp_30_reg_1024;
reg   [31:0] tmp_31_reg_1029;
reg   [31:0] exp_reg_1034;
reg   [30:0] tmp_49_reg_1040;
reg   [31:0] x2_reg_1045;
wire   [31:0] tmp_33_fu_852_p1;
reg   [31:0] tmp_33_reg_1050;
reg   [31:0] ap_reg_ppstg_tmp_33_reg_1050_pp0_iter8;
reg   [31:0] ap_reg_ppstg_tmp_33_reg_1050_pp0_iter9;
reg   [31:0] ap_reg_ppstg_tmp_33_reg_1050_pp0_iter10;
wire   [31:0] grp_fu_368_p2;
reg   [31:0] tmp_34_reg_1057;
wire   [31:0] grp_fu_372_p2;
reg   [31:0] tmp_35_reg_1062;
reg   [31:0] tmp_36_reg_1067;
reg   [31:0] inv_sqrt_reg_1072;
wire   [31:0] grp_fu_378_p2;
reg   [31:0] d_reg_1077;
reg   [0:0] tmp_61_reg_1084;
wire   [0:0] tmp_62_fu_892_p2;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter20;
reg   [0:0] ap_reg_ppstg_tmp_62_reg_1089_pp0_iter21;
reg   [0:0] tmp_63_reg_1093;
reg   [0:0] ap_reg_ppstg_tmp_63_reg_1093_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_63_reg_1093_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_63_reg_1093_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_63_reg_1093_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_63_reg_1093_pp0_iter20;
reg   [31:0] x_norm_reg_1097;
reg   [31:0] y_norm_reg_1103;
reg   [31:0] tmp_39_reg_1109;
reg   [31:0] y_norm_1_reg_1125;
reg   [31:0] x_norm_1_reg_1130;
wire   [31:0] grp_fu_351_p2;
reg   [31:0] tmp_42_reg_1135;
wire   [31:0] grp_fu_357_p2;
reg   [31:0] tmp_43_reg_1140;
wire   [31:0] i_3_fu_897_p2;
reg    ap_sig_cseq_ST_st164_fsm_64;
reg    ap_sig_1233;
reg   [31:0] i_reg_156;
reg   [31:0] tmp_10_reg_168;
reg   [31:0] tmp_11_reg_180;
reg   [31:0] tmp_13_reg_192;
reg   [31:0] tmp_14_reg_204;
reg   [31:0] tmp_16_reg_216;
reg   [31:0] tmp_17_reg_229;
reg   [31:0] tmp_19_phi_fu_245_p4;
reg   [31:0] tmp_19_reg_242;
reg   [31:0] tmp_20_reg_254;
reg   [31:0] j_phi_fu_270_p4;
reg   [31:0] ap_reg_phiprechg_p_pn_reg_278pp0_it20;
reg   [31:0] ap_reg_phiprechg_p_pn_reg_278pp0_it21;
wire   [31:0] ap_reg_phiprechg_p_pn_reg_278pp0_it18;
reg   [31:0] ap_reg_phiprechg_p_pn_reg_278pp0_it19;
reg   [31:0] ap_reg_phiprechg_p_pn1_reg_288pp0_it20;
reg   [31:0] ap_reg_phiprechg_p_pn1_reg_288pp0_it21;
wire   [31:0] ap_reg_phiprechg_p_pn1_reg_288pp0_it18;
reg   [31:0] ap_reg_phiprechg_p_pn1_reg_288pp0_it19;
reg   [31:0] tmp_22_phi_fu_301_p4;
reg   [31:0] tmp_44_phi_fu_324_p4;
reg   [31:0] tmp_23_phi_fu_312_p4;
reg   [31:0] tmp_45_phi_fu_336_p4;
wire   [31:0] ap_reg_phiprechg_tmp_44_reg_320pp0_it22;
reg   [31:0] ap_reg_phiprechg_tmp_44_reg_320pp0_it23;
wire   [31:0] ap_reg_phiprechg_tmp_45_reg_332pp0_it22;
reg   [31:0] ap_reg_phiprechg_tmp_45_reg_332pp0_it23;
wire   [63:0] ram2_sum4_cast_fu_485_p1;
wire   [63:0] ram2_sum_cast_fu_504_p1;
wire   [63:0] ram2_sum5_cast_fu_529_p1;
wire   [63:0] ram2_sum3_cast_fu_554_p1;
wire  signed [63:0] ram2_sum6_cast_fu_770_p1;
wire  signed [63:0] ram2_sum7_cast_fu_795_p1;
wire  signed [63:0] ram2_sum8_cast_fu_820_p1;
reg    ap_reg_ioackin_MAXI_ARREADY;
reg    ap_reg_ioackin_MAXI_AWREADY;
reg    ap_reg_ioackin_MAXI_WREADY;
reg   [31:0] grp_fu_344_p0;
reg   [31:0] grp_fu_344_p1;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_1580;
reg   [31:0] grp_fu_363_p0;
reg   [31:0] grp_fu_363_p1;
reg   [31:0] grp_fu_368_p0;
reg   [31:0] grp_fu_368_p1;
reg   [31:0] grp_fu_372_p0;
reg   [31:0] grp_fu_372_p1;
reg   [31:0] grp_fu_378_p0;
reg   [31:0] grp_fu_378_p1;
reg   [31:0] grp_fu_383_p0;
reg   [31:0] grp_fu_383_p1;
wire   [31:0] tmp_4_fu_470_p2;
wire   [32:0] tmp_5_cast_fu_476_p1;
wire   [32:0] ram2_sum4_fu_480_p2;
wire   [32:0] tmp_1_cast_fu_495_p1;
wire   [32:0] ram2_sum_fu_499_p2;
wire   [31:0] tmp_6_fu_514_p2;
wire   [32:0] tmp_7_cast_fu_520_p1;
wire   [32:0] ram2_sum5_fu_524_p2;
wire   [31:0] tmp_2_fu_539_p2;
wire   [32:0] tmp_3_cast_fu_545_p1;
wire   [32:0] ram2_sum3_fu_549_p2;
wire   [31:0] tmp_8_to_int_fu_564_p1;
wire   [7:0] tmp_3_fu_568_p4;
wire   [22:0] tmp_5_fu_578_p1;
wire   [0:0] notrhs_fu_588_p2;
wire   [0:0] notlhs_fu_582_p2;
wire   [0:0] tmp_7_fu_594_p2;
wire   [31:0] tmp_9_to_int_fu_605_p1;
wire   [7:0] tmp_18_fu_609_p4;
wire   [22:0] tmp_26_fu_619_p1;
wire   [0:0] notrhs8_fu_629_p2;
wire   [0:0] notlhs7_fu_623_p2;
wire   [0:0] tmp_28_fu_635_p2;
wire   [31:0] tmp_11_to_int_fu_646_p1;
wire   [7:0] tmp_38_fu_650_p4;
wire   [22:0] tmp_46_fu_660_p1;
wire   [0:0] notrhs1_fu_670_p2;
wire   [0:0] notlhs9_fu_664_p2;
wire   [0:0] tmp_48_fu_676_p2;
wire   [31:0] tmp_14_to_int_fu_687_p1;
wire   [7:0] tmp_52_fu_691_p4;
wire   [22:0] tmp_53_fu_701_p1;
wire   [0:0] notrhs2_fu_711_p2;
wire   [0:0] notlhs1_fu_705_p2;
wire   [0:0] tmp_54_fu_717_p2;
wire   [31:0] tmp_57_fu_732_p2;
wire   [31:0] tmp_21_fu_738_p2;
wire   [31:0] tmp_25_fu_755_p2;
wire  signed [32:0] tmp_26_cast_fu_761_p1;
wire   [32:0] ram2_sum6_fu_765_p2;
wire   [31:0] tmp_27_fu_780_p2;
wire  signed [32:0] tmp_28_cast_fu_786_p1;
wire   [32:0] ram2_sum7_fu_790_p2;
wire  signed [32:0] tmp_29_cast_fu_811_p1;
wire   [32:0] ram2_sum8_fu_815_p2;
wire   [31:0] y_1_fu_830_p1;
wire  signed [31:0] tmp_32_fu_843_p1;
wire   [31:0] i_4_fu_846_p2;
wire   [31:0] d_to_int_fu_857_p1;
wire   [7:0] tmp_58_fu_860_p4;
wire   [22:0] tmp_59_fu_870_p1;
wire   [0:0] notrhs3_fu_880_p2;
wire   [0:0] notlhs2_fu_874_p2;
wire   [0:0] tmp_60_fu_886_p2;
reg   [1:0] grp_fu_344_opcode;
reg    grp_fu_344_ce;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_1839;
reg    grp_fu_351_ce;
reg    grp_fu_357_ce;
reg    grp_fu_363_ce;
reg    grp_fu_368_ce;
reg    grp_fu_372_ce;
reg    grp_fu_378_ce;
reg   [4:0] grp_fu_383_opcode;
reg    ap_sig_cseq_ST_st165_fsm_65;
reg    ap_sig_2066;
reg   [65:0] ap_NS_fsm;
reg    ap_sig_1495;
reg    ap_sig_1504;
reg    ap_sig_667;
reg    ap_sig_1306;
reg    ap_sig_1305;
reg    ap_sig_1107;

// power-on initialization
initial begin
#0 ap_CS_fsm = 66'b1;
#0 numP_0_data_reg = 32'b00000000000000000000000000000000;
#0 numP_0_vld_reg = 1'b0;
#0 numA_0_data_reg = 32'b00000000000000000000000000000000;
#0 numA_0_vld_reg = 1'b0;
#0 numberAttractors = 32'b00000000000000000000000000000000;
#0 ap_reg_ppiten_pp0_it23 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
#0 ap_reg_ppiten_pp0_it22 = 1'b0;
#0 ap_reg_ppiten_pp0_it24 = 1'b0;
#0 ap_reg_ppiten_pp0_it25 = 1'b0;
#0 ap_reg_ioackin_MAXI_ARREADY = 1'b0;
#0 ap_reg_ioackin_MAXI_AWREADY = 1'b0;
#0 ap_reg_ioackin_MAXI_WREADY = 1'b0;
end

toplevel_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
toplevel_AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ram(ram),
    .numP(numP),
    .numA(numA)
);

toplevel_MAXI_m_axi #(
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MAXI_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MAXI_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MAXI_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MAXI_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MAXI_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MAXI_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MAXI_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MAXI_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MAXI_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MAXI_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MAXI_CACHE_VALUE ))
toplevel_MAXI_m_axi_U(
    .AWVALID(m_axi_MAXI_AWVALID),
    .AWREADY(m_axi_MAXI_AWREADY),
    .AWADDR(m_axi_MAXI_AWADDR),
    .AWID(m_axi_MAXI_AWID),
    .AWLEN(m_axi_MAXI_AWLEN),
    .AWSIZE(m_axi_MAXI_AWSIZE),
    .AWBURST(m_axi_MAXI_AWBURST),
    .AWLOCK(m_axi_MAXI_AWLOCK),
    .AWCACHE(m_axi_MAXI_AWCACHE),
    .AWPROT(m_axi_MAXI_AWPROT),
    .AWQOS(m_axi_MAXI_AWQOS),
    .AWREGION(m_axi_MAXI_AWREGION),
    .AWUSER(m_axi_MAXI_AWUSER),
    .WVALID(m_axi_MAXI_WVALID),
    .WREADY(m_axi_MAXI_WREADY),
    .WDATA(m_axi_MAXI_WDATA),
    .WSTRB(m_axi_MAXI_WSTRB),
    .WLAST(m_axi_MAXI_WLAST),
    .WID(m_axi_MAXI_WID),
    .WUSER(m_axi_MAXI_WUSER),
    .ARVALID(m_axi_MAXI_ARVALID),
    .ARREADY(m_axi_MAXI_ARREADY),
    .ARADDR(m_axi_MAXI_ARADDR),
    .ARID(m_axi_MAXI_ARID),
    .ARLEN(m_axi_MAXI_ARLEN),
    .ARSIZE(m_axi_MAXI_ARSIZE),
    .ARBURST(m_axi_MAXI_ARBURST),
    .ARLOCK(m_axi_MAXI_ARLOCK),
    .ARCACHE(m_axi_MAXI_ARCACHE),
    .ARPROT(m_axi_MAXI_ARPROT),
    .ARQOS(m_axi_MAXI_ARQOS),
    .ARREGION(m_axi_MAXI_ARREGION),
    .ARUSER(m_axi_MAXI_ARUSER),
    .RVALID(m_axi_MAXI_RVALID),
    .RREADY(m_axi_MAXI_RREADY),
    .RDATA(m_axi_MAXI_RDATA),
    .RLAST(m_axi_MAXI_RLAST),
    .RID(m_axi_MAXI_RID),
    .RUSER(m_axi_MAXI_RUSER),
    .RRESP(m_axi_MAXI_RRESP),
    .BVALID(m_axi_MAXI_BVALID),
    .BREADY(m_axi_MAXI_BREADY),
    .BRESP(m_axi_MAXI_BRESP),
    .BID(m_axi_MAXI_BID),
    .BUSER(m_axi_MAXI_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(MAXI_ARVALID),
    .I_ARREADY(MAXI_ARREADY),
    .I_ARADDR(MAXI_ARADDR),
    .I_ARID(1'b0),
    .I_ARLEN(ap_const_lv32_1),
    .I_ARSIZE(ap_const_lv3_0),
    .I_ARLOCK(ap_const_lv2_0),
    .I_ARCACHE(ap_const_lv4_0),
    .I_ARQOS(ap_const_lv4_0),
    .I_ARPROT(ap_const_lv3_0),
    .I_ARUSER(1'b0),
    .I_ARBURST(ap_const_lv2_0),
    .I_ARREGION(ap_const_lv4_0),
    .I_RVALID(MAXI_RVALID),
    .I_RREADY(MAXI_RREADY),
    .I_RDATA(MAXI_RDATA),
    .I_RID(MAXI_RID),
    .I_RUSER(MAXI_RUSER),
    .I_RRESP(MAXI_RRESP),
    .I_RLAST(MAXI_RLAST),
    .I_AWVALID(MAXI_AWVALID),
    .I_AWREADY(MAXI_AWREADY),
    .I_AWADDR(MAXI_AWADDR),
    .I_AWID(1'b0),
    .I_AWLEN(ap_const_lv32_1),
    .I_AWSIZE(ap_const_lv3_0),
    .I_AWLOCK(ap_const_lv2_0),
    .I_AWCACHE(ap_const_lv4_0),
    .I_AWQOS(ap_const_lv4_0),
    .I_AWPROT(ap_const_lv3_0),
    .I_AWUSER(1'b0),
    .I_AWBURST(ap_const_lv2_0),
    .I_AWREGION(ap_const_lv4_0),
    .I_WVALID(MAXI_WVALID),
    .I_WREADY(MAXI_WREADY),
    .I_WDATA(MAXI_WDATA),
    .I_WID(1'b0),
    .I_WUSER(1'b0),
    .I_WLAST(1'b0),
    .I_WSTRB(ap_const_lv4_F),
    .I_BVALID(MAXI_BVALID),
    .I_BREADY(MAXI_BREADY),
    .I_BRESP(MAXI_BRESP),
    .I_BID(MAXI_BID),
    .I_BUSER(MAXI_BUSER)
);

toplevel_faddfsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
toplevel_faddfsub_32ns_32ns_32_5_full_dsp_U0(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_344_p0),
    .din1(grp_fu_344_p1),
    .opcode(grp_fu_344_opcode),
    .ce(grp_fu_344_ce),
    .dout(grp_fu_344_p2)
);

toplevel_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
toplevel_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_23_phi_fu_312_p4),
    .din1(x_norm_1_reg_1130),
    .ce(grp_fu_351_ce),
    .dout(grp_fu_351_p2)
);

toplevel_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
toplevel_fadd_32ns_32ns_32_5_full_dsp_U2(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(tmp_22_phi_fu_301_p4),
    .din1(y_norm_1_reg_1125),
    .ce(grp_fu_357_ce),
    .dout(grp_fu_357_p2)
);

toplevel_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
toplevel_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_363_p0),
    .din1(grp_fu_363_p1),
    .ce(grp_fu_363_ce),
    .dout(grp_fu_363_p2)
);

toplevel_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
toplevel_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_368_p0),
    .din1(grp_fu_368_p1),
    .ce(grp_fu_368_ce),
    .dout(grp_fu_368_p2)
);

toplevel_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
toplevel_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_372_p0),
    .din1(grp_fu_372_p1),
    .ce(grp_fu_372_ce),
    .dout(grp_fu_372_p2)
);

toplevel_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
toplevel_fdiv_32ns_32ns_32_16_U6(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_378_p0),
    .din1(grp_fu_378_p1),
    .ce(grp_fu_378_ce),
    .dout(grp_fu_378_p2)
);

toplevel_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
toplevel_fcmp_32ns_32ns_1_1_U7(
    .din0(grp_fu_383_p0),
    .din1(grp_fu_383_p1),
    .opcode(grp_fu_383_opcode),
    .dout(grp_fu_383_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_MAXI_ARREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & ~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
            ap_reg_ioackin_MAXI_ARREADY <= 1'b0;
        end else if ((((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b1 == MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b1 == MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & (1'b1 == MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b1 == MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == tmp_24_reg_997) & (1'b1 == MAXI_ARREADY) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b1 == MAXI_ARREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == tmp_24_reg_997) & (1'b1 == MAXI_ARREADY)))) begin
            ap_reg_ioackin_MAXI_ARREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_MAXI_AWREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(tmp_15_fu_600_p2 == 1'b0) & ~((MAXI_BVALID == 1'b0) | (~(tmp_15_fu_600_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) | ((1'b1 == ap_sig_cseq_ST_st27_fsm_26) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(1'b0 == tmp_37_fu_641_p2) & ~(~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))) | ((1'b1 == ap_sig_cseq_ST_st36_fsm_35) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & ~(1'b0 == tmp_51_fu_682_p2) & ~(~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_44) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & ~(1'b0 == tmp_56_fu_723_p2) & ~(~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))) | ((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))))) begin
            ap_reg_ioackin_MAXI_AWREADY <= 1'b0;
        end else if ((((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(tmp_15_fu_600_p2 == 1'b0) & ~(MAXI_BVALID == 1'b0) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st27_fsm_26) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(1'b0 == tmp_37_fu_641_p2) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st36_fsm_35) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & ~(1'b0 == tmp_51_fu_682_p2) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_44) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & ~(1'b0 == tmp_56_fu_723_p2) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & (1'b1 == MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b1 == MAXI_AWREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & (1'b1 == MAXI_AWREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))))) begin
            ap_reg_ioackin_MAXI_AWREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_MAXI_WREADY <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st28_fsm_27) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st35_fsm_34) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st37_fsm_36) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st55_fsm_54) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
            ap_reg_ioackin_MAXI_WREADY <= 1'b0;
        end else if ((((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st28_fsm_27) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st35_fsm_34) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st37_fsm_36) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st55_fsm_54) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b1 == MAXI_WREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & (1'b1 == MAXI_WREADY) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832)))) begin
            ap_reg_ioackin_MAXI_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & (1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~ap_sig_1004)) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~ap_sig_1004)) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= 1'b0;
    end else begin
        if (ap_sig_1107) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it21)) begin
                ap_reg_ppiten_pp0_it23 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it21)) begin
                ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end else if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~ap_sig_1004)) begin
            ap_reg_ppiten_pp0_it25 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it19) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter19) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter18) & ~(1'b0 == ap_reg_ppstg_tmp_63_reg_1093_pp0_iter18))) begin
        ap_reg_phiprechg_p_pn1_reg_288pp0_it19 <= grp_fu_378_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it18) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        ap_reg_phiprechg_p_pn1_reg_288pp0_it19 <= ap_reg_phiprechg_p_pn1_reg_288pp0_it18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter20) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter20) & (1'b0 == ap_reg_ppstg_tmp_63_reg_1093_pp0_iter20))) begin
        ap_reg_phiprechg_p_pn1_reg_288pp0_it21 <= grp_fu_372_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it20) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        ap_reg_phiprechg_p_pn1_reg_288pp0_it21 <= ap_reg_phiprechg_p_pn1_reg_288pp0_it20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it19) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter19) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter18) & ~(1'b0 == ap_reg_ppstg_tmp_63_reg_1093_pp0_iter18))) begin
        ap_reg_phiprechg_p_pn_reg_278pp0_it19 <= x_norm_reg_1097;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it18) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        ap_reg_phiprechg_p_pn_reg_278pp0_it19 <= ap_reg_phiprechg_p_pn_reg_278pp0_it18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter20) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter20) & (1'b0 == ap_reg_ppstg_tmp_63_reg_1093_pp0_iter20))) begin
        ap_reg_phiprechg_p_pn_reg_278pp0_it21 <= grp_fu_368_p2;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it20) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        ap_reg_phiprechg_p_pn_reg_278pp0_it21 <= ap_reg_phiprechg_p_pn_reg_278pp0_it20;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1305) begin
        if (ap_sig_1306) begin
            ap_reg_phiprechg_tmp_44_reg_320pp0_it23 <= tmp_22_reg_298;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_44_reg_320pp0_it23 <= ap_reg_phiprechg_tmp_44_reg_320pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_1305) begin
        if (ap_sig_1306) begin
            ap_reg_phiprechg_tmp_45_reg_332pp0_it23 <= tmp_23_reg_309;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_tmp_45_reg_332pp0_it23 <= ap_reg_phiprechg_tmp_45_reg_332pp0_it22;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st164_fsm_64)) begin
        i_reg_156 <= i_3_fu_897_p2;
    end else if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_reg_156 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)))) begin
        j_reg_266 <= j_1_reg_1013;
    end else if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~ap_sig_1004)) begin
        j_reg_266 <= ap_const_lv32_BB80;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & (tmp_15_fu_600_p2 == 1'b0) & ~((MAXI_BVALID == 1'b0) | (~(tmp_15_fu_600_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))))) begin
        tmp_10_reg_168 <= reg_394;
    end else if (((1'b1 == ap_sig_cseq_ST_st33_fsm_32) & ~(1'b0 == tmp_15_reg_961) & ~ap_sig_979)) begin
        tmp_10_reg_168 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & (tmp_15_fu_600_p2 == 1'b0) & ~((MAXI_BVALID == 1'b0) | (~(tmp_15_fu_600_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))))) begin
        tmp_11_reg_180 <= reg_414;
    end else if (((1'b1 == ap_sig_cseq_ST_st33_fsm_32) & ~(1'b0 == tmp_15_reg_961) & ~ap_sig_979)) begin
        tmp_11_reg_180 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & (1'b0 == tmp_37_fu_641_p2) & ~(~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_13_reg_192 <= reg_406;
    end else if (((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~(1'b0 == tmp_37_reg_970) & ~ap_sig_987)) begin
        tmp_13_reg_192 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & (1'b0 == tmp_37_fu_641_p2) & ~(~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_14_reg_204 <= reg_424;
    end else if (((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~(1'b0 == tmp_37_reg_970) & ~ap_sig_987)) begin
        tmp_14_reg_204 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == tmp_51_reg_979) & ~ap_sig_995)) begin
        tmp_16_reg_216 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & (1'b0 == tmp_51_fu_682_p2) & ~(~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_16_reg_216 <= tmp_10_reg_168;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == tmp_51_reg_979) & ~ap_sig_995)) begin
        tmp_17_reg_229 <= ap_const_lv32_44B40000;
    end else if (((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & (1'b0 == tmp_51_fu_682_p2) & ~(~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_17_reg_229 <= tmp_11_reg_180;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~(1'b0 == tmp_56_reg_988) & ~ap_sig_1004)) begin
        tmp_19_reg_242 <= ap_const_lv32_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & (1'b0 == tmp_56_fu_723_p2) & ~(~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_19_reg_242 <= tmp_13_reg_192;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~(1'b0 == tmp_56_reg_988) & ~ap_sig_1004)) begin
        tmp_20_reg_254 <= ap_const_lv32_44610000;
    end else if (((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & (1'b0 == tmp_56_fu_723_p2) & ~(~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_20_reg_254 <= tmp_14_reg_204;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)))) begin
        tmp_22_reg_298 <= tmp_44_phi_fu_324_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~ap_sig_1004)) begin
        tmp_22_reg_298 <= tmp_19_phi_fu_245_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)))) begin
        tmp_23_reg_309 <= tmp_45_phi_fu_336_p4;
    end else if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~ap_sig_1004)) begin
        tmp_23_reg_309 <= tmp_16_reg_216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        MAXI_addr_1_reg_1007 <= ram2_sum7_cast_fu_795_p1;
        MAXI_addr_2_reg_1018 <= ram2_sum8_cast_fu_820_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == tmp_24_fu_750_p2))) begin
        MAXI_addr_reg_1001 <= ram2_sum6_cast_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it19) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        ap_reg_phiprechg_p_pn1_reg_288pp0_it20 <= ap_reg_phiprechg_p_pn1_reg_288pp0_it19;
        ap_reg_phiprechg_p_pn_reg_278pp0_it20 <= ap_reg_phiprechg_p_pn_reg_278pp0_it19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)))) begin
        ap_reg_ppstg_reg_406_pp0_iter10 <= ap_reg_ppstg_reg_406_pp0_iter9;
        ap_reg_ppstg_reg_406_pp0_iter11 <= ap_reg_ppstg_reg_406_pp0_iter10;
        ap_reg_ppstg_reg_406_pp0_iter12 <= ap_reg_ppstg_reg_406_pp0_iter11;
        ap_reg_ppstg_reg_406_pp0_iter13 <= ap_reg_ppstg_reg_406_pp0_iter12;
        ap_reg_ppstg_reg_406_pp0_iter14 <= ap_reg_ppstg_reg_406_pp0_iter13;
        ap_reg_ppstg_reg_406_pp0_iter15 <= ap_reg_ppstg_reg_406_pp0_iter14;
        ap_reg_ppstg_reg_406_pp0_iter16 <= ap_reg_ppstg_reg_406_pp0_iter15;
        ap_reg_ppstg_reg_406_pp0_iter17 <= ap_reg_ppstg_reg_406_pp0_iter16;
        ap_reg_ppstg_reg_406_pp0_iter18 <= ap_reg_ppstg_reg_406_pp0_iter17;
        ap_reg_ppstg_reg_406_pp0_iter19 <= ap_reg_ppstg_reg_406_pp0_iter18;
        ap_reg_ppstg_reg_406_pp0_iter20 <= ap_reg_ppstg_reg_406_pp0_iter19;
        ap_reg_ppstg_reg_406_pp0_iter3 <= reg_406;
        ap_reg_ppstg_reg_406_pp0_iter4 <= ap_reg_ppstg_reg_406_pp0_iter3;
        ap_reg_ppstg_reg_406_pp0_iter5 <= ap_reg_ppstg_reg_406_pp0_iter4;
        ap_reg_ppstg_reg_406_pp0_iter6 <= ap_reg_ppstg_reg_406_pp0_iter5;
        ap_reg_ppstg_reg_406_pp0_iter7 <= ap_reg_ppstg_reg_406_pp0_iter6;
        ap_reg_ppstg_reg_406_pp0_iter8 <= ap_reg_ppstg_reg_406_pp0_iter7;
        ap_reg_ppstg_reg_406_pp0_iter9 <= ap_reg_ppstg_reg_406_pp0_iter8;
        ap_reg_ppstg_reg_424_pp0_iter10 <= ap_reg_ppstg_reg_424_pp0_iter9;
        ap_reg_ppstg_reg_424_pp0_iter11 <= ap_reg_ppstg_reg_424_pp0_iter10;
        ap_reg_ppstg_reg_424_pp0_iter12 <= ap_reg_ppstg_reg_424_pp0_iter11;
        ap_reg_ppstg_reg_424_pp0_iter13 <= ap_reg_ppstg_reg_424_pp0_iter12;
        ap_reg_ppstg_reg_424_pp0_iter14 <= ap_reg_ppstg_reg_424_pp0_iter13;
        ap_reg_ppstg_reg_424_pp0_iter15 <= ap_reg_ppstg_reg_424_pp0_iter14;
        ap_reg_ppstg_reg_424_pp0_iter4 <= reg_424;
        ap_reg_ppstg_reg_424_pp0_iter5 <= ap_reg_ppstg_reg_424_pp0_iter4;
        ap_reg_ppstg_reg_424_pp0_iter6 <= ap_reg_ppstg_reg_424_pp0_iter5;
        ap_reg_ppstg_reg_424_pp0_iter7 <= ap_reg_ppstg_reg_424_pp0_iter6;
        ap_reg_ppstg_reg_424_pp0_iter8 <= ap_reg_ppstg_reg_424_pp0_iter7;
        ap_reg_ppstg_reg_424_pp0_iter9 <= ap_reg_ppstg_reg_424_pp0_iter8;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter16 <= tmp_62_reg_1089;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter17 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter16;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter18 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter17;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter19 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter18;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter20 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter19;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter21 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter20;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter21;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22;
        ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24 <= ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23;
        ap_reg_ppstg_tmp_63_reg_1093_pp0_iter16 <= tmp_63_reg_1093;
        ap_reg_ppstg_tmp_63_reg_1093_pp0_iter17 <= ap_reg_ppstg_tmp_63_reg_1093_pp0_iter16;
        ap_reg_ppstg_tmp_63_reg_1093_pp0_iter18 <= ap_reg_ppstg_tmp_63_reg_1093_pp0_iter17;
        ap_reg_ppstg_tmp_63_reg_1093_pp0_iter19 <= ap_reg_ppstg_tmp_63_reg_1093_pp0_iter18;
        ap_reg_ppstg_tmp_63_reg_1093_pp0_iter20 <= ap_reg_ppstg_tmp_63_reg_1093_pp0_iter19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        ap_reg_ppstg_reg_414_pp0_iter10 <= ap_reg_ppstg_reg_414_pp0_iter9;
        ap_reg_ppstg_reg_414_pp0_iter11 <= ap_reg_ppstg_reg_414_pp0_iter10;
        ap_reg_ppstg_reg_414_pp0_iter12 <= ap_reg_ppstg_reg_414_pp0_iter11;
        ap_reg_ppstg_reg_414_pp0_iter13 <= ap_reg_ppstg_reg_414_pp0_iter12;
        ap_reg_ppstg_reg_414_pp0_iter14 <= ap_reg_ppstg_reg_414_pp0_iter13;
        ap_reg_ppstg_reg_414_pp0_iter15 <= ap_reg_ppstg_reg_414_pp0_iter14;
        ap_reg_ppstg_reg_414_pp0_iter4 <= reg_414;
        ap_reg_ppstg_reg_414_pp0_iter5 <= ap_reg_ppstg_reg_414_pp0_iter4;
        ap_reg_ppstg_reg_414_pp0_iter6 <= ap_reg_ppstg_reg_414_pp0_iter5;
        ap_reg_ppstg_reg_414_pp0_iter7 <= ap_reg_ppstg_reg_414_pp0_iter6;
        ap_reg_ppstg_reg_414_pp0_iter8 <= ap_reg_ppstg_reg_414_pp0_iter7;
        ap_reg_ppstg_reg_414_pp0_iter9 <= ap_reg_ppstg_reg_414_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)))) begin
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter1 <= tmp_24_reg_997;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter10 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter9;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter11 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter10;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter12 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter11;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter13 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter12;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter14 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter13;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter15 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter14;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter16 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter15;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter17 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter16;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter18 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter17;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter19 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter18;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter2 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter1;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter20 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter19;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter21 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter20;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter22 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter21;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter23 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter22;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter24 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter23;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter25 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter24;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter3 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter2;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter4 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter3;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter5 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter4;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter6 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter5;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter7 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter6;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter8 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter7;
        ap_reg_ppstg_tmp_24_reg_997_pp0_iter9 <= ap_reg_ppstg_tmp_24_reg_997_pp0_iter8;
        ap_reg_ppstg_tmp_33_reg_1050_pp0_iter10 <= ap_reg_ppstg_tmp_33_reg_1050_pp0_iter9;
        ap_reg_ppstg_tmp_33_reg_1050_pp0_iter8 <= tmp_33_reg_1050;
        ap_reg_ppstg_tmp_33_reg_1050_pp0_iter9 <= ap_reg_ppstg_tmp_33_reg_1050_pp0_iter8;
        tmp_24_reg_997 <= tmp_24_fu_750_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it15) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter14))) begin
        d_reg_1077 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter5))) begin
        exp_reg_1034 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter10))) begin
        inv_sqrt_reg_1072 <= grp_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        j_1_reg_1013 <= j_1_fu_805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~ap_sig_1004)) begin
        loopend_1_reg_992 <= loopend_1_fu_744_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        loopend_reg_919[31 : 2] <= loopend_fu_459_p2[31 : 2];
        numberAttractors <= numA_0_data_reg;
        tmp_48_cast_reg_908[29 : 0] <= tmp_48_cast_fu_444_p1[29 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((~((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) & (1'b1 == 1'b1) & (1'b0 == numA_0_vld_reg)) | (~((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) & (1'b1 == 1'b1) & (1'b1 == numA_0_vld_reg) & (1'b1 == numA_0_ack_out)))) begin
        numA_0_data_reg <= numA;
    end
end

always @ (posedge ap_clk) begin
    if (((~((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) & (1'b1 == 1'b1) & (1'b0 == numP_0_vld_reg)) | (~((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) & (1'b1 == 1'b1) & (1'b1 == numP_0_vld_reg) & (1'b1 == numP_0_ack_out)))) begin
        numP_0_data_reg <= numP;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))))) begin
        p_pn1_reg_288 <= ap_reg_phiprechg_p_pn1_reg_288pp0_it21;
        p_pn_reg_278 <= ap_reg_phiprechg_p_pn_reg_278pp0_it21;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_fu_465_p2))) begin
        pvx_reg_927 <= ram2_sum4_cast_fu_485_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & ~(1'b0 == ap_sig_ioackin_MAXI_ARREADY))) begin
        pvy_reg_939 <= ram2_sum5_cast_fu_529_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & ~(1'b0 == ap_sig_ioackin_MAXI_ARREADY))) begin
        px_reg_933 <= ram2_sum_cast_fu_504_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(MAXI_RVALID == 1'b0))) begin
        py_read_reg_951 <= MAXI_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & ~(1'b0 == ap_sig_ioackin_MAXI_ARREADY))) begin
        py_reg_945 <= ram2_sum3_cast_fu_554_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))))) begin
        reg_394 <= MAXI_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
        reg_401 <= MAXI_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))))) begin
        reg_406 <= MAXI_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter3)))) begin
        reg_414 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter3)))) begin
        reg_424 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(MAXI_BVALID == 1'b0))) begin
        tmp_12_reg_956 <= grp_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~((MAXI_BVALID == 1'b0) | (~(tmp_15_fu_600_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))))) begin
        tmp_15_reg_961 <= tmp_15_fu_600_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        tmp_1_reg_903 <= {{ram[ap_const_lv32_1F : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st33_fsm_32) & ~ap_sig_979)) begin
        tmp_29_reg_965 <= grp_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter4))) begin
        tmp_30_reg_1024 <= grp_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter4))) begin
        tmp_31_reg_1029 <= grp_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter6))) begin
        tmp_33_reg_1050 <= tmp_33_fu_852_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter7))) begin
        tmp_34_reg_1057 <= grp_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter8))) begin
        tmp_35_reg_1062 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter9))) begin
        tmp_36_reg_1067 <= grp_fu_344_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_37_reg_970 <= tmp_37_fu_641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it19) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter19) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter19) & (1'b0 == ap_reg_ppstg_tmp_63_reg_1093_pp0_iter19))) begin
        tmp_39_reg_1109 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)))) begin
        tmp_42_reg_1135 <= grp_fu_351_p2;
        tmp_43_reg_1140 <= grp_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter5))) begin
        tmp_49_reg_1040 <= {{y_1_fu_830_p1[ap_const_lv32_1F : ap_const_lv32_1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~ap_sig_987)) begin
        tmp_50_reg_974 <= grp_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & ~(~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_51_reg_979 <= tmp_51_fu_682_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~ap_sig_995)) begin
        tmp_55_reg_983 <= grp_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & ~(~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
        tmp_56_reg_988 <= tmp_56_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it15) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter15))) begin
        tmp_61_reg_1084 <= grp_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter15))) begin
        tmp_62_reg_1089 <= tmp_62_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it15) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter15) & ~(1'b0 == tmp_62_fu_892_p2))) begin
        tmp_63_reg_1093 <= grp_fu_383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter6))) begin
        x2_reg_1045 <= grp_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it22) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter22) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter21))) begin
        x_norm_1_reg_1130 <= grp_fu_372_p2;
        y_norm_1_reg_1125 <= grp_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it19) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter19) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter18))) begin
        x_norm_reg_1097 <= grp_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it19) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter19) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter18))) begin
        y_norm_reg_1103 <= grp_fu_378_p2;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_MAXI_ARREADY)) begin
        if (ap_sig_667) begin
            MAXI_ARADDR = MAXI_addr_2_reg_1018;
        end else if (ap_sig_1504) begin
            MAXI_ARADDR = MAXI_addr_1_reg_1007;
        end else if (ap_sig_1495) begin
            MAXI_ARADDR = MAXI_addr_reg_1001;
        end else if ((1'b1 == ap_sig_cseq_ST_st7_fsm_6)) begin
            MAXI_ARADDR = py_reg_945;
        end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
            MAXI_ARADDR = pvy_reg_939;
        end else if ((1'b1 == ap_sig_cseq_ST_st5_fsm_4)) begin
            MAXI_ARADDR = px_reg_933;
        end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
            MAXI_ARADDR = pvx_reg_927;
        end else begin
            MAXI_ARADDR = 'bx;
        end
    end else begin
        MAXI_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st4_fsm_3) & (1'b0 == ap_reg_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st5_fsm_4) & (1'b0 == ap_reg_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st6_fsm_5) & (1'b0 == ap_reg_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_sig_cseq_ST_st7_fsm_6) & (1'b0 == ap_reg_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_reg_ioackin_MAXI_ARREADY) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_reg_ioackin_MAXI_ARREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_reg_ioackin_MAXI_ARREADY)))) begin
        MAXI_ARVALID = 1'b1;
    end else begin
        MAXI_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st36_fsm_35) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))))) begin
        MAXI_AWADDR = pvy_reg_939;
    end else if ((((1'b1 == ap_sig_cseq_ST_st27_fsm_26) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_44) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))))) begin
        MAXI_AWADDR = pvx_reg_927;
    end else if ((((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & ~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)))) begin
        MAXI_AWADDR = py_reg_945;
    end else if ((((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(tmp_15_fu_600_p2 == 1'b0) & ~(MAXI_BVALID == 1'b0) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & ~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)))) begin
        MAXI_AWADDR = px_reg_933;
    end else begin
        MAXI_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(tmp_15_fu_600_p2 == 1'b0) & ~(MAXI_BVALID == 1'b0) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st27_fsm_26) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st36_fsm_35) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & ~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st45_fsm_44) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & ~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st54_fsm_53) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & (1'b0 == ap_reg_ioackin_MAXI_AWREADY) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))))) begin
        MAXI_AWVALID = 1'b1;
    end else begin
        MAXI_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(MAXI_BVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~((MAXI_BVALID == 1'b0) | (~(tmp_15_fu_600_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) | ((1'b1 == ap_sig_cseq_ST_st33_fsm_32) & ~(1'b0 == tmp_15_reg_961) & ~ap_sig_979) | ((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~(1'b0 == tmp_37_reg_970) & ~ap_sig_987) | ((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == tmp_51_reg_979) & ~ap_sig_995) | ((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~(1'b0 == tmp_56_reg_988) & ~ap_sig_1004) | ((1'b1 == ap_sig_cseq_ST_st32_fsm_31) & ~(MAXI_BVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st41_fsm_40) & ~(MAXI_BVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st49_fsm_48) & ~(MAXI_BVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st58_fsm_57) & ~(MAXI_BVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it25) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter25) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))))) begin
        MAXI_BREADY = 1'b1;
    end else begin
        MAXI_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st11_fsm_10) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter1) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_st12_fsm_11) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(MAXI_RVALID == 1'b0)))) begin
        MAXI_RREADY = 1'b1;
    end else begin
        MAXI_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & (1'b0 == ap_reg_ioackin_MAXI_WREADY) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832))) begin
        MAXI_WDATA = tmp_43_reg_1140;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_reg_ioackin_MAXI_WREADY))) begin
        MAXI_WDATA = tmp_42_reg_1135;
    end else if (((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & (1'b0 == ap_reg_ioackin_MAXI_WREADY))) begin
        MAXI_WDATA = ap_const_lv32_44610000;
    end else if (((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & (1'b0 == ap_reg_ioackin_MAXI_WREADY))) begin
        MAXI_WDATA = ap_const_lv32_44B40000;
    end else if ((((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st28_fsm_27) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st35_fsm_34) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st37_fsm_36) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st55_fsm_54) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)))) begin
        MAXI_WDATA = ap_const_lv32_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & (1'b0 == ap_reg_ioackin_MAXI_WREADY))) begin
        MAXI_WDATA = reg_424;
    end else if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == ap_reg_ioackin_MAXI_WREADY))) begin
        MAXI_WDATA = reg_414;
    end else begin
        MAXI_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st26_fsm_25) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st28_fsm_27) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st35_fsm_34) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st37_fsm_36) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st44_fsm_43) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st46_fsm_45) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st53_fsm_52) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_sig_cseq_ST_st55_fsm_54) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_reg_ioackin_MAXI_WREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & (1'b0 == ap_reg_ioackin_MAXI_WREADY) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832)))) begin
        MAXI_WVALID = 1'b1;
    end else begin
        MAXI_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == tmp_24_reg_997)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == tmp_24_reg_997)))) begin
        MAXI_blk_n_AR = m_axi_MAXI_ARREADY;
    end else begin
        MAXI_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st17_fsm_16) | ((1'b1 == ap_sig_cseq_ST_st25_fsm_24) & ~(tmp_15_fu_600_p2 == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st43_fsm_42) & ~(1'b0 == tmp_51_fu_682_p2)) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | ((1'b1 == ap_sig_cseq_ST_st34_fsm_33) & ~(1'b0 == tmp_37_fu_641_p2)) | ((1'b1 == ap_sig_cseq_ST_st52_fsm_51) & ~(1'b0 == tmp_56_fu_723_p2)) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st45_fsm_44) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22)) | (1'b1 == ap_sig_cseq_ST_st36_fsm_35) | (1'b1 == ap_sig_cseq_ST_st54_fsm_53) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60)))) begin
        MAXI_blk_n_AW = m_axi_MAXI_AWREADY;
    end else begin
        MAXI_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st32_fsm_31) | (1'b1 == ap_sig_cseq_ST_st49_fsm_48) | (1'b1 == ap_sig_cseq_ST_st41_fsm_40) | (1'b1 == ap_sig_cseq_ST_st58_fsm_57) | ((1'b1 == ap_sig_cseq_ST_st33_fsm_32) & ~(1'b0 == tmp_15_reg_961)) | ((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~(1'b0 == tmp_51_reg_979)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24)) | ((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~(1'b0 == tmp_37_reg_970)) | ((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~(1'b0 == tmp_56_reg_988)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it25) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter25)))) begin
        MAXI_blk_n_B = m_axi_MAXI_BVALID;
    end else begin
        MAXI_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st14_fsm_13) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter1)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2)))) begin
        MAXI_blk_n_R = m_axi_MAXI_RVALID;
    end else begin
        MAXI_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st18_fsm_17) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25) | (1'b1 == ap_sig_cseq_ST_st44_fsm_43) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19) | (1'b1 == ap_sig_cseq_ST_st35_fsm_34) | (1'b1 == ap_sig_cseq_ST_st53_fsm_52) | (1'b1 == ap_sig_cseq_ST_st28_fsm_27) | (1'b1 == ap_sig_cseq_ST_st46_fsm_45) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23)) | (1'b1 == ap_sig_cseq_ST_st37_fsm_36) | (1'b1 == ap_sig_cseq_ST_st55_fsm_54) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61)))) begin
        MAXI_blk_n_W = m_axi_MAXI_WREADY;
    end else begin
        MAXI_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st165_fsm_65)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st165_fsm_65)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_540) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_60 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_60 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_632) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_61 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_61 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_455) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_62 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_62 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_526) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_63 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_63 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_391) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_206) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_565) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_302) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1580) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1233) begin
        ap_sig_cseq_ST_st164_fsm_64 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st164_fsm_64 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_2066) begin
        ap_sig_cseq_ST_st165_fsm_65 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st165_fsm_65 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1839) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_214) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_222) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_310) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_83) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_318) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_230) begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_237) begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_250) begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_399) begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_407) begin
        ap_sig_cseq_ST_st28_fsm_27 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_940) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_258) begin
        ap_sig_cseq_ST_st32_fsm_31 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st32_fsm_31 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_415) begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st33_fsm_32 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_327) begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_339) begin
        ap_sig_cseq_ST_st35_fsm_34 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_573) begin
        ap_sig_cseq_ST_st36_fsm_35 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_581) begin
        ap_sig_cseq_ST_st37_fsm_36 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_951) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_347) begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st41_fsm_40 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_589) begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st42_fsm_41 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_266) begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st43_fsm_42 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_278) begin
        ap_sig_cseq_ST_st44_fsm_43 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_427) begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_435) begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_286) begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_383) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_443) begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_355) begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st52_fsm_51 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_367) begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st53_fsm_52 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_601) begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_609) begin
        ap_sig_cseq_ST_st55_fsm_54 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_375) begin
        ap_sig_cseq_ST_st58_fsm_57 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st58_fsm_57 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_198) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_617) begin
        ap_sig_cseq_ST_st60_fsm_59 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st60_fsm_59 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_557) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_294) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_MAXI_ARREADY)) begin
        ap_sig_ioackin_MAXI_ARREADY = MAXI_ARREADY;
    end else begin
        ap_sig_ioackin_MAXI_ARREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_MAXI_AWREADY)) begin
        ap_sig_ioackin_MAXI_AWREADY = MAXI_AWREADY;
    end else begin
        ap_sig_ioackin_MAXI_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_reg_ioackin_MAXI_WREADY)) begin
        ap_sig_ioackin_MAXI_WREADY = MAXI_WREADY;
    end else begin
        ap_sig_ioackin_MAXI_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_st17_fsm_16) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st19_fsm_18) & ~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_sig_cseq_ST_st14_fsm_13) & ~(MAXI_RVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_st18_fsm_17) & ~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_344_ce = 1'b1;
    end else begin
        grp_fu_344_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_reg_ppiten_pp0_it9) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter8) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))))) begin
        grp_fu_344_opcode = ap_const_lv2_1;
    end else if ((((1'b1 == ap_sig_cseq_ST_st13_fsm_12) & ~(MAXI_RVALID == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | ((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter4)))) begin
        grp_fu_344_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_344_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it9) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_344_p0 = ap_const_lv32_3FC00000;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63))) begin
        grp_fu_344_p0 = tmp_30_reg_1024;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_344_p0 = reg_394;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_fu_344_p0 = py_read_reg_951;
    end else if (((1'b1 == ap_sig_cseq_ST_st13_fsm_12) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it2)))) begin
        grp_fu_344_p0 = reg_401;
    end else begin
        grp_fu_344_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it9) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_344_p1 = tmp_35_reg_1062;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63))) begin
        grp_fu_344_p1 = tmp_31_reg_1029;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it2))) begin
        grp_fu_344_p1 = tmp_20_reg_254;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_344_p1 = tmp_17_reg_229;
    end else if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_fu_344_p1 = reg_406;
    end else if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        grp_fu_344_p1 = reg_394;
    end else begin
        grp_fu_344_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
        grp_fu_351_ce = 1'b1;
    end else begin
        grp_fu_351_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
        grp_fu_357_ce = 1'b1;
    end else begin
        grp_fu_357_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
        grp_fu_363_ce = 1'b1;
    end else begin
        grp_fu_363_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_363_p0 = ap_reg_ppstg_tmp_33_reg_1050_pp0_iter10;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_363_p0 = exp_reg_1034;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63))) begin
        grp_fu_363_p0 = reg_424;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_363_p0 = reg_414;
    end else begin
        grp_fu_363_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_363_p1 = tmp_36_reg_1067;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_363_p1 = ap_const_lv32_3F000000;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it3) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63))) begin
        grp_fu_363_p1 = reg_424;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it3))) begin
        grp_fu_363_p1 = reg_414;
    end else begin
        grp_fu_363_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
        grp_fu_368_ce = 1'b1;
    end else begin
        grp_fu_368_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it21))) begin
        grp_fu_368_p0 = p_pn1_reg_288;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it20) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_368_p0 = x_norm_reg_1097;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_368_p0 = x2_reg_1045;
    end else begin
        grp_fu_368_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it21))) begin
        grp_fu_368_p1 = ap_reg_ppstg_reg_406_pp0_iter20;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it20) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_368_p1 = tmp_39_reg_1109;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it7) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_368_p1 = tmp_33_fu_852_p1;
    end else begin
        grp_fu_368_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
        grp_fu_372_ce = 1'b1;
    end else begin
        grp_fu_372_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it21))) begin
        grp_fu_372_p0 = p_pn_reg_278;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it20) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_372_p0 = y_norm_reg_1103;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_372_p0 = tmp_34_reg_1057;
    end else begin
        grp_fu_372_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it21))) begin
        grp_fu_372_p1 = ap_reg_ppstg_reg_406_pp0_iter20;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it20) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_372_p1 = tmp_39_reg_1109;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it8) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60))) begin
        grp_fu_372_p1 = tmp_33_reg_1050;
    end else begin
        grp_fu_372_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))) | ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))))) begin
        grp_fu_378_ce = 1'b1;
    end else begin
        grp_fu_378_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it15) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63))) begin
        grp_fu_378_p0 = ap_reg_ppstg_reg_424_pp0_iter15;
    end else if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it15))) begin
        grp_fu_378_p0 = ap_reg_ppstg_reg_414_pp0_iter15;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61)) | ((1'b1 == ap_reg_ppiten_pp0_it16) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60)))) begin
        grp_fu_378_p0 = ap_const_lv32_3F800000;
    end else begin
        grp_fu_378_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it15)) | ((1'b1 == ap_reg_ppiten_pp0_it15) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63)) | ((1'b1 == ap_reg_ppiten_pp0_it16) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60)))) begin
        grp_fu_378_p1 = d_reg_1077;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it11) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_378_p1 = inv_sqrt_reg_1072;
    end else begin
        grp_fu_378_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it15) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter15) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it15) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter15) & ~(1'b0 == tmp_62_fu_892_p2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853))))) begin
        grp_fu_383_opcode = ap_const_lv5_4;
    end else if ((((1'b1 == ap_sig_cseq_ST_st42_fsm_41) & ~ap_sig_987) | ((1'b1 == ap_sig_cseq_ST_st51_fsm_50) & ~ap_sig_995))) begin
        grp_fu_383_opcode = ap_const_lv5_3;
    end else if ((((1'b1 == ap_sig_cseq_ST_st24_fsm_23) & ~(MAXI_BVALID == 1'b0)) | ((1'b1 == ap_sig_cseq_ST_st33_fsm_32) & ~ap_sig_979))) begin
        grp_fu_383_opcode = ap_const_lv5_5;
    end else begin
        grp_fu_383_opcode = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it15) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it15)))) begin
        grp_fu_383_p0 = d_reg_1077;
    end else if ((1'b1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        grp_fu_383_p0 = tmp_14_reg_204;
    end else if ((1'b1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        grp_fu_383_p0 = tmp_11_reg_180;
    end else if ((1'b1 == ap_sig_cseq_ST_st33_fsm_32)) begin
        grp_fu_383_p0 = reg_424;
    end else if ((1'b1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        grp_fu_383_p0 = reg_414;
    end else begin
        grp_fu_383_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it15))) begin
        grp_fu_383_p1 = ap_const_lv32_3F800000;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it15) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61))) begin
        grp_fu_383_p1 = ap_const_lv32_43FA0000;
    end else if ((1'b1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        grp_fu_383_p1 = ap_const_lv32_44610000;
    end else if ((1'b1 == ap_sig_cseq_ST_st42_fsm_41)) begin
        grp_fu_383_p1 = ap_const_lv32_44B40000;
    end else if (((1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st33_fsm_32))) begin
        grp_fu_383_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_383_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_60) & ~(1'b0 == tmp_24_reg_997))) begin
        j_phi_fu_270_p4 = j_1_reg_1013;
    end else begin
        j_phi_fu_270_p4 = j_reg_266;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st165_fsm_65)) begin
        numA_0_ack_out = 1'b1;
    end else begin
        numA_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st165_fsm_65)) begin
        numP_0_ack_out = 1'b1;
    end else begin
        numP_0_ack_out = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st60_fsm_59) & ~(1'b0 == tmp_56_reg_988))) begin
        tmp_19_phi_fu_245_p4 = ap_const_lv32_0;
    end else begin
        tmp_19_phi_fu_245_p4 = tmp_19_reg_242;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23))) begin
        tmp_22_phi_fu_301_p4 = tmp_44_phi_fu_324_p4;
    end else begin
        tmp_22_phi_fu_301_p4 = tmp_22_reg_298;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23))) begin
        tmp_23_phi_fu_312_p4 = tmp_45_phi_fu_336_p4;
    end else begin
        tmp_23_phi_fu_312_p4 = tmp_23_reg_309;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22))) begin
        tmp_44_phi_fu_324_p4 = grp_fu_357_p2;
    end else begin
        tmp_44_phi_fu_324_p4 = ap_reg_phiprechg_tmp_44_reg_320pp0_it23;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22))) begin
        tmp_45_phi_fu_336_p4 = grp_fu_351_p2;
    end else begin
        tmp_45_phi_fu_336_p4 = ap_reg_phiprechg_tmp_45_reg_332pp0_it23;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == tmp_fu_465_p2)) begin
                ap_NS_fsm = ap_ST_st165_fsm_65;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end
        end
        ap_ST_st6_fsm_5 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_ARREADY)) begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            if (~(MAXI_RVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end else begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end
        end
        ap_ST_st12_fsm_11 : begin
            if (~(MAXI_RVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : begin
            if (~(MAXI_RVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end else begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end
        end
        ap_ST_st14_fsm_13 : begin
            if (~(MAXI_RVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end else begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end
        end
        ap_ST_st18_fsm_17 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st19_fsm_18 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end
        end
        ap_ST_st20_fsm_19 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            if (~(MAXI_BVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end else begin
                ap_NS_fsm = ap_ST_st24_fsm_23;
            end
        end
        ap_ST_st25_fsm_24 : begin
            if (((tmp_15_fu_600_p2 == 1'b0) & ~((MAXI_BVALID == 1'b0) | (~(tmp_15_fu_600_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st33_fsm_32;
            end else if ((~(tmp_15_fu_600_p2 == 1'b0) & ~((MAXI_BVALID == 1'b0) | (~(tmp_15_fu_600_p2 == 1'b0) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY))))) begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end else begin
                ap_NS_fsm = ap_ST_st25_fsm_24;
            end
        end
        ap_ST_st26_fsm_25 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st26_fsm_25;
            end
        end
        ap_ST_st27_fsm_26 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end else begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end
        end
        ap_ST_st28_fsm_27 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st29_fsm_28;
            end else begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end
        end
        ap_ST_st29_fsm_28 : begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : begin
            if (~(MAXI_BVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st33_fsm_32;
            end else begin
                ap_NS_fsm = ap_ST_st32_fsm_31;
            end
        end
        ap_ST_st33_fsm_32 : begin
            if (~ap_sig_979) begin
                ap_NS_fsm = ap_ST_st34_fsm_33;
            end else begin
                ap_NS_fsm = ap_ST_st33_fsm_32;
            end
        end
        ap_ST_st34_fsm_33 : begin
            if (((1'b0 == tmp_37_fu_641_p2) & ~(~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
                ap_NS_fsm = ap_ST_st42_fsm_41;
            end else if ((~(1'b0 == tmp_37_fu_641_p2) & ~(~(1'b0 == tmp_37_fu_641_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
                ap_NS_fsm = ap_ST_st35_fsm_34;
            end else begin
                ap_NS_fsm = ap_ST_st34_fsm_33;
            end
        end
        ap_ST_st35_fsm_34 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st36_fsm_35;
            end else begin
                ap_NS_fsm = ap_ST_st35_fsm_34;
            end
        end
        ap_ST_st36_fsm_35 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) begin
                ap_NS_fsm = ap_ST_st37_fsm_36;
            end else begin
                ap_NS_fsm = ap_ST_st36_fsm_35;
            end
        end
        ap_ST_st37_fsm_36 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st38_fsm_37;
            end else begin
                ap_NS_fsm = ap_ST_st37_fsm_36;
            end
        end
        ap_ST_st38_fsm_37 : begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : begin
            ap_NS_fsm = ap_ST_st41_fsm_40;
        end
        ap_ST_st41_fsm_40 : begin
            if (~(MAXI_BVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st42_fsm_41;
            end else begin
                ap_NS_fsm = ap_ST_st41_fsm_40;
            end
        end
        ap_ST_st42_fsm_41 : begin
            if (~ap_sig_987) begin
                ap_NS_fsm = ap_ST_st43_fsm_42;
            end else begin
                ap_NS_fsm = ap_ST_st42_fsm_41;
            end
        end
        ap_ST_st43_fsm_42 : begin
            if (((1'b0 == tmp_51_fu_682_p2) & ~(~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
                ap_NS_fsm = ap_ST_st51_fsm_50;
            end else if ((~(1'b0 == tmp_51_fu_682_p2) & ~(~(1'b0 == tmp_51_fu_682_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
                ap_NS_fsm = ap_ST_st44_fsm_43;
            end else begin
                ap_NS_fsm = ap_ST_st43_fsm_42;
            end
        end
        ap_ST_st44_fsm_43 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st45_fsm_44;
            end else begin
                ap_NS_fsm = ap_ST_st44_fsm_43;
            end
        end
        ap_ST_st45_fsm_44 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) begin
                ap_NS_fsm = ap_ST_st46_fsm_45;
            end else begin
                ap_NS_fsm = ap_ST_st45_fsm_44;
            end
        end
        ap_ST_st46_fsm_45 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st47_fsm_46;
            end else begin
                ap_NS_fsm = ap_ST_st46_fsm_45;
            end
        end
        ap_ST_st47_fsm_46 : begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : begin
            if (~(MAXI_BVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st50_fsm_49;
            end else begin
                ap_NS_fsm = ap_ST_st49_fsm_48;
            end
        end
        ap_ST_st50_fsm_49 : begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : begin
            if (~ap_sig_995) begin
                ap_NS_fsm = ap_ST_st52_fsm_51;
            end else begin
                ap_NS_fsm = ap_ST_st51_fsm_50;
            end
        end
        ap_ST_st52_fsm_51 : begin
            if (((1'b0 == tmp_56_fu_723_p2) & ~(~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
                ap_NS_fsm = ap_ST_st60_fsm_59;
            end else if ((~(1'b0 == tmp_56_fu_723_p2) & ~(~(1'b0 == tmp_56_fu_723_p2) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)))) begin
                ap_NS_fsm = ap_ST_st53_fsm_52;
            end else begin
                ap_NS_fsm = ap_ST_st52_fsm_51;
            end
        end
        ap_ST_st53_fsm_52 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st54_fsm_53;
            end else begin
                ap_NS_fsm = ap_ST_st53_fsm_52;
            end
        end
        ap_ST_st54_fsm_53 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_AWREADY)) begin
                ap_NS_fsm = ap_ST_st55_fsm_54;
            end else begin
                ap_NS_fsm = ap_ST_st54_fsm_53;
            end
        end
        ap_ST_st55_fsm_54 : begin
            if (~(1'b0 == ap_sig_ioackin_MAXI_WREADY)) begin
                ap_NS_fsm = ap_ST_st56_fsm_55;
            end else begin
                ap_NS_fsm = ap_ST_st55_fsm_54;
            end
        end
        ap_ST_st56_fsm_55 : begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : begin
            if (~(MAXI_BVALID == 1'b0)) begin
                ap_NS_fsm = ap_ST_st59_fsm_58;
            end else begin
                ap_NS_fsm = ap_ST_st58_fsm_57;
            end
        end
        ap_ST_st59_fsm_58 : begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st60_fsm_59 : begin
            if (~ap_sig_1004) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_60;
            end else begin
                ap_NS_fsm = ap_ST_st60_fsm_59;
            end
        end
        ap_ST_pp0_stg0_fsm_60 : begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_806) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_815))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_61;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_60;
            end
        end
        ap_ST_pp0_stg1_fsm_61 : begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_62;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_61;
            end
        end
        ap_ST_pp0_stg2_fsm_62 : begin
            if ((~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it25) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b1 == ap_reg_ppiten_pp0_it24)) & ~((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it22) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b1 == ap_reg_ppiten_pp0_it23)))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_63;
            end else if ((((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it25) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b1 == ap_reg_ppiten_pp0_it24)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it22) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & (1'b0 == ap_sig_ioackin_MAXI_AWREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)) & ~(1'b1 == ap_reg_ppiten_pp0_it21) & ~(1'b1 == ap_reg_ppiten_pp0_it23)))) begin
                ap_NS_fsm = ap_ST_st164_fsm_64;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_62;
            end
        end
        ap_ST_pp0_stg3_fsm_63 : begin
            if (~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_60;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_63;
            end
        end
        ap_ST_st164_fsm_64 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        ap_ST_st165_fsm_65 : begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_p_pn1_reg_288pp0_it18 = 'bx;

assign ap_reg_phiprechg_p_pn_reg_278pp0_it18 = 'bx;

assign ap_reg_phiprechg_tmp_44_reg_320pp0_it22 = 'bx;

assign ap_reg_phiprechg_tmp_45_reg_332pp0_it22 = 'bx;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_sig_1004 = (~(1'b0 == tmp_56_reg_988) & (MAXI_BVALID == 1'b0));
end

always @ (*) begin
    ap_sig_1107 = ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))));
end

always @ (*) begin
    ap_sig_1233 = (1'b1 == ap_CS_fsm[ap_const_lv32_40]);
end

always @ (*) begin
    ap_sig_1305 = ((1'b1 == ap_reg_ppiten_pp0_it22) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(((1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & (1'b0 == ap_sig_ioackin_MAXI_ARREADY)) | ((1'b1 == ap_reg_ppiten_pp0_it23) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter23) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter23) & (1'b0 == ap_sig_ioackin_MAXI_WREADY))));
end

always @ (*) begin
    ap_sig_1306 = ((1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter22) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter22));
end

always @ (*) begin
    ap_sig_1495 = ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_61) & ~(1'b0 == tmp_24_reg_997) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832));
end

always @ (*) begin
    ap_sig_1504 = ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_62) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(1'b0 == tmp_24_reg_997) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_832) | ((1'b1 == ap_reg_ppiten_pp0_it25) & ap_sig_853)));
end

always @ (*) begin
    ap_sig_1580 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_1839 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_198 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_206 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_2066 = (1'b1 == ap_CS_fsm[ap_const_lv32_41]);
end

always @ (*) begin
    ap_sig_214 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_222 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_230 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_237 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_250 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_258 = (1'b1 == ap_CS_fsm[ap_const_lv32_1F]);
end

always @ (*) begin
    ap_sig_266 = (1'b1 == ap_CS_fsm[ap_const_lv32_2A]);
end

always @ (*) begin
    ap_sig_278 = (1'b1 == ap_CS_fsm[ap_const_lv32_2B]);
end

always @ (*) begin
    ap_sig_286 = (1'b1 == ap_CS_fsm[ap_const_lv32_30]);
end

always @ (*) begin
    ap_sig_294 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_302 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_310 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_318 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_327 = (1'b1 == ap_CS_fsm[ap_const_lv32_21]);
end

always @ (*) begin
    ap_sig_339 = (1'b1 == ap_CS_fsm[ap_const_lv32_22]);
end

always @ (*) begin
    ap_sig_347 = (1'b1 == ap_CS_fsm[ap_const_lv32_28]);
end

always @ (*) begin
    ap_sig_355 = (1'b1 == ap_CS_fsm[ap_const_lv32_33]);
end

always @ (*) begin
    ap_sig_367 = (1'b1 == ap_CS_fsm[ap_const_lv32_34]);
end

always @ (*) begin
    ap_sig_375 = (1'b1 == ap_CS_fsm[ap_const_lv32_39]);
end

always @ (*) begin
    ap_sig_383 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_391 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_399 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_407 = (1'b1 == ap_CS_fsm[ap_const_lv32_1B]);
end

always @ (*) begin
    ap_sig_415 = (1'b1 == ap_CS_fsm[ap_const_lv32_20]);
end

always @ (*) begin
    ap_sig_427 = (1'b1 == ap_CS_fsm[ap_const_lv32_2C]);
end

always @ (*) begin
    ap_sig_435 = (1'b1 == ap_CS_fsm[ap_const_lv32_2D]);
end

always @ (*) begin
    ap_sig_443 = (1'b1 == ap_CS_fsm[ap_const_lv32_32]);
end

always @ (*) begin
    ap_sig_455 = (1'b1 == ap_CS_fsm[ap_const_lv32_3E]);
end

always @ (*) begin
    ap_sig_526 = (1'b1 == ap_CS_fsm[ap_const_lv32_3F]);
end

always @ (*) begin
    ap_sig_540 = (1'b1 == ap_CS_fsm[ap_const_lv32_3C]);
end

always @ (*) begin
    ap_sig_557 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_565 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_573 = (1'b1 == ap_CS_fsm[ap_const_lv32_23]);
end

always @ (*) begin
    ap_sig_581 = (1'b1 == ap_CS_fsm[ap_const_lv32_24]);
end

always @ (*) begin
    ap_sig_589 = (1'b1 == ap_CS_fsm[ap_const_lv32_29]);
end

always @ (*) begin
    ap_sig_601 = (1'b1 == ap_CS_fsm[ap_const_lv32_35]);
end

always @ (*) begin
    ap_sig_609 = (1'b1 == ap_CS_fsm[ap_const_lv32_36]);
end

always @ (*) begin
    ap_sig_617 = (1'b1 == ap_CS_fsm[ap_const_lv32_3B]);
end

always @ (*) begin
    ap_sig_632 = (1'b1 == ap_CS_fsm[ap_const_lv32_3D]);
end

always @ (*) begin
    ap_sig_667 = ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_63) & ~(1'b0 == tmp_24_reg_997));
end

always @ (*) begin
    ap_sig_806 = (~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter1) & (MAXI_RVALID == 1'b0));
end

always @ (*) begin
    ap_sig_815 = (~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter24) & ~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24) & (MAXI_BVALID == 1'b0));
end

always @ (*) begin
    ap_sig_83 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_832 = (~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter2) & (MAXI_RVALID == 1'b0));
end

always @ (*) begin
    ap_sig_853 = (~(1'b0 == ap_reg_ppstg_tmp_62_reg_1089_pp0_iter24) & ~(1'b0 == ap_reg_ppstg_tmp_24_reg_997_pp0_iter25) & (MAXI_BVALID == 1'b0));
end

always @ (*) begin
    ap_sig_940 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_951 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_979 = (~(1'b0 == tmp_15_reg_961) & (MAXI_BVALID == 1'b0));
end

always @ (*) begin
    ap_sig_987 = (~(1'b0 == tmp_37_reg_970) & (MAXI_BVALID == 1'b0));
end

always @ (*) begin
    ap_sig_995 = (~(1'b0 == tmp_51_reg_979) & (MAXI_BVALID == 1'b0));
end

assign d_to_int_fu_857_p1 = d_reg_1077;

assign i_3_fu_897_p2 = (i_reg_156 + ap_const_lv32_4);

assign i_4_fu_846_p2 = ($signed(ap_const_lv32_5F3759DF) - $signed(tmp_32_fu_843_p1));

assign j_1_fu_805_p2 = (ap_const_lv32_3 + j_reg_266);

assign loopend_1_fu_744_p2 = (ap_const_lv32_BB80 + tmp_21_fu_738_p2);

assign loopend_fu_459_p2 = numP_0_data_reg << ap_const_lv32_2;

assign notlhs1_fu_705_p2 = ((tmp_52_fu_691_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs2_fu_874_p2 = ((tmp_58_fu_860_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs7_fu_623_p2 = ((tmp_18_fu_609_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs9_fu_664_p2 = ((tmp_38_fu_650_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notlhs_fu_582_p2 = ((tmp_3_fu_568_p4 != ap_const_lv8_FF) ? 1'b1 : 1'b0);

assign notrhs1_fu_670_p2 = ((tmp_46_fu_660_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs2_fu_711_p2 = ((tmp_53_fu_701_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs3_fu_880_p2 = ((tmp_59_fu_870_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs8_fu_629_p2 = ((tmp_26_fu_619_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign notrhs_fu_588_p2 = ((tmp_5_fu_578_p1 == ap_const_lv23_0) ? 1'b1 : 1'b0);

assign ram2_sum3_cast_fu_554_p1 = ram2_sum3_fu_549_p2;

assign ram2_sum3_fu_549_p2 = (tmp_48_cast_reg_908 + tmp_3_cast_fu_545_p1);

assign ram2_sum4_cast_fu_485_p1 = ram2_sum4_fu_480_p2;

assign ram2_sum4_fu_480_p2 = (tmp_48_cast_reg_908 + tmp_5_cast_fu_476_p1);

assign ram2_sum5_cast_fu_529_p1 = ram2_sum5_fu_524_p2;

assign ram2_sum5_fu_524_p2 = (tmp_48_cast_reg_908 + tmp_7_cast_fu_520_p1);

assign ram2_sum6_cast_fu_770_p1 = $signed(ram2_sum6_fu_765_p2);

assign ram2_sum6_fu_765_p2 = ($signed(tmp_48_cast_reg_908) + $signed(tmp_26_cast_fu_761_p1));

assign ram2_sum7_cast_fu_795_p1 = $signed(ram2_sum7_fu_790_p2);

assign ram2_sum7_fu_790_p2 = ($signed(tmp_48_cast_reg_908) + $signed(tmp_28_cast_fu_786_p1));

assign ram2_sum8_cast_fu_820_p1 = $signed(ram2_sum8_fu_815_p2);

assign ram2_sum8_fu_815_p2 = ($signed(tmp_48_cast_reg_908) + $signed(tmp_29_cast_fu_811_p1));

assign ram2_sum_cast_fu_504_p1 = ram2_sum_fu_499_p2;

assign ram2_sum_fu_499_p2 = (tmp_48_cast_reg_908 + tmp_1_cast_fu_495_p1);

assign tmp_11_to_int_fu_646_p1 = tmp_11_reg_180;

assign tmp_14_to_int_fu_687_p1 = tmp_14_reg_204;

assign tmp_15_fu_600_p2 = (tmp_7_fu_594_p2 & tmp_12_reg_956);

assign tmp_18_fu_609_p4 = {{tmp_9_to_int_fu_605_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_1_cast_fu_495_p1 = i_reg_156;

assign tmp_21_fu_738_p2 = (tmp_57_fu_732_p2 - numberAttractors);

assign tmp_24_fu_750_p2 = (($signed(j_phi_fu_270_p4) < $signed(loopend_1_reg_992)) ? 1'b1 : 1'b0);

assign tmp_25_fu_755_p2 = (ap_const_lv32_1 + j_phi_fu_270_p4);

assign tmp_26_cast_fu_761_p1 = $signed(tmp_25_fu_755_p2);

assign tmp_26_fu_619_p1 = tmp_9_to_int_fu_605_p1[22:0];

assign tmp_27_fu_780_p2 = (ap_const_lv32_2 + j_reg_266);

assign tmp_28_cast_fu_786_p1 = $signed(tmp_27_fu_780_p2);

assign tmp_28_fu_635_p2 = (notrhs8_fu_629_p2 | notlhs7_fu_623_p2);

assign tmp_29_cast_fu_811_p1 = $signed(j_1_fu_805_p2);

assign tmp_2_fu_539_p2 = (i_reg_156 | ap_const_lv32_1);

assign tmp_32_fu_843_p1 = $signed(tmp_49_reg_1040);

assign tmp_33_fu_852_p1 = i_4_fu_846_p2;

assign tmp_37_fu_641_p2 = (tmp_28_fu_635_p2 & tmp_29_reg_965);

assign tmp_38_fu_650_p4 = {{tmp_11_to_int_fu_646_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_3_cast_fu_545_p1 = tmp_2_fu_539_p2;

assign tmp_3_fu_568_p4 = {{tmp_8_to_int_fu_564_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_46_fu_660_p1 = tmp_11_to_int_fu_646_p1[22:0];

assign tmp_48_cast_fu_444_p1 = tmp_1_reg_903;

assign tmp_48_fu_676_p2 = (notrhs1_fu_670_p2 | notlhs9_fu_664_p2);

assign tmp_4_fu_470_p2 = (i_reg_156 | ap_const_lv32_2);

assign tmp_51_fu_682_p2 = (tmp_48_fu_676_p2 & tmp_50_reg_974);

assign tmp_52_fu_691_p4 = {{tmp_14_to_int_fu_687_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_53_fu_701_p1 = tmp_14_to_int_fu_687_p1[22:0];

assign tmp_54_fu_717_p2 = (notrhs2_fu_711_p2 | notlhs1_fu_705_p2);

assign tmp_56_fu_723_p2 = (tmp_54_fu_717_p2 & tmp_55_reg_983);

assign tmp_57_fu_732_p2 = numberAttractors << ap_const_lv32_2;

assign tmp_58_fu_860_p4 = {{d_to_int_fu_857_p1[ap_const_lv32_1E : ap_const_lv32_17]}};

assign tmp_59_fu_870_p1 = d_to_int_fu_857_p1[22:0];

assign tmp_5_cast_fu_476_p1 = tmp_4_fu_470_p2;

assign tmp_5_fu_578_p1 = tmp_8_to_int_fu_564_p1[22:0];

assign tmp_60_fu_886_p2 = (notrhs3_fu_880_p2 | notlhs2_fu_874_p2);

assign tmp_62_fu_892_p2 = (tmp_60_fu_886_p2 & tmp_61_reg_1084);

assign tmp_6_fu_514_p2 = (i_reg_156 | ap_const_lv32_3);

assign tmp_7_cast_fu_520_p1 = tmp_6_fu_514_p2;

assign tmp_7_fu_594_p2 = (notrhs_fu_588_p2 | notlhs_fu_582_p2);

assign tmp_8_to_int_fu_564_p1 = reg_414;

assign tmp_9_to_int_fu_605_p1 = reg_424;

assign tmp_fu_465_p2 = ((i_reg_156 < loopend_reg_919) ? 1'b1 : 1'b0);

assign y_1_fu_830_p1 = exp_reg_1034;

always @ (posedge ap_clk) begin
    tmp_48_cast_reg_908[32:30] <= 3'b000;
    loopend_reg_919[1:0] <= 2'b00;
end

endmodule //toplevel
