INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deniz/Desktop/Bilkent/CS 223-224/Cs223_Labs/Lab4_again/Lab4_again.srcs/sources_1/new/traffic_light.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_light
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deniz/Desktop/Bilkent/CS 223-224/Cs223_Labs/Lab4_again/Lab4_again.srcs/sim_1/new/testbench_traffic_light.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_traffic_light
