git clone --depth 1 --no-tags https://github.com/Gabrola/AutoNaviCar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36156170
git clone --depth 1 --no-tags https://github.com/bhb811340/SoCV_fp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38419627
git clone --depth 1 --no-tags https://github.com/Madh93/scpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36693675
git clone --depth 1 --no-tags https://github.com/hzfGuardian/Multiple-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38224566
git clone --depth 1 --no-tags https://github.com/hilikliming/beeping-paddles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39420146
git clone --depth 1 --no-tags https://github.com/wgml/sysrek.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32180851
git clone --depth 1 --no-tags https://github.com/Adward-R/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32502559
git clone --depth 1 --no-tags https://github.com/tzodrow/TheOtherTeam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32829509
git clone --depth 1 --no-tags https://github.com/victordion/MCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34297719
git clone --depth 1 --no-tags https://github.com/osafune/custom_instr_rand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35571776
git clone --depth 1 --no-tags https://github.com/gelyfa1401/EcualizadorDeAudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34976312
git clone --depth 1 --no-tags https://github.com/usc-ee454-final/work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34999389
git clone --depth 1 --no-tags https://github.com/cartercj/c-scale-piano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35180811
git clone --depth 1 --no-tags https://github.com/csus-senior-design/img_cap_top.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34360545
git clone --depth 1 --no-tags https://github.com/Thomas-Kim/nes-papu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34629497
git clone --depth 1 --no-tags https://github.com/hsuregan/twos_to_float.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34631238
git clone --depth 1 --no-tags https://github.com/ljdeas/Final_Draft.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34706653
git clone --depth 1 --no-tags https://github.com/davidjabon/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34407739
git clone --depth 1 --no-tags https://github.com/laurogama/verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34801992
git clone --depth 1 --no-tags https://github.com/hsuregan/randomizer_hit_or_miss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35928499
git clone --depth 1 --no-tags https://github.com/li3939108/ADS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35898143
git clone --depth 1 --no-tags https://github.com/hellobyn/Altera-CPU-with-Nios2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38356331
git clone --depth 1 --no-tags https://github.com/miyukki/atlys-hdmi-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37730378
git clone --depth 1 --no-tags https://github.com/Aaron-Zhao123/Online_mult_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38444331
git clone --depth 1 --no-tags https://github.com/reshragh/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38917965
git clone --depth 1 --no-tags https://github.com/RossMeikleham/Verilog_Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38933688
git clone --depth 1 --no-tags https://github.com/demzx/Proyecto_Numero_2_Servomotor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36151645
git clone --depth 1 --no-tags https://github.com/hsuregan/hit_seth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36728190
git clone --depth 1 --no-tags https://github.com/VincentCheungM/RiscCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32804256
git clone --depth 1 --no-tags https://github.com/masson2013/adder_1bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32611795
git clone --depth 1 --no-tags https://github.com/ansade/Laboratorio_Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32867890
git clone --depth 1 --no-tags https://github.com/snichol88/asu.edu_ser232_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33804243
git clone --depth 1 --no-tags https://github.com/GeorgeDatcu/Proiect-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34228570
git clone --depth 1 --no-tags https://github.com/whitef0x0/EECE353-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37163619
git clone --depth 1 --no-tags https://github.com/ohohoohh/fpga-mastermind.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37219480
git clone --depth 1 --no-tags https://github.com/handsoul/fpga-lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37210256
git clone --depth 1 --no-tags https://github.com/DepthDeluxe/GeneticBrewRun.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33524353
git clone --depth 1 --no-tags https://github.com/miya4649/fpga-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33242722
git clone --depth 1 --no-tags https://github.com/scolburn54/basil_on_SEABAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33570952
git clone --depth 1 --no-tags https://github.com/UA3MQJ/fpga-async-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32100821
git clone --depth 1 --no-tags https://github.com/rbarzic/dat0x5-thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32139553
git clone --depth 1 --no-tags https://github.com/gelyfa1401/Proyecto2_Lab.Digitales.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32362189
git clone --depth 1 --no-tags https://github.com/hoangt/multiported-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33103353
git clone --depth 1 --no-tags https://github.com/hdchenwenhao/code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32572001
git clone --depth 1 --no-tags https://github.com/qiuzou/1588.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33343368
git clone --depth 1 --no-tags https://github.com/Puvvada-Wristband-Club/Dronin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33961781
git clone --depth 1 --no-tags https://github.com/ducminh296/Verilog-TugOrWar-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33376551
git clone --depth 1 --no-tags https://github.com/tabell/misc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33644874
git clone --depth 1 --no-tags https://github.com/HuaDeng/Computer-Architecture-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33450648
git clone --depth 1 --no-tags https://github.com/luoxufeiyan/CollegeHomework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33717503
git clone --depth 1 --no-tags https://github.com/csus-senior-design/ram_int.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/31997893
git clone --depth 1 --no-tags https://github.com/Laeveteinn/EECE-353.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32356945
git clone --depth 1 --no-tags https://github.com/voidconductor/S2015_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32381403
git clone --depth 1 --no-tags https://github.com/LabSistemasDigitalesPinedaVindas/PrimerProyectoDelCurso.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33153333
git clone --depth 1 --no-tags https://github.com/sturzl/sampleCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33792672
git clone --depth 1 --no-tags https://github.com/medav/ledcube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36110667
git clone --depth 1 --no-tags https://github.com/gullz/GProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37017376
git clone --depth 1 --no-tags https://github.com/mahalakshmi23/BASYS2-Board-programmer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/38225248
git clone --depth 1 --no-tags https://github.com/abdullahyildiz/cse224.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34798754
git clone --depth 1 --no-tags https://github.com/alexanderkoumis/mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35190679
git clone --depth 1 --no-tags https://github.com/hsuregan/hit_or_miss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36354253
git clone --depth 1 --no-tags https://github.com/vishnukijai/FPU-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35489058
git clone --depth 1 --no-tags https://github.com/jinz2014/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35633629
git clone --depth 1 --no-tags https://github.com/niletronics/SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35520432
git clone --depth 1 --no-tags https://github.com/OzuYatamutsu/Niu32-multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36695204
git clone --depth 1 --no-tags https://github.com/paramoecium/EDA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35333017
git clone --depth 1 --no-tags https://github.com/esmarr58/WebbinarArduBasico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35463474
git clone --depth 1 --no-tags https://github.com/ECE492-W2015-Group7/Synthesizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32766122
git clone --depth 1 --no-tags https://github.com/helloxzshan/seventh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32323999
git clone --depth 1 --no-tags https://github.com/k-langer/HardwareMultipler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39353268
git clone --depth 1 --no-tags https://github.com/n4ve/project-pon-vcentury.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34405760
git clone --depth 1 --no-tags https://github.com/matsalleh92/synth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34264579
git clone --depth 1 --no-tags https://github.com/julioamerico/prj_spi_i2s_ipi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35249106
git clone --depth 1 --no-tags https://github.com/cmdli/gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34968666
git clone --depth 1 --no-tags https://github.com/MobiusHorizons/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35731026
git clone --depth 1 --no-tags https://github.com/taehwoi/logicdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32274395
git clone --depth 1 --no-tags https://github.com/sridharsrirangam/ece_520_project_jacobi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34022029
git clone --depth 1 --no-tags https://github.com/maelxd/phantomx-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34199749
git clone --depth 1 --no-tags https://github.com/xiongzige/VNRE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32193916
git clone --depth 1 --no-tags https://github.com/menotti/nand2tetrishw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32545650
git clone --depth 1 --no-tags https://github.com/Apocalyptica/lab_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32634259
git clone --depth 1 --no-tags https://github.com/dibrenes/ProyectoCorto1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32037194
git clone --depth 1 --no-tags https://github.com/jendralhxr/blinkie-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32777286
git clone --depth 1 --no-tags https://github.com/gaudetja/ece473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33325275
git clone --depth 1 --no-tags https://github.com/tigredonorte/aedstpsthom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/32796888
git clone --depth 1 --no-tags https://github.com/yitongding/ABCD_Output_Git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34767528
git clone --depth 1 --no-tags https://github.com/janosmurai/own_fusesoc-systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/34626209
git clone --depth 1 --no-tags https://github.com/amirhakh/odin-ii.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/33931620
git clone --depth 1 --no-tags https://github.com/leix28/Digit-Recognize-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35463387
git clone --depth 1 --no-tags https://github.com/Data-Stream-Compression-Encryption/COMPRESSION_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35499263
git clone --depth 1 --no-tags https://github.com/tema8/FlexISP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/35929515
git clone --depth 1 --no-tags https://github.com/fei960922/Project_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36922759
git clone --depth 1 --no-tags https://github.com/BernardYuan/SingleClockCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36448744
git clone --depth 1 --no-tags https://github.com/lx324310/vga_ddr2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36486240
git clone --depth 1 --no-tags https://github.com/DigitalLogicSummerTerm2015/mips-cpu-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39183070
git clone --depth 1 --no-tags https://github.com/tjmiura/hdl-learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/39289261
git clone --depth 1 --no-tags https://github.com/JobenNC/Deep-Packet-Inspector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/37929497
git clone --depth 1 --no-tags https://github.com/TinyRkings/MIPS-Assemble-Line.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36215764
git clone --depth 1 --no-tags https://github.com/esihaj/MIPS-Multi-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36260408
git clone --depth 1 --no-tags https://github.com/saileechoudhary/Design-and-Implementation-of-Pipelined-Processor-Architecture-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/36045502
