/*
 * SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2024 Napatech A/S
 */

/*
 * nthw_fpga_reg_defs_pcm_nt400dxx.h
 *
 * Auto-generated file - do *NOT* edit
 *
 */

#ifndef _NTHW_FPGA_REG_DEFS_PCM_NT400DXX_
#define _NTHW_FPGA_REG_DEFS_PCM_NT400DXX_

/* PCM_NT400DXX */
#define NTHW_MOD_PCM_NT400DXX (0x93b709a3UL)
#define PCM_NT400DXX_CTRL (0x7dd2be2aUL)
#define PCM_NT400DXX_CTRL_TS_PLL_RECAL (0xe876b916UL)
#define PCM_NT400DXX_LATCH (0x17416d46UL)
#define PCM_NT400DXX_LATCH_TS_PLL_LOCKED (0xe38e12c5UL)
#define PCM_NT400DXX_STAT (0x5f483071UL)
#define PCM_NT400DXX_STAT_TS_PLL_LOCKED (0x92116985UL)

#endif	/* _NTHW_FPGA_REG_DEFS_PCM_NT400DXX_ */

/*
 * Auto-generated file - do *NOT* edit
 */
