============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  10:44:21 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clock_name)            launch                                        0 R 
reg_line_in_reg[1][1]/CP                                      0             0 R 
reg_line_in_reg[1][1]/Q       HS65_LS_DFPRQX9       1  6.1   46  +126     126 F 
g91/A                                                              +0     126   
g91/Z                         HS65_LS_BFX35         8 47.1   37   +76     202 F 
gen_filter[16].U_S0/e0[1] 
  addinc_U_0_U_S0_add_18_16/A[3] 
    g463/A                                                         +0     202   
    g463/Z                    HS65_LS_IVX9          1  5.1   29   +33     235 R 
    g443/A0                                                        +0     235   
    g443/CO                   HS65_LS_HA1X9         1 11.6   56  +102     337 R 
    g440/A0                                                        +0     338   
    g440/S0                   HS65_LS_FA1X18        3 14.2   42  +164     502 F 
  addinc_U_0_U_S0_add_18_16/Z[2] 
  g68/A                                                            +0     502   
  g68/Z                       HS65_LS_IVX9          1  4.2   28   +33     535 R 
  addinc_U_0_U_S1_add_18_16/B[2] 
    g255/A0                                                        +0     535   
    g255/CO                   HS65_LS_HA1X4         1  4.1   48  +100     635 R 
    g254/B0                                                        +0     635   
    g254/CO                   HS65_LS_HA1X4         1  7.8   71  +123     758 R 
    g253/A0                                                        +0     758   
    g253/CO                   HS65_LS_FA1X9         1  7.8   45  +124     882 R 
    g252/A0                                                        +0     883   
    g252/CO                   HS65_LS_FA1X9         1  7.8   45  +111     994 R 
    g251/A0                                                        +0     994   
    g251/S0                   HS65_LS_FA1X9         1  4.2   36  +180    1174 R 
  addinc_U_0_U_S1_add_18_16/Z[6] 
  csa_tree_U_S21_add_18_10_groupi/in_0[6] 
    g513/A0                                                        +0    1174   
    g513/S0                   HS65_LS_HA1X4         1  6.6   53  +154    1328 F 
    g506/A0                                                        +0    1328   
    g506/S0                   HS65_LS_FA1X4         1  5.4   56  +199    1527 F 
    g289/CI                                                        +0    1527   
    g289/CO                   HS65_LS_FA1X4         1  6.6   64  +159    1686 F 
    g288/A0                                                        +0    1686   
    g288/CO                   HS65_LS_FA1X4         1  6.6   64  +167    1853 F 
    g287/A0                                                        +0    1854   
    g287/CO                   HS65_LS_FA1X4         1  6.6   64  +167    2021 F 
    g286/A0                                                        +0    2021   
    g286/CO                   HS65_LS_FA1X4         1  6.6   64  +167    2188 F 
    g285/A0                                                        +0    2188   
    g285/CO                   HS65_LS_FA1X4         1  6.6   64  +167    2355 F 
    g284/A0                                                        +0    2355   
    g284/CO                   HS65_LS_FA1X4         1  6.6   64  +167    2522 F 
    g283/A0                                                        +0    2522   
    g283/CO                   HS65_LS_FA1X4         1  6.6   64  +167    2689 F 
    g282/A0                                                        +0    2690   
    g282/CO                   HS65_LS_FA1X4         1  6.6   64  +167    2857 F 
    g281/A0                                                        +0    2857   
    g281/CO                   HS65_LS_FA1X4         1  6.3   62  +166    3022 F 
    g280/A                                                         +0    3022   
    g280/Z                    HS65_LSS_XOR3X2       1  3.8   93  +156    3178 F 
  csa_tree_U_S21_add_18_10_groupi/out_0[15] 
gen_filter[16].U_S0/f3[9] 
reg_out_inter_reg[50][9]/D    HS65_LS_DFPRQX4                      +0    3179   
reg_out_inter_reg[50][9]/CP   setup                           0  +137    3315 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                    3636 R 
                              adjustments                        -100    3536   
--------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     221ps 
Start-point  : reg_line_in_reg[1][1]/CP
End-point    : reg_out_inter_reg[50][9]/D
