Analysis & Synthesis report for IlluminatiTop
Sun May 05 14:41:10 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |IlluminatiTop|Button_Shaper:Player_Button|Present_State
 10. State Machine - |IlluminatiTop|Button_Shaper:Game_Button|Present_State
 11. State Machine - |IlluminatiTop|score_level2:score_level2_Module|state
 12. State Machine - |IlluminatiTop|score_level3:score_level3_module|state
 13. State Machine - |IlluminatiTop|GameControl:Game_Control_Module|state
 14. State Machine - |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE
 15. State Machine - |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component|altsyncram_l7a1:auto_generated
 20. Source assignments for Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated
 21. Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id
 22. Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|password_controller:pwd
 24. Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: GameControl:Game_Control_Module
 26. Parameter Settings for User Entity Instance: score_level3:score_level3_module
 27. Parameter Settings for User Entity Instance: score_level2:score_level2_Module
 28. Parameter Settings for User Entity Instance: Button_Shaper:Game_Button
 29. Parameter Settings for User Entity Instance: Button_Shaper:Player_Button
 30. Parameter Settings for Inferred Entity Instance: Adder:adder_module|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: Adder:adder_module|lpm_divide:Div0
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "Seven_segment_symbol:SSD2"
 34. Port Connectivity Checks: "Seven_segment_symbol:SSD1"
 35. Port Connectivity Checks: "digitTimer:Timer_module|Digit:Digit_Tens"
 36. Port Connectivity Checks: "TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|Timer1ms:Timer1ms_module"
 37. Port Connectivity Checks: "TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module"
 38. Port Connectivity Checks: "TimerOneSecond_WatchDog:WatchDog_Timer"
 39. Port Connectivity Checks: "GameControl:Game_Control_Module"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages
 43. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 05 14:41:10 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; IlluminatiTop                               ;
; Top-level Entity Name              ; IlluminatiTop                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,205                                       ;
;     Total combinational functions  ; 1,091                                       ;
;     Dedicated logic registers      ; 449                                         ;
; Total registers                    ; 449                                         ;
; Total pins                         ; 88                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 160                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; IlluminatiTop      ; IlluminatiTop      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+-----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+-----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../sim_TopLevel/SSD_Router.v                  ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/sim_TopLevel/SSD_Router.v                                     ;         ;
; ../src/score_level2.v                         ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/score_level2.v                                            ;         ;
; ../../LAB4_0502/src/TimerOneSecond_WatchDog.v ; yes             ; User Verilog HDL File        ; D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v                               ;         ;
; ../../LAB4_0502/src/Timer100ms_WatchDog.v     ; yes             ; User Verilog HDL File        ; D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v                                   ;         ;
; ../../LAB4_0502/src/Timer1ms.v                ; yes             ; User Verilog HDL File        ; D:/ADD/LAB4_0502/src/Timer1ms.v                                              ;         ;
; ../../LAB4_0502/src/CountTo100_WatchDog.v     ; yes             ; User Verilog HDL File        ; D:/ADD/LAB4_0502/src/CountTo100_WatchDog.v                                   ;         ;
; ../../LAB4_0502/src/CountTo10_WatchDog.v      ; yes             ; User Verilog HDL File        ; D:/ADD/LAB4_0502/src/CountTo10_WatchDog.v                                    ;         ;
; ../src/Counter.v                              ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/Counter.v                                                 ;         ;
; ../src/Access_Control_Top.v                   ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/Access_Control_Top.v                                      ;         ;
; ../src/password_ROM.v                         ; yes             ; User Wizard-Generated File   ; D:/ADD/PROJECT/src/password_ROM.v                                            ;         ;
; ../src/password_controller.v                  ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/password_controller.v                                     ;         ;
; ../src/user_id_rom.v                          ; yes             ; User Wizard-Generated File   ; D:/ADD/PROJECT/src/user_id_rom.v                                             ;         ;
; ../src/user_id_rom_controller.v               ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/user_id_rom_controller.v                                  ;         ;
; ../src/Random_Number_Generator.v              ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/Random_Number_Generator.v                                 ;         ;
; ../src/Button_Shaper.v                        ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/Button_Shaper.v                                           ;         ;
; ../src/LoadRegister_4bit.v                    ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/LoadRegister_4bit.v                                       ;         ;
; ../src/digitTimer.v                           ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/digitTimer.v                                              ;         ;
; ../src/Digit.v                                ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/Digit.v                                                   ;         ;
; ../src/OneSecond.v                            ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/OneSecond.v                                               ;         ;
; ../src/OneMilliSec.v                          ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/OneMilliSec.v                                             ;         ;
; ../src/verifier_level3.v                      ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/verifier_level3.v                                         ;         ;
; ../src/seven_segment_symbol.v                 ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/seven_segment_symbol.v                                    ;         ;
; ../src/Count1000.v                            ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/Count1000.v                                               ;         ;
; ../src/GameControl.v                          ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/GameControl.v                                             ;         ;
; ../src/score_level3.v                         ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/score_level3.v                                            ;         ;
; ../src/IlluminatiTop.v                        ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/IlluminatiTop.v                                           ;         ;
; ../src/Adder.v                                ; yes             ; User Verilog HDL File        ; D:/ADD/PROJECT/src/Adder.v                                                   ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_l7a1.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/altsyncram_l7a1.tdf                                    ;         ;
; db/altsyncram_tba1.tdf                        ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/altsyncram_tba1.tdf                                    ;         ;
; lpm_divide.tdf                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_j9m.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/lpm_divide_j9m.tdf                                     ;         ;
; db/sign_div_unsign_8kh.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/sign_div_unsign_8kh.tdf                                ;         ;
; db/alt_u_div_44f.tdf                          ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/alt_u_div_44f.tdf                                      ;         ;
; db/add_sub_7pc.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/add_sub_7pc.tdf                                        ;         ;
; db/add_sub_8pc.tdf                            ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/add_sub_8pc.tdf                                        ;         ;
; db/lpm_divide_ghm.tdf                         ; yes             ; Auto-Generated Megafunction  ; D:/ADD/PROJECT/syn/db/lpm_divide_ghm.tdf                                     ;         ;
+-----------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,205     ;
;                                             ;           ;
; Total combinational functions               ; 1091      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 429       ;
;     -- 3 input functions                    ; 410       ;
;     -- <=2 input functions                  ; 252       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 796       ;
;     -- arithmetic mode                      ; 295       ;
;                                             ;           ;
; Total registers                             ; 449       ;
;     -- Dedicated logic registers            ; 449       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 88        ;
; Total memory bits                           ; 160       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 457       ;
; Total fan-out                               ; 4962      ;
; Average fan-out                             ; 2.88      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                   ; Entity Name             ; Library Name ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |IlluminatiTop                                            ; 1091 (0)            ; 449 (0)                   ; 160         ; 0            ; 0       ; 0         ; 88   ; 0            ; |IlluminatiTop                                                                                                                                                        ; IlluminatiTop           ; work         ;
;    |Access_Control_Top:Access_Control_Module|             ; 136 (0)             ; 132 (0)                   ; 160         ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module                                                                                                               ; Access_Control_Top      ; work         ;
;       |password_controller:pwd|                           ; 62 (62)             ; 62 (62)                   ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd                                                                                       ; password_controller     ; work         ;
;          |password_ROM:mem1|                              ; 0 (0)               ; 0 (0)                     ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1                                                                     ; password_ROM            ; work         ;
;             |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component                                     ; altsyncram              ; work         ;
;                |altsyncram_tba1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated      ; altsyncram_tba1         ; work         ;
;       |user_id_rom_controller:user_id|                    ; 74 (74)             ; 70 (70)                   ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id                                                                                ; user_id_rom_controller  ; work         ;
;          |user_id_rom:mem|                                ; 0 (0)               ; 0 (0)                     ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem                                                                ; user_id_rom             ; work         ;
;             |altsyncram:altsyncram_component|             ; 0 (0)               ; 0 (0)                     ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;                |altsyncram_l7a1:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 80          ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component|altsyncram_l7a1:auto_generated ; altsyncram_l7a1         ; work         ;
;    |Adder:adder_module|                                   ; 40 (5)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module                                                                                                                                     ; Adder                   ; work         ;
;       |lpm_divide:Div0|                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Div0                                                                                                                     ; lpm_divide              ; work         ;
;          |lpm_divide_ghm:auto_generated|                  ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Div0|lpm_divide_ghm:auto_generated                                                                                       ; lpm_divide_ghm          ; work         ;
;             |sign_div_unsign_8kh:divider|                 ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider                                                           ; sign_div_unsign_8kh     ; work         ;
;                |alt_u_div_44f:divider|                    ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider                                     ; alt_u_div_44f           ; work         ;
;       |lpm_divide:Mod0|                                   ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Mod0                                                                                                                     ; lpm_divide              ; work         ;
;          |lpm_divide_j9m:auto_generated|                  ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Mod0|lpm_divide_j9m:auto_generated                                                                                       ; lpm_divide_j9m          ; work         ;
;             |sign_div_unsign_8kh:divider|                 ; 18 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                                                           ; sign_div_unsign_8kh     ; work         ;
;                |alt_u_div_44f:divider|                    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Adder:adder_module|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider                                     ; alt_u_div_44f           ; work         ;
;    |Button_Shaper:Game_Button|                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Button_Shaper:Game_Button                                                                                                                              ; Button_Shaper           ; work         ;
;    |Button_Shaper:Player_Button|                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Button_Shaper:Player_Button                                                                                                                            ; Button_Shaper           ; work         ;
;    |GameControl:Game_Control_Module|                      ; 522 (522)           ; 195 (195)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|GameControl:Game_Control_Module                                                                                                                        ; GameControl             ; work         ;
;    |LoadRegister_4bit:Player_Tens_Load|                   ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|LoadRegister_4bit:Player_Tens_Load                                                                                                                     ; LoadRegister_4bit       ; work         ;
;    |LoadRegister_4bit:Player_Units_Load|                  ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|LoadRegister_4bit:Player_Units_Load                                                                                                                    ; LoadRegister_4bit       ; work         ;
;    |OneSecond:OneSecond_module|                           ; 39 (0)              ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|OneSecond:OneSecond_module                                                                                                                             ; OneSecond               ; work         ;
;       |Count1000:c1|                                      ; 16 (16)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|OneSecond:OneSecond_module|Count1000:c1                                                                                                                ; Count1000               ; work         ;
;       |OneMilliSec:om1|                                   ; 23 (23)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|OneSecond:OneSecond_module|OneMilliSec:om1                                                                                                             ; OneMilliSec             ; work         ;
;    |Random_Number_Generator:RNG1_Module|                  ; 12 (5)              ; 8 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Random_Number_Generator:RNG1_Module                                                                                                                    ; Random_Number_Generator ; work         ;
;       |Counter:Counter_module1|                           ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Random_Number_Generator:RNG1_Module|Counter:Counter_module1                                                                                            ; Counter                 ; work         ;
;    |Random_Number_Generator:RNG2_Module|                  ; 12 (5)              ; 8 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Random_Number_Generator:RNG2_Module                                                                                                                    ; Random_Number_Generator ; work         ;
;       |Counter:Counter_module1|                           ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Random_Number_Generator:RNG2_Module|Counter:Counter_module1                                                                                            ; Counter                 ; work         ;
;    |SSD_Router:SSD_Routing_Module|                        ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|SSD_Router:SSD_Routing_Module                                                                                                                          ; SSD_Router              ; work         ;
;    |Seven_segment_symbol:SSD1|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD1                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |Seven_segment_symbol:SSD2|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD2                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |Seven_segment_symbol:SSD3|                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD3                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |Seven_segment_symbol:SSD4|                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD4                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |Seven_segment_symbol:SSD5|                            ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD5                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |Seven_segment_symbol:SSD6|                            ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD6                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |Seven_segment_symbol:SSD7|                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD7                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |Seven_segment_symbol:SSD8|                            ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|Seven_segment_symbol:SSD8                                                                                                                              ; Seven_segment_symbol    ; work         ;
;    |TimerOneSecond_WatchDog:WatchDog_Timer|               ; 45 (0)              ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer                                                                                                                 ; TimerOneSecond_WatchDog ; work         ;
;       |CountTo10_WatchDog:CountTo10_WatchDog_module|      ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|CountTo10_WatchDog:CountTo10_WatchDog_module                                                                    ; CountTo10_WatchDog      ; work         ;
;       |Timer100ms_WatchDog:Timer100ms_module|             ; 36 (0)              ; 25 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module                                                                           ; Timer100ms_WatchDog     ; work         ;
;          |CountTo100_WatchDog:CountTo100_WatchDog_module| ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|CountTo100_WatchDog:CountTo100_WatchDog_module                            ; CountTo100_WatchDog     ; work         ;
;          |Timer1ms:Timer1ms_module|                       ; 23 (23)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|Timer1ms:Timer1ms_module                                                  ; Timer1ms                ; work         ;
;    |digitTimer:Timer_module|                              ; 32 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|digitTimer:Timer_module                                                                                                                                ; digitTimer              ; work         ;
;       |Digit:Digit_Tens|                                  ; 17 (17)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Tens                                                                                                               ; Digit                   ; work         ;
;       |Digit:Digit_Units|                                 ; 15 (15)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Units                                                                                                              ; Digit                   ; work         ;
;    |score_level2:score_level2_Module|                     ; 24 (24)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|score_level2:score_level2_Module                                                                                                                       ; score_level2            ; work         ;
;    |score_level3:score_level3_module|                     ; 31 (31)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |IlluminatiTop|score_level3:score_level3_module                                                                                                                       ; score_level3            ; work         ;
+-----------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------+
; Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 20           ; 4            ; --           ; --           ; 80   ; password_ROM_test.mif ;
; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component|altsyncram_l7a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 20           ; 4            ; --           ; --           ; 80   ; user_id_rom_test.mif  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |IlluminatiTop|Button_Shaper:Player_Button|Present_State                 ;
+-----------------------+-----------------------+--------------------+---------------------+
; Name                  ; Present_State.INITIAL ; Present_State.WAIT ; Present_State.PULSE ;
+-----------------------+-----------------------+--------------------+---------------------+
; Present_State.INITIAL ; 0                     ; 0                  ; 0                   ;
; Present_State.PULSE   ; 1                     ; 0                  ; 1                   ;
; Present_State.WAIT    ; 1                     ; 1                  ; 0                   ;
+-----------------------+-----------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |IlluminatiTop|Button_Shaper:Game_Button|Present_State                   ;
+-----------------------+-----------------------+--------------------+---------------------+
; Name                  ; Present_State.INITIAL ; Present_State.WAIT ; Present_State.PULSE ;
+-----------------------+-----------------------+--------------------+---------------------+
; Present_State.INITIAL ; 0                     ; 0                  ; 0                   ;
; Present_State.PULSE   ; 1                     ; 0                  ; 1                   ;
; Present_State.WAIT    ; 1                     ; 1                  ; 0                   ;
+-----------------------+-----------------------+--------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |IlluminatiTop|score_level2:score_level2_Module|state       ;
+--------------------+-----------------+--------------------+-----------------+
; Name               ; state.LOAD_WAIT ; state.WAIT_RNGLOAD ; state.SCORE_CAL ;
+--------------------+-----------------+--------------------+-----------------+
; state.LOAD_WAIT    ; 0               ; 0                  ; 0               ;
; state.SCORE_CAL    ; 1               ; 0                  ; 1               ;
; state.WAIT_RNGLOAD ; 1               ; 1                  ; 0               ;
+--------------------+-----------------+--------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |IlluminatiTop|score_level3:score_level3_module|state                              ;
+---------------------+---------------------+--------------------+-----------------+-----------------+
; Name                ; state.WAIT_RNG2LOAD ; state.WAIT_RNGLOAD ; state.SCORE_CAL ; state.LOAD_WAIT ;
+---------------------+---------------------+--------------------+-----------------+-----------------+
; state.LOAD_WAIT     ; 0                   ; 0                  ; 0               ; 0               ;
; state.SCORE_CAL     ; 0                   ; 0                  ; 1               ; 1               ;
; state.WAIT_RNGLOAD  ; 0                   ; 1                  ; 0               ; 1               ;
; state.WAIT_RNG2LOAD ; 1                   ; 0                  ; 0               ; 1               ;
+---------------------+---------------------+--------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IlluminatiTop|GameControl:Game_Control_Module|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------+----------------------+------------------+-------------------------------+--------------+--------------+-------------+------------------------------+-----------------+-------------------+--------------------+----------------------------+-------------------------+-------------------------+---------------------------+-------------------+----------------------------+-------------------------+-------------------------+---------------------------+--------------+--------------------+-----------------------------+
; Name                          ; state.GAME_INTERRUPT ; state.HIGH_SCORE ; state.WAIT_FOR_PASSWORD_ENTER ; state.LOGOUT ; state.RESUME ; state.PAUSE ; state.CHECK_LEVEL_TRANSITION ; state.GAME_OVER ; state.LEVEL3_WAIT ; state.LEVEL3_COUNT ; state.LEVEL3_GAME_GOING_ON ; state.LEVEL3_GAME_START ; state.LEVEL3_LOAD_TIMER ; state.LEVEL3_TIMER_CONFIG ; state.LEVEL2_OVER ; state.LEVEL2_GAME_GOING_ON ; state.LEVEL2_GAME_START ; state.LEVEL2_LOAD_TIMER ; state.LEVEL2_TIMER_CONFIG ; state.LEVEL1 ; state.CHOOSE_LEVEL ; state.WAIT_FOR_ACCESS_GRANT ;
+-------------------------------+----------------------+------------------+-------------------------------+--------------+--------------+-------------+------------------------------+-----------------+-------------------+--------------------+----------------------------+-------------------------+-------------------------+---------------------------+-------------------+----------------------------+-------------------------+-------------------------+---------------------------+--------------+--------------------+-----------------------------+
; state.WAIT_FOR_ACCESS_GRANT   ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 0                           ;
; state.CHOOSE_LEVEL            ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 1                  ; 1                           ;
; state.LEVEL1                  ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 1            ; 0                  ; 1                           ;
; state.LEVEL2_TIMER_CONFIG     ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 1                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL2_LOAD_TIMER       ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 1                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL2_GAME_START       ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 1                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL2_GAME_GOING_ON    ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 1                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL2_OVER             ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 1                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL3_TIMER_CONFIG     ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 1                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL3_LOAD_TIMER       ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 1                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL3_GAME_START       ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 1                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL3_GAME_GOING_ON    ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 1                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL3_COUNT            ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 1                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LEVEL3_WAIT             ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 1                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.GAME_OVER               ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 1               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.CHECK_LEVEL_TRANSITION  ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 1                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.PAUSE                   ; 0                    ; 0                ; 0                             ; 0            ; 0            ; 1           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.RESUME                  ; 0                    ; 0                ; 0                             ; 0            ; 1            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.LOGOUT                  ; 0                    ; 0                ; 0                             ; 1            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.WAIT_FOR_PASSWORD_ENTER ; 0                    ; 0                ; 1                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.HIGH_SCORE              ; 0                    ; 1                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
; state.GAME_INTERRUPT          ; 1                    ; 0                ; 0                             ; 0            ; 0            ; 0           ; 0                            ; 0               ; 0                 ; 0                  ; 0                          ; 0                       ; 0                       ; 0                         ; 0                 ; 0                          ; 0                       ; 0                       ; 0                         ; 0            ; 0                  ; 1                           ;
+-------------------------------+----------------------+------------------+-------------------------------+--------------+--------------+-------------+------------------------------+-----------------+-------------------+--------------------+----------------------------+-------------------------+-------------------------+---------------------------+-------------------+----------------------------+-------------------------+-------------------------+---------------------------+--------------+--------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------+------------------------+-----------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-----------------------------------+
; Name                              ; STATE.CHECK_FOR_LOGOUT ; STATE.AUTHORIZE ; STATE.CATCH_4_DIGIT ; STATE.WAIT_CYCLE2_DIG_4 ; STATE.WAIT_CYCLE1_DIG_4 ; STATE.DIGIT_4_FETCH ; STATE.CATCH_3_DIGIT ; STATE.WAIT_CYCLE2_DIG_3 ; STATE.WAIT_CYCLE1_DIG_3 ; STATE.DIGIT_3_FETCH ; STATE.CATCH_2_DIGIT ; STATE.WAIT_CYCLE2_DIG_2 ; STATE.WAIT_CYCLE1_DIG_2 ; STATE.DIGIT_2_FETCH ; STATE.CATCH_1_DIGIT ; STATE.WAIT_CYCLE2_DIG_1 ; STATE.WAIT_CYCLE1_DIG_1 ; STATE.DIGIT_1_FETCH ; STATE.PWD_4_DIGIT ; STATE.PWD_3_DIGIT ; STATE.PWD_2_DIGIT ; STATE.PWD_1_DIGIT ; STATE.PASS_AUTHENTICATION_USER_ID ;
+-----------------------------------+------------------------+-----------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-----------------------------------+
; STATE.PASS_AUTHENTICATION_USER_ID ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                                 ;
; STATE.PWD_1_DIGIT                 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ; 1                                 ;
; STATE.PWD_2_DIGIT                 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 1                 ; 0                 ; 1                                 ;
; STATE.PWD_3_DIGIT                 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 1                 ; 0                 ; 0                 ; 1                                 ;
; STATE.PWD_4_DIGIT                 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 1                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.DIGIT_1_FETCH               ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 1                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE1_DIG_1           ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 1                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE2_DIG_1           ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 1                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.CATCH_1_DIGIT               ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 1                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.DIGIT_2_FETCH               ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 1                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE1_DIG_2           ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 1                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE2_DIG_2           ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 1                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.CATCH_2_DIGIT               ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 1                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.DIGIT_3_FETCH               ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 1                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE1_DIG_3           ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 1                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE2_DIG_3           ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 1                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.CATCH_3_DIGIT               ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 1                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.DIGIT_4_FETCH               ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 1                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE1_DIG_4           ; 0                      ; 0               ; 0                   ; 0                       ; 1                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.WAIT_CYCLE2_DIG_4           ; 0                      ; 0               ; 0                   ; 1                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.CATCH_4_DIGIT               ; 0                      ; 0               ; 1                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.AUTHORIZE                   ; 0                      ; 1               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
; STATE.CHECK_FOR_LOGOUT            ; 1                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                                 ;
+-----------------------------------+------------------------+-----------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-----------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+-----------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+
; Name                    ; STATE.CHECK_FOR_LOGOUT ; STATE.AUTHORIZE ; STATE.CATCH_4_DIGIT ; STATE.WAIT_CYCLE2_DIG_4 ; STATE.WAIT_CYCLE1_DIG_4 ; STATE.DIGIT_4_FETCH ; STATE.CATCH_3_DIGIT ; STATE.WAIT_CYCLE2_DIG_3 ; STATE.WAIT_CYCLE1_DIG_3 ; STATE.DIGIT_3_FETCH ; STATE.CATCH_2_DIGIT ; STATE.WAIT_CYCLE2_DIG_2 ; STATE.WAIT_CYCLE1_DIG_2 ; STATE.DIGIT_2_FETCH ; STATE.CATCH_1_DIGIT ; STATE.WAIT_CYCLE2_DIG_1 ; STATE.WAIT_CYCLE1_DIG_1 ; STATE.DIGIT_1_FETCH ; STATE.PWD_4_DIGIT ; STATE.PWD_3_DIGIT ; STATE.PWD_2_DIGIT ; STATE.PWD_1_DIGIT ;
+-------------------------+------------------------+-----------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+
; STATE.PWD_1_DIGIT       ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ;
; STATE.PWD_2_DIGIT       ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 1                 ; 1                 ;
; STATE.PWD_3_DIGIT       ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 1                 ; 0                 ; 1                 ;
; STATE.PWD_4_DIGIT       ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 1                 ; 0                 ; 0                 ; 1                 ;
; STATE.DIGIT_1_FETCH     ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 1                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE1_DIG_1 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 1                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE2_DIG_1 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 1                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.CATCH_1_DIGIT     ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 1                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.DIGIT_2_FETCH     ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 1                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE1_DIG_2 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 1                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE2_DIG_2 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 1                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.CATCH_2_DIGIT     ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 1                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.DIGIT_3_FETCH     ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 1                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE1_DIG_3 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 1                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE2_DIG_3 ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 1                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.CATCH_3_DIGIT     ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 1                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.DIGIT_4_FETCH     ; 0                      ; 0               ; 0                   ; 0                       ; 0                       ; 1                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE1_DIG_4 ; 0                      ; 0               ; 0                   ; 0                       ; 1                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.WAIT_CYCLE2_DIG_4 ; 0                      ; 0               ; 0                   ; 1                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.CATCH_4_DIGIT     ; 0                      ; 0               ; 1                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.AUTHORIZE         ; 0                      ; 1               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
; STATE.CHECK_FOR_LOGOUT  ; 1                      ; 0               ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                   ; 0                       ; 0                       ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------------+------------------------+-----------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+---------------------+-------------------------+-------------------------+---------------------+-------------------+-------------------+-------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                              ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                     ; Reason for Removal                                                                          ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+
; GameControl:Game_Control_Module|Timer_Units_Digit[1..3]                           ; Merged with GameControl:Game_Control_Module|Timer_Units_Digit[0]                            ;
; GameControl:Game_Control_Module|Timer_Tens_Digit[3]                               ; Merged with GameControl:Game_Control_Module|Timer_Tens_Digit[0]                             ;
; GameControl:Game_Control_Module|Timer_Tens_Digit[2]                               ; Merged with GameControl:Game_Control_Module|Timer_Tens_Digit[1]                             ;
; GameControl:Game_Control_Module|Winner_Index[3]                                   ; Stuck at GND due to stuck port data_in                                                      ;
; GameControl:Game_Control_Module|Timer_Units_Digit[0]                              ; Stuck at GND due to stuck port data_in                                                      ;
; score_level3:score_level3_module|state~2                                          ; Lost fanout                                                                                 ;
; score_level3:score_level3_module|state~3                                          ; Lost fanout                                                                                 ;
; GameControl:Game_Control_Module|state~2                                           ; Lost fanout                                                                                 ;
; GameControl:Game_Control_Module|state~3                                           ; Lost fanout                                                                                 ;
; GameControl:Game_Control_Module|state~4                                           ; Lost fanout                                                                                 ;
; GameControl:Game_Control_Module|state~5                                           ; Lost fanout                                                                                 ;
; GameControl:Game_Control_Module|state~6                                           ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE~2          ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE~3          ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE~4          ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE~5          ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE~6          ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|STATE~7          ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE~2   ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE~3   ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE~4   ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE~5   ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE~6   ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE~7   ; Lost fanout                                                                                 ;
; Button_Shaper:Player_Button|Present_State.WAIT                                    ; Lost fanout                                                                                 ;
; Button_Shaper:Game_Button|Present_State.WAIT                                      ; Lost fanout                                                                                 ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|pswrd_display[0] ; Merged with Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[0] ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|pswrd_display[1] ; Merged with Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[1] ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|pswrd_display[2] ; Merged with Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[2] ;
; Access_Control_Top:Access_Control_Module|password_controller:pwd|pswrd_display[3] ; Merged with Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[3] ;
; score_level2:score_level2_Module|state.WAIT_RNGLOAD                               ; Lost fanout                                                                                 ;
; Total Number of Removed Registers = 33                                            ;                                                                                             ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 449   ;
; Number of registers using Synchronous Clear  ; 109   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 307   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |IlluminatiTop|score_level2:score_level2_Module|ledg_out                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|Random_Number_Generator:RNG1_Module|Random_Number[2]                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|LoadRegister_4bit:Player_Units_Load|Register_out[0]                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|Random_Number_Generator:RNG2_Module|Random_Number[1]                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|score_level2:score_level2_Module|SC_Tens[1]                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|score_level3:score_level3_module|SC_Tens[0]                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[4][15]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[3][14]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[2][9]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[1][16]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[0][9]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[4][6]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[3][7]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[2][2]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[1][2]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|RAM[0][6]                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|score_level2:score_level2_Module|SC_Units[1]                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|score_level3:score_level3_module|SC_Units[3]                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |IlluminatiTop|OneSecond:OneSecond_module|OneMilliSec:om1|LFSR[2]                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|Digit_FirstRound[0]                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|Random_Number_Generator:RNG1_Module|Counter:Counter_module1|Counter_out[2]                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|Random_Number_Generator:RNG2_Module|Counter:Counter_module1|Counter_out[3]                                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |IlluminatiTop|OneSecond:OneSecond_module|Count1000:c1|counter[6]                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|Timer1ms:Timer1ms_module|Count[5]                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|CountTo10_WatchDog:CountTo10_WatchDog_module|Counter_Out[3]                                         ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |IlluminatiTop|TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|CountTo100_WatchDog:CountTo100_WatchDog_module|Counter_Out[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|stored_pwd_ROM[14]                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|stored_pwd_ROM[11]                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|stored_pwd_ROM[4]                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|stored_pwd_ROM[3]                                                         ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Tens|Binary_out[2]                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[13]                                                           ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[8]                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[4]                                                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|entered_pwd[2]                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|entered_pwd[8]                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|entered_pwd[7]                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|entered_pwd[3]                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|entered_pwd[15]                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|address_out[2]                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Units|Binary_out[1]                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |IlluminatiTop|digitTimer:Timer_module|Digit:Digit_Units|Binary_out[0]                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|stored_pwd_ROM[13]                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|stored_pwd_ROM[10]                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|stored_pwd_ROM[4]                                                  ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|stored_pwd_ROM[3]                                                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |IlluminatiTop|GameControl:Game_Control_Module|Winner_Level3_Units[0]                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|password_controller:pwd|ROM_address[0]                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_display[0]                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_display[3]                                                 ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|ROM_address[4]                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |IlluminatiTop|Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|STATE                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |IlluminatiTop|GameControl:Game_Control_Module|Mux0                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |IlluminatiTop|SSD_Router:SSD_Routing_Module|NumOut5[1]                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |IlluminatiTop|SSD_Router:SSD_Routing_Module|NumOut4[2]                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |IlluminatiTop|SSD_Router:SSD_Routing_Module|NumOut1[0]                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |IlluminatiTop|SSD_Router:SSD_Routing_Module|NumOut3[1]                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |IlluminatiTop|SSD_Router:SSD_Routing_Module|NumOut2[0]                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component|altsyncram_l7a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id ;
+-------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                     ;
+-------------------+-------+------------------------------------------------------------------------------------------+
; PWD_1_DIGIT       ; 0     ; Signed Integer                                                                           ;
; PWD_2_DIGIT       ; 1     ; Signed Integer                                                                           ;
; PWD_3_DIGIT       ; 2     ; Signed Integer                                                                           ;
; PWD_4_DIGIT       ; 3     ; Signed Integer                                                                           ;
; DIGIT_1_FETCH     ; 4     ; Signed Integer                                                                           ;
; WAIT_CYCLE1_DIG_1 ; 5     ; Signed Integer                                                                           ;
; WAIT_CYCLE2_DIG_1 ; 6     ; Signed Integer                                                                           ;
; CATCH_1_DIGIT     ; 7     ; Signed Integer                                                                           ;
; DIGIT_2_FETCH     ; 8     ; Signed Integer                                                                           ;
; WAIT_CYCLE1_DIG_2 ; 9     ; Signed Integer                                                                           ;
; WAIT_CYCLE2_DIG_2 ; 10    ; Signed Integer                                                                           ;
; CATCH_2_DIGIT     ; 11    ; Signed Integer                                                                           ;
; DIGIT_3_FETCH     ; 12    ; Signed Integer                                                                           ;
; WAIT_CYCLE1_DIG_3 ; 13    ; Signed Integer                                                                           ;
; WAIT_CYCLE2_DIG_3 ; 14    ; Signed Integer                                                                           ;
; CATCH_3_DIGIT     ; 15    ; Signed Integer                                                                           ;
; DIGIT_4_FETCH     ; 16    ; Signed Integer                                                                           ;
; WAIT_CYCLE1_DIG_4 ; 17    ; Signed Integer                                                                           ;
; WAIT_CYCLE2_DIG_4 ; 18    ; Signed Integer                                                                           ;
; CATCH_4_DIGIT     ; 19    ; Signed Integer                                                                           ;
; AUTHORIZE         ; 20    ; Signed Integer                                                                           ;
; CHECK_FOR_LOGOUT  ; 21    ; Signed Integer                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                  ;
; WIDTH_A                            ; 4                    ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 20                   ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; user_id_rom_test.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_l7a1      ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|password_controller:pwd ;
+-----------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------+
; PASS_AUTHENTICATION_USER_ID ; 0     ; Signed Integer                                                          ;
; PWD_1_DIGIT                 ; 1     ; Signed Integer                                                          ;
; PWD_2_DIGIT                 ; 2     ; Signed Integer                                                          ;
; PWD_3_DIGIT                 ; 3     ; Signed Integer                                                          ;
; PWD_4_DIGIT                 ; 4     ; Signed Integer                                                          ;
; DIGIT_1_FETCH               ; 5     ; Signed Integer                                                          ;
; WAIT_CYCLE1_DIG_1           ; 6     ; Signed Integer                                                          ;
; WAIT_CYCLE2_DIG_1           ; 7     ; Signed Integer                                                          ;
; CATCH_1_DIGIT               ; 8     ; Signed Integer                                                          ;
; DIGIT_2_FETCH               ; 9     ; Signed Integer                                                          ;
; WAIT_CYCLE1_DIG_2           ; 10    ; Signed Integer                                                          ;
; WAIT_CYCLE2_DIG_2           ; 11    ; Signed Integer                                                          ;
; CATCH_2_DIGIT               ; 12    ; Signed Integer                                                          ;
; DIGIT_3_FETCH               ; 13    ; Signed Integer                                                          ;
; WAIT_CYCLE1_DIG_3           ; 14    ; Signed Integer                                                          ;
; WAIT_CYCLE2_DIG_3           ; 15    ; Signed Integer                                                          ;
; CATCH_3_DIGIT               ; 16    ; Signed Integer                                                          ;
; DIGIT_4_FETCH               ; 17    ; Signed Integer                                                          ;
; WAIT_CYCLE1_DIG_4           ; 18    ; Signed Integer                                                          ;
; WAIT_CYCLE2_DIG_4           ; 19    ; Signed Integer                                                          ;
; CATCH_4_DIGIT               ; 20    ; Signed Integer                                                          ;
; AUTHORIZE                   ; 21    ; Signed Integer                                                          ;
; CHECK_FOR_LOGOUT            ; 22    ; Signed Integer                                                          ;
+-----------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                                                               ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                                                            ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                                                            ;
; WIDTH_A                            ; 4                     ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 5                     ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 20                    ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                                                            ;
; WIDTH_B                            ; 1                     ; Untyped                                                                                            ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                                                            ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                                                            ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                                                            ;
; INIT_FILE                          ; password_ROM_test.mif ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_tba1       ; Untyped                                                                                            ;
+------------------------------------+-----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GameControl:Game_Control_Module ;
+-------------------------+-------+--------------------------------------------+
; Parameter Name          ; Value ; Type                                       ;
+-------------------------+-------+--------------------------------------------+
; WAIT_FOR_ACCESS_GRANT   ; 0     ; Signed Integer                             ;
; CHOOSE_LEVEL            ; 1     ; Signed Integer                             ;
; LEVEL1                  ; 2     ; Signed Integer                             ;
; LEVEL2_TIMER_CONFIG     ; 3     ; Signed Integer                             ;
; LEVEL2_LOAD_TIMER       ; 4     ; Signed Integer                             ;
; LEVEL2_GAME_START       ; 5     ; Signed Integer                             ;
; LEVEL2_GAME_GOING_ON    ; 6     ; Signed Integer                             ;
; LEVEL2_OVER             ; 7     ; Signed Integer                             ;
; LEVEL3_TIMER_CONFIG     ; 8     ; Signed Integer                             ;
; LEVEL3_LOAD_TIMER       ; 9     ; Signed Integer                             ;
; LEVEL3_GAME_START       ; 10    ; Signed Integer                             ;
; LEVEL3_GAME_GOING_ON    ; 11    ; Signed Integer                             ;
; LEVEL3_COUNT            ; 12    ; Signed Integer                             ;
; LEVEL3_WAIT             ; 13    ; Signed Integer                             ;
; GAME_OVER               ; 14    ; Signed Integer                             ;
; CHECK_LEVEL_TRANSITION  ; 15    ; Signed Integer                             ;
; PAUSE                   ; 16    ; Signed Integer                             ;
; RESUME                  ; 17    ; Signed Integer                             ;
; LOGOUT                  ; 18    ; Signed Integer                             ;
; WAIT_FOR_PASSWORD_ENTER ; 19    ; Signed Integer                             ;
; HIGH_SCORE              ; 20    ; Signed Integer                             ;
; GAME_INTERRUPT          ; 21    ; Signed Integer                             ;
+-------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_level3:score_level3_module ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; LOAD_WAIT      ; 0     ; Signed Integer                                       ;
; SCORE_CAL      ; 1     ; Signed Integer                                       ;
; WAIT_RNGLOAD   ; 2     ; Signed Integer                                       ;
; WAIT_RNG2LOAD  ; 3     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_level2:score_level2_Module ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; LOAD_WAIT      ; 0     ; Signed Integer                                       ;
; SCORE_CAL      ; 1     ; Signed Integer                                       ;
; WAIT_RNGLOAD   ; 2     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_Shaper:Game_Button ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; INITIAL        ; 0     ; Signed Integer                                ;
; PULSE          ; 1     ; Signed Integer                                ;
; WAIT           ; 2     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Button_Shaper:Player_Button ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; INITIAL        ; 0     ; Signed Integer                                  ;
; PULSE          ; 1     ; Signed Integer                                  ;
; WAIT           ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Adder:adder_module|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Adder:adder_module|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_ghm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                       ;
; Entity Instance                           ; Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                       ;
;     -- NUMWORDS_A                         ; 20                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
; Entity Instance                           ; Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                     ;
;     -- WIDTH_A                            ; 4                                                                                                                       ;
;     -- NUMWORDS_A                         ; 20                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seven_segment_symbol:SSD2"                                                                                                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Encrypt_on     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Encrypt_on[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seven_segment_symbol:SSD1"                                                                                                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Encrypt_on     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Encrypt_on[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digitTimer:Timer_module|Digit:Digit_Tens"                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Borrow_disable ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Borrow_req     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|Timer1ms:Timer1ms_module" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                               ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module"              ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Counter_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerOneSecond_WatchDog:WatchDog_Timer"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Counter_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GameControl:Game_Control_Module"                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Level3_Count ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 88                          ;
; cycloneiii_ff         ; 449                         ;
;     ENA               ; 274                         ;
;     ENA SCLR          ; 28                          ;
;     ENA SCLR SLD      ; 5                           ;
;     SCLR              ; 76                          ;
;     SLD               ; 4                           ;
;     plain             ; 62                          ;
; cycloneiii_lcell_comb ; 1095                        ;
;     arith             ; 295                         ;
;         2 data inputs ; 58                          ;
;         3 data inputs ; 237                         ;
;     normal            ; 800                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 173                         ;
;         4 data inputs ; 429                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 8.90                        ;
; Average LUT depth     ; 3.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 05 14:40:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IlluminatiTop -c IlluminatiTop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/sim_toplevel/ssd_router.v
    Info (12023): Found entity 1: SSD_Router File: D:/ADD/PROJECT/sim_TopLevel/SSD_Router.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/score_level2.v
    Info (12023): Found entity 1: score_level2 File: D:/ADD/PROJECT/src/score_level2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timeronesecond_watchdog.v
    Info (12023): Found entity 1: TimerOneSecond_WatchDog File: D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timer100ms_watchdog.v
    Info (12023): Found entity 1: Timer100ms_WatchDog File: D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/timer1ms.v
    Info (12023): Found entity 1: Timer1ms File: D:/ADD/LAB4_0502/src/Timer1ms.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/countto100_watchdog.v
    Info (12023): Found entity 1: CountTo100_WatchDog File: D:/ADD/LAB4_0502/src/CountTo100_WatchDog.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /add/lab4_0502/src/countto10_watchdog.v
    Info (12023): Found entity 1: CountTo10_WatchDog File: D:/ADD/LAB4_0502/src/CountTo10_WatchDog.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/counter.v
    Info (12023): Found entity 1: Counter File: D:/ADD/PROJECT/src/Counter.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/access_control_top.v
    Info (12023): Found entity 1: Access_Control_Top File: D:/ADD/PROJECT/src/Access_Control_Top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/password_rom.v
    Info (12023): Found entity 1: password_ROM File: D:/ADD/PROJECT/src/password_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/password_controller.v
    Info (12023): Found entity 1: password_controller File: D:/ADD/PROJECT/src/password_controller.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/user_id_rom.v
    Info (12023): Found entity 1: user_id_rom File: D:/ADD/PROJECT/src/user_id_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/user_id_rom_controller.v
    Info (12023): Found entity 1: user_id_rom_controller File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/random_number_generator.v
    Info (12023): Found entity 1: Random_Number_Generator File: D:/ADD/PROJECT/src/Random_Number_Generator.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/button_shaper.v
    Info (12023): Found entity 1: Button_Shaper File: D:/ADD/PROJECT/src/Button_Shaper.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/loadregister_4bit.v
    Info (12023): Found entity 1: LoadRegister_4bit File: D:/ADD/PROJECT/src/LoadRegister_4bit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/digittimer.v
    Info (12023): Found entity 1: digitTimer File: D:/ADD/PROJECT/src/digitTimer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/digit.v
    Info (12023): Found entity 1: Digit File: D:/ADD/PROJECT/src/Digit.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/onesecond.v
    Info (12023): Found entity 1: OneSecond File: D:/ADD/PROJECT/src/OneSecond.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/onemillisec.v
    Info (12023): Found entity 1: OneMilliSec File: D:/ADD/PROJECT/src/OneMilliSec.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/verifier_level3.v
    Info (12023): Found entity 1: Verifier_level3 File: D:/ADD/PROJECT/src/verifier_level3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/seven_segment_symbol.v
    Info (12023): Found entity 1: Seven_segment_symbol File: D:/ADD/PROJECT/src/seven_segment_symbol.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/count1000.v
    Info (12023): Found entity 1: Count1000 File: D:/ADD/PROJECT/src/Count1000.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/gamecontrol.v
    Info (12023): Found entity 1: GameControl File: D:/ADD/PROJECT/src/GameControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/score_level3.v
    Info (12023): Found entity 1: score_level3 File: D:/ADD/PROJECT/src/score_level3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/illuminatitop.v
    Info (12023): Found entity 1: IlluminatiTop File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /add/project/src/adder.v
    Info (12023): Found entity 1: Adder File: D:/ADD/PROJECT/src/Adder.v Line: 2
Info (12127): Elaborating entity "IlluminatiTop" for the top level hierarchy
Warning (10034): Output port "Level3_Count" at IlluminatiTop.v(13) has no driver File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 13
Info (12128): Elaborating entity "Access_Control_Top" for hierarchy "Access_Control_Top:Access_Control_Module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 28
Info (12128): Elaborating entity "user_id_rom_controller" for hierarchy "Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id" File: D:/ADD/PROJECT/src/Access_Control_Top.v Line: 11
Warning (10230): Verilog HDL assignment warning at user_id_rom_controller.v(139): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 139
Warning (10230): Verilog HDL assignment warning at user_id_rom_controller.v(161): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 161
Warning (10230): Verilog HDL assignment warning at user_id_rom_controller.v(183): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 183
Warning (10230): Verilog HDL assignment warning at user_id_rom_controller.v(211): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 211
Warning (10230): Verilog HDL assignment warning at user_id_rom_controller.v(217): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 217
Warning (10230): Verilog HDL assignment warning at user_id_rom_controller.v(219): truncated value with size 32 to match size of target (1) File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 219
Info (12128): Elaborating entity "user_id_rom" for hierarchy "Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem" File: D:/ADD/PROJECT/src/user_id_rom_controller.v Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component" File: D:/ADD/PROJECT/src/user_id_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component" File: D:/ADD/PROJECT/src/user_id_rom.v Line: 81
Info (12133): Instantiated megafunction "Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component" with the following parameter: File: D:/ADD/PROJECT/src/user_id_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "user_id_rom_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l7a1.tdf
    Info (12023): Found entity 1: altsyncram_l7a1 File: D:/ADD/PROJECT/syn/db/altsyncram_l7a1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l7a1" for hierarchy "Access_Control_Top:Access_Control_Module|user_id_rom_controller:user_id|user_id_rom:mem|altsyncram:altsyncram_component|altsyncram_l7a1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "password_controller" for hierarchy "Access_Control_Top:Access_Control_Module|password_controller:pwd" File: D:/ADD/PROJECT/src/Access_Control_Top.v Line: 12
Warning (10230): Verilog HDL assignment warning at password_controller.v(139): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/password_controller.v Line: 139
Warning (10230): Verilog HDL assignment warning at password_controller.v(161): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/password_controller.v Line: 161
Warning (10230): Verilog HDL assignment warning at password_controller.v(183): truncated value with size 32 to match size of target (5) File: D:/ADD/PROJECT/src/password_controller.v Line: 183
Info (12128): Elaborating entity "password_ROM" for hierarchy "Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1" File: D:/ADD/PROJECT/src/password_controller.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component" File: D:/ADD/PROJECT/src/password_ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component" File: D:/ADD/PROJECT/src/password_ROM.v Line: 81
Info (12133): Instantiated megafunction "Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component" with the following parameter: File: D:/ADD/PROJECT/src/password_ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "password_ROM_test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tba1.tdf
    Info (12023): Found entity 1: altsyncram_tba1 File: D:/ADD/PROJECT/syn/db/altsyncram_tba1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tba1" for hierarchy "Access_Control_Top:Access_Control_Module|password_controller:pwd|password_ROM:mem1|altsyncram:altsyncram_component|altsyncram_tba1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "GameControl" for hierarchy "GameControl:Game_Control_Module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 33
Warning (10230): Verilog HDL assignment warning at GameControl.v(21): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/GameControl.v Line: 21
Warning (10230): Verilog HDL assignment warning at GameControl.v(153): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/GameControl.v Line: 153
Warning (10230): Verilog HDL assignment warning at GameControl.v(513): truncated value with size 32 to match size of target (8) File: D:/ADD/PROJECT/src/GameControl.v Line: 513
Warning (10230): Verilog HDL assignment warning at GameControl.v(514): truncated value with size 32 to match size of target (8) File: D:/ADD/PROJECT/src/GameControl.v Line: 514
Warning (10230): Verilog HDL assignment warning at GameControl.v(515): truncated value with size 32 to match size of target (8) File: D:/ADD/PROJECT/src/GameControl.v Line: 515
Warning (10230): Verilog HDL assignment warning at GameControl.v(516): truncated value with size 32 to match size of target (8) File: D:/ADD/PROJECT/src/GameControl.v Line: 516
Warning (10230): Verilog HDL assignment warning at GameControl.v(517): truncated value with size 32 to match size of target (8) File: D:/ADD/PROJECT/src/GameControl.v Line: 517
Info (12128): Elaborating entity "TimerOneSecond_WatchDog" for hierarchy "TimerOneSecond_WatchDog:WatchDog_Timer" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 35
Info (12128): Elaborating entity "Timer100ms_WatchDog" for hierarchy "TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module" File: D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v Line: 17
Info (12128): Elaborating entity "Timer1ms" for hierarchy "TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|Timer1ms:Timer1ms_module" File: D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v Line: 18
Warning (10230): Verilog HDL assignment warning at Timer1ms.v(37): truncated value with size 32 to match size of target (16) File: D:/ADD/LAB4_0502/src/Timer1ms.v Line: 37
Info (12128): Elaborating entity "CountTo100_WatchDog" for hierarchy "TimerOneSecond_WatchDog:WatchDog_Timer|Timer100ms_WatchDog:Timer100ms_module|CountTo100_WatchDog:CountTo100_WatchDog_module" File: D:/ADD/LAB4_0502/src/Timer100ms_WatchDog.v Line: 19
Warning (10230): Verilog HDL assignment warning at CountTo100_WatchDog.v(40): truncated value with size 32 to match size of target (7) File: D:/ADD/LAB4_0502/src/CountTo100_WatchDog.v Line: 40
Info (12128): Elaborating entity "CountTo10_WatchDog" for hierarchy "TimerOneSecond_WatchDog:WatchDog_Timer|CountTo10_WatchDog:CountTo10_WatchDog_module" File: D:/ADD/LAB4_0502/src/TimerOneSecond_WatchDog.v Line: 18
Warning (10230): Verilog HDL assignment warning at CountTo10_WatchDog.v(40): truncated value with size 32 to match size of target (4) File: D:/ADD/LAB4_0502/src/CountTo10_WatchDog.v Line: 40
Info (12128): Elaborating entity "SSD_Router" for hierarchy "SSD_Router:SSD_Routing_Module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 39
Info (12128): Elaborating entity "OneSecond" for hierarchy "OneSecond:OneSecond_module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 41
Info (12128): Elaborating entity "OneMilliSec" for hierarchy "OneSecond:OneSecond_module|OneMilliSec:om1" File: D:/ADD/PROJECT/src/OneSecond.v Line: 8
Info (12128): Elaborating entity "Count1000" for hierarchy "OneSecond:OneSecond_module|Count1000:c1" File: D:/ADD/PROJECT/src/OneSecond.v Line: 9
Warning (10230): Verilog HDL assignment warning at Count1000.v(29): truncated value with size 32 to match size of target (10) File: D:/ADD/PROJECT/src/Count1000.v Line: 29
Info (12128): Elaborating entity "digitTimer" for hierarchy "digitTimer:Timer_module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 43
Info (12128): Elaborating entity "Digit" for hierarchy "digitTimer:Timer_module|Digit:Digit_Units" File: D:/ADD/PROJECT/src/digitTimer.v Line: 16
Warning (10230): Verilog HDL assignment warning at Digit.v(70): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/Digit.v Line: 70
Warning (10230): Verilog HDL assignment warning at Digit.v(77): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/Digit.v Line: 77
Info (12128): Elaborating entity "score_level3" for hierarchy "score_level3:score_level3_module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 46
Warning (10230): Verilog HDL assignment warning at score_level3.v(44): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/score_level3.v Line: 44
Warning (10230): Verilog HDL assignment warning at score_level3.v(48): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/score_level3.v Line: 48
Info (12128): Elaborating entity "Verifier_level3" for hierarchy "Verifier_level3:Verifier_level3_module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 49
Info (12128): Elaborating entity "score_level2" for hierarchy "score_level2:score_level2_Module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 52
Warning (10230): Verilog HDL assignment warning at score_level2.v(54): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/score_level2.v Line: 54
Warning (10230): Verilog HDL assignment warning at score_level2.v(58): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/score_level2.v Line: 58
Info (12128): Elaborating entity "Adder" for hierarchy "Adder:adder_module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 55
Warning (10230): Verilog HDL assignment warning at Adder.v(9): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/Adder.v Line: 9
Warning (10230): Verilog HDL assignment warning at Adder.v(10): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/Adder.v Line: 10
Info (12128): Elaborating entity "LoadRegister_4bit" for hierarchy "LoadRegister_4bit:Player_Tens_Load" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 57
Info (12128): Elaborating entity "Button_Shaper" for hierarchy "Button_Shaper:Game_Button" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 60
Info (12128): Elaborating entity "Random_Number_Generator" for hierarchy "Random_Number_Generator:RNG1_Module" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 63
Info (12128): Elaborating entity "Counter" for hierarchy "Random_Number_Generator:RNG1_Module|Counter:Counter_module1" File: D:/ADD/PROJECT/src/Random_Number_Generator.v Line: 18
Warning (10230): Verilog HDL assignment warning at Counter.v(29): truncated value with size 32 to match size of target (4) File: D:/ADD/PROJECT/src/Counter.v Line: 29
Info (12128): Elaborating entity "Seven_segment_symbol" for hierarchy "Seven_segment_symbol:SSD1" File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 66
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Adder:adder_module|Mod0" File: D:/ADD/PROJECT/src/Adder.v Line: 9
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Adder:adder_module|Div0" File: D:/ADD/PROJECT/src/Adder.v Line: 10
Info (12130): Elaborated megafunction instantiation "Adder:adder_module|lpm_divide:Mod0" File: D:/ADD/PROJECT/src/Adder.v Line: 9
Info (12133): Instantiated megafunction "Adder:adder_module|lpm_divide:Mod0" with the following parameter: File: D:/ADD/PROJECT/src/Adder.v Line: 9
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf
    Info (12023): Found entity 1: lpm_divide_j9m File: D:/ADD/PROJECT/syn/db/lpm_divide_j9m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/ADD/PROJECT/syn/db/sign_div_unsign_8kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf
    Info (12023): Found entity 1: alt_u_div_44f File: D:/ADD/PROJECT/syn/db/alt_u_div_44f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: D:/ADD/PROJECT/syn/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: D:/ADD/PROJECT/syn/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Adder:adder_module|lpm_divide:Div0" File: D:/ADD/PROJECT/src/Adder.v Line: 10
Info (12133): Instantiated megafunction "Adder:adder_module|lpm_divide:Div0" with the following parameter: File: D:/ADD/PROJECT/src/Adder.v Line: 10
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf
    Info (12023): Found entity 1: lpm_divide_ghm File: D:/ADD/PROJECT/syn/db/lpm_divide_ghm.tdf Line: 24
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Level3_Count" is stuck at GND File: D:/ADD/PROJECT/src/IlluminatiTop.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ADD/PROJECT/syn/output_files/IlluminatiTop.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1334 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 1238 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Sun May 05 14:41:10 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:41


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ADD/PROJECT/syn/output_files/IlluminatiTop.map.smsg.


