Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Oct 31 04:15:01 2016
| Host         : mai running 64-bit Debian GNU/Linux 8.6 (jessie)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cnn_system_wrapper_timing_summary_routed.rpt -rpx cnn_system_wrapper_timing_summary_routed.rpx
| Design       : cnn_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.257        0.000                      0                71651        0.039        0.000                      0                71651        3.750        0.000                       0                 24712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.257        0.000                      0                66976        0.039        0.000                      0                66976        3.750        0.000                       0                 24712  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.570        0.000                      0                 4675        0.710        0.000                      0                 4675  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg80_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 1.450ns (15.597%)  route 7.846ns (84.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=131, routed)         7.846    12.327    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[27]
    SLICE_X84Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg80_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.545    12.724    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X84Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg80_reg[27]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X84Y24         FDRE (Setup_fdre_C_D)       -0.101    12.584    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg80_reg[27]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg86_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.320ns  (logic 1.450ns (15.558%)  route 7.870ns (84.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=131, routed)         7.870    12.351    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[30]
    SLICE_X82Y25         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg86_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.545    12.724    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X82Y25         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg86_reg[30]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X82Y25         FDRE (Setup_fdre_C_D)       -0.030    12.655    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg86_reg[30]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                         -12.351    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.287ns  (logic 1.450ns (15.614%)  route 7.837ns (84.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=131, routed)         7.837    12.318    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[26]
    SLICE_X83Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.545    12.724    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X83Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[26]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X83Y24         FDRE (Setup_fdre_C_D)       -0.061    12.624    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[26]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                         -12.318    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg63_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 1.450ns (15.605%)  route 7.842ns (84.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=131, routed)         7.842    12.323    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[30]
    SLICE_X82Y20         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg63_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.551    12.731    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X82Y20         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg63_reg[30]/C
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X82Y20         FDRE (Setup_fdre_C_D)       -0.028    12.663    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg63_reg[30]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -12.323    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 1.450ns (15.705%)  route 7.782ns (84.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[27])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[27]
                         net (fo=131, routed)         7.782    12.263    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[27]
    SLICE_X83Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.545    12.724    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X83Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[27]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X83Y24         FDRE (Setup_fdre_C_D)       -0.058    12.627    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg90_reg[27]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg102_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 1.450ns (15.744%)  route 7.760ns (84.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[9])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[9]
                         net (fo=131, routed)         7.760    12.241    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[9]
    SLICE_X57Y34         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg102_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.548    12.727    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X57Y34         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg102_reg[9]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X57Y34         FDRE (Setup_fdre_C_D)       -0.081    12.607    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg102_reg[9]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg82_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 1.450ns (15.798%)  route 7.729ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=131, routed)         7.729    12.209    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[26]
    SLICE_X83Y27         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg82_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.548    12.727    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X83Y27         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg82_reg[26]/C
                         clock pessimism              0.115    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X83Y27         FDRE (Setup_fdre_C_D)       -0.103    12.585    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg82_reg[26]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.414ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg106_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 1.450ns (15.831%)  route 7.709ns (84.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[14])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[14]
                         net (fo=131, routed)         7.709    12.190    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[14]
    SLICE_X60Y30         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg106_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.545    12.724    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X60Y30         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg106_reg[14]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.081    12.604    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg106_reg[14]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                         -12.190    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg115_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.141ns  (logic 1.450ns (15.863%)  route 7.691ns (84.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=131, routed)         7.691    12.171    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[28]
    SLICE_X77Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg115_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.544    12.724    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X77Y24         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg115_reg[28]/C
                         clock pessimism              0.115    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X77Y24         FDRE (Setup_fdre_C_D)       -0.081    12.603    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg115_reg[28]
  -------------------------------------------------------------------
                         required time                         12.603    
                         arrival time                         -12.171    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg84_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.123ns  (logic 1.450ns (15.894%)  route 7.673ns (84.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.737     3.031    cnn_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[24])
                                                      1.450     4.481 r  cnn_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[24]
                         net (fo=131, routed)         7.673    12.154    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_wdata[24]
    SLICE_X81Y25         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg84_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.545    12.724    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aclk
    SLICE_X81Y25         FDRE                                         r  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg84_reg[24]/C
                         clock pessimism              0.115    12.839    
                         clock uncertainty           -0.154    12.685    
    SLICE_X81Y25         FDRE (Setup_fdre_C_D)       -0.095    12.590    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/slv_reg84_reg[24]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  0.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_buf_input_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff4/mem_reg_0_31_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.164ns (31.920%)  route 0.350ns (68.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.580     0.916    cnn_system_i/copro_0/inst/top0/core4/buf_feat/s_axi_aclk
    SLICE_X66Y99         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_buf_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164     1.080 r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_buf_input_reg[13]/Q
                         net (fo=6, routed)           0.350     1.429    cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff4/mem_reg_0_31_12_15/DIA1
    SLICE_X82Y100        RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff4/mem_reg_0_31_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.939     1.305    cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff4/mem_reg_0_31_12_15/WCLK
    SLICE_X82Y100        RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff4/mem_reg_0_31_12_15/RAMA_D1/CLK
                         clock pessimism             -0.035     1.270    
    SLICE_X82Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.390    cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff4/mem_reg_0_31_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight12_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.259%)  route 0.237ns (62.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.614     0.950    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X97Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight12_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.141     1.091 r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight12_reg[15]/Q
                         net (fo=2, routed)           0.237     1.328    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[15]_0[15]
    SLICE_X97Y52         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.878     1.244    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X97Y52         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[15]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X97Y52         FDRE (Hold_fdre_C_D)         0.070     1.284    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_buf_input_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff2/mem_reg_0_31_12_15/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.082%)  route 0.364ns (68.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.579     0.915    cnn_system_i/copro_0/inst/top0/core4/buf_feat/s_axi_aclk
    SLICE_X66Y96         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_buf_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDCE (Prop_fdce_C_Q)         0.164     1.079 r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/r_buf_input_reg[15]/Q
                         net (fo=6, routed)           0.364     1.442    cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff2/mem_reg_0_31_12_15/DIB1
    SLICE_X86Y101        RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff2/mem_reg_0_31_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.940     1.306    cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff2/mem_reg_0_31_12_15/WCLK
    SLICE_X86Y101        RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff2/mem_reg_0_31_12_15/RAMB_D1/CLK
                         clock pessimism             -0.035     1.271    
    SLICE_X86Y101        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.395    cnn_system_i/copro_0/inst/top0/core4/buf_feat/buff2/mem_reg_0_31_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight14_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight13_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.369%)  route 0.247ns (63.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.636     0.972    cnn_system_i/copro_0/inst/top0/core4/conv/wreg/s_axi_aclk
    SLICE_X109Y51        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight14_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight14_reg[5]/Q
                         net (fo=2, routed)           0.247     1.359    cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight13_reg[15]_0[5]
    SLICE_X108Y46        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight13_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.912     1.278    cnn_system_i/copro_0/inst/top0/core4/conv/wreg/s_axi_aclk
    SLICE_X108Y46        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight13_reg[5]/C
                         clock pessimism             -0.030     1.248    
    SLICE_X108Y46        FDRE (Hold_fdre_C_D)         0.063     1.311    cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight13_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core0/buf_feat/r_buf_input_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff2/mem_reg_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.547     0.883    cnn_system_i/copro_0/inst/top0/core0/buf_feat/s_axi_aclk
    SLICE_X37Y79         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/r_buf_input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     1.024 r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/r_buf_input_reg[6]/Q
                         net (fo=6, routed)           0.068     1.092    cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff2/mem_reg_0_31_6_11/DIA0
    SLICE_X36Y79         RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff2/mem_reg_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.813     1.179    cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff2/mem_reg_0_31_6_11/WCLK
    SLICE_X36Y79         RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff2/mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.283     0.896    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.043    cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff2/mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core0/buf_feat/r_buf_input_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff3/mem_reg_0_31_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.549     0.885    cnn_system_i/copro_0/inst/top0/core0/buf_feat/s_axi_aclk
    SLICE_X43Y81         FDCE                                         r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/r_buf_input_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y81         FDCE (Prop_fdce_C_Q)         0.141     1.026 r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/r_buf_input_reg[12]/Q
                         net (fo=6, routed)           0.068     1.094    cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff3/mem_reg_0_31_12_15/DIA0
    SLICE_X42Y81         RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff3/mem_reg_0_31_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.815     1.181    cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff3/mem_reg_0_31_12_15/WCLK
    SLICE_X42Y81         RAMD32                                       r  cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff3/mem_reg_0_31_12_15/RAMA/CLK
                         clock pessimism             -0.283     0.898    
    SLICE_X42Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.045    cnn_system_i/copro_0/inst/top0/core0/buf_feat/buff3/mem_reg_0_31_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/bias/r_bias_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.274ns (65.018%)  route 0.147ns (34.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.546     0.882    cnn_system_i/copro_0/inst/top0/core7/bias/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/bias/r_bias_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  cnn_system_i/copro_0/inst/top0/core7/bias/r_bias_reg[13]/Q
                         net (fo=1, routed)           0.147     1.193    cnn_system_i/copro_0/inst/top0/core7/bias/r_bias[13]
    SLICE_X49Y82         LUT2 (Prop_lut2_I1_O)        0.045     1.238 r  cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out[15]_i_4__6/O
                         net (fo=1, routed)           0.000     1.238    cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out[15]_i_4__6_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.303 r  cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out_reg[15]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.303    cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out_reg[15]_i_1__6_n_6
    SLICE_X49Y82         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.816     1.182    cnn_system_i/copro_0/inst/top0/core7/bias/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out_reg[13]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y82         FDRE (Hold_fdre_C_D)         0.105     1.252    cnn_system_i/copro_0/inst/top0/core7/bias/r_pixel_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.552%)  route 0.225ns (61.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.551     0.887    cnn_system_i/copro_0/inst/top0/core7/relu/s_axi_aclk
    SLICE_X49Y85         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_in_reg[3]/Q
                         net (fo=3, routed)           0.225     1.252    cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_out_reg[15]_0[3]
    SLICE_X50Y88         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.818     1.184    cnn_system_i/copro_0/inst/top0/core7/relu/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_out_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.052     1.201    cnn_system_i/copro_0/inst/top0/core7/relu/r_pixel_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight14_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.442%)  route 0.222ns (57.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.642     0.978    cnn_system_i/copro_0/inst/top0/core4/conv/wreg/s_axi_aclk
    SLICE_X108Y48        FDRE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y48        FDRE (Prop_fdre_C_Q)         0.164     1.142 r  cnn_system_i/copro_0/inst/top0/core4/conv/wreg/r_weight14_reg[0]/Q
                         net (fo=2, routed)           0.222     1.364    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight14_reg[15]_0[0]
    SLICE_X107Y50        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight14_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.906     1.272    cnn_system_i/copro_0/inst/top0/core4/conv/tree/s_axi_aclk
    SLICE_X107Y50        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight14_reg[0]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X107Y50        FDCE (Hold_fdce_C_D)         0.070     1.312    cnn_system_i/copro_0/inst/top0/core4/conv/tree/r_weight14_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.964%)  route 0.221ns (61.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.591     0.927    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X89Y49         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight11_reg[3]/Q
                         net (fo=2, routed)           0.221     1.288    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[15]_0[3]
    SLICE_X85Y50         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.853     1.219    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/s_axi_aclk
    SLICE_X85Y50         FDRE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[3]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.047     1.236    cnn_system_i/copro_0/inst/top0/core7/conv/wreg/r_weight10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17   cnn_system_i/copro_0/inst/top0/core0/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y17   cnn_system_i/copro_0/inst/top0/core0/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18   cnn_system_i/copro_0/inst/top0/core7/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y18   cnn_system_i/copro_0/inst/top0/core7/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27   cnn_system_i/copro_0/inst/top0/core6/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y27   cnn_system_i/copro_0/inst/top0/core6/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30   cnn_system_i/copro_0/inst/top0/core5/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y30   cnn_system_i/copro_0/inst/top0/core5/mem_feat/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19   cnn_system_i/copro_0/inst/top0/core4/mem_feat/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y19   cnn_system_i/copro_0/inst/top0/core4/mem_feat/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y104  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff0/mem_reg_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y105  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff1/mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y105  cnn_system_i/copro_0/inst/top0/core7/buf_feat/buff1/mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y95   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff0/mem_reg_0_31_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y94   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff1/mem_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X62Y94   cnn_system_i/copro_0/inst/top0/core1/buf_feat/buff1/mem_reg_0_31_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight17_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 0.580ns (7.395%)  route 7.263ns (92.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.579    10.972    cnn_system_i/copro_0/inst/top0/core0/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y135        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight17_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.775    12.954    cnn_system_i/copro_0/inst/top0/core0/conv/tree/s_axi_aclk
    SLICE_X93Y135        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight17_reg[15]/C
                         clock pessimism              0.147    13.101    
                         clock uncertainty           -0.154    12.947    
    SLICE_X93Y135        FDCE (Recov_fdce_C_CLR)     -0.405    12.542    cnn_system_i/copro_0/inst/top0/core0/conv/tree/r_weight17_reg[15]
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight16_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 0.580ns (7.395%)  route 7.263ns (92.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.579    10.972    cnn_system_i/copro_0/inst/top0/core6/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X93Y135        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight16_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.775    12.954    cnn_system_i/copro_0/inst/top0/core6/conv/tree/s_axi_aclk
    SLICE_X93Y135        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight16_reg[15]/C
                         clock pessimism              0.147    13.101    
                         clock uncertainty           -0.154    12.947    
    SLICE_X93Y135        FDCE (Recov_fdce_C_CLR)     -0.405    12.542    cnn_system_i/copro_0/inst/top0/core6/conv/tree/r_weight16_reg[15]
  -------------------------------------------------------------------
                         required time                         12.542    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight18_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.580ns (7.345%)  route 7.317ns (92.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.633    11.026    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X94Y133        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight18_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.775    12.954    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X94Y133        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight18_reg[15]/C
                         clock pessimism              0.147    13.101    
                         clock uncertainty           -0.154    12.947    
    SLICE_X94Y133        FDCE (Recov_fdce_C_CLR)     -0.319    12.628    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight18_reg[15]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel16_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 0.580ns (7.345%)  route 7.317ns (92.655%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.633    11.026    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X94Y133        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel16_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.775    12.954    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X94Y133        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel16_reg[15]/C
                         clock pessimism              0.147    13.101    
                         clock uncertainty           -0.154    12.947    
    SLICE_X94Y133        FDCE (Recov_fdce_C_CLR)     -0.319    12.628    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_pixel16_reg[15]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight18_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 0.580ns (7.456%)  route 7.199ns (92.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.954ns = ( 12.954 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.515    10.908    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X100Y133       FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight18_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.775    12.954    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X100Y133       FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight18_reg[13]/C
                         clock pessimism              0.147    13.101    
                         clock uncertainty           -0.154    12.947    
    SLICE_X100Y133       FDCE (Recov_fdce_C_CLR)     -0.319    12.628    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight18_reg[13]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.589ns  (logic 0.580ns (7.643%)  route 7.009ns (92.357%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 12.953 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.325    10.718    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X95Y132        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.774    12.953    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X95Y132        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[15]/C
                         clock pessimism              0.147    13.100    
                         clock uncertainty           -0.154    12.946    
    SLICE_X95Y132        FDCE (Recov_fdce_C_CLR)     -0.405    12.541    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight18_reg[15]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 0.580ns (7.908%)  route 6.754ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.071    10.463    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X108Y74        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.666    12.845    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X108Y74        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[11]/C
                         clock pessimism              0.129    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X108Y74        FDCE (Recov_fdce_C_CLR)     -0.319    12.501    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[11]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 0.580ns (7.908%)  route 6.754ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.071    10.463    cnn_system_i/copro_0/inst/top0/core1/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X108Y74        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.666    12.845    cnn_system_i/copro_0/inst/top0/core1/conv/tree/s_axi_aclk
    SLICE_X108Y74        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[1]/C
                         clock pessimism              0.129    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X108Y74        FDCE (Recov_fdce_C_CLR)     -0.319    12.501    cnn_system_i/copro_0/inst/top0/core1/conv/tree/r_weight14_reg[1]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 0.580ns (7.908%)  route 6.754ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.071    10.463    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X108Y74        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.666    12.845    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X108Y74        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[13]/C
                         clock pessimism              0.129    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X108Y74        FDCE (Recov_fdce_C_CLR)     -0.319    12.501    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[13]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.334ns  (logic 0.580ns (7.908%)  route 6.754ns (92.092%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 12.845 - 10.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.835     3.129    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.684     4.269    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       6.071    10.463    cnn_system_i/copro_0/inst/top0/core3/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X108Y74        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       1.666    12.845    cnn_system_i/copro_0/inst/top0/core3/conv/tree/s_axi_aclk
    SLICE_X108Y74        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[4]/C
                         clock pessimism              0.129    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X108Y74        FDCE (Recov_fdce_C_CLR)     -0.319    12.501    cnn_system_i/copro_0/inst/top0/core3/conv/tree/r_weight13_reg[4]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  2.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.213     1.649    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y111        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.908     1.274    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X38Y111        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[13]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.213     1.649    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y111        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.908     1.274    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X38Y111        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[14]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.213     1.649    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y111        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.908     1.274    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X38Y111        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[15]/C
                         clock pessimism             -0.268     1.006    
    SLICE_X38Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.939    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.680%)  route 0.568ns (75.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.287     1.723    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y110        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.909     1.275    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X33Y110        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[14]/C
                         clock pessimism             -0.268     1.007    
    SLICE_X33Y110        FDCE (Remov_fdce_C_CLR)     -0.092     0.915    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.208%)  route 0.652ns (77.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.371     1.807    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y109        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.909     1.275    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X38Y109        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[11]/C
                         clock pessimism             -0.268     1.007    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     0.940    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.208%)  route 0.652ns (77.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.371     1.807    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y109        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.909     1.275    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X38Y109        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[0]/C
                         clock pessimism             -0.268     1.007    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     0.940    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.208%)  route 0.652ns (77.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.371     1.807    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y109        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.909     1.275    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X38Y109        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[1]/C
                         clock pessimism             -0.268     1.007    
    SLICE_X38Y109        FDCE (Remov_fdce_C_CLR)     -0.067     0.940    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel1_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.337%)  route 0.647ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.366     1.802    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y108        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.910     1.276    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X33Y108        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[10]/C
                         clock pessimism             -0.268     1.008    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.337%)  route 0.647ns (77.663%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.366     1.802    cnn_system_i/copro_0/inst/top0/core7/buf_feat/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X33Y108        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.910     1.276    cnn_system_i/copro_0/inst/top0/core7/buf_feat/s_axi_aclk
    SLICE_X33Y108        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[12]/C
                         clock pessimism             -0.268     1.008    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.092     0.916    cnn_system_i/copro_0/inst/top0/core7/buf_feat/r_pixel0_0_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight21_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.719%)  route 0.670ns (78.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.633     0.969    cnn_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y116        FDRE                                         r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  cnn_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=63, routed)          0.281     1.391    cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/s_axi_aresetn
    SLICE_X33Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.436 f  cnn_system_i/copro_0/inst/copro_v1_0_s_axi_inst/axi_awready_i_1/O
                         net (fo=14793, routed)       0.389     1.825    cnn_system_i/copro_0/inst/top0/core7/conv/tree/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X36Y113        FDCE                                         f  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cnn_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    cnn_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  cnn_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24914, routed)       0.905     1.271    cnn_system_i/copro_0/inst/top0/core7/conv/tree/s_axi_aclk
    SLICE_X36Y113        FDCE                                         r  cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight21_reg[15]/C
                         clock pessimism             -0.268     1.003    
    SLICE_X36Y113        FDCE (Remov_fdce_C_CLR)     -0.067     0.936    cnn_system_i/copro_0/inst/top0/core7/conv/tree/r_weight21_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.889    





