{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port fx3_flaga_0 -pg 1 -y 530 -defaultsOSRD -right
preplace port fx3_flagb_0 -pg 1 -y 510 -defaultsOSRD -right
preplace port fx3_pclk_0 -pg 1 -y 240 -defaultsOSRD
preplace port clk_in1_0 -pg 1 -y -30 -defaultsOSRD
preplace port fx3_flagc_0 -pg 1 -y 490 -defaultsOSRD -right
preplace port resetn_0 -pg 1 -y -50 -defaultsOSRD
preplace port fx3_sloe_0 -pg 1 -y 300 -defaultsOSRD
preplace port adc_otr_led_0 -pg 1 -y -170 -defaultsOSRD -left
preplace port clken_led_0 -pg 1 -y -150 -defaultsOSRD -left
preplace port clk_out1_0 -pg 1 -y -130 -defaultsOSRD -left
preplace port fx3_pktend_0 -pg 1 -y 360 -defaultsOSRD
preplace port fifo_full_led_0 -pg 1 -y -190 -defaultsOSRD -left
preplace port adc_otr_in_0 -pg 1 -y 60 -defaultsOSRD
preplace port fx3_flagd_0 -pg 1 -y 470 -defaultsOSRD -right
preplace port fx3_reset_0 -pg 1 -y 260 -defaultsOSRD
preplace port fx3_slwr_0 -pg 1 -y 340 -defaultsOSRD
preplace port fx3_slrd_0 -pg 1 -y 320 -defaultsOSRD
preplace port fx3_slcs_0 -pg 1 -y 280 -defaultsOSRD
preplace portBus fx3_dq_0 -pg 1 -y 400 -defaultsOSRD
preplace portBus fx3_a_0 -pg 1 -y 380 -defaultsOSRD
preplace portBus adc_data_in_0 -pg 1 -y 40 -defaultsOSRD
preplace inst dds_axis_data_to_sin_0 -pg 1 -lvl 2 -y 210 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 1 -y 200 -defaultsOSRD
preplace inst fir_compiler_0 -pg 1 -lvl 5 -y -70 -defaultsOSRD
preplace inst fir_compiler_1 -pg 1 -lvl 5 -y 150 -defaultsOSRD
preplace inst iq32_to_fifo32_0 -pg 1 -lvl 7 -y -80 -defaultsOSRD
preplace inst cic_compiler_0 -pg 1 -lvl 4 -y -70 -defaultsOSRD
preplace inst cic_compiler_1 -pg 1 -lvl 4 -y 200 -defaultsOSRD
preplace inst mult_gen_0 -pg 1 -lvl 3 -y -40 -defaultsOSRD
preplace inst ad9226_ibuf_0 -pg 1 -lvl 2 -y -30 -defaultsOSRD
preplace inst mult_gen_1 -pg 1 -lvl 3 -y 210 -defaultsOSRD
preplace inst delay_32b_0 -pg 1 -lvl 6 -y -70 -defaultsOSRD
preplace inst xsdr_ctrl_0 -pg 1 -lvl 5 -y 660 -defaultsOSRD
preplace inst CyFX3_0 -pg 1 -lvl 7 -y 280 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y -30 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y -40 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 8 -y 720 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 420 -defaultsOSRD
preplace netloc fx3_flagb_0_1 1 6 3 2170 510 N 510 N
preplace netloc CyFX3_0_fx3_a 1 7 2 N 380 N
preplace netloc iq32_to_fifo32_0_iq_data 1 7 1 N
preplace netloc ad9226_ibuf_0_clken_led 1 0 3 -290 -170 240 -140 630J
preplace netloc mult_gen_1_P 1 3 1 900
preplace netloc xsdr_ctrl_0_ctrl_fifo_rd_en 1 5 3 NJ 640 NJ 640 2540
preplace netloc fir_compiler_0_m_axis_data_tvalid 1 5 2 1840 -150 2110
preplace netloc clk_wiz_0_locked 1 0 5 -230 -120 220 -120 680 -130 870 30 1350
preplace netloc fir_compiler_0_m_axis_data_tdata 1 5 1 N
preplace netloc CyFX3_0_init 1 6 2 2150 70 2540
preplace netloc fifo_generator_0_prog_empty 1 6 3 2190 100 2580J 110 2960
preplace netloc CyFX3_0_fx3_pktend 1 7 2 N 360 N
preplace netloc xsdr_ctrl_0_phi_inc 1 0 6 -220 -190 NJ -190 NJ -190 NJ -190 NJ -190 1790
preplace netloc fx3_flagc_0_1 1 6 3 2180 490 N 490 N
preplace netloc resetn_0_1 1 0 7 -270 60 N 60 N 60 N 60 1340 40 N 40 2140
preplace netloc CyFX3_0_fx3_sloe 1 7 2 N 300 N
preplace netloc CyFX3_0_fx3_slcs 1 7 2 N 280 N
preplace netloc CyFX3_0_fx3_pclk 1 7 2 N 240 N
preplace netloc fifo_generator_1_empty 1 4 4 1320 760 1810J 740 NJ 740 2580
preplace netloc dds_compiler_0_m_axis_data_tdata 1 1 1 N
preplace netloc fifo_generator_0_full 1 6 2 2190 50 2540
preplace netloc cic_compiler_0_m_axis_data_tdata 1 4 1 1310
preplace netloc xsdr_ctrl_0_phi_inc_en 1 0 6 -250 -210 NJ -210 NJ -210 NJ -210 NJ -210 1800
preplace netloc CyFX3_0_fx3_slwr 1 7 2 N 340 N
preplace netloc iq32_to_fifo32_0_fifo_full_led 1 0 8 -300 -200 N -200 N -200 N -200 N -200 N -200 2100 -210 2540
preplace netloc cic_compiler_1_m_axis_data_tvalid 1 4 1 1360
preplace netloc ad9226_ibuf_0_adc_otr_led 1 0 3 -300 -180 250 -150 640J
preplace netloc CyFX3_0_u_fifo_data 1 7 1 2550
preplace netloc CyFX3_0_p_fifo_rd_en 1 7 1 2560
preplace netloc dds_axis_data_to_sin_0_sin_12b 1 2 1 N
preplace netloc fx3_flaga_0_1 1 6 3 2160 530 N 530 N
preplace netloc clk_wiz_1_clk_out1 1 1 7 NJ 410 NJ 410 NJ 410 NJ 410 NJ 410 2150 460 2590
preplace netloc iq32_to_fifo32_0_iq_ready 1 7 1 N
preplace netloc adc_data_in_0_1 1 0 2 -260J -160 230
preplace netloc clk_wiz_0_clk_out1 1 0 2 NJ -130 190
preplace netloc clk_in1_0_1 1 0 1 -290
preplace netloc clk_wiz_0_clk_out2 1 0 8 -240 -140 200 -130 660 -140 890 -170 1320 -180 1830 -180 2120 60 2570
preplace netloc fifo_generator_1_dout 1 4 4 1350 750 NJ 750 NJ 750 2600
preplace netloc fifo_generator_0_dout 1 6 2 2180 80 2550J
preplace netloc fir_compiler_1_m_axis_data_tvalid 1 5 2 1820 -160 2100J
preplace netloc fir_compiler_1_m_axis_data_tdata 1 5 2 1810 -170 2130J
preplace netloc delay_32b_0_dq 1 6 1 N
preplace netloc mult_gen_0_P 1 3 1 880
preplace netloc Net 1 7 2 N 400 N
preplace netloc CyFX3_0_fx3_reset 1 7 2 N 260 N
preplace netloc cic_compiler_1_m_axis_data_tdata 1 4 1 1330
preplace netloc dds_axis_data_to_sin_0_cos_12b 1 2 1 650
preplace netloc ad9226_ibuf_0_adc_data_out 1 2 1 670
preplace netloc CyFX3_0_fx3_slrd 1 7 2 N 320 N
preplace netloc adc_otr_in_0_1 1 0 2 -280J -150 210J
preplace netloc CyFX3_0_u_fifo_wr_en 1 7 1 2560
preplace netloc fx3_flagd_0_1 1 6 3 2190 470 N 470 N
preplace netloc cic_compiler_0_m_axis_data_tvalid 1 4 1 1310
levelinfo -pg 1 -320 -10 450 780 1110 1590 1990 2380 2780 2980 -top -570 -bot 990
"
}
0
