# rubyreg
Simple Verilog Register Generator
