# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab4
vsim work.template_tb -voptargs=+acc
# vsim work.template_tb -voptargs="+acc" 
# Start time: 12:31:32 on Sep 16,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.template_tb(fast)
# Loading work.toplevel(fast)
# Loading work.controller(fast)
# Loading work.address_generator(fast)
.main clear
add wave -r *
do run_script.do
# 0 ns
# 546 ns
.main clear
.main clear
.main clear
quit -
# unknown switch: -
quit -f
# End time: 13:19:14 on Sep 16,2025, Elapsed time: 0:47:42
# Errors: 0, Warnings: 2
