// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="des_dec,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35tl-cpg236-2L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.689625,HLS_SYN_LAT=4991,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=1127,HLS_SYN_LUT=2585,HLS_VERSION=2019_1}" *)

module des_dec (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        key,
        ap_return
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_pp0_stage0 = 21'd2;
parameter    ap_ST_fsm_state4 = 21'd4;
parameter    ap_ST_fsm_pp1_stage0 = 21'd8;
parameter    ap_ST_fsm_state7 = 21'd16;
parameter    ap_ST_fsm_state8 = 21'd32;
parameter    ap_ST_fsm_state9 = 21'd64;
parameter    ap_ST_fsm_state10 = 21'd128;
parameter    ap_ST_fsm_state11 = 21'd256;
parameter    ap_ST_fsm_state12 = 21'd512;
parameter    ap_ST_fsm_state13 = 21'd1024;
parameter    ap_ST_fsm_state14 = 21'd2048;
parameter    ap_ST_fsm_state15 = 21'd4096;
parameter    ap_ST_fsm_state16 = 21'd8192;
parameter    ap_ST_fsm_state17 = 21'd16384;
parameter    ap_ST_fsm_state18 = 21'd32768;
parameter    ap_ST_fsm_state19 = 21'd65536;
parameter    ap_ST_fsm_state20 = 21'd131072;
parameter    ap_ST_fsm_state21 = 21'd262144;
parameter    ap_ST_fsm_state22 = 21'd524288;
parameter    ap_ST_fsm_state23 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] input_r;
input  [63:0] key;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] IP_address0;
reg    IP_ce0;
wire   [6:0] IP_q0;
wire   [5:0] PC1_address0;
reg    PC1_ce0;
wire   [5:0] PC1_q0;
wire   [5:0] PC2_address0;
reg    PC2_ce0;
wire   [5:0] PC2_q0;
wire   [5:0] E_address0;
reg    E_ce0;
wire   [5:0] E_q0;
wire   [8:0] S_address0;
reg    S_ce0;
wire   [3:0] S_q0;
wire   [4:0] P_address0;
reg    P_ce0;
wire   [5:0] P_q0;
wire   [5:0] PI_address0;
reg    PI_ce0;
wire   [6:0] PI_q0;
reg   [63:0] init_perm_res_0_reg_309;
reg   [6:0] i_0_reg_321;
reg   [63:0] permuted_choice_1_0_reg_332;
reg   [5:0] i_1_reg_344;
wire   [0:0] icmp_ln171_fu_510_p2;
reg   [0:0] icmp_ln171_reg_1324;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [6:0] i_fu_516_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [63:0] init_perm_res_fu_550_p3;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] L_reg_1343;
wire    ap_CS_fsm_state4;
wire   [31:0] R_fu_568_p1;
reg   [31:0] R_reg_1348;
wire   [0:0] icmp_ln182_fu_572_p2;
reg   [0:0] icmp_ln182_reg_1353;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [5:0] i_5_fu_578_p2;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] permuted_choice_1_fu_616_p3;
reg    ap_enable_reg_pp1_iter1;
wire   [4:0] i_7_fu_654_p2;
reg   [4:0] i_7_reg_1391;
wire    ap_CS_fsm_state8;
reg   [3:0] sub_key_addr_reg_1399;
wire   [0:0] icmp_ln192_fu_648_p2;
wire   [55:0] tmp_7_fu_816_p3;
reg   [55:0] tmp_7_reg_1411;
wire    ap_CS_fsm_state9;
wire   [5:0] j_4_fu_830_p2;
reg   [5:0] j_4_reg_1419;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln216_fu_824_p2;
wire   [62:0] trunc_ln218_1_fu_841_p1;
reg   [62:0] trunc_ln218_1_reg_1429;
wire   [63:0] or_ln_fu_864_p3;
wire    ap_CS_fsm_state11;
wire   [4:0] i_8_fu_877_p2;
reg   [4:0] i_8_reg_1442;
wire    ap_CS_fsm_state12;
wire   [63:0] pre_output_fu_883_p3;
reg   [63:0] pre_output_reg_1447;
wire   [0:0] icmp_ln223_fu_871_p2;
wire   [5:0] j_fu_897_p2;
reg   [5:0] j_reg_1455;
wire    ap_CS_fsm_state13;
wire   [0:0] icmp_ln227_fu_891_p2;
wire   [63:0] s_input_fu_943_p3;
wire    ap_CS_fsm_state14;
wire   [46:0] xor_ln232_fu_967_p2;
reg   [46:0] xor_ln232_reg_1475;
wire    ap_CS_fsm_state15;
wire   [47:0] xor_ln232_1_fu_973_p2;
reg   [47:0] xor_ln232_1_reg_1480;
wire   [3:0] j_5_fu_985_p2;
reg   [3:0] j_5_reg_1488;
wire    ap_CS_fsm_state16;
wire   [6:0] sub_ln240_fu_1021_p2;
reg   [6:0] sub_ln240_reg_1493;
wire   [0:0] icmp_ln235_fu_979_p2;
wire   [5:0] sub_ln240_2_fu_1045_p2;
reg   [5:0] sub_ln240_2_reg_1498;
wire   [5:0] sub_ln243_1_fu_1057_p2;
reg   [5:0] sub_ln243_1_reg_1503;
wire   [10:0] add_ln246_1_fu_1186_p2;
reg   [10:0] add_ln246_1_reg_1508;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire   [5:0] j_6_fu_1219_p2;
reg   [5:0] j_6_reg_1521;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln252_fu_1213_p2;
wire   [30:0] trunc_ln254_1_fu_1230_p1;
reg   [30:0] trunc_ln254_1_reg_1531;
wire   [31:0] R_1_fu_1234_p2;
wire   [31:0] f_function_res_fu_1260_p3;
wire    ap_CS_fsm_state21;
wire   [6:0] i_6_fu_1273_p2;
reg   [6:0] i_6_reg_1549;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln267_fu_1267_p2;
wire   [62:0] trunc_ln270_1_fu_1284_p1;
reg   [62:0] trunc_ln270_1_reg_1559;
wire   [63:0] inv_init_perm_res_fu_1307_p3;
wire    ap_CS_fsm_state23;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg   [3:0] sub_key_address0;
reg    sub_key_ce0;
reg    sub_key_we0;
wire   [63:0] sub_key_q0;
wire    ap_block_pp0_stage0;
wire    ap_block_pp1_stage0;
reg   [4:0] i_2_reg_355;
wire    ap_CS_fsm_state7;
reg   [63:0] sub_key_load_1_reg_366;
reg   [5:0] j_0_reg_378;
reg   [31:0] temp_reg_389;
reg   [31:0] L_0_reg_399;
reg   [4:0] i_3_reg_410;
reg   [63:0] s_input_0_reg_422;
reg   [5:0] j_1_reg_434;
reg   [3:0] j_2_reg_445;
wire    ap_CS_fsm_state19;
reg   [31:0] f_function_res_0_reg_457;
reg   [5:0] j_3_reg_468;
reg   [6:0] i_4_reg_479;
reg   [63:0] inv_init_perm_res_0_reg_490;
wire   [63:0] zext_ln174_1_fu_522_p1;
wire   [63:0] zext_ln184_1_fu_584_p1;
wire   [63:0] zext_ln214_fu_806_p1;
wire   [63:0] zext_ln218_fu_836_p1;
wire   [63:0] zext_ln229_fu_903_p1;
wire   [63:0] zext_ln232_fu_914_p1;
wire  signed [63:0] sext_ln246_3_fu_1192_p1;
wire   [63:0] zext_ln254_fu_1225_p1;
wire   [63:0] zext_ln270_1_fu_1279_p1;
reg   [27:0] C_1_fu_176;
wire   [27:0] C_2_fu_716_p3;
wire   [0:0] empty_19_fu_696_p2;
wire   [27:0] C_3_fu_768_p3;
reg   [27:0] D_fu_180;
wire   [27:0] D_1_fu_634_p1;
wire   [27:0] D_2_fu_738_p3;
wire   [27:0] D_3_fu_788_p3;
reg   [31:0] s_output_1_fu_184;
wire   [31:0] s_output_fu_1200_p3;
wire   [6:0] sub_ln174_fu_527_p2;
wire   [63:0] zext_ln174_fu_533_p1;
wire   [63:0] lshr_ln174_fu_537_p2;
wire   [62:0] trunc_ln174_1_fu_546_p1;
wire   [0:0] trunc_ln174_fu_542_p1;
wire   [6:0] zext_ln184_2_fu_589_p1;
wire   [6:0] sub_ln184_fu_593_p2;
wire   [63:0] zext_ln184_fu_599_p1;
wire   [63:0] lshr_ln184_fu_603_p2;
wire   [62:0] trunc_ln184_1_fu_612_p1;
wire   [0:0] trunc_ln184_fu_608_p1;
wire   [0:0] empty_14_fu_666_p2;
wire   [0:0] empty_13_fu_660_p2;
wire   [0:0] empty_16_fu_678_p2;
wire   [0:0] empty_15_fu_672_p2;
wire   [0:0] empty_18_fu_690_p2;
wire   [0:0] empty_17_fu_684_p2;
wire   [25:0] trunc_ln203_fu_702_p1;
wire   [1:0] tmp_5_fu_706_p4;
wire   [25:0] trunc_ln204_fu_724_p1;
wire   [1:0] tmp_s_fu_728_p4;
wire   [26:0] trunc_ln197_fu_764_p1;
wire   [0:0] tmp_4_fu_756_p3;
wire   [26:0] trunc_ln198_fu_784_p1;
wire   [0:0] tmp_6_fu_776_p3;
wire   [5:0] sub_ln218_fu_845_p2;
wire   [55:0] zext_ln218_1_fu_851_p1;
wire   [55:0] lshr_ln218_fu_855_p2;
wire   [0:0] trunc_ln218_fu_860_p1;
wire   [4:0] sub_ln232_fu_908_p2;
wire   [5:0] sub_ln229_fu_919_p2;
wire   [31:0] zext_ln229_1_fu_925_p1;
wire   [31:0] lshr_ln229_fu_929_p2;
wire   [62:0] trunc_ln229_1_fu_939_p1;
wire   [0:0] trunc_ln229_fu_935_p1;
wire   [46:0] trunc_ln232_3_fu_963_p1;
wire   [46:0] trunc_ln232_2_fu_959_p1;
wire   [47:0] trunc_ln232_1_fu_955_p1;
wire   [47:0] trunc_ln232_fu_951_p1;
wire   [2:0] trunc_ln240_fu_991_p1;
wire   [5:0] shl_ln_fu_995_p3;
wire   [3:0] shl_ln240_fu_1007_p2;
wire   [6:0] zext_ln240_fu_1003_p1;
wire   [6:0] zext_ln240_2_fu_1017_p1;
wire   [4:0] shl_ln240_1_fu_1027_p3;
wire   [5:0] zext_ln240_1_fu_1013_p1;
wire   [5:0] sub_ln240_1_fu_1039_p2;
wire   [5:0] zext_ln240_5_fu_1035_p1;
wire   [5:0] sub_ln243_fu_1051_p2;
wire  signed [31:0] sext_ln240_fu_1063_p1;
wire   [47:0] zext_ln240_4_fu_1070_p1;
wire   [47:0] lshr_ln240_fu_1074_p2;
wire   [47:0] and_ln240_fu_1080_p2;
wire   [47:0] zext_ln240_6_fu_1085_p1;
wire   [47:0] lshr_ln240_1_fu_1088_p2;
wire   [0:0] tmp_8_fu_1098_p3;
wire   [0:0] trunc_ln240_1_fu_1094_p1;
wire   [46:0] zext_ln240_3_fu_1066_p1;
wire   [46:0] lshr_ln243_fu_1122_p2;
wire   [46:0] and_ln243_fu_1128_p2;
wire   [46:0] zext_ln243_fu_1133_p1;
wire   [2:0] tmp_9_fu_1112_p4;
wire   [0:0] or_ln241_fu_1106_p2;
wire   [7:0] tmp_10_fu_1142_p4;
wire   [46:0] lshr_ln243_1_fu_1136_p2;
wire   [7:0] trunc_ln246_fu_1156_p1;
wire  signed [8:0] sext_ln246_1_fu_1160_p1;
wire  signed [8:0] sext_ln246_fu_1152_p1;
wire   [8:0] add_ln246_fu_1164_p2;
wire   [9:0] tmp_11_fu_1174_p3;
wire  signed [10:0] sext_ln246_2_fu_1170_p1;
wire   [10:0] zext_ln246_fu_1182_p1;
wire   [27:0] trunc_ln246_1_fu_1196_p1;
wire   [5:0] sub_ln254_fu_1240_p2;
wire   [31:0] zext_ln254_1_fu_1246_p1;
wire   [31:0] lshr_ln254_fu_1250_p2;
wire   [0:0] trunc_ln254_fu_1256_p1;
wire   [6:0] sub_ln270_fu_1288_p2;
wire   [63:0] zext_ln270_fu_1294_p1;
wire   [63:0] lshr_ln270_fu_1298_p2;
wire   [0:0] trunc_ln270_fu_1303_p1;
reg   [20:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

des_dec_IP #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
IP_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(IP_address0),
    .ce0(IP_ce0),
    .q0(IP_q0)
);

des_dec_PC1 #(
    .DataWidth( 6 ),
    .AddressRange( 56 ),
    .AddressWidth( 6 ))
PC1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PC1_address0),
    .ce0(PC1_ce0),
    .q0(PC1_q0)
);

des_dec_PC2 #(
    .DataWidth( 6 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
PC2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PC2_address0),
    .ce0(PC2_ce0),
    .q0(PC2_q0)
);

des_dec_E #(
    .DataWidth( 6 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
E_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(E_address0),
    .ce0(E_ce0),
    .q0(E_q0)
);

des_dec_S #(
    .DataWidth( 4 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
S_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(S_address0),
    .ce0(S_ce0),
    .q0(S_q0)
);

des_dec_P #(
    .DataWidth( 6 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
P_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(P_address0),
    .ce0(P_ce0),
    .q0(P_q0)
);

des_dec_PI #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
PI_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PI_address0),
    .ce0(PI_ce0),
    .q0(PI_q0)
);

des_dec_sub_key #(
    .DataWidth( 64 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
sub_key_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sub_key_address0),
    .ce0(sub_key_ce0),
    .we0(sub_key_we0),
    .d0(sub_key_load_1_reg_366),
    .q0(sub_key_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((empty_19_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd0))) begin
        C_1_fu_176 <= C_3_fu_768_p3;
    end else if (((1'b1 == ap_CS_fsm_state8) & (empty_19_fu_696_p2 == 1'd0) & (icmp_ln192_fu_648_p2 == 1'd0))) begin
        C_1_fu_176 <= C_2_fu_716_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        C_1_fu_176 <= {{permuted_choice_1_0_reg_332[55:28]}};
    end
end

always @ (posedge ap_clk) begin
    if (((empty_19_fu_696_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd0))) begin
        D_fu_180 <= D_3_fu_788_p3;
    end else if (((1'b1 == ap_CS_fsm_state8) & (empty_19_fu_696_p2 == 1'd0) & (icmp_ln192_fu_648_p2 == 1'd0))) begin
        D_fu_180 <= D_2_fu_738_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        D_fu_180 <= D_1_fu_634_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd1))) begin
        L_0_reg_399 <= L_reg_1343;
    end else if (((icmp_ln252_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        L_0_reg_399 <= temp_reg_389;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln235_fu_979_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        f_function_res_0_reg_457 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        f_function_res_0_reg_457 <= f_function_res_fu_1260_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln171_fu_510_p2 == 1'd0))) begin
        i_0_reg_321 <= i_fu_516_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_321 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln182_fu_572_p2 == 1'd0))) begin
        i_1_reg_344 <= i_5_fu_578_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_1_reg_344 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln216_fu_824_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_2_reg_355 <= i_7_reg_1391;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        i_2_reg_355 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd1))) begin
        i_3_reg_410 <= 5'd0;
    end else if (((icmp_ln252_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        i_3_reg_410 <= i_8_reg_1442;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        i_4_reg_479 <= i_6_reg_1549;
    end else if (((icmp_ln223_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        i_4_reg_479 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln171_reg_1324 == 1'd0))) begin
        init_perm_res_0_reg_309 <= init_perm_res_fu_550_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        init_perm_res_0_reg_309 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        inv_init_perm_res_0_reg_490 <= inv_init_perm_res_fu_1307_p3;
    end else if (((icmp_ln223_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        inv_init_perm_res_0_reg_490 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        j_0_reg_378 <= j_4_reg_1419;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        j_0_reg_378 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        j_1_reg_434 <= j_reg_1455;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln223_fu_871_p2 == 1'd0))) begin
        j_1_reg_434 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        j_2_reg_445 <= j_5_reg_1488;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        j_2_reg_445 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln235_fu_979_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        j_3_reg_468 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        j_3_reg_468 <= j_6_reg_1521;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln182_reg_1353 == 1'd0))) begin
        permuted_choice_1_0_reg_332 <= permuted_choice_1_fu_616_p3;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        permuted_choice_1_0_reg_332 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        s_input_0_reg_422 <= s_input_fu_943_p3;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln223_fu_871_p2 == 1'd0))) begin
        s_input_0_reg_422 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        s_output_1_fu_184 <= s_output_fu_1200_p3;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd1))) begin
        s_output_1_fu_184 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        sub_key_load_1_reg_366 <= or_ln_fu_864_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        sub_key_load_1_reg_366 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd1))) begin
        temp_reg_389 <= R_reg_1348;
    end else if (((icmp_ln252_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        temp_reg_389 <= R_1_fu_1234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        L_reg_1343 <= {{init_perm_res_0_reg_309[63:32]}};
        R_reg_1348 <= R_fu_568_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln246_1_reg_1508 <= add_ln246_1_fu_1186_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        i_6_reg_1549 <= i_6_fu_1273_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        i_7_reg_1391 <= i_7_fu_654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i_8_reg_1442 <= i_8_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln171_reg_1324 <= icmp_ln171_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln182_reg_1353 <= icmp_ln182_fu_572_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        j_4_reg_1419 <= j_4_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        j_5_reg_1488 <= j_5_fu_985_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        j_6_reg_1521 <= j_6_fu_1219_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        j_reg_1455 <= j_fu_897_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln223_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        pre_output_reg_1447 <= pre_output_fu_883_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd0))) begin
        sub_key_addr_reg_1399 <= zext_ln214_fu_806_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln235_fu_979_p2 == 1'd0))) begin
        sub_ln240_2_reg_1498[5 : 1] <= sub_ln240_2_fu_1045_p2[5 : 1];
        sub_ln240_reg_1493[6 : 1] <= sub_ln240_fu_1021_p2[6 : 1];
        sub_ln243_1_reg_1503[5 : 1] <= sub_ln243_1_fu_1057_p2[5 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_7_reg_1411 <= tmp_7_fu_816_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln216_fu_824_p2 == 1'd0))) begin
        trunc_ln218_1_reg_1429 <= trunc_ln218_1_fu_841_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln252_fu_1213_p2 == 1'd0))) begin
        trunc_ln254_1_reg_1531 <= trunc_ln254_1_fu_1230_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln267_fu_1267_p2 == 1'd0))) begin
        trunc_ln270_1_reg_1559 <= trunc_ln270_1_fu_1284_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        xor_ln232_1_reg_1480 <= xor_ln232_1_fu_973_p2;
        xor_ln232_reg_1475 <= xor_ln232_fu_967_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        E_ce0 = 1'b1;
    end else begin
        E_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IP_ce0 = 1'b1;
    end else begin
        IP_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        PC1_ce0 = 1'b1;
    end else begin
        PC1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        PC2_ce0 = 1'b1;
    end else begin
        PC2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        PI_ce0 = 1'b1;
    end else begin
        PI_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        P_ce0 = 1'b1;
    end else begin
        P_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        S_ce0 = 1'b1;
    end else begin
        S_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln171_fu_510_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln182_fu_572_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln267_fu_1267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln267_fu_1267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        sub_key_address0 = zext_ln232_fu_914_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sub_key_address0 = sub_key_addr_reg_1399;
    end else begin
        sub_key_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10))) begin
        sub_key_ce0 = 1'b1;
    end else begin
        sub_key_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        sub_key_we0 = 1'b1;
    end else begin
        sub_key_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln171_fu_510_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln171_fu_510_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln182_fu_572_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln182_fu_572_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln192_fu_648_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln216_fu_824_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln223_fu_871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln227_fu_891_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln235_fu_979_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln252_fu_1213_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln267_fu_1267_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_2_fu_716_p3 = {{trunc_ln203_fu_702_p1}, {tmp_5_fu_706_p4}};

assign C_3_fu_768_p3 = {{trunc_ln197_fu_764_p1}, {tmp_4_fu_756_p3}};

assign D_1_fu_634_p1 = permuted_choice_1_0_reg_332[27:0];

assign D_2_fu_738_p3 = {{trunc_ln204_fu_724_p1}, {tmp_s_fu_728_p4}};

assign D_3_fu_788_p3 = {{trunc_ln198_fu_784_p1}, {tmp_6_fu_776_p3}};

assign E_address0 = zext_ln229_fu_903_p1;

assign IP_address0 = zext_ln174_1_fu_522_p1;

assign PC1_address0 = zext_ln184_1_fu_584_p1;

assign PC2_address0 = zext_ln218_fu_836_p1;

assign PI_address0 = zext_ln270_1_fu_1279_p1;

assign P_address0 = zext_ln254_fu_1225_p1;

assign R_1_fu_1234_p2 = (f_function_res_0_reg_457 ^ L_0_reg_399);

assign R_fu_568_p1 = init_perm_res_0_reg_309[31:0];

assign S_address0 = sext_ln246_3_fu_1192_p1;

assign add_ln246_1_fu_1186_p2 = ($signed(sext_ln246_2_fu_1170_p1) + $signed(zext_ln246_fu_1182_p1));

assign add_ln246_fu_1164_p2 = ($signed(sext_ln246_1_fu_1160_p1) + $signed(sext_ln246_fu_1152_p1));

assign and_ln240_fu_1080_p2 = (xor_ln232_1_reg_1480 & lshr_ln240_fu_1074_p2);

assign and_ln243_fu_1128_p2 = (xor_ln232_reg_1475 & lshr_ln243_fu_1122_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_return = inv_init_perm_res_0_reg_490;

assign empty_13_fu_660_p2 = ((i_2_reg_355 == 5'd15) ? 1'b1 : 1'b0);

assign empty_14_fu_666_p2 = ((i_2_reg_355 == 5'd8) ? 1'b1 : 1'b0);

assign empty_15_fu_672_p2 = (empty_14_fu_666_p2 | empty_13_fu_660_p2);

assign empty_16_fu_678_p2 = ((i_2_reg_355 == 5'd1) ? 1'b1 : 1'b0);

assign empty_17_fu_684_p2 = (empty_16_fu_678_p2 | empty_15_fu_672_p2);

assign empty_18_fu_690_p2 = ((i_2_reg_355 == 5'd0) ? 1'b1 : 1'b0);

assign empty_19_fu_696_p2 = (empty_18_fu_690_p2 | empty_17_fu_684_p2);

assign f_function_res_fu_1260_p3 = {{trunc_ln254_1_reg_1531}, {trunc_ln254_fu_1256_p1}};

assign i_5_fu_578_p2 = (i_1_reg_344 + 6'd1);

assign i_6_fu_1273_p2 = (i_4_reg_479 + 7'd1);

assign i_7_fu_654_p2 = (i_2_reg_355 + 5'd1);

assign i_8_fu_877_p2 = (i_3_reg_410 + 5'd1);

assign i_fu_516_p2 = (i_0_reg_321 + 7'd1);

assign icmp_ln171_fu_510_p2 = ((i_0_reg_321 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln182_fu_572_p2 = ((i_1_reg_344 == 6'd56) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_648_p2 = ((i_2_reg_355 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_824_p2 = ((j_0_reg_378 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln223_fu_871_p2 = ((i_3_reg_410 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln227_fu_891_p2 = ((j_1_reg_434 == 6'd48) ? 1'b1 : 1'b0);

assign icmp_ln235_fu_979_p2 = ((j_2_reg_445 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln252_fu_1213_p2 = ((j_3_reg_468 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln267_fu_1267_p2 = ((i_4_reg_479 == 7'd64) ? 1'b1 : 1'b0);

assign init_perm_res_fu_550_p3 = {{trunc_ln174_1_fu_546_p1}, {trunc_ln174_fu_542_p1}};

assign inv_init_perm_res_fu_1307_p3 = {{trunc_ln270_1_reg_1559}, {trunc_ln270_fu_1303_p1}};

assign j_4_fu_830_p2 = (j_0_reg_378 + 6'd1);

assign j_5_fu_985_p2 = (j_2_reg_445 + 4'd1);

assign j_6_fu_1219_p2 = (j_3_reg_468 + 6'd1);

assign j_fu_897_p2 = (j_1_reg_434 + 6'd1);

assign lshr_ln174_fu_537_p2 = input_r >> zext_ln174_fu_533_p1;

assign lshr_ln184_fu_603_p2 = key >> zext_ln184_fu_599_p1;

assign lshr_ln218_fu_855_p2 = tmp_7_reg_1411 >> zext_ln218_1_fu_851_p1;

assign lshr_ln229_fu_929_p2 = temp_reg_389 >> zext_ln229_1_fu_925_p1;

assign lshr_ln240_1_fu_1088_p2 = and_ln240_fu_1080_p2 >> zext_ln240_6_fu_1085_p1;

assign lshr_ln240_fu_1074_p2 = 48'd145135534866432 >> zext_ln240_4_fu_1070_p1;

assign lshr_ln243_1_fu_1136_p2 = and_ln243_fu_1128_p2 >> zext_ln243_fu_1133_p1;

assign lshr_ln243_fu_1122_p2 = 47'd131941395333120 >> zext_ln240_3_fu_1066_p1;

assign lshr_ln254_fu_1250_p2 = s_output_1_fu_184 >> zext_ln254_1_fu_1246_p1;

assign lshr_ln270_fu_1298_p2 = pre_output_reg_1447 >> zext_ln270_fu_1294_p1;

assign or_ln241_fu_1106_p2 = (trunc_ln240_1_fu_1094_p1 | tmp_8_fu_1098_p3);

assign or_ln_fu_864_p3 = {{trunc_ln218_1_reg_1429}, {trunc_ln218_fu_860_p1}};

assign permuted_choice_1_fu_616_p3 = {{trunc_ln184_1_fu_612_p1}, {trunc_ln184_fu_608_p1}};

assign pre_output_fu_883_p3 = {{temp_reg_389}, {L_0_reg_399}};

assign s_input_fu_943_p3 = {{trunc_ln229_1_fu_939_p1}, {trunc_ln229_fu_935_p1}};

assign s_output_fu_1200_p3 = {{trunc_ln246_1_fu_1196_p1}, {S_q0}};

assign sext_ln240_fu_1063_p1 = $signed(sub_ln240_reg_1493);

assign sext_ln246_1_fu_1160_p1 = $signed(trunc_ln246_fu_1156_p1);

assign sext_ln246_2_fu_1170_p1 = $signed(add_ln246_fu_1164_p2);

assign sext_ln246_3_fu_1192_p1 = $signed(add_ln246_1_reg_1508);

assign sext_ln246_fu_1152_p1 = $signed(tmp_10_fu_1142_p4);

assign shl_ln240_1_fu_1027_p3 = {{trunc_ln240_fu_991_p1}, {2'd0}};

assign shl_ln240_fu_1007_p2 = j_2_reg_445 << 4'd1;

assign shl_ln_fu_995_p3 = {{trunc_ln240_fu_991_p1}, {3'd0}};

assign sub_ln174_fu_527_p2 = ($signed(7'd64) - $signed(IP_q0));

assign sub_ln184_fu_593_p2 = ($signed(7'd64) - $signed(zext_ln184_2_fu_589_p1));

assign sub_ln218_fu_845_p2 = ($signed(6'd56) - $signed(PC2_q0));

assign sub_ln229_fu_919_p2 = ($signed(6'd32) - $signed(E_q0));

assign sub_ln232_fu_908_p2 = (5'd15 - i_3_reg_410);

assign sub_ln240_1_fu_1039_p2 = ($signed(6'd42) - $signed(zext_ln240_1_fu_1013_p1));

assign sub_ln240_2_fu_1045_p2 = (sub_ln240_1_fu_1039_p2 - zext_ln240_5_fu_1035_p1);

assign sub_ln240_fu_1021_p2 = (zext_ln240_fu_1003_p1 - zext_ln240_2_fu_1017_p1);

assign sub_ln243_1_fu_1057_p2 = (sub_ln243_fu_1051_p2 - zext_ln240_5_fu_1035_p1);

assign sub_ln243_fu_1051_p2 = ($signed(6'd43) - $signed(zext_ln240_1_fu_1013_p1));

assign sub_ln254_fu_1240_p2 = ($signed(6'd32) - $signed(P_q0));

assign sub_ln270_fu_1288_p2 = ($signed(7'd64) - $signed(PI_q0));

assign tmp_10_fu_1142_p4 = {{{tmp_9_fu_1112_p4}, {or_ln241_fu_1106_p2}}, {4'd0}};

assign tmp_11_fu_1174_p3 = {{j_2_reg_445}, {6'd0}};

assign tmp_4_fu_756_p3 = C_1_fu_176[32'd27];

assign tmp_5_fu_706_p4 = {{C_1_fu_176[27:26]}};

assign tmp_6_fu_776_p3 = D_fu_180[32'd27];

assign tmp_7_fu_816_p3 = {{C_1_fu_176}, {D_fu_180}};

assign tmp_8_fu_1098_p3 = lshr_ln240_1_fu_1088_p2[32'd4];

assign tmp_9_fu_1112_p4 = {{lshr_ln240_1_fu_1088_p2[7:5]}};

assign tmp_s_fu_728_p4 = {{D_fu_180[27:26]}};

assign trunc_ln174_1_fu_546_p1 = init_perm_res_0_reg_309[62:0];

assign trunc_ln174_fu_542_p1 = lshr_ln174_fu_537_p2[0:0];

assign trunc_ln184_1_fu_612_p1 = permuted_choice_1_0_reg_332[62:0];

assign trunc_ln184_fu_608_p1 = lshr_ln184_fu_603_p2[0:0];

assign trunc_ln197_fu_764_p1 = C_1_fu_176[26:0];

assign trunc_ln198_fu_784_p1 = D_fu_180[26:0];

assign trunc_ln203_fu_702_p1 = C_1_fu_176[25:0];

assign trunc_ln204_fu_724_p1 = D_fu_180[25:0];

assign trunc_ln218_1_fu_841_p1 = sub_key_load_1_reg_366[62:0];

assign trunc_ln218_fu_860_p1 = lshr_ln218_fu_855_p2[0:0];

assign trunc_ln229_1_fu_939_p1 = s_input_0_reg_422[62:0];

assign trunc_ln229_fu_935_p1 = lshr_ln229_fu_929_p2[0:0];

assign trunc_ln232_1_fu_955_p1 = sub_key_q0[47:0];

assign trunc_ln232_2_fu_959_p1 = s_input_0_reg_422[46:0];

assign trunc_ln232_3_fu_963_p1 = sub_key_q0[46:0];

assign trunc_ln232_fu_951_p1 = s_input_0_reg_422[47:0];

assign trunc_ln240_1_fu_1094_p1 = lshr_ln240_1_fu_1088_p2[0:0];

assign trunc_ln240_fu_991_p1 = j_2_reg_445[2:0];

assign trunc_ln246_1_fu_1196_p1 = s_output_1_fu_184[27:0];

assign trunc_ln246_fu_1156_p1 = lshr_ln243_1_fu_1136_p2[7:0];

assign trunc_ln254_1_fu_1230_p1 = f_function_res_0_reg_457[30:0];

assign trunc_ln254_fu_1256_p1 = lshr_ln254_fu_1250_p2[0:0];

assign trunc_ln270_1_fu_1284_p1 = inv_init_perm_res_0_reg_490[62:0];

assign trunc_ln270_fu_1303_p1 = lshr_ln270_fu_1298_p2[0:0];

assign xor_ln232_1_fu_973_p2 = (trunc_ln232_fu_951_p1 ^ trunc_ln232_1_fu_955_p1);

assign xor_ln232_fu_967_p2 = (trunc_ln232_3_fu_963_p1 ^ trunc_ln232_2_fu_959_p1);

assign zext_ln174_1_fu_522_p1 = i_0_reg_321;

assign zext_ln174_fu_533_p1 = sub_ln174_fu_527_p2;

assign zext_ln184_1_fu_584_p1 = i_1_reg_344;

assign zext_ln184_2_fu_589_p1 = PC1_q0;

assign zext_ln184_fu_599_p1 = sub_ln184_fu_593_p2;

assign zext_ln214_fu_806_p1 = i_2_reg_355;

assign zext_ln218_1_fu_851_p1 = sub_ln218_fu_845_p2;

assign zext_ln218_fu_836_p1 = j_0_reg_378;

assign zext_ln229_1_fu_925_p1 = sub_ln229_fu_919_p2;

assign zext_ln229_fu_903_p1 = j_1_reg_434;

assign zext_ln232_fu_914_p1 = sub_ln232_fu_908_p2;

assign zext_ln240_1_fu_1013_p1 = shl_ln240_fu_1007_p2;

assign zext_ln240_2_fu_1017_p1 = shl_ln240_fu_1007_p2;

assign zext_ln240_3_fu_1066_p1 = $unsigned(sext_ln240_fu_1063_p1);

assign zext_ln240_4_fu_1070_p1 = $unsigned(sext_ln240_fu_1063_p1);

assign zext_ln240_5_fu_1035_p1 = shl_ln240_1_fu_1027_p3;

assign zext_ln240_6_fu_1085_p1 = sub_ln240_2_reg_1498;

assign zext_ln240_fu_1003_p1 = shl_ln_fu_995_p3;

assign zext_ln243_fu_1133_p1 = sub_ln243_1_reg_1503;

assign zext_ln246_fu_1182_p1 = tmp_11_fu_1174_p3;

assign zext_ln254_1_fu_1246_p1 = sub_ln254_fu_1240_p2;

assign zext_ln254_fu_1225_p1 = j_3_reg_468;

assign zext_ln270_1_fu_1279_p1 = i_4_reg_479;

assign zext_ln270_fu_1294_p1 = sub_ln270_fu_1288_p2;

always @ (posedge ap_clk) begin
    sub_ln240_reg_1493[0] <= 1'b0;
    sub_ln240_2_reg_1498[0] <= 1'b0;
    sub_ln243_1_reg_1503[0] <= 1'b1;
end

endmodule //des_dec
