Command: vcs -full64 -debug_pp -t ps -licqueue -l elaborate.log xil_defaultlib.tb \
xil_defaultlib.glbl -o tb_simv
Doing common elaboration 
.                         Chronologic VCS (TM)
       Version F-2011.12-SP1_Full64 -- Thu Oct 15 22:04:09 2015
               Copyright (c) 1991-2012 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Top Level Modules:
       tb
       glbl
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...
8 modules and 0 UDP read.
recompiling module tb
recompiling module glbl
recompiling module IBUF
recompiling module PLLE2_ADV
recompiling module BUFG
recompiling module uv_to_vga
recompiling module maria
All of 8 modules done
if [ -x ../tb_simv ]; then chmod -x ../tb_simv; fi
g++  -o ../tb_simv    -Wl,-whole-archive    -Wl,-no-whole-archive  _vcsobj_1_1.o \
5NrI_d.o 5NrIB_d.o SIM_l.o     rmapats_mop.o rmapats.o      /afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/liberrorinf.so \
/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/libsnpsmalloc.so \
/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/libvcsnew.so \
/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/libvirsim.so \
/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/libuclinative.so \
/afs/ece.cmu.edu/support/synopsys/synopsys/share/image/usr/local/synopsys/vcs-mx_vF-2011.12-SP1/suse64/lib/vcs_save_restore_new.o \
-ldl -lm  -lc -lpthread -ldl 
../tb_simv up to date
CPU time: .498 seconds to compile + .067 seconds to elab + .162 seconds to link
