INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 14:19:58 EDT 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command     create_platform done; 5.63 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 5.77 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 963.590 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; 2.15 sec.
INFO-FLOW: Done: GCC PP 39 time: 2.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.64 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:11:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:11:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:12:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:12:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_HEIGHT' (vhls_src/layer1_layer1.cpp:13:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_WIDTH' (vhls_src/layer1_layer1.cpp:13:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_DEPTH' (vhls_src/layer1_layer1.cpp:19:32)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_HEIGHT' (vhls_src/layer1_layer1.cpp:19:45)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_WIDTH' (vhls_src/layer1_layer1.cpp:19:59)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:20:28)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_DEPTH' (vhls_src/layer1_layer1.cpp:20:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_HEIGHT' (vhls_src/layer1_layer1.cpp:20:55)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_WIDTH' (vhls_src/layer1_layer1.cpp:20:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:22:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:23:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_HEIGHT' (vhls_src/layer1_layer1.cpp:23:47)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_WIDTH' (vhls_src/layer1_layer1.cpp:23:62)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:29:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:30:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:31:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:32:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:40:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:40:34)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:42:38)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 2.89 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 2.89 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.72 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.89 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 18.79 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:36:19 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 4.8 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.94 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 5.01 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 979.594 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; 1.17 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.65 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:11:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:11:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:12:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:12:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_HEIGHT' (vhls_src/layer1_layer1.cpp:13:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_WIDTH' (vhls_src/layer1_layer1.cpp:13:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_DEPTH' (vhls_src/layer1_layer1.cpp:19:32)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_HEIGHT' (vhls_src/layer1_layer1.cpp:19:45)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_WIDTH' (vhls_src/layer1_layer1.cpp:19:59)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:20:28)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_DEPTH' (vhls_src/layer1_layer1.cpp:20:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_HEIGHT' (vhls_src/layer1_layer1.cpp:20:55)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_WIDTH' (vhls_src/layer1_layer1.cpp:20:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:22:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:23:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_HEIGHT' (vhls_src/layer1_layer1.cpp:23:47)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_WIDTH' (vhls_src/layer1_layer1.cpp:23:62)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:29:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:30:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:31:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:32:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:40:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:40:34)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:42:38)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 1.91 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 1.92 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.76 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.92 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 17.13 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:37:40 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 4.55 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.68 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 4.77 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.05 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.65 sec.
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:11:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:11:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:12:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:12:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_HEIGHT' (vhls_src/layer1_layer1.cpp:13:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_WIDTH' (vhls_src/layer1_layer1.cpp:13:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_DEPTH' (vhls_src/layer1_layer1.cpp:19:32)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_HEIGHT' (vhls_src/layer1_layer1.cpp:19:45)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_WIDTH' (vhls_src/layer1_layer1.cpp:19:59)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:20:28)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_FM_DEPTH' (vhls_src/layer1_layer1.cpp:20:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_HEIGHT' (vhls_src/layer1_layer1.cpp:20:55)
ERROR: [HLS 207-3776] use of undeclared identifier 'KERNEL_WIDTH' (vhls_src/layer1_layer1.cpp:20:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:22:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_DEPTH' (vhls_src/layer1_layer1.cpp:23:33)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_HEIGHT' (vhls_src/layer1_layer1.cpp:23:47)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUT_FM_WIDTH' (vhls_src/layer1_layer1.cpp:23:62)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:29:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:30:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:31:42)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:32:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_HEIGHT' (vhls_src/layer1_layer1.cpp:40:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'IN_BUF_WIDTH' (vhls_src/layer1_layer1.cpp:40:34)
WARNING: [HLS 207-5544] invalid variable expr  (vhls_src/layer1_layer1.cpp:42:38)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 1.03 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 1.04 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.72 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.04 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 15.99 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:39:42 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:39:52 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.07 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 3.28 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; error code: 1; 0.17 sec.
ERROR: [HLS 207-812] 'resnet.h' file not found (vhls_src/layer1_layer1.cpp:6:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.21 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.69 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:43:59 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.63 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.76 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 3.83 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; error code: 1; 0.18 sec.
ERROR: [HLS 207-812] 'layer1.h' file not found (vhls_src/layer1_layer1.cpp:6:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.22 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.12 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.24 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:45:21 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.46 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.58 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 3.67 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; error code: 1; 0.17 sec.
ERROR: [HLS 207-812] 'layer1.h' file not found (vhls_src/layer1_layer1.cpp:6:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.21 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.22 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.11 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.22 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:45:52 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 2.9 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.02 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 3.09 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.71 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.99 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.1 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.14 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.79 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.71 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.67 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.07 sec.
Command       clang_tidy done; 1.09 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.err.log 
Command       ap_eval done; error code: 1; 0.17 sec.
ERROR: [HLS 207-812] 'resnet.h' file not found (vhls_src/layer2_utils.cpp:8:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 11.11 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 11.11 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.73 seconds. CPU system time: 1.64 seconds. Elapsed time: 11.11 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 24.41 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:47:34 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 4.47 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.61 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 4.69 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.68 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.95 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.09 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.11 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.74 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.71 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.66 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.08 sec.
Command       clang_tidy done; 1.09 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.err.log 
Command       ap_eval done; error code: 1; 0.16 sec.
ERROR: [HLS 207-812] 'layer2.h' file not found (vhls_src/layer2_utils.cpp:8:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 10.9 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 10.9 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.73 seconds. CPU system time: 1.5 seconds. Elapsed time: 10.9 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 25.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:49:55 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.62 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.75 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 3.83 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.3 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.69 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.09 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.12 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.56 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.68 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.11 sec.
Command       clang_tidy done; 1.13 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.54 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.69 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.67 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.1 sec.
Command       clang_tidy done; 1.11 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_layer2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_layer2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_layer2.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.68 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.12 sec.
Command       clang_tidy done; 1.13 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.57 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer3_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer3_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.68 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.1 sec.
Command       clang_tidy done; 1.13 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.56 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.71 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_layer3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer3_layer3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer3_layer3.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.69 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.09 sec.
Command       clang_tidy done; 1.11 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.56 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.71 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer_top.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.err.log 
Command       ap_eval done; error code: 1; 0.22 sec.
ERROR: [HLS 207-812] 'resnet.h' file not found (vhls_src/layer_top.cpp:7:10)
INFO-FLOW: Caught error in elaborate: 
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 48)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 30.83 sec.
INFO-FLOW: Caught error in csynth_design: 
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 30.83 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26.12 seconds. CPU system time: 4.5 seconds. Elapsed time: 30.83 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 44.85 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue May 16 15:51:47 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.57 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.7 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 3.79 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.7 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.16 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.19 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.72 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.69 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.11 sec.
Command       clang_tidy done; 1.13 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.56 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.66 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.06 sec.
Command       clang_tidy done; 1.07 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_layer2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_layer2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_layer2.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.7 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.07 sec.
Command       clang_tidy done; 1.09 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.57 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.71 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer3_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer3_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.69 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.09 sec.
Command       clang_tidy done; 1.11 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.54 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_layer3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer3_layer3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer3_layer3.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.67 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.57 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.08 sec.
Command       clang_tidy done; 1.09 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.55 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer_top.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top layer_top -name=layer_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.65 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.52 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.87 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.51 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.01 sec.
Command       clang_tidy done; 1.03 sec.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.51 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.66 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.93 seconds. CPU system time: 5.44 seconds. Elapsed time: 35.53 seconds; current allocated memory: 982.562 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.g.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.59 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.59 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=layer_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=layer_top -reflow-float-conversion -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.95 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.96 sec.
Execute       run_link_or_opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=layer_top 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=layer_top -mllvm -hls-db-dir -mllvm /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 26.33 sec.
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer3_layer3.cpp:142:21)
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer2_layer2.cpp:147:21)
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer1_layer1.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer3_layer3.cpp:142:21) in function 'layer_3::conv' completely with a factor of 160 (vhls_src/layer3_layer3.cpp:130:0)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer2_layer2.cpp:147:21) in function 'layer_2::conv' completely with a factor of 160 (vhls_src/layer2_layer2.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer1_layer1.cpp:146:21) in function 'layer_1::conv' completely with a factor of 160 (vhls_src/layer1_layer1.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [162], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::resnet_add_residual_fm(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], bool)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' into 'layer_top(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer_top.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 2. (vhls_src/layer2_layer2.cpp:41:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 2. (vhls_src/layer2_layer2.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 2. (vhls_src/layer3_layer3.cpp:34:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 2. (vhls_src/layer3_layer3.cpp:44:14)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf.i': Complete partitioning on dimension 2. (vhls_src/layer1_layer1.cpp:40:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf.i': Complete partitioning on dimension 2. (vhls_src/layer1_layer1.cpp:50:14)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_3' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_2' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_1' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer2_utils.cpp:90:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer2_utils.cpp:90:9)
INFO: [HLS 214-115] Multiple burst reads of length 147456 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer2_layer2.cpp:75:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer2_layer2.cpp:75:17)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer3_utils.cpp:90:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_utils.cpp:90:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer3_layer3.cpp:68:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_layer3.cpp:68:17)
INFO: [HLS 214-115] Multiple burst writes of length 7536640 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer3_layer3.cpp:68:17) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_layer3.cpp:68:17)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer1_utils.cpp:89:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_utils.cpp:89:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer1_layer1.cpp:74:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_layer1.cpp:74:17)
INFO: [HLS 214-115] Multiple burst reads of length 7536640 and bit width 16 in loop 'CHANNEL_LOOP'(vhls_src/layer1_layer1.cpp:77:21) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_layer1.cpp:77:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.61 seconds. CPU system time: 1.05 seconds. Elapsed time: 31.81 seconds; current allocated memory: 982.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 982.562 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top layer_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 23.81 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 23.58 seconds. CPU system time: 0.16 seconds. Elapsed time: 23.81 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 16.46 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1052: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 16.6 seconds; current allocated memory: 1.085 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.1.bc to /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer3_utils.cpp:90) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer3_utils.cpp:34) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer3_utils.cpp:119) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_3' (vhls_src/layer3_utils.cpp:141) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer2_utils.cpp:90) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer2_utils.cpp:34) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (vhls_src/layer2_utils.cpp:76) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer2_utils.cpp:119) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer1_utils.cpp:89) in function 'layer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer1_utils.cpp:33) in function 'layer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer1_utils.cpp:118) in function 'layer_top' automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'W_buf.0' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V' (vhls_src/layer3_layer3.cpp:38) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V.0' (vhls_src/layer3_layer3.cpp:38) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V' (vhls_src/layer1_layer1.cpp:44) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_wt_buf.V.0' (vhls_src/layer1_layer1.cpp:44) automatically.
Command         transform done; 21.06 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (vhls_src/layer3_utils.cpp:144:20) in function 'layer_3::layer3'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'layer_3::layer3' (vhls_src/layer3_utils.cpp:31:13)...8 expression(s) balanced.
Command         transform done; 1.35 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 22.41 seconds; current allocated memory: 1.085 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer1_utils.cpp:30:17) in function 'layer_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer1_layer1.cpp:77:29) in function 'layer_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer1_utils.cpp:115:17) in function 'layer_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer1_layer1.cpp:74:25) in function 'layer_top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer3_utils.cpp:31:17) in function 'layer_3::layer3'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer3_layer3.cpp:71:29) in function 'layer_3::layer3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer3_utils.cpp:116:17) in function 'layer_3::layer3'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer3_layer3.cpp:68:25) in function 'layer_3::layer3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_2' (vhls_src/layer3_utils.cpp:139:35) in function 'layer_3::layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_1' (vhls_src/layer3_utils.cpp:137:31) in function 'layer_3::layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer2_utils.cpp:31:17) in function 'layer_2::layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (vhls_src/layer2_utils.cpp:73:17) in function 'layer_2::layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer2_layer2.cpp:78:29) in function 'layer_2::layer2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer2_utils.cpp:116:17) in function 'layer_2::layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer2_layer2.cpp:75:25) in function 'layer_2::layer2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'KW' (vhls_src/layer2_layer2.cpp:140:21) in function 'layer_2::conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'KH' (vhls_src/layer2_layer2.cpp:137:17) in function 'layer_2::conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_bias_buf.V' (vhls_src/layer1_utils.cpp:91:25)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (vhls_src/layer1_utils.cpp:53:37)
INFO: [HLS 200-472] Inferring partial write operation for 'layer1_fm_buf.V' (vhls_src/layer1_utils.cpp:130:68)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_bias_buf.V' (vhls_src/layer3_utils.cpp:92:25)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (vhls_src/layer3_utils.cpp:54:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_bias_buf.V' (vhls_src/layer2_utils.cpp:92:25)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (vhls_src/layer2_utils.cpp:41:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (vhls_src/layer2_utils.cpp:49:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (vhls_src/layer2_utils.cpp:54:37)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_wt_buf.V' (vhls_src/layer2_utils.cpp:78:36)
INFO: [HLS 200-472] Inferring partial write operation for 'layer2_fm_buf.V' (vhls_src/layer2_utils.cpp:131:68)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' (vhls_src/layer1_layer1.cpp:150:55)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' (vhls_src/layer2_layer2.cpp:151:55)
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'Y_buf_0' (vhls_src/layer3_layer3.cpp:146:55)
Command         transform done; 20.72 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 20.53 seconds. CPU system time: 0.15 seconds. Elapsed time: 20.72 seconds; current allocated memory: 1.397 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 83.56 sec.
Command     elaborate done; 150.91 sec.
Execute     ap_eval exec zip -j /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'layer_top' ...
Execute       ap_set_top_model layer_top 
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
Execute       get_model_list layer_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model layer_top 
Execute       preproc_iomode -model layer3 
Execute       preproc_iomode -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       preproc_iomode -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model conv 
Execute       preproc_iomode -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model layer3_Pipeline_BIAS_LOOP 
Execute       preproc_iomode -model layer2 
Execute       preproc_iomode -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model conv.1 
Execute       preproc_iomode -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       preproc_iomode -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model layer2_Pipeline_BIAS_LOOP 
Execute       preproc_iomode -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model conv.2 
Execute       preproc_iomode -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model layer_top_Pipeline_BIAS_LOOP 
Execute       get_model_list layer_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Configuring Module : layer_top_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       apply_spec_resource_limit layer_top_Pipeline_BIAS_LOOP 
INFO-FLOW: Configuring Module : layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : conv.2 ...
Execute       set_default_model conv.2 
Execute       apply_spec_resource_limit conv.2 
INFO-FLOW: Configuring Module : layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer2_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       apply_spec_resource_limit layer2_Pipeline_BIAS_LOOP 
INFO-FLOW: Configuring Module : layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       apply_spec_resource_limit layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Configuring Module : conv.1 ...
Execute       set_default_model conv.1 
Execute       apply_spec_resource_limit conv.1 
INFO-FLOW: Configuring Module : layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer2 ...
Execute       set_default_model layer2 
Execute       apply_spec_resource_limit layer2 
INFO-FLOW: Configuring Module : layer3_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       apply_spec_resource_limit layer3_Pipeline_BIAS_LOOP 
INFO-FLOW: Configuring Module : layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : conv ...
Execute       set_default_model conv 
Execute       apply_spec_resource_limit conv 
INFO-FLOW: Configuring Module : layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 ...
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       apply_spec_resource_limit layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO-FLOW: Configuring Module : layer3 ...
Execute       set_default_model layer3 
Execute       apply_spec_resource_limit layer3 
INFO-FLOW: Configuring Module : layer_top ...
Execute       set_default_model layer_top 
Execute       apply_spec_resource_limit layer_top 
INFO-FLOW: Model list for preprocess: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Preprocessing Module: layer_top_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       cdfg_preprocess -model layer_top_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer_top_Pipeline_BIAS_LOOP 
INFO-FLOW: Preprocessing Module: layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: conv.2 ...
Execute       set_default_model conv.2 
Execute       cdfg_preprocess -model conv.2 
Execute       rtl_gen_preprocess conv.2 
INFO-FLOW: Preprocessing Module: layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       cdfg_preprocess -model layer2_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer2_Pipeline_BIAS_LOOP 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       cdfg_preprocess -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Preprocessing Module: conv.1 ...
Execute       set_default_model conv.1 
Execute       cdfg_preprocess -model conv.1 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv.1 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer2 ...
Execute       set_default_model layer2 
Execute       cdfg_preprocess -model layer2 
Execute       rtl_gen_preprocess layer2 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       cdfg_preprocess -model layer3_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer3_Pipeline_BIAS_LOOP 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: conv ...
Execute       set_default_model conv 
Execute       cdfg_preprocess -model conv 
Execute       rtl_gen_preprocess conv 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 ...
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       cdfg_preprocess -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       rtl_gen_preprocess layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO-FLOW: Preprocessing Module: layer3 ...
Execute       set_default_model layer3 
Execute       cdfg_preprocess -model layer3 
Execute       rtl_gen_preprocess layer3 
INFO-FLOW: Preprocessing Module: layer_top ...
Execute       set_default_model layer_top 
Execute       cdfg_preprocess -model layer_top 
Execute       rtl_gen_preprocess layer_top 
INFO-FLOW: Model list for synthesis: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       schedule -model layer_top_Pipeline_BIAS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top_Pipeline_BIAS_LOOP.
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       bind -model layer_top_Pipeline_BIAS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding layer_top_Pipeline_BIAS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.62 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.2 
Execute       schedule -model conv.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'OH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.75 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.31 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling conv.2.
Execute       set_default_model conv.2 
Execute       bind -model conv.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.61 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding conv.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       schedule -model layer2_Pipeline_BIAS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling layer2_Pipeline_BIAS_LOOP.
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       bind -model layer2_Pipeline_BIAS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding layer2_Pipeline_BIAS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.24 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       schedule -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       bind -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.1 
Execute       schedule -model conv.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'KH_KW_OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'KH_KW_OH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.45 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.37 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling conv.1.
Execute       set_default_model conv.1 
Execute       bind -model conv.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.55 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.84 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding conv.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.58 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2 
Execute       schedule -model layer2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.sched.adb -f 
INFO-FLOW: Finish scheduling layer2.
Execute       set_default_model layer2 
Execute       bind -model layer2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.42 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.77 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.bind.adb -f 
INFO-FLOW: Finish binding layer2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       schedule -model layer3_Pipeline_BIAS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_BIAS_LOOP.
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       bind -model layer3_Pipeline_BIAS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_BIAS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.460 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv 
Execute       schedule -model conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'OH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 6.06 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.07 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.22 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.33 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling conv.
Execute       set_default_model conv 
Execute       bind -model conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.48 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.62 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.bind.adb -f 
Command       db_write done; 0.14 sec.
INFO-FLOW: Finish binding conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.57 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       schedule -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'.
WARNING: [HLS 200-880] The II Violation in module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' (loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln145', vhls_src/layer3_utils.cpp:145) on port 'fm' (vhls_src/layer3_utils.cpp:145) and bus write operation ('fm_addr_write_ln813') on port 'fm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       bind -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.2 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3 
Execute       schedule -model layer3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.sched.adb -f 
INFO-FLOW: Finish scheduling layer3.
Execute       set_default_model layer3 
Execute       bind -model layer3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.39 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.64 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.bind.adb -f 
INFO-FLOW: Finish binding layer3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top 
Execute       schedule -model layer_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top.
Execute       set_default_model layer_top 
Execute       bind -model layer_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.86 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.522 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.bind.adb -f 
INFO-FLOW: Finish binding layer_top.
Execute       get_model_list layer_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess layer_top_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess conv.2 
Execute       rtl_gen_preprocess layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess conv.1 
Execute       rtl_gen_preprocess layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2 
Execute       rtl_gen_preprocess layer3_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess conv 
Execute       rtl_gen_preprocess layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       rtl_gen_preprocess layer3 
Execute       rtl_gen_preprocess layer_top 
INFO-FLOW: Model list for RTL generation: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top_Pipeline_BIAS_LOOP -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_BIAS_LOOP'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.522 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top_Pipeline_BIAS_LOOP -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer_top_Pipeline_BIAS_LOOP 
Execute       gen_rtl layer_top_Pipeline_BIAS_LOOP -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer_top_Pipeline_BIAS_LOOP 
Execute       syn_report -csynth -model layer_top_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_BIAS_LOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer_top_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_BIAS_LOOP_csynth.xml 
Execute       syn_report -verbosereport -model layer_top_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model layer_top_Pipeline_BIAS_LOOP -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.adb 
Execute       db_write -model layer_top_Pipeline_BIAS_LOOP -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top_Pipeline_BIAS_LOOP -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.522 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute       syn_report -verbosereport -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv.2 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2' pipeline 'OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2' is 6226 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 110 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_29_4_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
Command       create_rtl_model done; 0.71 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.585 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.2 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_conv_2 
Execute       gen_rtl conv.2 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_conv_2 
Execute       syn_report -csynth -model conv.2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.58 sec.
Execute       syn_report -rtlxml -model conv.2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_2_csynth.xml 
Command       syn_report done; 0.28 sec.
Execute       syn_report -verbosereport -model conv.2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.93 sec.
Execute       db_write -model conv.2 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.adb 
Command       db_write done; 0.43 sec.
Execute       db_write -model conv.2 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv.2 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1608_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.82 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.91 seconds; current allocated memory: 1.647 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute       syn_report -verbosereport -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       db_write -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_BIAS_LOOP -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_BIAS_LOOP'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.647 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_BIAS_LOOP -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_BIAS_LOOP 
Execute       gen_rtl layer2_Pipeline_BIAS_LOOP -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_BIAS_LOOP 
Execute       syn_report -csynth -model layer2_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_BIAS_LOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer2_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_BIAS_LOOP_csynth.xml 
Execute       syn_report -verbosereport -model layer2_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model layer2_Pipeline_BIAS_LOOP -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.adb 
Execute       db_write -model layer2_Pipeline_BIAS_LOOP -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_BIAS_LOOP -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.647 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.37 sec.
Execute       syn_report -rtlxml -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Command       syn_report done; 0.19 sec.
Execute       syn_report -verbosereport -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.47 sec.
Execute       db_write -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Command       db_write done; 0.31 sec.
Execute       db_write -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.647 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       gen_rtl layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       syn_report -csynth -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.xml 
Execute       syn_report -verbosereport -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.adb 
Execute       db_write -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv.1 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_1' pipeline 'KH_KW_OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_1' is 8401 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_29ns_29_4_1': 111 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15ns_16s_29_4_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_15_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
Command       create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.647 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_conv_1 
Execute       gen_rtl conv.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_conv_1 
Execute       syn_report -csynth -model conv.1 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.67 sec.
Execute       syn_report -rtlxml -model conv.1 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_1_csynth.xml 
Command       syn_report done; 0.33 sec.
Execute       syn_report -verbosereport -model conv.1 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.2 sec.
Execute       db_write -model conv.1 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.adb 
Command       db_write done; 0.49 sec.
Execute       db_write -model conv.1 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info conv.1 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_1608_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.48 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.61 seconds; current allocated memory: 1.724 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute       syn_report -verbosereport -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.15 sec.
Execute       db_write -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_in_buf_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_wt_buf_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_bias_buf_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_out_buf_V_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.787 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2 
Execute       gen_rtl layer2 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2 
Execute       syn_report -csynth -model layer2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model layer2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_csynth.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model layer2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.91 sec.
Execute       db_write -model layer2 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model layer2 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_BIAS_LOOP -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_BIAS_LOOP'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.787 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_BIAS_LOOP -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_BIAS_LOOP 
Execute       gen_rtl layer3_Pipeline_BIAS_LOOP -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_BIAS_LOOP 
Execute       syn_report -csynth -model layer3_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_BIAS_LOOP_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer3_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_BIAS_LOOP_csynth.xml 
Execute       syn_report -verbosereport -model layer3_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model layer3_Pipeline_BIAS_LOOP -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.adb 
Execute       db_write -model layer3_Pipeline_BIAS_LOOP -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_BIAS_LOOP -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.787 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute       syn_report -verbosereport -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv' pipeline 'OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv' is 8370 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_15ns_16s_29ns_29_4_1': 110 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15ns_16s_29_4_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
Command       create_rtl_model done; 0.7 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.787 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_conv 
Execute       gen_rtl conv -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_conv 
Execute       syn_report -csynth -model conv -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.59 sec.
Execute       syn_report -rtlxml -model conv -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_csynth.xml 
Command       syn_report done; 0.28 sec.
Execute       syn_report -verbosereport -model conv -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.94 sec.
Execute       db_write -model conv -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.adb 
Command       db_write done; 0.42 sec.
Execute       db_write -model conv -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info conv -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_1608_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.11 seconds; current allocated memory: 1.849 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute       syn_report -verbosereport -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' pipeline 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_14ns_23_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_15ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.849 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       gen_rtl layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       syn_report -csynth -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_csynth.xml 
Execute       syn_report -verbosereport -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.26 sec.
Execute       db_write -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.adb 
Execute       db_write -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer3_conv_in_buf_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer3_conv_bias_buf_V_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.849 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3 
Execute       gen_rtl layer3 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3 
Execute       syn_report -csynth -model layer3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.23 sec.
Execute       syn_report -rtlxml -model layer3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_csynth.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model layer3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.76 sec.
Execute       db_write -model layer3 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model layer3 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top -top_prefix  -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights_1', 'layer_bias_1', 'layer_weights_2', 'layer_bias_2', 'layer_weights_3', 'layer_bias_3', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer1_fm_buf_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_conv_in_buf_V_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.912 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top 
Command       gen_rtl done; 0.24 sec.
Execute       gen_rtl layer_top -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top 
Command       gen_rtl done; 0.13 sec.
Execute       syn_report -csynth -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_csynth.xml 
Command       syn_report done; 0.11 sec.
Execute       syn_report -verbosereport -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 2.1 sec.
Execute       db_write -model layer_top -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.adb 
Command       db_write done; 0.15 sec.
Execute       db_write -model layer_top -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top 
Execute       export_constraint_db -f -tool general -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.constraint.tcl 
Execute       syn_report -designview -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.design.xml 
Command       syn_report done; 3.1 sec.
Execute       syn_report -csynthDesign -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.protoinst 
Execute       sc_get_clocks layer_top 
Execute       sc_get_portdomain layer_top 
INFO-FLOW: Model list for RTL component generation: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Handling components in module [layer_top_Pipeline_BIAS_LOOP] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Found component layer_top_mul_mul_16s_16s_29_4_1.
INFO-FLOW: Append model layer_top_mul_mul_16s_16s_29_4_1
INFO-FLOW: Found component layer_top_mac_muladd_16s_16s_29ns_29_4_1.
INFO-FLOW: Append model layer_top_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_mux_1608_16_1_1.
INFO-FLOW: Append model layer_top_mux_1608_16_1_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_BIAS_LOOP] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component layer_top_mux_32_15_1_1.
INFO-FLOW: Append model layer_top_mux_32_15_1_1
INFO-FLOW: Found component layer_top_mul_mul_15ns_16s_29_4_1.
INFO-FLOW: Append model layer_top_mul_mul_15ns_16s_29_4_1
INFO-FLOW: Found component layer_top_mac_muladd_15ns_16s_29ns_29_4_1.
INFO-FLOW: Append model layer_top_mac_muladd_15ns_16s_29ns_29_4_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.compgen.tcl 
INFO-FLOW: Found component layer_top_layer2_conv_in_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer2_conv_wt_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer2_conv_bias_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_bias_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer2_conv_out_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [layer3_Pipeline_BIAS_LOOP] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.compgen.tcl 
INFO-FLOW: Found component layer_top_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component layer_top_mul_mul_10ns_14ns_23_4_1.
INFO-FLOW: Append model layer_top_mul_mul_10ns_14ns_23_4_1
INFO-FLOW: Found component layer_top_mul_mul_10ns_15ns_25_4_1.
INFO-FLOW: Append model layer_top_mul_mul_10ns_15ns_25_4_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.compgen.tcl 
INFO-FLOW: Found component layer_top_layer3_conv_in_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer3_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer3_conv_bias_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer3_conv_bias_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [layer_top] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.tcl 
INFO-FLOW: Found component layer_top_layer1_fm_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer1_fm_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_conv_in_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_fm_m_axi.
INFO-FLOW: Append model layer_top_fm_m_axi
INFO-FLOW: Found component layer_top_wt_m_axi.
INFO-FLOW: Append model layer_top_wt_m_axi
INFO-FLOW: Found component layer_top_control_s_axi.
INFO-FLOW: Append model layer_top_control_s_axi
INFO-FLOW: Append model layer_top_Pipeline_BIAS_LOOP
INFO-FLOW: Append model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer2_Pipeline_BIAS_LOOP
INFO-FLOW: Append model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer2
INFO-FLOW: Append model layer3_Pipeline_BIAS_LOOP
INFO-FLOW: Append model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model conv
INFO-FLOW: Append model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
INFO-FLOW: Append model layer3
INFO-FLOW: Append model layer_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_mul_mul_16s_16s_29_4_1 layer_top_mac_muladd_16s_16s_29ns_29_4_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_mux_1608_16_1_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_mux_32_15_1_1 layer_top_mul_mul_15ns_16s_29_4_1 layer_top_mac_muladd_15ns_16s_29ns_29_4_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_layer2_conv_in_buf_V_RAM_AUTO_1R1W layer_top_layer2_conv_wt_buf_V_RAM_AUTO_1R1W layer_top_layer2_conv_bias_buf_V_RAM_AUTO_1R1W layer_top_layer2_conv_out_buf_V_RAM_AUTO_1R1W layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_dcmp_64ns_64ns_1_2_no_dsp_1 layer_top_mul_mul_10ns_14ns_23_4_1 layer_top_mul_mul_10ns_15ns_25_4_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_layer3_conv_in_buf_V_RAM_AUTO_1R1W layer_top_layer3_conv_bias_buf_V_RAM_AUTO_1R1W layer_top_layer1_fm_buf_V_RAM_AUTO_1R1W layer_top_conv_in_buf_V_RAM_AUTO_1R1W layer_top_fm_m_axi layer_top_wt_m_axi layer_top_control_s_axi layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv_2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv_1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Generating /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_mul_mul_16s_16s_29_4_1
INFO-FLOW: To file: write model layer_top_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_mux_1608_16_1_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_mux_32_15_1_1
INFO-FLOW: To file: write model layer_top_mul_mul_15ns_16s_29_4_1
INFO-FLOW: To file: write model layer_top_mac_muladd_15ns_16s_29ns_29_4_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_layer2_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer2_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer2_conv_bias_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer2_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model layer_top_mul_mul_10ns_14ns_23_4_1
INFO-FLOW: To file: write model layer_top_mul_mul_10ns_15ns_25_4_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_layer3_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer3_conv_bias_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer1_fm_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_fm_m_axi
INFO-FLOW: To file: write model layer_top_wt_m_axi
INFO-FLOW: To file: write model layer_top_control_s_axi
INFO-FLOW: To file: write model layer_top_Pipeline_BIAS_LOOP
INFO-FLOW: To file: write model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer2_Pipeline_BIAS_LOOP
INFO-FLOW: To file: write model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer2
INFO-FLOW: To file: write model layer3_Pipeline_BIAS_LOOP
INFO-FLOW: To file: write model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model conv
INFO-FLOW: To file: write model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
INFO-FLOW: To file: write model layer3
INFO-FLOW: To file: write model layer_top
INFO-FLOW: Generating /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/vlog' tclDir='/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db' modelList='layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mul_mul_16s_16s_29_4_1
layer_top_mac_muladd_16s_16s_29ns_29_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_1608_16_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_32_15_1_1
layer_top_mul_mul_15ns_16s_29_4_1
layer_top_mac_muladd_15ns_16s_29ns_29_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer2_conv_in_buf_V_RAM_AUTO_1R1W
layer_top_layer2_conv_wt_buf_V_RAM_AUTO_1R1W
layer_top_layer2_conv_bias_buf_V_RAM_AUTO_1R1W
layer_top_layer2_conv_out_buf_V_RAM_AUTO_1R1W
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
layer_top_mul_mul_10ns_14ns_23_4_1
layer_top_mul_mul_10ns_15ns_25_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer3_conv_in_buf_V_RAM_AUTO_1R1W
layer_top_layer3_conv_bias_buf_V_RAM_AUTO_1R1W
layer_top_layer1_fm_buf_V_RAM_AUTO_1R1W
layer_top_conv_in_buf_V_RAM_AUTO_1R1W
layer_top_fm_m_axi
layer_top_wt_m_axi
layer_top_control_s_axi
layer_top_Pipeline_BIAS_LOOP
layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv_2
layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2_Pipeline_BIAS_LOOP
layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
conv_1
layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2
layer3_Pipeline_BIAS_LOOP
layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv
layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
layer3
layer_top
' expOnly='0'
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.6 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.87 seconds; current allocated memory: 1.912 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='layer_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mul_mul_16s_16s_29_4_1
layer_top_mac_muladd_16s_16s_29ns_29_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_1608_16_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_32_15_1_1
layer_top_mul_mul_15ns_16s_29_4_1
layer_top_mac_muladd_15ns_16s_29ns_29_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer2_conv_in_buf_V_RAM_AUTO_1R1W
layer_top_layer2_conv_wt_buf_V_RAM_AUTO_1R1W
layer_top_layer2_conv_bias_buf_V_RAM_AUTO_1R1W
layer_top_layer2_conv_out_buf_V_RAM_AUTO_1R1W
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
layer_top_mul_mul_10ns_14ns_23_4_1
layer_top_mul_mul_10ns_15ns_25_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer3_conv_in_buf_V_RAM_AUTO_1R1W
layer_top_layer3_conv_bias_buf_V_RAM_AUTO_1R1W
layer_top_layer1_fm_buf_V_RAM_AUTO_1R1W
layer_top_conv_in_buf_V_RAM_AUTO_1R1W
layer_top_fm_m_axi
layer_top_wt_m_axi
layer_top_control_s_axi
layer_top_Pipeline_BIAS_LOOP
layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv_2
layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2_Pipeline_BIAS_LOOP
layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
conv_1
layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2
layer3_Pipeline_BIAS_LOOP
layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv
layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
layer3
layer_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.constraint.tcl 
Execute       sc_get_clocks layer_top 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/impl/misc/layer_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE layer_top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fm_m_axi_U SOURCE {} VARIABLE {} MODULE layer_top LOOP {} BUNDLEDNAME fm DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME wt_m_axi_U SOURCE {} VARIABLE {} MODULE layer_top LOOP {} BUNDLEDNAME wt DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST layer_top MODULE2INSTS {layer_top layer_top layer_top_Pipeline_BIAS_LOOP grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 layer2 grp_layer2_fu_1547 layer2_Pipeline_BIAS_LOOP grp_layer2_Pipeline_BIAS_LOOP_fu_1455 layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 conv_1 grp_conv_1_fu_1641 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969 layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 conv_2 grp_conv_2_fu_1726 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 layer3 grp_layer3_fu_2222 layer3_Pipeline_BIAS_LOOP grp_layer3_Pipeline_BIAS_LOOP_fu_1486 layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 conv grp_conv_fu_1662 layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157} INST2MODULE {layer_top layer_top grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 layer_top_Pipeline_BIAS_LOOP grp_layer2_fu_1547 layer2 grp_layer2_Pipeline_BIAS_LOOP_fu_1455 layer2_Pipeline_BIAS_LOOP grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_conv_1_fu_1641 conv_1 grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_conv_2_fu_1726 conv_2 grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer3_fu_2222 layer3 grp_layer3_Pipeline_BIAS_LOOP_fu_1486 layer3_Pipeline_BIAS_LOOP grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_conv_fu_1662 conv grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157 layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3} INSTDATA {layer_top {DEPTH 1 CHILDREN {grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 grp_layer2_fu_1547 grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 grp_conv_2_fu_1726 grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 grp_layer3_fu_2222}} grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 {DEPTH 2 CHILDREN {}} grp_layer2_fu_1547 {DEPTH 2 CHILDREN {grp_layer2_Pipeline_BIAS_LOOP_fu_1455 grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 grp_conv_1_fu_1641 grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969}} grp_layer2_Pipeline_BIAS_LOOP_fu_1455 {DEPTH 3 CHILDREN {}} grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 {DEPTH 3 CHILDREN {}} grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 {DEPTH 3 CHILDREN {}} grp_conv_1_fu_1641 {DEPTH 3 CHILDREN {}} grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969 {DEPTH 3 CHILDREN {}} grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 {DEPTH 2 CHILDREN {}} grp_conv_2_fu_1726 {DEPTH 2 CHILDREN {}} grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 {DEPTH 2 CHILDREN {}} grp_layer3_fu_2222 {DEPTH 2 CHILDREN {grp_layer3_Pipeline_BIAS_LOOP_fu_1486 grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 grp_conv_fu_1662 grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157}} grp_layer3_Pipeline_BIAS_LOOP_fu_1486 {DEPTH 3 CHILDREN {}} grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 {DEPTH 3 CHILDREN {}} grp_conv_fu_1662 {DEPTH 3 CHILDREN {}} grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 {DEPTH 3 CHILDREN {}} grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157 {DEPTH 3 CHILDREN {}}} MODULEDATA {layer_top_Pipeline_BIAS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_102_p2 SOURCE vhls_src/layer1_utils.cpp:89 VARIABLE add_ln89 LOOP BIAS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_2831_p2 SOURCE vhls_src/layer1_utils.cpp:30 VARIABLE add_ln30_1 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_2848_p2 SOURCE vhls_src/layer1_utils.cpp:30 VARIABLE add_ln30 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_3040_p2 SOURCE vhls_src/layer1_utils.cpp:33 VARIABLE add_ln33 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_6614_p2 SOURCE vhls_src/layer1_layer1.cpp:142 VARIABLE add_ln142 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U166 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U167 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_1 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U168 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_2 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U169 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_3 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U170 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_4 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U171 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_5 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U172 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_6 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U173 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_7 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U174 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_8 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U175 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_9 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U176 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_10 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U177 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_11 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U178 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_12 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U179 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_13 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U180 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_14 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U181 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_15 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U182 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_16 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U183 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_17 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U184 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_18 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U185 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_19 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U186 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_20 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U187 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_21 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U188 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_22 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U189 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_23 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U190 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_24 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U191 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_25 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U192 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_26 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U193 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_27 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U194 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_28 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U195 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_29 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U196 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_30 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U197 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_31 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U198 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_32 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U199 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_33 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U200 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_34 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U201 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_35 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U202 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_36 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U203 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_37 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U204 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_38 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U205 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_39 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U206 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_40 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U207 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_41 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U208 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_42 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U209 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_43 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U210 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_44 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U211 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_45 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U212 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_46 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U213 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_47 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U214 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_48 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U215 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_49 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_8874_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_1_fu_8897_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_1 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_2_fu_8920_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_2 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_3_fu_8943_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_3 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_8966_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_4 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_5_fu_8989_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_5 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_9012_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_6 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_7_fu_9035_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_7 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_8_fu_9058_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_8 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_9_fu_9081_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_9 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_9104_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_10 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_11_fu_9127_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_11 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_9150_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_12 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_13_fu_9173_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_13 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_14_fu_9196_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_14 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_9219_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_15 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_16_fu_9242_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_16 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_9265_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_17 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_9288_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_18 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_19_fu_9311_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_19 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_20_fu_9334_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_20 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_21_fu_9357_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_21 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_22_fu_9380_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_22 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_9403_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_9426_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_24 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_9449_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_25 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_9472_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_26 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_27_fu_9495_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_27 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_28_fu_9518_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_28 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_9541_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_29 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_30_fu_9564_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_30 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_31_fu_9587_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_9610_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_32 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_9633_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_9656_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_34 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_9679_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_36_fu_9702_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_36 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_37_fu_9725_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_37 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_38_fu_9748_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_38 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_39_fu_9771_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_39 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_40_fu_9794_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_40 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_9817_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_42_fu_9840_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_43_fu_9863_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_43 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_9886_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_45_fu_9909_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_45 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_9932_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_47_fu_9955_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_47 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_48_fu_9978_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_48 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_49_fu_10001_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_49 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U216 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U216 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_50 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U217 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_1 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U217 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_51 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U218 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_2 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U218 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_52 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U219 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_3 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U219 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_53 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U220 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_4 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U220 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_54 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U221 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_5 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U221 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_55 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U222 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_6 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U222 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_56 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U223 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_7 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U223 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_57 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U224 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_8 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U224 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_58 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U225 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_9 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U225 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_59 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U226 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_10 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U226 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_60 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U227 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_11 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U227 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_61 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U228 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_12 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U228 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_62 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U229 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_13 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U229 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_63 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U230 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_14 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U230 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_64 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U231 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_15 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U231 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_65 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U232 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_16 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U232 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_66 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U233 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_17 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U233 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_67 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U234 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_18 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U234 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_68 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U235 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_19 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U235 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_69 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U236 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_20 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U236 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_70 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U237 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_21 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U237 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_71 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U238 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_22 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U238 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_72 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U239 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_23 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U239 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_73 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U240 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_24 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U240 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_74 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U241 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_25 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U241 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_75 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U242 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_26 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U242 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_76 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_27 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_77 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_28 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_78 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_29 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_79 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_30 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_80 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_31 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_81 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_32 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_82 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_33 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_83 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_34 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_84 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_35 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_85 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_36 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_86 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_37 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_87 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U254 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_38 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U254 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_88 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U255 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_39 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U255 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_89 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U256 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_40 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U256 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_90 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U257 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_41 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U257 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_91 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U258 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_42 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U258 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_92 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U259 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_43 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U259 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_93 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U260 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_44 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U260 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_94 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U261 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_45 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U261 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_95 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U262 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_46 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U262 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_96 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U263 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_47 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U263 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_97 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U264 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_48 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U264 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U265 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_49 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U265 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U266 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_50 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U266 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U267 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_51 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U267 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U268 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_52 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U268 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U269 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_53 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U269 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U270 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_54 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U270 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U271 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_55 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U271 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U272 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_56 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U272 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U273 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_57 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U273 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U274 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_58 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U274 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U275 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_59 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U275 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U276 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_60 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U276 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_110 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U277 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_61 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U277 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_111 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U278 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_62 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U278 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_112 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U279 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_63 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U279 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_113 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U280 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_64 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U280 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_114 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U281 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_65 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U281 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_115 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U282 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_66 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U282 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_116 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U283 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_67 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U283 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_117 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U284 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_68 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U284 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_118 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U285 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_69 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U285 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_119 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U286 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_70 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U286 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_120 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U287 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_71 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U287 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_121 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U288 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_72 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U288 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_122 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U289 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_73 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U289 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_123 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U290 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_74 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U290 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_124 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U291 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_75 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U291 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_125 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U292 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_76 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U292 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_126 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U293 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_77 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U293 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_127 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U294 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_78 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U294 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_128 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U295 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_79 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U295 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_129 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U296 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_80 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U296 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_130 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U297 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_81 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U297 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_131 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U298 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_82 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U298 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_132 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U299 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_83 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U299 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_133 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U300 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_84 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U300 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_134 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U301 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_85 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U301 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_135 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U302 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_86 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U302 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_136 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U303 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_87 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U303 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_137 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U304 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_88 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U304 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_138 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U305 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_89 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U305 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_139 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U306 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_90 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U306 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_140 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U307 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_91 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U307 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_141 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U308 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_92 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U308 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_142 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U309 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_93 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U309 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_143 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U310 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_94 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U310 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_144 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U311 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_95 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U311 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_145 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U312 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_96 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U312 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_146 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U313 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_97 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U313 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_147 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U314 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U314 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_148 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U315 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U315 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_149 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U316 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U316 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_150 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U317 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U317 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_151 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U318 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U318 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_152 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U319 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U319 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_153 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U320 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U320 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_154 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U321 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U321 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_155 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U322 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U322 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_156 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U323 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U323 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_157 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U324 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U324 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_158 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U325 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U325 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_159 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U326 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U327 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_1 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U328 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_2 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U329 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_3 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U330 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_4 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U331 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_5 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U332 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_6 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U333 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_7 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U334 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_8 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U335 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_9 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U336 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_10 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U337 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_11 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U338 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_12 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U339 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_13 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U340 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_14 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U341 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_15 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U342 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_16 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U343 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_17 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U344 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_18 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U345 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_19 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U346 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_20 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U347 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_21 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U348 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_22 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U349 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_23 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U350 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_24 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U351 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_25 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U352 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_26 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U353 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_27 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U354 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_28 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U355 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_29 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U356 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_30 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U357 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_31 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U358 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_32 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U359 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_33 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U360 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_34 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U361 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_35 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U362 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_36 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U363 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_37 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U364 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_38 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U365 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_39 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U366 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_40 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U367 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_41 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U368 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_42 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U369 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_43 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U370 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_44 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U371 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_45 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U372 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_46 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U373 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_47 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U374 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_48 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U375 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_49 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U376 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_50 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U377 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_51 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U378 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_52 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U379 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_53 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U380 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_54 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U381 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_55 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U382 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_56 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U383 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_57 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U384 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_58 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U385 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_59 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U386 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_60 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U387 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_61 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U388 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_62 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U389 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_63 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U390 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_64 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U391 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_65 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U392 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_66 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U393 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_67 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U394 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_68 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U395 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_69 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U396 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_70 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U397 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_71 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U398 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_72 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U399 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_73 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U400 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_74 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U401 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_75 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U402 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_76 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U403 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_77 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U404 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_78 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U405 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_79 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U406 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_80 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U407 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_81 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U408 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_82 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U409 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_83 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U410 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_84 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U411 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_85 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U412 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_86 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U413 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_87 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U414 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_88 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U415 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_89 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U416 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_90 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U417 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_91 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U418 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_92 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U419 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_93 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U420 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_94 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U421 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_95 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U422 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_96 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U423 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_97 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U424 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U425 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U426 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U427 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U428 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U429 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U430 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U431 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U432 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U433 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U434 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16s_29_4_1_U435 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 270 BRAM 0 URAM 0}} layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_2533_p2 SOURCE vhls_src/layer1_utils.cpp:115 VARIABLE add_ln115_1 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_2545_p2 SOURCE vhls_src/layer1_utils.cpp:115 VARIABLE add_ln115 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_2761_p2 SOURCE vhls_src/layer1_utils.cpp:130 VARIABLE add_ln130 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_V_fu_3135_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE temp_V LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_3140_p2 SOURCE vhls_src/layer1_utils.cpp:112 VARIABLE add_ln112 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_2737_p2 SOURCE vhls_src/layer1_utils.cpp:118 VARIABLE add_ln118 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2_Pipeline_BIAS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_100_p2 SOURCE vhls_src/layer2_utils.cpp:90 VARIABLE add_ln90 LOOP BIAS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_5779_p2 SOURCE vhls_src/layer2_utils.cpp:31 VARIABLE add_ln31_3 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_5791_p2 SOURCE vhls_src/layer2_utils.cpp:31 VARIABLE add_ln31 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_5863_p2 SOURCE vhls_src/layer2_utils.cpp:31 VARIABLE add_ln31_2 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_5873_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54_3 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_4_fu_5903_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54_4 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_5933_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_5943_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54_5 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_5954_p2 SOURCE vhls_src/layer2_utils.cpp:34 VARIABLE add_ln34 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_128_p2 SOURCE vhls_src/layer2_utils.cpp:73 VARIABLE add_ln73_1 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_145_p2 SOURCE vhls_src/layer2_utils.cpp:73 VARIABLE add_ln73 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_206_p2 SOURCE vhls_src/layer2_utils.cpp:76 VARIABLE add_ln76 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_3_fu_6738_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE add_ln137_3 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_6747_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE add_ln137 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_58_fu_6779_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE empty_58 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next804_fu_6855_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE indvars_iv_next804 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_7096_p2 SOURCE vhls_src/layer2_layer2.cpp:140 VARIABLE empty_61 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1256 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1257 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_50 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1258 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_51 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1259 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_52 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1260 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_53 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1261 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_54 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1262 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_55 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1263 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_56 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1264 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_57 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1265 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_58 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1266 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_59 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1267 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_60 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1268 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_61 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1269 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_62 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1270 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_63 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1271 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_64 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1272 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_65 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1273 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_66 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1274 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_67 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1275 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_68 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1276 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_69 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1277 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_70 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1278 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_71 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1279 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_72 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1280 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_73 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1281 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_74 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1282 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_75 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1283 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_76 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1284 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_77 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1285 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_78 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1286 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_79 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1287 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_80 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1288 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_81 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1289 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_82 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1290 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_83 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1291 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_84 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1292 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_85 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1293 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_86 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1294 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_87 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1295 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_88 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1296 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_89 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1297 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_90 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1298 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_91 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1299 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_92 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1300 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_93 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1301 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_94 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1302 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_95 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1303 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_96 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1304 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_97 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1305 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1306 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_110 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1307 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_111 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1308 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_112 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1309 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_113 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1310 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_114 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1311 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_115 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1312 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_116 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1313 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_117 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1314 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_118 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1315 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_119 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1316 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_120 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1317 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_121 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1318 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_122 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1319 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_123 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1320 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_124 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1321 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_125 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1322 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_126 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1323 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_127 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1324 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_128 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1325 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_129 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1326 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_130 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1327 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_131 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1328 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_132 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1329 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_133 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1330 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_134 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1331 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_135 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1332 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_136 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1333 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_137 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1334 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_138 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1335 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_139 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1336 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_140 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1337 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_141 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1338 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_142 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1339 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_143 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1340 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_144 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1341 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_145 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1342 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_146 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1343 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_147 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1344 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_148 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1345 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_149 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1346 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_150 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1347 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_151 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1348 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_152 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1349 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_153 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1350 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_154 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1351 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_155 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1352 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_156 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1353 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_157 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1354 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_158 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1355 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_159 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1356 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_160 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1357 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_161 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1358 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_162 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1359 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_163 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1360 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_164 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1361 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_165 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1362 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_166 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1363 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_167 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1364 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_168 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1365 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_169 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1366 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_170 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1367 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_171 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1368 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_172 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1369 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_173 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1370 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_174 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1371 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_175 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1372 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_176 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1373 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_177 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1374 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_178 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1375 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_179 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1376 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_180 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1377 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_181 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1378 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_182 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1379 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_183 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1380 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_184 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1381 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_185 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1382 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_186 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1383 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_187 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1384 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_188 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1385 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_189 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1386 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_190 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1387 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_191 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1388 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_192 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1389 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_193 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1390 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_194 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1391 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_195 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1392 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_196 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1393 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_197 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1394 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_198 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1395 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_199 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1396 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_200 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1397 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_201 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1398 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_202 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1399 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_203 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1400 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_204 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1401 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_205 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1402 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_206 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1403 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_207 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1404 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_208 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1405 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_209 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1406 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_210 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1407 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_211 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1408 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_212 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1409 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_213 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1410 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_214 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1411 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_215 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1412 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_216 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1413 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_217 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1414 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_218 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U1415 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_219 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_12611_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_160_fu_12634_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_160 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_161_fu_12657_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_161 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_162_fu_12680_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_162 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_163_fu_12703_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_163 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_164_fu_12726_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_164 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_165_fu_12749_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_165 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_166_fu_12772_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_166 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_167_fu_12795_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_167 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_168_fu_12818_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_168 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_169_fu_12841_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_169 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_170_fu_12864_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_170 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_171_fu_12887_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_171 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_172_fu_12910_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_172 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_173_fu_12933_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_173 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_174_fu_12956_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_174 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_175_fu_12979_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_175 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_176_fu_13002_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_176 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_177_fu_13025_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_177 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_178_fu_13048_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_178 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_179_fu_13071_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_179 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_180_fu_13094_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_180 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_181_fu_13117_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_181 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_182_fu_13140_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_182 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_183_fu_13163_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_183 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_184_fu_13186_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_184 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_185_fu_13209_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_185 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_186_fu_13232_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_186 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_187_fu_13255_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_187 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_188_fu_13278_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_188 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_189_fu_13301_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_189 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_190_fu_13324_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_190 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_191_fu_13347_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_191 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_192_fu_13370_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_192 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_193_fu_13393_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_193 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_194_fu_13416_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_194 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_195_fu_13439_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_195 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_196_fu_13462_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_196 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_197_fu_13485_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_197 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_198_fu_13508_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_198 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_199_fu_13531_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_199 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_200_fu_13554_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_200 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_201_fu_13577_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_201 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_202_fu_13600_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_202 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_203_fu_13623_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_203 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_204_fu_13646_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_204 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_205_fu_13669_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_205 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_206_fu_13692_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_206 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_207_fu_13715_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_207 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1416 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1416 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_208 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1417 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_110 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1417 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_209 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1418 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_111 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1418 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_210 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1419 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_112 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1419 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_211 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1420 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_113 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1420 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_212 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1421 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_114 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1421 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_213 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1422 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_115 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1422 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_214 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1423 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_116 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1423 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_215 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1424 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_117 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1424 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_216 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1425 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_118 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1425 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_217 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1426 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_119 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1426 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_218 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1427 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_120 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1427 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_219 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1428 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_121 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1428 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_220 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1429 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_122 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1429 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_221 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1430 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_123 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1430 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_222 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1431 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_124 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1431 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_223 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1432 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_125 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1432 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_224 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1433 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_126 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1433 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_225 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1434 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_127 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1434 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_226 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1435 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_128 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1435 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_227 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1436 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_129 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1436 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_228 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1437 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_130 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1437 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_229 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1438 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_131 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1438 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_230 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1439 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_132 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1439 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_231 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1440 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_133 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1440 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_232 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1441 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_134 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1441 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_233 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1442 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_135 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1442 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_234 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1443 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_136 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1443 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_235 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1444 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_137 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1444 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_236 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1445 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_138 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1445 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_237 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1446 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_139 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1446 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_238 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1447 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_140 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1447 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_239 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1448 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_141 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1448 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_240 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1449 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_142 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1449 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_241 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1450 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_143 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1450 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_242 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1451 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_144 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1451 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_243 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1452 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_145 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1452 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_244 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1453 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_146 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1453 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_245 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1454 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_147 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1454 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_246 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1455 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_148 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1455 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_247 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1456 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_149 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1456 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_248 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1457 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_150 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1457 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_249 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1458 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_151 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1458 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_250 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1459 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_152 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1459 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_251 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1460 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_153 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1460 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_252 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1461 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_154 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1461 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_253 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1462 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_155 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1462 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_254 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1463 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_156 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1463 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_255 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1464 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_157 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1464 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_256 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1465 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_158 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1465 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_257 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1466 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_159 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1466 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_258 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1467 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_160 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1467 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_259 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1468 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_161 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1468 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_260 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1469 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_162 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1469 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_261 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1470 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_163 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1470 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_262 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1471 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_164 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1471 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_263 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1472 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_165 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1472 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_264 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1473 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_166 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1473 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_265 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1474 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_167 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1474 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_266 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1475 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_168 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1475 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_267 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1476 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_169 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1476 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_268 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1477 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_170 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1477 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_269 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1478 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_171 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1478 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_270 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1479 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_172 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1479 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_271 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1480 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_173 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1480 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_272 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1481 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_174 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1481 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_273 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1482 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_175 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1482 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_274 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1483 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_176 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1483 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_275 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1484 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_177 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1484 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_276 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1485 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_178 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1485 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_277 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1486 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_179 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1486 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_278 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1487 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_180 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1487 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_279 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1488 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_181 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1488 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_280 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1489 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_182 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1489 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_281 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1490 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_183 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1490 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_282 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1491 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_184 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1491 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_283 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1492 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_185 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1492 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_284 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1493 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_186 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1493 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_285 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1494 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_187 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1494 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_286 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1495 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_188 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1495 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_287 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1496 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_189 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1496 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_288 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1497 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_190 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1497 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_289 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1498 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_191 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1498 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_290 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1499 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_192 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1499 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_291 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1500 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_193 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1500 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_292 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1501 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_194 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1501 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_293 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1502 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_195 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1502 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_294 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1503 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_196 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1503 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_295 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1504 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_197 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1504 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_296 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1505 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_198 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1505 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_297 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1506 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_199 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1506 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_298 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1507 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_200 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1507 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_299 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1508 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_201 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1508 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_300 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1509 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_202 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1509 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_301 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1510 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_203 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1510 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_302 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1511 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_204 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1511 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_303 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1512 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_205 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1512 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_304 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1513 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_206 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1513 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_305 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1514 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_207 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1514 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_306 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1515 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_208 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1515 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_307 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1516 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_209 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1516 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_308 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1517 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_210 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1517 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_309 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1518 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_211 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1518 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_310 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1519 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_212 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1519 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_311 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1520 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_213 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1520 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_312 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1521 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_214 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1521 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_313 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1522 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_215 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1522 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_314 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1523 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_216 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1523 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_315 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1524 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_217 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1524 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_316 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1525 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_218 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1525 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_317 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1526 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_219 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U1526 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_318 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_7334_p2 SOURCE vhls_src/layer2_layer2.cpp:143 VARIABLE add_ln143 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_7340_p2 SOURCE vhls_src/layer2_layer2.cpp:140 VARIABLE add_ln140 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 271 BRAM 0 URAM 0}} layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_2_fu_2533_p2 SOURCE vhls_src/layer2_utils.cpp:116 VARIABLE add_ln116_2 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_2545_p2 SOURCE vhls_src/layer2_utils.cpp:116 VARIABLE add_ln116 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_2761_p2 SOURCE vhls_src/layer2_utils.cpp:131 VARIABLE add_ln131 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_V_fu_3135_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE temp_V LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_3140_p2 SOURCE vhls_src/layer2_utils.cpp:113 VARIABLE add_ln113 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_2737_p2 SOURCE vhls_src/layer2_utils.cpp:119 VARIABLE add_ln119 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_319_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_320_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_321_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_322_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_323_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_324_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_325_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_326_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_327_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_328_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_329_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_330_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_331_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_332_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_333_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_334_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_335_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_336_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_337_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_338_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_339_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_340_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_341_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_342_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_343_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_344_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_345_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_346_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_347_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_348_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_349_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_350_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_351_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_352_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_353_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_354_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_355_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_356_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_357_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_358_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_359_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_360_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_361_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_362_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_363_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_364_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_365_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_366_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_367_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_368_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_369_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_370_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_371_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_372_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_373_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_374_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_375_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_376_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_377_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_378_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_379_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_380_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_381_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_382_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_383_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_384_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_385_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_386_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_387_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_388_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_389_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_390_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_391_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_392_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_393_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_394_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_395_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_396_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_397_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_398_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_399_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_400_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_401_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_402_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_403_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_404_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_405_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_406_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_407_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_408_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_409_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_410_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_411_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_412_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_413_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_414_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_415_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_416_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_417_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_418_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_419_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_420_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_421_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_422_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_423_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_424_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_425_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_426_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_427_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_428_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_429_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_430_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_431_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_432_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_433_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_434_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_435_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_436_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_437_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_438_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_439_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_440_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_441_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_442_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_443_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_444_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_445_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_446_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_447_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_448_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_449_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_450_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_451_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_452_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_453_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_454_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_455_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_456_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_457_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_458_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_459_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_460_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_461_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_462_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_463_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_464_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_465_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_466_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_467_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_468_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_469_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_470_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_471_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_472_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_473_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_474_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_475_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_476_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_477_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_478_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_479_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_V_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_V_U SOURCE vhls_src/layer2_layer2.cpp:45 VARIABLE conv_wt_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_bias_buf_V_U SOURCE vhls_src/layer2_layer2.cpp:48 VARIABLE conv_bias_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_319_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_320_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_321_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_322_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_323_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_324_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_325_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_326_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_327_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_328_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_329_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_330_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_331_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_332_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_333_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_334_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_335_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_336_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_337_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_338_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_339_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_340_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_341_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_342_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_343_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_344_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_345_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_346_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_347_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_348_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_349_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_350_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_351_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_352_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_353_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_354_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_355_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_356_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_357_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_358_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_359_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_360_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_361_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_362_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_363_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_364_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_365_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_366_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_367_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_368_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_369_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_370_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_371_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_372_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_373_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_374_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_375_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_376_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_377_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_378_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_379_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_380_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_381_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_382_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_383_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_384_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_385_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_386_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_387_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_388_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_389_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_390_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_391_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_392_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_393_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_394_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_395_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_396_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_397_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_398_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_399_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_400_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_401_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_402_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_403_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_404_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_405_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_406_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_407_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_408_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_409_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_410_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_411_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_412_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_413_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_414_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_415_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_416_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_417_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_418_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_419_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_420_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_421_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_422_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_423_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_424_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_425_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_426_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_427_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_428_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_429_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_430_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_431_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_432_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_433_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_434_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_435_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_436_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_437_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_438_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_439_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_440_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_441_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_442_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_443_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_444_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_445_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_446_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_447_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_448_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_449_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_450_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_451_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_452_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_453_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_454_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_455_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_456_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_457_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_458_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_459_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_460_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_461_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_462_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_463_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_464_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_465_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_466_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_467_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_468_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_469_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_470_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_471_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_472_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_473_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_474_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_475_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_476_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_477_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_V_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_2197_p2 SOURCE vhls_src/layer2_layer2.cpp:75 VARIABLE add_ln75_1 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_2209_p2 SOURCE vhls_src/layer2_layer2.cpp:75 VARIABLE add_ln75 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_2219_p2 SOURCE vhls_src/layer2_layer2.cpp:78 VARIABLE add_ln78_1 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_2231_p2 SOURCE vhls_src/layer2_layer2.cpp:78 VARIABLE add_ln78 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 271 BRAM 323 URAM 0}} layer3_Pipeline_BIAS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_100_p2 SOURCE vhls_src/layer3_utils.cpp:90 VARIABLE add_ln90 LOOP BIAS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_2979_p2 SOURCE vhls_src/layer3_utils.cpp:31 VARIABLE add_ln31_1 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_2991_p2 SOURCE vhls_src/layer3_utils.cpp:31 VARIABLE add_ln31 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_3023_p2 SOURCE vhls_src/layer3_utils.cpp:54 VARIABLE add_ln54 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_3070_p2 SOURCE vhls_src/layer3_utils.cpp:34 VARIABLE add_ln34 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_6612_p2 SOURCE vhls_src/layer3_layer3.cpp:138 VARIABLE add_ln138 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2193 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2194 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2195 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2196 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2197 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2198 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2199 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2200 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2201 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2202 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2203 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2204 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2205 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2206 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_110 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2207 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_111 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2208 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_112 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2209 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_113 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2210 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_114 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2211 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_115 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2212 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_116 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2213 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_117 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2214 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_118 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2215 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_119 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2216 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_120 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2217 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_121 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2218 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_122 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2219 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_123 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2220 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_124 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2221 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_125 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2222 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_126 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2223 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_127 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2224 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_128 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2225 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_129 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2226 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_130 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2227 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_131 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2228 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_132 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2229 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_133 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2230 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_134 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2231 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_135 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2232 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_136 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2233 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_137 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2234 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_138 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2235 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_139 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2236 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_140 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2237 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_141 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2238 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_142 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2239 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_143 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2240 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_144 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2241 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_145 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2242 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE mul_ln1271_146 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_8872_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_319_fu_8895_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_319 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_320_fu_8918_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_320 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_321_fu_8941_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_321 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_322_fu_8964_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_322 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_323_fu_8987_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_323 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_324_fu_9010_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_324 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_325_fu_9033_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_325 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_326_fu_9056_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_326 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_327_fu_9079_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_327 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_328_fu_9102_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_328 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_329_fu_9125_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_329 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_330_fu_9148_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_330 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_331_fu_9171_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_331 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_332_fu_9194_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_332 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_333_fu_9217_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_333 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_334_fu_9240_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_334 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_335_fu_9263_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_335 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_336_fu_9286_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_336 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_337_fu_9309_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_337 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_338_fu_9332_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_338 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_339_fu_9355_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_339 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_340_fu_9378_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_340 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_341_fu_9401_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_341 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_342_fu_9424_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_342 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_343_fu_9447_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_343 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_344_fu_9470_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_344 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_345_fu_9493_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_345 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_346_fu_9516_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_346 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_347_fu_9539_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_347 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_348_fu_9562_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_348 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_349_fu_9585_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_349 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_350_fu_9608_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_350 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_351_fu_9631_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_351 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_352_fu_9654_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_352 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_353_fu_9677_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_353 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_354_fu_9700_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_354 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_355_fu_9723_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_355 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_356_fu_9746_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_356 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_357_fu_9769_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_357 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_358_fu_9792_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_358 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_359_fu_9815_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_359 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_360_fu_9838_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_360 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_361_fu_9861_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_361 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_362_fu_9884_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_362 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_363_fu_9907_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_363 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_364_fu_9930_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_364 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_365_fu_9953_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_365 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_366_fu_9976_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_366 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_367_fu_9999_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_367 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2243 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_368 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_1 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2244 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_369 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_2 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2245 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_370 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_3 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2246 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_371 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_4 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2247 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_372 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_5 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2248 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_373 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_6 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2249 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_374 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_7 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2250 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_375 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_8 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2251 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_376 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_9 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2252 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_377 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_10 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2253 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_378 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2254 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_11 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2254 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_379 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2255 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_12 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2255 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_380 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2256 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_13 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2256 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_381 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2257 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_14 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2257 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_382 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2258 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_15 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2258 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_383 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2259 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_16 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2259 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_384 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2260 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_17 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2260 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_385 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2261 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_18 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2261 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_386 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2262 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_19 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2262 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_387 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2263 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_20 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2263 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_388 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2264 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_21 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2264 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_389 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2265 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_22 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2265 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_390 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2266 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_23 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2266 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_391 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2267 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_24 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2267 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_392 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2268 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_25 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2268 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_393 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2269 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_26 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2269 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_394 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2270 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_27 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2270 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_395 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2271 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_28 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2271 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_396 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2272 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_29 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2272 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_397 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2273 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_30 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2273 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_398 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2274 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_31 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2274 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_399 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2275 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_32 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2275 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_400 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2276 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_33 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2276 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_401 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2277 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_34 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2277 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_402 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2278 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_35 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2278 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_403 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2279 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_36 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2279 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_404 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2280 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_37 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2280 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_405 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2281 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_38 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2281 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_406 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2282 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_39 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2282 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_407 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2283 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_40 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2283 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_408 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2284 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_41 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2284 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_409 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2285 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_42 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2285 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_410 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2286 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_43 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2286 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_411 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2287 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_44 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2287 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_412 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2288 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_45 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2288 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_413 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2289 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_46 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2289 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_414 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2290 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_47 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2290 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_415 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2291 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_48 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2291 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_416 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2292 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_49 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2292 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_417 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2293 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_50 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2293 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_418 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2294 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_51 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2294 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_419 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2295 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_52 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2295 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_420 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2296 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_53 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2296 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_421 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2297 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_54 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2297 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_422 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2298 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_55 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2298 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_423 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2299 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_56 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2299 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_424 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2300 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_57 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2300 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_425 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2301 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_58 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2301 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_426 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2302 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_59 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2302 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_427 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2303 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_60 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2303 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_428 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2304 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_61 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2304 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_429 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2305 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_62 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2305 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_430 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2306 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_63 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2306 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_431 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2307 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_64 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2307 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_432 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2308 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_65 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2308 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_433 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2309 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_66 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2309 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_434 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2310 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_67 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2310 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_435 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2311 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_68 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2311 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_436 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2312 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_69 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2312 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_437 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2313 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_70 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2313 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_438 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2314 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_71 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2314 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_439 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2315 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_72 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2315 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_440 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2316 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_73 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2316 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_441 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2317 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_74 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2317 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_442 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2318 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_75 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2318 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_443 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2319 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_76 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2319 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_444 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2320 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_77 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2320 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_445 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2321 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_78 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2321 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_446 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2322 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_79 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2322 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_447 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2323 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_80 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2323 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_448 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2324 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_81 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2324 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_449 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2325 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_82 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2325 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_450 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2326 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_83 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2326 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_451 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2327 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_84 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2327 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_452 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2328 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_85 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2328 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_453 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2329 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_86 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2329 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_454 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2330 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_87 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2330 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_455 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2331 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_88 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2331 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_456 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2332 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_89 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2332 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_457 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2333 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_90 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2333 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_458 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2334 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_91 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2334 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_459 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2335 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_92 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2335 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_460 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2336 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_93 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2336 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_461 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2337 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_94 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2337 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_462 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2338 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_95 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2338 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_463 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2339 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_96 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2339 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_464 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2340 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_97 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2340 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_465 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2341 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2341 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_466 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2342 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2342 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_467 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2343 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2343 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_468 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2344 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2344 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_469 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2345 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2345 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_470 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2346 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2346 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_471 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2347 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2347 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_472 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2348 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2348 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_473 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2349 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2349 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_474 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2350 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2350 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_475 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2351 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2351 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_476 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2352 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_15ns_16s_29ns_29_4_1_U2352 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_477 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2353 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2354 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_1 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2355 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_2 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2356 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_3 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2357 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_4 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2358 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_5 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2359 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_6 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2360 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_7 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2361 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_8 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2362 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_9 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2363 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_10 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2364 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_11 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2365 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_12 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2366 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_13 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2367 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_14 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2368 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_15 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2369 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_16 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2370 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_17 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2371 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_18 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2372 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_19 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2373 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_20 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2374 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_21 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2375 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_22 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2376 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_23 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2377 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_24 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2378 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_25 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2379 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_26 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2380 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_27 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2381 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_28 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2382 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_29 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2383 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_30 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2384 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_31 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2385 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_32 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2386 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_33 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2387 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_34 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2388 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_35 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2389 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_36 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2390 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_37 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2391 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_38 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2392 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_39 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2393 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_40 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2394 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_41 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2395 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_42 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2396 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_43 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2397 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_44 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2398 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_45 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2399 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_46 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2400 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_47 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2401 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_48 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2402 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_49 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2403 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_50 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2404 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_51 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2405 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_52 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2406 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_53 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2407 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_54 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2408 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_55 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2409 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_56 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2410 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_57 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2411 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_58 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2412 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_59 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2413 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_60 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2414 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_61 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2415 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_62 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2416 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_63 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2417 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_64 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2418 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_65 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2419 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_66 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2420 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_67 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2421 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_68 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2422 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_69 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2423 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_70 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2424 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_71 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2425 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_72 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2426 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_73 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2427 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_74 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2428 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_75 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2429 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_76 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2430 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_77 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2431 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_78 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2432 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_79 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2433 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_80 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2434 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_81 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2435 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_82 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2436 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_83 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2437 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_84 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2438 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_85 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2439 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_86 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2440 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_87 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2441 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_88 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2442 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_89 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2443 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_90 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2444 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_91 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2445 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_92 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2446 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_93 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2447 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_94 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2448 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_95 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2449 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_96 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2450 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_97 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2451 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2452 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2453 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2454 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2455 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2456 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2457 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2458 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2459 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2460 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2461 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15ns_16s_29_4_1_U2462 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 270 BRAM 0 URAM 0}} layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_2532_p2 SOURCE vhls_src/layer3_utils.cpp:116 VARIABLE add_ln116_1 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_2544_p2 SOURCE vhls_src/layer3_utils.cpp:116 VARIABLE add_ln116 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_3082_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_2736_p2 SOURCE vhls_src/layer3_utils.cpp:119 VARIABLE add_ln119 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_14ns_23_4_1_U2950 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_552_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_327_p2 SOURCE vhls_src/layer3_utils.cpp:137 VARIABLE add_ln137_2 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_298_p2 SOURCE vhls_src/layer3_utils.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_14ns_23_4_1_U2952 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_10ns_15ns_25_4_1_U2951 SOURCE vhls_src/layer3_utils.cpp:137 VARIABLE mul_ln137 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_425_p2 SOURCE vhls_src/layer3_utils.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_604_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_629_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_s_fu_667_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE p_Val2_s LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_V_fu_685_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1044 VARIABLE tmp_V LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1049_fu_729_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1049 VARIABLE sub_ln1049 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_739_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1049 VARIABLE lsb_index LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1052_fu_765_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1052 VARIABLE sub_ln1052 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1054_fu_813_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1054 VARIABLE add_ln1054 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1063_fu_857_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1063 VARIABLE add_ln1063 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1064_fu_873_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1064 VARIABLE sub_ln1064 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_3_fu_901_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1066 VARIABLE m_3 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_652_p2 SOURCE vhls_src/layer3_utils.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_335_p2 SOURCE vhls_src/layer3_utils.cpp:139 VARIABLE add_ln139_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} layer3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_160_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_161_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_162_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_163_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_164_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_165_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_166_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_167_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_168_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_169_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_170_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_171_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_172_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_173_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_174_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_175_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_176_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_177_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_178_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_179_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_180_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_181_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_182_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_183_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_184_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_185_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_186_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_187_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_188_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_189_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_190_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_191_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_192_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_193_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_194_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_195_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_196_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_197_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_198_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_199_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_200_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_201_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_202_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_203_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_204_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_205_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_206_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_207_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_208_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_209_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_210_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_211_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_212_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_213_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_214_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_215_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_216_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_217_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_218_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_219_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_220_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_221_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_222_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_223_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_224_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_225_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_226_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_227_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_228_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_229_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_230_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_231_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_232_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_233_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_234_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_235_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_236_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_237_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_238_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_239_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_240_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_241_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_242_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_243_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_244_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_245_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_246_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_247_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_248_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_249_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_250_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_251_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_252_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_253_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_254_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_255_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_256_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_257_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_258_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_259_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_260_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_261_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_262_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_263_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_264_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_265_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_266_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_267_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_268_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_269_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_270_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_271_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_272_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_273_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_274_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_275_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_276_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_277_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_278_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_279_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_280_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_281_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_282_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_283_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_284_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_285_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_286_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_287_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_288_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_289_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_290_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_291_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_292_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_293_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_294_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_295_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_296_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_297_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_298_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_299_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_300_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_301_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_302_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_303_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_304_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_305_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_306_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_307_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_308_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_309_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_310_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_311_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_312_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_313_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_314_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_315_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_316_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_317_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_318_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_V_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_bias_buf_V_U SOURCE vhls_src/layer3_layer3.cpp:41 VARIABLE conv_bias_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_160_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_161_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_162_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_163_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_164_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_165_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_166_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_167_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_168_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_169_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_170_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_171_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_172_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_173_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_174_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_175_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_176_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_177_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_178_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_179_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_180_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_181_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_182_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_183_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_184_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_185_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_186_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_187_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_188_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_189_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_190_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_191_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_192_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_193_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_194_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_195_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_196_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_197_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_198_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_199_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_200_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_201_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_202_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_203_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_204_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_205_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_206_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_207_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_208_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_209_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_210_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_211_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_212_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_213_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_214_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_215_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_216_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_217_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_218_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_219_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_220_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_221_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_222_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_223_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_224_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_225_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_226_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_227_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_228_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_229_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_230_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_231_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_232_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_233_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_234_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_235_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_236_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_237_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_238_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_239_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_240_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_241_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_242_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_243_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_244_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_245_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_246_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_247_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_248_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_249_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_250_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_251_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_252_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_253_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_254_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_255_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_256_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_257_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_258_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_259_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_260_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_261_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_262_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_263_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_264_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_265_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_266_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_267_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_268_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_269_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_270_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_271_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_272_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_273_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_274_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_275_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_276_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_277_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_278_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_279_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_280_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_281_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_282_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_283_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_284_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_285_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_286_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_287_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_288_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_289_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_290_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_291_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_292_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_293_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_294_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_295_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_296_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_297_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_298_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_299_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_300_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_301_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_302_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_303_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_304_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_305_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_306_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_307_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_308_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_309_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_310_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_311_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_312_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_313_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_314_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_315_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_316_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_317_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_318_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_V_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_2242_p2 SOURCE vhls_src/layer3_layer3.cpp:68 VARIABLE add_ln68 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_2261_p2 SOURCE vhls_src/layer3_layer3.cpp:71 VARIABLE add_ln71_1 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_2273_p2 SOURCE vhls_src/layer3_layer3.cpp:71 VARIABLE add_ln71 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 273 BRAM 321 URAM 0}} layer_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_1_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_2_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_3_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_4_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_5_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_6_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_7_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_8_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_9_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_10_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_11_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_12_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_13_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_14_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_15_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_16_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_17_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_18_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_19_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_20_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_21_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_22_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_23_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_24_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_25_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_26_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_27_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_28_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_29_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_30_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_31_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_32_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_33_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_34_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_35_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_36_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_37_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_38_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_39_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_40_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_41_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_42_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_43_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_44_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_45_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_46_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_47_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_48_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_49_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_50_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_51_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_52_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_53_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_54_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_55_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_56_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_57_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_58_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_59_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_60_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_61_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_62_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_63_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_64_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_65_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_66_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_67_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_68_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_69_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_70_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_71_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_72_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_73_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_74_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_75_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_76_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_77_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_78_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_79_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_80_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_81_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_82_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_83_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_84_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_85_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_86_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_87_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_88_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_89_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_90_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_91_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_92_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_93_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_94_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_95_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_96_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_97_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_98_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_99_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_100_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_101_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_102_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_103_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_104_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_105_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_106_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_107_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_108_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_109_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_110_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_111_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_112_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_113_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_114_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_115_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_116_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_117_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_118_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_119_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_120_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_121_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_122_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_123_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_124_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_125_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_126_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_127_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_128_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_129_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_130_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_131_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_132_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_133_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_134_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_135_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_136_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_137_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_138_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_139_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_140_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_141_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_142_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_143_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_144_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_145_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_146_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_147_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_148_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_149_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_150_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_151_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_152_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_153_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_154_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_155_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_156_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_157_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_158_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_159_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_bias_buf_V_U SOURCE vhls_src/layer1_layer1.cpp:47 VARIABLE conv_bias_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_1_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_2_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_3_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_4_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_5_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_6_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_7_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_8_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_9_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_10_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_11_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_12_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_13_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_14_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_15_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_16_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_17_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_18_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_19_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_20_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_21_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_22_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_23_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_24_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_25_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_26_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_27_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_28_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_29_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_30_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_31_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_32_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_33_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_34_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_35_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_36_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_37_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_38_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_39_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_40_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_41_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_42_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_43_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_44_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_45_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_46_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_47_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_48_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_49_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_50_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_51_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_52_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_53_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_54_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_55_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_56_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_57_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_58_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_59_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_60_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_61_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_62_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_63_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_64_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_65_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_66_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_67_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_68_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_69_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_70_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_71_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_72_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_73_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_74_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_75_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_76_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_77_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_78_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_79_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_80_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_81_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_82_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_83_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_84_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_85_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_86_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_87_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_88_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_89_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_90_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_91_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_92_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_93_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_94_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_95_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_96_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_97_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_98_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_99_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_100_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_101_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_102_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_103_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_104_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_105_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_106_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_107_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_108_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_109_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_110_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_111_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_112_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_113_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_114_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_115_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_116_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_117_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_118_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_119_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_120_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_121_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_122_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_123_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_124_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_125_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_126_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_127_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_128_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_129_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_130_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_131_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_132_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_133_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_134_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_135_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_136_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_137_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_138_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_139_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_140_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_141_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_142_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_143_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_144_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_145_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_146_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_147_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_148_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_149_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_150_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_151_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_152_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_153_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_154_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_155_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_156_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_157_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_158_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_V_159_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_2317_p2 SOURCE vhls_src/layer1_layer1.cpp:74 VARIABLE add_ln74_1 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_2323_p2 SOURCE vhls_src/layer1_layer1.cpp:74 VARIABLE add_ln74 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_2337_p2 SOURCE vhls_src/layer1_layer1.cpp:77 VARIABLE add_ln77 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer1_fm_buf_V_U SOURCE {} VARIABLE layer1_fm_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1610 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer2_fm_buf_V_U SOURCE {} VARIABLE layer2_fm_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1610 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 814 BRAM 4185 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.89 seconds; current allocated memory: 1.974 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for layer_top.
Execute       syn_report -model layer_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 71.97 sec.
Command   csynth_design done; 222.99 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 212.33 seconds. CPU system time: 8.62 seconds. Elapsed time: 222.99 seconds; current allocated memory: 1.015 GB.
Execute   cleanup_all 
Command   cleanup_all done; 0.43 sec.
INFO-FLOW: Workspace /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1 opened at Tue Aug 29 22:24:59 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 6.71 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.9 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 6.98 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.607 GB.
Execute       set_directive_top layer_top -name=layer_top 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_layer1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_layer1.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_layer1.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.16 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer1_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer1_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer1_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.63 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.13 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.58 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.15 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer2_layer2.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer2_layer2.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer2_layer2.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.19 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_utils.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer3_utils.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer3_utils.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.25 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer3_layer3.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer3_layer3.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer3_layer3.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.6 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.18 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'vhls_src/layer_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling vhls_src/layer_top.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang vhls_src/layer_top.cpp -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp std=gnu++14 -target fpga  -directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/all.directive.json -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.94 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.12 sec.
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 27.64 seconds. CPU system time: 5.63 seconds. Elapsed time: 36.05 seconds; current allocated memory: 1.607 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.g.bc" "/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.g.bc"  
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_layer1.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer1_utils.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_utils.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_layer2.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_utils.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_layer3.g.bc /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.g.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.6 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.18 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=layer_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=layer_top -reflow-float-conversion -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.82 sec.
Execute       run_link_or_opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
Execute       run_link_or_opt -opt -out /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=layer_top 
INFO-FLOW: run_clang exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/software/xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=layer_top -mllvm -hls-db-dir -mllvm /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,978 Compile/Link /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,978 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 38,938 Unroll/Inline /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 38,938 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 17,625 Performance/Pipeline /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,625 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 15,787 Optimizations /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,787 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer3_layer3.cpp:142:21)
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer2_layer2.cpp:147:21)
INFO: [HLS 214-291] Loop 'OW' is marked as complete unroll implied by the pipeline pragma (vhls_src/layer1_layer1.cpp:146:21)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer3_layer3.cpp:142:21) in function 'layer_3::conv' completely with a factor of 160 (vhls_src/layer3_layer3.cpp:130:0)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer2_layer2.cpp:147:21) in function 'layer_2::conv' completely with a factor of 160 (vhls_src/layer2_layer2.cpp:135:0)
INFO: [HLS 214-186] Unrolling loop 'OW' (vhls_src/layer1_layer1.cpp:146:21) in function 'layer_1::conv' completely with a factor of 160 (vhls_src/layer1_layer1.cpp:134:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_1::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer1_layer1.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [162], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_2::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_2::layer2(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer2_layer2.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_bias(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_input_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], int, int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::load_weight_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::store_output_tile_slice(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int, int)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_3::resnet_add_residual_fm(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], bool)' into 'layer_3::layer3(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer3_layer3.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'layer_1::layer1(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' into 'layer_top(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [512][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][3][3], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [128][1][1], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [92][160])' (vhls_src/layer_top.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 2. (vhls_src/layer2_layer2.cpp:41:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 2. (vhls_src/layer2_layer2.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf': Complete partitioning on dimension 2. (vhls_src/layer3_layer3.cpp:34:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf': Complete partitioning on dimension 2. (vhls_src/layer3_layer3.cpp:44:14)
INFO: [HLS 214-248] Applying array_partition to 'conv_in_buf.i': Complete partitioning on dimension 2. (vhls_src/layer1_layer1.cpp:40:7)
INFO: [HLS 214-248] Applying array_partition to 'conv_out_buf.i': Complete partitioning on dimension 2. (vhls_src/layer1_layer1.cpp:50:14)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_3' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_2' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights_1' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer2_utils.cpp:90:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer2_utils.cpp:90:9)
INFO: [HLS 214-115] Multiple burst reads of length 147456 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer2_layer2.cpp:75:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer2_layer2.cpp:75:17)
INFO: [HLS 214-115] Multiple burst reads of length 512 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer3_utils.cpp:90:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_utils.cpp:90:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer3_layer3.cpp:68:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_layer3.cpp:68:17)
INFO: [HLS 214-115] Multiple burst writes of length 7536640 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer3_layer3.cpp:68:17) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer3_layer3.cpp:68:17)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'BIAS_LOOP'(vhls_src/layer1_utils.cpp:89:9) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_utils.cpp:89:9)
INFO: [HLS 214-115] Multiple burst reads of length 65536 and bit width 16 in loop 'KERNEL_LOOP'(vhls_src/layer1_layer1.cpp:74:17) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_layer1.cpp:74:17)
INFO: [HLS 214-115] Multiple burst reads of length 7536640 and bit width 16 in loop 'CHANNEL_LOOP'(vhls_src/layer1_layer1.cpp:77:21) has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vhls_src/layer1_layer1.cpp:77:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.31 seconds. CPU system time: 1.28 seconds. Elapsed time: 34.55 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.607 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top layer_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.0.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 22.34 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 22.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 22.35 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.1.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 15.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] vhls_src/layer3_utils.cpp:144: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 15.49 seconds. CPU system time: 0.05 seconds. Elapsed time: 15.58 seconds; current allocated memory: 1.670 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.g.1.bc to /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer3_utils.cpp:90) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer3_utils.cpp:34) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer3_utils.cpp:119) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_3' (vhls_src/layer3_utils.cpp:141) in function 'layer_3::layer3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer2_utils.cpp:90) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer2_utils.cpp:34) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (vhls_src/layer2_utils.cpp:76) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer2_utils.cpp:119) in function 'layer_2::layer2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS_LOOP' (vhls_src/layer1_utils.cpp:89) in function 'layer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (vhls_src/layer1_utils.cpp:33) in function 'layer_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (vhls_src/layer1_utils.cpp:118) in function 'layer_top' automatically.
Command         transform done; 18.62 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (vhls_src/layer3_utils.cpp:144:57) to (vhls_src/layer3_utils.cpp:144:20) in function 'layer_3::layer3'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'layer_3::layer3' (vhls_src/layer3_utils.cpp:31:13)...8 expression(s) balanced.
Command         transform done; 1.08 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 19.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 19.7 seconds; current allocated memory: 1.670 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.2.bc -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer1_utils.cpp:30:9) in function 'layer_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer1_layer1.cpp:77:21) in function 'layer_top' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer1_utils.cpp:115:9) in function 'layer_top'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer1_layer1.cpp:74:17) in function 'layer_top' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer3_utils.cpp:31:9) in function 'layer_3::layer3'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer3_layer3.cpp:71:21) in function 'layer_3::layer3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer3_utils.cpp:116:9) in function 'layer_3::layer3'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer3_layer3.cpp:68:17) in function 'layer_3::layer3' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_2' (vhls_src/layer3_utils.cpp:139:27) in function 'layer_3::layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_1' (vhls_src/layer3_utils.cpp:137:23) in function 'layer_3::layer3'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (vhls_src/layer2_utils.cpp:31:9) in function 'layer_2::layer2'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (vhls_src/layer2_utils.cpp:73:9) in function 'layer_2::layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'CHANNEL_LOOP' (vhls_src/layer2_layer2.cpp:78:21) in function 'layer_2::layer2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (vhls_src/layer2_utils.cpp:116:9) in function 'layer_2::layer2'.
WARNING: [HLS 200-960] Cannot flatten loop 'KERNEL_LOOP' (vhls_src/layer2_layer2.cpp:75:17) in function 'layer_2::layer2' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'KW' (vhls_src/layer2_layer2.cpp:140:13) in function 'layer_2::conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'KH' (vhls_src/layer2_layer2.cpp:137:9) in function 'layer_2::conv'.
Execute           auto_get_db
Command         transform done; 17.8 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 17.51 seconds. CPU system time: 0.24 seconds. Elapsed time: 17.8 seconds; current allocated memory: 1.920 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 75.45 sec.
Command     elaborate done; 146.05 sec.
Execute     ap_eval exec zip -j /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.11 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'layer_top' ...
Execute       ap_set_top_model layer_top 
WARNING: [SYN 201-103] Legalizing function name 'conv.2' to 'conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'conv.1' to 'conv_1'.
Execute       get_model_list layer_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model layer_top 
Execute       preproc_iomode -model layer3 
Execute       preproc_iomode -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       preproc_iomode -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model conv 
Execute       preproc_iomode -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model layer3_Pipeline_BIAS_LOOP 
Execute       preproc_iomode -model layer2 
Execute       preproc_iomode -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model conv.1 
Execute       preproc_iomode -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       preproc_iomode -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model layer2_Pipeline_BIAS_LOOP 
Execute       preproc_iomode -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model conv.2 
Execute       preproc_iomode -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model layer_top_Pipeline_BIAS_LOOP 
Execute       get_model_list layer_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Configuring Module : layer_top_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       apply_spec_resource_limit layer_top_Pipeline_BIAS_LOOP 
INFO-FLOW: Configuring Module : layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : conv.2 ...
Execute       set_default_model conv.2 
Execute       apply_spec_resource_limit conv.2 
INFO-FLOW: Configuring Module : layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer2_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       apply_spec_resource_limit layer2_Pipeline_BIAS_LOOP 
INFO-FLOW: Configuring Module : layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       apply_spec_resource_limit layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Configuring Module : conv.1 ...
Execute       set_default_model conv.1 
Execute       apply_spec_resource_limit conv.1 
INFO-FLOW: Configuring Module : layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer2 ...
Execute       set_default_model layer2 
Execute       apply_spec_resource_limit layer2 
INFO-FLOW: Configuring Module : layer3_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       apply_spec_resource_limit layer3_Pipeline_BIAS_LOOP 
INFO-FLOW: Configuring Module : layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : conv ...
Execute       set_default_model conv 
Execute       apply_spec_resource_limit conv 
INFO-FLOW: Configuring Module : layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 ...
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       apply_spec_resource_limit layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO-FLOW: Configuring Module : layer3 ...
Execute       set_default_model layer3 
Execute       apply_spec_resource_limit layer3 
INFO-FLOW: Configuring Module : layer_top ...
Execute       set_default_model layer_top 
Execute       apply_spec_resource_limit layer_top 
INFO-FLOW: Model list for preprocess: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Preprocessing Module: layer_top_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       cdfg_preprocess -model layer_top_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer_top_Pipeline_BIAS_LOOP 
INFO-FLOW: Preprocessing Module: layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: conv.2 ...
Execute       set_default_model conv.2 
Execute       cdfg_preprocess -model conv.2 
Execute       rtl_gen_preprocess conv.2 
INFO-FLOW: Preprocessing Module: layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       cdfg_preprocess -model layer2_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer2_Pipeline_BIAS_LOOP 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       cdfg_preprocess -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Preprocessing Module: conv.1 ...
Execute       set_default_model conv.1 
Execute       cdfg_preprocess -model conv.1 
Execute       rtl_gen_preprocess conv.1 
INFO-FLOW: Preprocessing Module: layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer2 ...
Execute       set_default_model layer2 
Execute       cdfg_preprocess -model layer2 
Execute       rtl_gen_preprocess layer2 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_BIAS_LOOP ...
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       cdfg_preprocess -model layer3_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer3_Pipeline_BIAS_LOOP 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: conv ...
Execute       set_default_model conv 
Execute       cdfg_preprocess -model conv 
Command       cdfg_preprocess done; 0.11 sec.
Execute       rtl_gen_preprocess conv 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 ...
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       cdfg_preprocess -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       rtl_gen_preprocess layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO-FLOW: Preprocessing Module: layer3 ...
Execute       set_default_model layer3 
Execute       cdfg_preprocess -model layer3 
Execute       rtl_gen_preprocess layer3 
INFO-FLOW: Preprocessing Module: layer_top ...
Execute       set_default_model layer_top 
Execute       cdfg_preprocess -model layer_top 
Execute       rtl_gen_preprocess layer_top 
INFO-FLOW: Model list for synthesis: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       schedule -model layer_top_Pipeline_BIAS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top_Pipeline_BIAS_LOOP.
Execute       set_default_model layer_top_Pipeline_BIAS_LOOP 
Execute       bind -model layer_top_Pipeline_BIAS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding layer_top_Pipeline_BIAS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.65 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.2 
Execute       schedule -model conv.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 5.46 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv.2.
Execute       set_default_model conv.2 
Execute       bind -model conv.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.2 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.bind.adb -f 
INFO-FLOW: Finish binding conv.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.61 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       schedule -model layer2_Pipeline_BIAS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling layer2_Pipeline_BIAS_LOOP.
Execute       set_default_model layer2_Pipeline_BIAS_LOOP 
Execute       bind -model layer2_Pipeline_BIAS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding layer2_Pipeline_BIAS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.22 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       schedule -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
Execute       set_default_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       bind -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv.1 
Execute       schedule -model conv.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'KH_KW_OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'KH_KW_OH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.71 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.74 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv.1.
Execute       set_default_model conv.1 
Execute       bind -model conv.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.25 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.bind.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish binding conv.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer2 
Execute       schedule -model layer2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.sched.adb -f 
INFO-FLOW: Finish scheduling layer2.
Execute       set_default_model layer2 
Execute       bind -model layer2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.37 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.bind.adb -f 
INFO-FLOW: Finish binding layer2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       schedule -model layer3_Pipeline_BIAS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_BIAS_LOOP.
Execute       set_default_model layer3_Pipeline_BIAS_LOOP 
Execute       bind -model layer3_Pipeline_BIAS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_BIAS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv 
Execute       schedule -model conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'OH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.36 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.sched.adb -f 
INFO-FLOW: Finish scheduling conv.
Execute       set_default_model conv 
Execute       bind -model conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.bind.adb -f 
INFO-FLOW: Finish binding conv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       schedule -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln137) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'.
WARNING: [HLS 200-880] The II Violation in module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' (loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('fm_addr_write_ln145', vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:145->vhls_src/layer3_layer3.cpp:117) and bus write operation ('fm_addr_write_ln143', vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117) on port 'fm' (vhls_src/layer3_utils.cpp:143->vhls_src/layer3_layer3.cpp:117).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.sched.adb -f 
INFO-FLOW: Finish scheduling layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.
Execute       set_default_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       bind -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.bind.adb -f 
INFO-FLOW: Finish binding layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer3 
Execute       schedule -model layer3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.sched.adb -f 
INFO-FLOW: Finish scheduling layer3.
Execute       set_default_model layer3 
Execute       bind -model layer3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.bind.adb -f 
INFO-FLOW: Finish binding layer3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model layer_top 
Execute       schedule -model layer_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.36 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.sched.adb -f 
INFO-FLOW: Finish scheduling layer_top.
Execute       set_default_model layer_top 
Execute       bind -model layer_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 2.045 GB.
Execute       syn_report -verbosereport -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.68 sec.
Execute       db_write -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.bind.adb -f 
INFO-FLOW: Finish binding layer_top.
Execute       get_model_list layer_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess layer_top_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess conv.2 
Execute       rtl_gen_preprocess layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess conv.1 
Execute       rtl_gen_preprocess layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer2 
Execute       rtl_gen_preprocess layer3_Pipeline_BIAS_LOOP 
Execute       rtl_gen_preprocess layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess conv 
Execute       rtl_gen_preprocess layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       rtl_gen_preprocess layer3 
Execute       rtl_gen_preprocess layer_top 
INFO-FLOW: Model list for RTL generation: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top_Pipeline_BIAS_LOOP -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_BIAS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.045 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top_Pipeline_BIAS_LOOP -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer_top_Pipeline_BIAS_LOOP 
Execute       gen_rtl layer_top_Pipeline_BIAS_LOOP -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer_top_Pipeline_BIAS_LOOP 
Execute       syn_report -csynth -model layer_top_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_BIAS_LOOP_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer_top_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_BIAS_LOOP_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer_top_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer_top_Pipeline_BIAS_LOOP -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.adb 
Execute       db_write -model layer_top_Pipeline_BIAS_LOOP -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top_Pipeline_BIAS_LOOP -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/m_axi_fm_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.045 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv.2 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OH' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2' pipeline 'OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_29_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
Command       create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.045 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.2 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_conv_2 
Execute       gen_rtl conv.2 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_conv_2 
Execute       syn_report -csynth -model conv.2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model conv.2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model conv.2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -model conv.2 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model conv.2 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv.2 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_160_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.119 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_BIAS_LOOP -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_BIAS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.119 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_BIAS_LOOP -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_BIAS_LOOP 
Execute       gen_rtl layer2_Pipeline_BIAS_LOOP -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_BIAS_LOOP 
Execute       syn_report -csynth -model layer2_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_BIAS_LOOP_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer2_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_BIAS_LOOP_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer2_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer2_Pipeline_BIAS_LOOP -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.adb 
Execute       db_write -model layer2_Pipeline_BIAS_LOOP -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_BIAS_LOOP -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 2.119 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.96 sec.
Execute       syn_report -rtlxml -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.48 sec.
Execute       syn_report -verbosereport -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.7 sec.
Execute       db_write -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Command       db_write done; 0.61 sec.
Execute       db_write -model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.19 seconds; current allocated memory: 2.181 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       gen_rtl layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       syn_report -csynth -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.adb 
Execute       db_write -model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv.1 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'KH_KW_OH' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_1' pipeline 'KH_KW_OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16s_29_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_15_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
Command       create_rtl_model done; 0.49 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.181 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv.1 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_conv_1 
Execute       gen_rtl conv.1 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_conv_1 
Execute       syn_report -csynth -model conv.1 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model conv.1 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model conv.1 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.27 sec.
Execute       db_write -model conv.1 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model conv.1 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv.1 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_160_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.22 seconds; current allocated memory: 2.244 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer2 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer2'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.244 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer2 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer2 
Execute       gen_rtl layer2 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer2 
Execute       syn_report -csynth -model layer2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -rtlxml -model layer2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       syn_report -verbosereport -model layer2 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.54 sec.
Execute       db_write -model layer2 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model layer2 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer2 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_BIAS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_BIAS_LOOP -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_BIAS_LOOP' pipeline 'BIAS_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_BIAS_LOOP/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_BIAS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 2.244 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_BIAS_LOOP -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_BIAS_LOOP 
Execute       gen_rtl layer3_Pipeline_BIAS_LOOP -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_BIAS_LOOP 
Execute       syn_report -csynth -model layer3_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_BIAS_LOOP_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer3_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_BIAS_LOOP_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer3_Pipeline_BIAS_LOOP -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer3_Pipeline_BIAS_LOOP -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.adb 
Execute       db_write -model layer3_Pipeline_BIAS_LOOP -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_BIAS_LOOP -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.244 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'OH' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv' pipeline 'OH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16s_29_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.306 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_conv 
Execute       gen_rtl conv -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_conv 
Execute       syn_report -csynth -model conv -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model conv -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/conv_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model conv -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.24 sec.
Execute       db_write -model conv -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model conv -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/m_axi_fm_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_160_8_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 2.306 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' pipeline 'VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_14ns_12ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_16ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.306 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       gen_rtl layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
Execute       syn_report -csynth -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.adb 
Execute       db_write -model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer3 -top_prefix layer_top_ -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer3'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 2.369 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer3 -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top_layer3 
Execute       gen_rtl layer3 -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top_layer3 
Execute       syn_report -csynth -model layer3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.35 sec.
Execute       syn_report -rtlxml -model layer3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model layer3 -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.43 sec.
Execute       db_write -model layer3 -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.adb 
Command       db_write done; 0.21 sec.
Execute       db_write -model layer3 -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer3 -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model layer_top -top_prefix  -sub_prefix layer_top_ -mg_file /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_weights_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/layer_bias_3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layer_top/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layer_top' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights_1', 'layer_bias_1', 'layer_weights_2', 'layer_bias_2', 'layer_weights_3', 'layer_bias_3', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layer_top'.
INFO: [RTMG 210-278] Implementing memory 'layer_top_layer1_fm_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'layer_top_conv_in_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.44 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.76 seconds; current allocated memory: 2.369 GB.
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl layer_top -istop -style xilinx -f -lang vhdl -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/vhdl/layer_top 
Command       gen_rtl done; 0.35 sec.
Execute       gen_rtl layer_top -istop -style xilinx -f -lang vlog -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/verilog/layer_top 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.15 sec.
Execute       syn_report -rtlxml -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/layer_top_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.14 sec.
Execute       syn_report -verbosereport -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Command       syn_report done; 0.86 sec.
Execute       db_write -model layer_top -f -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.adb 
Command       db_write done; 0.16 sec.
Execute       db_write -model layer_top -bindview -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info layer_top -p /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top 
Execute       export_constraint_db -f -tool general -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.constraint.tcl 
Execute       syn_report -designview -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.design.xml 
Command       syn_report done; 2.23 sec.
Execute       syn_report -csynthDesign -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth.rpt -MHOut /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model layer_top -o /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.protoinst 
Execute       sc_get_clocks layer_top 
Execute       sc_get_portdomain layer_top 
INFO-FLOW: Model list for RTL component generation: layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv.2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv.1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Handling components in module [layer_top_Pipeline_BIAS_LOOP] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Found component layer_top_mul_16s_16s_29_1_1.
INFO-FLOW: Append model layer_top_mul_16s_16s_29_1_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_mux_160_8_16_1_1.
INFO-FLOW: Append model layer_top_mux_160_8_16_1_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_BIAS_LOOP] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component layer_top_mux_3_2_15_1_1.
INFO-FLOW: Append model layer_top_mux_3_2_15_1_1
INFO-FLOW: Found component layer_top_mul_15ns_16s_29_1_1.
INFO-FLOW: Append model layer_top_mul_15ns_16s_29_1_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer2] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.compgen.tcl 
INFO-FLOW: Found component layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [layer3_Pipeline_BIAS_LOOP] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.compgen.tcl 
INFO-FLOW: Found component layer_top_dcmp_64ns_64ns_1_2_no_dsp_1.
INFO-FLOW: Append model layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: Found component layer_top_mul_10ns_16ns_25_1_1.
INFO-FLOW: Append model layer_top_mul_10ns_16ns_25_1_1
INFO-FLOW: Found component layer_top_mac_muladd_10ns_14ns_12ns_23_4_1.
INFO-FLOW: Append model layer_top_mac_muladd_10ns_14ns_12ns_23_4_1
INFO-FLOW: Found component layer_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [layer3] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.compgen.tcl 
INFO-FLOW: Found component layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [layer_top] ... 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.tcl 
INFO-FLOW: Found component layer_top_layer1_fm_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_layer1_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_conv_in_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model layer_top_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component layer_top_fm_m_axi.
INFO-FLOW: Append model layer_top_fm_m_axi
INFO-FLOW: Found component layer_top_wt_m_axi.
INFO-FLOW: Append model layer_top_wt_m_axi
INFO-FLOW: Found component layer_top_control_s_axi.
INFO-FLOW: Append model layer_top_control_s_axi
INFO-FLOW: Append model layer_top_Pipeline_BIAS_LOOP
INFO-FLOW: Append model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer2_Pipeline_BIAS_LOOP
INFO-FLOW: Append model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer2
INFO-FLOW: Append model layer3_Pipeline_BIAS_LOOP
INFO-FLOW: Append model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model conv
INFO-FLOW: Append model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
INFO-FLOW: Append model layer3
INFO-FLOW: Append model layer_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_mul_16s_16s_29_1_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_mux_160_8_16_1_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_mux_3_2_15_1_1 layer_top_mul_15ns_16s_29_1_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_flow_control_loop_pipe_sequential_init layer_top_dcmp_64ns_64ns_1_2_no_dsp_1 layer_top_mul_10ns_16ns_25_1_1 layer_top_mac_muladd_10ns_14ns_12ns_23_4_1 layer_top_flow_control_loop_pipe_sequential_init layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W layer_top_layer1_fm_buf_RAM_AUTO_1R1W layer_top_conv_in_buf_RAM_AUTO_1R1W layer_top_fm_m_axi layer_top_wt_m_axi layer_top_control_s_axi layer_top_Pipeline_BIAS_LOOP layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv_2 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2_Pipeline_BIAS_LOOP layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH conv_1 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer2 layer3_Pipeline_BIAS_LOOP layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH conv layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 layer3 layer_top
INFO-FLOW: Generating /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_mul_16s_16s_29_1_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_mux_160_8_16_1_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_mux_3_2_15_1_1
INFO-FLOW: To file: write model layer_top_mul_15ns_16s_29_1_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
INFO-FLOW: To file: write model layer_top_mul_10ns_16ns_25_1_1
INFO-FLOW: To file: write model layer_top_mac_muladd_10ns_14ns_12ns_23_4_1
INFO-FLOW: To file: write model layer_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_layer1_fm_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_conv_in_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model layer_top_fm_m_axi
INFO-FLOW: To file: write model layer_top_wt_m_axi
INFO-FLOW: To file: write model layer_top_control_s_axi
INFO-FLOW: To file: write model layer_top_Pipeline_BIAS_LOOP
INFO-FLOW: To file: write model layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer2_Pipeline_BIAS_LOOP
INFO-FLOW: To file: write model layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer2
INFO-FLOW: To file: write model layer3_Pipeline_BIAS_LOOP
INFO-FLOW: To file: write model layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model conv
INFO-FLOW: To file: write model layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
INFO-FLOW: To file: write model layer3
INFO-FLOW: To file: write model layer_top
INFO-FLOW: Generating /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/vlog' tclDir='/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db' modelList='layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mul_16s_16s_29_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_160_8_16_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_3_2_15_1_1
layer_top_mul_15ns_16s_29_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
layer_top_mul_10ns_16ns_25_1_1
layer_top_mac_muladd_10ns_14ns_12ns_23_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W
layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W
layer_top_layer1_fm_buf_RAM_AUTO_1R1W
layer_top_conv_in_buf_RAM_AUTO_1R1W
layer_top_fm_m_axi
layer_top_wt_m_axi
layer_top_control_s_axi
layer_top_Pipeline_BIAS_LOOP
layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv_2
layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2_Pipeline_BIAS_LOOP
layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
conv_1
layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2
layer3_Pipeline_BIAS_LOOP
layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv
layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
layer3
layer_top
' expOnly='0'
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.compgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.369 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='layer_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mul_16s_16s_29_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_160_8_16_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_mux_3_2_15_1_1
layer_top_mul_15ns_16s_29_1_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer2_conv_in_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_wt_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_bias_buf_RAM_AUTO_1R1W
layer_top_layer2_conv_out_buf_RAM_AUTO_1R1W
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_flow_control_loop_pipe_sequential_init
layer_top_dcmp_64ns_64ns_1_2_no_dsp_1
layer_top_mul_10ns_16ns_25_1_1
layer_top_mac_muladd_10ns_14ns_12ns_23_4_1
layer_top_flow_control_loop_pipe_sequential_init
layer_top_layer3_conv_in_buf_RAM_AUTO_1R1W
layer_top_layer3_conv_bias_buf_RAM_AUTO_1R1W
layer_top_layer1_fm_buf_RAM_AUTO_1R1W
layer_top_conv_in_buf_RAM_AUTO_1R1W
layer_top_fm_m_axi
layer_top_wt_m_axi
layer_top_control_s_axi
layer_top_Pipeline_BIAS_LOOP
layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv_2
layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2_Pipeline_BIAS_LOOP
layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
conv_1
layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer2
layer3_Pipeline_BIAS_LOOP
layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
conv
layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3
layer3
layer_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.rtl_wrap.cfg.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.compgen.dataonly.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_BIAS_LOOP.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_2.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_BIAS_LOOP.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv_1.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer2.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_BIAS_LOOP.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/conv.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer3.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.tbgen.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/layer_top.constraint.tcl 
Execute       sc_get_clocks layer_top 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /export/hdd/scratch/rsamanta9/QDTrack/proj/solution1/impl/misc/layer_top_dcmp_64ns_64ns_1_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE layer_top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fm_m_axi_U SOURCE {} VARIABLE {} MODULE layer_top LOOP {} BUNDLEDNAME fm DSP 0 BRAM 2 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME wt_m_axi_U SOURCE {} VARIABLE {} MODULE layer_top LOOP {} BUNDLEDNAME wt DSP 0 BRAM 2 URAM 0}} report_dict {TOPINST layer_top MODULE2INSTS {layer_top layer_top layer_top_Pipeline_BIAS_LOOP grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 layer2 grp_layer2_fu_1547 layer2_Pipeline_BIAS_LOOP grp_layer2_Pipeline_BIAS_LOOP_fu_1455 layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 conv_1 grp_conv_1_fu_1641 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969 layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 conv_2 grp_conv_2_fu_1726 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 layer3 grp_layer3_fu_2222 layer3_Pipeline_BIAS_LOOP grp_layer3_Pipeline_BIAS_LOOP_fu_1486 layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 conv grp_conv_fu_1662 layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157} INST2MODULE {layer_top layer_top grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 layer_top_Pipeline_BIAS_LOOP grp_layer2_fu_1547 layer2 grp_layer2_Pipeline_BIAS_LOOP_fu_1455 layer2_Pipeline_BIAS_LOOP grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_conv_1_fu_1641 conv_1 grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969 layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_conv_2_fu_1726 conv_2 grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer3_fu_2222 layer3 grp_layer3_Pipeline_BIAS_LOOP_fu_1486 layer3_Pipeline_BIAS_LOOP grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_conv_fu_1662 conv grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157 layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3} INSTDATA {layer_top {DEPTH 1 CHILDREN {grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 grp_layer2_fu_1547 grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 grp_conv_2_fu_1726 grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 grp_layer3_fu_2222}} grp_layer_top_Pipeline_BIAS_LOOP_fu_1539 {DEPTH 2 CHILDREN {}} grp_layer2_fu_1547 {DEPTH 2 CHILDREN {grp_layer2_Pipeline_BIAS_LOOP_fu_1455 grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 grp_conv_1_fu_1641 grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969}} grp_layer2_Pipeline_BIAS_LOOP_fu_1455 {DEPTH 3 CHILDREN {}} grp_layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1463 {DEPTH 3 CHILDREN {}} grp_layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1633 {DEPTH 3 CHILDREN {}} grp_conv_1_fu_1641 {DEPTH 3 CHILDREN {}} grp_layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1969 {DEPTH 3 CHILDREN {}} grp_layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1559 {DEPTH 2 CHILDREN {}} grp_conv_2_fu_1726 {DEPTH 2 CHILDREN {}} grp_layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_2052 {DEPTH 2 CHILDREN {}} grp_layer3_fu_2222 {DEPTH 2 CHILDREN {grp_layer3_Pipeline_BIAS_LOOP_fu_1486 grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 grp_conv_fu_1662 grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157}} grp_layer3_Pipeline_BIAS_LOOP_fu_1486 {DEPTH 3 CHILDREN {}} grp_layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1494 {DEPTH 3 CHILDREN {}} grp_conv_fu_1662 {DEPTH 3 CHILDREN {}} grp_layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1988 {DEPTH 3 CHILDREN {}} grp_layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3_fu_2157 {DEPTH 3 CHILDREN {}}} MODULEDATA {layer_top_Pipeline_BIAS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_102_p2 SOURCE vhls_src/layer1_utils.cpp:89 VARIABLE add_ln89 LOOP BIAS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer_top_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_2831_p2 SOURCE vhls_src/layer1_utils.cpp:30 VARIABLE add_ln30_1 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_2848_p2 SOURCE vhls_src/layer1_utils.cpp:30 VARIABLE add_ln30 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_3040_p2 SOURCE vhls_src/layer1_utils.cpp:33 VARIABLE add_ln33 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_5535_p2 SOURCE vhls_src/layer1_layer1.cpp:142 VARIABLE add_ln142 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U166 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U167 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_1 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U168 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_2 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U169 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_3 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U170 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_4 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U171 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_5 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U172 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_6 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U173 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_7 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U174 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_8 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U175 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_9 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U176 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_10 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U177 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_11 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U178 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_12 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U179 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_13 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U180 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_14 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U181 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_15 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U182 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_16 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U183 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_17 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U184 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_18 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U185 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_19 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U186 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_20 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U187 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_21 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U188 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_22 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U189 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_23 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U190 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_24 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U191 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_25 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U192 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_26 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U193 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_27 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U194 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_28 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U195 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_29 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U196 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_30 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U197 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_31 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U198 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_32 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U199 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_33 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U200 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_34 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U201 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_35 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U202 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_36 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U203 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_37 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U204 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_38 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U205 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_39 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U206 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_40 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U207 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_41 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U208 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_42 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U209 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_43 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U210 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_44 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U211 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_45 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U212 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_46 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U213 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_47 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U214 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_48 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U215 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_49 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U216 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_50 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U217 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_51 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U218 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_52 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U219 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_53 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U220 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_54 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U221 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_55 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U222 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_56 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U223 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_57 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U224 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_58 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U225 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_59 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U226 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_60 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U227 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_61 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U228 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_62 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U229 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_63 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U230 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_64 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U231 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_65 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U232 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_66 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U233 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_67 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U234 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_68 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U235 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_69 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U236 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_70 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U237 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_71 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U238 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_72 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U239 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_73 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U240 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_74 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U241 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_75 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U242 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_76 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U243 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_77 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U244 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_78 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U245 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_79 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U246 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_80 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U247 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_81 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U248 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_82 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U249 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_83 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U250 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_84 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U251 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_85 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U252 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_86 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U253 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_87 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U254 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_88 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U255 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_89 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U256 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_90 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U257 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_91 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U258 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_92 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U259 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_93 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U260 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_94 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U261 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_95 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U262 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_96 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U263 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_97 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U264 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U265 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U266 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U267 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U268 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U269 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U270 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U271 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U272 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U273 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U274 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U275 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U276 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_110 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U277 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_111 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U278 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_112 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U279 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_113 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U280 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_114 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U281 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_115 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U282 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_116 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U283 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_117 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U284 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_118 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U285 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_119 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U286 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_120 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U287 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_121 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U288 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_122 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U289 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_123 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U290 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_124 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U291 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_125 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U292 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_126 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U293 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_127 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U294 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_128 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U295 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_129 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U296 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_130 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U297 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_131 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U298 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_132 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U299 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_133 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U300 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_134 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U301 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_135 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U302 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_136 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U303 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_137 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U304 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_138 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U305 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_139 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U306 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_140 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U307 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_141 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U308 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_142 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U309 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_143 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U310 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_144 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U311 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_145 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U312 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_146 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U313 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_147 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U314 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_148 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U315 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_149 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U316 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_150 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U317 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_151 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U318 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_152 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U319 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_153 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U320 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_154 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U321 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_155 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U322 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_156 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U323 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_157 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U324 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE mul_ln152_158 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_29_1_1_U325 SOURCE vhls_src/layer1_layer1.cpp:149 VARIABLE mul_ln149 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_7319_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_7344_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_1 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_2_fu_7369_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_2 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_3_fu_7394_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_3 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_4_fu_7419_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_4 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_5_fu_7444_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_5 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_6_fu_7469_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_6 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_7_fu_7494_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_7 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_8_fu_7519_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_8 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_9_fu_7544_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_9 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_10_fu_7569_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_10 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_11_fu_7594_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_11 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_12_fu_7619_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_12 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_13_fu_7644_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_13 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_14_fu_7669_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_14 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_15_fu_7694_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_15 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_16_fu_7719_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_16 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_17_fu_7744_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_17 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_18_fu_7769_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_18 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_19_fu_7794_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_19 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_20_fu_7819_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_20 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_21_fu_7844_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_21 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_22_fu_7869_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_22 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_23_fu_7894_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_23 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_24_fu_7919_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_24 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_25_fu_7944_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_25 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_26_fu_7969_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_26 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_27_fu_7994_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_27 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_28_fu_8019_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_28 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_29_fu_8044_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_29 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_30_fu_8069_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_30 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_31_fu_8094_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_31 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_32_fu_8119_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_32 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_33_fu_8144_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_33 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_34_fu_8169_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_34 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_35_fu_8194_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_35 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_36_fu_8219_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_36 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_37_fu_8244_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_37 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_38_fu_8269_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_38 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_39_fu_8294_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_39 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_40_fu_8319_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_40 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_41_fu_8344_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_41 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_42_fu_8369_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_42 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_43_fu_8394_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_43 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_44_fu_8419_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_44 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_45_fu_8444_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_45 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_46_fu_8469_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_46 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_47_fu_8494_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_47 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_48_fu_8519_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_48 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_49_fu_8544_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_49 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_50_fu_8569_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_50 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_51_fu_8594_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_51 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_52_fu_8619_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_52 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_53_fu_8644_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_53 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_54_fu_8669_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_54 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_55_fu_8694_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_55 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_56_fu_8719_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_56 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_57_fu_8744_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_57 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_58_fu_8769_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_58 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_59_fu_8794_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_59 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_60_fu_8819_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_60 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_61_fu_8844_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_61 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_62_fu_8869_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_62 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_63_fu_8894_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_63 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_64_fu_8919_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_64 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_65_fu_8944_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_65 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_66_fu_8969_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_66 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_67_fu_8994_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_67 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_68_fu_9019_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_68 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_69_fu_9044_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_69 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_70_fu_9069_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_70 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_71_fu_9094_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_71 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_72_fu_9119_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_72 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_73_fu_9144_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_73 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_74_fu_9169_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_74 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_75_fu_9194_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_75 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_76_fu_9219_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_76 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_77_fu_9244_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_77 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_78_fu_9269_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_78 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_79_fu_9294_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_79 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_80_fu_9319_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_80 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_81_fu_9344_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_81 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_82_fu_9369_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_82 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_83_fu_9394_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_83 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_84_fu_9419_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_84 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_85_fu_9444_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_85 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_86_fu_9469_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_86 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_87_fu_9494_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_87 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_88_fu_9519_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_88 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_89_fu_9544_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_89 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_90_fu_9569_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_90 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_91_fu_9594_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_91 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_92_fu_9619_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_92 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_93_fu_9644_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_93 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_94_fu_9669_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_94 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_95_fu_9694_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_95 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_96_fu_9719_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_96 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_97_fu_9744_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_97 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_98_fu_9769_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_98 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_99_fu_9794_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_99 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_100_fu_9819_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_100 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_101_fu_9844_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_101 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_102_fu_9869_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_102 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_103_fu_9894_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_103 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_104_fu_9919_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_104 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_105_fu_9944_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_105 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_106_fu_9969_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_106 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_107_fu_9994_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_107 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_108_fu_10019_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_108 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_109_fu_10044_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_109 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_110_fu_10069_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_110 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_111_fu_10094_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_111 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_112_fu_10119_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_112 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_113_fu_10144_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_113 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_114_fu_10169_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_114 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_115_fu_10194_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_115 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_116_fu_10219_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_116 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_117_fu_10244_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_117 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_118_fu_10269_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_118 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_119_fu_10294_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_119 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_120_fu_10319_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_120 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_121_fu_10344_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_121 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_122_fu_10369_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_122 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_123_fu_10394_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_123 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_124_fu_10419_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_124 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_125_fu_10444_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_125 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_126_fu_10469_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_126 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_127_fu_10494_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_127 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_128_fu_10519_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_128 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_129_fu_10544_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_129 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_130_fu_10569_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_130 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_131_fu_10594_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_131 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_132_fu_10619_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_132 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_133_fu_10644_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_133 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_134_fu_10669_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_134 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_135_fu_10694_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_135 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_136_fu_10719_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_136 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_137_fu_10744_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_137 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_138_fu_10769_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_138 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_139_fu_10794_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_139 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_140_fu_10819_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_140 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_141_fu_10844_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_141 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_142_fu_10869_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_142 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_143_fu_10894_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_143 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_144_fu_10919_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_144 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_145_fu_10944_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_145 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_146_fu_10969_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_146 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_147_fu_10994_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_147 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_148_fu_11019_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_148 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_149_fu_11044_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_149 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_150_fu_11069_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_150 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_151_fu_11094_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_151 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_152_fu_11119_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_152 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_153_fu_11144_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_153 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_154_fu_11169_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_154 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_155_fu_11194_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_155 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_156_fu_11219_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_156 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_157_fu_11244_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_157 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_158_fu_11269_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_158 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_159_fu_11294_p2 SOURCE vhls_src/layer1_layer1.cpp:152 VARIABLE add_ln152_159 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 160 BRAM 0 URAM 0}} layer_top_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_2533_p2 SOURCE vhls_src/layer1_utils.cpp:115 VARIABLE add_ln115_1 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_2545_p2 SOURCE vhls_src/layer1_utils.cpp:115 VARIABLE add_ln115 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_2761_p2 SOURCE vhls_src/layer1_utils.cpp:130 VARIABLE add_ln130 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_fu_3135_p2 SOURCE vhls_src/layer1_utils.cpp:125 VARIABLE temp LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_3140_p2 SOURCE vhls_src/layer1_utils.cpp:112 VARIABLE add_ln112 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_2737_p2 SOURCE vhls_src/layer1_utils.cpp:118 VARIABLE add_ln118 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2_Pipeline_BIAS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_100_p2 SOURCE vhls_src/layer2_utils.cpp:90 VARIABLE add_ln90 LOOP BIAS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_3_fu_5779_p2 SOURCE vhls_src/layer2_utils.cpp:31 VARIABLE add_ln31_3 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_5791_p2 SOURCE vhls_src/layer2_utils.cpp:31 VARIABLE add_ln31 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_2_fu_5863_p2 SOURCE vhls_src/layer2_utils.cpp:31 VARIABLE add_ln31_2 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_3_fu_5873_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54_3 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_4_fu_5903_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54_4 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_5933_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_5_fu_5943_p2 SOURCE vhls_src/layer2_utils.cpp:54 VARIABLE add_ln54_5 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_5954_p2 SOURCE vhls_src/layer2_utils.cpp:34 VARIABLE add_ln34 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2_Pipeline_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_128_p2 SOURCE vhls_src/layer2_utils.cpp:73 VARIABLE add_ln73_1 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_145_p2 SOURCE vhls_src/layer2_utils.cpp:73 VARIABLE add_ln73 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_206_p2 SOURCE vhls_src/layer2_utils.cpp:76 VARIABLE add_ln76 LOOP WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_2_fu_5675_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE add_ln137_2 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_5684_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE add_ln137 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_49_fu_5716_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE empty_49 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next804_fu_5792_p2 SOURCE vhls_src/layer2_layer2.cpp:137 VARIABLE indvars_iv_next804 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_6033_p2 SOURCE vhls_src/layer2_layer2.cpp:140 VARIABLE empty_52 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U986 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U988 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_1 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U990 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_2 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U992 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_3 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U994 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_4 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U996 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_5 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U998 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_6 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1000 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_7 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1002 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_8 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1004 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_9 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1006 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_10 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1008 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_11 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1010 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_12 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1012 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_13 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1014 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_14 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1016 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_15 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1018 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_16 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1020 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_17 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1022 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_18 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1024 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_19 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1026 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_20 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1028 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_21 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1030 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_22 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1032 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_23 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1034 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_24 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1036 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_25 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1038 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_26 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1040 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_27 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1042 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_28 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1044 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_29 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1046 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_30 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1048 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_31 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1050 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_32 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1052 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_33 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1054 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_34 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1056 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_35 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1058 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_36 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1060 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_37 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1062 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_38 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1064 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_39 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1066 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_40 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1068 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_41 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1070 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_42 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1072 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_43 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1074 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_44 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1076 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_45 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1078 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_46 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1080 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_47 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1082 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_48 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1084 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_49 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1086 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_50 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1088 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_51 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1090 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_52 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1092 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_53 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1094 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_54 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1096 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_55 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1098 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_56 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1100 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_57 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1102 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_58 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1104 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_59 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1106 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_60 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1108 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_61 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1110 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_62 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1112 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_63 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1114 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_64 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1116 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_65 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1118 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_66 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1120 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_67 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1122 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_68 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1124 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_69 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1126 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_70 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1128 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_71 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1130 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_72 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1132 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_73 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1134 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_74 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1136 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_75 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1138 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_76 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1140 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_77 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1142 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_78 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1144 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_79 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1146 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_80 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1148 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_81 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1150 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_82 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1152 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_83 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1154 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_84 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1156 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_85 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1158 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_86 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1160 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_87 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1162 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_88 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1164 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_89 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1166 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_90 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1168 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_91 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1170 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_92 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1172 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_93 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1174 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_94 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1176 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_95 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1178 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_96 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1180 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_97 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1182 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_98 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1184 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_99 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1186 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_100 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1188 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_101 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1190 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_102 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1192 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_103 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1194 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_104 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1196 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_105 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1198 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_106 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1200 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_107 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1202 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_108 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1204 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_109 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1206 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_110 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1208 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_111 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1210 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_112 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1212 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_113 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1214 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_114 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1216 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_115 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1218 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_116 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1220 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_117 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1222 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_118 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1224 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_119 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1226 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_120 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1228 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_121 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1230 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_122 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1232 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_123 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1234 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_124 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1236 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_125 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1238 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_126 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1240 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_127 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1242 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_128 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1244 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_129 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1246 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_130 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1248 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_131 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1250 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_132 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1252 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_133 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1254 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_134 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1256 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_135 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1258 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_136 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1260 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_137 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1262 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_138 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1264 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_139 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1266 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_140 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1268 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_141 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1270 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_142 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1272 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_143 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1274 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_144 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1276 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_145 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1278 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_146 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1280 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_147 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1282 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_148 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1284 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_149 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1286 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_150 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1288 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_151 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1290 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_152 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1292 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_153 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1294 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_154 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1296 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_155 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1298 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_156 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1300 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_157 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1302 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE mul_ln153_158 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1304 SOURCE vhls_src/layer2_layer2.cpp:150 VARIABLE mul_ln150 LOOP KH_KW_OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_11372_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1_fu_11397_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_1 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_2_fu_11422_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_2 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_3_fu_11447_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_3 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_4_fu_11472_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_4 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_5_fu_11497_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_5 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_6_fu_11522_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_6 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_7_fu_11547_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_7 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_8_fu_11572_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_8 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_9_fu_11597_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_9 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_10_fu_11622_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_10 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_11_fu_11647_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_11 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_12_fu_11672_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_12 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_13_fu_11697_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_13 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_14_fu_11722_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_14 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_15_fu_11747_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_15 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_16_fu_11772_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_16 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_17_fu_11797_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_17 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_18_fu_11822_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_18 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_19_fu_11847_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_19 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_20_fu_11872_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_20 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_21_fu_11897_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_21 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_22_fu_11922_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_22 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_23_fu_11947_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_23 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_24_fu_11972_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_24 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_25_fu_11997_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_25 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_26_fu_12022_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_26 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_27_fu_12047_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_27 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_28_fu_12072_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_28 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_29_fu_12097_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_29 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_30_fu_12122_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_30 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_31_fu_12147_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_31 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_32_fu_12172_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_32 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_33_fu_12197_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_33 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_34_fu_12222_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_34 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_35_fu_12247_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_35 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_36_fu_12272_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_36 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_37_fu_12297_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_37 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_38_fu_12322_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_38 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_39_fu_12347_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_39 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_40_fu_12372_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_40 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_41_fu_12397_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_41 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_42_fu_12422_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_42 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_43_fu_12447_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_43 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_44_fu_12472_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_44 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_45_fu_12497_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_45 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_46_fu_12522_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_46 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_47_fu_12547_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_47 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_48_fu_12572_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_48 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_49_fu_12597_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_49 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_50_fu_12622_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_50 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_51_fu_12647_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_51 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_52_fu_12672_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_52 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_53_fu_12697_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_53 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_54_fu_12722_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_54 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_55_fu_12747_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_55 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_56_fu_12772_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_56 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_57_fu_12797_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_57 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_58_fu_12822_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_58 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_59_fu_12847_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_59 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_60_fu_12872_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_60 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_61_fu_12897_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_61 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_62_fu_12922_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_62 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_63_fu_12947_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_63 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_64_fu_12972_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_64 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_65_fu_12997_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_65 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_66_fu_13022_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_66 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_67_fu_13047_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_67 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_68_fu_13072_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_68 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_69_fu_13097_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_69 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_70_fu_13122_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_70 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_71_fu_13147_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_71 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_72_fu_13172_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_72 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_73_fu_13197_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_73 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_74_fu_13222_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_74 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_75_fu_13247_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_75 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_76_fu_13272_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_76 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_77_fu_13297_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_77 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_78_fu_13322_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_78 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_79_fu_13347_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_79 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_80_fu_13372_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_80 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_81_fu_13397_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_81 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_82_fu_13422_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_82 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_83_fu_13447_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_83 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_84_fu_13472_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_84 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_85_fu_13497_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_85 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_86_fu_13522_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_86 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_87_fu_13547_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_87 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_88_fu_13572_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_88 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_89_fu_13597_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_89 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_90_fu_13622_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_90 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_91_fu_13647_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_91 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_92_fu_13672_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_92 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_93_fu_13697_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_93 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_94_fu_13722_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_94 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_95_fu_13747_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_95 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_96_fu_13772_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_96 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_97_fu_13797_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_97 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_98_fu_13822_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_98 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_99_fu_13847_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_99 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_100_fu_13872_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_100 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_101_fu_13897_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_101 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_102_fu_13922_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_102 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_103_fu_13947_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_103 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_104_fu_13972_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_104 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_105_fu_13997_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_105 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_106_fu_14022_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_106 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_107_fu_14047_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_107 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_108_fu_14072_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_108 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_109_fu_14097_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_109 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_110_fu_14122_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_110 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_111_fu_14147_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_111 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_112_fu_14172_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_112 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_113_fu_14197_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_113 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_114_fu_14222_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_114 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_115_fu_14247_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_115 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_116_fu_14272_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_116 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_117_fu_14297_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_117 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_118_fu_14322_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_118 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_119_fu_14347_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_119 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_120_fu_14372_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_120 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_121_fu_14397_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_121 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_122_fu_14422_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_122 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_123_fu_14447_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_123 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_124_fu_14472_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_124 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_125_fu_14497_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_125 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_126_fu_14522_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_126 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_127_fu_14547_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_127 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_128_fu_14572_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_128 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_129_fu_14597_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_129 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_130_fu_14622_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_130 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_131_fu_14647_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_131 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_132_fu_14672_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_132 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_133_fu_14697_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_133 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_134_fu_14722_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_134 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_135_fu_14747_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_135 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_136_fu_14772_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_136 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_137_fu_14797_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_137 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_138_fu_14822_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_138 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_139_fu_14847_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_139 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_140_fu_14872_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_140 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_141_fu_14897_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_141 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_142_fu_14922_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_142 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_143_fu_14947_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_143 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_144_fu_14972_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_144 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_145_fu_14997_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_145 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_146_fu_15022_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_146 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_147_fu_15047_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_147 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_148_fu_15072_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_148 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_149_fu_15097_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_149 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_150_fu_15122_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_150 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_151_fu_15147_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_151 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_152_fu_15172_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_152 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_153_fu_15197_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_153 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_154_fu_15222_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_154 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_155_fu_15247_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_155 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_156_fu_15272_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_156 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_157_fu_15297_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_157 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_158_fu_15322_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_158 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_159_fu_15347_p2 SOURCE vhls_src/layer2_layer2.cpp:153 VARIABLE add_ln153_159 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_6205_p2 SOURCE vhls_src/layer2_layer2.cpp:143 VARIABLE add_ln143 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_6211_p2 SOURCE vhls_src/layer2_layer2.cpp:140 VARIABLE add_ln140 LOOP KH_KW_OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 160 BRAM 0 URAM 0}} layer2_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_2_fu_2533_p2 SOURCE vhls_src/layer2_utils.cpp:116 VARIABLE add_ln116_2 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_2545_p2 SOURCE vhls_src/layer2_utils.cpp:116 VARIABLE add_ln116 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_2761_p2 SOURCE vhls_src/layer2_utils.cpp:131 VARIABLE add_ln131 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME temp_fu_3135_p2 SOURCE vhls_src/layer2_utils.cpp:126 VARIABLE temp LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_3140_p2 SOURCE vhls_src/layer2_utils.cpp:113 VARIABLE add_ln113 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_2737_p2 SOURCE vhls_src/layer2_utils.cpp:119 VARIABLE add_ln119 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_20_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_21_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_22_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_23_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_24_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_25_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_26_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_27_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_28_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_29_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_30_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_31_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_32_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_33_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_34_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_35_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_36_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_37_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_38_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_39_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_40_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_41_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_42_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_43_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_44_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_45_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_46_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_47_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_48_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_49_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_50_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_51_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_52_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_53_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_54_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_55_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_56_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_57_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_58_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_59_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_60_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_61_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_62_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_63_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_64_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_65_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_66_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_67_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_68_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_69_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_70_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_71_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_72_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_73_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_74_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_75_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_76_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_77_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_78_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_79_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_80_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_81_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_82_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_83_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_84_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_85_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_86_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_87_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_88_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_89_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_90_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_91_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_92_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_93_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_94_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_95_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_96_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_97_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_98_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_99_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_100_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_101_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_102_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_103_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_104_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_105_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_106_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_107_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_108_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_109_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_110_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_111_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_112_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_113_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_114_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_115_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_116_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_117_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_118_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_119_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_120_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_121_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_122_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_123_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_124_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_125_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_126_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_127_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_128_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_129_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_130_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_131_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_132_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_133_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_134_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_135_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_136_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_137_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_138_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_139_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_140_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_141_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_142_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_143_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_144_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_145_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_146_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_147_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_148_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_149_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_150_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_151_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_152_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_153_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_154_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_155_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_156_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_157_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_158_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_159_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_160_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_161_U SOURCE vhls_src/layer2_layer2.cpp:41 VARIABLE conv_in_buf_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_U SOURCE vhls_src/layer2_layer2.cpp:45 VARIABLE conv_wt_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_bias_buf_U SOURCE vhls_src/layer2_layer2.cpp:48 VARIABLE conv_bias_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_3_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_4_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_5_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_6_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_7_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_8_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_9_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_10_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_11_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_12_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_13_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_14_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_15_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_16_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_17_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_18_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_19_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_20_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_21_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_22_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_23_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_24_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_25_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_26_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_27_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_28_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_29_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_30_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_31_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_32_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_33_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_34_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_35_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_36_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_37_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_38_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_39_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_40_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_41_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_42_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_43_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_44_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_45_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_46_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_47_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_48_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_49_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_50_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_51_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_52_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_53_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_54_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_55_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_56_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_57_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_58_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_59_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_60_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_61_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_62_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_63_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_64_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_65_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_66_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_67_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_68_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_69_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_70_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_71_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_72_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_73_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_74_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_75_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_76_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_77_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_78_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_79_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_80_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_81_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_82_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_83_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_84_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_85_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_86_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_87_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_88_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_89_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_90_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_91_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_92_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_93_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_94_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_95_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_96_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_97_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_98_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_99_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_100_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_101_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_102_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_103_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_104_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_105_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_106_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_107_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_108_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_109_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_110_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_111_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_112_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_113_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_114_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_115_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_116_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_117_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_118_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_119_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_120_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_121_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_122_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_123_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_124_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_125_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_126_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_127_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_128_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_129_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_130_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_131_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_132_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_133_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_134_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_135_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_136_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_137_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_138_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_139_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_140_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_141_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_142_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_143_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_144_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_145_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_146_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_147_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_148_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_149_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_150_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_151_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_152_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_153_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_154_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_155_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_156_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_157_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_158_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_159_U SOURCE vhls_src/layer2_layer2.cpp:51 VARIABLE conv_out_buf_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_2197_p2 SOURCE vhls_src/layer2_layer2.cpp:75 VARIABLE add_ln75_1 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_2209_p2 SOURCE vhls_src/layer2_layer2.cpp:75 VARIABLE add_ln75 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_1_fu_2219_p2 SOURCE vhls_src/layer2_layer2.cpp:78 VARIABLE add_ln78_1 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln78_fu_2231_p2 SOURCE vhls_src/layer2_layer2.cpp:78 VARIABLE add_ln78 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 160 BRAM 323 URAM 0}} layer3_Pipeline_BIAS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_100_p2 SOURCE vhls_src/layer3_utils.cpp:90 VARIABLE add_ln90 LOOP BIAS_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer3_Pipeline_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_2979_p2 SOURCE vhls_src/layer3_utils.cpp:31 VARIABLE add_ln31_1 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_2991_p2 SOURCE vhls_src/layer3_utils.cpp:31 VARIABLE add_ln31 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_3023_p2 SOURCE vhls_src/layer3_utils.cpp:54 VARIABLE add_ln54 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_3070_p2 SOURCE vhls_src/layer3_utils.cpp:34 VARIABLE add_ln34 LOOP INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_5533_p2 SOURCE vhls_src/layer3_layer3.cpp:138 VARIABLE add_ln138 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1970 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1971 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_1 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1972 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_2 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1973 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_3 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1974 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_4 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1975 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_5 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1976 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_6 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1977 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_7 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1978 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_8 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1979 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_9 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1980 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_10 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1981 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_11 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1982 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_12 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1983 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_13 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1984 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_14 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1985 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_15 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1986 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_16 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1987 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_17 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1988 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_18 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1989 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_19 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1990 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_20 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1991 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_21 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1992 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_22 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1993 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_23 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1994 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_24 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1995 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_25 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1996 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_26 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1997 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_27 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1998 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_28 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U1999 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_29 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2000 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_30 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2001 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_31 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2002 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_32 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2003 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_33 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2004 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_34 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2005 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_35 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2006 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_36 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2007 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_37 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2008 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_38 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2009 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_39 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2010 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_40 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2011 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_41 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2012 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_42 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2013 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_43 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2014 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_44 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2015 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_45 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2016 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_46 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2017 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_47 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2018 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_48 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2019 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_49 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2020 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_50 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2021 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_51 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2022 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_52 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2023 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_53 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2024 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_54 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2025 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_55 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2026 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_56 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2027 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_57 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2028 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_58 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2029 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_59 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2030 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_60 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2031 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_61 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2032 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_62 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2033 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_63 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2034 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_64 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2035 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_65 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2036 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_66 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2037 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_67 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2038 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_68 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2039 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_69 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2040 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_70 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2041 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_71 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2042 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_72 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2043 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_73 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2044 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_74 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2045 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_75 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2046 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_76 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2047 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_77 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2048 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_78 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2049 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_79 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2050 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_80 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2051 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_81 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2052 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_82 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2053 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_83 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2054 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_84 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2055 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_85 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2056 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_86 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2057 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_87 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2058 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_88 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2059 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_89 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2060 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_90 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2061 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_91 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2062 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_92 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2063 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_93 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2064 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_94 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2065 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_95 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2066 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_96 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2067 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_97 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2068 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_98 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2069 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_99 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2070 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_100 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2071 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_101 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2072 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_102 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2073 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_103 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2074 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_104 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2075 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_105 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2076 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_106 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2077 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_107 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2078 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_108 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2079 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_109 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2080 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_110 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2081 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_111 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2082 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_112 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2083 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_113 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2084 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_114 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2085 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_115 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2086 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_116 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2087 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_117 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2088 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_118 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2089 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_119 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2090 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_120 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2091 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_121 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2092 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_122 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2093 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_123 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2094 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_124 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2095 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_125 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2096 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_126 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2097 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_127 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2098 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_128 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2099 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_129 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2100 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_130 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2101 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_131 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2102 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_132 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2103 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_133 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2104 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_134 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2105 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_135 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2106 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_136 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2107 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_137 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2108 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_138 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2109 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_139 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2110 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_140 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2111 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_141 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2112 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_142 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2113 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_143 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2114 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_144 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2115 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_145 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2116 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_146 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2117 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_147 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2118 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_148 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2119 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_149 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2120 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_150 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2121 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_151 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2122 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_152 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2123 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_153 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2124 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_154 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2125 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_155 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2126 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_156 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2127 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_157 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2128 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE mul_ln148_158 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_16s_29_1_1_U2129 SOURCE vhls_src/layer3_layer3.cpp:145 VARIABLE mul_ln145 LOOP OH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_7317_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_7342_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_1 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_2_fu_7367_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_2 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_3_fu_7392_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_3 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_4_fu_7417_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_4 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_5_fu_7442_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_5 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_6_fu_7467_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_6 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_7_fu_7492_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_7 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_8_fu_7517_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_8 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_9_fu_7542_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_9 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_10_fu_7567_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_10 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_11_fu_7592_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_11 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_12_fu_7617_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_12 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_13_fu_7642_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_13 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_14_fu_7667_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_14 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_15_fu_7692_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_15 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_16_fu_7717_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_16 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_17_fu_7742_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_17 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_18_fu_7767_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_18 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_19_fu_7792_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_19 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_20_fu_7817_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_20 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_21_fu_7842_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_21 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_22_fu_7867_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_22 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_23_fu_7892_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_23 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_24_fu_7917_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_24 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_25_fu_7942_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_25 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_26_fu_7967_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_26 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_27_fu_7992_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_27 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_28_fu_8017_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_28 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_29_fu_8042_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_29 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_30_fu_8067_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_30 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_31_fu_8092_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_31 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_32_fu_8117_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_32 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_33_fu_8142_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_33 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_34_fu_8167_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_34 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_35_fu_8192_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_35 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_36_fu_8217_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_36 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_37_fu_8242_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_37 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_38_fu_8267_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_38 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_39_fu_8292_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_39 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_40_fu_8317_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_40 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_41_fu_8342_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_41 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_42_fu_8367_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_42 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_43_fu_8392_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_43 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_44_fu_8417_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_44 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_45_fu_8442_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_45 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_46_fu_8467_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_46 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_47_fu_8492_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_47 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_48_fu_8517_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_48 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_49_fu_8542_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_49 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_50_fu_8567_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_50 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_51_fu_8592_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_51 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_52_fu_8617_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_52 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_53_fu_8642_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_53 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_54_fu_8667_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_54 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_55_fu_8692_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_55 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_56_fu_8717_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_56 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_57_fu_8742_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_57 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_58_fu_8767_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_58 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_59_fu_8792_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_59 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_60_fu_8817_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_60 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_61_fu_8842_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_61 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_62_fu_8867_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_62 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_63_fu_8892_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_63 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_64_fu_8917_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_64 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_65_fu_8942_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_65 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_66_fu_8967_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_66 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_67_fu_8992_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_67 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_68_fu_9017_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_68 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_69_fu_9042_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_69 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_70_fu_9067_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_70 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_71_fu_9092_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_71 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_72_fu_9117_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_72 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_73_fu_9142_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_73 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_74_fu_9167_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_74 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_75_fu_9192_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_75 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_76_fu_9217_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_76 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_77_fu_9242_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_77 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_78_fu_9267_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_78 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_79_fu_9292_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_79 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_80_fu_9317_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_80 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_81_fu_9342_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_81 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_82_fu_9367_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_82 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_83_fu_9392_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_83 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_84_fu_9417_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_84 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_85_fu_9442_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_85 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_86_fu_9467_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_86 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_87_fu_9492_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_87 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_88_fu_9517_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_88 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_89_fu_9542_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_89 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_90_fu_9567_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_90 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_91_fu_9592_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_91 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_92_fu_9617_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_92 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_93_fu_9642_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_93 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_94_fu_9667_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_94 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_95_fu_9692_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_95 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_96_fu_9717_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_96 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_97_fu_9742_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_97 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_98_fu_9767_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_98 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_99_fu_9792_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_99 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_100_fu_9817_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_100 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_101_fu_9842_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_101 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_102_fu_9867_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_102 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_103_fu_9892_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_103 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_104_fu_9917_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_104 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_105_fu_9942_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_105 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_106_fu_9967_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_106 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_107_fu_9992_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_107 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_108_fu_10017_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_108 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_109_fu_10042_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_109 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_110_fu_10067_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_110 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_111_fu_10092_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_111 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_112_fu_10117_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_112 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_113_fu_10142_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_113 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_114_fu_10167_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_114 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_115_fu_10192_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_115 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_116_fu_10217_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_116 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_117_fu_10242_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_117 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_118_fu_10267_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_118 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_119_fu_10292_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_119 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_120_fu_10317_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_120 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_121_fu_10342_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_121 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_122_fu_10367_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_122 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_123_fu_10392_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_123 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_124_fu_10417_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_124 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_125_fu_10442_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_125 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_126_fu_10467_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_126 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_127_fu_10492_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_127 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_128_fu_10517_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_128 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_129_fu_10542_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_129 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_130_fu_10567_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_130 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_131_fu_10592_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_131 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_132_fu_10617_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_132 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_133_fu_10642_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_133 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_134_fu_10667_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_134 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_135_fu_10692_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_135 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_136_fu_10717_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_136 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_137_fu_10742_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_137 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_138_fu_10767_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_138 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_139_fu_10792_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_139 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_140_fu_10817_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_140 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_141_fu_10842_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_141 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_142_fu_10867_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_142 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_143_fu_10892_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_143 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_144_fu_10917_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_144 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_145_fu_10942_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_145 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_146_fu_10967_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_146 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_147_fu_10992_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_147 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_148_fu_11017_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_148 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_149_fu_11042_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_149 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_150_fu_11067_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_150 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_151_fu_11092_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_151 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_152_fu_11117_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_152 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_153_fu_11142_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_153 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_154_fu_11167_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_154 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_155_fu_11192_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_155 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_156_fu_11217_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_156 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_157_fu_11242_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_157 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_158_fu_11267_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_158 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_159_fu_11292_p2 SOURCE vhls_src/layer3_layer3.cpp:148 VARIABLE add_ln148_159 LOOP OH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 160 BRAM 0 URAM 0}} layer3_Pipeline_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_2532_p2 SOURCE vhls_src/layer3_utils.cpp:116 VARIABLE add_ln116_1 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_2544_p2 SOURCE vhls_src/layer3_utils.cpp:116 VARIABLE add_ln116 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_3082_p2 SOURCE vhls_src/layer3_utils.cpp:126 VARIABLE add_ln126 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_2736_p2 SOURCE vhls_src/layer3_utils.cpp:119 VARIABLE add_ln119 LOOP OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} layer3_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_513_p2 SOURCE vhls_src/layer3_utils.cpp:137 VARIABLE add_ln137_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_318_p2 SOURCE vhls_src/layer3_utils.cpp:137 VARIABLE add_ln137 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_10ns_14ns_12ns_23_4_1_U2618 SOURCE vhls_src/layer3_utils.cpp:137 VARIABLE mul_ln137 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_16ns_25_1_1_U2617 SOURCE vhls_src/layer3_utils.cpp:137 VARIABLE mul_ln137_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_398_p2 SOURCE vhls_src/layer3_utils.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_10ns_14ns_12ns_23_4_1_U2618 SOURCE vhls_src/layer3_utils.cpp:143 VARIABLE add_ln143_6 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_7_fu_634_p2 SOURCE vhls_src/layer3_utils.cpp:143 VARIABLE add_ln143_7 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_5_fu_657_p2 SOURCE vhls_src/layer3_utils.cpp:143 VARIABLE add_ln143_5 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_fu_675_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE sub_ln144 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_1_fu_719_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE sub_ln144_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_729_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_4_fu_755_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE sub_ln144_4 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_1_fu_803_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE add_ln144_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_2_fu_847_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE add_ln144_2 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_2_fu_863_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE sub_ln144_2 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_3_fu_890_p2 SOURCE vhls_src/layer3_utils.cpp:144 VARIABLE add_ln144_3 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_523_p2 SOURCE vhls_src/layer3_utils.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_528_p2 SOURCE vhls_src/layer3_utils.cpp:139 VARIABLE add_ln139_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_139_2_VITIS_LOOP_141_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} layer3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_20_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_21_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_22_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_23_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_24_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_25_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_26_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_27_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_28_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_29_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_30_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_31_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_32_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_33_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_34_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_35_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_36_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_37_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_38_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_39_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_40_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_41_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_42_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_43_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_44_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_45_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_46_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_47_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_48_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_49_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_50_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_51_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_52_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_53_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_54_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_55_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_56_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_57_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_58_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_59_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_60_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_61_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_62_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_63_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_64_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_65_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_66_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_67_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_68_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_69_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_70_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_71_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_72_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_73_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_74_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_75_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_76_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_77_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_78_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_79_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_80_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_81_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_82_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_83_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_84_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_85_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_86_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_87_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_88_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_89_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_90_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_91_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_92_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_93_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_94_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_95_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_96_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_97_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_98_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_99_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_100_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_101_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_102_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_103_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_104_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_105_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_106_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_107_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_108_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_109_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_110_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_111_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_112_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_113_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_114_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_115_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_116_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_117_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_118_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_119_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_120_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_121_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_122_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_123_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_124_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_125_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_126_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_127_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_128_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_129_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_130_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_131_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_132_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_133_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_134_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_135_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_136_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_137_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_138_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_139_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_140_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_141_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_142_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_143_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_144_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_145_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_146_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_147_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_148_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_149_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_150_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_151_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_152_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_153_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_154_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_155_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_156_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_157_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_158_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_159_U SOURCE vhls_src/layer3_layer3.cpp:34 VARIABLE conv_in_buf_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_bias_buf_U SOURCE vhls_src/layer3_layer3.cpp:41 VARIABLE conv_bias_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_3_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_4_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_5_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_6_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_7_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_8_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_9_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_10_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_11_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_12_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_13_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_14_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_15_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_16_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_17_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_18_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_19_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_20_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_21_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_22_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_23_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_24_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_25_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_26_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_27_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_28_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_29_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_30_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_31_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_32_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_33_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_34_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_35_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_36_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_37_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_38_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_39_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_40_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_41_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_42_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_43_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_44_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_45_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_46_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_47_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_48_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_49_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_50_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_51_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_52_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_53_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_54_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_55_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_56_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_57_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_58_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_59_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_60_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_61_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_62_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_63_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_64_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_65_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_66_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_67_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_68_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_69_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_70_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_71_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_72_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_73_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_74_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_75_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_76_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_77_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_78_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_79_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_80_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_81_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_82_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_83_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_84_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_85_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_86_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_87_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_88_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_89_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_90_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_91_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_92_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_93_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_94_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_95_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_96_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_97_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_98_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_99_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_100_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_101_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_102_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_103_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_104_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_105_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_106_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_107_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_108_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_109_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_110_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_111_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_112_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_113_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_114_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_115_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_116_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_117_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_118_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_119_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_120_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_121_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_122_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_123_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_124_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_125_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_126_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_127_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_128_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_129_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_130_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_131_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_132_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_133_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_134_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_135_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_136_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_137_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_138_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_139_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_140_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_141_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_142_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_143_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_144_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_145_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_146_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_147_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_148_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_149_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_150_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_151_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_152_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_153_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_154_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_155_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_156_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_157_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_158_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_159_U SOURCE vhls_src/layer3_layer3.cpp:44 VARIABLE conv_out_buf_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_2242_p2 SOURCE vhls_src/layer3_layer3.cpp:68 VARIABLE add_ln68 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_2261_p2 SOURCE vhls_src/layer3_layer3.cpp:71 VARIABLE add_ln71_1 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_2273_p2 SOURCE vhls_src/layer3_layer3.cpp:71 VARIABLE add_ln71 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 162 BRAM 321 URAM 0}} layer_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_1_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_2_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_3_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_4_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_5_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_6_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_7_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_8_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_9_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_10_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_11_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_12_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_13_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_14_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_15_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_16_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_17_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_18_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_19_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_20_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_21_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_22_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_23_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_24_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_25_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_26_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_27_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_28_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_29_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_30_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_31_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_32_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_33_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_34_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_35_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_36_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_37_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_38_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_39_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_40_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_41_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_42_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_43_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_44_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_45_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_46_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_47_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_48_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_49_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_50_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_51_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_52_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_53_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_54_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_55_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_56_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_57_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_58_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_59_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_60_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_61_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_62_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_63_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_64_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_65_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_66_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_67_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_68_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_69_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_70_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_71_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_72_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_73_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_74_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_75_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_76_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_77_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_78_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_79_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_80_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_81_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_82_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_83_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_84_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_85_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_86_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_87_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_88_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_89_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_90_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_91_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_92_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_93_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_94_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_95_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_96_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_97_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_98_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_99_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_100_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_101_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_102_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_103_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_104_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_105_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_106_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_107_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_108_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_109_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_110_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_111_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_112_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_113_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_114_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_115_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_116_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_117_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_118_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_119_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_120_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_121_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_122_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_123_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_124_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_125_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_126_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_127_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_128_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_129_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_130_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_131_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_132_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_133_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_134_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_135_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_136_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_137_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_138_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_139_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_140_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_141_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_142_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_143_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_144_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_145_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_146_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_147_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_148_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_149_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_150_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_151_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_152_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_153_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_154_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_155_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_156_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_157_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_158_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_159_U SOURCE vhls_src/layer1_layer1.cpp:40 VARIABLE conv_in_buf_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_bias_buf_U SOURCE vhls_src/layer1_layer1.cpp:47 VARIABLE conv_bias_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_1_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_2_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_3_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_4_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_5_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_6_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_7_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_8_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_9_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_10_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_11_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_12_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_13_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_14_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_15_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_16_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_17_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_18_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_19_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_20_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_21_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_22_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_23_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_24_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_25_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_26_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_27_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_28_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_29_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_30_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_31_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_32_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_33_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_34_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_35_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_36_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_37_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_38_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_39_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_40_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_41_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_42_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_43_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_44_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_45_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_46_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_47_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_48_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_49_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_50_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_51_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_52_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_53_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_54_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_55_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_56_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_57_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_58_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_59_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_60_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_61_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_62_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_63_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_64_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_65_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_66_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_67_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_68_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_69_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_70_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_71_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_72_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_73_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_74_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_75_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_76_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_77_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_78_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_79_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_80_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_81_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_82_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_83_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_84_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_85_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_86_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_87_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_88_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_89_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_90_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_91_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_92_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_93_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_94_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_95_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_96_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_97_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_98_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_99_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_100_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_101_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_102_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_103_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_104_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_105_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_106_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_107_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_108_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_109_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_110_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_111_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_112_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_113_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_114_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_115_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_116_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_117_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_118_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_119_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_120_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_121_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_122_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_123_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_124_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_125_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_126_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_127_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_128_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_129_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_130_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_131_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_132_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_133_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_134_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_135_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_136_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_137_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_138_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_139_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_140_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_141_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_142_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_143_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_144_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_145_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_146_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_147_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_148_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_149_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_150_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_151_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_152_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_153_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_154_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_155_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_156_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_157_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_158_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME conv_out_buf_159_U SOURCE vhls_src/layer1_layer1.cpp:50 VARIABLE conv_out_buf_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_1_fu_2317_p2 SOURCE vhls_src/layer1_layer1.cpp:74 VARIABLE add_ln74_1 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln74_fu_2323_p2 SOURCE vhls_src/layer1_layer1.cpp:74 VARIABLE add_ln74 LOOP KERNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_2337_p2 SOURCE vhls_src/layer1_layer1.cpp:77 VARIABLE add_ln77 LOOP CHANNEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer1_fm_buf_U SOURCE {} VARIABLE layer1_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1610 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer2_fm_buf_U SOURCE {} VARIABLE layer2_fm_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1610 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 482 BRAM 4189 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.97 seconds; current allocated memory: 2.431 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for layer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for layer_top.
Execute       syn_report -model layer_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 55.98 sec.
Command   csynth_design done; 202.23 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 185.74 seconds. CPU system time: 9.08 seconds. Elapsed time: 202.23 seconds; current allocated memory: 844.016 MB.
Execute   cleanup_all 
Command   cleanup_all done; 0.4 sec.
