<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CBUFF_Hw_Attrib_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CBUFF_Hw_Attrib_t Struct Reference<div class="ingroups"><a class="el" href="group___c_b_u_f_f___d_r_i_v_e_r.html">CBUFF Driver</a> &raquo; <a class="el" href="group___c_b_u_f_f___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html">CBUFF Driver Internal Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>CBUFF Hardware Attributes.  
 <a href="struct_c_b_u_f_f___hw___attrib__t.html#details">More...</a></p>

<p><code>#include &lt;drivers/cbuff/include/cbuff_internal.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a5e691e4a83c623f2d1c4fee51172cb0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e691e4a83c623f2d1c4fee51172cb0d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a5e691e4a83c623f2d1c4fee51172cb0d">baseAddress</a></td></tr>
<tr class="memdesc:a5e691e4a83c623f2d1c4fee51172cb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the CBUFF module. <br /></td></tr>
<tr class="separator:a5e691e4a83c623f2d1c4fee51172cb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed66cd5faf62149fe09f8c0b61ac8d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaed66cd5faf62149fe09f8c0b61ac8d8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#aaed66cd5faf62149fe09f8c0b61ac8d8">fifoBaseAddress</a></td></tr>
<tr class="memdesc:aaed66cd5faf62149fe09f8c0b61ac8d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBUFF FIFO Base address: This is the EDMA3/DSS base address. <br /></td></tr>
<tr class="separator:aaed66cd5faf62149fe09f8c0b61ac8d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b0f8b53134bf00083b0eef747d59ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85b0f8b53134bf00083b0eef747d59ab"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a85b0f8b53134bf00083b0eef747d59ab">cbuffChannelId</a> [EDMA_NUM_CC][<a class="el" href="group___c_b_u_f_f___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_e_f_i_n_i_t_i_o_n.html#ga8265dc43ec23938b90ecb3f361d516fd">CBUFF_MAX_NUM_SESSION</a>]</td></tr>
<tr class="memdesc:a85b0f8b53134bf00083b0eef747d59ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBUFF EDMA Physical Channel Identifier: <br /></td></tr>
<tr class="separator:a85b0f8b53134bf00083b0eef747d59ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a122d9bbf6c505dbd56c62f5a759afac9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a122d9bbf6c505dbd56c62f5a759afac9"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a122d9bbf6c505dbd56c62f5a759afac9">adcBaseAddress</a></td></tr>
<tr class="memdesc:a122d9bbf6c505dbd56c62f5a759afac9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the ADC Buffer: This should be the address as seen by the EDMA3/DSS. <br /></td></tr>
<tr class="separator:a122d9bbf6c505dbd56c62f5a759afac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e6a22629a7a4bcd84f2da2f5fa1b339"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e6a22629a7a4bcd84f2da2f5fa1b339"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a4e6a22629a7a4bcd84f2da2f5fa1b339">cpSingleChirpInterleavedAddress</a> [4]</td></tr>
<tr class="memdesc:a4e6a22629a7a4bcd84f2da2f5fa1b339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Chirp Interleaved Base address of the Chirp Parameter: This should be the address as seen by the EDMA3/DSS. <br /></td></tr>
<tr class="separator:a4e6a22629a7a4bcd84f2da2f5fa1b339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ec328fba8c97112d10d0fd72c66593"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4ec328fba8c97112d10d0fd72c66593"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#ab4ec328fba8c97112d10d0fd72c66593">cpSingleChirpNonInterleavedAddress</a> [4]</td></tr>
<tr class="memdesc:ab4ec328fba8c97112d10d0fd72c66593"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single Chirp Non-Interleaved Base address of the Chirp Parameter: This should be the address as seen by the EDMA3/DSS. <br /></td></tr>
<tr class="separator:ab4ec328fba8c97112d10d0fd72c66593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe208b3fa40db07f82159a61c48242cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe208b3fa40db07f82159a61c48242cd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#afe208b3fa40db07f82159a61c48242cd">cpMultipleChirpNonInterleavedAddress</a> [8]</td></tr>
<tr class="memdesc:afe208b3fa40db07f82159a61c48242cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiple Chirp Non-Interleaved Base address of the Chirp Parameter: This should be the address as seen by the EDMA3/DSS. <br /></td></tr>
<tr class="separator:afe208b3fa40db07f82159a61c48242cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7fadcc7c95729d6c61fac9331894b51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7fadcc7c95729d6c61fac9331894b51"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#ab7fadcc7c95729d6c61fac9331894b51">csiProtocolEngineAddress</a></td></tr>
<tr class="memdesc:ab7fadcc7c95729d6c61fac9331894b51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of the CSI Protocol Engine register space. <br /></td></tr>
<tr class="separator:ab7fadcc7c95729d6c61fac9331894b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d921ce05e713479d42f5dc765f6a797"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d921ce05e713479d42f5dc765f6a797"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a7d921ce05e713479d42f5dc765f6a797">maxLVDSLanesSupported</a></td></tr>
<tr class="memdesc:a7d921ce05e713479d42f5dc765f6a797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of LVDS Lanes which are supported. <br /></td></tr>
<tr class="separator:a7d921ce05e713479d42f5dc765f6a797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8674d6d94827e0edb15577f0578ce3d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8674d6d94827e0edb15577f0578ce3d6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a8674d6d94827e0edb15577f0578ce3d6">errorInterrupt</a></td></tr>
<tr class="memdesc:a8674d6d94827e0edb15577f0578ce3d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBUFF Error Interrupt Number. <br /></td></tr>
<tr class="separator:a8674d6d94827e0edb15577f0578ce3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe79dfee2aa7134ec9fadd8f8335c12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aefe79dfee2aa7134ec9fadd8f8335c12"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#aefe79dfee2aa7134ec9fadd8f8335c12">cbuffInterrupt</a></td></tr>
<tr class="memdesc:aefe79dfee2aa7134ec9fadd8f8335c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBUFF Interrupt Number. <br /></td></tr>
<tr class="separator:aefe79dfee2aa7134ec9fadd8f8335c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf92de79ca29658140a43f96f1501736"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf92de79ca29658140a43f96f1501736"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#adf92de79ca29658140a43f96f1501736">frameStartInterrupt</a></td></tr>
<tr class="memdesc:adf92de79ca29658140a43f96f1501736"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBUFF Frame Start Interrupt. <br /></td></tr>
<tr class="separator:adf92de79ca29658140a43f96f1501736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95831a3dd0a55a6007059dfa45e06986"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95831a3dd0a55a6007059dfa45e06986"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a95831a3dd0a55a6007059dfa45e06986">chirpModeStartIndex</a></td></tr>
<tr class="memdesc:a95831a3dd0a55a6007059dfa45e06986"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBUFF Chirp Mode Start Index: This is the range of chirp modes which are supported by the platform. <br /></td></tr>
<tr class="separator:a95831a3dd0a55a6007059dfa45e06986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12dcfd5b9032e6e7cb0b2db9411e0515"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12dcfd5b9032e6e7cb0b2db9411e0515"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_b_u_f_f___hw___attrib__t.html#a12dcfd5b9032e6e7cb0b2db9411e0515">chirpModeEndIndex</a></td></tr>
<tr class="memdesc:a12dcfd5b9032e6e7cb0b2db9411e0515"><td class="mdescLeft">&#160;</td><td class="mdescRight">CBUFF Chirp Mode End Index: This is the range of chirp modes which are supported by the platform. <br /></td></tr>
<tr class="separator:a12dcfd5b9032e6e7cb0b2db9411e0515"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CBUFF Hardware Attributes. </p>
<p>The structure contains the hardware atrributes which are used to specify the platform specific configurations. </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/cbuff/include/<a class="el" href="cbuff__internal_8h.html">cbuff_internal.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
