// Seed: 3747890704
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3
);
  logic id_4;
  type_8(
      1 + 1, id_2
  );
  assign id_2 = id_0;
  logic id_5 = 1;
endmodule
