{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730634316946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730634316951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 14:45:16 2024 " "Processing started: Sun Nov 03 14:45:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730634316951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730634316951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Max2 -c Max2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Max2 -c Max2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730634316951 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730634317424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730634317424 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "HY-207.v(186) " "Verilog HDL Module Instantiation warning at HY-207.v(186): ignored dangling comma in List of Port Connections" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 186 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730634329501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hy-207.v 3 3 " "Found 3 design units, including 3 entities, in source file hy-207.v" { { "Info" "ISGN_ENTITY_NAME" "1 HY_207 " "Found entity 1: HY_207" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730634329503 ""} { "Info" "ISGN_ENTITY_NAME" "2 schetchik_key " "Found entity 2: schetchik_key" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730634329503 ""} { "Info" "ISGN_ENTITY_NAME" "3 summator " "Found entity 3: summator" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730634329503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730634329503 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pin63 HY-207.v(167) " "Verilog HDL Implicit Net warning at HY-207.v(167): created implicit net for \"pin63\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730634329504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "chislo_clik HY-207.v(184) " "Verilog HDL Implicit Net warning at HY-207.v(184): created implicit net for \"chislo_clik\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730634329504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "summ_ligth HY-207.v(185) " "Verilog HDL Implicit Net warning at HY-207.v(185): created implicit net for \"summ_ligth\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730634329504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ckik HY-207.v(239) " "Verilog HDL Implicit Net warning at HY-207.v(239): created implicit net for \"ckik\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730634329504 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk HY-207.v(240) " "Verilog HDL Implicit Net warning at HY-207.v(240): created implicit net for \"clk\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730634329504 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HY_207 " "Elaborating entity \"HY_207\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730634329542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pin63 HY-207.v(167) " "Verilog HDL or VHDL warning at HY-207.v(167): object \"pin63\" assigned a value but never read" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730634329543 "|HY_207"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nesumma_ligth HY-207.v(170) " "Verilog HDL or VHDL warning at HY-207.v(170): object \"Nesumma_ligth\" assigned a value but never read" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730634329543 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin4 HY-207.v(4) " "Output port \"pin4\" at HY-207.v(4) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin14 HY-207.v(15) " "Output port \"pin14\" at HY-207.v(15) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin15 HY-207.v(16) " "Output port \"pin15\" at HY-207.v(16) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin16 HY-207.v(17) " "Output port \"pin16\" at HY-207.v(17) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin17 HY-207.v(18) " "Output port \"pin17\" at HY-207.v(18) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin18 HY-207.v(19) " "Output port \"pin18\" at HY-207.v(19) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin19 HY-207.v(20) " "Output port \"pin19\" at HY-207.v(20) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin20 HY-207.v(21) " "Output port \"pin20\" at HY-207.v(21) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin21 HY-207.v(22) " "Output port \"pin21\" at HY-207.v(22) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329544 "|HY_207"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pin36 HY-207.v(33) " "Output port \"pin36\" at HY-207.v(33) has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730634329545 "|HY_207"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "summator summator:summator_inst " "Elaborating entity \"summator\" for hierarchy \"summator:summator_inst\"" {  } { { "HY-207.v" "summator_inst" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730634329552 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "summ_ligth HY-207.v(248) " "Verilog HDL Always Construct warning at HY-207.v(248): variable \"summ_ligth\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1730634329553 "|HY_207|summator:summator_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "summ_ligth HY-207.v(250) " "Verilog HDL Always Construct warning at HY-207.v(250): variable \"summ_ligth\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1730634329553 "|HY_207|summator:summator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schetchik_key summator:summator_inst\|schetchik_key:schetchik_key_inst " "Elaborating entity \"schetchik_key\" for hierarchy \"summator:summator_inst\|schetchik_key:schetchik_key_inst\"" {  } { { "HY-207.v" "schetchik_key_inst" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730634329558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 HY-207.v(217) " "Verilog HDL assignment warning at HY-207.v(217): truncated value with size 32 to match size of target (25)" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730634329559 "|HY_207|summator:summator_inst|schetchik_key:schetchik_key_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730634329753 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "pin64 " "bidirectional pin \"pin64\" has no driver" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1730634329764 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1730634329764 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin2 VCC " "Pin \"pin2\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin3 VCC " "Pin \"pin3\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin4 GND " "Pin \"pin4\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin4"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin14 GND " "Pin \"pin14\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin14"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin15 GND " "Pin \"pin15\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin15"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin16 GND " "Pin \"pin16\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin16"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin17 GND " "Pin \"pin17\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin17"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin18 GND " "Pin \"pin18\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin18"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin19 GND " "Pin \"pin19\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin19"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin20 GND " "Pin \"pin20\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin20"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin21 GND " "Pin \"pin21\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin21"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin36 GND " "Pin \"pin36\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin36"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin38 VCC " "Pin \"pin38\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin38"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin39 VCC " "Pin \"pin39\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin39"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin40 VCC " "Pin \"pin40\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin40"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin41 VCC " "Pin \"pin41\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin41"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin42 VCC " "Pin \"pin42\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin42"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin43 VCC " "Pin \"pin43\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin43"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin44 VCC " "Pin \"pin44\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin44"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin47 VCC " "Pin \"pin47\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin47"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin48 VCC " "Pin \"pin48\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin48"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin49 VCC " "Pin \"pin49\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin49"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin50 VCC " "Pin \"pin50\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin50"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin51 VCC " "Pin \"pin51\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin51"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin52 VCC " "Pin \"pin52\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin52"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin53 VCC " "Pin \"pin53\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin53"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin58 VCC " "Pin \"pin58\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin58"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin66 GND " "Pin \"pin66\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin66"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin67 GND " "Pin \"pin67\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin67"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin68 GND " "Pin \"pin68\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin68"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin69 GND " "Pin \"pin69\" is stuck at GND" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin69"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin73 VCC " "Pin \"pin73\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin73"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin74 VCC " "Pin \"pin74\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin74"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin75 VCC " "Pin \"pin75\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin75"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin76 VCC " "Pin \"pin76\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin76"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin77 VCC " "Pin \"pin77\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin77"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin78 VCC " "Pin \"pin78\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin78"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin81 VCC " "Pin \"pin81\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin81"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin82 VCC " "Pin \"pin82\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin82"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin83 VCC " "Pin \"pin83\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin83"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin84 VCC " "Pin \"pin84\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin84"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin85 VCC " "Pin \"pin85\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin85"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin86 VCC " "Pin \"pin86\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin86"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin87 VCC " "Pin \"pin87\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin87"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin88 VCC " "Pin \"pin88\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin88"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin89 VCC " "Pin \"pin89\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin89"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin90 VCC " "Pin \"pin90\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin90"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin91 VCC " "Pin \"pin91\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin91"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin92 VCC " "Pin \"pin92\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin92"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin95 VCC " "Pin \"pin95\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin95"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin96 VCC " "Pin \"pin96\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin96"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin97 VCC " "Pin \"pin97\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin97"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin98 VCC " "Pin \"pin98\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin98"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin99 VCC " "Pin \"pin99\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin99"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin100 VCC " "Pin \"pin100\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin100"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin1 VCC " "Pin \"pin1\" is stuck at VCC" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730634329778 "|HY_207|pin1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730634329778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin26 " "No output dependent on input pin \"pin26\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin26"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin27 " "No output dependent on input pin \"pin27\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 25 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin28 " "No output dependent on input pin \"pin28\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin28"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin29 " "No output dependent on input pin \"pin29\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 27 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin29"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin30 " "No output dependent on input pin \"pin30\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 28 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin30"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin33 " "No output dependent on input pin \"pin33\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin33"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin34 " "No output dependent on input pin \"pin34\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 30 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin34"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin35 " "No output dependent on input pin \"pin35\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 31 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin35"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin54 " "No output dependent on input pin \"pin54\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin54"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin55 " "No output dependent on input pin \"pin55\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin55"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin56 " "No output dependent on input pin \"pin56\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 55 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin56"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin57 " "No output dependent on input pin \"pin57\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 56 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin57"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin61 " "No output dependent on input pin \"pin61\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin61"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin62 " "No output dependent on input pin \"pin62\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin62"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin70 " "No output dependent on input pin \"pin70\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin70"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin71 " "No output dependent on input pin \"pin71\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 71 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin71"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin72 " "No output dependent on input pin \"pin72\"" {  } { { "HY-207.v" "" { Text "C:/intelFPGA/18.1/project1/HY-207.v" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730634329878 "|HY_207|pin72"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730634329878 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730634329880 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730634329880 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730634329880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730634329880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730634330128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 03 14:45:30 2024 " "Processing ended: Sun Nov 03 14:45:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730634330128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730634330128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730634330128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730634330128 ""}
