-w -erf C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/compile/test1.erf -d C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/compile -s C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/library.cfg -j C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/projlib.cfg -work work -O3 -e 100 -work work -2002 C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/../../../../testbench/verilog/i2c_slave.vhd C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/../../../../testbench/verilog/ack_gen.vhd C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/../../../../testbench/verilog/top_test_bench_4k.vhd C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/../../../../testbench/verilog/clk_reset.vhd C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/../../../../testbench/verilog/top_test_bench.vhd C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/../../../../testbench/verilog/pullup.vhd C:/Users/SEC29/Desktop/i2s_iot/rd1005_i2c_master_controller/rd1005/project/xo3l/verilog/test1/../../../../testbench/verilog/up_model.vhd 