Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 23:49:31 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/conv_layer_hls_submodules/FPMult_PrepModule/post_route_timing.rpt
| Design       : FPMult_PrepModule
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
a[9]                           Mp[0]                          inf           
a[9]                           Mp[10]                         inf           
a[9]                           Mp[11]                         inf           
a[9]                           Mp[12]                         inf           
a[9]                           Mp[13]                         inf           
a[9]                           Mp[14]                         inf           
a[9]                           Mp[15]                         inf           
a[9]                           Mp[16]                         inf           
a[9]                           Mp[17]                         inf           
a[9]                           Mp[18]                         inf           
a[9]                           Mp[19]                         inf           
a[9]                           Mp[1]                          inf           
a[9]                           Mp[20]                         inf           
a[9]                           Mp[21]                         inf           
a[9]                           Mp[2]                          inf           
a[9]                           Mp[3]                          inf           
a[9]                           Mp[4]                          inf           
a[9]                           Mp[5]                          inf           
a[9]                           Mp[6]                          inf           
a[9]                           Mp[7]                          inf           
a[9]                           Mp[8]                          inf           
a[9]                           Mp[9]                          inf           
a[13]                          InputExc[4]                    inf           
b[0]                           InputExc[2]                    inf           
a[13]                          InputExc[3]                    inf           
a[10]                          Ea[0]                          inf           
a[11]                          Ea[1]                          inf           
a[12]                          Ea[2]                          inf           
a[13]                          Ea[3]                          inf           
a[14]                          Ea[4]                          inf           
b[10]                          Eb[0]                          inf           
b[11]                          Eb[1]                          inf           
b[12]                          Eb[2]                          inf           
b[13]                          Eb[3]                          inf           
b[14]                          Eb[4]                          inf           
a[15]                          Sa                             inf           
b[15]                          Sb                             inf           



