Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Aug 12 21:57:49 2025
| Host         : cadence34 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file top_vga_basys3_control_sets_placed.rpt
| Design       : top_vga_basys3
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              91 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              25 |            7 |
| Yes          | Yes                   | No                     |              13 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |               Enable Signal               |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  inst/clk65MHz                  | u_top_vga/u_char/u_ctrl/flip_h_i_1_n_0    | btnC_IBUF                                      |                1 |              1 |         1.00 |
|  inst/clk65MHz                  |                                           | u_top_vga/u_vga_timing/vblnk_reg_0             |                1 |              7 |         7.00 |
|  inst/clk65MHz_clk_wiz_0_en_clk |                                           |                                                |                1 |              8 |         8.00 |
|  inst/clk65MHz                  | u_top_vga/u_char/u_ctrl/next_y            | btnC_IBUF                                      |                3 |             12 |         4.00 |
|  inst/clk65MHz                  | u_top_vga/u_char/u_ctrl/next_x            | btnC_IBUF                                      |                3 |             12 |         4.00 |
|  inst/clk65MHz                  | u_top_vga/u_vga_timing/vcount[10]_i_1_n_0 | btnC_IBUF                                      |                6 |             13 |         2.17 |
|  inst/clk65MHz                  |                                           |                                                |                7 |             18 |         2.57 |
|  inst/clk65MHz                  |                                           | u_top_vga/u_char/u_ctrl/tick_count[20]_i_1_n_0 |                6 |             21 |         3.50 |
|  inst/clk65MHz                  |                                           | btnC_IBUF                                      |               33 |             64 |         1.94 |
+---------------------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


