INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abyss/Desktop/vivado/lab1_sk2/lab1_sk2.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abyss/Desktop/vivado/lab1_sk2/lab1_sk2.srcs/sim_1/new/decode32_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32_t
