<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>4.502</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.502</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>4.502</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>5.498</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.498</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.498</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.498</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>1</BRAM>
    <CLB>0</CLB>
    <DSP>3</DSP>
    <FF>130</FF>
    <LATCH>0</LATCH>
    <LUT>157</LUT>
    <SRL>2</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="fir" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="4">fir_io_s_axi_U grp_fir_Pipeline_loop_fu_80 mac_muladd_16s_10s_31s_31_4_1_U8 shift_reg_U</SubModules>
    <Resources BRAM="1" DSP="3" FF="130" LUT="157" LogicLUT="155" RAMB18="1" SRL="2"/>
    <LocalResources DSP="1" FF="24"/>
  </RtlModule>
  <RtlModule CELL="inst/fir_io_s_axi_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_fir_io_s_axi">
    <Resources FF="70" LUT="59" LogicLUT="59"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_fir_Pipeline_loop">
    <SubModules count="2">flow_control_loop_pipe_sequential_init_U mac_muladd_16s_16s_37s_37_4_1_U1</SubModules>
    <Resources DSP="1" FF="20" LUT="82" LogicLUT="80" SRL="2"/>
    <LocalResources FF="18" LUT="11" LogicLUT="9" SRL="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/flow_control_loop_pipe_sequential_init_U" DEPTH="2" FILE_NAME="fir_fir_Pipeline_loop.v" ORIG_REF_NAME="fir_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="70" LogicLUT="70"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_fir_Pipeline_loop_fu_80/mac_muladd_16s_16s_37s_37_4_1_U1" DEPTH="2" FILE_NAME="fir_fir_Pipeline_loop.v" ORIG_REF_NAME="fir_mac_muladd_16s_16s_37s_37_4_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_16s_10s_31s_31_4_1_U8" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_mac_muladd_16s_10s_31s_31_4_1">
    <Resources DSP="1" FF="16"/>
  </RtlModule>
  <RtlModule CELL="inst/shift_reg_U" DEPTH="1" FILE_NAME="fir.v" ORIG_REF_NAME="fir_shift_reg_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="16" LogicLUT="16" RAMB18="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.177" DATAPATH_LOGIC_DELAY="2.578" DATAPATH_NET_DELAY="1.599" ENDPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[0]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="5.498" STARTPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_29" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.177" DATAPATH_LOGIC_DELAY="2.578" DATAPATH_NET_DELAY="1.599" ENDPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[10]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="5.498" STARTPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_19" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.177" DATAPATH_LOGIC_DELAY="2.578" DATAPATH_NET_DELAY="1.599" ENDPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[11]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="5.498" STARTPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_18" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.177" DATAPATH_LOGIC_DELAY="2.578" DATAPATH_NET_DELAY="1.599" ENDPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[12]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="5.498" STARTPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_17" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.177" DATAPATH_LOGIC_DELAY="2.578" DATAPATH_NET_DELAY="1.599" ENDPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/DIADI[13]" LOGIC_LEVELS="1" MAX_FANOUT="2" SLACK="5.498" STARTPOINT_PIN="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg/CLKBWRCLK">
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" FILE_NAME="fir_shift_reg_RAM_AUTO_1R1W.v" LINE_NUMBER="54"/>
    <CELL NAME="bd_0_i/hls_inst/inst/shift_reg_U/ram_reg_i_16" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="fir_fir_io_s_axi.v" LINE_NUMBER="136"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/fir_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/fir_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/fir_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/fir_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/fir_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/fir_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/fir_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
