-makelib xcelium_lib/sim_clk_gen_v1_0_2 \
  "../../../../Testes1308.srcs/sources_1/bd/design_TestePrecision/ipshared/d987/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_TestePrecision/ip/design_TestePrecision_sim_clk_gen_0_0/sim/design_TestePrecision_sim_clk_gen_0_0.v" \
  "../../../bd/design_TestePrecision/sim/design_TestePrecision.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_TestePrecision/ipshared/ce9f/CMFtesteprecision/solution1/syn/vhdl/CMFtestePrecision.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_TestePrecision/ipshared/ce9f/CMFtesteprecision/solution1/impl/verilog/CMFtestePrecision.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_TestePrecision/ip/design_TestePrecision_CMFtestePrecision_0_0/sim/design_TestePrecision_CMFtestePrecision_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

