Michael Dossis , Georgios Dimitriou, Hardware synthesis of high-level C constructs, Proceedings of the 19th Panhellenic Conference on Informatics, October 01-03, 2015, Athens, Greece
Yuko Hara , Hiroyuki Tomiyama , Shinya Honda , Hiroaki Takada , Katsuya Ishii, Function-Level Partitioning of Sequential Programs for Efficient Behavioral Synthesis, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E90-A n.12, p.2853-2862, December 2007
Soumyadip Bandyopadhyay , Kunal Banerjee , Dipankar Sarkar , Chittaranjan R. Mandal, Translation validation for PRES+ models of parallel behaviours via an FSMD equivalence checker, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Yuko Hara , Hiroyuki Tomiyama , Shinya Honda , Hiroaki Takada , Katsuya Ishii, Complexity-constrainted partitioning of sequential programs for efficient behavioral synthesis, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy
Johan Ditmar , Steve McKeever , Alex Wilson, Area optimisation for field-programmable gate arrays in SystemC hardware compilation, International Journal of Reconfigurable Computing, 2008, p.1-14
Sotirios Xydis , Gianluca Palermo , Vittorio Zaccaria , Cristina Silvano, A meta-model assisted coprocessor synthesis framework for compiler/architecture parameters customization, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Pramod Chandraiah , Rainer Doemer, Pointer re-coding for creating definitive MPSoC models, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
Michael Dossis, Modeling and simulation in a formal design framework, Proceedings of the 6th Balkan Conference in Informatics, September 19-21, 2013, Thessaloniki, Greece
Srikanth Kurra , Neeraj Kumar Singh , Preeti Ranjan Panda, The impact of loop unrolling on controller delay in high level synthesis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Alexandros Papakonstantinou , Deming Chen , Wen-Mei Hwu , Jason Cong , Yun Liang, Throughput-oriented kernel porting onto FPGAs, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas
Sébastien Guillet , Florent de Lamotte , Nicolas le Griguer , Éric Rutten , Guy Gogniat , Jean-Philippe Diguet, Extending UML/MARTE to Support Discrete Controller Synthesis, Application to Reconfigurable Systems-on-Chip Modeling, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.7 n.3, p.1-17, August 2014
Fadi Zaraket , Adnan Aziz , Sarfraz Khurshid, Sequential circuits for program analysis, Proceedings of the twenty-second IEEE/ACM international conference on Automated software engineering, November 05-09, 2007, Atlanta, Georgia, USA
Alexandros Papakonstantinou , Karthik Gururaj , John A. Stratton , Deming Chen , Jason Cong , Wen-Mei W. Hwu, Efficient compilation of CUDA kernels for high-performance computing on FPGAs, ACM Transactions on Embedded Computing Systems (TECS), v.13 n.2, p.1-26, September 2013
Jeremy Fowers , Greg Stitt, Dynafuse: dynamic dependence analysis for FPGA pipeline fusion and locality optimizations, Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, February 11-13, 2013, Monterey, California, USA
Yosi Ben-Asher , Nadav Rotem , Eddie Shochat, Finding the best compromise in compiling compound loops to Verilog, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.9, p.474-486, September, 2010
Ali Mustafa Zaidi , David Greaves, Value State Flow Graph: A Dataflow Compiler IR for Accelerating Control-Intensive Code in Spatial Hardware, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.9 n.2, February 2016
Sotirios Xydis , Kiamal Pekmestzi , Dimitrios Soudris , George Economakos, Compiler-in-the-loop exploration during datapath synthesis for higher quality delay-area trade-offs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.1, p.1-35, January 2013
Pramod Chandraiah , Rainer Dömer, Computer-Aided Recoding to Create Structured and Analyzable System Models, ACM Transactions on Embedded Computing Systems (TECS), v.11S n.1, p.1-27, June 2012
