{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587438398010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587438398010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 20 22:06:37 2020 " "Processing started: Mon Apr 20 22:06:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587438398010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1587438398010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1587438398010 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1587438398911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1587438398911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d DIVISOR.v(7) " "Verilog HDL Declaration information at DIVISOR.v(7): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "DIVISOR.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/DIVISOR.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1587438419052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIVISOR " "Found entity 1: DIVISOR" {  } { { "DIVISOR.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/DIVISOR.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "restador.v(22) " "Verilog HDL information at restador.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1587438419058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador.v 1 1 " "Found 1 design units, including 1 entities, in source file restador.v" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4b.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4b " "Found entity 1: sum4b" {  } { { "sum4b.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/sum4b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD multiplicador.v(17) " "Verilog HDL Declaration information at multiplicador.v(17): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "multiplicador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/multiplicador.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1587438419084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/multiplicador.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587438419098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1587438419098 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout sum4b.v(14) " "Verilog HDL Implicit Net warning at sum4b.v(14): created implicit net for \"Cout\"" {  } { { "sum4b.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/sum4b.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1587438419098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1587438419181 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(70) " "Verilog HDL warning at testbench.v(70): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/testbench.v" 70 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1587438419185 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:uut " "Elaborating entity \"alu\" for hierarchy \"alu:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/Jose/Desktop/LF/ALU/testbench.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587438419196 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "init_resta ALU.v(31) " "Verilog HDL or VHDL warning at ALU.v(31): object \"init_resta\" assigned a value but never read" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587438419201 "|testbench|alu:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ALU.v(65) " "Verilog HDL assignment warning at ALU.v(65): truncated value with size 12 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419201 "|testbench|alu:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 ALU.v(66) " "Verilog HDL assignment warning at ALU.v(66): truncated value with size 11 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419201 "|testbench|alu:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 ALU.v(67) " "Verilog HDL assignment warning at ALU.v(67): truncated value with size 14 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 ALU.v(68) " "Verilog HDL assignment warning at ALU.v(68): truncated value with size 11 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "int_bcd ALU.v(63) " "Verilog HDL Always Construct warning at ALU.v(63): inferring latch(es) for variable \"int_bcd\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[0\] ALU.v(63) " "Inferred latch for \"int_bcd\[0\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[1\] ALU.v(63) " "Inferred latch for \"int_bcd\[1\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[2\] ALU.v(63) " "Inferred latch for \"int_bcd\[2\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[3\] ALU.v(63) " "Inferred latch for \"int_bcd\[3\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[4\] ALU.v(63) " "Inferred latch for \"int_bcd\[4\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[5\] ALU.v(63) " "Inferred latch for \"int_bcd\[5\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[6\] ALU.v(63) " "Inferred latch for \"int_bcd\[6\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_bcd\[7\] ALU.v(63) " "Inferred latch for \"int_bcd\[7\]\" at ALU.v(63)" {  } { { "ALU.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419202 "|testbench|alu:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4b alu:uut\|sum4b:sum " "Elaborating entity \"sum4b\" for hierarchy \"alu:uut\|sum4b:sum\"" {  } { { "ALU.v" "sum" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587438419203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout sum4b.v(14) " "Verilog HDL or VHDL warning at sum4b.v(14): object \"Cout\" assigned a value but never read" {  } { { "sum4b.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/sum4b.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1587438419203 "|testbench|alu:uut|sum4b:sum"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "co sum4b.v(8) " "Output port \"co\" at sum4b.v(8) has no driver" {  } { { "sum4b.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/sum4b.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1587438419203 "|testbench|alu:uut|sum4b:sum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador alu:uut\|multiplicador:mul " "Elaborating entity \"multiplicador\" for hierarchy \"alu:uut\|multiplicador:mul\"" {  } { { "ALU.v" "mul" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587438419208 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicador.v(25) " "Verilog HDL assignment warning at multiplicador.v(25): truncated value with size 32 to match size of target (1)" {  } { { "multiplicador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/multiplicador.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419209 "|testbench|alu:uut|multiplicador:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display alu:uut\|display:dp " "Elaborating entity \"display\" for hierarchy \"alu:uut\|display:dp\"" {  } { { "ALU.v" "dp" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587438419211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(33) " "Verilog HDL assignment warning at display.v(33): truncated value with size 32 to match size of target (27)" {  } { { "display.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/display.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419212 "|testbench|alu:uut|display:dp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display.v(48) " "Verilog HDL assignment warning at display.v(48): truncated value with size 32 to match size of target (1)" {  } { { "display.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/display.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419212 "|testbench|alu:uut|display:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg alu:uut\|display:dp\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"alu:uut\|display:dp\|BCDtoSSeg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/Jose/Desktop/LF/ALU/display.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587438419212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador alu:uut\|restador:rest " "Elaborating entity \"restador\" for hierarchy \"alu:uut\|restador:rest\"" {  } { { "ALU.v" "rest" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587438419217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 restador.v(37) " "Verilog HDL assignment warning at restador.v(37): truncated value with size 32 to match size of target (3)" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 restador.v(42) " "Verilog HDL assignment warning at restador.v(42): truncated value with size 32 to match size of target (3)" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "restaneg restador.v(22) " "Verilog HDL Always Construct warning at restador.v(22): inferring latch(es) for variable \"restaneg\", which holds its previous value in one or more paths through the always construct" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resta restador.v(22) " "Verilog HDL Always Construct warning at restador.v(22): inferring latch(es) for variable \"resta\", which holds its previous value in one or more paths through the always construct" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signo restador.v(22) " "Verilog HDL Always Construct warning at restador.v(22): inferring latch(es) for variable \"signo\", which holds its previous value in one or more paths through the always construct" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signo restador.v(33) " "Inferred latch for \"signo\" at restador.v(33)" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[0\] restador.v(33) " "Inferred latch for \"resta\[0\]\" at restador.v(33)" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[1\] restador.v(33) " "Inferred latch for \"resta\[1\]\" at restador.v(33)" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resta\[2\] restador.v(33) " "Inferred latch for \"resta\[2\]\" at restador.v(33)" {  } { { "restador.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/restador.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1587438419217 "|testbench|alu:uut|restador:rest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIVISOR alu:uut\|DIVISOR:div " "Elaborating entity \"DIVISOR\" for hierarchy \"alu:uut\|DIVISOR:div\"" {  } { { "ALU.v" "div" { Text "C:/Users/Jose/Desktop/LF/ALU/ALU.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1587438419221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DIVISOR.v(28) " "Verilog HDL assignment warning at DIVISOR.v(28): truncated value with size 32 to match size of target (1)" {  } { { "DIVISOR.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/DIVISOR.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419225 "|testbench|alu:uut|DIVISOR:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DIVISOR.v(52) " "Verilog HDL assignment warning at DIVISOR.v(52): truncated value with size 32 to match size of target (3)" {  } { { "DIVISOR.v" "" { Text "C:/Users/Jose/Desktop/LF/ALU/DIVISOR.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1587438419225 "|testbench|alu:uut|DIVISOR:div"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/Jose/Desktop/LF/ALU/testbench.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1587438419249 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1587438419249 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1587438419293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose/Desktop/LF/ALU/output_files/ALU.map.smsg " "Generated suppressed messages file C:/Users/Jose/Desktop/LF/ALU/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1587438419359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587438419379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 20 22:06:59 2020 " "Processing ended: Mon Apr 20 22:06:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587438419379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587438419379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587438419379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1587438419379 ""}
