

================================================================
== Vivado HLS Report for 'CAT_I_I_I_O'
================================================================
* Date:           Fri Jun  5 20:14:15 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 1.768 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      399|      399| 1.197 us | 1.197 us |  399|  399|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         1|          -|          -|    64|    no    |
        |- Loop 2  |      192|      192|         3|          -|          -|    64|    no    |
        |- Loop 3  |       67|       67|         5|          1|          1|    64|    yes   |
        |- Loop 4  |       67|       67|         5|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 6 7 8 9 10 }
  Pipeline-1 : II = 1, D = 5, States = { 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 11 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 6 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 20 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x1_tmp_bits_read_3 = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %x1_tmp_bits_read)" [multest.cc:162]   --->   Operation 21 'read' 'x1_tmp_bits_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i7 %x1_tmp_bits_read_3 to i32" [multest.cc:162]   --->   Operation 22 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:167]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ 64, %0 ], [ %j, %2 ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.82ns)   --->   "%icmp_ln167 = icmp eq i8 %j_0, -128" [multest.cc:167]   --->   Operation 25 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln167, label %.preheader365.preheader, label %2" [multest.cc:167]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i8 %j_0 to i64" [multest.cc:167]   --->   Operation 28 'zext' 'zext_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr = getelementptr [128 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln167" [multest.cc:167]   --->   Operation 29 'getelementptr' 'w_digits_data_V_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "store i64 0, i64* %w_digits_data_V_addr, align 8" [multest.cc:167]   --->   Operation 30 'store' <Predicate = (!icmp_ln167)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 31 [1/1] (1.18ns)   --->   "%j = add i8 %j_0, 1" [multest.cc:167]   --->   Operation 31 'add' 'j' <Predicate = (!icmp_ln167)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:167]   --->   Operation 32 'br' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.95ns)   --->   "br label %.preheader365" [multest.cc:169]   --->   Operation 33 'br' <Predicate = (icmp_ln167)> <Delay = 0.95>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %3 ], [ 0, %.preheader365.preheader ]"   --->   Operation 34 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.82ns)   --->   "%icmp_ln169 = icmp eq i7 %i_0, -64" [multest.cc:169]   --->   Operation 35 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 36 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.10ns)   --->   "%i = add i7 %i_0, 1" [multest.cc:169]   --->   Operation 37 'add' 'i' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %.preheader.preheader, label %3" [multest.cc:169]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i7 %i_0 to i64" [multest.cc:169]   --->   Operation 39 'zext' 'zext_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%x0_digits_data_V_add = getelementptr [64 x i64]* %x0_digits_data_V, i64 0, i64 %zext_ln169" [multest.cc:169]   --->   Operation 40 'getelementptr' 'x0_digits_data_V_add' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.76ns)   --->   "%x0_digits_data_V_loa = load i64* %x0_digits_data_V_add, align 8" [multest.cc:169]   --->   Operation 41 'load' 'x0_digits_data_V_loa' <Predicate = (!icmp_ln169)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 42 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:174]   --->   Operation 42 'br' <Predicate = (icmp_ln169)> <Delay = 0.95>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 43 [1/2] (1.76ns)   --->   "%x0_digits_data_V_loa = load i64* %x0_digits_data_V_add, align 8" [multest.cc:169]   --->   Operation 43 'load' 'x0_digits_data_V_loa' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_5 = getelementptr [128 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln169" [multest.cc:169]   --->   Operation 44 'getelementptr' 'w_digits_data_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (1.76ns)   --->   "store i64 %x0_digits_data_V_loa, i64* %w_digits_data_V_addr_5, align 8" [multest.cc:169]   --->   Operation 45 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader365" [multest.cc:169]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%p_0136_0 = phi i2 [ %trunc_ln, %hls_label_26 ], [ 0, %.preheader.preheader ]" [multest.cc:182]   --->   Operation 47 'phi' 'p_0136_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%j1_0 = phi i7 [ %j_10, %hls_label_26 ], [ 32, %.preheader.preheader ]"   --->   Operation 48 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%i2_0 = phi i7 [ %i_30, %hls_label_26 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.82ns)   --->   "%icmp_ln174 = icmp eq i7 %i2_0, -64" [multest.cc:174]   --->   Operation 50 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 51 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.10ns)   --->   "%i_30 = add i7 %i2_0, 1" [multest.cc:174]   --->   Operation 52 'add' 'i_30' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln174, label %4, label %hls_label_26" [multest.cc:174]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i7 %i2_0 to i64" [multest.cc:179]   --->   Operation 54 'zext' 'zext_ln179' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%x1_digits_data_V_add = getelementptr [64 x i64]* %x1_digits_data_V, i64 0, i64 %zext_ln179" [multest.cc:179]   --->   Operation 55 'getelementptr' 'x1_digits_data_V_add' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (1.76ns)   --->   "%x1_digits_data_V_loa = load i64* %x1_digits_data_V_add, align 8" [multest.cc:179]   --->   Operation 56 'load' 'x1_digits_data_V_loa' <Predicate = (!icmp_ln174)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i7 %j1_0 to i64" [multest.cc:180]   --->   Operation 57 'zext' 'zext_ln180' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_7 = getelementptr [128 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln180" [multest.cc:180]   --->   Operation 58 'getelementptr' 'w_digits_data_V_addr_7' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 59 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_4 = load i64* %w_digits_data_V_addr_7, align 8" [multest.cc:180]   --->   Operation 59 'load' 'w_digits_data_V_load_4' <Predicate = (!icmp_ln174)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 60 [1/1] (1.10ns)   --->   "%j_10 = add i7 %j1_0, 1" [multest.cc:183]   --->   Operation 60 'add' 'j_10' <Predicate = (!icmp_ln174)> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 61 [1/2] (1.76ns)   --->   "%x1_digits_data_V_loa = load i64* %x1_digits_data_V_add, align 8" [multest.cc:179]   --->   Operation 61 'load' 'x1_digits_data_V_loa' <Predicate = (!icmp_ln174)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_7 : Operation 62 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_4 = load i64* %w_digits_data_V_addr_7, align 8" [multest.cc:180]   --->   Operation 62 'load' 'w_digits_data_V_load_4' <Predicate = (!icmp_ln174)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i64 %x1_digits_data_V_loa to i65" [multest.cc:180]   --->   Operation 63 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %w_digits_data_V_load_4 to i65" [multest.cc:179]   --->   Operation 64 'zext' 'zext_ln700' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln180_1, %zext_ln700" [multest.cc:180]   --->   Operation 65 'add' 'add_ln700' <Predicate = (!icmp_ln174)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 1.64>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i2 %p_0136_0 to i66" [multest.cc:174]   --->   Operation 66 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln700_36 = zext i2 %p_0136_0 to i64" [multest.cc:179]   --->   Operation 67 'zext' 'zext_ln700_36' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln700_37 = zext i65 %add_ln700 to i66" [multest.cc:180]   --->   Operation 68 'zext' 'zext_ln700_37' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_37, %zext_ln174" [multest.cc:180]   --->   Operation 69 'add' 'tmp_V' <Predicate = (!icmp_ln174)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_18 = add i64 %w_digits_data_V_load_4, %zext_ln700_36" [multest.cc:181]   --->   Operation 70 'add' 'add_ln209_18' <Predicate = (!icmp_ln174)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 71 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_6 = add i64 %add_ln209_18, %x1_digits_data_V_loa" [multest.cc:181]   --->   Operation 71 'add' 'add_ln209_6' <Predicate = (!icmp_ln174)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:182]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = (!icmp_ln174)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 1.76>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)" [multest.cc:175]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:176]   --->   Operation 74 'specpipeline' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (1.76ns)   --->   "store i64 %add_ln209_6, i64* %w_digits_data_V_addr_7, align 8" [multest.cc:181]   --->   Operation 75 'store' <Predicate = (!icmp_ln174)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp)" [multest.cc:184]   --->   Operation 76 'specregionend' 'empty_77' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:174]   --->   Operation 77 'br' <Predicate = (!icmp_ln174)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 1.76>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_6 = getelementptr [128 x i64]* %w_digits_data_V, i64 0, i64 96" [multest.cc:185]   --->   Operation 78 'getelementptr' 'w_digits_data_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (1.76ns)   --->   "%w_digits_data_V_load = load i64* %w_digits_data_V_addr_6, align 8" [multest.cc:185]   --->   Operation 79 'load' 'w_digits_data_V_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 12 <SV = 5> <Delay = 1.76>
ST_12 : Operation 80 [1/2] (1.76ns)   --->   "%w_digits_data_V_load = load i64* %w_digits_data_V_addr_6, align 8" [multest.cc:185]   --->   Operation 80 'load' 'w_digits_data_V_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1468 = zext i2 %p_0136_0 to i33" [multest.cc:185]   --->   Operation 81 'zext' 'zext_ln1468' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i32 %sext_ln162 to i33" [multest.cc:185]   --->   Operation 82 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (1.46ns)   --->   "%add_ln209 = add i33 %zext_ln1468, %zext_ln209" [multest.cc:185]   --->   Operation 83 'add' 'add_ln209' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 1.64>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln209_4 = zext i33 %add_ln209 to i64" [multest.cc:185]   --->   Operation 84 'zext' 'zext_ln209_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 85 [1/1] (1.64ns)   --->   "%add_ln209_1 = add i64 %zext_ln209_4, %w_digits_data_V_load" [multest.cc:185]   --->   Operation 85 'add' 'add_ln209_1' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 1.76>
ST_14 : Operation 86 [1/1] (1.76ns)   --->   "store i64 %add_ln209_1, i64* %w_digits_data_V_addr_6, align 8" [multest.cc:185]   --->   Operation 86 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_14 : Operation 87 [1/1] (0.95ns)   --->   "br label %5" [multest.cc:190]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.95>

State 15 <SV = 8> <Delay = 1.76>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%p_0136_2 = phi i2 [ 0, %4 ], [ %trunc_ln858_s, %hls_label_27 ]" [multest.cc:198]   --->   Operation 88 'phi' 'p_0136_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%j1_1 = phi i8 [ 64, %4 ], [ %j_11, %hls_label_27 ]"   --->   Operation 89 'phi' 'j1_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ 0, %4 ], [ %i_31, %hls_label_27 ]"   --->   Operation 90 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 91 [1/1] (0.82ns)   --->   "%icmp_ln190 = icmp eq i7 %i3_0, -64" [multest.cc:190]   --->   Operation 91 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 92 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (1.10ns)   --->   "%i_31 = add i7 %i3_0, 1" [multest.cc:190]   --->   Operation 93 'add' 'i_31' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln190, label %6, label %hls_label_27" [multest.cc:190]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i7 %i3_0 to i64" [multest.cc:195]   --->   Operation 95 'zext' 'zext_ln195' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 96 [1/1] (0.00ns)   --->   "%x2_digits_data_V_add = getelementptr [64 x i64]* %x2_digits_data_V, i64 0, i64 %zext_ln195" [multest.cc:195]   --->   Operation 96 'getelementptr' 'x2_digits_data_V_add' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 97 [2/2] (1.76ns)   --->   "%x2_digits_data_V_loa = load i64* %x2_digits_data_V_add, align 8" [multest.cc:195]   --->   Operation 97 'load' 'x2_digits_data_V_loa' <Predicate = (!icmp_ln190)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i8 %j1_1 to i64" [multest.cc:196]   --->   Operation 98 'zext' 'zext_ln196' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%w_digits_data_V_addr_8 = getelementptr [128 x i64]* %w_digits_data_V, i64 0, i64 %zext_ln196" [multest.cc:196]   --->   Operation 99 'getelementptr' 'w_digits_data_V_addr_8' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_15 : Operation 100 [2/2] (1.76ns)   --->   "%w_digits_data_V_load_5 = load i64* %w_digits_data_V_addr_8, align 8" [multest.cc:196]   --->   Operation 100 'load' 'w_digits_data_V_load_5' <Predicate = (!icmp_ln190)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_15 : Operation 101 [1/1] (1.18ns)   --->   "%j_11 = add i8 %j1_1, 1" [multest.cc:199]   --->   Operation 101 'add' 'j_11' <Predicate = (!icmp_ln190)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 9> <Delay = 1.76>
ST_16 : Operation 102 [1/2] (1.76ns)   --->   "%x2_digits_data_V_loa = load i64* %x2_digits_data_V_add, align 8" [multest.cc:195]   --->   Operation 102 'load' 'x2_digits_data_V_loa' <Predicate = (!icmp_ln190)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_16 : Operation 103 [1/2] (1.76ns)   --->   "%w_digits_data_V_load_5 = load i64* %w_digits_data_V_addr_8, align 8" [multest.cc:196]   --->   Operation 103 'load' 'w_digits_data_V_load_5' <Predicate = (!icmp_ln190)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 17 <SV = 10> <Delay = 1.64>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i64 %x2_digits_data_V_loa to i65" [multest.cc:196]   --->   Operation 104 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln700_38 = zext i64 %w_digits_data_V_load_5 to i65" [multest.cc:195]   --->   Operation 105 'zext' 'zext_ln700_38' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (1.64ns)   --->   "%add_ln700_30 = add i65 %zext_ln196_1, %zext_ln700_38" [multest.cc:196]   --->   Operation 106 'add' 'add_ln700_30' <Predicate = (!icmp_ln190)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 1.64>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i2 %p_0136_2 to i66" [multest.cc:190]   --->   Operation 107 'zext' 'zext_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln700_39 = zext i2 %p_0136_2 to i64" [multest.cc:195]   --->   Operation 108 'zext' 'zext_ln700_39' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln700_40 = zext i65 %add_ln700_30 to i66" [multest.cc:196]   --->   Operation 109 'zext' 'zext_ln700_40' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (1.64ns)   --->   "%tmp_V_17 = add i66 %zext_ln700_40, %zext_ln190" [multest.cc:196]   --->   Operation 110 'add' 'tmp_V_17' <Predicate = (!icmp_ln190)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_19 = add i64 %w_digits_data_V_load_5, %zext_ln700_39" [multest.cc:197]   --->   Operation 111 'add' 'add_ln209_19' <Predicate = (!icmp_ln190)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 112 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_7 = add i64 %add_ln209_19, %x2_digits_data_V_loa" [multest.cc:197]   --->   Operation 112 'add' 'add_ln209_7' <Predicate = (!icmp_ln190)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln858_s = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_17, i32 64, i32 65)" [multest.cc:198]   --->   Operation 113 'partselect' 'trunc_ln858_s' <Predicate = (!icmp_ln190)> <Delay = 0.00>

State 19 <SV = 12> <Delay = 1.76>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str15)" [multest.cc:191]   --->   Operation 114 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:192]   --->   Operation 115 'specpipeline' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (1.76ns)   --->   "store i64 %add_ln209_7, i64* %w_digits_data_V_addr_8, align 8" [multest.cc:197]   --->   Operation 116 'store' <Predicate = (!icmp_ln190)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str15, i32 %tmp_7)" [multest.cc:200]   --->   Operation 117 'specregionend' 'empty_79' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "br label %5" [multest.cc:190]   --->   Operation 118 'br' <Predicate = (!icmp_ln190)> <Delay = 0.00>

State 20 <SV = 9> <Delay = 0.00>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 119 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x0_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x1_tmp_bits_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x1_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x2_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x1_tmp_bits_read_3     (read             ) [ 000000000000000000000]
sext_ln162             (sext             ) [ 001111111111100000000]
br_ln167               (br               ) [ 011000000000000000000]
j_0                    (phi              ) [ 001000000000000000000]
icmp_ln167             (icmp             ) [ 001000000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000]
br_ln167               (br               ) [ 000000000000000000000]
zext_ln167             (zext             ) [ 000000000000000000000]
w_digits_data_V_addr   (getelementptr    ) [ 000000000000000000000]
store_ln167            (store            ) [ 000000000000000000000]
j                      (add              ) [ 011000000000000000000]
br_ln167               (br               ) [ 011000000000000000000]
br_ln169               (br               ) [ 001111000000000000000]
i_0                    (phi              ) [ 000100000000000000000]
icmp_ln169             (icmp             ) [ 000111111110000000000]
empty_75               (speclooptripcount) [ 000000000000000000000]
i                      (add              ) [ 001111000000000000000]
br_ln169               (br               ) [ 000000000000000000000]
zext_ln169             (zext             ) [ 000011000000000000000]
x0_digits_data_V_add   (getelementptr    ) [ 000010000000000000000]
br_ln174               (br               ) [ 000111111110000000000]
x0_digits_data_V_loa   (load             ) [ 000001000000000000000]
w_digits_data_V_addr_5 (getelementptr    ) [ 000000000000000000000]
store_ln169            (store            ) [ 000000000000000000000]
br_ln169               (br               ) [ 001111000000000000000]
p_0136_0               (phi              ) [ 000000111101100000000]
j1_0                   (phi              ) [ 000000100000000000000]
i2_0                   (phi              ) [ 000000100000000000000]
icmp_ln174             (icmp             ) [ 000000111110000000000]
empty_76               (speclooptripcount) [ 000000000000000000000]
i_30                   (add              ) [ 000100111110000000000]
br_ln174               (br               ) [ 000000000000000000000]
zext_ln179             (zext             ) [ 000000000000000000000]
x1_digits_data_V_add   (getelementptr    ) [ 000000110000000000000]
zext_ln180             (zext             ) [ 000000000000000000000]
w_digits_data_V_addr_7 (getelementptr    ) [ 000000111110000000000]
j_10                   (add              ) [ 000100111110000000000]
x1_digits_data_V_loa   (load             ) [ 000000101100000000000]
w_digits_data_V_load_4 (load             ) [ 000000101100000000000]
zext_ln180_1           (zext             ) [ 000000000000000000000]
zext_ln700             (zext             ) [ 000000000000000000000]
add_ln700              (add              ) [ 000000100100000000000]
zext_ln174             (zext             ) [ 000000000000000000000]
zext_ln700_36          (zext             ) [ 000000000000000000000]
zext_ln700_37          (zext             ) [ 000000000000000000000]
tmp_V                  (add              ) [ 000000000000000000000]
add_ln209_18           (add              ) [ 000000000000000000000]
add_ln209_6            (add              ) [ 000000100010000000000]
trunc_ln               (partselect       ) [ 000100100010000000000]
tmp                    (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln176     (specpipeline     ) [ 000000000000000000000]
store_ln181            (store            ) [ 000000000000000000000]
empty_77               (specregionend    ) [ 000000000000000000000]
br_ln174               (br               ) [ 000100111110000000000]
w_digits_data_V_addr_6 (getelementptr    ) [ 000000000000111000000]
w_digits_data_V_load   (load             ) [ 000000000000010000000]
zext_ln1468            (zext             ) [ 000000000000000000000]
zext_ln209             (zext             ) [ 000000000000000000000]
add_ln209              (add              ) [ 000000000000010000000]
zext_ln209_4           (zext             ) [ 000000000000000000000]
add_ln209_1            (add              ) [ 000000000000001000000]
store_ln185            (store            ) [ 000000000000000000000]
br_ln190               (br               ) [ 000000000000001111110]
p_0136_2               (phi              ) [ 000000000000000111100]
j1_1                   (phi              ) [ 000000000000000100000]
i3_0                   (phi              ) [ 000000000000000100000]
icmp_ln190             (icmp             ) [ 000000000000000111110]
empty_78               (speclooptripcount) [ 000000000000000000000]
i_31                   (add              ) [ 000000000000001111110]
br_ln190               (br               ) [ 000000000000000000000]
zext_ln195             (zext             ) [ 000000000000000000000]
x2_digits_data_V_add   (getelementptr    ) [ 000000000000000110000]
zext_ln196             (zext             ) [ 000000000000000000000]
w_digits_data_V_addr_8 (getelementptr    ) [ 000000000000000111110]
j_11                   (add              ) [ 000000000000001111110]
x2_digits_data_V_loa   (load             ) [ 000000000000000101100]
w_digits_data_V_load_5 (load             ) [ 000000000000000101100]
zext_ln196_1           (zext             ) [ 000000000000000000000]
zext_ln700_38          (zext             ) [ 000000000000000000000]
add_ln700_30           (add              ) [ 000000000000000100100]
zext_ln190             (zext             ) [ 000000000000000000000]
zext_ln700_39          (zext             ) [ 000000000000000000000]
zext_ln700_40          (zext             ) [ 000000000000000000000]
tmp_V_17               (add              ) [ 000000000000000000000]
add_ln209_19           (add              ) [ 000000000000000000000]
add_ln209_7            (add              ) [ 000000000000000100010]
trunc_ln858_s          (partselect       ) [ 000000000000001100010]
tmp_7                  (specregionbegin  ) [ 000000000000000000000]
specpipeline_ln192     (specpipeline     ) [ 000000000000000000000]
store_ln197            (store            ) [ 000000000000000000000]
empty_79               (specregionend    ) [ 000000000000000000000]
br_ln190               (br               ) [ 000000000000001111110]
ret_ln0                (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x0_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x0_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x1_tmp_bits_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1_tmp_bits_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x1_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x2_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_digits_data_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x1_tmp_bits_read_3_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="7" slack="0"/>
<pin id="62" dir="0" index="1" bw="7" slack="0"/>
<pin id="63" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1_tmp_bits_read_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="w_digits_data_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="8" slack="0"/>
<pin id="70" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="7" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="0"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="122" dir="0" index="4" bw="7" slack="1"/>
<pin id="123" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="1"/>
<pin id="125" dir="1" index="7" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln167/2 store_ln169/5 w_digits_data_V_load_4/6 store_ln181/10 w_digits_data_V_load/11 store_ln185/14 w_digits_data_V_load_5/15 store_ln197/19 "/>
</bind>
</comp>

<comp id="80" class="1004" name="x0_digits_data_V_add_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x0_digits_data_V_add/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="6" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x0_digits_data_V_loa/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="w_digits_data_V_addr_5_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="2"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_5/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="x1_digits_data_V_add_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x1_digits_data_V_add/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="6" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x1_digits_data_V_loa/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="w_digits_data_V_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_7/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="w_digits_data_V_addr_6_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_6/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="x2_digits_data_V_add_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x2_digits_data_V_add/15 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x2_digits_data_V_loa/15 "/>
</bind>
</comp>

<comp id="148" class="1004" name="w_digits_data_V_addr_8_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_digits_data_V_addr_8/15 "/>
</bind>
</comp>

<comp id="156" class="1005" name="j_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="1"/>
<pin id="158" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="j_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="8" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="p_0136_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0136_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_0136_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0136_0/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="j1_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="1"/>
<pin id="192" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="j1_0_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="7" slack="0"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="7" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="i2_0_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="i2_0_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="1" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/6 "/>
</bind>
</comp>

<comp id="212" class="1005" name="p_0136_2_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="1"/>
<pin id="214" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0136_2 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_0136_2_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="2" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0136_2/15 "/>
</bind>
</comp>

<comp id="224" class="1005" name="j1_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j1_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="j1_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_1/15 "/>
</bind>
</comp>

<comp id="235" class="1005" name="i3_0_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="1"/>
<pin id="237" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="i3_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/15 "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_load_4 w_digits_data_V_load w_digits_data_V_load_5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sext_ln162_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln167_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln167_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="j_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln169_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln169_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="7" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln174_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln174/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_30_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln179_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln180_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="j_10_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln180_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln700_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="1"/>
<pin id="322" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln700_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln174_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="3"/>
<pin id="332" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln700_36_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="3"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_36/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln700_37_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="65" slack="1"/>
<pin id="340" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_37/9 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="65" slack="0"/>
<pin id="343" dir="0" index="1" bw="2" slack="0"/>
<pin id="344" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln209_18_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="2"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_18/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln209_6_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="2"/>
<pin id="356" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_6/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="trunc_ln_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="66" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="0" index="3" bw="8" slack="0"/>
<pin id="363" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln1468_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="2"/>
<pin id="370" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1468/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln209_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="5"/>
<pin id="374" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/12 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln209_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/12 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln209_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="33" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_4/13 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln209_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="33" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="1"/>
<pin id="387" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/13 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln190_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="7" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/15 "/>
</bind>
</comp>

<comp id="396" class="1004" name="i_31_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_31/15 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln195_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/15 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln196_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="j_11_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_11/15 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln196_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_1/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln700_38_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="1"/>
<pin id="423" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_38/17 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln700_30_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="64" slack="0"/>
<pin id="427" dir="0" index="1" bw="64" slack="0"/>
<pin id="428" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_30/17 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln190_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="3"/>
<pin id="433" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/18 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln700_39_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="3"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_39/18 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln700_40_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="65" slack="1"/>
<pin id="441" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_40/18 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_V_17_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="65" slack="0"/>
<pin id="444" dir="0" index="1" bw="2" slack="0"/>
<pin id="445" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_17/18 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln209_19_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="64" slack="2"/>
<pin id="450" dir="0" index="1" bw="2" slack="0"/>
<pin id="451" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_19/18 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln209_7_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="0" index="1" bw="64" slack="2"/>
<pin id="457" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_7/18 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln858_s_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="66" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="0" index="3" bw="8" slack="0"/>
<pin id="464" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_s/18 "/>
</bind>
</comp>

<comp id="469" class="1005" name="sext_ln162_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="5"/>
<pin id="471" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sext_ln162 "/>
</bind>
</comp>

<comp id="477" class="1005" name="j_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="482" class="1005" name="icmp_ln169_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="491" class="1005" name="zext_ln169_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="2"/>
<pin id="493" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln169 "/>
</bind>
</comp>

<comp id="496" class="1005" name="x0_digits_data_V_add_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="1"/>
<pin id="498" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x0_digits_data_V_add "/>
</bind>
</comp>

<comp id="501" class="1005" name="x0_digits_data_V_loa_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x0_digits_data_V_loa "/>
</bind>
</comp>

<comp id="506" class="1005" name="icmp_ln174_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln174 "/>
</bind>
</comp>

<comp id="510" class="1005" name="i_30_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="515" class="1005" name="x1_digits_data_V_add_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="1"/>
<pin id="517" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x1_digits_data_V_add "/>
</bind>
</comp>

<comp id="520" class="1005" name="w_digits_data_V_addr_7_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="7" slack="1"/>
<pin id="522" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_7 "/>
</bind>
</comp>

<comp id="526" class="1005" name="j_10_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="531" class="1005" name="x1_digits_data_V_loa_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="64" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x1_digits_data_V_loa "/>
</bind>
</comp>

<comp id="537" class="1005" name="add_ln700_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="65" slack="1"/>
<pin id="539" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_ln209_6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="trunc_ln_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="1"/>
<pin id="549" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="552" class="1005" name="w_digits_data_V_addr_6_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="1"/>
<pin id="554" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_6 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln209_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="33" slack="1"/>
<pin id="559" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="562" class="1005" name="add_ln209_1_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

<comp id="567" class="1005" name="icmp_ln190_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln190 "/>
</bind>
</comp>

<comp id="571" class="1005" name="i_31_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_31 "/>
</bind>
</comp>

<comp id="576" class="1005" name="x2_digits_data_V_add_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="6" slack="1"/>
<pin id="578" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="x2_digits_data_V_add "/>
</bind>
</comp>

<comp id="581" class="1005" name="w_digits_data_V_addr_8_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="1"/>
<pin id="583" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_digits_data_V_addr_8 "/>
</bind>
</comp>

<comp id="587" class="1005" name="j_11_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="0"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_11 "/>
</bind>
</comp>

<comp id="592" class="1005" name="x2_digits_data_V_loa_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="1"/>
<pin id="594" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x2_digits_data_V_loa "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln700_30_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="65" slack="1"/>
<pin id="600" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_30 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add_ln209_7_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="1"/>
<pin id="605" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_7 "/>
</bind>
</comp>

<comp id="608" class="1005" name="trunc_ln858_s_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="2" slack="1"/>
<pin id="610" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="56" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="134"><net_src comp="126" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="73" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="73" pin="7"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="60" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="160" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="14" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="160" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="270"><net_src comp="160" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="171" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="171" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="171" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="293"><net_src comp="205" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="205" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="28" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="205" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="309"><net_src comp="194" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="315"><net_src comp="194" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="246" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="317" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="178" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="178" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="330" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="246" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="334" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="341" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="178" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="379"><net_src comp="368" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="246" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="239" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="239" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="239" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="410"><net_src comp="228" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="416"><net_src comp="228" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="246" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="418" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="212" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="212" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="431" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="246" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="435" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="34" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="442" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="36" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="38" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="472"><net_src comp="251" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="480"><net_src comp="266" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="485"><net_src comp="272" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="278" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="494"><net_src comp="284" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="499"><net_src comp="80" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="504"><net_src comp="87" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="509"><net_src comp="289" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="295" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="518"><net_src comp="101" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="523"><net_src comp="114" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="529"><net_src comp="311" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="534"><net_src comp="108" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="540"><net_src comp="324" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="545"><net_src comp="353" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="550"><net_src comp="358" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="555"><net_src comp="126" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="560"><net_src comp="375" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="565"><net_src comp="384" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="570"><net_src comp="390" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="574"><net_src comp="396" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="579"><net_src comp="135" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="584"><net_src comp="148" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="590"><net_src comp="412" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="595"><net_src comp="142" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="601"><net_src comp="425" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="606"><net_src comp="454" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="611"><net_src comp="459" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="216" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_digits_data_V | {2 5 10 14 19 }
 - Input state : 
	Port: CAT_I_I_I_O : x0_digits_data_V | {3 4 }
	Port: CAT_I_I_I_O : x1_tmp_bits_read | {1 }
	Port: CAT_I_I_I_O : x1_digits_data_V | {6 7 }
	Port: CAT_I_I_I_O : x2_digits_data_V | {15 16 }
	Port: CAT_I_I_I_O : w_digits_data_V | {6 7 11 12 15 16 }
  - Chain level:
	State 1
	State 2
		icmp_ln167 : 1
		br_ln167 : 2
		zext_ln167 : 1
		w_digits_data_V_addr : 2
		store_ln167 : 3
		j : 1
	State 3
		icmp_ln169 : 1
		i : 1
		br_ln169 : 2
		zext_ln169 : 1
		x0_digits_data_V_add : 2
		x0_digits_data_V_loa : 3
	State 4
	State 5
		store_ln169 : 1
	State 6
		icmp_ln174 : 1
		i_30 : 1
		br_ln174 : 2
		zext_ln179 : 1
		x1_digits_data_V_add : 2
		x1_digits_data_V_loa : 3
		zext_ln180 : 1
		w_digits_data_V_addr_7 : 2
		w_digits_data_V_load_4 : 3
		j_10 : 1
	State 7
	State 8
		add_ln700 : 1
	State 9
		tmp_V : 1
		add_ln209_18 : 1
		add_ln209_6 : 2
		trunc_ln : 2
	State 10
		empty_77 : 1
	State 11
		w_digits_data_V_load : 1
	State 12
		add_ln209 : 1
	State 13
		add_ln209_1 : 1
	State 14
	State 15
		icmp_ln190 : 1
		i_31 : 1
		br_ln190 : 2
		zext_ln195 : 1
		x2_digits_data_V_add : 2
		x2_digits_data_V_loa : 3
		zext_ln196 : 1
		w_digits_data_V_addr_8 : 2
		w_digits_data_V_load_5 : 3
		j_11 : 1
	State 16
	State 17
		add_ln700_30 : 1
	State 18
		tmp_V_17 : 1
		add_ln209_19 : 1
		add_ln209_7 : 2
		trunc_ln858_s : 2
	State 19
		empty_79 : 1
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            j_fu_266           |    0    |    15   |
|          |            i_fu_278           |    0    |    15   |
|          |          i_30_fu_295          |    0    |    15   |
|          |          j_10_fu_311          |    0    |    15   |
|          |        add_ln700_fu_324       |    0    |    71   |
|          |          tmp_V_fu_341         |    0    |    72   |
|          |      add_ln209_18_fu_347      |    0    |    64   |
|    add   |       add_ln209_6_fu_353      |    0    |    64   |
|          |        add_ln209_fu_375       |    0    |    39   |
|          |       add_ln209_1_fu_384      |    0    |    71   |
|          |          i_31_fu_396          |    0    |    15   |
|          |          j_11_fu_412          |    0    |    15   |
|          |      add_ln700_30_fu_425      |    0    |    71   |
|          |        tmp_V_17_fu_442        |    0    |    72   |
|          |      add_ln209_19_fu_448      |    0    |    64   |
|          |       add_ln209_7_fu_454      |    0    |    64   |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln167_fu_255       |    0    |    11   |
|   icmp   |       icmp_ln169_fu_272       |    0    |    11   |
|          |       icmp_ln174_fu_289       |    0    |    11   |
|          |       icmp_ln190_fu_390       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|   read   | x1_tmp_bits_read_3_read_fu_60 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |       sext_ln162_fu_251       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln167_fu_261       |    0    |    0    |
|          |       zext_ln169_fu_284       |    0    |    0    |
|          |       zext_ln179_fu_301       |    0    |    0    |
|          |       zext_ln180_fu_306       |    0    |    0    |
|          |      zext_ln180_1_fu_317      |    0    |    0    |
|          |       zext_ln700_fu_320       |    0    |    0    |
|          |       zext_ln174_fu_330       |    0    |    0    |
|          |      zext_ln700_36_fu_334     |    0    |    0    |
|          |      zext_ln700_37_fu_338     |    0    |    0    |
|   zext   |       zext_ln1468_fu_368      |    0    |    0    |
|          |       zext_ln209_fu_372       |    0    |    0    |
|          |      zext_ln209_4_fu_381      |    0    |    0    |
|          |       zext_ln195_fu_402       |    0    |    0    |
|          |       zext_ln196_fu_407       |    0    |    0    |
|          |      zext_ln196_1_fu_418      |    0    |    0    |
|          |      zext_ln700_38_fu_421     |    0    |    0    |
|          |       zext_ln190_fu_431       |    0    |    0    |
|          |      zext_ln700_39_fu_435     |    0    |    0    |
|          |      zext_ln700_40_fu_439     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        trunc_ln_fu_358        |    0    |    0    |
|          |      trunc_ln858_s_fu_459     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   786   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln209_1_reg_562     |   64   |
|      add_ln209_6_reg_542     |   64   |
|      add_ln209_7_reg_603     |   64   |
|       add_ln209_reg_557      |   33   |
|     add_ln700_30_reg_598     |   65   |
|       add_ln700_reg_537      |   65   |
|         i2_0_reg_201         |    7   |
|         i3_0_reg_235         |    7   |
|          i_0_reg_167         |    7   |
|         i_30_reg_510         |    7   |
|         i_31_reg_571         |    7   |
|           i_reg_486          |    7   |
|      icmp_ln169_reg_482      |    1   |
|      icmp_ln174_reg_506      |    1   |
|      icmp_ln190_reg_567      |    1   |
|         j1_0_reg_190         |    7   |
|         j1_1_reg_224         |    8   |
|          j_0_reg_156         |    8   |
|         j_10_reg_526         |    7   |
|         j_11_reg_587         |    8   |
|           j_reg_477          |    8   |
|       p_0136_0_reg_178       |    2   |
|       p_0136_2_reg_212       |    2   |
|            reg_246           |   64   |
|      sext_ln162_reg_469      |   32   |
|     trunc_ln858_s_reg_608    |    2   |
|       trunc_ln_reg_547       |    2   |
|w_digits_data_V_addr_6_reg_552|    7   |
|w_digits_data_V_addr_7_reg_520|    7   |
|w_digits_data_V_addr_8_reg_581|    7   |
| x0_digits_data_V_add_reg_496 |    6   |
| x0_digits_data_V_loa_reg_501 |   64   |
| x1_digits_data_V_add_reg_515 |    6   |
| x1_digits_data_V_loa_reg_531 |   64   |
| x2_digits_data_V_add_reg_576 |    6   |
| x2_digits_data_V_loa_reg_592 |   64   |
|      zext_ln169_reg_491      |   64   |
+------------------------------+--------+
|             Total            |   845  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_73 |  p1  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_73 |  p2  |   4  |   0  |    0   ||    21   |
|  grp_access_fu_73 |  p4  |   3  |   7  |   21   ||    15   |
|  grp_access_fu_87 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_108 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_142 |  p0  |   2  |   6  |   12   ||    9    |
|  p_0136_0_reg_178 |  p0  |   2  |   2  |    4   ||    9    |
|  p_0136_2_reg_212 |  p0  |   2  |   2  |    4   ||    9    |
|      reg_246      |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   363  || 9.81575 ||   132   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   786  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   132  |
|  Register |    -   |   845  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   845  |   918  |
+-----------+--------+--------+--------+
