# Formal equivalence check using design stash approach
# to avoid module name conflicts between gold and gate designs

# Load cell library
read_verilog -lib +/simcells.v

# Read and process Verilog version (gold)
read_verilog -sv ./simple_always_ifelse/simple_always_ifelse_from_verilog_synth.v
hierarchy -top simple_always_ifelse
proc
design -stash gold

# Read and process UHDM version (gate)
design -reset
read_verilog -lib +/simcells.v
read_verilog -sv ./simple_always_ifelse/simple_always_ifelse_from_uhdm_synth.v
hierarchy -top simple_always_ifelse
proc
design -stash gate

# Copy both designs with different names
design -copy-from gold -as gold simple_always_ifelse
design -copy-from gate -as gate simple_always_ifelse

# Perform equivalence check
equiv_make gold gate equiv
equiv_simple
equiv_induct
equiv_status -assert
