# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do compile.do
# UVMF_VIP_LIBRARY_HOME = D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket/tb/uvmf/verification_ip
# UVMF_PROJECT_DIR = D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket/tb/uvmf/project_benches/decoder
# ** Error: D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket/tb/dpi/dpi_socket_server_win.c:5:10: fatal error: svdpi.h: No such file or directory
#     5 | #include "svdpi.h"
#       |          ^~~~~~~~~
# compilation terminated.
# Error in macro ./compile.do line 33
# D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket/tb/dpi/dpi_socket_server_win.c:5:10: fatal error: svdpi.h: No such file or directory
#     5 | #include "svdpi.h"
#       |          ^~~~~~~~~
# compilation terminated.
#     while executing
# "exec gcc -shared -o $env(UVMF_PROJECT_DIR)/../../../dpi/libdpi_socket.dll -fPIC $env(UVMF_PROJECT_DIR)/../../../dpi/dpi_socket_server_win.c -lws2_32"
#  do run.do
# -sv_lib D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket/tb/uvmf/project_benches/decoder/../../../dpi/libdpi_socket 
# ** Error: (vsim-3763) SystemVerilog DPI cannot access file 'D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket/tb/uvmf/project_benches/decoder/../../../dpi/libdpi_socket.dll'
# No such file or directory. (errno = ENOENT)
# Use the -help option for complete vsim usage.
# vsim -i -sv_seed random "+UVM_TESTNAME=test_top" "+UVM_VERBOSITY=UVM_HIGH" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -sv_lib D:/github/basic-verilog-component/Basic_Logic_Components/Decoder/test_dpi_socket/tb/uvmf/project_benches/decoder/../../../dpi/libdpi_socket -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" -do " set NoQuitOnFinish 1; onbreak {resume}; run 0; do wave.do; set PrefSource(OpenOnBreak) 0; radix hex showbase; " optimized_debug_top_tb 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 25
# Errors: 1, Warnings: 0
