
f103_18.05.22.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4f4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000070c  0800a608  0800a608  0001a608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad14  0800ad14  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800ad14  0800ad14  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ad14  0800ad14  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad14  0800ad14  0001ad14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad18  0800ad18  0001ad18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800ad1c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f0  200001e4  0800af00  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bd4  0800af00  00020bd4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ef57  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002995  00000000  00000000  0002f164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00031b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ee0  00000000  00000000  00032b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019d8d  00000000  00000000  00033a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013787  00000000  00000000  0004d78d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091549  00000000  00000000  00060f14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f245d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005888  00000000  00000000  000f24b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a5ec 	.word	0x0800a5ec

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	0800a5ec 	.word	0x0800a5ec

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2iz>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001118:	d30f      	bcc.n	800113a <__aeabi_f2iz+0x2a>
 800111a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d90d      	bls.n	8001140 <__aeabi_f2iz+0x30>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800112c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001130:	fa23 f002 	lsr.w	r0, r3, r2
 8001134:	bf18      	it	ne
 8001136:	4240      	negne	r0, r0
 8001138:	4770      	bx	lr
 800113a:	f04f 0000 	mov.w	r0, #0
 800113e:	4770      	bx	lr
 8001140:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001144:	d101      	bne.n	800114a <__aeabi_f2iz+0x3a>
 8001146:	0242      	lsls	r2, r0, #9
 8001148:	d105      	bne.n	8001156 <__aeabi_f2iz+0x46>
 800114a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800114e:	bf08      	it	eq
 8001150:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001154:	4770      	bx	lr
 8001156:	f04f 0000 	mov.w	r0, #0
 800115a:	4770      	bx	lr

0800115c <__aeabi_d2lz>:
 800115c:	b538      	push	{r3, r4, r5, lr}
 800115e:	4605      	mov	r5, r0
 8001160:	460c      	mov	r4, r1
 8001162:	2200      	movs	r2, #0
 8001164:	2300      	movs	r3, #0
 8001166:	4628      	mov	r0, r5
 8001168:	4621      	mov	r1, r4
 800116a:	f7ff fc27 	bl	80009bc <__aeabi_dcmplt>
 800116e:	b928      	cbnz	r0, 800117c <__aeabi_d2lz+0x20>
 8001170:	4628      	mov	r0, r5
 8001172:	4621      	mov	r1, r4
 8001174:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001178:	f000 b80a 	b.w	8001190 <__aeabi_d2ulz>
 800117c:	4628      	mov	r0, r5
 800117e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001182:	f000 f805 	bl	8001190 <__aeabi_d2ulz>
 8001186:	4240      	negs	r0, r0
 8001188:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800118c:	bd38      	pop	{r3, r4, r5, pc}
 800118e:	bf00      	nop

08001190 <__aeabi_d2ulz>:
 8001190:	b5d0      	push	{r4, r6, r7, lr}
 8001192:	2200      	movs	r2, #0
 8001194:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <__aeabi_d2ulz+0x34>)
 8001196:	4606      	mov	r6, r0
 8001198:	460f      	mov	r7, r1
 800119a:	f7ff f99d 	bl	80004d8 <__aeabi_dmul>
 800119e:	f7ff fc73 	bl	8000a88 <__aeabi_d2uiz>
 80011a2:	4604      	mov	r4, r0
 80011a4:	f7ff f91e 	bl	80003e4 <__aeabi_ui2d>
 80011a8:	2200      	movs	r2, #0
 80011aa:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <__aeabi_d2ulz+0x38>)
 80011ac:	f7ff f994 	bl	80004d8 <__aeabi_dmul>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	4630      	mov	r0, r6
 80011b6:	4639      	mov	r1, r7
 80011b8:	f7fe ffd6 	bl	8000168 <__aeabi_dsub>
 80011bc:	f7ff fc64 	bl	8000a88 <__aeabi_d2uiz>
 80011c0:	4621      	mov	r1, r4
 80011c2:	bdd0      	pop	{r4, r6, r7, pc}
 80011c4:	3df00000 	.word	0x3df00000
 80011c8:	41f00000 	.word	0x41f00000

080011cc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011dc:	4b3c      	ldr	r3, [pc, #240]	; (80012d0 <MX_ADC1_Init+0x104>)
 80011de:	4a3d      	ldr	r2, [pc, #244]	; (80012d4 <MX_ADC1_Init+0x108>)
 80011e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80011e2:	4b3b      	ldr	r3, [pc, #236]	; (80012d0 <MX_ADC1_Init+0x104>)
 80011e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011e8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80011ea:	4b39      	ldr	r3, [pc, #228]	; (80012d0 <MX_ADC1_Init+0x104>)
 80011ec:	2201      	movs	r2, #1
 80011ee:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011f0:	4b37      	ldr	r3, [pc, #220]	; (80012d0 <MX_ADC1_Init+0x104>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011f6:	4b36      	ldr	r3, [pc, #216]	; (80012d0 <MX_ADC1_Init+0x104>)
 80011f8:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80011fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011fe:	4b34      	ldr	r3, [pc, #208]	; (80012d0 <MX_ADC1_Init+0x104>)
 8001200:	2200      	movs	r2, #0
 8001202:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 6;
 8001204:	4b32      	ldr	r3, [pc, #200]	; (80012d0 <MX_ADC1_Init+0x104>)
 8001206:	2206      	movs	r2, #6
 8001208:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800120a:	4831      	ldr	r0, [pc, #196]	; (80012d0 <MX_ADC1_Init+0x104>)
 800120c:	f001 fe22 	bl	8002e54 <HAL_ADC_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001216:	f001 fb63 	bl	80028e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800121a:	2300      	movs	r3, #0
 800121c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800121e:	2301      	movs	r3, #1
 8001220:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001222:	2307      	movs	r3, #7
 8001224:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001226:	1d3b      	adds	r3, r7, #4
 8001228:	4619      	mov	r1, r3
 800122a:	4829      	ldr	r0, [pc, #164]	; (80012d0 <MX_ADC1_Init+0x104>)
 800122c:	f001 ffe4 	bl	80031f8 <HAL_ADC_ConfigChannel>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001236:	f001 fb53 	bl	80028e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800123a:	2301      	movs	r3, #1
 800123c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800123e:	2302      	movs	r3, #2
 8001240:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	4619      	mov	r1, r3
 8001246:	4822      	ldr	r0, [pc, #136]	; (80012d0 <MX_ADC1_Init+0x104>)
 8001248:	f001 ffd6 	bl	80031f8 <HAL_ADC_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001252:	f001 fb45 	bl	80028e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001256:	2306      	movs	r3, #6
 8001258:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800125a:	2303      	movs	r3, #3
 800125c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800125e:	1d3b      	adds	r3, r7, #4
 8001260:	4619      	mov	r1, r3
 8001262:	481b      	ldr	r0, [pc, #108]	; (80012d0 <MX_ADC1_Init+0x104>)
 8001264:	f001 ffc8 	bl	80031f8 <HAL_ADC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800126e:	f001 fb37 	bl	80028e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001272:	2307      	movs	r3, #7
 8001274:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001276:	2304      	movs	r3, #4
 8001278:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	4619      	mov	r1, r3
 800127e:	4814      	ldr	r0, [pc, #80]	; (80012d0 <MX_ADC1_Init+0x104>)
 8001280:	f001 ffba 	bl	80031f8 <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800128a:	f001 fb29 	bl	80028e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 800128e:	2308      	movs	r3, #8
 8001290:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001292:	2305      	movs	r3, #5
 8001294:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	4619      	mov	r1, r3
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <MX_ADC1_Init+0x104>)
 800129c:	f001 ffac 	bl	80031f8 <HAL_ADC_ConfigChannel>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80012a6:	f001 fb1b 	bl	80028e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80012aa:	2309      	movs	r3, #9
 80012ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80012ae:	2306      	movs	r3, #6
 80012b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	4619      	mov	r1, r3
 80012b6:	4806      	ldr	r0, [pc, #24]	; (80012d0 <MX_ADC1_Init+0x104>)
 80012b8:	f001 ff9e 	bl	80031f8 <HAL_ADC_ConfigChannel>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 80012c2:	f001 fb0d 	bl	80028e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000200 	.word	0x20000200
 80012d4:	40012400 	.word	0x40012400

080012d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e0:	f107 0318 	add.w	r3, r7, #24
 80012e4:	2200      	movs	r2, #0
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	609a      	str	r2, [r3, #8]
 80012ec:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a33      	ldr	r2, [pc, #204]	; (80013c0 <HAL_ADC_MspInit+0xe8>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d15f      	bne.n	80013b8 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012f8:	4b32      	ldr	r3, [pc, #200]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 80012fa:	699b      	ldr	r3, [r3, #24]
 80012fc:	4a31      	ldr	r2, [pc, #196]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 80012fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001302:	6193      	str	r3, [r2, #24]
 8001304:	4b2f      	ldr	r3, [pc, #188]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 8001306:	699b      	ldr	r3, [r3, #24]
 8001308:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001310:	4b2c      	ldr	r3, [pc, #176]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 8001312:	699b      	ldr	r3, [r3, #24]
 8001314:	4a2b      	ldr	r2, [pc, #172]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 8001316:	f043 0304 	orr.w	r3, r3, #4
 800131a:	6193      	str	r3, [r2, #24]
 800131c:	4b29      	ldr	r3, [pc, #164]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	613b      	str	r3, [r7, #16]
 8001326:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001328:	4b26      	ldr	r3, [pc, #152]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	4a25      	ldr	r2, [pc, #148]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 800132e:	f043 0308 	orr.w	r3, r3, #8
 8001332:	6193      	str	r3, [r2, #24]
 8001334:	4b23      	ldr	r3, [pc, #140]	; (80013c4 <HAL_ADC_MspInit+0xec>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	60fb      	str	r3, [r7, #12]
 800133e:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001340:	23c3      	movs	r3, #195	; 0xc3
 8001342:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001344:	2303      	movs	r3, #3
 8001346:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001348:	f107 0318 	add.w	r3, r7, #24
 800134c:	4619      	mov	r1, r3
 800134e:	481e      	ldr	r0, [pc, #120]	; (80013c8 <HAL_ADC_MspInit+0xf0>)
 8001350:	f002 fc48 	bl	8003be4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001354:	2303      	movs	r3, #3
 8001356:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001358:	2303      	movs	r3, #3
 800135a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800135c:	f107 0318 	add.w	r3, r7, #24
 8001360:	4619      	mov	r1, r3
 8001362:	481a      	ldr	r0, [pc, #104]	; (80013cc <HAL_ADC_MspInit+0xf4>)
 8001364:	f002 fc3e 	bl	8003be4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 800136a:	4a1a      	ldr	r2, [pc, #104]	; (80013d4 <HAL_ADC_MspInit+0xfc>)
 800136c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800136e:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 8001370:	2200      	movs	r2, #0
 8001372:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001374:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800137a:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 800137c:	2280      	movs	r2, #128	; 0x80
 800137e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 8001382:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001386:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 800138a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800138e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 8001392:	2220      	movs	r2, #32
 8001394:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 8001398:	2200      	movs	r2, #0
 800139a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800139c:	480c      	ldr	r0, [pc, #48]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 800139e:	f002 fa33 	bl	8003808 <HAL_DMA_Init>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d001      	beq.n	80013ac <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80013a8:	f001 fa9a 	bl	80028e0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a08      	ldr	r2, [pc, #32]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 80013b0:	621a      	str	r2, [r3, #32]
 80013b2:	4a07      	ldr	r2, [pc, #28]	; (80013d0 <HAL_ADC_MspInit+0xf8>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80013b8:	bf00      	nop
 80013ba:	3728      	adds	r7, #40	; 0x28
 80013bc:	46bd      	mov	sp, r7
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	40012400 	.word	0x40012400
 80013c4:	40021000 	.word	0x40021000
 80013c8:	40010800 	.word	0x40010800
 80013cc:	40010c00 	.word	0x40010c00
 80013d0:	20000230 	.word	0x20000230
 80013d4:	40020008 	.word	0x40020008

080013d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013de:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <MX_DMA_Init+0x38>)
 80013e0:	695b      	ldr	r3, [r3, #20]
 80013e2:	4a0b      	ldr	r2, [pc, #44]	; (8001410 <MX_DMA_Init+0x38>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6153      	str	r3, [r2, #20]
 80013ea:	4b09      	ldr	r3, [pc, #36]	; (8001410 <MX_DMA_Init+0x38>)
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	200b      	movs	r0, #11
 80013fc:	f002 f9cd 	bl	800379a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001400:	200b      	movs	r0, #11
 8001402:	f002 f9e6 	bl	80037d2 <HAL_NVIC_EnableIRQ>

}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40021000 	.word	0x40021000

08001414 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b088      	sub	sp, #32
 8001418:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800141a:	f107 0310 	add.w	r3, r7, #16
 800141e:	2200      	movs	r2, #0
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	605a      	str	r2, [r3, #4]
 8001424:	609a      	str	r2, [r3, #8]
 8001426:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001428:	4b2d      	ldr	r3, [pc, #180]	; (80014e0 <MX_GPIO_Init+0xcc>)
 800142a:	699b      	ldr	r3, [r3, #24]
 800142c:	4a2c      	ldr	r2, [pc, #176]	; (80014e0 <MX_GPIO_Init+0xcc>)
 800142e:	f043 0310 	orr.w	r3, r3, #16
 8001432:	6193      	str	r3, [r2, #24]
 8001434:	4b2a      	ldr	r3, [pc, #168]	; (80014e0 <MX_GPIO_Init+0xcc>)
 8001436:	699b      	ldr	r3, [r3, #24]
 8001438:	f003 0310 	and.w	r3, r3, #16
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001440:	4b27      	ldr	r3, [pc, #156]	; (80014e0 <MX_GPIO_Init+0xcc>)
 8001442:	699b      	ldr	r3, [r3, #24]
 8001444:	4a26      	ldr	r2, [pc, #152]	; (80014e0 <MX_GPIO_Init+0xcc>)
 8001446:	f043 0320 	orr.w	r3, r3, #32
 800144a:	6193      	str	r3, [r2, #24]
 800144c:	4b24      	ldr	r3, [pc, #144]	; (80014e0 <MX_GPIO_Init+0xcc>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f003 0320 	and.w	r3, r3, #32
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001458:	4b21      	ldr	r3, [pc, #132]	; (80014e0 <MX_GPIO_Init+0xcc>)
 800145a:	699b      	ldr	r3, [r3, #24]
 800145c:	4a20      	ldr	r2, [pc, #128]	; (80014e0 <MX_GPIO_Init+0xcc>)
 800145e:	f043 0304 	orr.w	r3, r3, #4
 8001462:	6193      	str	r3, [r2, #24]
 8001464:	4b1e      	ldr	r3, [pc, #120]	; (80014e0 <MX_GPIO_Init+0xcc>)
 8001466:	699b      	ldr	r3, [r3, #24]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	607b      	str	r3, [r7, #4]
 800146e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001470:	4b1b      	ldr	r3, [pc, #108]	; (80014e0 <MX_GPIO_Init+0xcc>)
 8001472:	699b      	ldr	r3, [r3, #24]
 8001474:	4a1a      	ldr	r2, [pc, #104]	; (80014e0 <MX_GPIO_Init+0xcc>)
 8001476:	f043 0308 	orr.w	r3, r3, #8
 800147a:	6193      	str	r3, [r2, #24]
 800147c:	4b18      	ldr	r3, [pc, #96]	; (80014e0 <MX_GPIO_Init+0xcc>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	f003 0308 	and.w	r3, r3, #8
 8001484:	603b      	str	r3, [r7, #0]
 8001486:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, led_red_Pin|led_yelow_Pin|led_green_Pin, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	2107      	movs	r1, #7
 800148c:	4815      	ldr	r0, [pc, #84]	; (80014e4 <MX_GPIO_Init+0xd0>)
 800148e:	f002 fd2d 	bl	8003eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = button_1_Pin;
 8001492:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001498:	4b13      	ldr	r3, [pc, #76]	; (80014e8 <MX_GPIO_Init+0xd4>)
 800149a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	2300      	movs	r3, #0
 800149e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(button_1_GPIO_Port, &GPIO_InitStruct);
 80014a0:	f107 0310 	add.w	r3, r7, #16
 80014a4:	4619      	mov	r1, r3
 80014a6:	480f      	ldr	r0, [pc, #60]	; (80014e4 <MX_GPIO_Init+0xd0>)
 80014a8:	f002 fb9c 	bl	8003be4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = led_red_Pin|led_yelow_Pin|led_green_Pin;
 80014ac:	2307      	movs	r3, #7
 80014ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2302      	movs	r3, #2
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014bc:	f107 0310 	add.w	r3, r7, #16
 80014c0:	4619      	mov	r1, r3
 80014c2:	4808      	ldr	r0, [pc, #32]	; (80014e4 <MX_GPIO_Init+0xd0>)
 80014c4:	f002 fb8e 	bl	8003be4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2100      	movs	r1, #0
 80014cc:	2028      	movs	r0, #40	; 0x28
 80014ce:	f002 f964 	bl	800379a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014d2:	2028      	movs	r0, #40	; 0x28
 80014d4:	f002 f97d 	bl	80037d2 <HAL_NVIC_EnableIRQ>

}
 80014d8:	bf00      	nop
 80014da:	3720      	adds	r7, #32
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	40011000 	.word	0x40011000
 80014e8:	10110000 	.word	0x10110000

080014ec <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014f0:	4b12      	ldr	r3, [pc, #72]	; (800153c <MX_I2C1_Init+0x50>)
 80014f2:	4a13      	ldr	r2, [pc, #76]	; (8001540 <MX_I2C1_Init+0x54>)
 80014f4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014f6:	4b11      	ldr	r3, [pc, #68]	; (800153c <MX_I2C1_Init+0x50>)
 80014f8:	4a12      	ldr	r2, [pc, #72]	; (8001544 <MX_I2C1_Init+0x58>)
 80014fa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <MX_I2C1_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001502:	4b0e      	ldr	r3, [pc, #56]	; (800153c <MX_I2C1_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <MX_I2C1_Init+0x50>)
 800150a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800150e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <MX_I2C1_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001516:	4b09      	ldr	r3, [pc, #36]	; (800153c <MX_I2C1_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800151c:	4b07      	ldr	r3, [pc, #28]	; (800153c <MX_I2C1_Init+0x50>)
 800151e:	2200      	movs	r2, #0
 8001520:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001522:	4b06      	ldr	r3, [pc, #24]	; (800153c <MX_I2C1_Init+0x50>)
 8001524:	2200      	movs	r2, #0
 8001526:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001528:	4804      	ldr	r0, [pc, #16]	; (800153c <MX_I2C1_Init+0x50>)
 800152a:	f002 fd29 	bl	8003f80 <HAL_I2C_Init>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001534:	f001 f9d4 	bl	80028e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	bd80      	pop	{r7, pc}
 800153c:	20000274 	.word	0x20000274
 8001540:	40005400 	.word	0x40005400
 8001544:	000186a0 	.word	0x000186a0

08001548 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b08a      	sub	sp, #40	; 0x28
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 0318 	add.w	r3, r7, #24
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a1b      	ldr	r2, [pc, #108]	; (80015d0 <HAL_I2C_MspInit+0x88>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d12f      	bne.n	80015c8 <HAL_I2C_MspInit+0x80>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 8001568:	4b1a      	ldr	r3, [pc, #104]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 800156a:	69db      	ldr	r3, [r3, #28]
 800156c:	4a19      	ldr	r2, [pc, #100]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 800156e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001572:	61d3      	str	r3, [r2, #28]
 8001574:	4b17      	ldr	r3, [pc, #92]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 8001576:	69db      	ldr	r3, [r3, #28]
 8001578:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001580:	4b14      	ldr	r3, [pc, #80]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	4a13      	ldr	r2, [pc, #76]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 8001586:	f043 0308 	orr.w	r3, r3, #8
 800158a:	6193      	str	r3, [r2, #24]
 800158c:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	f003 0308 	and.w	r3, r3, #8
 8001594:	613b      	str	r3, [r7, #16]
 8001596:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001598:	23c0      	movs	r3, #192	; 0xc0
 800159a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800159c:	2312      	movs	r3, #18
 800159e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015a0:	2303      	movs	r3, #3
 80015a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a4:	f107 0318 	add.w	r3, r7, #24
 80015a8:	4619      	mov	r1, r3
 80015aa:	480b      	ldr	r0, [pc, #44]	; (80015d8 <HAL_I2C_MspInit+0x90>)
 80015ac:	f002 fb1a 	bl	8003be4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015b0:	4b08      	ldr	r3, [pc, #32]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 80015b2:	69db      	ldr	r3, [r3, #28]
 80015b4:	4a07      	ldr	r2, [pc, #28]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 80015b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015ba:	61d3      	str	r3, [r2, #28]
 80015bc:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <HAL_I2C_MspInit+0x8c>)
 80015be:	69db      	ldr	r3, [r3, #28]
 80015c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80015c8:	bf00      	nop
 80015ca:	3728      	adds	r7, #40	; 0x28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}
 80015d0:	40005400 	.word	0x40005400
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010c00 	.word	0x40010c00

080015dc <lcd1602_Send_init_Data>:

/*============================ ============================*/
/*-------------      -------------*/
///         i2c.    Delay.      .
/// \param *init_Data - ,  0x25,  2 (0010)  DB7-DB4  DB3-DB0,  5(0101)   LED, E, RW, RS 
static void lcd1602_Send_init_Data(uint8_t *init_Data) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af02      	add	r7, sp, #8
 80015e2:	6078      	str	r0, [r7, #4]
	if (backlight) {
 80015e4:	4b1d      	ldr	r3, [pc, #116]	; (800165c <lcd1602_Send_init_Data+0x80>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d007      	beq.n	80015fc <lcd1602_Send_init_Data+0x20>
		*init_Data |= 0x08; // 
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	f043 0308 	orr.w	r3, r3, #8
 80015f4:	b2da      	uxtb	r2, r3
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	701a      	strb	r2, [r3, #0]
 80015fa:	e006      	b.n	800160a <lcd1602_Send_init_Data+0x2e>
	} else {
		*init_Data &= ~0x08; // 
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	f023 0308 	bic.w	r3, r3, #8
 8001604:	b2da      	uxtb	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	701a      	strb	r2, [r3, #0]
	}
	*init_Data |= 0x04; //    E  1
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	f043 0304 	orr.w	r3, r3, #4
 8001612:	b2da      	uxtb	r2, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, Adress, init_Data, 1, 10);
 8001618:	230a      	movs	r3, #10
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	2301      	movs	r3, #1
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	214e      	movs	r1, #78	; 0x4e
 8001622:	480f      	ldr	r0, [pc, #60]	; (8001660 <lcd1602_Send_init_Data+0x84>)
 8001624:	f002 fdf0 	bl	8004208 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8001628:	2005      	movs	r0, #5
 800162a:	f001 fbef 	bl	8002e0c <HAL_Delay>
	*init_Data &= ~0x04; //    E  0
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	f023 0304 	bic.w	r3, r3, #4
 8001636:	b2da      	uxtb	r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, Adress, init_Data, 1, 10);
 800163c:	230a      	movs	r3, #10
 800163e:	9300      	str	r3, [sp, #0]
 8001640:	2301      	movs	r3, #1
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	214e      	movs	r1, #78	; 0x4e
 8001646:	4806      	ldr	r0, [pc, #24]	; (8001660 <lcd1602_Send_init_Data+0x84>)
 8001648:	f002 fdde 	bl	8004208 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800164c:	2005      	movs	r0, #5
 800164e:	f001 fbdd 	bl	8002e0c <HAL_Delay>
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000000 	.word	0x20000000
 8001660:	20000274 	.word	0x20000274

08001664 <lcd1602_Send_data>:
/*----------------------   ----------------------------*/

/*----------------------    ---------------------*/
///         i2c
/// \param *init_Data - ,  0x25,  2 (0010)  DB7-DB4  DB3-DB0,  5(0101)   LED, E, RW, RS 
static void lcd1602_Send_data(uint8_t *Data) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af02      	add	r7, sp, #8
 800166a:	6078      	str	r0, [r7, #4]

	if (backlight) {
 800166c:	4b1a      	ldr	r3, [pc, #104]	; (80016d8 <lcd1602_Send_data+0x74>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d007      	beq.n	8001684 <lcd1602_Send_data+0x20>
		*Data |= 0x08;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	f043 0308 	orr.w	r3, r3, #8
 800167c:	b2da      	uxtb	r2, r3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	701a      	strb	r2, [r3, #0]
 8001682:	e006      	b.n	8001692 <lcd1602_Send_data+0x2e>
	} else {
		*Data &= ~0x08;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	f023 0308 	bic.w	r3, r3, #8
 800168c:	b2da      	uxtb	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	701a      	strb	r2, [r3, #0]
	}
	*Data |= 0x04; //    E  1
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	f043 0304 	orr.w	r3, r3, #4
 800169a:	b2da      	uxtb	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, Adress, Data, 1, 10);
 80016a0:	230a      	movs	r3, #10
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	2301      	movs	r3, #1
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	214e      	movs	r1, #78	; 0x4e
 80016aa:	480c      	ldr	r0, [pc, #48]	; (80016dc <lcd1602_Send_data+0x78>)
 80016ac:	f002 fdac 	bl	8004208 <HAL_I2C_Master_Transmit>
	*Data &= ~0x04; //    E  0
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	f023 0304 	bic.w	r3, r3, #4
 80016b8:	b2da      	uxtb	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(&hi2c1, Adress, Data, 1, 10);
 80016be:	230a      	movs	r3, #10
 80016c0:	9300      	str	r3, [sp, #0]
 80016c2:	2301      	movs	r3, #1
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	214e      	movs	r1, #78	; 0x4e
 80016c8:	4804      	ldr	r0, [pc, #16]	; (80016dc <lcd1602_Send_data+0x78>)
 80016ca:	f002 fd9d 	bl	8004208 <HAL_I2C_Master_Transmit>
}
 80016ce:	bf00      	nop
 80016d0:	3708      	adds	r7, #8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	20000000 	.word	0x20000000
 80016dc:	20000274 	.word	0x20000274

080016e0 <lcd1602_Init>:
/*----------------------    ---------------------*/
/*============================ ============================*/

/*-------------------------  -------------------------*/
///   
void lcd1602_Init(void) {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
	/*========Power on========*/
	uint8_t tx_buffer = 0x30;
 80016e6:	2330      	movs	r3, #48	; 0x30
 80016e8:	71fb      	strb	r3, [r7, #7]
	/*========Wait for more than 15 ms after Vcc rises to 4.5V========*/
	HAL_Delay(15);
 80016ea:	200f      	movs	r0, #15
 80016ec:	f001 fb8e 	bl	8002e0c <HAL_Delay>
	/*========BF can not be checked before this instruction.========*/
	/*========Function set ( Interface is 8 bits long.========*/
	lcd1602_Send_init_Data(&tx_buffer);
 80016f0:	1dfb      	adds	r3, r7, #7
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff ff72 	bl	80015dc <lcd1602_Send_init_Data>
	/*========Wait for more 4.1 ms========*/
	HAL_Delay(5);
 80016f8:	2005      	movs	r0, #5
 80016fa:	f001 fb87 	bl	8002e0c <HAL_Delay>
	/*========BF can not be checked before this instruction.========*/
	/*========Function set ( Interface is 8 bits long.========*/
	lcd1602_Send_init_Data(&tx_buffer);
 80016fe:	1dfb      	adds	r3, r7, #7
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff ff6b 	bl	80015dc <lcd1602_Send_init_Data>
	/*========Wait for more 100 microsec========*/
	HAL_Delay(1);
 8001706:	2001      	movs	r0, #1
 8001708:	f001 fb80 	bl	8002e0c <HAL_Delay>
	/*========BF can not be checked before this instruction.========*/
	/*========Function set ( Interface is 8 bits long.========*/
	lcd1602_Send_init_Data(&tx_buffer);
 800170c:	1dfb      	adds	r3, r7, #7
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff ff64 	bl	80015dc <lcd1602_Send_init_Data>

	/*======== 4- ========*/
	tx_buffer = 0x20;
 8001714:	2320      	movs	r3, #32
 8001716:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001718:	1dfb      	adds	r3, r7, #7
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff ff5e 	bl	80015dc <lcd1602_Send_init_Data>
	/*======== 4- ========*/

	/*======2 ,  58======*/
	tx_buffer = 0x20;
 8001720:	2320      	movs	r3, #32
 8001722:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001724:	1dfb      	adds	r3, r7, #7
 8001726:	4618      	mov	r0, r3
 8001728:	f7ff ff58 	bl	80015dc <lcd1602_Send_init_Data>
	tx_buffer = 0x80;
 800172c:	2380      	movs	r3, #128	; 0x80
 800172e:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001730:	1dfb      	adds	r3, r7, #7
 8001732:	4618      	mov	r0, r3
 8001734:	f7ff ff52 	bl	80015dc <lcd1602_Send_init_Data>
	/*======2 ,  58======*/

	/*======== ========*/
	tx_buffer = 0x00;
 8001738:	2300      	movs	r3, #0
 800173a:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 800173c:	1dfb      	adds	r3, r7, #7
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ff4c 	bl	80015dc <lcd1602_Send_init_Data>
	tx_buffer = 0x80;
 8001744:	2380      	movs	r3, #128	; 0x80
 8001746:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001748:	1dfb      	adds	r3, r7, #7
 800174a:	4618      	mov	r0, r3
 800174c:	f7ff ff46 	bl	80015dc <lcd1602_Send_init_Data>
	/*======== ========*/

	/*======== ========*/
	tx_buffer = 0x00;
 8001750:	2300      	movs	r3, #0
 8001752:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001754:	1dfb      	adds	r3, r7, #7
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff ff40 	bl	80015dc <lcd1602_Send_init_Data>
	tx_buffer = 0x10;
 800175c:	2310      	movs	r3, #16
 800175e:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001760:	1dfb      	adds	r3, r7, #7
 8001762:	4618      	mov	r0, r3
 8001764:	f7ff ff3a 	bl	80015dc <lcd1602_Send_init_Data>
	/*======== ========*/

	/*========  ========*/
	tx_buffer = 0x00;
 8001768:	2300      	movs	r3, #0
 800176a:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 800176c:	1dfb      	adds	r3, r7, #7
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff ff34 	bl	80015dc <lcd1602_Send_init_Data>
	tx_buffer = 0x30;
 8001774:	2330      	movs	r3, #48	; 0x30
 8001776:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001778:	1dfb      	adds	r3, r7, #7
 800177a:	4618      	mov	r0, r3
 800177c:	f7ff ff2e 	bl	80015dc <lcd1602_Send_init_Data>
	/*========  ========*/

	/*======== .  ========*/
	tx_buffer = 0x00;
 8001780:	2300      	movs	r3, #0
 8001782:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001784:	1dfb      	adds	r3, r7, #7
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff ff28 	bl	80015dc <lcd1602_Send_init_Data>
	tx_buffer = 0xC0;
 800178c:	23c0      	movs	r3, #192	; 0xc0
 800178e:	71fb      	strb	r3, [r7, #7]
	lcd1602_Send_init_Data(&tx_buffer);
 8001790:	1dfb      	adds	r3, r7, #7
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff ff22 	bl	80015dc <lcd1602_Send_init_Data>
	/*======== .  ========*/
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <lcd1602_Print_symbol>:
/*-------------------------  -------------------------*/

/*-------------------------    ---------------------*/
///     
/// \param* symbol -    utf-8
void lcd1602_Print_symbol(uint8_t symbol) {
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
	uint8_t command;
	command = ((symbol & 0xf0) | 0x09); //      
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	f023 030f 	bic.w	r3, r3, #15
 80017b2:	b25b      	sxtb	r3, r3
 80017b4:	f043 0309 	orr.w	r3, r3, #9
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	73fb      	strb	r3, [r7, #15]
	lcd1602_Send_data(&command);
 80017be:	f107 030f 	add.w	r3, r7, #15
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7ff ff4e 	bl	8001664 <lcd1602_Send_data>
	command = ((symbol & 0x0f) << 4) | 0x09; //      
 80017c8:	79fb      	ldrb	r3, [r7, #7]
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	b25b      	sxtb	r3, r3
 80017ce:	f043 0309 	orr.w	r3, r3, #9
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	73fb      	strb	r3, [r7, #15]
	lcd1602_Send_data(&command);
 80017d8:	f107 030f 	add.w	r3, r7, #15
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff41 	bl	8001664 <lcd1602_Send_data>
}
 80017e2:	bf00      	nop
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <lcd1602_Print_text>:

/*-------------------------    ----------------------*/
///     
/// \param *message - ,    .
///    - 40 .
void lcd1602_Print_text(char *message) {
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < strlen(message); i++) {
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	e009      	b.n	800180c <lcd1602_Print_text+0x22>
		lcd1602_Print_symbol(message[i]);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff ffcd 	bl	80017a0 <lcd1602_Print_symbol>
	for (int i = 0; i < strlen(message); i++) {
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	3301      	adds	r3, #1
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f7fe fc9f 	bl	8000150 <strlen>
 8001812:	4602      	mov	r2, r0
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	429a      	cmp	r2, r3
 8001818:	d8ee      	bhi.n	80017f8 <lcd1602_Print_text+0xe>
	}
}
 800181a:	bf00      	nop
 800181c:	bf00      	nop
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}

08001824 <lcd1602_SetCursor>:
/// \param x -    x.  0  39.
/// \param y -    y.  0  3.
///  :
///   1602 max x = 15, max y = 1.
///   2004 max x = 19, max y = 3.
void lcd1602_SetCursor(uint8_t x, uint8_t y) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b084      	sub	sp, #16
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	460a      	mov	r2, r1
 800182e:	71fb      	strb	r3, [r7, #7]
 8001830:	4613      	mov	r3, r2
 8001832:	71bb      	strb	r3, [r7, #6]
	uint8_t command, adr;
	if (y > 3)
 8001834:	79bb      	ldrb	r3, [r7, #6]
 8001836:	2b03      	cmp	r3, #3
 8001838:	d901      	bls.n	800183e <lcd1602_SetCursor+0x1a>
		y = 3;
 800183a:	2303      	movs	r3, #3
 800183c:	71bb      	strb	r3, [r7, #6]
	if (x > 39)
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	2b27      	cmp	r3, #39	; 0x27
 8001842:	d901      	bls.n	8001848 <lcd1602_SetCursor+0x24>
		x = 39;
 8001844:	2327      	movs	r3, #39	; 0x27
 8001846:	71fb      	strb	r3, [r7, #7]
	if (y == 0) {
 8001848:	79bb      	ldrb	r3, [r7, #6]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d101      	bne.n	8001852 <lcd1602_SetCursor+0x2e>
		adr = x;
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	73fb      	strb	r3, [r7, #15]
	}
	if (y == 1) {
 8001852:	79bb      	ldrb	r3, [r7, #6]
 8001854:	2b01      	cmp	r3, #1
 8001856:	d102      	bne.n	800185e <lcd1602_SetCursor+0x3a>
		adr = x + 0x40;
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	3340      	adds	r3, #64	; 0x40
 800185c:	73fb      	strb	r3, [r7, #15]
	}
	if (y == 2) {
 800185e:	79bb      	ldrb	r3, [r7, #6]
 8001860:	2b02      	cmp	r3, #2
 8001862:	d102      	bne.n	800186a <lcd1602_SetCursor+0x46>
		adr = x + 0x14;
 8001864:	79fb      	ldrb	r3, [r7, #7]
 8001866:	3314      	adds	r3, #20
 8001868:	73fb      	strb	r3, [r7, #15]
	}
	if (y == 3) {
 800186a:	79bb      	ldrb	r3, [r7, #6]
 800186c:	2b03      	cmp	r3, #3
 800186e:	d102      	bne.n	8001876 <lcd1602_SetCursor+0x52>
		adr = x + 0x54;
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	3354      	adds	r3, #84	; 0x54
 8001874:	73fb      	strb	r3, [r7, #15]
	}
	command = ((adr & 0xf0) | 0x80);
 8001876:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800187a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800187e:	b25b      	sxtb	r3, r3
 8001880:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001884:	b25b      	sxtb	r3, r3
 8001886:	b2db      	uxtb	r3, r3
 8001888:	73bb      	strb	r3, [r7, #14]
	lcd1602_Send_data(&command);
 800188a:	f107 030e 	add.w	r3, r7, #14
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fee8 	bl	8001664 <lcd1602_Send_data>

	command = (adr << 4);
 8001894:	7bfb      	ldrb	r3, [r7, #15]
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	b2db      	uxtb	r3, r3
 800189a:	73bb      	strb	r3, [r7, #14]
	lcd1602_Send_data(&command);
 800189c:	f107 030e 	add.w	r3, r7, #14
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7ff fedf 	bl	8001664 <lcd1602_Send_data>

}
 80018a6:	bf00      	nop
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
	...

080018b0 <lcd1602_Clean_Text>:
	lcd1602_Send_init_Data(&tx_buffer);

}
/*-------------------------  -------------------------------*/

void lcd1602_Clean_Text(void) {///    
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
///     
///  ,  lcd1602_Clean,           
	lcd1602_SetCursor(0, 0);
 80018b4:	2100      	movs	r1, #0
 80018b6:	2000      	movs	r0, #0
 80018b8:	f7ff ffb4 	bl	8001824 <lcd1602_SetCursor>
	lcd1602_Print_text("                                        ");
 80018bc:	4805      	ldr	r0, [pc, #20]	; (80018d4 <lcd1602_Clean_Text+0x24>)
 80018be:	f7ff ff94 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 1);
 80018c2:	2101      	movs	r1, #1
 80018c4:	2000      	movs	r0, #0
 80018c6:	f7ff ffad 	bl	8001824 <lcd1602_SetCursor>
	lcd1602_Print_text("                                        ");
 80018ca:	4802      	ldr	r0, [pc, #8]	; (80018d4 <lcd1602_Clean_Text+0x24>)
 80018cc:	f7ff ff8d 	bl	80017ea <lcd1602_Print_text>
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	0800a608 	.word	0x0800a608

080018d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	t_lcd = HAL_GetTick();
 80018dc:	f001 fa8c 	bl	8002df8 <HAL_GetTick>
 80018e0:	4603      	mov	r3, r0
 80018e2:	4a46      	ldr	r2, [pc, #280]	; (80019fc <main+0x124>)
 80018e4:	6013      	str	r3, [r2, #0]
	t_led = HAL_GetTick();
 80018e6:	f001 fa87 	bl	8002df8 <HAL_GetTick>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4a44      	ldr	r2, [pc, #272]	; (8001a00 <main+0x128>)
 80018ee:	6013      	str	r3, [r2, #0]
	t_clear = HAL_GetTick();
 80018f0:	f001 fa82 	bl	8002df8 <HAL_GetTick>
 80018f4:	4603      	mov	r3, r0
 80018f6:	4a43      	ldr	r2, [pc, #268]	; (8001a04 <main+0x12c>)
 80018f8:	6013      	str	r3, [r2, #0]
	t_led_duty = HAL_GetTick();
 80018fa:	f001 fa7d 	bl	8002df8 <HAL_GetTick>
 80018fe:	4603      	mov	r3, r0
 8001900:	4a41      	ldr	r2, [pc, #260]	; (8001a08 <main+0x130>)
 8001902:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001904:	f001 fa20 	bl	8002d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001908:	f000 f88c 	bl	8001a24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800190c:	f7ff fd82 	bl	8001414 <MX_GPIO_Init>
  MX_DMA_Init();
 8001910:	f7ff fd62 	bl	80013d8 <MX_DMA_Init>
  MX_ADC1_Init();
 8001914:	f7ff fc5a 	bl	80011cc <MX_ADC1_Init>
  MX_I2C1_Init();
 8001918:	f7ff fde8 	bl	80014ec <MX_I2C1_Init>
  MX_TIM2_Init();
 800191c:	f001 f918 	bl	8002b50 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001920:	2104      	movs	r1, #4
 8001922:	483a      	ldr	r0, [pc, #232]	; (8001a0c <main+0x134>)
 8001924:	f003 fcda 	bl	80052dc <HAL_TIM_PWM_Start>
	HAL_Delay(100);
 8001928:	2064      	movs	r0, #100	; 0x64
 800192a:	f001 fa6f 	bl	8002e0c <HAL_Delay>
	lcd1602_Init();
 800192e:	f7ff fed7 	bl	80016e0 <lcd1602_Init>
	while (1) {
		lcd1602_SetCursor(0, 0);
 8001932:	2100      	movs	r1, #0
 8001934:	2000      	movs	r0, #0
 8001936:	f7ff ff75 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "   Initialization");
 800193a:	4935      	ldr	r1, [pc, #212]	; (8001a10 <main+0x138>)
 800193c:	4835      	ldr	r0, [pc, #212]	; (8001a14 <main+0x13c>)
 800193e:	f005 f897 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 8001942:	4834      	ldr	r0, [pc, #208]	; (8001a14 <main+0x13c>)
 8001944:	f7ff ff51 	bl	80017ea <lcd1602_Print_text>
		lcd1602_SetCursor(0, 1);
 8001948:	2101      	movs	r1, #1
 800194a:	2000      	movs	r0, #0
 800194c:	f7ff ff6a 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, " --- %d percent ---", procent);
 8001950:	4b31      	ldr	r3, [pc, #196]	; (8001a18 <main+0x140>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	461a      	mov	r2, r3
 8001956:	4931      	ldr	r1, [pc, #196]	; (8001a1c <main+0x144>)
 8001958:	482e      	ldr	r0, [pc, #184]	; (8001a14 <main+0x13c>)
 800195a:	f005 f889 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 800195e:	482d      	ldr	r0, [pc, #180]	; (8001a14 <main+0x13c>)
 8001960:	f7ff ff43 	bl	80017ea <lcd1602_Print_text>
		HAL_Delay(10);
 8001964:	200a      	movs	r0, #10
 8001966:	f001 fa51 	bl	8002e0c <HAL_Delay>
		procent++;
 800196a:	4b2b      	ldr	r3, [pc, #172]	; (8001a18 <main+0x140>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	3301      	adds	r3, #1
 8001970:	b2da      	uxtb	r2, r3
 8001972:	4b29      	ldr	r3, [pc, #164]	; (8001a18 <main+0x140>)
 8001974:	701a      	strb	r2, [r3, #0]
		if (procent == 100) {
 8001976:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <main+0x140>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b64      	cmp	r3, #100	; 0x64
 800197c:	d1d9      	bne.n	8001932 <main+0x5a>
			lcd1602_SetCursor(0, 0);
 800197e:	2100      	movs	r1, #0
 8001980:	2000      	movs	r0, #0
 8001982:	f7ff ff4f 	bl	8001824 <lcd1602_SetCursor>
			sprintf(lcd1602_tx_buffer, "   Initialization");
 8001986:	4922      	ldr	r1, [pc, #136]	; (8001a10 <main+0x138>)
 8001988:	4822      	ldr	r0, [pc, #136]	; (8001a14 <main+0x13c>)
 800198a:	f005 f871 	bl	8006a70 <siprintf>
			lcd1602_Print_text(lcd1602_tx_buffer);
 800198e:	4821      	ldr	r0, [pc, #132]	; (8001a14 <main+0x13c>)
 8001990:	f7ff ff2b 	bl	80017ea <lcd1602_Print_text>
			lcd1602_SetCursor(0, 1);
 8001994:	2101      	movs	r1, #1
 8001996:	2000      	movs	r0, #0
 8001998:	f7ff ff44 	bl	8001824 <lcd1602_SetCursor>
			sprintf(lcd1602_tx_buffer, " --- %d percent ---", procent);
 800199c:	4b1e      	ldr	r3, [pc, #120]	; (8001a18 <main+0x140>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	461a      	mov	r2, r3
 80019a2:	491e      	ldr	r1, [pc, #120]	; (8001a1c <main+0x144>)
 80019a4:	481b      	ldr	r0, [pc, #108]	; (8001a14 <main+0x13c>)
 80019a6:	f005 f863 	bl	8006a70 <siprintf>
			lcd1602_Print_text(lcd1602_tx_buffer);
 80019aa:	481a      	ldr	r0, [pc, #104]	; (8001a14 <main+0x13c>)
 80019ac:	f7ff ff1d 	bl	80017ea <lcd1602_Print_text>
			lcd1602_SetCursor(0, 2);
 80019b0:	2102      	movs	r1, #2
 80019b2:	2000      	movs	r0, #0
 80019b4:	f7ff ff36 	bl	8001824 <lcd1602_SetCursor>
			sprintf(lcd1602_tx_buffer, "       Ready     ");
 80019b8:	4919      	ldr	r1, [pc, #100]	; (8001a20 <main+0x148>)
 80019ba:	4816      	ldr	r0, [pc, #88]	; (8001a14 <main+0x13c>)
 80019bc:	f005 f858 	bl	8006a70 <siprintf>
			lcd1602_Print_text(lcd1602_tx_buffer);
 80019c0:	4814      	ldr	r0, [pc, #80]	; (8001a14 <main+0x13c>)
 80019c2:	f7ff ff12 	bl	80017ea <lcd1602_Print_text>
			lcd1602_Clean_Text();
 80019c6:	f7ff ff73 	bl	80018b0 <lcd1602_Clean_Text>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		get_adc();
 80019ca:	f000 f887 	bl	8001adc <get_adc>
		filter_adc();
 80019ce:	f000 f8bb 	bl	8001b48 <filter_adc>
		adc_1_to_val();
 80019d2:	f000 fb99 	bl	8002108 <adc_1_to_val>
		adc_2_to_val();
 80019d6:	f000 fbb5 	bl	8002144 <adc_2_to_val>
		adc_3_to_val();
 80019da:	f000 fbd1 	bl	8002180 <adc_3_to_val>
		adc_4_to_val();
 80019de:	f000 fbed 	bl	80021bc <adc_4_to_val>
		battery_voltage();
 80019e2:	f000 fa85 	bl	8001ef0 <battery_voltage>
		analog_pin_voltage();
 80019e6:	f000 fad9 	bl	8001f9c <analog_pin_voltage>
		print_lcd();
 80019ea:	f000 fa49 	bl	8001e80 <print_lcd>
		disp_clear();
 80019ee:	f000 fb4f 	bl	8002090 <disp_clear>
		battery_capacity();
 80019f2:	f000 fc01 	bl	80021f8 <battery_capacity>
		led_duty_f();
 80019f6:	f000 fc6d 	bl	80022d4 <led_duty_f>
		get_adc();
 80019fa:	e7e6      	b.n	80019ca <main+0xf2>
 80019fc:	200002f4 	.word	0x200002f4
 8001a00:	20000b50 	.word	0x20000b50
 8001a04:	20000b54 	.word	0x20000b54
 8001a08:	20000b6c 	.word	0x20000b6c
 8001a0c:	20000b78 	.word	0x20000b78
 8001a10:	0800a634 	.word	0x0800a634
 8001a14:	200002c8 	.word	0x200002c8
 8001a18:	200002f0 	.word	0x200002f0
 8001a1c:	0800a648 	.word	0x0800a648
 8001a20:	0800a65c 	.word	0x0800a65c

08001a24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b094      	sub	sp, #80	; 0x50
 8001a28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a2a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a2e:	2228      	movs	r2, #40	; 0x28
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f004 f9a2 	bl	8005d7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a38:	f107 0314 	add.w	r3, r7, #20
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	605a      	str	r2, [r3, #4]
 8001a42:	609a      	str	r2, [r3, #8]
 8001a44:	60da      	str	r2, [r3, #12]
 8001a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a48:	1d3b      	adds	r3, r7, #4
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a54:	2301      	movs	r3, #1
 8001a56:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a58:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a62:	2301      	movs	r3, #1
 8001a64:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a66:	2302      	movs	r3, #2
 8001a68:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a70:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a74:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f002 feca 	bl	8004814 <HAL_RCC_OscConfig>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a86:	f000 ff2b 	bl	80028e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a8a:	230f      	movs	r3, #15
 8001a8c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a8e:	2302      	movs	r3, #2
 8001a90:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a9a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	2102      	movs	r1, #2
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f003 f936 	bl	8004d18 <HAL_RCC_ClockConfig>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001ab2:	f000 ff15 	bl	80028e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001aba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001abe:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f003 faac 	bl	8005020 <HAL_RCCEx_PeriphCLKConfig>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001ace:	f000 ff07 	bl	80028e0 <Error_Handler>
  }
}
 8001ad2:	bf00      	nop
 8001ad4:	3750      	adds	r7, #80	; 0x50
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
	...

08001adc <get_adc>:

/* USER CODE BEGIN 4 */
void get_adc() {
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, adc_buffer, adc_buf_len);
 8001ae0:	2206      	movs	r2, #6
 8001ae2:	4910      	ldr	r1, [pc, #64]	; (8001b24 <get_adc+0x48>)
 8001ae4:	4810      	ldr	r0, [pc, #64]	; (8001b28 <get_adc+0x4c>)
 8001ae6:	f001 fa8d 	bl	8003004 <HAL_ADC_Start_DMA>
	adc_value_1 = adc_buffer[0];
 8001aea:	4b0e      	ldr	r3, [pc, #56]	; (8001b24 <get_adc+0x48>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a0f      	ldr	r2, [pc, #60]	; (8001b2c <get_adc+0x50>)
 8001af0:	6013      	str	r3, [r2, #0]
	adc_value_2 = adc_buffer[1];
 8001af2:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <get_adc+0x48>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	4a0e      	ldr	r2, [pc, #56]	; (8001b30 <get_adc+0x54>)
 8001af8:	6013      	str	r3, [r2, #0]
	adc_value_3 = adc_buffer[2];
 8001afa:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <get_adc+0x48>)
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	4a0d      	ldr	r2, [pc, #52]	; (8001b34 <get_adc+0x58>)
 8001b00:	6013      	str	r3, [r2, #0]
	adc_value_4 = adc_buffer[3];
 8001b02:	4b08      	ldr	r3, [pc, #32]	; (8001b24 <get_adc+0x48>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	4a0c      	ldr	r2, [pc, #48]	; (8001b38 <get_adc+0x5c>)
 8001b08:	6013      	str	r3, [r2, #0]
	adc_value_5 = adc_buffer[4];
 8001b0a:	4b06      	ldr	r3, [pc, #24]	; (8001b24 <get_adc+0x48>)
 8001b0c:	691b      	ldr	r3, [r3, #16]
 8001b0e:	4a0b      	ldr	r2, [pc, #44]	; (8001b3c <get_adc+0x60>)
 8001b10:	6013      	str	r3, [r2, #0]
	adc_value_6 = adc_buffer[5];
 8001b12:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <get_adc+0x48>)
 8001b14:	695b      	ldr	r3, [r3, #20]
 8001b16:	4a0a      	ldr	r2, [pc, #40]	; (8001b40 <get_adc+0x64>)
 8001b18:	6013      	str	r3, [r2, #0]
	adc_flag = 1;
 8001b1a:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <get_adc+0x68>)
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	200002f8 	.word	0x200002f8
 8001b28:	20000200 	.word	0x20000200
 8001b2c:	20000310 	.word	0x20000310
 8001b30:	20000314 	.word	0x20000314
 8001b34:	20000318 	.word	0x20000318
 8001b38:	2000031c 	.word	0x2000031c
 8001b3c:	20000320 	.word	0x20000320
 8001b40:	20000324 	.word	0x20000324
 8001b44:	20000b44 	.word	0x20000b44

08001b48 <filter_adc>:

void filter_adc() {
 8001b48:	b590      	push	{r4, r7, lr}
 8001b4a:	b087      	sub	sp, #28
 8001b4c:	af00      	add	r7, sp, #0
	if (adc_flag) {
 8001b4e:	4b95      	ldr	r3, [pc, #596]	; (8001da4 <filter_adc+0x25c>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 8186 	beq.w	8001e64 <filter_adc+0x31c>
		adc_flag = 0;
 8001b58:	4b92      	ldr	r3, [pc, #584]	; (8001da4 <filter_adc+0x25c>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]
		if (filtered_buf_1_index >= 0 && filtration_step == 0) {
 8001b5e:	4b92      	ldr	r3, [pc, #584]	; (8001da8 <filter_adc+0x260>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d13e      	bne.n	8001be4 <filter_adc+0x9c>
			filtered_buf_1[filtered_buf_1_index] = (float) adc_value_1;
 8001b66:	4b91      	ldr	r3, [pc, #580]	; (8001dac <filter_adc+0x264>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a91      	ldr	r2, [pc, #580]	; (8001db0 <filter_adc+0x268>)
 8001b6c:	7812      	ldrb	r2, [r2, #0]
 8001b6e:	4614      	mov	r4, r2
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff f8af 	bl	8000cd4 <__aeabi_ui2f>
 8001b76:	4603      	mov	r3, r0
 8001b78:	4a8e      	ldr	r2, [pc, #568]	; (8001db4 <filter_adc+0x26c>)
 8001b7a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if (filtered_buf_1_index == 99) {
 8001b7e:	4b8c      	ldr	r3, [pc, #560]	; (8001db0 <filter_adc+0x268>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	2b63      	cmp	r3, #99	; 0x63
 8001b84:	d128      	bne.n	8001bd8 <filter_adc+0x90>
				for (int i = 0; i <= 99; i++) {
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	e010      	b.n	8001bae <filter_adc+0x66>
					summ_1 = summ_1 + filtered_buf_1[i];
 8001b8c:	4a89      	ldr	r2, [pc, #548]	; (8001db4 <filter_adc+0x26c>)
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b94:	4a88      	ldr	r2, [pc, #544]	; (8001db8 <filter_adc+0x270>)
 8001b96:	6812      	ldr	r2, [r2, #0]
 8001b98:	4611      	mov	r1, r2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7fe ffea 	bl	8000b74 <__addsf3>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	4b84      	ldr	r3, [pc, #528]	; (8001db8 <filter_adc+0x270>)
 8001ba6:	601a      	str	r2, [r3, #0]
				for (int i = 0; i <= 99; i++) {
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	3301      	adds	r3, #1
 8001bac:	617b      	str	r3, [r7, #20]
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	2b63      	cmp	r3, #99	; 0x63
 8001bb2:	ddeb      	ble.n	8001b8c <filter_adc+0x44>

				}
				adc_value_1_filt = summ_1 / 100;
 8001bb4:	4b80      	ldr	r3, [pc, #512]	; (8001db8 <filter_adc+0x270>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4980      	ldr	r1, [pc, #512]	; (8001dbc <filter_adc+0x274>)
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff f996 	bl	8000eec <__aeabi_fdiv>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	461a      	mov	r2, r3
 8001bc4:	4b7e      	ldr	r3, [pc, #504]	; (8001dc0 <filter_adc+0x278>)
 8001bc6:	601a      	str	r2, [r3, #0]
				summ_1 = 0.0f;
 8001bc8:	4b7b      	ldr	r3, [pc, #492]	; (8001db8 <filter_adc+0x270>)
 8001bca:	f04f 0200 	mov.w	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
				filtered_buf_1_index = 0;
 8001bd0:	4b77      	ldr	r3, [pc, #476]	; (8001db0 <filter_adc+0x268>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	701a      	strb	r2, [r3, #0]
 8001bd6:	e005      	b.n	8001be4 <filter_adc+0x9c>
			} else {
				filtered_buf_1_index++;
 8001bd8:	4b75      	ldr	r3, [pc, #468]	; (8001db0 <filter_adc+0x268>)
 8001bda:	781b      	ldrb	r3, [r3, #0]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	4b73      	ldr	r3, [pc, #460]	; (8001db0 <filter_adc+0x268>)
 8001be2:	701a      	strb	r2, [r3, #0]
			}
		}
		if (filtered_buf_2_index >= 0 && filtration_step == 0) {
 8001be4:	4b70      	ldr	r3, [pc, #448]	; (8001da8 <filter_adc+0x260>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d13e      	bne.n	8001c6a <filter_adc+0x122>
			filtered_buf_2[filtered_buf_2_index] = (float) adc_value_2;
 8001bec:	4b75      	ldr	r3, [pc, #468]	; (8001dc4 <filter_adc+0x27c>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a75      	ldr	r2, [pc, #468]	; (8001dc8 <filter_adc+0x280>)
 8001bf2:	7812      	ldrb	r2, [r2, #0]
 8001bf4:	4614      	mov	r4, r2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff f86c 	bl	8000cd4 <__aeabi_ui2f>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	4a73      	ldr	r2, [pc, #460]	; (8001dcc <filter_adc+0x284>)
 8001c00:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if (filtered_buf_2_index == 99) {
 8001c04:	4b70      	ldr	r3, [pc, #448]	; (8001dc8 <filter_adc+0x280>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b63      	cmp	r3, #99	; 0x63
 8001c0a:	d128      	bne.n	8001c5e <filter_adc+0x116>
				for (int i = 0; i <= 99; i++) {
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	e010      	b.n	8001c34 <filter_adc+0xec>
					summ_2 = summ_2 + filtered_buf_2[i];
 8001c12:	4a6e      	ldr	r2, [pc, #440]	; (8001dcc <filter_adc+0x284>)
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1a:	4a6d      	ldr	r2, [pc, #436]	; (8001dd0 <filter_adc+0x288>)
 8001c1c:	6812      	ldr	r2, [r2, #0]
 8001c1e:	4611      	mov	r1, r2
 8001c20:	4618      	mov	r0, r3
 8001c22:	f7fe ffa7 	bl	8000b74 <__addsf3>
 8001c26:	4603      	mov	r3, r0
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b69      	ldr	r3, [pc, #420]	; (8001dd0 <filter_adc+0x288>)
 8001c2c:	601a      	str	r2, [r3, #0]
				for (int i = 0; i <= 99; i++) {
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	3301      	adds	r3, #1
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	2b63      	cmp	r3, #99	; 0x63
 8001c38:	ddeb      	ble.n	8001c12 <filter_adc+0xca>

				}
				adc_value_2_filt = summ_2 / 100;
 8001c3a:	4b65      	ldr	r3, [pc, #404]	; (8001dd0 <filter_adc+0x288>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	495f      	ldr	r1, [pc, #380]	; (8001dbc <filter_adc+0x274>)
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7ff f953 	bl	8000eec <__aeabi_fdiv>
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b62      	ldr	r3, [pc, #392]	; (8001dd4 <filter_adc+0x28c>)
 8001c4c:	601a      	str	r2, [r3, #0]
				summ_2 = 0.0f;
 8001c4e:	4b60      	ldr	r3, [pc, #384]	; (8001dd0 <filter_adc+0x288>)
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
				filtered_buf_2_index = 0;
 8001c56:	4b5c      	ldr	r3, [pc, #368]	; (8001dc8 <filter_adc+0x280>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
 8001c5c:	e005      	b.n	8001c6a <filter_adc+0x122>
			} else {
				filtered_buf_2_index++;
 8001c5e:	4b5a      	ldr	r3, [pc, #360]	; (8001dc8 <filter_adc+0x280>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	3301      	adds	r3, #1
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4b58      	ldr	r3, [pc, #352]	; (8001dc8 <filter_adc+0x280>)
 8001c68:	701a      	strb	r2, [r3, #0]
			}
		}
		if (filtered_buf_5_index >= 0 && filtration_step == 0) {
 8001c6a:	4b4f      	ldr	r3, [pc, #316]	; (8001da8 <filter_adc+0x260>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d13e      	bne.n	8001cf0 <filter_adc+0x1a8>
			filtered_buf_5[filtered_buf_5_index] = (float) adc_value_5;
 8001c72:	4b59      	ldr	r3, [pc, #356]	; (8001dd8 <filter_adc+0x290>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a59      	ldr	r2, [pc, #356]	; (8001ddc <filter_adc+0x294>)
 8001c78:	7812      	ldrb	r2, [r2, #0]
 8001c7a:	4614      	mov	r4, r2
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff f829 	bl	8000cd4 <__aeabi_ui2f>
 8001c82:	4603      	mov	r3, r0
 8001c84:	4a56      	ldr	r2, [pc, #344]	; (8001de0 <filter_adc+0x298>)
 8001c86:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if (filtered_buf_5_index == 99) {
 8001c8a:	4b54      	ldr	r3, [pc, #336]	; (8001ddc <filter_adc+0x294>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2b63      	cmp	r3, #99	; 0x63
 8001c90:	d128      	bne.n	8001ce4 <filter_adc+0x19c>
				for (int i = 0; i <= 99; i++) {
 8001c92:	2300      	movs	r3, #0
 8001c94:	60fb      	str	r3, [r7, #12]
 8001c96:	e010      	b.n	8001cba <filter_adc+0x172>
					summ_5 = summ_5 + filtered_buf_5[i];
 8001c98:	4a51      	ldr	r2, [pc, #324]	; (8001de0 <filter_adc+0x298>)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ca0:	4a50      	ldr	r2, [pc, #320]	; (8001de4 <filter_adc+0x29c>)
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	4611      	mov	r1, r2
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7fe ff64 	bl	8000b74 <__addsf3>
 8001cac:	4603      	mov	r3, r0
 8001cae:	461a      	mov	r2, r3
 8001cb0:	4b4c      	ldr	r3, [pc, #304]	; (8001de4 <filter_adc+0x29c>)
 8001cb2:	601a      	str	r2, [r3, #0]
				for (int i = 0; i <= 99; i++) {
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	60fb      	str	r3, [r7, #12]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2b63      	cmp	r3, #99	; 0x63
 8001cbe:	ddeb      	ble.n	8001c98 <filter_adc+0x150>

				}
				adc_value_5_filt = summ_5 / 100;
 8001cc0:	4b48      	ldr	r3, [pc, #288]	; (8001de4 <filter_adc+0x29c>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	493d      	ldr	r1, [pc, #244]	; (8001dbc <filter_adc+0x274>)
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff f910 	bl	8000eec <__aeabi_fdiv>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	461a      	mov	r2, r3
 8001cd0:	4b45      	ldr	r3, [pc, #276]	; (8001de8 <filter_adc+0x2a0>)
 8001cd2:	601a      	str	r2, [r3, #0]
				summ_5 = 0.0f;
 8001cd4:	4b43      	ldr	r3, [pc, #268]	; (8001de4 <filter_adc+0x29c>)
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
				filtered_buf_5_index = 0;
 8001cdc:	4b3f      	ldr	r3, [pc, #252]	; (8001ddc <filter_adc+0x294>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
 8001ce2:	e005      	b.n	8001cf0 <filter_adc+0x1a8>
			} else {
				filtered_buf_5_index++;
 8001ce4:	4b3d      	ldr	r3, [pc, #244]	; (8001ddc <filter_adc+0x294>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	b2da      	uxtb	r2, r3
 8001cec:	4b3b      	ldr	r3, [pc, #236]	; (8001ddc <filter_adc+0x294>)
 8001cee:	701a      	strb	r2, [r3, #0]
			}
		}
		if (filtered_buf_3_index >= 0 && filtration_step == 0) {
 8001cf0:	4b2d      	ldr	r3, [pc, #180]	; (8001da8 <filter_adc+0x260>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d13e      	bne.n	8001d76 <filter_adc+0x22e>
			filtered_buf_3[filtered_buf_3_index] = (float) adc_value_3;
 8001cf8:	4b3c      	ldr	r3, [pc, #240]	; (8001dec <filter_adc+0x2a4>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a3c      	ldr	r2, [pc, #240]	; (8001df0 <filter_adc+0x2a8>)
 8001cfe:	7812      	ldrb	r2, [r2, #0]
 8001d00:	4614      	mov	r4, r2
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7fe ffe6 	bl	8000cd4 <__aeabi_ui2f>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	4a3a      	ldr	r2, [pc, #232]	; (8001df4 <filter_adc+0x2ac>)
 8001d0c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if (filtered_buf_3_index == 99) {
 8001d10:	4b37      	ldr	r3, [pc, #220]	; (8001df0 <filter_adc+0x2a8>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	2b63      	cmp	r3, #99	; 0x63
 8001d16:	d128      	bne.n	8001d6a <filter_adc+0x222>
				for (int i = 0; i <= 99; i++) {
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	e010      	b.n	8001d40 <filter_adc+0x1f8>
					summ_3 = summ_3 + filtered_buf_3[i];
 8001d1e:	4a35      	ldr	r2, [pc, #212]	; (8001df4 <filter_adc+0x2ac>)
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d26:	4a34      	ldr	r2, [pc, #208]	; (8001df8 <filter_adc+0x2b0>)
 8001d28:	6812      	ldr	r2, [r2, #0]
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7fe ff21 	bl	8000b74 <__addsf3>
 8001d32:	4603      	mov	r3, r0
 8001d34:	461a      	mov	r2, r3
 8001d36:	4b30      	ldr	r3, [pc, #192]	; (8001df8 <filter_adc+0x2b0>)
 8001d38:	601a      	str	r2, [r3, #0]
				for (int i = 0; i <= 99; i++) {
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	2b63      	cmp	r3, #99	; 0x63
 8001d44:	ddeb      	ble.n	8001d1e <filter_adc+0x1d6>

				}
				adc_value_3_filt = summ_3 / 100;
 8001d46:	4b2c      	ldr	r3, [pc, #176]	; (8001df8 <filter_adc+0x2b0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	491c      	ldr	r1, [pc, #112]	; (8001dbc <filter_adc+0x274>)
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff f8cd 	bl	8000eec <__aeabi_fdiv>
 8001d52:	4603      	mov	r3, r0
 8001d54:	461a      	mov	r2, r3
 8001d56:	4b29      	ldr	r3, [pc, #164]	; (8001dfc <filter_adc+0x2b4>)
 8001d58:	601a      	str	r2, [r3, #0]
				summ_3 = 0.0f;
 8001d5a:	4b27      	ldr	r3, [pc, #156]	; (8001df8 <filter_adc+0x2b0>)
 8001d5c:	f04f 0200 	mov.w	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
				filtered_buf_3_index = 0;
 8001d62:	4b23      	ldr	r3, [pc, #140]	; (8001df0 <filter_adc+0x2a8>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
 8001d68:	e005      	b.n	8001d76 <filter_adc+0x22e>
			} else {
				filtered_buf_3_index++;
 8001d6a:	4b21      	ldr	r3, [pc, #132]	; (8001df0 <filter_adc+0x2a8>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	4b1f      	ldr	r3, [pc, #124]	; (8001df0 <filter_adc+0x2a8>)
 8001d74:	701a      	strb	r2, [r3, #0]
			}
		}
		if (filtered_buf_4_index >= 0 && filtration_step == 0) {
 8001d76:	4b0c      	ldr	r3, [pc, #48]	; (8001da8 <filter_adc+0x260>)
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d172      	bne.n	8001e64 <filter_adc+0x31c>
			filtered_buf_4[filtered_buf_4_index] = (float) adc_value_4;
 8001d7e:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <filter_adc+0x2b8>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a20      	ldr	r2, [pc, #128]	; (8001e04 <filter_adc+0x2bc>)
 8001d84:	7812      	ldrb	r2, [r2, #0]
 8001d86:	4614      	mov	r4, r2
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe ffa3 	bl	8000cd4 <__aeabi_ui2f>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	4a1d      	ldr	r2, [pc, #116]	; (8001e08 <filter_adc+0x2c0>)
 8001d92:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			if (filtered_buf_4_index == 99) {
 8001d96:	4b1b      	ldr	r3, [pc, #108]	; (8001e04 <filter_adc+0x2bc>)
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	2b63      	cmp	r3, #99	; 0x63
 8001d9c:	d15c      	bne.n	8001e58 <filter_adc+0x310>
				for (int i = 0; i <= 99; i++) {
 8001d9e:	2300      	movs	r3, #0
 8001da0:	607b      	str	r3, [r7, #4]
 8001da2:	e044      	b.n	8001e2e <filter_adc+0x2e6>
 8001da4:	20000b44 	.word	0x20000b44
 8001da8:	20000b46 	.word	0x20000b46
 8001dac:	20000310 	.word	0x20000310
 8001db0:	200004dc 	.word	0x200004dc
 8001db4:	2000034c 	.word	0x2000034c
 8001db8:	200004e0 	.word	0x200004e0
 8001dbc:	42c80000 	.word	0x42c80000
 8001dc0:	20000328 	.word	0x20000328
 8001dc4:	20000314 	.word	0x20000314
 8001dc8:	20000674 	.word	0x20000674
 8001dcc:	200004e4 	.word	0x200004e4
 8001dd0:	20000678 	.word	0x20000678
 8001dd4:	2000032c 	.word	0x2000032c
 8001dd8:	20000320 	.word	0x20000320
 8001ddc:	2000080c 	.word	0x2000080c
 8001de0:	2000067c 	.word	0x2000067c
 8001de4:	20000810 	.word	0x20000810
 8001de8:	20000338 	.word	0x20000338
 8001dec:	20000318 	.word	0x20000318
 8001df0:	200009a4 	.word	0x200009a4
 8001df4:	20000814 	.word	0x20000814
 8001df8:	200009a8 	.word	0x200009a8
 8001dfc:	20000330 	.word	0x20000330
 8001e00:	2000031c 	.word	0x2000031c
 8001e04:	20000b3c 	.word	0x20000b3c
 8001e08:	200009ac 	.word	0x200009ac
					summ_4 = summ_4 + filtered_buf_4[i];
 8001e0c:	4a17      	ldr	r2, [pc, #92]	; (8001e6c <filter_adc+0x324>)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e14:	4a16      	ldr	r2, [pc, #88]	; (8001e70 <filter_adc+0x328>)
 8001e16:	6812      	ldr	r2, [r2, #0]
 8001e18:	4611      	mov	r1, r2
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f7fe feaa 	bl	8000b74 <__addsf3>
 8001e20:	4603      	mov	r3, r0
 8001e22:	461a      	mov	r2, r3
 8001e24:	4b12      	ldr	r3, [pc, #72]	; (8001e70 <filter_adc+0x328>)
 8001e26:	601a      	str	r2, [r3, #0]
				for (int i = 0; i <= 99; i++) {
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	607b      	str	r3, [r7, #4]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2b63      	cmp	r3, #99	; 0x63
 8001e32:	ddeb      	ble.n	8001e0c <filter_adc+0x2c4>

				}
				adc_value_4_filt = summ_4 / 100;
 8001e34:	4b0e      	ldr	r3, [pc, #56]	; (8001e70 <filter_adc+0x328>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	490e      	ldr	r1, [pc, #56]	; (8001e74 <filter_adc+0x32c>)
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff f856 	bl	8000eec <__aeabi_fdiv>
 8001e40:	4603      	mov	r3, r0
 8001e42:	461a      	mov	r2, r3
 8001e44:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <filter_adc+0x330>)
 8001e46:	601a      	str	r2, [r3, #0]
				summ_4 = 0.0f;
 8001e48:	4b09      	ldr	r3, [pc, #36]	; (8001e70 <filter_adc+0x328>)
 8001e4a:	f04f 0200 	mov.w	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
				filtered_buf_4_index = 0;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	; (8001e7c <filter_adc+0x334>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	701a      	strb	r2, [r3, #0]
			} else {
				filtered_buf_4_index++;
			}
		}
	}
}
 8001e56:	e005      	b.n	8001e64 <filter_adc+0x31c>
				filtered_buf_4_index++;
 8001e58:	4b08      	ldr	r3, [pc, #32]	; (8001e7c <filter_adc+0x334>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	3301      	adds	r3, #1
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <filter_adc+0x334>)
 8001e62:	701a      	strb	r2, [r3, #0]
}
 8001e64:	bf00      	nop
 8001e66:	371c      	adds	r7, #28
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd90      	pop	{r4, r7, pc}
 8001e6c:	200009ac 	.word	0x200009ac
 8001e70:	20000b40 	.word	0x20000b40
 8001e74:	42c80000 	.word	0x42c80000
 8001e78:	20000334 	.word	0x20000334
 8001e7c:	20000b3c 	.word	0x20000b3c

08001e80 <print_lcd>:

void print_lcd() {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
	if (HAL_GetTick() - t_lcd > 300) {
 8001e84:	f000 ffb8 	bl	8002df8 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	4b17      	ldr	r3, [pc, #92]	; (8001ee8 <print_lcd+0x68>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001e94:	d924      	bls.n	8001ee0 <print_lcd+0x60>
		switch (mode_lcd) {
 8001e96:	4b15      	ldr	r3, [pc, #84]	; (8001eec <print_lcd+0x6c>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	2b05      	cmp	r3, #5
 8001e9c:	d821      	bhi.n	8001ee2 <print_lcd+0x62>
 8001e9e:	a201      	add	r2, pc, #4	; (adr r2, 8001ea4 <print_lcd+0x24>)
 8001ea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ea4:	08001ebd 	.word	0x08001ebd
 8001ea8:	08001ec3 	.word	0x08001ec3
 8001eac:	08001ec9 	.word	0x08001ec9
 8001eb0:	08001ecf 	.word	0x08001ecf
 8001eb4:	08001ed5 	.word	0x08001ed5
 8001eb8:	08001edb 	.word	0x08001edb
		case 0:
			print_all_adc();
 8001ebc:	f000 fa60 	bl	8002380 <print_all_adc>
			break;
 8001ec0:	e00f      	b.n	8001ee2 <print_lcd+0x62>
		case 1:
			print_first_adc();
 8001ec2:	f000 fb4b 	bl	800255c <print_first_adc>
			break;
 8001ec6:	e00c      	b.n	8001ee2 <print_lcd+0x62>
		case 2:
			print_second_adc();
 8001ec8:	f000 fba4 	bl	8002614 <print_second_adc>
			break;
 8001ecc:	e009      	b.n	8001ee2 <print_lcd+0x62>
		case 3:
			print_third_adc();
 8001ece:	f000 fbfd 	bl	80026cc <print_third_adc>
			break;
 8001ed2:	e006      	b.n	8001ee2 <print_lcd+0x62>
		case 4:
			print_fourth_adc();
 8001ed4:	f000 fc56 	bl	8002784 <print_fourth_adc>
			break;
 8001ed8:	e003      	b.n	8001ee2 <print_lcd+0x62>
		case 5:
			print_fifth_adc();
 8001eda:	f000 fcaf 	bl	800283c <print_fifth_adc>
			break;
 8001ede:	e000      	b.n	8001ee2 <print_lcd+0x62>
		}
	}
 8001ee0:	bf00      	nop

}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	200002f4 	.word	0x200002f4
 8001eec:	200002f1 	.word	0x200002f1

08001ef0 <battery_voltage>:

void battery_voltage() {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
	volt_var = ((float) adc_value_5_filt * u_ref) / adc_max;
 8001ef4:	4b20      	ldr	r3, [pc, #128]	; (8001f78 <battery_voltage+0x88>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4920      	ldr	r1, [pc, #128]	; (8001f7c <battery_voltage+0x8c>)
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe ff42 	bl	8000d84 <__aeabi_fmul>
 8001f00:	4603      	mov	r3, r0
 8001f02:	491f      	ldr	r1, [pc, #124]	; (8001f80 <battery_voltage+0x90>)
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7fe fff1 	bl	8000eec <__aeabi_fdiv>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	4b1d      	ldr	r3, [pc, #116]	; (8001f84 <battery_voltage+0x94>)
 8001f10:	601a      	str	r2, [r3, #0]
	voltage = (volt_var / (r2 / (r1 + r2))) + koef_volt;
 8001f12:	4b1c      	ldr	r3, [pc, #112]	; (8001f84 <battery_voltage+0x94>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	491c      	ldr	r1, [pc, #112]	; (8001f88 <battery_voltage+0x98>)
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7fe ffe7 	bl	8000eec <__aeabi_fdiv>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	491a      	ldr	r1, [pc, #104]	; (8001f8c <battery_voltage+0x9c>)
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7fe fe26 	bl	8000b74 <__addsf3>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	4b18      	ldr	r3, [pc, #96]	; (8001f90 <battery_voltage+0xa0>)
 8001f2e:	601a      	str	r2, [r3, #0]
	if (voltage <= zero_off_volt) {
 8001f30:	4b17      	ldr	r3, [pc, #92]	; (8001f90 <battery_voltage+0xa0>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4915      	ldr	r1, [pc, #84]	; (8001f8c <battery_voltage+0x9c>)
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff f8cc 	bl	80010d4 <__aeabi_fcmple>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d004      	beq.n	8001f4c <battery_voltage+0x5c>
		voltage = 0.0f;
 8001f42:	4b13      	ldr	r3, [pc, #76]	; (8001f90 <battery_voltage+0xa0>)
 8001f44:	f04f 0200 	mov.w	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
	} else if (voltage >= middle_volt_threashold) {
		voltage = voltage + middle_off_volt;
	}
}
 8001f4a:	e013      	b.n	8001f74 <battery_voltage+0x84>
	} else if (voltage >= middle_volt_threashold) {
 8001f4c:	4b10      	ldr	r3, [pc, #64]	; (8001f90 <battery_voltage+0xa0>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4910      	ldr	r1, [pc, #64]	; (8001f94 <battery_voltage+0xa4>)
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff f8c8 	bl	80010e8 <__aeabi_fcmpge>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d100      	bne.n	8001f60 <battery_voltage+0x70>
}
 8001f5e:	e009      	b.n	8001f74 <battery_voltage+0x84>
		voltage = voltage + middle_off_volt;
 8001f60:	4b0b      	ldr	r3, [pc, #44]	; (8001f90 <battery_voltage+0xa0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	490c      	ldr	r1, [pc, #48]	; (8001f98 <battery_voltage+0xa8>)
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe fe04 	bl	8000b74 <__addsf3>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	461a      	mov	r2, r3
 8001f70:	4b07      	ldr	r3, [pc, #28]	; (8001f90 <battery_voltage+0xa0>)
 8001f72:	601a      	str	r2, [r3, #0]
}
 8001f74:	bf00      	nop
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000338 	.word	0x20000338
 8001f7c:	40533333 	.word	0x40533333
 8001f80:	457ff000 	.word	0x457ff000
 8001f84:	20000b4c 	.word	0x20000b4c
 8001f88:	3eaa642b 	.word	0x3eaa642b
 8001f8c:	3e2e147b 	.word	0x3e2e147b
 8001f90:	20000b48 	.word	0x20000b48
 8001f94:	4099999a 	.word	0x4099999a
 8001f98:	3ca3d70a 	.word	0x3ca3d70a

08001f9c <analog_pin_voltage>:

void analog_pin_voltage() {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	af00      	add	r7, sp, #0
	adc_volt_1 = (float) (adc_value_1_filt * u_ref) / adc_max;
 8001fa0:	4b1e      	ldr	r3, [pc, #120]	; (800201c <analog_pin_voltage+0x80>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	491e      	ldr	r1, [pc, #120]	; (8002020 <analog_pin_voltage+0x84>)
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7fe feec 	bl	8000d84 <__aeabi_fmul>
 8001fac:	4603      	mov	r3, r0
 8001fae:	491d      	ldr	r1, [pc, #116]	; (8002024 <analog_pin_voltage+0x88>)
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7fe ff9b 	bl	8000eec <__aeabi_fdiv>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	461a      	mov	r2, r3
 8001fba:	4b1b      	ldr	r3, [pc, #108]	; (8002028 <analog_pin_voltage+0x8c>)
 8001fbc:	601a      	str	r2, [r3, #0]
	adc_volt_2 = (float) (adc_value_2_filt * u_ref) / adc_max;
 8001fbe:	4b1b      	ldr	r3, [pc, #108]	; (800202c <analog_pin_voltage+0x90>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4917      	ldr	r1, [pc, #92]	; (8002020 <analog_pin_voltage+0x84>)
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7fe fedd 	bl	8000d84 <__aeabi_fmul>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	4915      	ldr	r1, [pc, #84]	; (8002024 <analog_pin_voltage+0x88>)
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7fe ff8c 	bl	8000eec <__aeabi_fdiv>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	4b15      	ldr	r3, [pc, #84]	; (8002030 <analog_pin_voltage+0x94>)
 8001fda:	601a      	str	r2, [r3, #0]
	adc_volt_3 = (float) (adc_value_3_filt * u_ref) / adc_max;
 8001fdc:	4b15      	ldr	r3, [pc, #84]	; (8002034 <analog_pin_voltage+0x98>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	490f      	ldr	r1, [pc, #60]	; (8002020 <analog_pin_voltage+0x84>)
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7fe fece 	bl	8000d84 <__aeabi_fmul>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	490e      	ldr	r1, [pc, #56]	; (8002024 <analog_pin_voltage+0x88>)
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7fe ff7d 	bl	8000eec <__aeabi_fdiv>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	461a      	mov	r2, r3
 8001ff6:	4b10      	ldr	r3, [pc, #64]	; (8002038 <analog_pin_voltage+0x9c>)
 8001ff8:	601a      	str	r2, [r3, #0]
	adc_volt_4 = (float) (adc_value_4_filt * u_ref) / adc_max;
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <analog_pin_voltage+0xa0>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4908      	ldr	r1, [pc, #32]	; (8002020 <analog_pin_voltage+0x84>)
 8002000:	4618      	mov	r0, r3
 8002002:	f7fe febf 	bl	8000d84 <__aeabi_fmul>
 8002006:	4603      	mov	r3, r0
 8002008:	4906      	ldr	r1, [pc, #24]	; (8002024 <analog_pin_voltage+0x88>)
 800200a:	4618      	mov	r0, r3
 800200c:	f7fe ff6e 	bl	8000eec <__aeabi_fdiv>
 8002010:	4603      	mov	r3, r0
 8002012:	461a      	mov	r2, r3
 8002014:	4b0a      	ldr	r3, [pc, #40]	; (8002040 <analog_pin_voltage+0xa4>)
 8002016:	601a      	str	r2, [r3, #0]
}
 8002018:	bf00      	nop
 800201a:	bd80      	pop	{r7, pc}
 800201c:	20000328 	.word	0x20000328
 8002020:	40533333 	.word	0x40533333
 8002024:	457ff000 	.word	0x457ff000
 8002028:	2000033c 	.word	0x2000033c
 800202c:	2000032c 	.word	0x2000032c
 8002030:	20000340 	.word	0x20000340
 8002034:	20000330 	.word	0x20000330
 8002038:	20000344 	.word	0x20000344
 800203c:	20000334 	.word	0x20000334
 8002040:	20000348 	.word	0x20000348

08002044 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	4603      	mov	r3, r0
 800204c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 800204e:	88fb      	ldrh	r3, [r7, #6]
 8002050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002054:	d113      	bne.n	800207e <HAL_GPIO_EXTI_Callback+0x3a>
		if (mode_lcd < 5) {
 8002056:	4b0c      	ldr	r3, [pc, #48]	; (8002088 <HAL_GPIO_EXTI_Callback+0x44>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	2b04      	cmp	r3, #4
 800205c:	d809      	bhi.n	8002072 <HAL_GPIO_EXTI_Callback+0x2e>
			mode_lcd = mode_lcd + 1;
 800205e:	4b0a      	ldr	r3, [pc, #40]	; (8002088 <HAL_GPIO_EXTI_Callback+0x44>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	3301      	adds	r3, #1
 8002064:	b2da      	uxtb	r2, r3
 8002066:	4b08      	ldr	r3, [pc, #32]	; (8002088 <HAL_GPIO_EXTI_Callback+0x44>)
 8002068:	701a      	strb	r2, [r3, #0]
			clear_flag = 1;
 800206a:	4b08      	ldr	r3, [pc, #32]	; (800208c <HAL_GPIO_EXTI_Callback+0x48>)
 800206c:	2201      	movs	r2, #1
 800206e:	701a      	strb	r2, [r3, #0]
			mode_lcd = 0;
			clear_flag = 1;
		}

	}
}
 8002070:	e005      	b.n	800207e <HAL_GPIO_EXTI_Callback+0x3a>
			mode_lcd = 0;
 8002072:	4b05      	ldr	r3, [pc, #20]	; (8002088 <HAL_GPIO_EXTI_Callback+0x44>)
 8002074:	2200      	movs	r2, #0
 8002076:	701a      	strb	r2, [r3, #0]
			clear_flag = 1;
 8002078:	4b04      	ldr	r3, [pc, #16]	; (800208c <HAL_GPIO_EXTI_Callback+0x48>)
 800207a:	2201      	movs	r2, #1
 800207c:	701a      	strb	r2, [r3, #0]
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	200002f1 	.word	0x200002f1
 800208c:	20000b45 	.word	0x20000b45

08002090 <disp_clear>:

void disp_clear() {
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
	if (clear_flag) {
 8002094:	4b05      	ldr	r3, [pc, #20]	; (80020ac <disp_clear+0x1c>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d004      	beq.n	80020a6 <disp_clear+0x16>
		lcd1602_Clean_Text();
 800209c:	f7ff fc08 	bl	80018b0 <lcd1602_Clean_Text>
		clear_flag = 0;
 80020a0:	4b02      	ldr	r3, [pc, #8]	; (80020ac <disp_clear+0x1c>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	701a      	strb	r2, [r3, #0]
	}
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000b45 	.word	0x20000b45

080020b0 <map>:

float map(float x, float in_min, float in_max, float out_min, float out_max) {
 80020b0:	b590      	push	{r4, r7, lr}
 80020b2:	b085      	sub	sp, #20
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80020be:	68b9      	ldr	r1, [r7, #8]
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f7fe fd55 	bl	8000b70 <__aeabi_fsub>
 80020c6:	4603      	mov	r3, r0
 80020c8:	461c      	mov	r4, r3
 80020ca:	6839      	ldr	r1, [r7, #0]
 80020cc:	6a38      	ldr	r0, [r7, #32]
 80020ce:	f7fe fd4f 	bl	8000b70 <__aeabi_fsub>
 80020d2:	4603      	mov	r3, r0
 80020d4:	4619      	mov	r1, r3
 80020d6:	4620      	mov	r0, r4
 80020d8:	f7fe fe54 	bl	8000d84 <__aeabi_fmul>
 80020dc:	4603      	mov	r3, r0
 80020de:	461c      	mov	r4, r3
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7fe fd44 	bl	8000b70 <__aeabi_fsub>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4619      	mov	r1, r3
 80020ec:	4620      	mov	r0, r4
 80020ee:	f7fe fefd 	bl	8000eec <__aeabi_fdiv>
 80020f2:	4603      	mov	r3, r0
 80020f4:	6839      	ldr	r1, [r7, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7fe fd3c 	bl	8000b74 <__addsf3>
 80020fc:	4603      	mov	r3, r0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	bd90      	pop	{r4, r7, pc}
	...

08002108 <adc_1_to_val>:

void adc_1_to_val() {
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af02      	add	r7, sp, #8
	PR201 = map(adc_value_1_filt, 0, adc_max, min_pressure_adc_1,
 800210e:	4b08      	ldr	r3, [pc, #32]	; (8002130 <adc_1_to_val+0x28>)
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	4b08      	ldr	r3, [pc, #32]	; (8002134 <adc_1_to_val+0x2c>)
 8002114:	9300      	str	r3, [sp, #0]
 8002116:	4b08      	ldr	r3, [pc, #32]	; (8002138 <adc_1_to_val+0x30>)
 8002118:	4a08      	ldr	r2, [pc, #32]	; (800213c <adc_1_to_val+0x34>)
 800211a:	f04f 0100 	mov.w	r1, #0
 800211e:	f7ff ffc7 	bl	80020b0 <map>
 8002122:	4603      	mov	r3, r0
 8002124:	4a06      	ldr	r2, [pc, #24]	; (8002140 <adc_1_to_val+0x38>)
 8002126:	6013      	str	r3, [r2, #0]
	max_pressure_adc_1);
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000328 	.word	0x20000328
 8002134:	43fa0000 	.word	0x43fa0000
 8002138:	c2c80000 	.word	0xc2c80000
 800213c:	457ff000 	.word	0x457ff000
 8002140:	20000b58 	.word	0x20000b58

08002144 <adc_2_to_val>:

void adc_2_to_val() {
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af02      	add	r7, sp, #8
	PR202 = map(adc_value_2_filt, 0, adc_max, min_pressure_adc_2,
 800214a:	4b08      	ldr	r3, [pc, #32]	; (800216c <adc_2_to_val+0x28>)
 800214c:	6818      	ldr	r0, [r3, #0]
 800214e:	4b08      	ldr	r3, [pc, #32]	; (8002170 <adc_2_to_val+0x2c>)
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	4b08      	ldr	r3, [pc, #32]	; (8002174 <adc_2_to_val+0x30>)
 8002154:	4a08      	ldr	r2, [pc, #32]	; (8002178 <adc_2_to_val+0x34>)
 8002156:	f04f 0100 	mov.w	r1, #0
 800215a:	f7ff ffa9 	bl	80020b0 <map>
 800215e:	4603      	mov	r3, r0
 8002160:	4a06      	ldr	r2, [pc, #24]	; (800217c <adc_2_to_val+0x38>)
 8002162:	6013      	str	r3, [r2, #0]
	max_pressure_adc_2);
}
 8002164:	bf00      	nop
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	2000032c 	.word	0x2000032c
 8002170:	43fa0000 	.word	0x43fa0000
 8002174:	c2c80000 	.word	0xc2c80000
 8002178:	457ff000 	.word	0x457ff000
 800217c:	20000b5c 	.word	0x20000b5c

08002180 <adc_3_to_val>:

void adc_3_to_val() {
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af02      	add	r7, sp, #8
	PR203 = map(adc_value_3_filt, 0, adc_max, min_pressure_adc_3,
 8002186:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <adc_3_to_val+0x28>)
 8002188:	6818      	ldr	r0, [r3, #0]
 800218a:	4b08      	ldr	r3, [pc, #32]	; (80021ac <adc_3_to_val+0x2c>)
 800218c:	9300      	str	r3, [sp, #0]
 800218e:	4b08      	ldr	r3, [pc, #32]	; (80021b0 <adc_3_to_val+0x30>)
 8002190:	4a08      	ldr	r2, [pc, #32]	; (80021b4 <adc_3_to_val+0x34>)
 8002192:	f04f 0100 	mov.w	r1, #0
 8002196:	f7ff ff8b 	bl	80020b0 <map>
 800219a:	4603      	mov	r3, r0
 800219c:	4a06      	ldr	r2, [pc, #24]	; (80021b8 <adc_3_to_val+0x38>)
 800219e:	6013      	str	r3, [r2, #0]
	max_pressure_adc_3);
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000330 	.word	0x20000330
 80021ac:	43fa0000 	.word	0x43fa0000
 80021b0:	c2c80000 	.word	0xc2c80000
 80021b4:	457ff000 	.word	0x457ff000
 80021b8:	20000b60 	.word	0x20000b60

080021bc <adc_4_to_val>:

void adc_4_to_val() {
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af02      	add	r7, sp, #8
	PR204 = map(adc_value_4_filt, 0, adc_max, min_pressure_adc_4,
 80021c2:	4b08      	ldr	r3, [pc, #32]	; (80021e4 <adc_4_to_val+0x28>)
 80021c4:	6818      	ldr	r0, [r3, #0]
 80021c6:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <adc_4_to_val+0x2c>)
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	4b08      	ldr	r3, [pc, #32]	; (80021ec <adc_4_to_val+0x30>)
 80021cc:	4a08      	ldr	r2, [pc, #32]	; (80021f0 <adc_4_to_val+0x34>)
 80021ce:	f04f 0100 	mov.w	r1, #0
 80021d2:	f7ff ff6d 	bl	80020b0 <map>
 80021d6:	4603      	mov	r3, r0
 80021d8:	4a06      	ldr	r2, [pc, #24]	; (80021f4 <adc_4_to_val+0x38>)
 80021da:	6013      	str	r3, [r2, #0]
	max_pressure_adc_4);
}
 80021dc:	bf00      	nop
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	20000334 	.word	0x20000334
 80021e8:	43fa0000 	.word	0x43fa0000
 80021ec:	c2c80000 	.word	0xc2c80000
 80021f0:	457ff000 	.word	0x457ff000
 80021f4:	20000b64 	.word	0x20000b64

080021f8 <battery_capacity>:

void battery_capacity() {
 80021f8:	b580      	push	{r7, lr}
 80021fa:	af00      	add	r7, sp, #0
	if ((voltage < high_threashold_battery)
 80021fc:	4b2f      	ldr	r3, [pc, #188]	; (80022bc <battery_capacity+0xc4>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	492f      	ldr	r1, [pc, #188]	; (80022c0 <battery_capacity+0xc8>)
 8002202:	4618      	mov	r0, r3
 8002204:	f7fe ff5c 	bl	80010c0 <__aeabi_fcmplt>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d012      	beq.n	8002234 <battery_capacity+0x3c>
			&& (voltage > medium_threashold_battery)) {
 800220e:	4b2b      	ldr	r3, [pc, #172]	; (80022bc <battery_capacity+0xc4>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	492c      	ldr	r1, [pc, #176]	; (80022c4 <battery_capacity+0xcc>)
 8002214:	4618      	mov	r0, r3
 8002216:	f7fe ff71 	bl	80010fc <__aeabi_fcmpgt>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d009      	beq.n	8002234 <battery_capacity+0x3c>
		GPIOC->BSRR = led_green_Pin;
 8002220:	4b29      	ldr	r3, [pc, #164]	; (80022c8 <battery_capacity+0xd0>)
 8002222:	2204      	movs	r2, #4
 8002224:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR = led_yelow_Pin;
 8002226:	4b28      	ldr	r3, [pc, #160]	; (80022c8 <battery_capacity+0xd0>)
 8002228:	2202      	movs	r2, #2
 800222a:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR = led_red_Pin;
 800222c:	4b26      	ldr	r3, [pc, #152]	; (80022c8 <battery_capacity+0xd0>)
 800222e:	2201      	movs	r2, #1
 8002230:	611a      	str	r2, [r3, #16]
 8002232:	e040      	b.n	80022b6 <battery_capacity+0xbe>

	}

	else if ((voltage < medium_threashold_battery)
 8002234:	4b21      	ldr	r3, [pc, #132]	; (80022bc <battery_capacity+0xc4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4922      	ldr	r1, [pc, #136]	; (80022c4 <battery_capacity+0xcc>)
 800223a:	4618      	mov	r0, r3
 800223c:	f7fe ff40 	bl	80010c0 <__aeabi_fcmplt>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d013      	beq.n	800226e <battery_capacity+0x76>
			&& (voltage > low_threashold_battery)) {
 8002246:	4b1d      	ldr	r3, [pc, #116]	; (80022bc <battery_capacity+0xc4>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4920      	ldr	r1, [pc, #128]	; (80022cc <battery_capacity+0xd4>)
 800224c:	4618      	mov	r0, r3
 800224e:	f7fe ff55 	bl	80010fc <__aeabi_fcmpgt>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d00a      	beq.n	800226e <battery_capacity+0x76>
		GPIOC->BSRR = (uint32_t) led_green_Pin << 16;
 8002258:	4b1b      	ldr	r3, [pc, #108]	; (80022c8 <battery_capacity+0xd0>)
 800225a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800225e:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR = led_yelow_Pin;
 8002260:	4b19      	ldr	r3, [pc, #100]	; (80022c8 <battery_capacity+0xd0>)
 8002262:	2202      	movs	r2, #2
 8002264:	611a      	str	r2, [r3, #16]
		GPIOC->BSRR = led_red_Pin;
 8002266:	4b18      	ldr	r3, [pc, #96]	; (80022c8 <battery_capacity+0xd0>)
 8002268:	2201      	movs	r2, #1
 800226a:	611a      	str	r2, [r3, #16]
 800226c:	e023      	b.n	80022b6 <battery_capacity+0xbe>
	} else if (voltage < low_threashold_battery) {
 800226e:	4b13      	ldr	r3, [pc, #76]	; (80022bc <battery_capacity+0xc4>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4916      	ldr	r1, [pc, #88]	; (80022cc <battery_capacity+0xd4>)
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe ff23 	bl	80010c0 <__aeabi_fcmplt>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d100      	bne.n	8002282 <battery_capacity+0x8a>
			GPIOC->BSRR = (uint32_t) led_green_Pin << 16;
			GPIOC->BSRR = (uint32_t) led_yelow_Pin << 16;
			HAL_GPIO_TogglePin(GPIOC, led_red_Pin);
		}
	}
}
 8002280:	e019      	b.n	80022b6 <battery_capacity+0xbe>
		if (HAL_GetTick() - t_led > 100) {
 8002282:	f000 fdb9 	bl	8002df8 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <battery_capacity+0xd8>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b64      	cmp	r3, #100	; 0x64
 8002290:	d911      	bls.n	80022b6 <battery_capacity+0xbe>
			t_led = HAL_GetTick();
 8002292:	f000 fdb1 	bl	8002df8 <HAL_GetTick>
 8002296:	4603      	mov	r3, r0
 8002298:	4a0d      	ldr	r2, [pc, #52]	; (80022d0 <battery_capacity+0xd8>)
 800229a:	6013      	str	r3, [r2, #0]
			GPIOC->BSRR = (uint32_t) led_green_Pin << 16;
 800229c:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <battery_capacity+0xd0>)
 800229e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80022a2:	611a      	str	r2, [r3, #16]
			GPIOC->BSRR = (uint32_t) led_yelow_Pin << 16;
 80022a4:	4b08      	ldr	r3, [pc, #32]	; (80022c8 <battery_capacity+0xd0>)
 80022a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80022aa:	611a      	str	r2, [r3, #16]
			HAL_GPIO_TogglePin(GPIOC, led_red_Pin);
 80022ac:	2101      	movs	r1, #1
 80022ae:	4806      	ldr	r0, [pc, #24]	; (80022c8 <battery_capacity+0xd0>)
 80022b0:	f001 fe34 	bl	8003f1c <HAL_GPIO_TogglePin>
}
 80022b4:	e7ff      	b.n	80022b6 <battery_capacity+0xbe>
 80022b6:	bf00      	nop
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000b48 	.word	0x20000b48
 80022c0:	41080000 	.word	0x41080000
 80022c4:	40f9999a 	.word	0x40f9999a
 80022c8:	40011000 	.word	0x40011000
 80022cc:	40f33333 	.word	0x40f33333
 80022d0:	20000b50 	.word	0x20000b50

080022d4 <led_duty_f>:

void led_duty_f() {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
	if ((HAL_GetTick() - t_led_duty > 25) && (mode_led == 0)) {
 80022d8:	f000 fd8e 	bl	8002df8 <HAL_GetTick>
 80022dc:	4602      	mov	r2, r0
 80022de:	4b25      	ldr	r3, [pc, #148]	; (8002374 <led_duty_f+0xa0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	1ad3      	subs	r3, r2, r3
 80022e4:	2b19      	cmp	r3, #25
 80022e6:	d91e      	bls.n	8002326 <led_duty_f+0x52>
 80022e8:	4b23      	ldr	r3, [pc, #140]	; (8002378 <led_duty_f+0xa4>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	f083 0301 	eor.w	r3, r3, #1
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d017      	beq.n	8002326 <led_duty_f+0x52>
		t_led_duty = HAL_GetTick();
 80022f6:	f000 fd7f 	bl	8002df8 <HAL_GetTick>
 80022fa:	4603      	mov	r3, r0
 80022fc:	4a1d      	ldr	r2, [pc, #116]	; (8002374 <led_duty_f+0xa0>)
 80022fe:	6013      	str	r3, [r2, #0]
		TIM2->CCR2 = led_duty;
 8002300:	4b1e      	ldr	r3, [pc, #120]	; (800237c <led_duty_f+0xa8>)
 8002302:	781a      	ldrb	r2, [r3, #0]
 8002304:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002308:	639a      	str	r2, [r3, #56]	; 0x38
		led_duty = led_duty + 1;
 800230a:	4b1c      	ldr	r3, [pc, #112]	; (800237c <led_duty_f+0xa8>)
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	3301      	adds	r3, #1
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4b1a      	ldr	r3, [pc, #104]	; (800237c <led_duty_f+0xa8>)
 8002314:	701a      	strb	r2, [r3, #0]
		if (led_duty == 99) {
 8002316:	4b19      	ldr	r3, [pc, #100]	; (800237c <led_duty_f+0xa8>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b63      	cmp	r3, #99	; 0x63
 800231c:	d127      	bne.n	800236e <led_duty_f+0x9a>
			mode_led = 1;
 800231e:	4b16      	ldr	r3, [pc, #88]	; (8002378 <led_duty_f+0xa4>)
 8002320:	2201      	movs	r2, #1
 8002322:	701a      	strb	r2, [r3, #0]
		if (led_duty == 99) {
 8002324:	e023      	b.n	800236e <led_duty_f+0x9a>
		}
	} else if ((HAL_GetTick() - t_led_duty > 25) && (mode_led == 1)) {
 8002326:	f000 fd67 	bl	8002df8 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	4b11      	ldr	r3, [pc, #68]	; (8002374 <led_duty_f+0xa0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b19      	cmp	r3, #25
 8002334:	d91b      	bls.n	800236e <led_duty_f+0x9a>
 8002336:	4b10      	ldr	r3, [pc, #64]	; (8002378 <led_duty_f+0xa4>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d017      	beq.n	800236e <led_duty_f+0x9a>
		t_led_duty = HAL_GetTick();
 800233e:	f000 fd5b 	bl	8002df8 <HAL_GetTick>
 8002342:	4603      	mov	r3, r0
 8002344:	4a0b      	ldr	r2, [pc, #44]	; (8002374 <led_duty_f+0xa0>)
 8002346:	6013      	str	r3, [r2, #0]
		TIM2->CCR2 = led_duty;
 8002348:	4b0c      	ldr	r3, [pc, #48]	; (800237c <led_duty_f+0xa8>)
 800234a:	781a      	ldrb	r2, [r3, #0]
 800234c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002350:	639a      	str	r2, [r3, #56]	; 0x38
		led_duty = led_duty - 1;
 8002352:	4b0a      	ldr	r3, [pc, #40]	; (800237c <led_duty_f+0xa8>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	3b01      	subs	r3, #1
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b08      	ldr	r3, [pc, #32]	; (800237c <led_duty_f+0xa8>)
 800235c:	701a      	strb	r2, [r3, #0]
		if (led_duty == 0) {
 800235e:	4b07      	ldr	r3, [pc, #28]	; (800237c <led_duty_f+0xa8>)
 8002360:	781b      	ldrb	r3, [r3, #0]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d103      	bne.n	800236e <led_duty_f+0x9a>
			mode_led = 0;
 8002366:	4b04      	ldr	r3, [pc, #16]	; (8002378 <led_duty_f+0xa4>)
 8002368:	2200      	movs	r2, #0
 800236a:	701a      	strb	r2, [r3, #0]
		}

	}
}
 800236c:	e7ff      	b.n	800236e <led_duty_f+0x9a>
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000b6c 	.word	0x20000b6c
 8002378:	20000b70 	.word	0x20000b70
 800237c:	20000b68 	.word	0x20000b68

08002380 <print_all_adc>:

void print_all_adc() {
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	t_lcd = HAL_GetTick();
 8002384:	f000 fd38 	bl	8002df8 <HAL_GetTick>
 8002388:	4603      	mov	r3, r0
 800238a:	4a6a      	ldr	r2, [pc, #424]	; (8002534 <print_all_adc+0x1b4>)
 800238c:	6013      	str	r3, [r2, #0]
	if((int32_t)PR201 > (-10))
 800238e:	4b6a      	ldr	r3, [pc, #424]	; (8002538 <print_all_adc+0x1b8>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4618      	mov	r0, r3
 8002394:	f7fe febc 	bl	8001110 <__aeabi_f2iz>
 8002398:	4603      	mov	r3, r0
 800239a:	f113 0f09 	cmn.w	r3, #9
 800239e:	db18      	blt.n	80023d2 <print_all_adc+0x52>
	{
		lcd1602_SetCursor(0, 0);
 80023a0:	2100      	movs	r1, #0
 80023a2:	2000      	movs	r0, #0
 80023a4:	f7ff fa3e 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR201 %.0f mBar     ", (PR201 + koeficient_adc_1));
 80023a8:	4b63      	ldr	r3, [pc, #396]	; (8002538 <print_all_adc+0x1b8>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe fbdf 	bl	8000b74 <__addsf3>
 80023b6:	4603      	mov	r3, r0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe f835 	bl	8000428 <__aeabi_f2d>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	495e      	ldr	r1, [pc, #376]	; (800253c <print_all_adc+0x1bc>)
 80023c4:	485e      	ldr	r0, [pc, #376]	; (8002540 <print_all_adc+0x1c0>)
 80023c6:	f004 fb53 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 80023ca:	485d      	ldr	r0, [pc, #372]	; (8002540 <print_all_adc+0x1c0>)
 80023cc:	f7ff fa0d 	bl	80017ea <lcd1602_Print_text>
 80023d0:	e011      	b.n	80023f6 <print_all_adc+0x76>
	}
	else
	{
		lcd1602_SetCursor(0, 0);
 80023d2:	2100      	movs	r1, #0
 80023d4:	2000      	movs	r0, #0
 80023d6:	f7ff fa25 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR201 %.0f mBar     ", PR201);
 80023da:	4b57      	ldr	r3, [pc, #348]	; (8002538 <print_all_adc+0x1b8>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe f822 	bl	8000428 <__aeabi_f2d>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	4954      	ldr	r1, [pc, #336]	; (800253c <print_all_adc+0x1bc>)
 80023ea:	4855      	ldr	r0, [pc, #340]	; (8002540 <print_all_adc+0x1c0>)
 80023ec:	f004 fb40 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 80023f0:	4853      	ldr	r0, [pc, #332]	; (8002540 <print_all_adc+0x1c0>)
 80023f2:	f7ff f9fa 	bl	80017ea <lcd1602_Print_text>
	}
	if((int32_t)PR202 > (-10))
 80023f6:	4b53      	ldr	r3, [pc, #332]	; (8002544 <print_all_adc+0x1c4>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe fe88 	bl	8001110 <__aeabi_f2iz>
 8002400:	4603      	mov	r3, r0
 8002402:	f113 0f09 	cmn.w	r3, #9
 8002406:	db18      	blt.n	800243a <print_all_adc+0xba>
	{
		lcd1602_SetCursor(0, 1);
 8002408:	2101      	movs	r1, #1
 800240a:	2000      	movs	r0, #0
 800240c:	f7ff fa0a 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR202 %.0f mBar     ", (PR202 + koeficient_adc_2));
 8002410:	4b4c      	ldr	r3, [pc, #304]	; (8002544 <print_all_adc+0x1c4>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe fbab 	bl	8000b74 <__addsf3>
 800241e:	4603      	mov	r3, r0
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe f801 	bl	8000428 <__aeabi_f2d>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	4947      	ldr	r1, [pc, #284]	; (8002548 <print_all_adc+0x1c8>)
 800242c:	4844      	ldr	r0, [pc, #272]	; (8002540 <print_all_adc+0x1c0>)
 800242e:	f004 fb1f 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 8002432:	4843      	ldr	r0, [pc, #268]	; (8002540 <print_all_adc+0x1c0>)
 8002434:	f7ff f9d9 	bl	80017ea <lcd1602_Print_text>
 8002438:	e011      	b.n	800245e <print_all_adc+0xde>
	}
	else
	{
		lcd1602_SetCursor(0, 1);
 800243a:	2101      	movs	r1, #1
 800243c:	2000      	movs	r0, #0
 800243e:	f7ff f9f1 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR202 %.0f mBar     ", PR202);
 8002442:	4b40      	ldr	r3, [pc, #256]	; (8002544 <print_all_adc+0x1c4>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f7fd ffee 	bl	8000428 <__aeabi_f2d>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	493d      	ldr	r1, [pc, #244]	; (8002548 <print_all_adc+0x1c8>)
 8002452:	483b      	ldr	r0, [pc, #236]	; (8002540 <print_all_adc+0x1c0>)
 8002454:	f004 fb0c 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 8002458:	4839      	ldr	r0, [pc, #228]	; (8002540 <print_all_adc+0x1c0>)
 800245a:	f7ff f9c6 	bl	80017ea <lcd1602_Print_text>
	}
	if((int32_t)PR203 > (-10))
 800245e:	4b3b      	ldr	r3, [pc, #236]	; (800254c <print_all_adc+0x1cc>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fe54 	bl	8001110 <__aeabi_f2iz>
 8002468:	4603      	mov	r3, r0
 800246a:	f113 0f09 	cmn.w	r3, #9
 800246e:	db18      	blt.n	80024a2 <print_all_adc+0x122>
	{
		lcd1602_SetCursor(0, 2);
 8002470:	2102      	movs	r1, #2
 8002472:	2000      	movs	r0, #0
 8002474:	f7ff f9d6 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR203 %.0f mBar     ", (PR203 + koeficient_adc_3));
 8002478:	4b34      	ldr	r3, [pc, #208]	; (800254c <print_all_adc+0x1cc>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8002480:	4618      	mov	r0, r3
 8002482:	f7fe fb77 	bl	8000b74 <__addsf3>
 8002486:	4603      	mov	r3, r0
 8002488:	4618      	mov	r0, r3
 800248a:	f7fd ffcd 	bl	8000428 <__aeabi_f2d>
 800248e:	4602      	mov	r2, r0
 8002490:	460b      	mov	r3, r1
 8002492:	492f      	ldr	r1, [pc, #188]	; (8002550 <print_all_adc+0x1d0>)
 8002494:	482a      	ldr	r0, [pc, #168]	; (8002540 <print_all_adc+0x1c0>)
 8002496:	f004 faeb 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 800249a:	4829      	ldr	r0, [pc, #164]	; (8002540 <print_all_adc+0x1c0>)
 800249c:	f7ff f9a5 	bl	80017ea <lcd1602_Print_text>
 80024a0:	e011      	b.n	80024c6 <print_all_adc+0x146>
	}
	else
	{
		lcd1602_SetCursor(0, 2);
 80024a2:	2102      	movs	r1, #2
 80024a4:	2000      	movs	r0, #0
 80024a6:	f7ff f9bd 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR203 %.0f mBar     ", PR203);
 80024aa:	4b28      	ldr	r3, [pc, #160]	; (800254c <print_all_adc+0x1cc>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fd ffba 	bl	8000428 <__aeabi_f2d>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4925      	ldr	r1, [pc, #148]	; (8002550 <print_all_adc+0x1d0>)
 80024ba:	4821      	ldr	r0, [pc, #132]	; (8002540 <print_all_adc+0x1c0>)
 80024bc:	f004 fad8 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 80024c0:	481f      	ldr	r0, [pc, #124]	; (8002540 <print_all_adc+0x1c0>)
 80024c2:	f7ff f992 	bl	80017ea <lcd1602_Print_text>
	}
	if((int32_t)PR204 > (-10))
 80024c6:	4b23      	ldr	r3, [pc, #140]	; (8002554 <print_all_adc+0x1d4>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe fe20 	bl	8001110 <__aeabi_f2iz>
 80024d0:	4603      	mov	r3, r0
 80024d2:	f113 0f09 	cmn.w	r3, #9
 80024d6:	db18      	blt.n	800250a <print_all_adc+0x18a>
	{
		lcd1602_SetCursor(0, 3);
 80024d8:	2103      	movs	r1, #3
 80024da:	2000      	movs	r0, #0
 80024dc:	f7ff f9a2 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR204 %.0f mBar    ", (PR204 + koeficient_adc_4));
 80024e0:	4b1c      	ldr	r3, [pc, #112]	; (8002554 <print_all_adc+0x1d4>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fe fb43 	bl	8000b74 <__addsf3>
 80024ee:	4603      	mov	r3, r0
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fd ff99 	bl	8000428 <__aeabi_f2d>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4917      	ldr	r1, [pc, #92]	; (8002558 <print_all_adc+0x1d8>)
 80024fc:	4810      	ldr	r0, [pc, #64]	; (8002540 <print_all_adc+0x1c0>)
 80024fe:	f004 fab7 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 8002502:	480f      	ldr	r0, [pc, #60]	; (8002540 <print_all_adc+0x1c0>)
 8002504:	f7ff f971 	bl	80017ea <lcd1602_Print_text>
		lcd1602_SetCursor(0, 3);
		sprintf(lcd1602_tx_buffer, "PR204 %.0f mBar    ", PR204);
		lcd1602_Print_text(lcd1602_tx_buffer);
	}

}
 8002508:	e011      	b.n	800252e <print_all_adc+0x1ae>
		lcd1602_SetCursor(0, 3);
 800250a:	2103      	movs	r1, #3
 800250c:	2000      	movs	r0, #0
 800250e:	f7ff f989 	bl	8001824 <lcd1602_SetCursor>
		sprintf(lcd1602_tx_buffer, "PR204 %.0f mBar    ", PR204);
 8002512:	4b10      	ldr	r3, [pc, #64]	; (8002554 <print_all_adc+0x1d4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7fd ff86 	bl	8000428 <__aeabi_f2d>
 800251c:	4602      	mov	r2, r0
 800251e:	460b      	mov	r3, r1
 8002520:	490d      	ldr	r1, [pc, #52]	; (8002558 <print_all_adc+0x1d8>)
 8002522:	4807      	ldr	r0, [pc, #28]	; (8002540 <print_all_adc+0x1c0>)
 8002524:	f004 faa4 	bl	8006a70 <siprintf>
		lcd1602_Print_text(lcd1602_tx_buffer);
 8002528:	4805      	ldr	r0, [pc, #20]	; (8002540 <print_all_adc+0x1c0>)
 800252a:	f7ff f95e 	bl	80017ea <lcd1602_Print_text>
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	200002f4 	.word	0x200002f4
 8002538:	20000b58 	.word	0x20000b58
 800253c:	0800a670 	.word	0x0800a670
 8002540:	200002c8 	.word	0x200002c8
 8002544:	20000b5c 	.word	0x20000b5c
 8002548:	0800a688 	.word	0x0800a688
 800254c:	20000b60 	.word	0x20000b60
 8002550:	0800a6a0 	.word	0x0800a6a0
 8002554:	20000b64 	.word	0x20000b64
 8002558:	0800a6b8 	.word	0x0800a6b8

0800255c <print_first_adc>:

void print_first_adc() {
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
	t_lcd = HAL_GetTick();
 8002560:	f000 fc4a 	bl	8002df8 <HAL_GetTick>
 8002564:	4603      	mov	r3, r0
 8002566:	4a22      	ldr	r2, [pc, #136]	; (80025f0 <print_first_adc+0x94>)
 8002568:	6013      	str	r3, [r2, #0]
	lcd1602_SetCursor(0, 0);
 800256a:	2100      	movs	r1, #0
 800256c:	2000      	movs	r0, #0
 800256e:	f7ff f959 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 1 is %.2f      ", adc_value_1_filt);
 8002572:	4b20      	ldr	r3, [pc, #128]	; (80025f4 <print_first_adc+0x98>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4618      	mov	r0, r3
 8002578:	f7fd ff56 	bl	8000428 <__aeabi_f2d>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	491d      	ldr	r1, [pc, #116]	; (80025f8 <print_first_adc+0x9c>)
 8002582:	481e      	ldr	r0, [pc, #120]	; (80025fc <print_first_adc+0xa0>)
 8002584:	f004 fa74 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 8002588:	481c      	ldr	r0, [pc, #112]	; (80025fc <print_first_adc+0xa0>)
 800258a:	f7ff f92e 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 1);
 800258e:	2101      	movs	r1, #1
 8002590:	2000      	movs	r0, #0
 8002592:	f7ff f947 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 1 volt is %.2f ", adc_volt_1);
 8002596:	4b1a      	ldr	r3, [pc, #104]	; (8002600 <print_first_adc+0xa4>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7fd ff44 	bl	8000428 <__aeabi_f2d>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4917      	ldr	r1, [pc, #92]	; (8002604 <print_first_adc+0xa8>)
 80025a6:	4815      	ldr	r0, [pc, #84]	; (80025fc <print_first_adc+0xa0>)
 80025a8:	f004 fa62 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80025ac:	4813      	ldr	r0, [pc, #76]	; (80025fc <print_first_adc+0xa0>)
 80025ae:	f7ff f91c 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 2);
 80025b2:	2102      	movs	r1, #2
 80025b4:	2000      	movs	r0, #0
 80025b6:	f7ff f935 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "PR201  %.2f kPa    ", PR201);
 80025ba:	4b13      	ldr	r3, [pc, #76]	; (8002608 <print_first_adc+0xac>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd ff32 	bl	8000428 <__aeabi_f2d>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4910      	ldr	r1, [pc, #64]	; (800260c <print_first_adc+0xb0>)
 80025ca:	480c      	ldr	r0, [pc, #48]	; (80025fc <print_first_adc+0xa0>)
 80025cc:	f004 fa50 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80025d0:	480a      	ldr	r0, [pc, #40]	; (80025fc <print_first_adc+0xa0>)
 80025d2:	f7ff f90a 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 3);
 80025d6:	2103      	movs	r1, #3
 80025d8:	2000      	movs	r0, #0
 80025da:	f7ff f923 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "                   ");
 80025de:	490c      	ldr	r1, [pc, #48]	; (8002610 <print_first_adc+0xb4>)
 80025e0:	4806      	ldr	r0, [pc, #24]	; (80025fc <print_first_adc+0xa0>)
 80025e2:	f004 fa45 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80025e6:	4805      	ldr	r0, [pc, #20]	; (80025fc <print_first_adc+0xa0>)
 80025e8:	f7ff f8ff 	bl	80017ea <lcd1602_Print_text>
}
 80025ec:	bf00      	nop
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	200002f4 	.word	0x200002f4
 80025f4:	20000328 	.word	0x20000328
 80025f8:	0800a6cc 	.word	0x0800a6cc
 80025fc:	200002c8 	.word	0x200002c8
 8002600:	2000033c 	.word	0x2000033c
 8002604:	0800a6e0 	.word	0x0800a6e0
 8002608:	20000b58 	.word	0x20000b58
 800260c:	0800a6f4 	.word	0x0800a6f4
 8002610:	0800a708 	.word	0x0800a708

08002614 <print_second_adc>:

void print_second_adc() {
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
	t_lcd = HAL_GetTick();
 8002618:	f000 fbee 	bl	8002df8 <HAL_GetTick>
 800261c:	4603      	mov	r3, r0
 800261e:	4a22      	ldr	r2, [pc, #136]	; (80026a8 <print_second_adc+0x94>)
 8002620:	6013      	str	r3, [r2, #0]
	lcd1602_SetCursor(0, 0);
 8002622:	2100      	movs	r1, #0
 8002624:	2000      	movs	r0, #0
 8002626:	f7ff f8fd 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 2 is %.2f       ", adc_value_2_filt);
 800262a:	4b20      	ldr	r3, [pc, #128]	; (80026ac <print_second_adc+0x98>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4618      	mov	r0, r3
 8002630:	f7fd fefa 	bl	8000428 <__aeabi_f2d>
 8002634:	4602      	mov	r2, r0
 8002636:	460b      	mov	r3, r1
 8002638:	491d      	ldr	r1, [pc, #116]	; (80026b0 <print_second_adc+0x9c>)
 800263a:	481e      	ldr	r0, [pc, #120]	; (80026b4 <print_second_adc+0xa0>)
 800263c:	f004 fa18 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 8002640:	481c      	ldr	r0, [pc, #112]	; (80026b4 <print_second_adc+0xa0>)
 8002642:	f7ff f8d2 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 1);
 8002646:	2101      	movs	r1, #1
 8002648:	2000      	movs	r0, #0
 800264a:	f7ff f8eb 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 2 volt is %.2f  ", adc_volt_2);
 800264e:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <print_second_adc+0xa4>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7fd fee8 	bl	8000428 <__aeabi_f2d>
 8002658:	4602      	mov	r2, r0
 800265a:	460b      	mov	r3, r1
 800265c:	4917      	ldr	r1, [pc, #92]	; (80026bc <print_second_adc+0xa8>)
 800265e:	4815      	ldr	r0, [pc, #84]	; (80026b4 <print_second_adc+0xa0>)
 8002660:	f004 fa06 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 8002664:	4813      	ldr	r0, [pc, #76]	; (80026b4 <print_second_adc+0xa0>)
 8002666:	f7ff f8c0 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 2);
 800266a:	2102      	movs	r1, #2
 800266c:	2000      	movs	r0, #0
 800266e:	f7ff f8d9 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "PR202 %.2f kPa      ", PR202);
 8002672:	4b13      	ldr	r3, [pc, #76]	; (80026c0 <print_second_adc+0xac>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7fd fed6 	bl	8000428 <__aeabi_f2d>
 800267c:	4602      	mov	r2, r0
 800267e:	460b      	mov	r3, r1
 8002680:	4910      	ldr	r1, [pc, #64]	; (80026c4 <print_second_adc+0xb0>)
 8002682:	480c      	ldr	r0, [pc, #48]	; (80026b4 <print_second_adc+0xa0>)
 8002684:	f004 f9f4 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 8002688:	480a      	ldr	r0, [pc, #40]	; (80026b4 <print_second_adc+0xa0>)
 800268a:	f7ff f8ae 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 3);
 800268e:	2103      	movs	r1, #3
 8002690:	2000      	movs	r0, #0
 8002692:	f7ff f8c7 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "                   ");
 8002696:	490c      	ldr	r1, [pc, #48]	; (80026c8 <print_second_adc+0xb4>)
 8002698:	4806      	ldr	r0, [pc, #24]	; (80026b4 <print_second_adc+0xa0>)
 800269a:	f004 f9e9 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 800269e:	4805      	ldr	r0, [pc, #20]	; (80026b4 <print_second_adc+0xa0>)
 80026a0:	f7ff f8a3 	bl	80017ea <lcd1602_Print_text>
}
 80026a4:	bf00      	nop
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	200002f4 	.word	0x200002f4
 80026ac:	2000032c 	.word	0x2000032c
 80026b0:	0800a71c 	.word	0x0800a71c
 80026b4:	200002c8 	.word	0x200002c8
 80026b8:	20000340 	.word	0x20000340
 80026bc:	0800a734 	.word	0x0800a734
 80026c0:	20000b5c 	.word	0x20000b5c
 80026c4:	0800a74c 	.word	0x0800a74c
 80026c8:	0800a708 	.word	0x0800a708

080026cc <print_third_adc>:

void print_third_adc() {
 80026cc:	b580      	push	{r7, lr}
 80026ce:	af00      	add	r7, sp, #0
	t_lcd = HAL_GetTick();
 80026d0:	f000 fb92 	bl	8002df8 <HAL_GetTick>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4a22      	ldr	r2, [pc, #136]	; (8002760 <print_third_adc+0x94>)
 80026d8:	6013      	str	r3, [r2, #0]
	lcd1602_SetCursor(0, 0);
 80026da:	2100      	movs	r1, #0
 80026dc:	2000      	movs	r0, #0
 80026de:	f7ff f8a1 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 3 is %.2f       ", adc_value_3_filt);
 80026e2:	4b20      	ldr	r3, [pc, #128]	; (8002764 <print_third_adc+0x98>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7fd fe9e 	bl	8000428 <__aeabi_f2d>
 80026ec:	4602      	mov	r2, r0
 80026ee:	460b      	mov	r3, r1
 80026f0:	491d      	ldr	r1, [pc, #116]	; (8002768 <print_third_adc+0x9c>)
 80026f2:	481e      	ldr	r0, [pc, #120]	; (800276c <print_third_adc+0xa0>)
 80026f4:	f004 f9bc 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80026f8:	481c      	ldr	r0, [pc, #112]	; (800276c <print_third_adc+0xa0>)
 80026fa:	f7ff f876 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 1);
 80026fe:	2101      	movs	r1, #1
 8002700:	2000      	movs	r0, #0
 8002702:	f7ff f88f 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 3 volt is %.2f  ", adc_volt_3);
 8002706:	4b1a      	ldr	r3, [pc, #104]	; (8002770 <print_third_adc+0xa4>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4618      	mov	r0, r3
 800270c:	f7fd fe8c 	bl	8000428 <__aeabi_f2d>
 8002710:	4602      	mov	r2, r0
 8002712:	460b      	mov	r3, r1
 8002714:	4917      	ldr	r1, [pc, #92]	; (8002774 <print_third_adc+0xa8>)
 8002716:	4815      	ldr	r0, [pc, #84]	; (800276c <print_third_adc+0xa0>)
 8002718:	f004 f9aa 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 800271c:	4813      	ldr	r0, [pc, #76]	; (800276c <print_third_adc+0xa0>)
 800271e:	f7ff f864 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 2);
 8002722:	2102      	movs	r1, #2
 8002724:	2000      	movs	r0, #0
 8002726:	f7ff f87d 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "PR203 %.2f kPa      ", PR203);
 800272a:	4b13      	ldr	r3, [pc, #76]	; (8002778 <print_third_adc+0xac>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f7fd fe7a 	bl	8000428 <__aeabi_f2d>
 8002734:	4602      	mov	r2, r0
 8002736:	460b      	mov	r3, r1
 8002738:	4910      	ldr	r1, [pc, #64]	; (800277c <print_third_adc+0xb0>)
 800273a:	480c      	ldr	r0, [pc, #48]	; (800276c <print_third_adc+0xa0>)
 800273c:	f004 f998 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 8002740:	480a      	ldr	r0, [pc, #40]	; (800276c <print_third_adc+0xa0>)
 8002742:	f7ff f852 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 3);
 8002746:	2103      	movs	r1, #3
 8002748:	2000      	movs	r0, #0
 800274a:	f7ff f86b 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "                    ");
 800274e:	490c      	ldr	r1, [pc, #48]	; (8002780 <print_third_adc+0xb4>)
 8002750:	4806      	ldr	r0, [pc, #24]	; (800276c <print_third_adc+0xa0>)
 8002752:	f004 f98d 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 8002756:	4805      	ldr	r0, [pc, #20]	; (800276c <print_third_adc+0xa0>)
 8002758:	f7ff f847 	bl	80017ea <lcd1602_Print_text>
}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}
 8002760:	200002f4 	.word	0x200002f4
 8002764:	20000330 	.word	0x20000330
 8002768:	0800a764 	.word	0x0800a764
 800276c:	200002c8 	.word	0x200002c8
 8002770:	20000344 	.word	0x20000344
 8002774:	0800a77c 	.word	0x0800a77c
 8002778:	20000b60 	.word	0x20000b60
 800277c:	0800a794 	.word	0x0800a794
 8002780:	0800a7ac 	.word	0x0800a7ac

08002784 <print_fourth_adc>:

void print_fourth_adc() {
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
	t_lcd = HAL_GetTick();
 8002788:	f000 fb36 	bl	8002df8 <HAL_GetTick>
 800278c:	4603      	mov	r3, r0
 800278e:	4a22      	ldr	r2, [pc, #136]	; (8002818 <print_fourth_adc+0x94>)
 8002790:	6013      	str	r3, [r2, #0]
	lcd1602_SetCursor(0, 0);
 8002792:	2100      	movs	r1, #0
 8002794:	2000      	movs	r0, #0
 8002796:	f7ff f845 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 4 is %.2f       ", adc_value_4_filt);
 800279a:	4b20      	ldr	r3, [pc, #128]	; (800281c <print_fourth_adc+0x98>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fd fe42 	bl	8000428 <__aeabi_f2d>
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	491d      	ldr	r1, [pc, #116]	; (8002820 <print_fourth_adc+0x9c>)
 80027aa:	481e      	ldr	r0, [pc, #120]	; (8002824 <print_fourth_adc+0xa0>)
 80027ac:	f004 f960 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80027b0:	481c      	ldr	r0, [pc, #112]	; (8002824 <print_fourth_adc+0xa0>)
 80027b2:	f7ff f81a 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 1);
 80027b6:	2101      	movs	r1, #1
 80027b8:	2000      	movs	r0, #0
 80027ba:	f7ff f833 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 4 volt is %.2f  ", adc_volt_4);
 80027be:	4b1a      	ldr	r3, [pc, #104]	; (8002828 <print_fourth_adc+0xa4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f7fd fe30 	bl	8000428 <__aeabi_f2d>
 80027c8:	4602      	mov	r2, r0
 80027ca:	460b      	mov	r3, r1
 80027cc:	4917      	ldr	r1, [pc, #92]	; (800282c <print_fourth_adc+0xa8>)
 80027ce:	4815      	ldr	r0, [pc, #84]	; (8002824 <print_fourth_adc+0xa0>)
 80027d0:	f004 f94e 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80027d4:	4813      	ldr	r0, [pc, #76]	; (8002824 <print_fourth_adc+0xa0>)
 80027d6:	f7ff f808 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 2);
 80027da:	2102      	movs	r1, #2
 80027dc:	2000      	movs	r0, #0
 80027de:	f7ff f821 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "TR101 %.1f celsius  ", PR204);
 80027e2:	4b13      	ldr	r3, [pc, #76]	; (8002830 <print_fourth_adc+0xac>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fd fe1e 	bl	8000428 <__aeabi_f2d>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4910      	ldr	r1, [pc, #64]	; (8002834 <print_fourth_adc+0xb0>)
 80027f2:	480c      	ldr	r0, [pc, #48]	; (8002824 <print_fourth_adc+0xa0>)
 80027f4:	f004 f93c 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80027f8:	480a      	ldr	r0, [pc, #40]	; (8002824 <print_fourth_adc+0xa0>)
 80027fa:	f7fe fff6 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 3);
 80027fe:	2103      	movs	r1, #3
 8002800:	2000      	movs	r0, #0
 8002802:	f7ff f80f 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "                   ");
 8002806:	490c      	ldr	r1, [pc, #48]	; (8002838 <print_fourth_adc+0xb4>)
 8002808:	4806      	ldr	r0, [pc, #24]	; (8002824 <print_fourth_adc+0xa0>)
 800280a:	f004 f931 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 800280e:	4805      	ldr	r0, [pc, #20]	; (8002824 <print_fourth_adc+0xa0>)
 8002810:	f7fe ffeb 	bl	80017ea <lcd1602_Print_text>
}
 8002814:	bf00      	nop
 8002816:	bd80      	pop	{r7, pc}
 8002818:	200002f4 	.word	0x200002f4
 800281c:	20000334 	.word	0x20000334
 8002820:	0800a7c4 	.word	0x0800a7c4
 8002824:	200002c8 	.word	0x200002c8
 8002828:	20000348 	.word	0x20000348
 800282c:	0800a7dc 	.word	0x0800a7dc
 8002830:	20000b64 	.word	0x20000b64
 8002834:	0800a7f4 	.word	0x0800a7f4
 8002838:	0800a708 	.word	0x0800a708

0800283c <print_fifth_adc>:

void print_fifth_adc() {
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
	t_lcd = HAL_GetTick();
 8002840:	f000 fada 	bl	8002df8 <HAL_GetTick>
 8002844:	4603      	mov	r3, r0
 8002846:	4a1f      	ldr	r2, [pc, #124]	; (80028c4 <print_fifth_adc+0x88>)
 8002848:	6013      	str	r3, [r2, #0]
	lcd1602_SetCursor(0, 0);
 800284a:	2100      	movs	r1, #0
 800284c:	2000      	movs	r0, #0
 800284e:	f7fe ffe9 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "adc 5 is %.2f      ", adc_value_5_filt);
 8002852:	4b1d      	ldr	r3, [pc, #116]	; (80028c8 <print_fifth_adc+0x8c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f7fd fde6 	bl	8000428 <__aeabi_f2d>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	491a      	ldr	r1, [pc, #104]	; (80028cc <print_fifth_adc+0x90>)
 8002862:	481b      	ldr	r0, [pc, #108]	; (80028d0 <print_fifth_adc+0x94>)
 8002864:	f004 f904 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 8002868:	4819      	ldr	r0, [pc, #100]	; (80028d0 <print_fifth_adc+0x94>)
 800286a:	f7fe ffbe 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 1);
 800286e:	2101      	movs	r1, #1
 8002870:	2000      	movs	r0, #0
 8002872:	f7fe ffd7 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "Battery volt  %.2f", voltage);
 8002876:	4b17      	ldr	r3, [pc, #92]	; (80028d4 <print_fifth_adc+0x98>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7fd fdd4 	bl	8000428 <__aeabi_f2d>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4914      	ldr	r1, [pc, #80]	; (80028d8 <print_fifth_adc+0x9c>)
 8002886:	4812      	ldr	r0, [pc, #72]	; (80028d0 <print_fifth_adc+0x94>)
 8002888:	f004 f8f2 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 800288c:	4810      	ldr	r0, [pc, #64]	; (80028d0 <print_fifth_adc+0x94>)
 800288e:	f7fe ffac 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 2);
 8002892:	2102      	movs	r1, #2
 8002894:	2000      	movs	r0, #0
 8002896:	f7fe ffc5 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "                  ");
 800289a:	4910      	ldr	r1, [pc, #64]	; (80028dc <print_fifth_adc+0xa0>)
 800289c:	480c      	ldr	r0, [pc, #48]	; (80028d0 <print_fifth_adc+0x94>)
 800289e:	f004 f8e7 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80028a2:	480b      	ldr	r0, [pc, #44]	; (80028d0 <print_fifth_adc+0x94>)
 80028a4:	f7fe ffa1 	bl	80017ea <lcd1602_Print_text>
	lcd1602_SetCursor(0, 3);
 80028a8:	2103      	movs	r1, #3
 80028aa:	2000      	movs	r0, #0
 80028ac:	f7fe ffba 	bl	8001824 <lcd1602_SetCursor>
	sprintf(lcd1602_tx_buffer, "                  ");
 80028b0:	490a      	ldr	r1, [pc, #40]	; (80028dc <print_fifth_adc+0xa0>)
 80028b2:	4807      	ldr	r0, [pc, #28]	; (80028d0 <print_fifth_adc+0x94>)
 80028b4:	f004 f8dc 	bl	8006a70 <siprintf>
	lcd1602_Print_text(lcd1602_tx_buffer);
 80028b8:	4805      	ldr	r0, [pc, #20]	; (80028d0 <print_fifth_adc+0x94>)
 80028ba:	f7fe ff96 	bl	80017ea <lcd1602_Print_text>
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	200002f4 	.word	0x200002f4
 80028c8:	20000338 	.word	0x20000338
 80028cc:	0800a80c 	.word	0x0800a80c
 80028d0:	200002c8 	.word	0x200002c8
 80028d4:	20000b48 	.word	0x20000b48
 80028d8:	0800a820 	.word	0x0800a820
 80028dc:	0800a834 	.word	0x0800a834

080028e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028e4:	b672      	cpsid	i
}
 80028e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80028e8:	e7fe      	b.n	80028e8 <Error_Handler+0x8>
	...

080028ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80028f2:	4b15      	ldr	r3, [pc, #84]	; (8002948 <HAL_MspInit+0x5c>)
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	4a14      	ldr	r2, [pc, #80]	; (8002948 <HAL_MspInit+0x5c>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6193      	str	r3, [r2, #24]
 80028fe:	4b12      	ldr	r3, [pc, #72]	; (8002948 <HAL_MspInit+0x5c>)
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800290a:	4b0f      	ldr	r3, [pc, #60]	; (8002948 <HAL_MspInit+0x5c>)
 800290c:	69db      	ldr	r3, [r3, #28]
 800290e:	4a0e      	ldr	r2, [pc, #56]	; (8002948 <HAL_MspInit+0x5c>)
 8002910:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002914:	61d3      	str	r3, [r2, #28]
 8002916:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <HAL_MspInit+0x5c>)
 8002918:	69db      	ldr	r3, [r3, #28]
 800291a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800291e:	607b      	str	r3, [r7, #4]
 8002920:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002922:	4b0a      	ldr	r3, [pc, #40]	; (800294c <HAL_MspInit+0x60>)
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002936:	60fb      	str	r3, [r7, #12]
 8002938:	4a04      	ldr	r2, [pc, #16]	; (800294c <HAL_MspInit+0x60>)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800293e:	bf00      	nop
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr
 8002948:	40021000 	.word	0x40021000
 800294c:	40010000 	.word	0x40010000

08002950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002950:	b480      	push	{r7}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002954:	e7fe      	b.n	8002954 <NMI_Handler+0x4>

08002956 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002956:	b480      	push	{r7}
 8002958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800295a:	e7fe      	b.n	800295a <HardFault_Handler+0x4>

0800295c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002960:	e7fe      	b.n	8002960 <MemManage_Handler+0x4>

08002962 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002962:	b480      	push	{r7}
 8002964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002966:	e7fe      	b.n	8002966 <BusFault_Handler+0x4>

08002968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800296c:	e7fe      	b.n	800296c <UsageFault_Handler+0x4>

0800296e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800296e:	b480      	push	{r7}
 8002970:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr

0800297a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800297a:	b480      	push	{r7}
 800297c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800297e:	bf00      	nop
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr

08002986 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002986:	b480      	push	{r7}
 8002988:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800298a:	bf00      	nop
 800298c:	46bd      	mov	sp, r7
 800298e:	bc80      	pop	{r7}
 8002990:	4770      	bx	lr

08002992 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002996:	f000 fa1d 	bl	8002dd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80029a4:	4802      	ldr	r0, [pc, #8]	; (80029b0 <DMA1_Channel1_IRQHandler+0x10>)
 80029a6:	f000 ffe9 	bl	800397c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	20000230 	.word	0x20000230

080029b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(button_1_Pin);
 80029b8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029bc:	f001 fac8 	bl	8003f50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029c0:	bf00      	nop
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
	return 1;
 80029c8:	2301      	movs	r3, #1
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr

080029d2 <_kill>:

int _kill(int pid, int sig)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b082      	sub	sp, #8
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80029dc:	f003 f9a4 	bl	8005d28 <__errno>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2216      	movs	r2, #22
 80029e4:	601a      	str	r2, [r3, #0]
	return -1;
 80029e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <_exit>:

void _exit (int status)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80029fa:	f04f 31ff 	mov.w	r1, #4294967295
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff ffe7 	bl	80029d2 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a04:	e7fe      	b.n	8002a04 <_exit+0x12>

08002a06 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	60f8      	str	r0, [r7, #12]
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a12:	2300      	movs	r3, #0
 8002a14:	617b      	str	r3, [r7, #20]
 8002a16:	e00a      	b.n	8002a2e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a18:	f3af 8000 	nop.w
 8002a1c:	4601      	mov	r1, r0
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	1c5a      	adds	r2, r3, #1
 8002a22:	60ba      	str	r2, [r7, #8]
 8002a24:	b2ca      	uxtb	r2, r1
 8002a26:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	3301      	adds	r3, #1
 8002a2c:	617b      	str	r3, [r7, #20]
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	dbf0      	blt.n	8002a18 <_read+0x12>
	}

return len;
 8002a36:	687b      	ldr	r3, [r7, #4]
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}

08002a40 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b086      	sub	sp, #24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	e009      	b.n	8002a66 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	60ba      	str	r2, [r7, #8]
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	3301      	adds	r3, #1
 8002a64:	617b      	str	r3, [r7, #20]
 8002a66:	697a      	ldr	r2, [r7, #20]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	dbf1      	blt.n	8002a52 <_write+0x12>
	}
	return len;
 8002a6e:	687b      	ldr	r3, [r7, #4]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <_close>:

int _close(int file)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
	return -1;
 8002a80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bc80      	pop	{r7}
 8002a8c:	4770      	bx	lr

08002a8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b083      	sub	sp, #12
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
 8002a96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a9e:	605a      	str	r2, [r3, #4]
	return 0;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <_isatty>:

int _isatty(int file)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b083      	sub	sp, #12
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
	return 1;
 8002ab4:	2301      	movs	r3, #1
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b085      	sub	sp, #20
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
	return 0;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b086      	sub	sp, #24
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ae0:	4a14      	ldr	r2, [pc, #80]	; (8002b34 <_sbrk+0x5c>)
 8002ae2:	4b15      	ldr	r3, [pc, #84]	; (8002b38 <_sbrk+0x60>)
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002aec:	4b13      	ldr	r3, [pc, #76]	; (8002b3c <_sbrk+0x64>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d102      	bne.n	8002afa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002af4:	4b11      	ldr	r3, [pc, #68]	; (8002b3c <_sbrk+0x64>)
 8002af6:	4a12      	ldr	r2, [pc, #72]	; (8002b40 <_sbrk+0x68>)
 8002af8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002afa:	4b10      	ldr	r3, [pc, #64]	; (8002b3c <_sbrk+0x64>)
 8002afc:	681a      	ldr	r2, [r3, #0]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4413      	add	r3, r2
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d207      	bcs.n	8002b18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b08:	f003 f90e 	bl	8005d28 <__errno>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	220c      	movs	r2, #12
 8002b10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b12:	f04f 33ff 	mov.w	r3, #4294967295
 8002b16:	e009      	b.n	8002b2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b18:	4b08      	ldr	r3, [pc, #32]	; (8002b3c <_sbrk+0x64>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b1e:	4b07      	ldr	r3, [pc, #28]	; (8002b3c <_sbrk+0x64>)
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4413      	add	r3, r2
 8002b26:	4a05      	ldr	r2, [pc, #20]	; (8002b3c <_sbrk+0x64>)
 8002b28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3718      	adds	r7, #24
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	20005000 	.word	0x20005000
 8002b38:	00000400 	.word	0x00000400
 8002b3c:	20000b74 	.word	0x20000b74
 8002b40:	20000bd8 	.word	0x20000bd8

08002b44 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b48:	bf00      	nop
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bc80      	pop	{r7}
 8002b4e:	4770      	bx	lr

08002b50 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b08e      	sub	sp, #56	; 0x38
 8002b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	601a      	str	r2, [r3, #0]
 8002b5e:	605a      	str	r2, [r3, #4]
 8002b60:	609a      	str	r2, [r3, #8]
 8002b62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b64:	f107 0320 	add.w	r3, r7, #32
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b6e:	1d3b      	adds	r3, r7, #4
 8002b70:	2200      	movs	r2, #0
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	605a      	str	r2, [r3, #4]
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	60da      	str	r2, [r3, #12]
 8002b7a:	611a      	str	r2, [r3, #16]
 8002b7c:	615a      	str	r2, [r3, #20]
 8002b7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002b80:	4b2d      	ldr	r3, [pc, #180]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002b82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002b86:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 719;
 8002b88:	4b2b      	ldr	r3, [pc, #172]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002b8a:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002b8e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b90:	4b29      	ldr	r3, [pc, #164]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8002b96:	4b28      	ldr	r3, [pc, #160]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002b98:	2263      	movs	r2, #99	; 0x63
 8002b9a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b9c:	4b26      	ldr	r3, [pc, #152]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ba2:	4b25      	ldr	r3, [pc, #148]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ba8:	4823      	ldr	r0, [pc, #140]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002baa:	f002 faef 	bl	800518c <HAL_TIM_Base_Init>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8002bb4:	f7ff fe94 	bl	80028e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002bb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bbc:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002bbe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	481c      	ldr	r0, [pc, #112]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002bc6:	f002 fce9 	bl	800559c <HAL_TIM_ConfigClockSource>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002bd0:	f7ff fe86 	bl	80028e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002bd4:	4818      	ldr	r0, [pc, #96]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002bd6:	f002 fb28 	bl	800522a <HAL_TIM_PWM_Init>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d001      	beq.n	8002be4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002be0:	f7ff fe7e 	bl	80028e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002be4:	2300      	movs	r3, #0
 8002be6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002be8:	2300      	movs	r3, #0
 8002bea:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002bec:	f107 0320 	add.w	r3, r7, #32
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4811      	ldr	r0, [pc, #68]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002bf4:	f003 f83a 	bl	8005c6c <HAL_TIMEx_MasterConfigSynchronization>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002bfe:	f7ff fe6f 	bl	80028e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c02:	2360      	movs	r3, #96	; 0x60
 8002c04:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	2204      	movs	r2, #4
 8002c16:	4619      	mov	r1, r3
 8002c18:	4807      	ldr	r0, [pc, #28]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002c1a:	f002 fc01 	bl	8005420 <HAL_TIM_PWM_ConfigChannel>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002c24:	f7ff fe5c 	bl	80028e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002c28:	4803      	ldr	r0, [pc, #12]	; (8002c38 <MX_TIM2_Init+0xe8>)
 8002c2a:	f000 f823 	bl	8002c74 <HAL_TIM_MspPostInit>

}
 8002c2e:	bf00      	nop
 8002c30:	3738      	adds	r7, #56	; 0x38
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	20000b78 	.word	0x20000b78

08002c3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c4c:	d10b      	bne.n	8002c66 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c4e:	4b08      	ldr	r3, [pc, #32]	; (8002c70 <HAL_TIM_Base_MspInit+0x34>)
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	4a07      	ldr	r2, [pc, #28]	; (8002c70 <HAL_TIM_Base_MspInit+0x34>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	61d3      	str	r3, [r2, #28]
 8002c5a:	4b05      	ldr	r3, [pc, #20]	; (8002c70 <HAL_TIM_Base_MspInit+0x34>)
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	60fb      	str	r3, [r7, #12]
 8002c64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002c66:	bf00      	nop
 8002c68:	3714      	adds	r7, #20
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bc80      	pop	{r7}
 8002c6e:	4770      	bx	lr
 8002c70:	40021000 	.word	0x40021000

08002c74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b088      	sub	sp, #32
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	f107 030c 	add.w	r3, r7, #12
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c92:	d129      	bne.n	8002ce8 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c94:	4b16      	ldr	r3, [pc, #88]	; (8002cf0 <HAL_TIM_MspPostInit+0x7c>)
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	4a15      	ldr	r2, [pc, #84]	; (8002cf0 <HAL_TIM_MspPostInit+0x7c>)
 8002c9a:	f043 0308 	orr.w	r3, r3, #8
 8002c9e:	6193      	str	r3, [r2, #24]
 8002ca0:	4b13      	ldr	r3, [pc, #76]	; (8002cf0 <HAL_TIM_MspPostInit+0x7c>)
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	f003 0308 	and.w	r3, r3, #8
 8002ca8:	60bb      	str	r3, [r7, #8]
 8002caa:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002cac:	2308      	movs	r3, #8
 8002cae:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb4:	2302      	movs	r3, #2
 8002cb6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb8:	f107 030c 	add.w	r3, r7, #12
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	480d      	ldr	r0, [pc, #52]	; (8002cf4 <HAL_TIM_MspPostInit+0x80>)
 8002cc0:	f000 ff90 	bl	8003be4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <HAL_TIM_MspPostInit+0x84>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	61fb      	str	r3, [r7, #28]
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cd0:	61fb      	str	r3, [r7, #28]
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002cd8:	61fb      	str	r3, [r7, #28]
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce0:	61fb      	str	r3, [r7, #28]
 8002ce2:	4a05      	ldr	r2, [pc, #20]	; (8002cf8 <HAL_TIM_MspPostInit+0x84>)
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002ce8:	bf00      	nop
 8002cea:	3720      	adds	r7, #32
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	40010c00 	.word	0x40010c00
 8002cf8:	40010000 	.word	0x40010000

08002cfc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cfc:	480c      	ldr	r0, [pc, #48]	; (8002d30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002cfe:	490d      	ldr	r1, [pc, #52]	; (8002d34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d00:	4a0d      	ldr	r2, [pc, #52]	; (8002d38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d04:	e002      	b.n	8002d0c <LoopCopyDataInit>

08002d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d0a:	3304      	adds	r3, #4

08002d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d10:	d3f9      	bcc.n	8002d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d12:	4a0a      	ldr	r2, [pc, #40]	; (8002d3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d14:	4c0a      	ldr	r4, [pc, #40]	; (8002d40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d18:	e001      	b.n	8002d1e <LoopFillZerobss>

08002d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d1c:	3204      	adds	r2, #4

08002d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d20:	d3fb      	bcc.n	8002d1a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d22:	f7ff ff0f 	bl	8002b44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d26:	f003 f805 	bl	8005d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002d2a:	f7fe fdd5 	bl	80018d8 <main>
  bx lr
 8002d2e:	4770      	bx	lr
  ldr r0, =_sdata
 8002d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d34:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002d38:	0800ad1c 	.word	0x0800ad1c
  ldr r2, =_sbss
 8002d3c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002d40:	20000bd4 	.word	0x20000bd4

08002d44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d44:	e7fe      	b.n	8002d44 <ADC1_2_IRQHandler>
	...

08002d48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d4c:	4b08      	ldr	r3, [pc, #32]	; (8002d70 <HAL_Init+0x28>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a07      	ldr	r2, [pc, #28]	; (8002d70 <HAL_Init+0x28>)
 8002d52:	f043 0310 	orr.w	r3, r3, #16
 8002d56:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d58:	2003      	movs	r0, #3
 8002d5a:	f000 fd13 	bl	8003784 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002d5e:	200f      	movs	r0, #15
 8002d60:	f000 f808 	bl	8002d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002d64:	f7ff fdc2 	bl	80028ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002d68:	2300      	movs	r3, #0
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40022000 	.word	0x40022000

08002d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002d7c:	4b12      	ldr	r3, [pc, #72]	; (8002dc8 <HAL_InitTick+0x54>)
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	4b12      	ldr	r3, [pc, #72]	; (8002dcc <HAL_InitTick+0x58>)
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	4619      	mov	r1, r3
 8002d86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d92:	4618      	mov	r0, r3
 8002d94:	f000 fd2b 	bl	80037ee <HAL_SYSTICK_Config>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d001      	beq.n	8002da2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e00e      	b.n	8002dc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b0f      	cmp	r3, #15
 8002da6:	d80a      	bhi.n	8002dbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002da8:	2200      	movs	r2, #0
 8002daa:	6879      	ldr	r1, [r7, #4]
 8002dac:	f04f 30ff 	mov.w	r0, #4294967295
 8002db0:	f000 fcf3 	bl	800379a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002db4:	4a06      	ldr	r2, [pc, #24]	; (8002dd0 <HAL_InitTick+0x5c>)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	e000      	b.n	8002dc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
}
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000004 	.word	0x20000004
 8002dcc:	2000000c 	.word	0x2000000c
 8002dd0:	20000008 	.word	0x20000008

08002dd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002dd8:	4b05      	ldr	r3, [pc, #20]	; (8002df0 <HAL_IncTick+0x1c>)
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <HAL_IncTick+0x20>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4413      	add	r3, r2
 8002de4:	4a03      	ldr	r2, [pc, #12]	; (8002df4 <HAL_IncTick+0x20>)
 8002de6:	6013      	str	r3, [r2, #0]
}
 8002de8:	bf00      	nop
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bc80      	pop	{r7}
 8002dee:	4770      	bx	lr
 8002df0:	2000000c 	.word	0x2000000c
 8002df4:	20000bc0 	.word	0x20000bc0

08002df8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8002dfc:	4b02      	ldr	r3, [pc, #8]	; (8002e08 <HAL_GetTick+0x10>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bc80      	pop	{r7}
 8002e06:	4770      	bx	lr
 8002e08:	20000bc0 	.word	0x20000bc0

08002e0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e14:	f7ff fff0 	bl	8002df8 <HAL_GetTick>
 8002e18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e24:	d005      	beq.n	8002e32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e26:	4b0a      	ldr	r3, [pc, #40]	; (8002e50 <HAL_Delay+0x44>)
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4413      	add	r3, r2
 8002e30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e32:	bf00      	nop
 8002e34:	f7ff ffe0 	bl	8002df8 <HAL_GetTick>
 8002e38:	4602      	mov	r2, r0
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	68fa      	ldr	r2, [r7, #12]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	d8f7      	bhi.n	8002e34 <HAL_Delay+0x28>
  {
  }
}
 8002e44:	bf00      	nop
 8002e46:	bf00      	nop
 8002e48:	3710      	adds	r7, #16
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	2000000c 	.word	0x2000000c

08002e54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002e60:	2300      	movs	r3, #0
 8002e62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002e64:	2300      	movs	r3, #0
 8002e66:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e0be      	b.n	8002ff4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d109      	bne.n	8002e98 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7fe fa20 	bl	80012d8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f000 faff 	bl	800349c <ADC_ConversionStop_Disable>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea6:	f003 0310 	and.w	r3, r3, #16
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f040 8099 	bne.w	8002fe2 <HAL_ADC_Init+0x18e>
 8002eb0:	7dfb      	ldrb	r3, [r7, #23]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f040 8095 	bne.w	8002fe2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ebc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002ec0:	f023 0302 	bic.w	r3, r3, #2
 8002ec4:	f043 0202 	orr.w	r2, r3, #2
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ed4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	7b1b      	ldrb	r3, [r3, #12]
 8002eda:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002edc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eec:	d003      	beq.n	8002ef6 <HAL_ADC_Init+0xa2>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d102      	bne.n	8002efc <HAL_ADC_Init+0xa8>
 8002ef6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002efa:	e000      	b.n	8002efe <HAL_ADC_Init+0xaa>
 8002efc:	2300      	movs	r3, #0
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	4313      	orrs	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	7d1b      	ldrb	r3, [r3, #20]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d119      	bne.n	8002f40 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	7b1b      	ldrb	r3, [r3, #12]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d109      	bne.n	8002f28 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	035a      	lsls	r2, r3, #13
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	e00b      	b.n	8002f40 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2c:	f043 0220 	orr.w	r2, r3, #32
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f38:	f043 0201 	orr.w	r2, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	430a      	orrs	r2, r1
 8002f52:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	689a      	ldr	r2, [r3, #8]
 8002f5a:	4b28      	ldr	r3, [pc, #160]	; (8002ffc <HAL_ADC_Init+0x1a8>)
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6812      	ldr	r2, [r2, #0]
 8002f62:	68b9      	ldr	r1, [r7, #8]
 8002f64:	430b      	orrs	r3, r1
 8002f66:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f70:	d003      	beq.n	8002f7a <HAL_ADC_Init+0x126>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d104      	bne.n	8002f84 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	691b      	ldr	r3, [r3, #16]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	051b      	lsls	r3, r3, #20
 8002f82:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	68fa      	ldr	r2, [r7, #12]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	689a      	ldr	r2, [r3, #8]
 8002f9e:	4b18      	ldr	r3, [pc, #96]	; (8003000 <HAL_ADC_Init+0x1ac>)
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	d10b      	bne.n	8002fc0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fb2:	f023 0303 	bic.w	r3, r3, #3
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fbe:	e018      	b.n	8002ff2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc4:	f023 0312 	bic.w	r3, r3, #18
 8002fc8:	f043 0210 	orr.w	r2, r3, #16
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd4:	f043 0201 	orr.w	r2, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002fe0:	e007      	b.n	8002ff2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe6:	f043 0210 	orr.w	r2, r3, #16
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3718      	adds	r7, #24
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	ffe1f7fd 	.word	0xffe1f7fd
 8003000:	ff1f0efe 	.word	0xff1f0efe

08003004 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	60f8      	str	r0, [r7, #12]
 800300c:	60b9      	str	r1, [r7, #8]
 800300e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003010:	2300      	movs	r3, #0
 8003012:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a64      	ldr	r2, [pc, #400]	; (80031ac <HAL_ADC_Start_DMA+0x1a8>)
 800301a:	4293      	cmp	r3, r2
 800301c:	d004      	beq.n	8003028 <HAL_ADC_Start_DMA+0x24>
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a63      	ldr	r2, [pc, #396]	; (80031b0 <HAL_ADC_Start_DMA+0x1ac>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d106      	bne.n	8003036 <HAL_ADC_Start_DMA+0x32>
 8003028:	4b60      	ldr	r3, [pc, #384]	; (80031ac <HAL_ADC_Start_DMA+0x1a8>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003030:	2b00      	cmp	r3, #0
 8003032:	f040 80b3 	bne.w	800319c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800303c:	2b01      	cmp	r3, #1
 800303e:	d101      	bne.n	8003044 <HAL_ADC_Start_DMA+0x40>
 8003040:	2302      	movs	r3, #2
 8003042:	e0ae      	b.n	80031a2 <HAL_ADC_Start_DMA+0x19e>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800304c:	68f8      	ldr	r0, [r7, #12]
 800304e:	f000 f9cb 	bl	80033e8 <ADC_Enable>
 8003052:	4603      	mov	r3, r0
 8003054:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003056:	7dfb      	ldrb	r3, [r7, #23]
 8003058:	2b00      	cmp	r3, #0
 800305a:	f040 809a 	bne.w	8003192 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003062:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003066:	f023 0301 	bic.w	r3, r3, #1
 800306a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a4e      	ldr	r2, [pc, #312]	; (80031b0 <HAL_ADC_Start_DMA+0x1ac>)
 8003078:	4293      	cmp	r3, r2
 800307a:	d105      	bne.n	8003088 <HAL_ADC_Start_DMA+0x84>
 800307c:	4b4b      	ldr	r3, [pc, #300]	; (80031ac <HAL_ADC_Start_DMA+0x1a8>)
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d115      	bne.n	80030b4 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d026      	beq.n	80030f0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80030b2:	e01d      	b.n	80030f0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a39      	ldr	r2, [pc, #228]	; (80031ac <HAL_ADC_Start_DMA+0x1a8>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d004      	beq.n	80030d4 <HAL_ADC_Start_DMA+0xd0>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a38      	ldr	r2, [pc, #224]	; (80031b0 <HAL_ADC_Start_DMA+0x1ac>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d10d      	bne.n	80030f0 <HAL_ADC_Start_DMA+0xec>
 80030d4:	4b35      	ldr	r3, [pc, #212]	; (80031ac <HAL_ADC_Start_DMA+0x1a8>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d007      	beq.n	80030f0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80030e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d006      	beq.n	800310a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003100:	f023 0206 	bic.w	r2, r3, #6
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	62da      	str	r2, [r3, #44]	; 0x2c
 8003108:	e002      	b.n	8003110 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	2200      	movs	r2, #0
 800310e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6a1b      	ldr	r3, [r3, #32]
 800311c:	4a25      	ldr	r2, [pc, #148]	; (80031b4 <HAL_ADC_Start_DMA+0x1b0>)
 800311e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6a1b      	ldr	r3, [r3, #32]
 8003124:	4a24      	ldr	r2, [pc, #144]	; (80031b8 <HAL_ADC_Start_DMA+0x1b4>)
 8003126:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6a1b      	ldr	r3, [r3, #32]
 800312c:	4a23      	ldr	r2, [pc, #140]	; (80031bc <HAL_ADC_Start_DMA+0x1b8>)
 800312e:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f06f 0202 	mvn.w	r2, #2
 8003138:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003148:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6a18      	ldr	r0, [r3, #32]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	334c      	adds	r3, #76	; 0x4c
 8003154:	4619      	mov	r1, r3
 8003156:	68ba      	ldr	r2, [r7, #8]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f000 fbaf 	bl	80038bc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003168:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800316c:	d108      	bne.n	8003180 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800317c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800317e:	e00f      	b.n	80031a0 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	689a      	ldr	r2, [r3, #8]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800318e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003190:	e006      	b.n	80031a0 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800319a:	e001      	b.n	80031a0 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40012400 	.word	0x40012400
 80031b0:	40012800 	.word	0x40012800
 80031b4:	0800351f 	.word	0x0800351f
 80031b8:	0800359b 	.word	0x0800359b
 80031bc:	080035b7 	.word	0x080035b7

080031c0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr

080031d2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031d2:	b480      	push	{r7}
 80031d4:	b083      	sub	sp, #12
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	bc80      	pop	{r7}
 80031e2:	4770      	bx	lr

080031e4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bc80      	pop	{r7}
 80031f4:	4770      	bx	lr
	...

080031f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003202:	2300      	movs	r3, #0
 8003204:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003206:	2300      	movs	r3, #0
 8003208:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003210:	2b01      	cmp	r3, #1
 8003212:	d101      	bne.n	8003218 <HAL_ADC_ConfigChannel+0x20>
 8003214:	2302      	movs	r3, #2
 8003216:	e0dc      	b.n	80033d2 <HAL_ADC_ConfigChannel+0x1da>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2b06      	cmp	r3, #6
 8003226:	d81c      	bhi.n	8003262 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	685a      	ldr	r2, [r3, #4]
 8003232:	4613      	mov	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4413      	add	r3, r2
 8003238:	3b05      	subs	r3, #5
 800323a:	221f      	movs	r2, #31
 800323c:	fa02 f303 	lsl.w	r3, r2, r3
 8003240:	43db      	mvns	r3, r3
 8003242:	4019      	ands	r1, r3
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	6818      	ldr	r0, [r3, #0]
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	4613      	mov	r3, r2
 800324e:	009b      	lsls	r3, r3, #2
 8003250:	4413      	add	r3, r2
 8003252:	3b05      	subs	r3, #5
 8003254:	fa00 f203 	lsl.w	r2, r0, r3
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	430a      	orrs	r2, r1
 800325e:	635a      	str	r2, [r3, #52]	; 0x34
 8003260:	e03c      	b.n	80032dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b0c      	cmp	r3, #12
 8003268:	d81c      	bhi.n	80032a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685a      	ldr	r2, [r3, #4]
 8003274:	4613      	mov	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	3b23      	subs	r3, #35	; 0x23
 800327c:	221f      	movs	r2, #31
 800327e:	fa02 f303 	lsl.w	r3, r2, r3
 8003282:	43db      	mvns	r3, r3
 8003284:	4019      	ands	r1, r3
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	6818      	ldr	r0, [r3, #0]
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	4413      	add	r3, r2
 8003294:	3b23      	subs	r3, #35	; 0x23
 8003296:	fa00 f203 	lsl.w	r2, r0, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	631a      	str	r2, [r3, #48]	; 0x30
 80032a2:	e01b      	b.n	80032dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	4613      	mov	r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	4413      	add	r3, r2
 80032b4:	3b41      	subs	r3, #65	; 0x41
 80032b6:	221f      	movs	r2, #31
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	4019      	ands	r1, r3
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	6818      	ldr	r0, [r3, #0]
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	3b41      	subs	r3, #65	; 0x41
 80032d0:	fa00 f203 	lsl.w	r2, r0, r3
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	2b09      	cmp	r3, #9
 80032e2:	d91c      	bls.n	800331e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	68d9      	ldr	r1, [r3, #12]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	4613      	mov	r3, r2
 80032f0:	005b      	lsls	r3, r3, #1
 80032f2:	4413      	add	r3, r2
 80032f4:	3b1e      	subs	r3, #30
 80032f6:	2207      	movs	r2, #7
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	4019      	ands	r1, r3
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	6898      	ldr	r0, [r3, #8]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681a      	ldr	r2, [r3, #0]
 8003308:	4613      	mov	r3, r2
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	4413      	add	r3, r2
 800330e:	3b1e      	subs	r3, #30
 8003310:	fa00 f203 	lsl.w	r2, r0, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	60da      	str	r2, [r3, #12]
 800331c:	e019      	b.n	8003352 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6919      	ldr	r1, [r3, #16]
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	4613      	mov	r3, r2
 800332a:	005b      	lsls	r3, r3, #1
 800332c:	4413      	add	r3, r2
 800332e:	2207      	movs	r2, #7
 8003330:	fa02 f303 	lsl.w	r3, r2, r3
 8003334:	43db      	mvns	r3, r3
 8003336:	4019      	ands	r1, r3
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	6898      	ldr	r0, [r3, #8]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	4413      	add	r3, r2
 8003346:	fa00 f203 	lsl.w	r2, r0, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2b10      	cmp	r3, #16
 8003358:	d003      	beq.n	8003362 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800335e:	2b11      	cmp	r3, #17
 8003360:	d132      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a1d      	ldr	r2, [pc, #116]	; (80033dc <HAL_ADC_ConfigChannel+0x1e4>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d125      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d126      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689a      	ldr	r2, [r3, #8]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003388:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b10      	cmp	r3, #16
 8003390:	d11a      	bne.n	80033c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003392:	4b13      	ldr	r3, [pc, #76]	; (80033e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a13      	ldr	r2, [pc, #76]	; (80033e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8003398:	fba2 2303 	umull	r2, r3, r2, r3
 800339c:	0c9a      	lsrs	r2, r3, #18
 800339e:	4613      	mov	r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	4413      	add	r3, r2
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033a8:	e002      	b.n	80033b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	3b01      	subs	r3, #1
 80033ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1f9      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x1b2>
 80033b6:	e007      	b.n	80033c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033bc:	f043 0220 	orr.w	r2, r3, #32
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80033d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr
 80033dc:	40012400 	.word	0x40012400
 80033e0:	20000004 	.word	0x20000004
 80033e4:	431bde83 	.word	0x431bde83

080033e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033f0:	2300      	movs	r3, #0
 80033f2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b01      	cmp	r3, #1
 8003404:	d040      	beq.n	8003488 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f042 0201 	orr.w	r2, r2, #1
 8003414:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003416:	4b1f      	ldr	r3, [pc, #124]	; (8003494 <ADC_Enable+0xac>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1f      	ldr	r2, [pc, #124]	; (8003498 <ADC_Enable+0xb0>)
 800341c:	fba2 2303 	umull	r2, r3, r2, r3
 8003420:	0c9b      	lsrs	r3, r3, #18
 8003422:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003424:	e002      	b.n	800342c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	3b01      	subs	r3, #1
 800342a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f9      	bne.n	8003426 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003432:	f7ff fce1 	bl	8002df8 <HAL_GetTick>
 8003436:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003438:	e01f      	b.n	800347a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800343a:	f7ff fcdd 	bl	8002df8 <HAL_GetTick>
 800343e:	4602      	mov	r2, r0
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	1ad3      	subs	r3, r2, r3
 8003444:	2b02      	cmp	r3, #2
 8003446:	d918      	bls.n	800347a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	f003 0301 	and.w	r3, r3, #1
 8003452:	2b01      	cmp	r3, #1
 8003454:	d011      	beq.n	800347a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345a:	f043 0210 	orr.w	r2, r3, #16
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003466:	f043 0201 	orr.w	r2, r3, #1
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e007      	b.n	800348a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b01      	cmp	r3, #1
 8003486:	d1d8      	bne.n	800343a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003488:	2300      	movs	r3, #0
}
 800348a:	4618      	mov	r0, r3
 800348c:	3710      	adds	r7, #16
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	bf00      	nop
 8003494:	20000004 	.word	0x20000004
 8003498:	431bde83 	.word	0x431bde83

0800349c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 0301 	and.w	r3, r3, #1
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d12e      	bne.n	8003514 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0201 	bic.w	r2, r2, #1
 80034c4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034c6:	f7ff fc97 	bl	8002df8 <HAL_GetTick>
 80034ca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80034cc:	e01b      	b.n	8003506 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034ce:	f7ff fc93 	bl	8002df8 <HAL_GetTick>
 80034d2:	4602      	mov	r2, r0
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	1ad3      	subs	r3, r2, r3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d914      	bls.n	8003506 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d10d      	bne.n	8003506 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ee:	f043 0210 	orr.w	r2, r3, #16
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034fa:	f043 0201 	orr.w	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e007      	b.n	8003516 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f003 0301 	and.w	r3, r3, #1
 8003510:	2b01      	cmp	r3, #1
 8003512:	d0dc      	beq.n	80034ce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003514:	2300      	movs	r3, #0
}
 8003516:	4618      	mov	r0, r3
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}

0800351e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b084      	sub	sp, #16
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003530:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003534:	2b00      	cmp	r3, #0
 8003536:	d127      	bne.n	8003588 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800354e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003552:	d115      	bne.n	8003580 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003558:	2b00      	cmp	r3, #0
 800355a:	d111      	bne.n	8003580 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003560:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d105      	bne.n	8003580 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003578:	f043 0201 	orr.w	r2, r3, #1
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f7ff fe1d 	bl	80031c0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003586:	e004      	b.n	8003592 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	4798      	blx	r3
}
 8003592:	bf00      	nop
 8003594:	3710      	adds	r7, #16
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}

0800359a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b084      	sub	sp, #16
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a6:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f7ff fe12 	bl	80031d2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035ae:	bf00      	nop
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b084      	sub	sp, #16
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d4:	f043 0204 	orr.w	r2, r3, #4
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f7ff fe01 	bl	80031e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80035e2:	bf00      	nop
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f003 0307 	and.w	r3, r3, #7
 80035fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035fc:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <__NVIC_SetPriorityGrouping+0x44>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003602:	68ba      	ldr	r2, [r7, #8]
 8003604:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003608:	4013      	ands	r3, r2
 800360a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003614:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003618:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800361c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800361e:	4a04      	ldr	r2, [pc, #16]	; (8003630 <__NVIC_SetPriorityGrouping+0x44>)
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	60d3      	str	r3, [r2, #12]
}
 8003624:	bf00      	nop
 8003626:	3714      	adds	r7, #20
 8003628:	46bd      	mov	sp, r7
 800362a:	bc80      	pop	{r7}
 800362c:	4770      	bx	lr
 800362e:	bf00      	nop
 8003630:	e000ed00 	.word	0xe000ed00

08003634 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003634:	b480      	push	{r7}
 8003636:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003638:	4b04      	ldr	r3, [pc, #16]	; (800364c <__NVIC_GetPriorityGrouping+0x18>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	0a1b      	lsrs	r3, r3, #8
 800363e:	f003 0307 	and.w	r3, r3, #7
}
 8003642:	4618      	mov	r0, r3
 8003644:	46bd      	mov	sp, r7
 8003646:	bc80      	pop	{r7}
 8003648:	4770      	bx	lr
 800364a:	bf00      	nop
 800364c:	e000ed00 	.word	0xe000ed00

08003650 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800365a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365e:	2b00      	cmp	r3, #0
 8003660:	db0b      	blt.n	800367a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003662:	79fb      	ldrb	r3, [r7, #7]
 8003664:	f003 021f 	and.w	r2, r3, #31
 8003668:	4906      	ldr	r1, [pc, #24]	; (8003684 <__NVIC_EnableIRQ+0x34>)
 800366a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366e:	095b      	lsrs	r3, r3, #5
 8003670:	2001      	movs	r0, #1
 8003672:	fa00 f202 	lsl.w	r2, r0, r2
 8003676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800367a:	bf00      	nop
 800367c:	370c      	adds	r7, #12
 800367e:	46bd      	mov	sp, r7
 8003680:	bc80      	pop	{r7}
 8003682:	4770      	bx	lr
 8003684:	e000e100 	.word	0xe000e100

08003688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	6039      	str	r1, [r7, #0]
 8003692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003698:	2b00      	cmp	r3, #0
 800369a:	db0a      	blt.n	80036b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	490c      	ldr	r1, [pc, #48]	; (80036d4 <__NVIC_SetPriority+0x4c>)
 80036a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a6:	0112      	lsls	r2, r2, #4
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	440b      	add	r3, r1
 80036ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036b0:	e00a      	b.n	80036c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	4908      	ldr	r1, [pc, #32]	; (80036d8 <__NVIC_SetPriority+0x50>)
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	3b04      	subs	r3, #4
 80036c0:	0112      	lsls	r2, r2, #4
 80036c2:	b2d2      	uxtb	r2, r2
 80036c4:	440b      	add	r3, r1
 80036c6:	761a      	strb	r2, [r3, #24]
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	bc80      	pop	{r7}
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	e000e100 	.word	0xe000e100
 80036d8:	e000ed00 	.word	0xe000ed00

080036dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036dc:	b480      	push	{r7}
 80036de:	b089      	sub	sp, #36	; 0x24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f1c3 0307 	rsb	r3, r3, #7
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	bf28      	it	cs
 80036fa:	2304      	movcs	r3, #4
 80036fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	3304      	adds	r3, #4
 8003702:	2b06      	cmp	r3, #6
 8003704:	d902      	bls.n	800370c <NVIC_EncodePriority+0x30>
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	3b03      	subs	r3, #3
 800370a:	e000      	b.n	800370e <NVIC_EncodePriority+0x32>
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003710:	f04f 32ff 	mov.w	r2, #4294967295
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	43da      	mvns	r2, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	401a      	ands	r2, r3
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003724:	f04f 31ff 	mov.w	r1, #4294967295
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	fa01 f303 	lsl.w	r3, r1, r3
 800372e:	43d9      	mvns	r1, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	4313      	orrs	r3, r2
         );
}
 8003736:	4618      	mov	r0, r3
 8003738:	3724      	adds	r7, #36	; 0x24
 800373a:	46bd      	mov	sp, r7
 800373c:	bc80      	pop	{r7}
 800373e:	4770      	bx	lr

08003740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	3b01      	subs	r3, #1
 800374c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003750:	d301      	bcc.n	8003756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003752:	2301      	movs	r3, #1
 8003754:	e00f      	b.n	8003776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003756:	4a0a      	ldr	r2, [pc, #40]	; (8003780 <SysTick_Config+0x40>)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	3b01      	subs	r3, #1
 800375c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800375e:	210f      	movs	r1, #15
 8003760:	f04f 30ff 	mov.w	r0, #4294967295
 8003764:	f7ff ff90 	bl	8003688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003768:	4b05      	ldr	r3, [pc, #20]	; (8003780 <SysTick_Config+0x40>)
 800376a:	2200      	movs	r2, #0
 800376c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800376e:	4b04      	ldr	r3, [pc, #16]	; (8003780 <SysTick_Config+0x40>)
 8003770:	2207      	movs	r2, #7
 8003772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3708      	adds	r7, #8
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	e000e010 	.word	0xe000e010

08003784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800378c:	6878      	ldr	r0, [r7, #4]
 800378e:	f7ff ff2d 	bl	80035ec <__NVIC_SetPriorityGrouping>
}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800379a:	b580      	push	{r7, lr}
 800379c:	b086      	sub	sp, #24
 800379e:	af00      	add	r7, sp, #0
 80037a0:	4603      	mov	r3, r0
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	607a      	str	r2, [r7, #4]
 80037a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037ac:	f7ff ff42 	bl	8003634 <__NVIC_GetPriorityGrouping>
 80037b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	68b9      	ldr	r1, [r7, #8]
 80037b6:	6978      	ldr	r0, [r7, #20]
 80037b8:	f7ff ff90 	bl	80036dc <NVIC_EncodePriority>
 80037bc:	4602      	mov	r2, r0
 80037be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037c2:	4611      	mov	r1, r2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f7ff ff5f 	bl	8003688 <__NVIC_SetPriority>
}
 80037ca:	bf00      	nop
 80037cc:	3718      	adds	r7, #24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}

080037d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d2:	b580      	push	{r7, lr}
 80037d4:	b082      	sub	sp, #8
 80037d6:	af00      	add	r7, sp, #0
 80037d8:	4603      	mov	r3, r0
 80037da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f7ff ff35 	bl	8003650 <__NVIC_EnableIRQ>
}
 80037e6:	bf00      	nop
 80037e8:	3708      	adds	r7, #8
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037ee:	b580      	push	{r7, lr}
 80037f0:	b082      	sub	sp, #8
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037f6:	6878      	ldr	r0, [r7, #4]
 80037f8:	f7ff ffa2 	bl	8003740 <SysTick_Config>
 80037fc:	4603      	mov	r3, r0
}
 80037fe:	4618      	mov	r0, r3
 8003800:	3708      	adds	r7, #8
 8003802:	46bd      	mov	sp, r7
 8003804:	bd80      	pop	{r7, pc}
	...

08003808 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003810:	2300      	movs	r3, #0
 8003812:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d101      	bne.n	800381e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e043      	b.n	80038a6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	461a      	mov	r2, r3
 8003824:	4b22      	ldr	r3, [pc, #136]	; (80038b0 <HAL_DMA_Init+0xa8>)
 8003826:	4413      	add	r3, r2
 8003828:	4a22      	ldr	r2, [pc, #136]	; (80038b4 <HAL_DMA_Init+0xac>)
 800382a:	fba2 2303 	umull	r2, r3, r2, r3
 800382e:	091b      	lsrs	r3, r3, #4
 8003830:	009a      	lsls	r2, r3, #2
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a1f      	ldr	r2, [pc, #124]	; (80038b8 <HAL_DMA_Init+0xb0>)
 800383a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003852:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003856:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	68db      	ldr	r3, [r3, #12]
 8003866:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800386c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003880:	68fa      	ldr	r2, [r7, #12]
 8003882:	4313      	orrs	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80038a4:	2300      	movs	r3, #0
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bc80      	pop	{r7}
 80038ae:	4770      	bx	lr
 80038b0:	bffdfff8 	.word	0xbffdfff8
 80038b4:	cccccccd 	.word	0xcccccccd
 80038b8:	40020000 	.word	0x40020000

080038bc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
 80038c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038ca:	2300      	movs	r3, #0
 80038cc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d101      	bne.n	80038dc <HAL_DMA_Start_IT+0x20>
 80038d8:	2302      	movs	r3, #2
 80038da:	e04a      	b.n	8003972 <HAL_DMA_Start_IT+0xb6>
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d13a      	bne.n	8003964 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2202      	movs	r2, #2
 80038f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2200      	movs	r2, #0
 80038fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f022 0201 	bic.w	r2, r2, #1
 800390a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	68b9      	ldr	r1, [r7, #8]
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f000 f938 	bl	8003b88 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391c:	2b00      	cmp	r3, #0
 800391e:	d008      	beq.n	8003932 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 020e 	orr.w	r2, r2, #14
 800392e:	601a      	str	r2, [r3, #0]
 8003930:	e00f      	b.n	8003952 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f022 0204 	bic.w	r2, r2, #4
 8003940:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	681a      	ldr	r2, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f042 020a 	orr.w	r2, r2, #10
 8003950:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f042 0201 	orr.w	r2, r2, #1
 8003960:	601a      	str	r2, [r3, #0]
 8003962:	e005      	b.n	8003970 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800396c:	2302      	movs	r3, #2
 800396e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003970:	7dfb      	ldrb	r3, [r7, #23]
}
 8003972:	4618      	mov	r0, r3
 8003974:	3718      	adds	r7, #24
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
	...

0800397c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b084      	sub	sp, #16
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003998:	2204      	movs	r2, #4
 800399a:	409a      	lsls	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	4013      	ands	r3, r2
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d04f      	beq.n	8003a44 <HAL_DMA_IRQHandler+0xc8>
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	f003 0304 	and.w	r3, r3, #4
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d04a      	beq.n	8003a44 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0320 	and.w	r3, r3, #32
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d107      	bne.n	80039cc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0204 	bic.w	r2, r2, #4
 80039ca:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a66      	ldr	r2, [pc, #408]	; (8003b6c <HAL_DMA_IRQHandler+0x1f0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d029      	beq.n	8003a2a <HAL_DMA_IRQHandler+0xae>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a65      	ldr	r2, [pc, #404]	; (8003b70 <HAL_DMA_IRQHandler+0x1f4>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d022      	beq.n	8003a26 <HAL_DMA_IRQHandler+0xaa>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a63      	ldr	r2, [pc, #396]	; (8003b74 <HAL_DMA_IRQHandler+0x1f8>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d01a      	beq.n	8003a20 <HAL_DMA_IRQHandler+0xa4>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a62      	ldr	r2, [pc, #392]	; (8003b78 <HAL_DMA_IRQHandler+0x1fc>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d012      	beq.n	8003a1a <HAL_DMA_IRQHandler+0x9e>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a60      	ldr	r2, [pc, #384]	; (8003b7c <HAL_DMA_IRQHandler+0x200>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d00a      	beq.n	8003a14 <HAL_DMA_IRQHandler+0x98>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a5f      	ldr	r2, [pc, #380]	; (8003b80 <HAL_DMA_IRQHandler+0x204>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d102      	bne.n	8003a0e <HAL_DMA_IRQHandler+0x92>
 8003a08:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003a0c:	e00e      	b.n	8003a2c <HAL_DMA_IRQHandler+0xb0>
 8003a0e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003a12:	e00b      	b.n	8003a2c <HAL_DMA_IRQHandler+0xb0>
 8003a14:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003a18:	e008      	b.n	8003a2c <HAL_DMA_IRQHandler+0xb0>
 8003a1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003a1e:	e005      	b.n	8003a2c <HAL_DMA_IRQHandler+0xb0>
 8003a20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a24:	e002      	b.n	8003a2c <HAL_DMA_IRQHandler+0xb0>
 8003a26:	2340      	movs	r3, #64	; 0x40
 8003a28:	e000      	b.n	8003a2c <HAL_DMA_IRQHandler+0xb0>
 8003a2a:	2304      	movs	r3, #4
 8003a2c:	4a55      	ldr	r2, [pc, #340]	; (8003b84 <HAL_DMA_IRQHandler+0x208>)
 8003a2e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f000 8094 	beq.w	8003b62 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003a42:	e08e      	b.n	8003b62 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a48:	2202      	movs	r2, #2
 8003a4a:	409a      	lsls	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	4013      	ands	r3, r2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d056      	beq.n	8003b02 <HAL_DMA_IRQHandler+0x186>
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	f003 0302 	and.w	r3, r3, #2
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d051      	beq.n	8003b02 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0320 	and.w	r3, r3, #32
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10b      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f022 020a 	bic.w	r2, r2, #10
 8003a7a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a38      	ldr	r2, [pc, #224]	; (8003b6c <HAL_DMA_IRQHandler+0x1f0>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d029      	beq.n	8003ae2 <HAL_DMA_IRQHandler+0x166>
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a37      	ldr	r2, [pc, #220]	; (8003b70 <HAL_DMA_IRQHandler+0x1f4>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d022      	beq.n	8003ade <HAL_DMA_IRQHandler+0x162>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a35      	ldr	r2, [pc, #212]	; (8003b74 <HAL_DMA_IRQHandler+0x1f8>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d01a      	beq.n	8003ad8 <HAL_DMA_IRQHandler+0x15c>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a34      	ldr	r2, [pc, #208]	; (8003b78 <HAL_DMA_IRQHandler+0x1fc>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d012      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x156>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a32      	ldr	r2, [pc, #200]	; (8003b7c <HAL_DMA_IRQHandler+0x200>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d00a      	beq.n	8003acc <HAL_DMA_IRQHandler+0x150>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a31      	ldr	r2, [pc, #196]	; (8003b80 <HAL_DMA_IRQHandler+0x204>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d102      	bne.n	8003ac6 <HAL_DMA_IRQHandler+0x14a>
 8003ac0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003ac4:	e00e      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x168>
 8003ac6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003aca:	e00b      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x168>
 8003acc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003ad0:	e008      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x168>
 8003ad2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003ad6:	e005      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x168>
 8003ad8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003adc:	e002      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x168>
 8003ade:	2320      	movs	r3, #32
 8003ae0:	e000      	b.n	8003ae4 <HAL_DMA_IRQHandler+0x168>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	4a27      	ldr	r2, [pc, #156]	; (8003b84 <HAL_DMA_IRQHandler+0x208>)
 8003ae6:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d034      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b00:	e02f      	b.n	8003b62 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b06:	2208      	movs	r2, #8
 8003b08:	409a      	lsls	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d028      	beq.n	8003b64 <HAL_DMA_IRQHandler+0x1e8>
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	f003 0308 	and.w	r3, r3, #8
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d023      	beq.n	8003b64 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f022 020e 	bic.w	r2, r2, #14
 8003b2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b34:	2101      	movs	r1, #1
 8003b36:	fa01 f202 	lsl.w	r2, r1, r2
 8003b3a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d004      	beq.n	8003b64 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	4798      	blx	r3
    }
  }
  return;
 8003b62:	bf00      	nop
 8003b64:	bf00      	nop
}
 8003b66:	3710      	adds	r7, #16
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	40020008 	.word	0x40020008
 8003b70:	4002001c 	.word	0x4002001c
 8003b74:	40020030 	.word	0x40020030
 8003b78:	40020044 	.word	0x40020044
 8003b7c:	40020058 	.word	0x40020058
 8003b80:	4002006c 	.word	0x4002006c
 8003b84:	40020000 	.word	0x40020000

08003b88 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
 8003b94:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	683a      	ldr	r2, [r7, #0]
 8003bac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b10      	cmp	r3, #16
 8003bb4:	d108      	bne.n	8003bc8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	687a      	ldr	r2, [r7, #4]
 8003bbc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68ba      	ldr	r2, [r7, #8]
 8003bc4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003bc6:	e007      	b.n	8003bd8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	68ba      	ldr	r2, [r7, #8]
 8003bce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	60da      	str	r2, [r3, #12]
}
 8003bd8:	bf00      	nop
 8003bda:	3714      	adds	r7, #20
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc80      	pop	{r7}
 8003be0:	4770      	bx	lr
	...

08003be4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b08b      	sub	sp, #44	; 0x2c
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bf6:	e169      	b.n	8003ecc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003c00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69fa      	ldr	r2, [r7, #28]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	f040 8158 	bne.w	8003ec6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	4a9a      	ldr	r2, [pc, #616]	; (8003e84 <HAL_GPIO_Init+0x2a0>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d05e      	beq.n	8003cde <HAL_GPIO_Init+0xfa>
 8003c20:	4a98      	ldr	r2, [pc, #608]	; (8003e84 <HAL_GPIO_Init+0x2a0>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d875      	bhi.n	8003d12 <HAL_GPIO_Init+0x12e>
 8003c26:	4a98      	ldr	r2, [pc, #608]	; (8003e88 <HAL_GPIO_Init+0x2a4>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d058      	beq.n	8003cde <HAL_GPIO_Init+0xfa>
 8003c2c:	4a96      	ldr	r2, [pc, #600]	; (8003e88 <HAL_GPIO_Init+0x2a4>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d86f      	bhi.n	8003d12 <HAL_GPIO_Init+0x12e>
 8003c32:	4a96      	ldr	r2, [pc, #600]	; (8003e8c <HAL_GPIO_Init+0x2a8>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d052      	beq.n	8003cde <HAL_GPIO_Init+0xfa>
 8003c38:	4a94      	ldr	r2, [pc, #592]	; (8003e8c <HAL_GPIO_Init+0x2a8>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d869      	bhi.n	8003d12 <HAL_GPIO_Init+0x12e>
 8003c3e:	4a94      	ldr	r2, [pc, #592]	; (8003e90 <HAL_GPIO_Init+0x2ac>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d04c      	beq.n	8003cde <HAL_GPIO_Init+0xfa>
 8003c44:	4a92      	ldr	r2, [pc, #584]	; (8003e90 <HAL_GPIO_Init+0x2ac>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d863      	bhi.n	8003d12 <HAL_GPIO_Init+0x12e>
 8003c4a:	4a92      	ldr	r2, [pc, #584]	; (8003e94 <HAL_GPIO_Init+0x2b0>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d046      	beq.n	8003cde <HAL_GPIO_Init+0xfa>
 8003c50:	4a90      	ldr	r2, [pc, #576]	; (8003e94 <HAL_GPIO_Init+0x2b0>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d85d      	bhi.n	8003d12 <HAL_GPIO_Init+0x12e>
 8003c56:	2b12      	cmp	r3, #18
 8003c58:	d82a      	bhi.n	8003cb0 <HAL_GPIO_Init+0xcc>
 8003c5a:	2b12      	cmp	r3, #18
 8003c5c:	d859      	bhi.n	8003d12 <HAL_GPIO_Init+0x12e>
 8003c5e:	a201      	add	r2, pc, #4	; (adr r2, 8003c64 <HAL_GPIO_Init+0x80>)
 8003c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c64:	08003cdf 	.word	0x08003cdf
 8003c68:	08003cb9 	.word	0x08003cb9
 8003c6c:	08003ccb 	.word	0x08003ccb
 8003c70:	08003d0d 	.word	0x08003d0d
 8003c74:	08003d13 	.word	0x08003d13
 8003c78:	08003d13 	.word	0x08003d13
 8003c7c:	08003d13 	.word	0x08003d13
 8003c80:	08003d13 	.word	0x08003d13
 8003c84:	08003d13 	.word	0x08003d13
 8003c88:	08003d13 	.word	0x08003d13
 8003c8c:	08003d13 	.word	0x08003d13
 8003c90:	08003d13 	.word	0x08003d13
 8003c94:	08003d13 	.word	0x08003d13
 8003c98:	08003d13 	.word	0x08003d13
 8003c9c:	08003d13 	.word	0x08003d13
 8003ca0:	08003d13 	.word	0x08003d13
 8003ca4:	08003d13 	.word	0x08003d13
 8003ca8:	08003cc1 	.word	0x08003cc1
 8003cac:	08003cd5 	.word	0x08003cd5
 8003cb0:	4a79      	ldr	r2, [pc, #484]	; (8003e98 <HAL_GPIO_Init+0x2b4>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d013      	beq.n	8003cde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003cb6:	e02c      	b.n	8003d12 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	623b      	str	r3, [r7, #32]
          break;
 8003cbe:	e029      	b.n	8003d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	623b      	str	r3, [r7, #32]
          break;
 8003cc8:	e024      	b.n	8003d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	3308      	adds	r3, #8
 8003cd0:	623b      	str	r3, [r7, #32]
          break;
 8003cd2:	e01f      	b.n	8003d14 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	330c      	adds	r3, #12
 8003cda:	623b      	str	r3, [r7, #32]
          break;
 8003cdc:	e01a      	b.n	8003d14 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d102      	bne.n	8003cec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003ce6:	2304      	movs	r3, #4
 8003ce8:	623b      	str	r3, [r7, #32]
          break;
 8003cea:	e013      	b.n	8003d14 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d105      	bne.n	8003d00 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cf4:	2308      	movs	r3, #8
 8003cf6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	69fa      	ldr	r2, [r7, #28]
 8003cfc:	611a      	str	r2, [r3, #16]
          break;
 8003cfe:	e009      	b.n	8003d14 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d00:	2308      	movs	r3, #8
 8003d02:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	69fa      	ldr	r2, [r7, #28]
 8003d08:	615a      	str	r2, [r3, #20]
          break;
 8003d0a:	e003      	b.n	8003d14 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	623b      	str	r3, [r7, #32]
          break;
 8003d10:	e000      	b.n	8003d14 <HAL_GPIO_Init+0x130>
          break;
 8003d12:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	2bff      	cmp	r3, #255	; 0xff
 8003d18:	d801      	bhi.n	8003d1e <HAL_GPIO_Init+0x13a>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	e001      	b.n	8003d22 <HAL_GPIO_Init+0x13e>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	3304      	adds	r3, #4
 8003d22:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d24:	69bb      	ldr	r3, [r7, #24]
 8003d26:	2bff      	cmp	r3, #255	; 0xff
 8003d28:	d802      	bhi.n	8003d30 <HAL_GPIO_Init+0x14c>
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	009b      	lsls	r3, r3, #2
 8003d2e:	e002      	b.n	8003d36 <HAL_GPIO_Init+0x152>
 8003d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d32:	3b08      	subs	r3, #8
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	210f      	movs	r1, #15
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	fa01 f303 	lsl.w	r3, r1, r3
 8003d44:	43db      	mvns	r3, r3
 8003d46:	401a      	ands	r2, r3
 8003d48:	6a39      	ldr	r1, [r7, #32]
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d50:	431a      	orrs	r2, r3
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f000 80b1 	beq.w	8003ec6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d64:	4b4d      	ldr	r3, [pc, #308]	; (8003e9c <HAL_GPIO_Init+0x2b8>)
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	4a4c      	ldr	r2, [pc, #304]	; (8003e9c <HAL_GPIO_Init+0x2b8>)
 8003d6a:	f043 0301 	orr.w	r3, r3, #1
 8003d6e:	6193      	str	r3, [r2, #24]
 8003d70:	4b4a      	ldr	r3, [pc, #296]	; (8003e9c <HAL_GPIO_Init+0x2b8>)
 8003d72:	699b      	ldr	r3, [r3, #24]
 8003d74:	f003 0301 	and.w	r3, r3, #1
 8003d78:	60bb      	str	r3, [r7, #8]
 8003d7a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d7c:	4a48      	ldr	r2, [pc, #288]	; (8003ea0 <HAL_GPIO_Init+0x2bc>)
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d80:	089b      	lsrs	r3, r3, #2
 8003d82:	3302      	adds	r3, #2
 8003d84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d88:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8c:	f003 0303 	and.w	r3, r3, #3
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	220f      	movs	r2, #15
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	68fa      	ldr	r2, [r7, #12]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a40      	ldr	r2, [pc, #256]	; (8003ea4 <HAL_GPIO_Init+0x2c0>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d013      	beq.n	8003dd0 <HAL_GPIO_Init+0x1ec>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a3f      	ldr	r2, [pc, #252]	; (8003ea8 <HAL_GPIO_Init+0x2c4>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d00d      	beq.n	8003dcc <HAL_GPIO_Init+0x1e8>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a3e      	ldr	r2, [pc, #248]	; (8003eac <HAL_GPIO_Init+0x2c8>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d007      	beq.n	8003dc8 <HAL_GPIO_Init+0x1e4>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a3d      	ldr	r2, [pc, #244]	; (8003eb0 <HAL_GPIO_Init+0x2cc>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d101      	bne.n	8003dc4 <HAL_GPIO_Init+0x1e0>
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	e006      	b.n	8003dd2 <HAL_GPIO_Init+0x1ee>
 8003dc4:	2304      	movs	r3, #4
 8003dc6:	e004      	b.n	8003dd2 <HAL_GPIO_Init+0x1ee>
 8003dc8:	2302      	movs	r3, #2
 8003dca:	e002      	b.n	8003dd2 <HAL_GPIO_Init+0x1ee>
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e000      	b.n	8003dd2 <HAL_GPIO_Init+0x1ee>
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd4:	f002 0203 	and.w	r2, r2, #3
 8003dd8:	0092      	lsls	r2, r2, #2
 8003dda:	4093      	lsls	r3, r2
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003de2:	492f      	ldr	r1, [pc, #188]	; (8003ea0 <HAL_GPIO_Init+0x2bc>)
 8003de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de6:	089b      	lsrs	r3, r3, #2
 8003de8:	3302      	adds	r3, #2
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685b      	ldr	r3, [r3, #4]
 8003df4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d006      	beq.n	8003e0a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003dfc:	4b2d      	ldr	r3, [pc, #180]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	492c      	ldr	r1, [pc, #176]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	600b      	str	r3, [r1, #0]
 8003e08:	e006      	b.n	8003e18 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e0a:	4b2a      	ldr	r3, [pc, #168]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	69bb      	ldr	r3, [r7, #24]
 8003e10:	43db      	mvns	r3, r3
 8003e12:	4928      	ldr	r1, [pc, #160]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e14:	4013      	ands	r3, r2
 8003e16:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d006      	beq.n	8003e32 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e24:	4b23      	ldr	r3, [pc, #140]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e26:	685a      	ldr	r2, [r3, #4]
 8003e28:	4922      	ldr	r1, [pc, #136]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	604b      	str	r3, [r1, #4]
 8003e30:	e006      	b.n	8003e40 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e32:	4b20      	ldr	r3, [pc, #128]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e34:	685a      	ldr	r2, [r3, #4]
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	43db      	mvns	r3, r3
 8003e3a:	491e      	ldr	r1, [pc, #120]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d006      	beq.n	8003e5a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003e4c:	4b19      	ldr	r3, [pc, #100]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	4918      	ldr	r1, [pc, #96]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e52:	69bb      	ldr	r3, [r7, #24]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	608b      	str	r3, [r1, #8]
 8003e58:	e006      	b.n	8003e68 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003e5a:	4b16      	ldr	r3, [pc, #88]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e5c:	689a      	ldr	r2, [r3, #8]
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	43db      	mvns	r3, r3
 8003e62:	4914      	ldr	r1, [pc, #80]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e64:	4013      	ands	r3, r2
 8003e66:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d021      	beq.n	8003eb8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e74:	4b0f      	ldr	r3, [pc, #60]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	490e      	ldr	r1, [pc, #56]	; (8003eb4 <HAL_GPIO_Init+0x2d0>)
 8003e7a:	69bb      	ldr	r3, [r7, #24]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	60cb      	str	r3, [r1, #12]
 8003e80:	e021      	b.n	8003ec6 <HAL_GPIO_Init+0x2e2>
 8003e82:	bf00      	nop
 8003e84:	10320000 	.word	0x10320000
 8003e88:	10310000 	.word	0x10310000
 8003e8c:	10220000 	.word	0x10220000
 8003e90:	10210000 	.word	0x10210000
 8003e94:	10120000 	.word	0x10120000
 8003e98:	10110000 	.word	0x10110000
 8003e9c:	40021000 	.word	0x40021000
 8003ea0:	40010000 	.word	0x40010000
 8003ea4:	40010800 	.word	0x40010800
 8003ea8:	40010c00 	.word	0x40010c00
 8003eac:	40011000 	.word	0x40011000
 8003eb0:	40011400 	.word	0x40011400
 8003eb4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <HAL_GPIO_Init+0x304>)
 8003eba:	68da      	ldr	r2, [r3, #12]
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	43db      	mvns	r3, r3
 8003ec0:	4909      	ldr	r1, [pc, #36]	; (8003ee8 <HAL_GPIO_Init+0x304>)
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec8:	3301      	adds	r3, #1
 8003eca:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	f47f ae8e 	bne.w	8003bf8 <HAL_GPIO_Init+0x14>
  }
}
 8003edc:	bf00      	nop
 8003ede:	bf00      	nop
 8003ee0:	372c      	adds	r7, #44	; 0x2c
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bc80      	pop	{r7}
 8003ee6:	4770      	bx	lr
 8003ee8:	40010400 	.word	0x40010400

08003eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	807b      	strh	r3, [r7, #2]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003efc:	787b      	ldrb	r3, [r7, #1]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f02:	887a      	ldrh	r2, [r7, #2]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003f08:	e003      	b.n	8003f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003f0a:	887b      	ldrh	r3, [r7, #2]
 8003f0c:	041a      	lsls	r2, r3, #16
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	611a      	str	r2, [r3, #16]
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bc80      	pop	{r7}
 8003f1a:	4770      	bx	lr

08003f1c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b085      	sub	sp, #20
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f2e:	887a      	ldrh	r2, [r7, #2]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	4013      	ands	r3, r2
 8003f34:	041a      	lsls	r2, r3, #16
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	43d9      	mvns	r1, r3
 8003f3a:	887b      	ldrh	r3, [r7, #2]
 8003f3c:	400b      	ands	r3, r1
 8003f3e:	431a      	orrs	r2, r3
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	611a      	str	r2, [r3, #16]
}
 8003f44:	bf00      	nop
 8003f46:	3714      	adds	r7, #20
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bc80      	pop	{r7}
 8003f4c:	4770      	bx	lr
	...

08003f50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	4603      	mov	r3, r0
 8003f58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003f5a:	4b08      	ldr	r3, [pc, #32]	; (8003f7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f5c:	695a      	ldr	r2, [r3, #20]
 8003f5e:	88fb      	ldrh	r3, [r7, #6]
 8003f60:	4013      	ands	r3, r2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d006      	beq.n	8003f74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003f66:	4a05      	ldr	r2, [pc, #20]	; (8003f7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003f68:	88fb      	ldrh	r3, [r7, #6]
 8003f6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003f6c:	88fb      	ldrh	r3, [r7, #6]
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7fe f868 	bl	8002044 <HAL_GPIO_EXTI_Callback>
  }
}
 8003f74:	bf00      	nop
 8003f76:	3708      	adds	r7, #8
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	40010400 	.word	0x40010400

08003f80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d101      	bne.n	8003f92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e12b      	b.n	80041ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d106      	bne.n	8003fac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f7fd face 	bl	8001548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2224      	movs	r2, #36	; 0x24
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 0201 	bic.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003fd2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003fe2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003fe4:	f000 ffea 	bl	8004fbc <HAL_RCC_GetPCLK1Freq>
 8003fe8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4a81      	ldr	r2, [pc, #516]	; (80041f4 <HAL_I2C_Init+0x274>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d807      	bhi.n	8004004 <HAL_I2C_Init+0x84>
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4a80      	ldr	r2, [pc, #512]	; (80041f8 <HAL_I2C_Init+0x278>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	bf94      	ite	ls
 8003ffc:	2301      	movls	r3, #1
 8003ffe:	2300      	movhi	r3, #0
 8004000:	b2db      	uxtb	r3, r3
 8004002:	e006      	b.n	8004012 <HAL_I2C_Init+0x92>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4a7d      	ldr	r2, [pc, #500]	; (80041fc <HAL_I2C_Init+0x27c>)
 8004008:	4293      	cmp	r3, r2
 800400a:	bf94      	ite	ls
 800400c:	2301      	movls	r3, #1
 800400e:	2300      	movhi	r3, #0
 8004010:	b2db      	uxtb	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d001      	beq.n	800401a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e0e7      	b.n	80041ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4a78      	ldr	r2, [pc, #480]	; (8004200 <HAL_I2C_Init+0x280>)
 800401e:	fba2 2303 	umull	r2, r3, r2, r3
 8004022:	0c9b      	lsrs	r3, r3, #18
 8004024:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68ba      	ldr	r2, [r7, #8]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	4a6a      	ldr	r2, [pc, #424]	; (80041f4 <HAL_I2C_Init+0x274>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d802      	bhi.n	8004054 <HAL_I2C_Init+0xd4>
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	3301      	adds	r3, #1
 8004052:	e009      	b.n	8004068 <HAL_I2C_Init+0xe8>
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800405a:	fb02 f303 	mul.w	r3, r2, r3
 800405e:	4a69      	ldr	r2, [pc, #420]	; (8004204 <HAL_I2C_Init+0x284>)
 8004060:	fba2 2303 	umull	r2, r3, r2, r3
 8004064:	099b      	lsrs	r3, r3, #6
 8004066:	3301      	adds	r3, #1
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6812      	ldr	r2, [r2, #0]
 800406c:	430b      	orrs	r3, r1
 800406e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	69db      	ldr	r3, [r3, #28]
 8004076:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800407a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	495c      	ldr	r1, [pc, #368]	; (80041f4 <HAL_I2C_Init+0x274>)
 8004084:	428b      	cmp	r3, r1
 8004086:	d819      	bhi.n	80040bc <HAL_I2C_Init+0x13c>
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	1e59      	subs	r1, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	005b      	lsls	r3, r3, #1
 8004092:	fbb1 f3f3 	udiv	r3, r1, r3
 8004096:	1c59      	adds	r1, r3, #1
 8004098:	f640 73fc 	movw	r3, #4092	; 0xffc
 800409c:	400b      	ands	r3, r1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00a      	beq.n	80040b8 <HAL_I2C_Init+0x138>
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	1e59      	subs	r1, r3, #1
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80040b0:	3301      	adds	r3, #1
 80040b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040b6:	e051      	b.n	800415c <HAL_I2C_Init+0x1dc>
 80040b8:	2304      	movs	r3, #4
 80040ba:	e04f      	b.n	800415c <HAL_I2C_Init+0x1dc>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d111      	bne.n	80040e8 <HAL_I2C_Init+0x168>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	1e58      	subs	r0, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	440b      	add	r3, r1
 80040d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80040d6:	3301      	adds	r3, #1
 80040d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040dc:	2b00      	cmp	r3, #0
 80040de:	bf0c      	ite	eq
 80040e0:	2301      	moveq	r3, #1
 80040e2:	2300      	movne	r3, #0
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	e012      	b.n	800410e <HAL_I2C_Init+0x18e>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	1e58      	subs	r0, r3, #1
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6859      	ldr	r1, [r3, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	0099      	lsls	r1, r3, #2
 80040f8:	440b      	add	r3, r1
 80040fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80040fe:	3301      	adds	r3, #1
 8004100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004104:	2b00      	cmp	r3, #0
 8004106:	bf0c      	ite	eq
 8004108:	2301      	moveq	r3, #1
 800410a:	2300      	movne	r3, #0
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <HAL_I2C_Init+0x196>
 8004112:	2301      	movs	r3, #1
 8004114:	e022      	b.n	800415c <HAL_I2C_Init+0x1dc>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d10e      	bne.n	800413c <HAL_I2C_Init+0x1bc>
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	1e58      	subs	r0, r3, #1
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6859      	ldr	r1, [r3, #4]
 8004126:	460b      	mov	r3, r1
 8004128:	005b      	lsls	r3, r3, #1
 800412a:	440b      	add	r3, r1
 800412c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004130:	3301      	adds	r3, #1
 8004132:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800413a:	e00f      	b.n	800415c <HAL_I2C_Init+0x1dc>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1e58      	subs	r0, r3, #1
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6859      	ldr	r1, [r3, #4]
 8004144:	460b      	mov	r3, r1
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	440b      	add	r3, r1
 800414a:	0099      	lsls	r1, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004152:	3301      	adds	r3, #1
 8004154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004158:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	6809      	ldr	r1, [r1, #0]
 8004160:	4313      	orrs	r3, r2
 8004162:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69da      	ldr	r2, [r3, #28]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800418a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6911      	ldr	r1, [r2, #16]
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	68d2      	ldr	r2, [r2, #12]
 8004196:	4311      	orrs	r1, r2
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6812      	ldr	r2, [r2, #0]
 800419c:	430b      	orrs	r3, r1
 800419e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	430a      	orrs	r2, r1
 80041ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f042 0201 	orr.w	r2, r2, #1
 80041ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2220      	movs	r2, #32
 80041d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3710      	adds	r7, #16
 80041ee:	46bd      	mov	sp, r7
 80041f0:	bd80      	pop	{r7, pc}
 80041f2:	bf00      	nop
 80041f4:	000186a0 	.word	0x000186a0
 80041f8:	001e847f 	.word	0x001e847f
 80041fc:	003d08ff 	.word	0x003d08ff
 8004200:	431bde83 	.word	0x431bde83
 8004204:	10624dd3 	.word	0x10624dd3

08004208 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b088      	sub	sp, #32
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	607a      	str	r2, [r7, #4]
 8004212:	461a      	mov	r2, r3
 8004214:	460b      	mov	r3, r1
 8004216:	817b      	strh	r3, [r7, #10]
 8004218:	4613      	mov	r3, r2
 800421a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800421c:	f7fe fdec 	bl	8002df8 <HAL_GetTick>
 8004220:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004228:	b2db      	uxtb	r3, r3
 800422a:	2b20      	cmp	r3, #32
 800422c:	f040 80e0 	bne.w	80043f0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	9300      	str	r3, [sp, #0]
 8004234:	2319      	movs	r3, #25
 8004236:	2201      	movs	r2, #1
 8004238:	4970      	ldr	r1, [pc, #448]	; (80043fc <HAL_I2C_Master_Transmit+0x1f4>)
 800423a:	68f8      	ldr	r0, [r7, #12]
 800423c:	f000 f964 	bl	8004508 <I2C_WaitOnFlagUntilTimeout>
 8004240:	4603      	mov	r3, r0
 8004242:	2b00      	cmp	r3, #0
 8004244:	d001      	beq.n	800424a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004246:	2302      	movs	r3, #2
 8004248:	e0d3      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_I2C_Master_Transmit+0x50>
 8004254:	2302      	movs	r3, #2
 8004256:	e0cc      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0301 	and.w	r3, r3, #1
 800426a:	2b01      	cmp	r3, #1
 800426c:	d007      	beq.n	800427e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f042 0201 	orr.w	r2, r2, #1
 800427c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800428c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2221      	movs	r2, #33	; 0x21
 8004292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2210      	movs	r2, #16
 800429a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	893a      	ldrh	r2, [r7, #8]
 80042ae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	4a50      	ldr	r2, [pc, #320]	; (8004400 <HAL_I2C_Master_Transmit+0x1f8>)
 80042be:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80042c0:	8979      	ldrh	r1, [r7, #10]
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	6a3a      	ldr	r2, [r7, #32]
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 f89c 	bl	8004404 <I2C_MasterRequestWrite>
 80042cc:	4603      	mov	r3, r0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d001      	beq.n	80042d6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80042d2:	2301      	movs	r3, #1
 80042d4:	e08d      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042d6:	2300      	movs	r3, #0
 80042d8:	613b      	str	r3, [r7, #16]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	613b      	str	r3, [r7, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	699b      	ldr	r3, [r3, #24]
 80042e8:	613b      	str	r3, [r7, #16]
 80042ea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80042ec:	e066      	b.n	80043bc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	6a39      	ldr	r1, [r7, #32]
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 f9de 	bl	80046b4 <I2C_WaitOnTXEFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d00d      	beq.n	800431a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	2b04      	cmp	r3, #4
 8004304:	d107      	bne.n	8004316 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004314:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e06b      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431e:	781a      	ldrb	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	1c5a      	adds	r2, r3, #1
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	3b01      	subs	r3, #1
 8004338:	b29a      	uxth	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004342:	3b01      	subs	r3, #1
 8004344:	b29a      	uxth	r2, r3
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b04      	cmp	r3, #4
 8004356:	d11b      	bne.n	8004390 <HAL_I2C_Master_Transmit+0x188>
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800435c:	2b00      	cmp	r3, #0
 800435e:	d017      	beq.n	8004390 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004364:	781a      	ldrb	r2, [r3, #0]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800437a:	b29b      	uxth	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004388:	3b01      	subs	r3, #1
 800438a:	b29a      	uxth	r2, r3
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004390:	697a      	ldr	r2, [r7, #20]
 8004392:	6a39      	ldr	r1, [r7, #32]
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 f9ce 	bl	8004736 <I2C_WaitOnBTFFlagUntilTimeout>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00d      	beq.n	80043bc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d107      	bne.n	80043b8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043b6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e01a      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d194      	bne.n	80042ee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043ec:	2300      	movs	r3, #0
 80043ee:	e000      	b.n	80043f2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80043f0:	2302      	movs	r3, #2
  }
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3718      	adds	r7, #24
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	00100002 	.word	0x00100002
 8004400:	ffff0000 	.word	0xffff0000

08004404 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b088      	sub	sp, #32
 8004408:	af02      	add	r7, sp, #8
 800440a:	60f8      	str	r0, [r7, #12]
 800440c:	607a      	str	r2, [r7, #4]
 800440e:	603b      	str	r3, [r7, #0]
 8004410:	460b      	mov	r3, r1
 8004412:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004418:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2b08      	cmp	r3, #8
 800441e:	d006      	beq.n	800442e <I2C_MasterRequestWrite+0x2a>
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	2b01      	cmp	r3, #1
 8004424:	d003      	beq.n	800442e <I2C_MasterRequestWrite+0x2a>
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800442c:	d108      	bne.n	8004440 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800443c:	601a      	str	r2, [r3, #0]
 800443e:	e00b      	b.n	8004458 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004444:	2b12      	cmp	r3, #18
 8004446:	d107      	bne.n	8004458 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004456:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	9300      	str	r3, [sp, #0]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004464:	68f8      	ldr	r0, [r7, #12]
 8004466:	f000 f84f 	bl	8004508 <I2C_WaitOnFlagUntilTimeout>
 800446a:	4603      	mov	r3, r0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00d      	beq.n	800448c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800447a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800447e:	d103      	bne.n	8004488 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004486:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	e035      	b.n	80044f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004494:	d108      	bne.n	80044a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004496:	897b      	ldrh	r3, [r7, #10]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	461a      	mov	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044a4:	611a      	str	r2, [r3, #16]
 80044a6:	e01b      	b.n	80044e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80044a8:	897b      	ldrh	r3, [r7, #10]
 80044aa:	11db      	asrs	r3, r3, #7
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	f003 0306 	and.w	r3, r3, #6
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	f063 030f 	orn	r3, r3, #15
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	490e      	ldr	r1, [pc, #56]	; (8004500 <I2C_MasterRequestWrite+0xfc>)
 80044c6:	68f8      	ldr	r0, [r7, #12]
 80044c8:	f000 f875 	bl	80045b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044cc:	4603      	mov	r3, r0
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d001      	beq.n	80044d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e010      	b.n	80044f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80044d6:	897b      	ldrh	r3, [r7, #10]
 80044d8:	b2da      	uxtb	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	4907      	ldr	r1, [pc, #28]	; (8004504 <I2C_MasterRequestWrite+0x100>)
 80044e6:	68f8      	ldr	r0, [r7, #12]
 80044e8:	f000 f865 	bl	80045b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e000      	b.n	80044f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3718      	adds	r7, #24
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	00010008 	.word	0x00010008
 8004504:	00010002 	.word	0x00010002

08004508 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	603b      	str	r3, [r7, #0]
 8004514:	4613      	mov	r3, r2
 8004516:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004518:	e025      	b.n	8004566 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004520:	d021      	beq.n	8004566 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004522:	f7fe fc69 	bl	8002df8 <HAL_GetTick>
 8004526:	4602      	mov	r2, r0
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	1ad3      	subs	r3, r2, r3
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d302      	bcc.n	8004538 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d116      	bne.n	8004566 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004552:	f043 0220 	orr.w	r2, r3, #32
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e023      	b.n	80045ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	0c1b      	lsrs	r3, r3, #16
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b01      	cmp	r3, #1
 800456e:	d10d      	bne.n	800458c <I2C_WaitOnFlagUntilTimeout+0x84>
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	43da      	mvns	r2, r3
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	4013      	ands	r3, r2
 800457c:	b29b      	uxth	r3, r3
 800457e:	2b00      	cmp	r3, #0
 8004580:	bf0c      	ite	eq
 8004582:	2301      	moveq	r3, #1
 8004584:	2300      	movne	r3, #0
 8004586:	b2db      	uxtb	r3, r3
 8004588:	461a      	mov	r2, r3
 800458a:	e00c      	b.n	80045a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	699b      	ldr	r3, [r3, #24]
 8004592:	43da      	mvns	r2, r3
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	4013      	ands	r3, r2
 8004598:	b29b      	uxth	r3, r3
 800459a:	2b00      	cmp	r3, #0
 800459c:	bf0c      	ite	eq
 800459e:	2301      	moveq	r3, #1
 80045a0:	2300      	movne	r3, #0
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	461a      	mov	r2, r3
 80045a6:	79fb      	ldrb	r3, [r7, #7]
 80045a8:	429a      	cmp	r2, r3
 80045aa:	d0b6      	beq.n	800451a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}

080045b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80045b6:	b580      	push	{r7, lr}
 80045b8:	b084      	sub	sp, #16
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	60f8      	str	r0, [r7, #12]
 80045be:	60b9      	str	r1, [r7, #8]
 80045c0:	607a      	str	r2, [r7, #4]
 80045c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80045c4:	e051      	b.n	800466a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045d4:	d123      	bne.n	800461e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	f043 0204 	orr.w	r2, r3, #4
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	e046      	b.n	80046ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004624:	d021      	beq.n	800466a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004626:	f7fe fbe7 	bl	8002df8 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	429a      	cmp	r2, r3
 8004634:	d302      	bcc.n	800463c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d116      	bne.n	800466a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2200      	movs	r2, #0
 8004640:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2220      	movs	r2, #32
 8004646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004656:	f043 0220 	orr.w	r2, r3, #32
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e020      	b.n	80046ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	0c1b      	lsrs	r3, r3, #16
 800466e:	b2db      	uxtb	r3, r3
 8004670:	2b01      	cmp	r3, #1
 8004672:	d10c      	bne.n	800468e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	43da      	mvns	r2, r3
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	4013      	ands	r3, r2
 8004680:	b29b      	uxth	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	bf14      	ite	ne
 8004686:	2301      	movne	r3, #1
 8004688:	2300      	moveq	r3, #0
 800468a:	b2db      	uxtb	r3, r3
 800468c:	e00b      	b.n	80046a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	43da      	mvns	r2, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	4013      	ands	r3, r2
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	bf14      	ite	ne
 80046a0:	2301      	movne	r3, #1
 80046a2:	2300      	moveq	r3, #0
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d18d      	bne.n	80045c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046c0:	e02d      	b.n	800471e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 f878 	bl	80047b8 <I2C_IsAcknowledgeFailed>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d001      	beq.n	80046d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e02d      	b.n	800472e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d8:	d021      	beq.n	800471e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046da:	f7fe fb8d 	bl	8002df8 <HAL_GetTick>
 80046de:	4602      	mov	r2, r0
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	1ad3      	subs	r3, r2, r3
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d302      	bcc.n	80046f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d116      	bne.n	800471e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2200      	movs	r2, #0
 80046f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2220      	movs	r2, #32
 80046fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470a:	f043 0220 	orr.w	r2, r3, #32
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e007      	b.n	800472e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004728:	2b80      	cmp	r3, #128	; 0x80
 800472a:	d1ca      	bne.n	80046c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b084      	sub	sp, #16
 800473a:	af00      	add	r7, sp, #0
 800473c:	60f8      	str	r0, [r7, #12]
 800473e:	60b9      	str	r1, [r7, #8]
 8004740:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004742:	e02d      	b.n	80047a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004744:	68f8      	ldr	r0, [r7, #12]
 8004746:	f000 f837 	bl	80047b8 <I2C_IsAcknowledgeFailed>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d001      	beq.n	8004754 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e02d      	b.n	80047b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800475a:	d021      	beq.n	80047a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800475c:	f7fe fb4c 	bl	8002df8 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	68ba      	ldr	r2, [r7, #8]
 8004768:	429a      	cmp	r2, r3
 800476a:	d302      	bcc.n	8004772 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d116      	bne.n	80047a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2220      	movs	r2, #32
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478c:	f043 0220 	orr.w	r2, r3, #32
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e007      	b.n	80047b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	695b      	ldr	r3, [r3, #20]
 80047a6:	f003 0304 	and.w	r3, r3, #4
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d1ca      	bne.n	8004744 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3710      	adds	r7, #16
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ce:	d11b      	bne.n	8004808 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80047d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f4:	f043 0204 	orr.w	r2, r3, #4
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e000      	b.n	800480a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	370c      	adds	r7, #12
 800480e:	46bd      	mov	sp, r7
 8004810:	bc80      	pop	{r7}
 8004812:	4770      	bx	lr

08004814 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e272      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 8087 	beq.w	8004942 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004834:	4b92      	ldr	r3, [pc, #584]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f003 030c 	and.w	r3, r3, #12
 800483c:	2b04      	cmp	r3, #4
 800483e:	d00c      	beq.n	800485a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004840:	4b8f      	ldr	r3, [pc, #572]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f003 030c 	and.w	r3, r3, #12
 8004848:	2b08      	cmp	r3, #8
 800484a:	d112      	bne.n	8004872 <HAL_RCC_OscConfig+0x5e>
 800484c:	4b8c      	ldr	r3, [pc, #560]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004854:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004858:	d10b      	bne.n	8004872 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800485a:	4b89      	ldr	r3, [pc, #548]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d06c      	beq.n	8004940 <HAL_RCC_OscConfig+0x12c>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d168      	bne.n	8004940 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e24c      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800487a:	d106      	bne.n	800488a <HAL_RCC_OscConfig+0x76>
 800487c:	4b80      	ldr	r3, [pc, #512]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a7f      	ldr	r2, [pc, #508]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004882:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004886:	6013      	str	r3, [r2, #0]
 8004888:	e02e      	b.n	80048e8 <HAL_RCC_OscConfig+0xd4>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10c      	bne.n	80048ac <HAL_RCC_OscConfig+0x98>
 8004892:	4b7b      	ldr	r3, [pc, #492]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a7a      	ldr	r2, [pc, #488]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004898:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800489c:	6013      	str	r3, [r2, #0]
 800489e:	4b78      	ldr	r3, [pc, #480]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a77      	ldr	r2, [pc, #476]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048a4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048a8:	6013      	str	r3, [r2, #0]
 80048aa:	e01d      	b.n	80048e8 <HAL_RCC_OscConfig+0xd4>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048b4:	d10c      	bne.n	80048d0 <HAL_RCC_OscConfig+0xbc>
 80048b6:	4b72      	ldr	r3, [pc, #456]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a71      	ldr	r2, [pc, #452]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048c0:	6013      	str	r3, [r2, #0]
 80048c2:	4b6f      	ldr	r3, [pc, #444]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a6e      	ldr	r2, [pc, #440]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048cc:	6013      	str	r3, [r2, #0]
 80048ce:	e00b      	b.n	80048e8 <HAL_RCC_OscConfig+0xd4>
 80048d0:	4b6b      	ldr	r3, [pc, #428]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a6a      	ldr	r2, [pc, #424]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048da:	6013      	str	r3, [r2, #0]
 80048dc:	4b68      	ldr	r3, [pc, #416]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a67      	ldr	r2, [pc, #412]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80048e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d013      	beq.n	8004918 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f0:	f7fe fa82 	bl	8002df8 <HAL_GetTick>
 80048f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048f6:	e008      	b.n	800490a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f8:	f7fe fa7e 	bl	8002df8 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	2b64      	cmp	r3, #100	; 0x64
 8004904:	d901      	bls.n	800490a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004906:	2303      	movs	r3, #3
 8004908:	e200      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800490a:	4b5d      	ldr	r3, [pc, #372]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004912:	2b00      	cmp	r3, #0
 8004914:	d0f0      	beq.n	80048f8 <HAL_RCC_OscConfig+0xe4>
 8004916:	e014      	b.n	8004942 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004918:	f7fe fa6e 	bl	8002df8 <HAL_GetTick>
 800491c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800491e:	e008      	b.n	8004932 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004920:	f7fe fa6a 	bl	8002df8 <HAL_GetTick>
 8004924:	4602      	mov	r2, r0
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	1ad3      	subs	r3, r2, r3
 800492a:	2b64      	cmp	r3, #100	; 0x64
 800492c:	d901      	bls.n	8004932 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e1ec      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004932:	4b53      	ldr	r3, [pc, #332]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1f0      	bne.n	8004920 <HAL_RCC_OscConfig+0x10c>
 800493e:	e000      	b.n	8004942 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004940:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d063      	beq.n	8004a16 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800494e:	4b4c      	ldr	r3, [pc, #304]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f003 030c 	and.w	r3, r3, #12
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00b      	beq.n	8004972 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800495a:	4b49      	ldr	r3, [pc, #292]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f003 030c 	and.w	r3, r3, #12
 8004962:	2b08      	cmp	r3, #8
 8004964:	d11c      	bne.n	80049a0 <HAL_RCC_OscConfig+0x18c>
 8004966:	4b46      	ldr	r3, [pc, #280]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d116      	bne.n	80049a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004972:	4b43      	ldr	r3, [pc, #268]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0302 	and.w	r3, r3, #2
 800497a:	2b00      	cmp	r3, #0
 800497c:	d005      	beq.n	800498a <HAL_RCC_OscConfig+0x176>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d001      	beq.n	800498a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e1c0      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800498a:	4b3d      	ldr	r3, [pc, #244]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	00db      	lsls	r3, r3, #3
 8004998:	4939      	ldr	r1, [pc, #228]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 800499a:	4313      	orrs	r3, r2
 800499c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499e:	e03a      	b.n	8004a16 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	691b      	ldr	r3, [r3, #16]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d020      	beq.n	80049ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049a8:	4b36      	ldr	r3, [pc, #216]	; (8004a84 <HAL_RCC_OscConfig+0x270>)
 80049aa:	2201      	movs	r2, #1
 80049ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ae:	f7fe fa23 	bl	8002df8 <HAL_GetTick>
 80049b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b4:	e008      	b.n	80049c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049b6:	f7fe fa1f 	bl	8002df8 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b02      	cmp	r3, #2
 80049c2:	d901      	bls.n	80049c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	e1a1      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c8:	4b2d      	ldr	r3, [pc, #180]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0f0      	beq.n	80049b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049d4:	4b2a      	ldr	r3, [pc, #168]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	4927      	ldr	r1, [pc, #156]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	600b      	str	r3, [r1, #0]
 80049e8:	e015      	b.n	8004a16 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049ea:	4b26      	ldr	r3, [pc, #152]	; (8004a84 <HAL_RCC_OscConfig+0x270>)
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049f0:	f7fe fa02 	bl	8002df8 <HAL_GetTick>
 80049f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049f8:	f7fe f9fe 	bl	8002df8 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e180      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a0a:	4b1d      	ldr	r3, [pc, #116]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0302 	and.w	r3, r3, #2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d1f0      	bne.n	80049f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0308 	and.w	r3, r3, #8
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d03a      	beq.n	8004a98 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	699b      	ldr	r3, [r3, #24]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d019      	beq.n	8004a5e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a2a:	4b17      	ldr	r3, [pc, #92]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a30:	f7fe f9e2 	bl	8002df8 <HAL_GetTick>
 8004a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a36:	e008      	b.n	8004a4a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a38:	f7fe f9de 	bl	8002df8 <HAL_GetTick>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	1ad3      	subs	r3, r2, r3
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d901      	bls.n	8004a4a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004a46:	2303      	movs	r3, #3
 8004a48:	e160      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a4a:	4b0d      	ldr	r3, [pc, #52]	; (8004a80 <HAL_RCC_OscConfig+0x26c>)
 8004a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d0f0      	beq.n	8004a38 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a56:	2001      	movs	r0, #1
 8004a58:	f000 fac4 	bl	8004fe4 <RCC_Delay>
 8004a5c:	e01c      	b.n	8004a98 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a5e:	4b0a      	ldr	r3, [pc, #40]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004a60:	2200      	movs	r2, #0
 8004a62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a64:	f7fe f9c8 	bl	8002df8 <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a6a:	e00f      	b.n	8004a8c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a6c:	f7fe f9c4 	bl	8002df8 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d908      	bls.n	8004a8c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e146      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
 8004a7e:	bf00      	nop
 8004a80:	40021000 	.word	0x40021000
 8004a84:	42420000 	.word	0x42420000
 8004a88:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a8c:	4b92      	ldr	r3, [pc, #584]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d1e9      	bne.n	8004a6c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f000 80a6 	beq.w	8004bf2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004aaa:	4b8b      	ldr	r3, [pc, #556]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d10d      	bne.n	8004ad2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ab6:	4b88      	ldr	r3, [pc, #544]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	4a87      	ldr	r2, [pc, #540]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ac0:	61d3      	str	r3, [r2, #28]
 8004ac2:	4b85      	ldr	r3, [pc, #532]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aca:	60bb      	str	r3, [r7, #8]
 8004acc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ad2:	4b82      	ldr	r3, [pc, #520]	; (8004cdc <HAL_RCC_OscConfig+0x4c8>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d118      	bne.n	8004b10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ade:	4b7f      	ldr	r3, [pc, #508]	; (8004cdc <HAL_RCC_OscConfig+0x4c8>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a7e      	ldr	r2, [pc, #504]	; (8004cdc <HAL_RCC_OscConfig+0x4c8>)
 8004ae4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ae8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004aea:	f7fe f985 	bl	8002df8 <HAL_GetTick>
 8004aee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004af0:	e008      	b.n	8004b04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004af2:	f7fe f981 	bl	8002df8 <HAL_GetTick>
 8004af6:	4602      	mov	r2, r0
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	1ad3      	subs	r3, r2, r3
 8004afc:	2b64      	cmp	r3, #100	; 0x64
 8004afe:	d901      	bls.n	8004b04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004b00:	2303      	movs	r3, #3
 8004b02:	e103      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b04:	4b75      	ldr	r3, [pc, #468]	; (8004cdc <HAL_RCC_OscConfig+0x4c8>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d0f0      	beq.n	8004af2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d106      	bne.n	8004b26 <HAL_RCC_OscConfig+0x312>
 8004b18:	4b6f      	ldr	r3, [pc, #444]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	4a6e      	ldr	r2, [pc, #440]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b1e:	f043 0301 	orr.w	r3, r3, #1
 8004b22:	6213      	str	r3, [r2, #32]
 8004b24:	e02d      	b.n	8004b82 <HAL_RCC_OscConfig+0x36e>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d10c      	bne.n	8004b48 <HAL_RCC_OscConfig+0x334>
 8004b2e:	4b6a      	ldr	r3, [pc, #424]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	4a69      	ldr	r2, [pc, #420]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b34:	f023 0301 	bic.w	r3, r3, #1
 8004b38:	6213      	str	r3, [r2, #32]
 8004b3a:	4b67      	ldr	r3, [pc, #412]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	4a66      	ldr	r2, [pc, #408]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b40:	f023 0304 	bic.w	r3, r3, #4
 8004b44:	6213      	str	r3, [r2, #32]
 8004b46:	e01c      	b.n	8004b82 <HAL_RCC_OscConfig+0x36e>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	2b05      	cmp	r3, #5
 8004b4e:	d10c      	bne.n	8004b6a <HAL_RCC_OscConfig+0x356>
 8004b50:	4b61      	ldr	r3, [pc, #388]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b52:	6a1b      	ldr	r3, [r3, #32]
 8004b54:	4a60      	ldr	r2, [pc, #384]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b56:	f043 0304 	orr.w	r3, r3, #4
 8004b5a:	6213      	str	r3, [r2, #32]
 8004b5c:	4b5e      	ldr	r3, [pc, #376]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	4a5d      	ldr	r2, [pc, #372]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b62:	f043 0301 	orr.w	r3, r3, #1
 8004b66:	6213      	str	r3, [r2, #32]
 8004b68:	e00b      	b.n	8004b82 <HAL_RCC_OscConfig+0x36e>
 8004b6a:	4b5b      	ldr	r3, [pc, #364]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b6c:	6a1b      	ldr	r3, [r3, #32]
 8004b6e:	4a5a      	ldr	r2, [pc, #360]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b70:	f023 0301 	bic.w	r3, r3, #1
 8004b74:	6213      	str	r3, [r2, #32]
 8004b76:	4b58      	ldr	r3, [pc, #352]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b78:	6a1b      	ldr	r3, [r3, #32]
 8004b7a:	4a57      	ldr	r2, [pc, #348]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004b7c:	f023 0304 	bic.w	r3, r3, #4
 8004b80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	68db      	ldr	r3, [r3, #12]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d015      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b8a:	f7fe f935 	bl	8002df8 <HAL_GetTick>
 8004b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b90:	e00a      	b.n	8004ba8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b92:	f7fe f931 	bl	8002df8 <HAL_GetTick>
 8004b96:	4602      	mov	r2, r0
 8004b98:	693b      	ldr	r3, [r7, #16]
 8004b9a:	1ad3      	subs	r3, r2, r3
 8004b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e0b1      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba8:	4b4b      	ldr	r3, [pc, #300]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0ee      	beq.n	8004b92 <HAL_RCC_OscConfig+0x37e>
 8004bb4:	e014      	b.n	8004be0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bb6:	f7fe f91f 	bl	8002df8 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bbc:	e00a      	b.n	8004bd4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bbe:	f7fe f91b 	bl	8002df8 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e09b      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bd4:	4b40      	ldr	r3, [pc, #256]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d1ee      	bne.n	8004bbe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004be0:	7dfb      	ldrb	r3, [r7, #23]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d105      	bne.n	8004bf2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004be6:	4b3c      	ldr	r3, [pc, #240]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	4a3b      	ldr	r2, [pc, #236]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004bec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bf0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	69db      	ldr	r3, [r3, #28]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	f000 8087 	beq.w	8004d0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bfc:	4b36      	ldr	r3, [pc, #216]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f003 030c 	and.w	r3, r3, #12
 8004c04:	2b08      	cmp	r3, #8
 8004c06:	d061      	beq.n	8004ccc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	69db      	ldr	r3, [r3, #28]
 8004c0c:	2b02      	cmp	r3, #2
 8004c0e:	d146      	bne.n	8004c9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c10:	4b33      	ldr	r3, [pc, #204]	; (8004ce0 <HAL_RCC_OscConfig+0x4cc>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c16:	f7fe f8ef 	bl	8002df8 <HAL_GetTick>
 8004c1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c1c:	e008      	b.n	8004c30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c1e:	f7fe f8eb 	bl	8002df8 <HAL_GetTick>
 8004c22:	4602      	mov	r2, r0
 8004c24:	693b      	ldr	r3, [r7, #16]
 8004c26:	1ad3      	subs	r3, r2, r3
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d901      	bls.n	8004c30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e06d      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c30:	4b29      	ldr	r3, [pc, #164]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1f0      	bne.n	8004c1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a1b      	ldr	r3, [r3, #32]
 8004c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c44:	d108      	bne.n	8004c58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c46:	4b24      	ldr	r3, [pc, #144]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	4921      	ldr	r1, [pc, #132]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c58:	4b1f      	ldr	r3, [pc, #124]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a19      	ldr	r1, [r3, #32]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c68:	430b      	orrs	r3, r1
 8004c6a:	491b      	ldr	r1, [pc, #108]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c70:	4b1b      	ldr	r3, [pc, #108]	; (8004ce0 <HAL_RCC_OscConfig+0x4cc>)
 8004c72:	2201      	movs	r2, #1
 8004c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c76:	f7fe f8bf 	bl	8002df8 <HAL_GetTick>
 8004c7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c7c:	e008      	b.n	8004c90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c7e:	f7fe f8bb 	bl	8002df8 <HAL_GetTick>
 8004c82:	4602      	mov	r2, r0
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	1ad3      	subs	r3, r2, r3
 8004c88:	2b02      	cmp	r3, #2
 8004c8a:	d901      	bls.n	8004c90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004c8c:	2303      	movs	r3, #3
 8004c8e:	e03d      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c90:	4b11      	ldr	r3, [pc, #68]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d0f0      	beq.n	8004c7e <HAL_RCC_OscConfig+0x46a>
 8004c9c:	e035      	b.n	8004d0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c9e:	4b10      	ldr	r3, [pc, #64]	; (8004ce0 <HAL_RCC_OscConfig+0x4cc>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca4:	f7fe f8a8 	bl	8002df8 <HAL_GetTick>
 8004ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004caa:	e008      	b.n	8004cbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cac:	f7fe f8a4 	bl	8002df8 <HAL_GetTick>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	1ad3      	subs	r3, r2, r3
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d901      	bls.n	8004cbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004cba:	2303      	movs	r3, #3
 8004cbc:	e026      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cbe:	4b06      	ldr	r3, [pc, #24]	; (8004cd8 <HAL_RCC_OscConfig+0x4c4>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1f0      	bne.n	8004cac <HAL_RCC_OscConfig+0x498>
 8004cca:	e01e      	b.n	8004d0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	69db      	ldr	r3, [r3, #28]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d107      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	e019      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
 8004cd8:	40021000 	.word	0x40021000
 8004cdc:	40007000 	.word	0x40007000
 8004ce0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004ce4:	4b0b      	ldr	r3, [pc, #44]	; (8004d14 <HAL_RCC_OscConfig+0x500>)
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6a1b      	ldr	r3, [r3, #32]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d106      	bne.n	8004d06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d02:	429a      	cmp	r2, r3
 8004d04:	d001      	beq.n	8004d0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e000      	b.n	8004d0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004d0a:	2300      	movs	r3, #0
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3718      	adds	r7, #24
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}
 8004d14:	40021000 	.word	0x40021000

08004d18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e0d0      	b.n	8004ece <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d2c:	4b6a      	ldr	r3, [pc, #424]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0307 	and.w	r3, r3, #7
 8004d34:	683a      	ldr	r2, [r7, #0]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d910      	bls.n	8004d5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d3a:	4b67      	ldr	r3, [pc, #412]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f023 0207 	bic.w	r2, r3, #7
 8004d42:	4965      	ldr	r1, [pc, #404]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d4a:	4b63      	ldr	r3, [pc, #396]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f003 0307 	and.w	r3, r3, #7
 8004d52:	683a      	ldr	r2, [r7, #0]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d001      	beq.n	8004d5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e0b8      	b.n	8004ece <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d020      	beq.n	8004daa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d005      	beq.n	8004d80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d74:	4b59      	ldr	r3, [pc, #356]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	4a58      	ldr	r2, [pc, #352]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004d7a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0308 	and.w	r3, r3, #8
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d005      	beq.n	8004d98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004d8c:	4b53      	ldr	r3, [pc, #332]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	4a52      	ldr	r2, [pc, #328]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004d92:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004d96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d98:	4b50      	ldr	r3, [pc, #320]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	494d      	ldr	r1, [pc, #308]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0301 	and.w	r3, r3, #1
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d040      	beq.n	8004e38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	2b01      	cmp	r3, #1
 8004dbc:	d107      	bne.n	8004dce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dbe:	4b47      	ldr	r3, [pc, #284]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d115      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e07f      	b.n	8004ece <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	2b02      	cmp	r3, #2
 8004dd4:	d107      	bne.n	8004de6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dd6:	4b41      	ldr	r3, [pc, #260]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d109      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004de2:	2301      	movs	r3, #1
 8004de4:	e073      	b.n	8004ece <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004de6:	4b3d      	ldr	r3, [pc, #244]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0302 	and.w	r3, r3, #2
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d101      	bne.n	8004df6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
 8004df4:	e06b      	b.n	8004ece <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004df6:	4b39      	ldr	r3, [pc, #228]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f023 0203 	bic.w	r2, r3, #3
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	4936      	ldr	r1, [pc, #216]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004e04:	4313      	orrs	r3, r2
 8004e06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e08:	f7fd fff6 	bl	8002df8 <HAL_GetTick>
 8004e0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e0e:	e00a      	b.n	8004e26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e10:	f7fd fff2 	bl	8002df8 <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e053      	b.n	8004ece <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e26:	4b2d      	ldr	r3, [pc, #180]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f003 020c 	and.w	r2, r3, #12
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d1eb      	bne.n	8004e10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e38:	4b27      	ldr	r3, [pc, #156]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f003 0307 	and.w	r3, r3, #7
 8004e40:	683a      	ldr	r2, [r7, #0]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d210      	bcs.n	8004e68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e46:	4b24      	ldr	r3, [pc, #144]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f023 0207 	bic.w	r2, r3, #7
 8004e4e:	4922      	ldr	r1, [pc, #136]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e56:	4b20      	ldr	r3, [pc, #128]	; (8004ed8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f003 0307 	and.w	r3, r3, #7
 8004e5e:	683a      	ldr	r2, [r7, #0]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d001      	beq.n	8004e68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	e032      	b.n	8004ece <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0304 	and.w	r3, r3, #4
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d008      	beq.n	8004e86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e74:	4b19      	ldr	r3, [pc, #100]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	4916      	ldr	r1, [pc, #88]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004e82:	4313      	orrs	r3, r2
 8004e84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004e92:	4b12      	ldr	r3, [pc, #72]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	00db      	lsls	r3, r3, #3
 8004ea0:	490e      	ldr	r1, [pc, #56]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ea6:	f000 f821 	bl	8004eec <HAL_RCC_GetSysClockFreq>
 8004eaa:	4602      	mov	r2, r0
 8004eac:	4b0b      	ldr	r3, [pc, #44]	; (8004edc <HAL_RCC_ClockConfig+0x1c4>)
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	091b      	lsrs	r3, r3, #4
 8004eb2:	f003 030f 	and.w	r3, r3, #15
 8004eb6:	490a      	ldr	r1, [pc, #40]	; (8004ee0 <HAL_RCC_ClockConfig+0x1c8>)
 8004eb8:	5ccb      	ldrb	r3, [r1, r3]
 8004eba:	fa22 f303 	lsr.w	r3, r2, r3
 8004ebe:	4a09      	ldr	r2, [pc, #36]	; (8004ee4 <HAL_RCC_ClockConfig+0x1cc>)
 8004ec0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004ec2:	4b09      	ldr	r3, [pc, #36]	; (8004ee8 <HAL_RCC_ClockConfig+0x1d0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7fd ff54 	bl	8002d74 <HAL_InitTick>

  return HAL_OK;
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40022000 	.word	0x40022000
 8004edc:	40021000 	.word	0x40021000
 8004ee0:	0800a858 	.word	0x0800a858
 8004ee4:	20000004 	.word	0x20000004
 8004ee8:	20000008 	.word	0x20000008

08004eec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004eec:	b490      	push	{r4, r7}
 8004eee:	b08a      	sub	sp, #40	; 0x28
 8004ef0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004ef2:	4b29      	ldr	r3, [pc, #164]	; (8004f98 <HAL_RCC_GetSysClockFreq+0xac>)
 8004ef4:	1d3c      	adds	r4, r7, #4
 8004ef6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004ef8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004efc:	f240 2301 	movw	r3, #513	; 0x201
 8004f00:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f02:	2300      	movs	r3, #0
 8004f04:	61fb      	str	r3, [r7, #28]
 8004f06:	2300      	movs	r3, #0
 8004f08:	61bb      	str	r3, [r7, #24]
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004f12:	2300      	movs	r3, #0
 8004f14:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f16:	4b21      	ldr	r3, [pc, #132]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	f003 030c 	and.w	r3, r3, #12
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	d002      	beq.n	8004f2c <HAL_RCC_GetSysClockFreq+0x40>
 8004f26:	2b08      	cmp	r3, #8
 8004f28:	d003      	beq.n	8004f32 <HAL_RCC_GetSysClockFreq+0x46>
 8004f2a:	e02b      	b.n	8004f84 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f2c:	4b1c      	ldr	r3, [pc, #112]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f2e:	623b      	str	r3, [r7, #32]
      break;
 8004f30:	e02b      	b.n	8004f8a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	0c9b      	lsrs	r3, r3, #18
 8004f36:	f003 030f 	and.w	r3, r3, #15
 8004f3a:	3328      	adds	r3, #40	; 0x28
 8004f3c:	443b      	add	r3, r7
 8004f3e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004f42:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d012      	beq.n	8004f74 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f4e:	4b13      	ldr	r3, [pc, #76]	; (8004f9c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004f50:	685b      	ldr	r3, [r3, #4]
 8004f52:	0c5b      	lsrs	r3, r3, #17
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	3328      	adds	r3, #40	; 0x28
 8004f5a:	443b      	add	r3, r7
 8004f5c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004f60:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	4a0e      	ldr	r2, [pc, #56]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f66:	fb03 f202 	mul.w	r2, r3, r2
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24
 8004f72:	e004      	b.n	8004f7e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	4a0b      	ldr	r2, [pc, #44]	; (8004fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004f78:	fb02 f303 	mul.w	r3, r2, r3
 8004f7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f80:	623b      	str	r3, [r7, #32]
      break;
 8004f82:	e002      	b.n	8004f8a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f84:	4b06      	ldr	r3, [pc, #24]	; (8004fa0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004f86:	623b      	str	r3, [r7, #32]
      break;
 8004f88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f8a:	6a3b      	ldr	r3, [r7, #32]
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3728      	adds	r7, #40	; 0x28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bc90      	pop	{r4, r7}
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	0800a848 	.word	0x0800a848
 8004f9c:	40021000 	.word	0x40021000
 8004fa0:	007a1200 	.word	0x007a1200
 8004fa4:	003d0900 	.word	0x003d0900

08004fa8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fac:	4b02      	ldr	r3, [pc, #8]	; (8004fb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8004fae:	681b      	ldr	r3, [r3, #0]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bc80      	pop	{r7}
 8004fb6:	4770      	bx	lr
 8004fb8:	20000004 	.word	0x20000004

08004fbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fc0:	f7ff fff2 	bl	8004fa8 <HAL_RCC_GetHCLKFreq>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	4b05      	ldr	r3, [pc, #20]	; (8004fdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fc8:	685b      	ldr	r3, [r3, #4]
 8004fca:	0a1b      	lsrs	r3, r3, #8
 8004fcc:	f003 0307 	and.w	r3, r3, #7
 8004fd0:	4903      	ldr	r1, [pc, #12]	; (8004fe0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fd2:	5ccb      	ldrb	r3, [r1, r3]
 8004fd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40021000 	.word	0x40021000
 8004fe0:	0800a868 	.word	0x0800a868

08004fe4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004fec:	4b0a      	ldr	r3, [pc, #40]	; (8005018 <RCC_Delay+0x34>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a0a      	ldr	r2, [pc, #40]	; (800501c <RCC_Delay+0x38>)
 8004ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff6:	0a5b      	lsrs	r3, r3, #9
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	fb02 f303 	mul.w	r3, r2, r3
 8004ffe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005000:	bf00      	nop
  }
  while (Delay --);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	1e5a      	subs	r2, r3, #1
 8005006:	60fa      	str	r2, [r7, #12]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1f9      	bne.n	8005000 <RCC_Delay+0x1c>
}
 800500c:	bf00      	nop
 800500e:	bf00      	nop
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	bc80      	pop	{r7}
 8005016:	4770      	bx	lr
 8005018:	20000004 	.word	0x20000004
 800501c:	10624dd3 	.word	0x10624dd3

08005020 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005028:	2300      	movs	r3, #0
 800502a:	613b      	str	r3, [r7, #16]
 800502c:	2300      	movs	r3, #0
 800502e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0301 	and.w	r3, r3, #1
 8005038:	2b00      	cmp	r3, #0
 800503a:	d07d      	beq.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800503c:	2300      	movs	r3, #0
 800503e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005040:	4b4f      	ldr	r3, [pc, #316]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005042:	69db      	ldr	r3, [r3, #28]
 8005044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005048:	2b00      	cmp	r3, #0
 800504a:	d10d      	bne.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800504c:	4b4c      	ldr	r3, [pc, #304]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800504e:	69db      	ldr	r3, [r3, #28]
 8005050:	4a4b      	ldr	r2, [pc, #300]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005052:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005056:	61d3      	str	r3, [r2, #28]
 8005058:	4b49      	ldr	r3, [pc, #292]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800505a:	69db      	ldr	r3, [r3, #28]
 800505c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005060:	60bb      	str	r3, [r7, #8]
 8005062:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005064:	2301      	movs	r3, #1
 8005066:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005068:	4b46      	ldr	r3, [pc, #280]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005070:	2b00      	cmp	r3, #0
 8005072:	d118      	bne.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005074:	4b43      	ldr	r3, [pc, #268]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a42      	ldr	r2, [pc, #264]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800507a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800507e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005080:	f7fd feba 	bl	8002df8 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005086:	e008      	b.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005088:	f7fd feb6 	bl	8002df8 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b64      	cmp	r3, #100	; 0x64
 8005094:	d901      	bls.n	800509a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e06d      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800509a:	4b3a      	ldr	r3, [pc, #232]	; (8005184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d0f0      	beq.n	8005088 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80050a6:	4b36      	ldr	r3, [pc, #216]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d02e      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d027      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80050c4:	4b2e      	ldr	r3, [pc, #184]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050c6:	6a1b      	ldr	r3, [r3, #32]
 80050c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80050ce:	4b2e      	ldr	r3, [pc, #184]	; (8005188 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050d0:	2201      	movs	r2, #1
 80050d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80050d4:	4b2c      	ldr	r3, [pc, #176]	; (8005188 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80050d6:	2200      	movs	r2, #0
 80050d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80050da:	4a29      	ldr	r2, [pc, #164]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f003 0301 	and.w	r3, r3, #1
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d014      	beq.n	8005114 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050ea:	f7fd fe85 	bl	8002df8 <HAL_GetTick>
 80050ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050f0:	e00a      	b.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f2:	f7fd fe81 	bl	8002df8 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005100:	4293      	cmp	r3, r2
 8005102:	d901      	bls.n	8005108 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e036      	b.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005108:	4b1d      	ldr	r3, [pc, #116]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800510a:	6a1b      	ldr	r3, [r3, #32]
 800510c:	f003 0302 	and.w	r3, r3, #2
 8005110:	2b00      	cmp	r3, #0
 8005112:	d0ee      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005114:	4b1a      	ldr	r3, [pc, #104]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005116:	6a1b      	ldr	r3, [r3, #32]
 8005118:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	4917      	ldr	r1, [pc, #92]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005122:	4313      	orrs	r3, r2
 8005124:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005126:	7dfb      	ldrb	r3, [r7, #23]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d105      	bne.n	8005138 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800512c:	4b14      	ldr	r3, [pc, #80]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800512e:	69db      	ldr	r3, [r3, #28]
 8005130:	4a13      	ldr	r2, [pc, #76]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005132:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005136:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0302 	and.w	r3, r3, #2
 8005140:	2b00      	cmp	r3, #0
 8005142:	d008      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005144:	4b0e      	ldr	r3, [pc, #56]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	490b      	ldr	r1, [pc, #44]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005152:	4313      	orrs	r3, r2
 8005154:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0310 	and.w	r3, r3, #16
 800515e:	2b00      	cmp	r3, #0
 8005160:	d008      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005162:	4b07      	ldr	r3, [pc, #28]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	4904      	ldr	r1, [pc, #16]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005170:	4313      	orrs	r3, r2
 8005172:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005174:	2300      	movs	r3, #0
}
 8005176:	4618      	mov	r0, r3
 8005178:	3718      	adds	r7, #24
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	40021000 	.word	0x40021000
 8005184:	40007000 	.word	0x40007000
 8005188:	42420440 	.word	0x42420440

0800518c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b082      	sub	sp, #8
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e041      	b.n	8005222 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d106      	bne.n	80051b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f7fd fd42 	bl	8002c3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	3304      	adds	r3, #4
 80051c8:	4619      	mov	r1, r3
 80051ca:	4610      	mov	r0, r2
 80051cc:	f000 faaa 	bl	8005724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005220:	2300      	movs	r3, #0
}
 8005222:	4618      	mov	r0, r3
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b082      	sub	sp, #8
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d101      	bne.n	800523c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e041      	b.n	80052c0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005242:	b2db      	uxtb	r3, r3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d106      	bne.n	8005256 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2200      	movs	r2, #0
 800524c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f000 f839 	bl	80052c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2202      	movs	r2, #2
 800525a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	3304      	adds	r3, #4
 8005266:	4619      	mov	r1, r3
 8005268:	4610      	mov	r0, r2
 800526a:	f000 fa5b 	bl	8005724 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3708      	adds	r7, #8
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bc80      	pop	{r7}
 80052d8:	4770      	bx	lr
	...

080052dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d109      	bne.n	8005300 <HAL_TIM_PWM_Start+0x24>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	bf14      	ite	ne
 80052f8:	2301      	movne	r3, #1
 80052fa:	2300      	moveq	r3, #0
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	e022      	b.n	8005346 <HAL_TIM_PWM_Start+0x6a>
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	2b04      	cmp	r3, #4
 8005304:	d109      	bne.n	800531a <HAL_TIM_PWM_Start+0x3e>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800530c:	b2db      	uxtb	r3, r3
 800530e:	2b01      	cmp	r3, #1
 8005310:	bf14      	ite	ne
 8005312:	2301      	movne	r3, #1
 8005314:	2300      	moveq	r3, #0
 8005316:	b2db      	uxtb	r3, r3
 8005318:	e015      	b.n	8005346 <HAL_TIM_PWM_Start+0x6a>
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	2b08      	cmp	r3, #8
 800531e:	d109      	bne.n	8005334 <HAL_TIM_PWM_Start+0x58>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	bf14      	ite	ne
 800532c:	2301      	movne	r3, #1
 800532e:	2300      	moveq	r3, #0
 8005330:	b2db      	uxtb	r3, r3
 8005332:	e008      	b.n	8005346 <HAL_TIM_PWM_Start+0x6a>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800533a:	b2db      	uxtb	r3, r3
 800533c:	2b01      	cmp	r3, #1
 800533e:	bf14      	ite	ne
 8005340:	2301      	movne	r3, #1
 8005342:	2300      	moveq	r3, #0
 8005344:	b2db      	uxtb	r3, r3
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	e05e      	b.n	800540c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d104      	bne.n	800535e <HAL_TIM_PWM_Start+0x82>
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2202      	movs	r2, #2
 8005358:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800535c:	e013      	b.n	8005386 <HAL_TIM_PWM_Start+0xaa>
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	2b04      	cmp	r3, #4
 8005362:	d104      	bne.n	800536e <HAL_TIM_PWM_Start+0x92>
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2202      	movs	r2, #2
 8005368:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800536c:	e00b      	b.n	8005386 <HAL_TIM_PWM_Start+0xaa>
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b08      	cmp	r3, #8
 8005372:	d104      	bne.n	800537e <HAL_TIM_PWM_Start+0xa2>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2202      	movs	r2, #2
 8005378:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800537c:	e003      	b.n	8005386 <HAL_TIM_PWM_Start+0xaa>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2202      	movs	r2, #2
 8005382:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	2201      	movs	r2, #1
 800538c:	6839      	ldr	r1, [r7, #0]
 800538e:	4618      	mov	r0, r3
 8005390:	f000 fc48 	bl	8005c24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a1e      	ldr	r2, [pc, #120]	; (8005414 <HAL_TIM_PWM_Start+0x138>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d107      	bne.n	80053ae <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80053ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a18      	ldr	r2, [pc, #96]	; (8005414 <HAL_TIM_PWM_Start+0x138>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d00e      	beq.n	80053d6 <HAL_TIM_PWM_Start+0xfa>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053c0:	d009      	beq.n	80053d6 <HAL_TIM_PWM_Start+0xfa>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a14      	ldr	r2, [pc, #80]	; (8005418 <HAL_TIM_PWM_Start+0x13c>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d004      	beq.n	80053d6 <HAL_TIM_PWM_Start+0xfa>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a12      	ldr	r2, [pc, #72]	; (800541c <HAL_TIM_PWM_Start+0x140>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d111      	bne.n	80053fa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689b      	ldr	r3, [r3, #8]
 80053dc:	f003 0307 	and.w	r3, r3, #7
 80053e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2b06      	cmp	r3, #6
 80053e6:	d010      	beq.n	800540a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0201 	orr.w	r2, r2, #1
 80053f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053f8:	e007      	b.n	800540a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f042 0201 	orr.w	r2, r2, #1
 8005408:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40012c00 	.word	0x40012c00
 8005418:	40000400 	.word	0x40000400
 800541c:	40000800 	.word	0x40000800

08005420 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005432:	2b01      	cmp	r3, #1
 8005434:	d101      	bne.n	800543a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005436:	2302      	movs	r3, #2
 8005438:	e0ac      	b.n	8005594 <HAL_TIM_PWM_ConfigChannel+0x174>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2201      	movs	r2, #1
 800543e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2b0c      	cmp	r3, #12
 8005446:	f200 809f 	bhi.w	8005588 <HAL_TIM_PWM_ConfigChannel+0x168>
 800544a:	a201      	add	r2, pc, #4	; (adr r2, 8005450 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800544c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005450:	08005485 	.word	0x08005485
 8005454:	08005589 	.word	0x08005589
 8005458:	08005589 	.word	0x08005589
 800545c:	08005589 	.word	0x08005589
 8005460:	080054c5 	.word	0x080054c5
 8005464:	08005589 	.word	0x08005589
 8005468:	08005589 	.word	0x08005589
 800546c:	08005589 	.word	0x08005589
 8005470:	08005507 	.word	0x08005507
 8005474:	08005589 	.word	0x08005589
 8005478:	08005589 	.word	0x08005589
 800547c:	08005589 	.word	0x08005589
 8005480:	08005547 	.word	0x08005547
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	68b9      	ldr	r1, [r7, #8]
 800548a:	4618      	mov	r0, r3
 800548c:	f000 f9ac 	bl	80057e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	699a      	ldr	r2, [r3, #24]
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f042 0208 	orr.w	r2, r2, #8
 800549e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	699a      	ldr	r2, [r3, #24]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f022 0204 	bic.w	r2, r2, #4
 80054ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6999      	ldr	r1, [r3, #24]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	691a      	ldr	r2, [r3, #16]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	430a      	orrs	r2, r1
 80054c0:	619a      	str	r2, [r3, #24]
      break;
 80054c2:	e062      	b.n	800558a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	68b9      	ldr	r1, [r7, #8]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 f9f2 	bl	80058b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	699a      	ldr	r2, [r3, #24]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	699a      	ldr	r2, [r3, #24]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6999      	ldr	r1, [r3, #24]
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	691b      	ldr	r3, [r3, #16]
 80054fa:	021a      	lsls	r2, r3, #8
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	430a      	orrs	r2, r1
 8005502:	619a      	str	r2, [r3, #24]
      break;
 8005504:	e041      	b.n	800558a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68b9      	ldr	r1, [r7, #8]
 800550c:	4618      	mov	r0, r3
 800550e:	f000 fa3b 	bl	8005988 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	69da      	ldr	r2, [r3, #28]
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f042 0208 	orr.w	r2, r2, #8
 8005520:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	69da      	ldr	r2, [r3, #28]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 0204 	bic.w	r2, r2, #4
 8005530:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	69d9      	ldr	r1, [r3, #28]
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	691a      	ldr	r2, [r3, #16]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	61da      	str	r2, [r3, #28]
      break;
 8005544:	e021      	b.n	800558a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68b9      	ldr	r1, [r7, #8]
 800554c:	4618      	mov	r0, r3
 800554e:	f000 fa85 	bl	8005a5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	69da      	ldr	r2, [r3, #28]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	69da      	ldr	r2, [r3, #28]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	69d9      	ldr	r1, [r3, #28]
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	021a      	lsls	r2, r3, #8
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	61da      	str	r2, [r3, #28]
      break;
 8005586:	e000      	b.n	800558a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005588:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d101      	bne.n	80055b4 <HAL_TIM_ConfigClockSource+0x18>
 80055b0:	2302      	movs	r3, #2
 80055b2:	e0b3      	b.n	800571c <HAL_TIM_ConfigClockSource+0x180>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2202      	movs	r2, #2
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80055d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055ec:	d03e      	beq.n	800566c <HAL_TIM_ConfigClockSource+0xd0>
 80055ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055f2:	f200 8087 	bhi.w	8005704 <HAL_TIM_ConfigClockSource+0x168>
 80055f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055fa:	f000 8085 	beq.w	8005708 <HAL_TIM_ConfigClockSource+0x16c>
 80055fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005602:	d87f      	bhi.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
 8005604:	2b70      	cmp	r3, #112	; 0x70
 8005606:	d01a      	beq.n	800563e <HAL_TIM_ConfigClockSource+0xa2>
 8005608:	2b70      	cmp	r3, #112	; 0x70
 800560a:	d87b      	bhi.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
 800560c:	2b60      	cmp	r3, #96	; 0x60
 800560e:	d050      	beq.n	80056b2 <HAL_TIM_ConfigClockSource+0x116>
 8005610:	2b60      	cmp	r3, #96	; 0x60
 8005612:	d877      	bhi.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
 8005614:	2b50      	cmp	r3, #80	; 0x50
 8005616:	d03c      	beq.n	8005692 <HAL_TIM_ConfigClockSource+0xf6>
 8005618:	2b50      	cmp	r3, #80	; 0x50
 800561a:	d873      	bhi.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
 800561c:	2b40      	cmp	r3, #64	; 0x40
 800561e:	d058      	beq.n	80056d2 <HAL_TIM_ConfigClockSource+0x136>
 8005620:	2b40      	cmp	r3, #64	; 0x40
 8005622:	d86f      	bhi.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
 8005624:	2b30      	cmp	r3, #48	; 0x30
 8005626:	d064      	beq.n	80056f2 <HAL_TIM_ConfigClockSource+0x156>
 8005628:	2b30      	cmp	r3, #48	; 0x30
 800562a:	d86b      	bhi.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
 800562c:	2b20      	cmp	r3, #32
 800562e:	d060      	beq.n	80056f2 <HAL_TIM_ConfigClockSource+0x156>
 8005630:	2b20      	cmp	r3, #32
 8005632:	d867      	bhi.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
 8005634:	2b00      	cmp	r3, #0
 8005636:	d05c      	beq.n	80056f2 <HAL_TIM_ConfigClockSource+0x156>
 8005638:	2b10      	cmp	r3, #16
 800563a:	d05a      	beq.n	80056f2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800563c:	e062      	b.n	8005704 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6818      	ldr	r0, [r3, #0]
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	6899      	ldr	r1, [r3, #8]
 8005646:	683b      	ldr	r3, [r7, #0]
 8005648:	685a      	ldr	r2, [r3, #4]
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	68db      	ldr	r3, [r3, #12]
 800564e:	f000 faca 	bl	8005be6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005660:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	609a      	str	r2, [r3, #8]
      break;
 800566a:	e04e      	b.n	800570a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6818      	ldr	r0, [r3, #0]
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	6899      	ldr	r1, [r3, #8]
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	685a      	ldr	r2, [r3, #4]
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f000 fab3 	bl	8005be6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689a      	ldr	r2, [r3, #8]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800568e:	609a      	str	r2, [r3, #8]
      break;
 8005690:	e03b      	b.n	800570a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6818      	ldr	r0, [r3, #0]
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	6859      	ldr	r1, [r3, #4]
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	68db      	ldr	r3, [r3, #12]
 800569e:	461a      	mov	r2, r3
 80056a0:	f000 fa2a 	bl	8005af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2150      	movs	r1, #80	; 0x50
 80056aa:	4618      	mov	r0, r3
 80056ac:	f000 fa81 	bl	8005bb2 <TIM_ITRx_SetConfig>
      break;
 80056b0:	e02b      	b.n	800570a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6818      	ldr	r0, [r3, #0]
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	6859      	ldr	r1, [r3, #4]
 80056ba:	683b      	ldr	r3, [r7, #0]
 80056bc:	68db      	ldr	r3, [r3, #12]
 80056be:	461a      	mov	r2, r3
 80056c0:	f000 fa48 	bl	8005b54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2160      	movs	r1, #96	; 0x60
 80056ca:	4618      	mov	r0, r3
 80056cc:	f000 fa71 	bl	8005bb2 <TIM_ITRx_SetConfig>
      break;
 80056d0:	e01b      	b.n	800570a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6818      	ldr	r0, [r3, #0]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	6859      	ldr	r1, [r3, #4]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	68db      	ldr	r3, [r3, #12]
 80056de:	461a      	mov	r2, r3
 80056e0:	f000 fa0a 	bl	8005af8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2140      	movs	r1, #64	; 0x40
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fa61 	bl	8005bb2 <TIM_ITRx_SetConfig>
      break;
 80056f0:	e00b      	b.n	800570a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681a      	ldr	r2, [r3, #0]
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4619      	mov	r1, r3
 80056fc:	4610      	mov	r0, r2
 80056fe:	f000 fa58 	bl	8005bb2 <TIM_ITRx_SetConfig>
        break;
 8005702:	e002      	b.n	800570a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005704:	bf00      	nop
 8005706:	e000      	b.n	800570a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005708:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2201      	movs	r2, #1
 800570e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005724:	b480      	push	{r7}
 8005726:	b085      	sub	sp, #20
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a29      	ldr	r2, [pc, #164]	; (80057dc <TIM_Base_SetConfig+0xb8>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d00b      	beq.n	8005754 <TIM_Base_SetConfig+0x30>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005742:	d007      	beq.n	8005754 <TIM_Base_SetConfig+0x30>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a26      	ldr	r2, [pc, #152]	; (80057e0 <TIM_Base_SetConfig+0xbc>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d003      	beq.n	8005754 <TIM_Base_SetConfig+0x30>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a25      	ldr	r2, [pc, #148]	; (80057e4 <TIM_Base_SetConfig+0xc0>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d108      	bne.n	8005766 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800575a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	68fa      	ldr	r2, [r7, #12]
 8005762:	4313      	orrs	r3, r2
 8005764:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	4a1c      	ldr	r2, [pc, #112]	; (80057dc <TIM_Base_SetConfig+0xb8>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d00b      	beq.n	8005786 <TIM_Base_SetConfig+0x62>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005774:	d007      	beq.n	8005786 <TIM_Base_SetConfig+0x62>
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	4a19      	ldr	r2, [pc, #100]	; (80057e0 <TIM_Base_SetConfig+0xbc>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d003      	beq.n	8005786 <TIM_Base_SetConfig+0x62>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a18      	ldr	r2, [pc, #96]	; (80057e4 <TIM_Base_SetConfig+0xc0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d108      	bne.n	8005798 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800578c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	4313      	orrs	r3, r2
 8005796:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	689a      	ldr	r2, [r3, #8]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a07      	ldr	r2, [pc, #28]	; (80057dc <TIM_Base_SetConfig+0xb8>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d103      	bne.n	80057cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	691a      	ldr	r2, [r3, #16]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	615a      	str	r2, [r3, #20]
}
 80057d2:	bf00      	nop
 80057d4:	3714      	adds	r7, #20
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bc80      	pop	{r7}
 80057da:	4770      	bx	lr
 80057dc:	40012c00 	.word	0x40012c00
 80057e0:	40000400 	.word	0x40000400
 80057e4:	40000800 	.word	0x40000800

080057e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b087      	sub	sp, #28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6a1b      	ldr	r3, [r3, #32]
 80057f6:	f023 0201 	bic.w	r2, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6a1b      	ldr	r3, [r3, #32]
 8005802:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	699b      	ldr	r3, [r3, #24]
 800580e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005816:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0303 	bic.w	r3, r3, #3
 800581e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	f023 0302 	bic.w	r3, r3, #2
 8005830:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	697a      	ldr	r2, [r7, #20]
 8005838:	4313      	orrs	r3, r2
 800583a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a1c      	ldr	r2, [pc, #112]	; (80058b0 <TIM_OC1_SetConfig+0xc8>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d10c      	bne.n	800585e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f023 0308 	bic.w	r3, r3, #8
 800584a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	4313      	orrs	r3, r2
 8005854:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005856:	697b      	ldr	r3, [r7, #20]
 8005858:	f023 0304 	bic.w	r3, r3, #4
 800585c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a13      	ldr	r2, [pc, #76]	; (80058b0 <TIM_OC1_SetConfig+0xc8>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d111      	bne.n	800588a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800586c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4313      	orrs	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	693a      	ldr	r2, [r7, #16]
 8005886:	4313      	orrs	r3, r2
 8005888:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	621a      	str	r2, [r3, #32]
}
 80058a4:	bf00      	nop
 80058a6:	371c      	adds	r7, #28
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bc80      	pop	{r7}
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40012c00 	.word	0x40012c00

080058b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b087      	sub	sp, #28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	f023 0210 	bic.w	r2, r3, #16
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	699b      	ldr	r3, [r3, #24]
 80058da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	021b      	lsls	r3, r3, #8
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f023 0320 	bic.w	r3, r3, #32
 80058fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	011b      	lsls	r3, r3, #4
 8005906:	697a      	ldr	r2, [r7, #20]
 8005908:	4313      	orrs	r3, r2
 800590a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a1d      	ldr	r2, [pc, #116]	; (8005984 <TIM_OC2_SetConfig+0xd0>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d10d      	bne.n	8005930 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800591a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	4313      	orrs	r3, r2
 8005926:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800592e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a14      	ldr	r2, [pc, #80]	; (8005984 <TIM_OC2_SetConfig+0xd0>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d113      	bne.n	8005960 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800593e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005946:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	695b      	ldr	r3, [r3, #20]
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	699b      	ldr	r3, [r3, #24]
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	693a      	ldr	r2, [r7, #16]
 800595c:	4313      	orrs	r3, r2
 800595e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	693a      	ldr	r2, [r7, #16]
 8005964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	68fa      	ldr	r2, [r7, #12]
 800596a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	685a      	ldr	r2, [r3, #4]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	621a      	str	r2, [r3, #32]
}
 800597a:	bf00      	nop
 800597c:	371c      	adds	r7, #28
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr
 8005984:	40012c00 	.word	0x40012c00

08005988 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f023 0303 	bic.w	r3, r3, #3
 80059be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	689b      	ldr	r3, [r3, #8]
 80059d6:	021b      	lsls	r3, r3, #8
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	4313      	orrs	r3, r2
 80059dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	4a1d      	ldr	r2, [pc, #116]	; (8005a58 <TIM_OC3_SetConfig+0xd0>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d10d      	bne.n	8005a02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	68db      	ldr	r3, [r3, #12]
 80059f2:	021b      	lsls	r3, r3, #8
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a14      	ldr	r2, [pc, #80]	; (8005a58 <TIM_OC3_SetConfig+0xd0>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d113      	bne.n	8005a32 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	011b      	lsls	r3, r3, #4
 8005a20:	693a      	ldr	r2, [r7, #16]
 8005a22:	4313      	orrs	r3, r2
 8005a24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	011b      	lsls	r3, r3, #4
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	693a      	ldr	r2, [r7, #16]
 8005a36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	68fa      	ldr	r2, [r7, #12]
 8005a3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	685a      	ldr	r2, [r3, #4]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	697a      	ldr	r2, [r7, #20]
 8005a4a:	621a      	str	r2, [r3, #32]
}
 8005a4c:	bf00      	nop
 8005a4e:	371c      	adds	r7, #28
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bc80      	pop	{r7}
 8005a54:	4770      	bx	lr
 8005a56:	bf00      	nop
 8005a58:	40012c00 	.word	0x40012c00

08005a5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b087      	sub	sp, #28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
 8005a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a1b      	ldr	r3, [r3, #32]
 8005a6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	69db      	ldr	r3, [r3, #28]
 8005a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a94:	683b      	ldr	r3, [r7, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	021b      	lsls	r3, r3, #8
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005aa6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	031b      	lsls	r3, r3, #12
 8005aae:	693a      	ldr	r2, [r7, #16]
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a0f      	ldr	r2, [pc, #60]	; (8005af4 <TIM_OC4_SetConfig+0x98>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d109      	bne.n	8005ad0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ac2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	695b      	ldr	r3, [r3, #20]
 8005ac8:	019b      	lsls	r3, r3, #6
 8005aca:	697a      	ldr	r2, [r7, #20]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	697a      	ldr	r2, [r7, #20]
 8005ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	68fa      	ldr	r2, [r7, #12]
 8005ada:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	621a      	str	r2, [r3, #32]
}
 8005aea:	bf00      	nop
 8005aec:	371c      	adds	r7, #28
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bc80      	pop	{r7}
 8005af2:	4770      	bx	lr
 8005af4:	40012c00 	.word	0x40012c00

08005af8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b087      	sub	sp, #28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	f023 0201 	bic.w	r2, r3, #1
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	011b      	lsls	r3, r3, #4
 8005b28:	693a      	ldr	r2, [r7, #16]
 8005b2a:	4313      	orrs	r3, r2
 8005b2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	f023 030a 	bic.w	r3, r3, #10
 8005b34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b36:	697a      	ldr	r2, [r7, #20]
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	621a      	str	r2, [r3, #32]
}
 8005b4a:	bf00      	nop
 8005b4c:	371c      	adds	r7, #28
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bc80      	pop	{r7}
 8005b52:	4770      	bx	lr

08005b54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b087      	sub	sp, #28
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6a1b      	ldr	r3, [r3, #32]
 8005b64:	f023 0210 	bic.w	r2, r3, #16
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	6a1b      	ldr	r3, [r3, #32]
 8005b76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b7e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	031b      	lsls	r3, r3, #12
 8005b84:	697a      	ldr	r2, [r7, #20]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	011b      	lsls	r3, r3, #4
 8005b96:	693a      	ldr	r2, [r7, #16]
 8005b98:	4313      	orrs	r3, r2
 8005b9a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	697a      	ldr	r2, [r7, #20]
 8005ba0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	621a      	str	r2, [r3, #32]
}
 8005ba8:	bf00      	nop
 8005baa:	371c      	adds	r7, #28
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bc80      	pop	{r7}
 8005bb0:	4770      	bx	lr

08005bb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b085      	sub	sp, #20
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
 8005bba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	f043 0307 	orr.w	r3, r3, #7
 8005bd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	609a      	str	r2, [r3, #8]
}
 8005bdc:	bf00      	nop
 8005bde:	3714      	adds	r7, #20
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bc80      	pop	{r7}
 8005be4:	4770      	bx	lr

08005be6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b087      	sub	sp, #28
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	60f8      	str	r0, [r7, #12]
 8005bee:	60b9      	str	r1, [r7, #8]
 8005bf0:	607a      	str	r2, [r7, #4]
 8005bf2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c00:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	021a      	lsls	r2, r3, #8
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	431a      	orrs	r2, r3
 8005c0a:	68bb      	ldr	r3, [r7, #8]
 8005c0c:	4313      	orrs	r3, r2
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	697a      	ldr	r2, [r7, #20]
 8005c18:	609a      	str	r2, [r3, #8]
}
 8005c1a:	bf00      	nop
 8005c1c:	371c      	adds	r7, #28
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bc80      	pop	{r7}
 8005c22:	4770      	bx	lr

08005c24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b087      	sub	sp, #28
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	60f8      	str	r0, [r7, #12]
 8005c2c:	60b9      	str	r1, [r7, #8]
 8005c2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	f003 031f 	and.w	r3, r3, #31
 8005c36:	2201      	movs	r2, #1
 8005c38:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6a1a      	ldr	r2, [r3, #32]
 8005c42:	697b      	ldr	r3, [r7, #20]
 8005c44:	43db      	mvns	r3, r3
 8005c46:	401a      	ands	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	6a1a      	ldr	r2, [r3, #32]
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	f003 031f 	and.w	r3, r3, #31
 8005c56:	6879      	ldr	r1, [r7, #4]
 8005c58:	fa01 f303 	lsl.w	r3, r1, r3
 8005c5c:	431a      	orrs	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	621a      	str	r2, [r3, #32]
}
 8005c62:	bf00      	nop
 8005c64:	371c      	adds	r7, #28
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bc80      	pop	{r7}
 8005c6a:	4770      	bx	lr

08005c6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e046      	b.n	8005d12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2202      	movs	r2, #2
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005caa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68fa      	ldr	r2, [r7, #12]
 8005cbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a16      	ldr	r2, [pc, #88]	; (8005d1c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00e      	beq.n	8005ce6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cd0:	d009      	beq.n	8005ce6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a12      	ldr	r2, [pc, #72]	; (8005d20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d004      	beq.n	8005ce6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a10      	ldr	r2, [pc, #64]	; (8005d24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d10c      	bne.n	8005d00 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	68ba      	ldr	r2, [r7, #8]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d10:	2300      	movs	r3, #0
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3714      	adds	r7, #20
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bc80      	pop	{r7}
 8005d1a:	4770      	bx	lr
 8005d1c:	40012c00 	.word	0x40012c00
 8005d20:	40000400 	.word	0x40000400
 8005d24:	40000800 	.word	0x40000800

08005d28 <__errno>:
 8005d28:	4b01      	ldr	r3, [pc, #4]	; (8005d30 <__errno+0x8>)
 8005d2a:	6818      	ldr	r0, [r3, #0]
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	20000010 	.word	0x20000010

08005d34 <__libc_init_array>:
 8005d34:	b570      	push	{r4, r5, r6, lr}
 8005d36:	2600      	movs	r6, #0
 8005d38:	4d0c      	ldr	r5, [pc, #48]	; (8005d6c <__libc_init_array+0x38>)
 8005d3a:	4c0d      	ldr	r4, [pc, #52]	; (8005d70 <__libc_init_array+0x3c>)
 8005d3c:	1b64      	subs	r4, r4, r5
 8005d3e:	10a4      	asrs	r4, r4, #2
 8005d40:	42a6      	cmp	r6, r4
 8005d42:	d109      	bne.n	8005d58 <__libc_init_array+0x24>
 8005d44:	f004 fc52 	bl	800a5ec <_init>
 8005d48:	2600      	movs	r6, #0
 8005d4a:	4d0a      	ldr	r5, [pc, #40]	; (8005d74 <__libc_init_array+0x40>)
 8005d4c:	4c0a      	ldr	r4, [pc, #40]	; (8005d78 <__libc_init_array+0x44>)
 8005d4e:	1b64      	subs	r4, r4, r5
 8005d50:	10a4      	asrs	r4, r4, #2
 8005d52:	42a6      	cmp	r6, r4
 8005d54:	d105      	bne.n	8005d62 <__libc_init_array+0x2e>
 8005d56:	bd70      	pop	{r4, r5, r6, pc}
 8005d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d5c:	4798      	blx	r3
 8005d5e:	3601      	adds	r6, #1
 8005d60:	e7ee      	b.n	8005d40 <__libc_init_array+0xc>
 8005d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d66:	4798      	blx	r3
 8005d68:	3601      	adds	r6, #1
 8005d6a:	e7f2      	b.n	8005d52 <__libc_init_array+0x1e>
 8005d6c:	0800ad14 	.word	0x0800ad14
 8005d70:	0800ad14 	.word	0x0800ad14
 8005d74:	0800ad14 	.word	0x0800ad14
 8005d78:	0800ad18 	.word	0x0800ad18

08005d7c <memset>:
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	4402      	add	r2, r0
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d100      	bne.n	8005d86 <memset+0xa>
 8005d84:	4770      	bx	lr
 8005d86:	f803 1b01 	strb.w	r1, [r3], #1
 8005d8a:	e7f9      	b.n	8005d80 <memset+0x4>

08005d8c <__cvt>:
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d92:	461f      	mov	r7, r3
 8005d94:	bfbb      	ittet	lt
 8005d96:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005d9a:	461f      	movlt	r7, r3
 8005d9c:	2300      	movge	r3, #0
 8005d9e:	232d      	movlt	r3, #45	; 0x2d
 8005da0:	b088      	sub	sp, #32
 8005da2:	4614      	mov	r4, r2
 8005da4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005da6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005da8:	7013      	strb	r3, [r2, #0]
 8005daa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005dac:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005db0:	f023 0820 	bic.w	r8, r3, #32
 8005db4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005db8:	d005      	beq.n	8005dc6 <__cvt+0x3a>
 8005dba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005dbe:	d100      	bne.n	8005dc2 <__cvt+0x36>
 8005dc0:	3501      	adds	r5, #1
 8005dc2:	2302      	movs	r3, #2
 8005dc4:	e000      	b.n	8005dc8 <__cvt+0x3c>
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	aa07      	add	r2, sp, #28
 8005dca:	9204      	str	r2, [sp, #16]
 8005dcc:	aa06      	add	r2, sp, #24
 8005dce:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005dd2:	e9cd 3500 	strd	r3, r5, [sp]
 8005dd6:	4622      	mov	r2, r4
 8005dd8:	463b      	mov	r3, r7
 8005dda:	f001 fd85 	bl	80078e8 <_dtoa_r>
 8005dde:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005de2:	4606      	mov	r6, r0
 8005de4:	d102      	bne.n	8005dec <__cvt+0x60>
 8005de6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005de8:	07db      	lsls	r3, r3, #31
 8005dea:	d522      	bpl.n	8005e32 <__cvt+0xa6>
 8005dec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005df0:	eb06 0905 	add.w	r9, r6, r5
 8005df4:	d110      	bne.n	8005e18 <__cvt+0x8c>
 8005df6:	7833      	ldrb	r3, [r6, #0]
 8005df8:	2b30      	cmp	r3, #48	; 0x30
 8005dfa:	d10a      	bne.n	8005e12 <__cvt+0x86>
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	2300      	movs	r3, #0
 8005e00:	4620      	mov	r0, r4
 8005e02:	4639      	mov	r1, r7
 8005e04:	f7fa fdd0 	bl	80009a8 <__aeabi_dcmpeq>
 8005e08:	b918      	cbnz	r0, 8005e12 <__cvt+0x86>
 8005e0a:	f1c5 0501 	rsb	r5, r5, #1
 8005e0e:	f8ca 5000 	str.w	r5, [sl]
 8005e12:	f8da 3000 	ldr.w	r3, [sl]
 8005e16:	4499      	add	r9, r3
 8005e18:	2200      	movs	r2, #0
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	4639      	mov	r1, r7
 8005e20:	f7fa fdc2 	bl	80009a8 <__aeabi_dcmpeq>
 8005e24:	b108      	cbz	r0, 8005e2a <__cvt+0x9e>
 8005e26:	f8cd 901c 	str.w	r9, [sp, #28]
 8005e2a:	2230      	movs	r2, #48	; 0x30
 8005e2c:	9b07      	ldr	r3, [sp, #28]
 8005e2e:	454b      	cmp	r3, r9
 8005e30:	d307      	bcc.n	8005e42 <__cvt+0xb6>
 8005e32:	4630      	mov	r0, r6
 8005e34:	9b07      	ldr	r3, [sp, #28]
 8005e36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005e38:	1b9b      	subs	r3, r3, r6
 8005e3a:	6013      	str	r3, [r2, #0]
 8005e3c:	b008      	add	sp, #32
 8005e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e42:	1c59      	adds	r1, r3, #1
 8005e44:	9107      	str	r1, [sp, #28]
 8005e46:	701a      	strb	r2, [r3, #0]
 8005e48:	e7f0      	b.n	8005e2c <__cvt+0xa0>

08005e4a <__exponent>:
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e4e:	2900      	cmp	r1, #0
 8005e50:	f803 2b02 	strb.w	r2, [r3], #2
 8005e54:	bfb6      	itet	lt
 8005e56:	222d      	movlt	r2, #45	; 0x2d
 8005e58:	222b      	movge	r2, #43	; 0x2b
 8005e5a:	4249      	neglt	r1, r1
 8005e5c:	2909      	cmp	r1, #9
 8005e5e:	7042      	strb	r2, [r0, #1]
 8005e60:	dd2b      	ble.n	8005eba <__exponent+0x70>
 8005e62:	f10d 0407 	add.w	r4, sp, #7
 8005e66:	46a4      	mov	ip, r4
 8005e68:	270a      	movs	r7, #10
 8005e6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005e6e:	460a      	mov	r2, r1
 8005e70:	46a6      	mov	lr, r4
 8005e72:	fb07 1516 	mls	r5, r7, r6, r1
 8005e76:	2a63      	cmp	r2, #99	; 0x63
 8005e78:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005e82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005e86:	dcf0      	bgt.n	8005e6a <__exponent+0x20>
 8005e88:	3130      	adds	r1, #48	; 0x30
 8005e8a:	f1ae 0502 	sub.w	r5, lr, #2
 8005e8e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005e92:	4629      	mov	r1, r5
 8005e94:	1c44      	adds	r4, r0, #1
 8005e96:	4561      	cmp	r1, ip
 8005e98:	d30a      	bcc.n	8005eb0 <__exponent+0x66>
 8005e9a:	f10d 0209 	add.w	r2, sp, #9
 8005e9e:	eba2 020e 	sub.w	r2, r2, lr
 8005ea2:	4565      	cmp	r5, ip
 8005ea4:	bf88      	it	hi
 8005ea6:	2200      	movhi	r2, #0
 8005ea8:	4413      	add	r3, r2
 8005eaa:	1a18      	subs	r0, r3, r0
 8005eac:	b003      	add	sp, #12
 8005eae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eb0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005eb4:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005eb8:	e7ed      	b.n	8005e96 <__exponent+0x4c>
 8005eba:	2330      	movs	r3, #48	; 0x30
 8005ebc:	3130      	adds	r1, #48	; 0x30
 8005ebe:	7083      	strb	r3, [r0, #2]
 8005ec0:	70c1      	strb	r1, [r0, #3]
 8005ec2:	1d03      	adds	r3, r0, #4
 8005ec4:	e7f1      	b.n	8005eaa <__exponent+0x60>
	...

08005ec8 <_printf_float>:
 8005ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ecc:	b091      	sub	sp, #68	; 0x44
 8005ece:	460c      	mov	r4, r1
 8005ed0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005ed4:	4616      	mov	r6, r2
 8005ed6:	461f      	mov	r7, r3
 8005ed8:	4605      	mov	r5, r0
 8005eda:	f002 fe59 	bl	8008b90 <_localeconv_r>
 8005ede:	6803      	ldr	r3, [r0, #0]
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	9309      	str	r3, [sp, #36]	; 0x24
 8005ee4:	f7fa f934 	bl	8000150 <strlen>
 8005ee8:	2300      	movs	r3, #0
 8005eea:	930e      	str	r3, [sp, #56]	; 0x38
 8005eec:	f8d8 3000 	ldr.w	r3, [r8]
 8005ef0:	900a      	str	r0, [sp, #40]	; 0x28
 8005ef2:	3307      	adds	r3, #7
 8005ef4:	f023 0307 	bic.w	r3, r3, #7
 8005ef8:	f103 0208 	add.w	r2, r3, #8
 8005efc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005f00:	f8d4 b000 	ldr.w	fp, [r4]
 8005f04:	f8c8 2000 	str.w	r2, [r8]
 8005f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f10:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005f14:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005f18:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1e:	4640      	mov	r0, r8
 8005f20:	4b9c      	ldr	r3, [pc, #624]	; (8006194 <_printf_float+0x2cc>)
 8005f22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f24:	f7fa fd72 	bl	8000a0c <__aeabi_dcmpun>
 8005f28:	bb70      	cbnz	r0, 8005f88 <_printf_float+0xc0>
 8005f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f2e:	4640      	mov	r0, r8
 8005f30:	4b98      	ldr	r3, [pc, #608]	; (8006194 <_printf_float+0x2cc>)
 8005f32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005f34:	f7fa fd4c 	bl	80009d0 <__aeabi_dcmple>
 8005f38:	bb30      	cbnz	r0, 8005f88 <_printf_float+0xc0>
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	2300      	movs	r3, #0
 8005f3e:	4640      	mov	r0, r8
 8005f40:	4651      	mov	r1, sl
 8005f42:	f7fa fd3b 	bl	80009bc <__aeabi_dcmplt>
 8005f46:	b110      	cbz	r0, 8005f4e <_printf_float+0x86>
 8005f48:	232d      	movs	r3, #45	; 0x2d
 8005f4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f4e:	4b92      	ldr	r3, [pc, #584]	; (8006198 <_printf_float+0x2d0>)
 8005f50:	4892      	ldr	r0, [pc, #584]	; (800619c <_printf_float+0x2d4>)
 8005f52:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005f56:	bf94      	ite	ls
 8005f58:	4698      	movls	r8, r3
 8005f5a:	4680      	movhi	r8, r0
 8005f5c:	2303      	movs	r3, #3
 8005f5e:	f04f 0a00 	mov.w	sl, #0
 8005f62:	6123      	str	r3, [r4, #16]
 8005f64:	f02b 0304 	bic.w	r3, fp, #4
 8005f68:	6023      	str	r3, [r4, #0]
 8005f6a:	4633      	mov	r3, r6
 8005f6c:	4621      	mov	r1, r4
 8005f6e:	4628      	mov	r0, r5
 8005f70:	9700      	str	r7, [sp, #0]
 8005f72:	aa0f      	add	r2, sp, #60	; 0x3c
 8005f74:	f000 f9d4 	bl	8006320 <_printf_common>
 8005f78:	3001      	adds	r0, #1
 8005f7a:	f040 8090 	bne.w	800609e <_printf_float+0x1d6>
 8005f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f82:	b011      	add	sp, #68	; 0x44
 8005f84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f88:	4642      	mov	r2, r8
 8005f8a:	4653      	mov	r3, sl
 8005f8c:	4640      	mov	r0, r8
 8005f8e:	4651      	mov	r1, sl
 8005f90:	f7fa fd3c 	bl	8000a0c <__aeabi_dcmpun>
 8005f94:	b148      	cbz	r0, 8005faa <_printf_float+0xe2>
 8005f96:	f1ba 0f00 	cmp.w	sl, #0
 8005f9a:	bfb8      	it	lt
 8005f9c:	232d      	movlt	r3, #45	; 0x2d
 8005f9e:	4880      	ldr	r0, [pc, #512]	; (80061a0 <_printf_float+0x2d8>)
 8005fa0:	bfb8      	it	lt
 8005fa2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005fa6:	4b7f      	ldr	r3, [pc, #508]	; (80061a4 <_printf_float+0x2dc>)
 8005fa8:	e7d3      	b.n	8005f52 <_printf_float+0x8a>
 8005faa:	6863      	ldr	r3, [r4, #4]
 8005fac:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005fb0:	1c5a      	adds	r2, r3, #1
 8005fb2:	d142      	bne.n	800603a <_printf_float+0x172>
 8005fb4:	2306      	movs	r3, #6
 8005fb6:	6063      	str	r3, [r4, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	9206      	str	r2, [sp, #24]
 8005fbc:	aa0e      	add	r2, sp, #56	; 0x38
 8005fbe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005fc2:	aa0d      	add	r2, sp, #52	; 0x34
 8005fc4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005fc8:	9203      	str	r2, [sp, #12]
 8005fca:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005fce:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005fd2:	6023      	str	r3, [r4, #0]
 8005fd4:	6863      	ldr	r3, [r4, #4]
 8005fd6:	4642      	mov	r2, r8
 8005fd8:	9300      	str	r3, [sp, #0]
 8005fda:	4628      	mov	r0, r5
 8005fdc:	4653      	mov	r3, sl
 8005fde:	910b      	str	r1, [sp, #44]	; 0x2c
 8005fe0:	f7ff fed4 	bl	8005d8c <__cvt>
 8005fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fe6:	4680      	mov	r8, r0
 8005fe8:	2947      	cmp	r1, #71	; 0x47
 8005fea:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005fec:	d108      	bne.n	8006000 <_printf_float+0x138>
 8005fee:	1cc8      	adds	r0, r1, #3
 8005ff0:	db02      	blt.n	8005ff8 <_printf_float+0x130>
 8005ff2:	6863      	ldr	r3, [r4, #4]
 8005ff4:	4299      	cmp	r1, r3
 8005ff6:	dd40      	ble.n	800607a <_printf_float+0x1b2>
 8005ff8:	f1a9 0902 	sub.w	r9, r9, #2
 8005ffc:	fa5f f989 	uxtb.w	r9, r9
 8006000:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006004:	d81f      	bhi.n	8006046 <_printf_float+0x17e>
 8006006:	464a      	mov	r2, r9
 8006008:	3901      	subs	r1, #1
 800600a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800600e:	910d      	str	r1, [sp, #52]	; 0x34
 8006010:	f7ff ff1b 	bl	8005e4a <__exponent>
 8006014:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006016:	4682      	mov	sl, r0
 8006018:	1813      	adds	r3, r2, r0
 800601a:	2a01      	cmp	r2, #1
 800601c:	6123      	str	r3, [r4, #16]
 800601e:	dc02      	bgt.n	8006026 <_printf_float+0x15e>
 8006020:	6822      	ldr	r2, [r4, #0]
 8006022:	07d2      	lsls	r2, r2, #31
 8006024:	d501      	bpl.n	800602a <_printf_float+0x162>
 8006026:	3301      	adds	r3, #1
 8006028:	6123      	str	r3, [r4, #16]
 800602a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800602e:	2b00      	cmp	r3, #0
 8006030:	d09b      	beq.n	8005f6a <_printf_float+0xa2>
 8006032:	232d      	movs	r3, #45	; 0x2d
 8006034:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006038:	e797      	b.n	8005f6a <_printf_float+0xa2>
 800603a:	2947      	cmp	r1, #71	; 0x47
 800603c:	d1bc      	bne.n	8005fb8 <_printf_float+0xf0>
 800603e:	2b00      	cmp	r3, #0
 8006040:	d1ba      	bne.n	8005fb8 <_printf_float+0xf0>
 8006042:	2301      	movs	r3, #1
 8006044:	e7b7      	b.n	8005fb6 <_printf_float+0xee>
 8006046:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800604a:	d118      	bne.n	800607e <_printf_float+0x1b6>
 800604c:	2900      	cmp	r1, #0
 800604e:	6863      	ldr	r3, [r4, #4]
 8006050:	dd0b      	ble.n	800606a <_printf_float+0x1a2>
 8006052:	6121      	str	r1, [r4, #16]
 8006054:	b913      	cbnz	r3, 800605c <_printf_float+0x194>
 8006056:	6822      	ldr	r2, [r4, #0]
 8006058:	07d0      	lsls	r0, r2, #31
 800605a:	d502      	bpl.n	8006062 <_printf_float+0x19a>
 800605c:	3301      	adds	r3, #1
 800605e:	440b      	add	r3, r1
 8006060:	6123      	str	r3, [r4, #16]
 8006062:	f04f 0a00 	mov.w	sl, #0
 8006066:	65a1      	str	r1, [r4, #88]	; 0x58
 8006068:	e7df      	b.n	800602a <_printf_float+0x162>
 800606a:	b913      	cbnz	r3, 8006072 <_printf_float+0x1aa>
 800606c:	6822      	ldr	r2, [r4, #0]
 800606e:	07d2      	lsls	r2, r2, #31
 8006070:	d501      	bpl.n	8006076 <_printf_float+0x1ae>
 8006072:	3302      	adds	r3, #2
 8006074:	e7f4      	b.n	8006060 <_printf_float+0x198>
 8006076:	2301      	movs	r3, #1
 8006078:	e7f2      	b.n	8006060 <_printf_float+0x198>
 800607a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800607e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006080:	4299      	cmp	r1, r3
 8006082:	db05      	blt.n	8006090 <_printf_float+0x1c8>
 8006084:	6823      	ldr	r3, [r4, #0]
 8006086:	6121      	str	r1, [r4, #16]
 8006088:	07d8      	lsls	r0, r3, #31
 800608a:	d5ea      	bpl.n	8006062 <_printf_float+0x19a>
 800608c:	1c4b      	adds	r3, r1, #1
 800608e:	e7e7      	b.n	8006060 <_printf_float+0x198>
 8006090:	2900      	cmp	r1, #0
 8006092:	bfcc      	ite	gt
 8006094:	2201      	movgt	r2, #1
 8006096:	f1c1 0202 	rsble	r2, r1, #2
 800609a:	4413      	add	r3, r2
 800609c:	e7e0      	b.n	8006060 <_printf_float+0x198>
 800609e:	6823      	ldr	r3, [r4, #0]
 80060a0:	055a      	lsls	r2, r3, #21
 80060a2:	d407      	bmi.n	80060b4 <_printf_float+0x1ec>
 80060a4:	6923      	ldr	r3, [r4, #16]
 80060a6:	4642      	mov	r2, r8
 80060a8:	4631      	mov	r1, r6
 80060aa:	4628      	mov	r0, r5
 80060ac:	47b8      	blx	r7
 80060ae:	3001      	adds	r0, #1
 80060b0:	d12b      	bne.n	800610a <_printf_float+0x242>
 80060b2:	e764      	b.n	8005f7e <_printf_float+0xb6>
 80060b4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80060b8:	f240 80dd 	bls.w	8006276 <_printf_float+0x3ae>
 80060bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060c0:	2200      	movs	r2, #0
 80060c2:	2300      	movs	r3, #0
 80060c4:	f7fa fc70 	bl	80009a8 <__aeabi_dcmpeq>
 80060c8:	2800      	cmp	r0, #0
 80060ca:	d033      	beq.n	8006134 <_printf_float+0x26c>
 80060cc:	2301      	movs	r3, #1
 80060ce:	4631      	mov	r1, r6
 80060d0:	4628      	mov	r0, r5
 80060d2:	4a35      	ldr	r2, [pc, #212]	; (80061a8 <_printf_float+0x2e0>)
 80060d4:	47b8      	blx	r7
 80060d6:	3001      	adds	r0, #1
 80060d8:	f43f af51 	beq.w	8005f7e <_printf_float+0xb6>
 80060dc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80060e0:	429a      	cmp	r2, r3
 80060e2:	db02      	blt.n	80060ea <_printf_float+0x222>
 80060e4:	6823      	ldr	r3, [r4, #0]
 80060e6:	07d8      	lsls	r0, r3, #31
 80060e8:	d50f      	bpl.n	800610a <_printf_float+0x242>
 80060ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060ee:	4631      	mov	r1, r6
 80060f0:	4628      	mov	r0, r5
 80060f2:	47b8      	blx	r7
 80060f4:	3001      	adds	r0, #1
 80060f6:	f43f af42 	beq.w	8005f7e <_printf_float+0xb6>
 80060fa:	f04f 0800 	mov.w	r8, #0
 80060fe:	f104 091a 	add.w	r9, r4, #26
 8006102:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006104:	3b01      	subs	r3, #1
 8006106:	4543      	cmp	r3, r8
 8006108:	dc09      	bgt.n	800611e <_printf_float+0x256>
 800610a:	6823      	ldr	r3, [r4, #0]
 800610c:	079b      	lsls	r3, r3, #30
 800610e:	f100 8102 	bmi.w	8006316 <_printf_float+0x44e>
 8006112:	68e0      	ldr	r0, [r4, #12]
 8006114:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006116:	4298      	cmp	r0, r3
 8006118:	bfb8      	it	lt
 800611a:	4618      	movlt	r0, r3
 800611c:	e731      	b.n	8005f82 <_printf_float+0xba>
 800611e:	2301      	movs	r3, #1
 8006120:	464a      	mov	r2, r9
 8006122:	4631      	mov	r1, r6
 8006124:	4628      	mov	r0, r5
 8006126:	47b8      	blx	r7
 8006128:	3001      	adds	r0, #1
 800612a:	f43f af28 	beq.w	8005f7e <_printf_float+0xb6>
 800612e:	f108 0801 	add.w	r8, r8, #1
 8006132:	e7e6      	b.n	8006102 <_printf_float+0x23a>
 8006134:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006136:	2b00      	cmp	r3, #0
 8006138:	dc38      	bgt.n	80061ac <_printf_float+0x2e4>
 800613a:	2301      	movs	r3, #1
 800613c:	4631      	mov	r1, r6
 800613e:	4628      	mov	r0, r5
 8006140:	4a19      	ldr	r2, [pc, #100]	; (80061a8 <_printf_float+0x2e0>)
 8006142:	47b8      	blx	r7
 8006144:	3001      	adds	r0, #1
 8006146:	f43f af1a 	beq.w	8005f7e <_printf_float+0xb6>
 800614a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800614e:	4313      	orrs	r3, r2
 8006150:	d102      	bne.n	8006158 <_printf_float+0x290>
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	07d9      	lsls	r1, r3, #31
 8006156:	d5d8      	bpl.n	800610a <_printf_float+0x242>
 8006158:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800615c:	4631      	mov	r1, r6
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	f43f af0b 	beq.w	8005f7e <_printf_float+0xb6>
 8006168:	f04f 0900 	mov.w	r9, #0
 800616c:	f104 0a1a 	add.w	sl, r4, #26
 8006170:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006172:	425b      	negs	r3, r3
 8006174:	454b      	cmp	r3, r9
 8006176:	dc01      	bgt.n	800617c <_printf_float+0x2b4>
 8006178:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800617a:	e794      	b.n	80060a6 <_printf_float+0x1de>
 800617c:	2301      	movs	r3, #1
 800617e:	4652      	mov	r2, sl
 8006180:	4631      	mov	r1, r6
 8006182:	4628      	mov	r0, r5
 8006184:	47b8      	blx	r7
 8006186:	3001      	adds	r0, #1
 8006188:	f43f aef9 	beq.w	8005f7e <_printf_float+0xb6>
 800618c:	f109 0901 	add.w	r9, r9, #1
 8006190:	e7ee      	b.n	8006170 <_printf_float+0x2a8>
 8006192:	bf00      	nop
 8006194:	7fefffff 	.word	0x7fefffff
 8006198:	0800a874 	.word	0x0800a874
 800619c:	0800a878 	.word	0x0800a878
 80061a0:	0800a880 	.word	0x0800a880
 80061a4:	0800a87c 	.word	0x0800a87c
 80061a8:	0800a884 	.word	0x0800a884
 80061ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061b0:	429a      	cmp	r2, r3
 80061b2:	bfa8      	it	ge
 80061b4:	461a      	movge	r2, r3
 80061b6:	2a00      	cmp	r2, #0
 80061b8:	4691      	mov	r9, r2
 80061ba:	dc37      	bgt.n	800622c <_printf_float+0x364>
 80061bc:	f04f 0b00 	mov.w	fp, #0
 80061c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c4:	f104 021a 	add.w	r2, r4, #26
 80061c8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80061cc:	ebaa 0309 	sub.w	r3, sl, r9
 80061d0:	455b      	cmp	r3, fp
 80061d2:	dc33      	bgt.n	800623c <_printf_float+0x374>
 80061d4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80061d8:	429a      	cmp	r2, r3
 80061da:	db3b      	blt.n	8006254 <_printf_float+0x38c>
 80061dc:	6823      	ldr	r3, [r4, #0]
 80061de:	07da      	lsls	r2, r3, #31
 80061e0:	d438      	bmi.n	8006254 <_printf_float+0x38c>
 80061e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061e4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80061e6:	eba3 020a 	sub.w	r2, r3, sl
 80061ea:	eba3 0901 	sub.w	r9, r3, r1
 80061ee:	4591      	cmp	r9, r2
 80061f0:	bfa8      	it	ge
 80061f2:	4691      	movge	r9, r2
 80061f4:	f1b9 0f00 	cmp.w	r9, #0
 80061f8:	dc34      	bgt.n	8006264 <_printf_float+0x39c>
 80061fa:	f04f 0800 	mov.w	r8, #0
 80061fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006202:	f104 0a1a 	add.w	sl, r4, #26
 8006206:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800620a:	1a9b      	subs	r3, r3, r2
 800620c:	eba3 0309 	sub.w	r3, r3, r9
 8006210:	4543      	cmp	r3, r8
 8006212:	f77f af7a 	ble.w	800610a <_printf_float+0x242>
 8006216:	2301      	movs	r3, #1
 8006218:	4652      	mov	r2, sl
 800621a:	4631      	mov	r1, r6
 800621c:	4628      	mov	r0, r5
 800621e:	47b8      	blx	r7
 8006220:	3001      	adds	r0, #1
 8006222:	f43f aeac 	beq.w	8005f7e <_printf_float+0xb6>
 8006226:	f108 0801 	add.w	r8, r8, #1
 800622a:	e7ec      	b.n	8006206 <_printf_float+0x33e>
 800622c:	4613      	mov	r3, r2
 800622e:	4631      	mov	r1, r6
 8006230:	4642      	mov	r2, r8
 8006232:	4628      	mov	r0, r5
 8006234:	47b8      	blx	r7
 8006236:	3001      	adds	r0, #1
 8006238:	d1c0      	bne.n	80061bc <_printf_float+0x2f4>
 800623a:	e6a0      	b.n	8005f7e <_printf_float+0xb6>
 800623c:	2301      	movs	r3, #1
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	920b      	str	r2, [sp, #44]	; 0x2c
 8006244:	47b8      	blx	r7
 8006246:	3001      	adds	r0, #1
 8006248:	f43f ae99 	beq.w	8005f7e <_printf_float+0xb6>
 800624c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800624e:	f10b 0b01 	add.w	fp, fp, #1
 8006252:	e7b9      	b.n	80061c8 <_printf_float+0x300>
 8006254:	4631      	mov	r1, r6
 8006256:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800625a:	4628      	mov	r0, r5
 800625c:	47b8      	blx	r7
 800625e:	3001      	adds	r0, #1
 8006260:	d1bf      	bne.n	80061e2 <_printf_float+0x31a>
 8006262:	e68c      	b.n	8005f7e <_printf_float+0xb6>
 8006264:	464b      	mov	r3, r9
 8006266:	4631      	mov	r1, r6
 8006268:	4628      	mov	r0, r5
 800626a:	eb08 020a 	add.w	r2, r8, sl
 800626e:	47b8      	blx	r7
 8006270:	3001      	adds	r0, #1
 8006272:	d1c2      	bne.n	80061fa <_printf_float+0x332>
 8006274:	e683      	b.n	8005f7e <_printf_float+0xb6>
 8006276:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006278:	2a01      	cmp	r2, #1
 800627a:	dc01      	bgt.n	8006280 <_printf_float+0x3b8>
 800627c:	07db      	lsls	r3, r3, #31
 800627e:	d537      	bpl.n	80062f0 <_printf_float+0x428>
 8006280:	2301      	movs	r3, #1
 8006282:	4642      	mov	r2, r8
 8006284:	4631      	mov	r1, r6
 8006286:	4628      	mov	r0, r5
 8006288:	47b8      	blx	r7
 800628a:	3001      	adds	r0, #1
 800628c:	f43f ae77 	beq.w	8005f7e <_printf_float+0xb6>
 8006290:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006294:	4631      	mov	r1, r6
 8006296:	4628      	mov	r0, r5
 8006298:	47b8      	blx	r7
 800629a:	3001      	adds	r0, #1
 800629c:	f43f ae6f 	beq.w	8005f7e <_printf_float+0xb6>
 80062a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062a4:	2200      	movs	r2, #0
 80062a6:	2300      	movs	r3, #0
 80062a8:	f7fa fb7e 	bl	80009a8 <__aeabi_dcmpeq>
 80062ac:	b9d8      	cbnz	r0, 80062e6 <_printf_float+0x41e>
 80062ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062b0:	f108 0201 	add.w	r2, r8, #1
 80062b4:	3b01      	subs	r3, #1
 80062b6:	4631      	mov	r1, r6
 80062b8:	4628      	mov	r0, r5
 80062ba:	47b8      	blx	r7
 80062bc:	3001      	adds	r0, #1
 80062be:	d10e      	bne.n	80062de <_printf_float+0x416>
 80062c0:	e65d      	b.n	8005f7e <_printf_float+0xb6>
 80062c2:	2301      	movs	r3, #1
 80062c4:	464a      	mov	r2, r9
 80062c6:	4631      	mov	r1, r6
 80062c8:	4628      	mov	r0, r5
 80062ca:	47b8      	blx	r7
 80062cc:	3001      	adds	r0, #1
 80062ce:	f43f ae56 	beq.w	8005f7e <_printf_float+0xb6>
 80062d2:	f108 0801 	add.w	r8, r8, #1
 80062d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062d8:	3b01      	subs	r3, #1
 80062da:	4543      	cmp	r3, r8
 80062dc:	dcf1      	bgt.n	80062c2 <_printf_float+0x3fa>
 80062de:	4653      	mov	r3, sl
 80062e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062e4:	e6e0      	b.n	80060a8 <_printf_float+0x1e0>
 80062e6:	f04f 0800 	mov.w	r8, #0
 80062ea:	f104 091a 	add.w	r9, r4, #26
 80062ee:	e7f2      	b.n	80062d6 <_printf_float+0x40e>
 80062f0:	2301      	movs	r3, #1
 80062f2:	4642      	mov	r2, r8
 80062f4:	e7df      	b.n	80062b6 <_printf_float+0x3ee>
 80062f6:	2301      	movs	r3, #1
 80062f8:	464a      	mov	r2, r9
 80062fa:	4631      	mov	r1, r6
 80062fc:	4628      	mov	r0, r5
 80062fe:	47b8      	blx	r7
 8006300:	3001      	adds	r0, #1
 8006302:	f43f ae3c 	beq.w	8005f7e <_printf_float+0xb6>
 8006306:	f108 0801 	add.w	r8, r8, #1
 800630a:	68e3      	ldr	r3, [r4, #12]
 800630c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800630e:	1a5b      	subs	r3, r3, r1
 8006310:	4543      	cmp	r3, r8
 8006312:	dcf0      	bgt.n	80062f6 <_printf_float+0x42e>
 8006314:	e6fd      	b.n	8006112 <_printf_float+0x24a>
 8006316:	f04f 0800 	mov.w	r8, #0
 800631a:	f104 0919 	add.w	r9, r4, #25
 800631e:	e7f4      	b.n	800630a <_printf_float+0x442>

08006320 <_printf_common>:
 8006320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006324:	4616      	mov	r6, r2
 8006326:	4699      	mov	r9, r3
 8006328:	688a      	ldr	r2, [r1, #8]
 800632a:	690b      	ldr	r3, [r1, #16]
 800632c:	4607      	mov	r7, r0
 800632e:	4293      	cmp	r3, r2
 8006330:	bfb8      	it	lt
 8006332:	4613      	movlt	r3, r2
 8006334:	6033      	str	r3, [r6, #0]
 8006336:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800633a:	460c      	mov	r4, r1
 800633c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006340:	b10a      	cbz	r2, 8006346 <_printf_common+0x26>
 8006342:	3301      	adds	r3, #1
 8006344:	6033      	str	r3, [r6, #0]
 8006346:	6823      	ldr	r3, [r4, #0]
 8006348:	0699      	lsls	r1, r3, #26
 800634a:	bf42      	ittt	mi
 800634c:	6833      	ldrmi	r3, [r6, #0]
 800634e:	3302      	addmi	r3, #2
 8006350:	6033      	strmi	r3, [r6, #0]
 8006352:	6825      	ldr	r5, [r4, #0]
 8006354:	f015 0506 	ands.w	r5, r5, #6
 8006358:	d106      	bne.n	8006368 <_printf_common+0x48>
 800635a:	f104 0a19 	add.w	sl, r4, #25
 800635e:	68e3      	ldr	r3, [r4, #12]
 8006360:	6832      	ldr	r2, [r6, #0]
 8006362:	1a9b      	subs	r3, r3, r2
 8006364:	42ab      	cmp	r3, r5
 8006366:	dc28      	bgt.n	80063ba <_printf_common+0x9a>
 8006368:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800636c:	1e13      	subs	r3, r2, #0
 800636e:	6822      	ldr	r2, [r4, #0]
 8006370:	bf18      	it	ne
 8006372:	2301      	movne	r3, #1
 8006374:	0692      	lsls	r2, r2, #26
 8006376:	d42d      	bmi.n	80063d4 <_printf_common+0xb4>
 8006378:	4649      	mov	r1, r9
 800637a:	4638      	mov	r0, r7
 800637c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006380:	47c0      	blx	r8
 8006382:	3001      	adds	r0, #1
 8006384:	d020      	beq.n	80063c8 <_printf_common+0xa8>
 8006386:	6823      	ldr	r3, [r4, #0]
 8006388:	68e5      	ldr	r5, [r4, #12]
 800638a:	f003 0306 	and.w	r3, r3, #6
 800638e:	2b04      	cmp	r3, #4
 8006390:	bf18      	it	ne
 8006392:	2500      	movne	r5, #0
 8006394:	6832      	ldr	r2, [r6, #0]
 8006396:	f04f 0600 	mov.w	r6, #0
 800639a:	68a3      	ldr	r3, [r4, #8]
 800639c:	bf08      	it	eq
 800639e:	1aad      	subeq	r5, r5, r2
 80063a0:	6922      	ldr	r2, [r4, #16]
 80063a2:	bf08      	it	eq
 80063a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063a8:	4293      	cmp	r3, r2
 80063aa:	bfc4      	itt	gt
 80063ac:	1a9b      	subgt	r3, r3, r2
 80063ae:	18ed      	addgt	r5, r5, r3
 80063b0:	341a      	adds	r4, #26
 80063b2:	42b5      	cmp	r5, r6
 80063b4:	d11a      	bne.n	80063ec <_printf_common+0xcc>
 80063b6:	2000      	movs	r0, #0
 80063b8:	e008      	b.n	80063cc <_printf_common+0xac>
 80063ba:	2301      	movs	r3, #1
 80063bc:	4652      	mov	r2, sl
 80063be:	4649      	mov	r1, r9
 80063c0:	4638      	mov	r0, r7
 80063c2:	47c0      	blx	r8
 80063c4:	3001      	adds	r0, #1
 80063c6:	d103      	bne.n	80063d0 <_printf_common+0xb0>
 80063c8:	f04f 30ff 	mov.w	r0, #4294967295
 80063cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063d0:	3501      	adds	r5, #1
 80063d2:	e7c4      	b.n	800635e <_printf_common+0x3e>
 80063d4:	2030      	movs	r0, #48	; 0x30
 80063d6:	18e1      	adds	r1, r4, r3
 80063d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063dc:	1c5a      	adds	r2, r3, #1
 80063de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063e2:	4422      	add	r2, r4
 80063e4:	3302      	adds	r3, #2
 80063e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063ea:	e7c5      	b.n	8006378 <_printf_common+0x58>
 80063ec:	2301      	movs	r3, #1
 80063ee:	4622      	mov	r2, r4
 80063f0:	4649      	mov	r1, r9
 80063f2:	4638      	mov	r0, r7
 80063f4:	47c0      	blx	r8
 80063f6:	3001      	adds	r0, #1
 80063f8:	d0e6      	beq.n	80063c8 <_printf_common+0xa8>
 80063fa:	3601      	adds	r6, #1
 80063fc:	e7d9      	b.n	80063b2 <_printf_common+0x92>
	...

08006400 <_printf_i>:
 8006400:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006404:	7e0f      	ldrb	r7, [r1, #24]
 8006406:	4691      	mov	r9, r2
 8006408:	2f78      	cmp	r7, #120	; 0x78
 800640a:	4680      	mov	r8, r0
 800640c:	460c      	mov	r4, r1
 800640e:	469a      	mov	sl, r3
 8006410:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006412:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006416:	d807      	bhi.n	8006428 <_printf_i+0x28>
 8006418:	2f62      	cmp	r7, #98	; 0x62
 800641a:	d80a      	bhi.n	8006432 <_printf_i+0x32>
 800641c:	2f00      	cmp	r7, #0
 800641e:	f000 80d9 	beq.w	80065d4 <_printf_i+0x1d4>
 8006422:	2f58      	cmp	r7, #88	; 0x58
 8006424:	f000 80a4 	beq.w	8006570 <_printf_i+0x170>
 8006428:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800642c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006430:	e03a      	b.n	80064a8 <_printf_i+0xa8>
 8006432:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006436:	2b15      	cmp	r3, #21
 8006438:	d8f6      	bhi.n	8006428 <_printf_i+0x28>
 800643a:	a101      	add	r1, pc, #4	; (adr r1, 8006440 <_printf_i+0x40>)
 800643c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006440:	08006499 	.word	0x08006499
 8006444:	080064ad 	.word	0x080064ad
 8006448:	08006429 	.word	0x08006429
 800644c:	08006429 	.word	0x08006429
 8006450:	08006429 	.word	0x08006429
 8006454:	08006429 	.word	0x08006429
 8006458:	080064ad 	.word	0x080064ad
 800645c:	08006429 	.word	0x08006429
 8006460:	08006429 	.word	0x08006429
 8006464:	08006429 	.word	0x08006429
 8006468:	08006429 	.word	0x08006429
 800646c:	080065bb 	.word	0x080065bb
 8006470:	080064dd 	.word	0x080064dd
 8006474:	0800659d 	.word	0x0800659d
 8006478:	08006429 	.word	0x08006429
 800647c:	08006429 	.word	0x08006429
 8006480:	080065dd 	.word	0x080065dd
 8006484:	08006429 	.word	0x08006429
 8006488:	080064dd 	.word	0x080064dd
 800648c:	08006429 	.word	0x08006429
 8006490:	08006429 	.word	0x08006429
 8006494:	080065a5 	.word	0x080065a5
 8006498:	682b      	ldr	r3, [r5, #0]
 800649a:	1d1a      	adds	r2, r3, #4
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	602a      	str	r2, [r5, #0]
 80064a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064a8:	2301      	movs	r3, #1
 80064aa:	e0a4      	b.n	80065f6 <_printf_i+0x1f6>
 80064ac:	6820      	ldr	r0, [r4, #0]
 80064ae:	6829      	ldr	r1, [r5, #0]
 80064b0:	0606      	lsls	r6, r0, #24
 80064b2:	f101 0304 	add.w	r3, r1, #4
 80064b6:	d50a      	bpl.n	80064ce <_printf_i+0xce>
 80064b8:	680e      	ldr	r6, [r1, #0]
 80064ba:	602b      	str	r3, [r5, #0]
 80064bc:	2e00      	cmp	r6, #0
 80064be:	da03      	bge.n	80064c8 <_printf_i+0xc8>
 80064c0:	232d      	movs	r3, #45	; 0x2d
 80064c2:	4276      	negs	r6, r6
 80064c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064c8:	230a      	movs	r3, #10
 80064ca:	485e      	ldr	r0, [pc, #376]	; (8006644 <_printf_i+0x244>)
 80064cc:	e019      	b.n	8006502 <_printf_i+0x102>
 80064ce:	680e      	ldr	r6, [r1, #0]
 80064d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064d4:	602b      	str	r3, [r5, #0]
 80064d6:	bf18      	it	ne
 80064d8:	b236      	sxthne	r6, r6
 80064da:	e7ef      	b.n	80064bc <_printf_i+0xbc>
 80064dc:	682b      	ldr	r3, [r5, #0]
 80064de:	6820      	ldr	r0, [r4, #0]
 80064e0:	1d19      	adds	r1, r3, #4
 80064e2:	6029      	str	r1, [r5, #0]
 80064e4:	0601      	lsls	r1, r0, #24
 80064e6:	d501      	bpl.n	80064ec <_printf_i+0xec>
 80064e8:	681e      	ldr	r6, [r3, #0]
 80064ea:	e002      	b.n	80064f2 <_printf_i+0xf2>
 80064ec:	0646      	lsls	r6, r0, #25
 80064ee:	d5fb      	bpl.n	80064e8 <_printf_i+0xe8>
 80064f0:	881e      	ldrh	r6, [r3, #0]
 80064f2:	2f6f      	cmp	r7, #111	; 0x6f
 80064f4:	bf0c      	ite	eq
 80064f6:	2308      	moveq	r3, #8
 80064f8:	230a      	movne	r3, #10
 80064fa:	4852      	ldr	r0, [pc, #328]	; (8006644 <_printf_i+0x244>)
 80064fc:	2100      	movs	r1, #0
 80064fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006502:	6865      	ldr	r5, [r4, #4]
 8006504:	2d00      	cmp	r5, #0
 8006506:	bfa8      	it	ge
 8006508:	6821      	ldrge	r1, [r4, #0]
 800650a:	60a5      	str	r5, [r4, #8]
 800650c:	bfa4      	itt	ge
 800650e:	f021 0104 	bicge.w	r1, r1, #4
 8006512:	6021      	strge	r1, [r4, #0]
 8006514:	b90e      	cbnz	r6, 800651a <_printf_i+0x11a>
 8006516:	2d00      	cmp	r5, #0
 8006518:	d04d      	beq.n	80065b6 <_printf_i+0x1b6>
 800651a:	4615      	mov	r5, r2
 800651c:	fbb6 f1f3 	udiv	r1, r6, r3
 8006520:	fb03 6711 	mls	r7, r3, r1, r6
 8006524:	5dc7      	ldrb	r7, [r0, r7]
 8006526:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800652a:	4637      	mov	r7, r6
 800652c:	42bb      	cmp	r3, r7
 800652e:	460e      	mov	r6, r1
 8006530:	d9f4      	bls.n	800651c <_printf_i+0x11c>
 8006532:	2b08      	cmp	r3, #8
 8006534:	d10b      	bne.n	800654e <_printf_i+0x14e>
 8006536:	6823      	ldr	r3, [r4, #0]
 8006538:	07de      	lsls	r6, r3, #31
 800653a:	d508      	bpl.n	800654e <_printf_i+0x14e>
 800653c:	6923      	ldr	r3, [r4, #16]
 800653e:	6861      	ldr	r1, [r4, #4]
 8006540:	4299      	cmp	r1, r3
 8006542:	bfde      	ittt	le
 8006544:	2330      	movle	r3, #48	; 0x30
 8006546:	f805 3c01 	strble.w	r3, [r5, #-1]
 800654a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800654e:	1b52      	subs	r2, r2, r5
 8006550:	6122      	str	r2, [r4, #16]
 8006552:	464b      	mov	r3, r9
 8006554:	4621      	mov	r1, r4
 8006556:	4640      	mov	r0, r8
 8006558:	f8cd a000 	str.w	sl, [sp]
 800655c:	aa03      	add	r2, sp, #12
 800655e:	f7ff fedf 	bl	8006320 <_printf_common>
 8006562:	3001      	adds	r0, #1
 8006564:	d14c      	bne.n	8006600 <_printf_i+0x200>
 8006566:	f04f 30ff 	mov.w	r0, #4294967295
 800656a:	b004      	add	sp, #16
 800656c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006570:	4834      	ldr	r0, [pc, #208]	; (8006644 <_printf_i+0x244>)
 8006572:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006576:	6829      	ldr	r1, [r5, #0]
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	f851 6b04 	ldr.w	r6, [r1], #4
 800657e:	6029      	str	r1, [r5, #0]
 8006580:	061d      	lsls	r5, r3, #24
 8006582:	d514      	bpl.n	80065ae <_printf_i+0x1ae>
 8006584:	07df      	lsls	r7, r3, #31
 8006586:	bf44      	itt	mi
 8006588:	f043 0320 	orrmi.w	r3, r3, #32
 800658c:	6023      	strmi	r3, [r4, #0]
 800658e:	b91e      	cbnz	r6, 8006598 <_printf_i+0x198>
 8006590:	6823      	ldr	r3, [r4, #0]
 8006592:	f023 0320 	bic.w	r3, r3, #32
 8006596:	6023      	str	r3, [r4, #0]
 8006598:	2310      	movs	r3, #16
 800659a:	e7af      	b.n	80064fc <_printf_i+0xfc>
 800659c:	6823      	ldr	r3, [r4, #0]
 800659e:	f043 0320 	orr.w	r3, r3, #32
 80065a2:	6023      	str	r3, [r4, #0]
 80065a4:	2378      	movs	r3, #120	; 0x78
 80065a6:	4828      	ldr	r0, [pc, #160]	; (8006648 <_printf_i+0x248>)
 80065a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80065ac:	e7e3      	b.n	8006576 <_printf_i+0x176>
 80065ae:	0659      	lsls	r1, r3, #25
 80065b0:	bf48      	it	mi
 80065b2:	b2b6      	uxthmi	r6, r6
 80065b4:	e7e6      	b.n	8006584 <_printf_i+0x184>
 80065b6:	4615      	mov	r5, r2
 80065b8:	e7bb      	b.n	8006532 <_printf_i+0x132>
 80065ba:	682b      	ldr	r3, [r5, #0]
 80065bc:	6826      	ldr	r6, [r4, #0]
 80065be:	1d18      	adds	r0, r3, #4
 80065c0:	6961      	ldr	r1, [r4, #20]
 80065c2:	6028      	str	r0, [r5, #0]
 80065c4:	0635      	lsls	r5, r6, #24
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	d501      	bpl.n	80065ce <_printf_i+0x1ce>
 80065ca:	6019      	str	r1, [r3, #0]
 80065cc:	e002      	b.n	80065d4 <_printf_i+0x1d4>
 80065ce:	0670      	lsls	r0, r6, #25
 80065d0:	d5fb      	bpl.n	80065ca <_printf_i+0x1ca>
 80065d2:	8019      	strh	r1, [r3, #0]
 80065d4:	2300      	movs	r3, #0
 80065d6:	4615      	mov	r5, r2
 80065d8:	6123      	str	r3, [r4, #16]
 80065da:	e7ba      	b.n	8006552 <_printf_i+0x152>
 80065dc:	682b      	ldr	r3, [r5, #0]
 80065de:	2100      	movs	r1, #0
 80065e0:	1d1a      	adds	r2, r3, #4
 80065e2:	602a      	str	r2, [r5, #0]
 80065e4:	681d      	ldr	r5, [r3, #0]
 80065e6:	6862      	ldr	r2, [r4, #4]
 80065e8:	4628      	mov	r0, r5
 80065ea:	f002 faef 	bl	8008bcc <memchr>
 80065ee:	b108      	cbz	r0, 80065f4 <_printf_i+0x1f4>
 80065f0:	1b40      	subs	r0, r0, r5
 80065f2:	6060      	str	r0, [r4, #4]
 80065f4:	6863      	ldr	r3, [r4, #4]
 80065f6:	6123      	str	r3, [r4, #16]
 80065f8:	2300      	movs	r3, #0
 80065fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065fe:	e7a8      	b.n	8006552 <_printf_i+0x152>
 8006600:	462a      	mov	r2, r5
 8006602:	4649      	mov	r1, r9
 8006604:	4640      	mov	r0, r8
 8006606:	6923      	ldr	r3, [r4, #16]
 8006608:	47d0      	blx	sl
 800660a:	3001      	adds	r0, #1
 800660c:	d0ab      	beq.n	8006566 <_printf_i+0x166>
 800660e:	6823      	ldr	r3, [r4, #0]
 8006610:	079b      	lsls	r3, r3, #30
 8006612:	d413      	bmi.n	800663c <_printf_i+0x23c>
 8006614:	68e0      	ldr	r0, [r4, #12]
 8006616:	9b03      	ldr	r3, [sp, #12]
 8006618:	4298      	cmp	r0, r3
 800661a:	bfb8      	it	lt
 800661c:	4618      	movlt	r0, r3
 800661e:	e7a4      	b.n	800656a <_printf_i+0x16a>
 8006620:	2301      	movs	r3, #1
 8006622:	4632      	mov	r2, r6
 8006624:	4649      	mov	r1, r9
 8006626:	4640      	mov	r0, r8
 8006628:	47d0      	blx	sl
 800662a:	3001      	adds	r0, #1
 800662c:	d09b      	beq.n	8006566 <_printf_i+0x166>
 800662e:	3501      	adds	r5, #1
 8006630:	68e3      	ldr	r3, [r4, #12]
 8006632:	9903      	ldr	r1, [sp, #12]
 8006634:	1a5b      	subs	r3, r3, r1
 8006636:	42ab      	cmp	r3, r5
 8006638:	dcf2      	bgt.n	8006620 <_printf_i+0x220>
 800663a:	e7eb      	b.n	8006614 <_printf_i+0x214>
 800663c:	2500      	movs	r5, #0
 800663e:	f104 0619 	add.w	r6, r4, #25
 8006642:	e7f5      	b.n	8006630 <_printf_i+0x230>
 8006644:	0800a886 	.word	0x0800a886
 8006648:	0800a897 	.word	0x0800a897

0800664c <_scanf_float>:
 800664c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006650:	b087      	sub	sp, #28
 8006652:	9303      	str	r3, [sp, #12]
 8006654:	688b      	ldr	r3, [r1, #8]
 8006656:	4617      	mov	r7, r2
 8006658:	1e5a      	subs	r2, r3, #1
 800665a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800665e:	bf85      	ittet	hi
 8006660:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006664:	195b      	addhi	r3, r3, r5
 8006666:	2300      	movls	r3, #0
 8006668:	9302      	strhi	r3, [sp, #8]
 800666a:	bf88      	it	hi
 800666c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006670:	468b      	mov	fp, r1
 8006672:	f04f 0500 	mov.w	r5, #0
 8006676:	bf8c      	ite	hi
 8006678:	608b      	strhi	r3, [r1, #8]
 800667a:	9302      	strls	r3, [sp, #8]
 800667c:	680b      	ldr	r3, [r1, #0]
 800667e:	4680      	mov	r8, r0
 8006680:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006684:	f84b 3b1c 	str.w	r3, [fp], #28
 8006688:	460c      	mov	r4, r1
 800668a:	465e      	mov	r6, fp
 800668c:	46aa      	mov	sl, r5
 800668e:	46a9      	mov	r9, r5
 8006690:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006694:	9501      	str	r5, [sp, #4]
 8006696:	68a2      	ldr	r2, [r4, #8]
 8006698:	b152      	cbz	r2, 80066b0 <_scanf_float+0x64>
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	2b4e      	cmp	r3, #78	; 0x4e
 80066a0:	d864      	bhi.n	800676c <_scanf_float+0x120>
 80066a2:	2b40      	cmp	r3, #64	; 0x40
 80066a4:	d83c      	bhi.n	8006720 <_scanf_float+0xd4>
 80066a6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80066aa:	b2c8      	uxtb	r0, r1
 80066ac:	280e      	cmp	r0, #14
 80066ae:	d93a      	bls.n	8006726 <_scanf_float+0xda>
 80066b0:	f1b9 0f00 	cmp.w	r9, #0
 80066b4:	d003      	beq.n	80066be <_scanf_float+0x72>
 80066b6:	6823      	ldr	r3, [r4, #0]
 80066b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80066bc:	6023      	str	r3, [r4, #0]
 80066be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80066c2:	f1ba 0f01 	cmp.w	sl, #1
 80066c6:	f200 8113 	bhi.w	80068f0 <_scanf_float+0x2a4>
 80066ca:	455e      	cmp	r6, fp
 80066cc:	f200 8105 	bhi.w	80068da <_scanf_float+0x28e>
 80066d0:	2501      	movs	r5, #1
 80066d2:	4628      	mov	r0, r5
 80066d4:	b007      	add	sp, #28
 80066d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066da:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80066de:	2a0d      	cmp	r2, #13
 80066e0:	d8e6      	bhi.n	80066b0 <_scanf_float+0x64>
 80066e2:	a101      	add	r1, pc, #4	; (adr r1, 80066e8 <_scanf_float+0x9c>)
 80066e4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80066e8:	08006827 	.word	0x08006827
 80066ec:	080066b1 	.word	0x080066b1
 80066f0:	080066b1 	.word	0x080066b1
 80066f4:	080066b1 	.word	0x080066b1
 80066f8:	08006887 	.word	0x08006887
 80066fc:	0800685f 	.word	0x0800685f
 8006700:	080066b1 	.word	0x080066b1
 8006704:	080066b1 	.word	0x080066b1
 8006708:	08006835 	.word	0x08006835
 800670c:	080066b1 	.word	0x080066b1
 8006710:	080066b1 	.word	0x080066b1
 8006714:	080066b1 	.word	0x080066b1
 8006718:	080066b1 	.word	0x080066b1
 800671c:	080067ed 	.word	0x080067ed
 8006720:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006724:	e7db      	b.n	80066de <_scanf_float+0x92>
 8006726:	290e      	cmp	r1, #14
 8006728:	d8c2      	bhi.n	80066b0 <_scanf_float+0x64>
 800672a:	a001      	add	r0, pc, #4	; (adr r0, 8006730 <_scanf_float+0xe4>)
 800672c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006730:	080067df 	.word	0x080067df
 8006734:	080066b1 	.word	0x080066b1
 8006738:	080067df 	.word	0x080067df
 800673c:	08006873 	.word	0x08006873
 8006740:	080066b1 	.word	0x080066b1
 8006744:	0800678d 	.word	0x0800678d
 8006748:	080067c9 	.word	0x080067c9
 800674c:	080067c9 	.word	0x080067c9
 8006750:	080067c9 	.word	0x080067c9
 8006754:	080067c9 	.word	0x080067c9
 8006758:	080067c9 	.word	0x080067c9
 800675c:	080067c9 	.word	0x080067c9
 8006760:	080067c9 	.word	0x080067c9
 8006764:	080067c9 	.word	0x080067c9
 8006768:	080067c9 	.word	0x080067c9
 800676c:	2b6e      	cmp	r3, #110	; 0x6e
 800676e:	d809      	bhi.n	8006784 <_scanf_float+0x138>
 8006770:	2b60      	cmp	r3, #96	; 0x60
 8006772:	d8b2      	bhi.n	80066da <_scanf_float+0x8e>
 8006774:	2b54      	cmp	r3, #84	; 0x54
 8006776:	d077      	beq.n	8006868 <_scanf_float+0x21c>
 8006778:	2b59      	cmp	r3, #89	; 0x59
 800677a:	d199      	bne.n	80066b0 <_scanf_float+0x64>
 800677c:	2d07      	cmp	r5, #7
 800677e:	d197      	bne.n	80066b0 <_scanf_float+0x64>
 8006780:	2508      	movs	r5, #8
 8006782:	e029      	b.n	80067d8 <_scanf_float+0x18c>
 8006784:	2b74      	cmp	r3, #116	; 0x74
 8006786:	d06f      	beq.n	8006868 <_scanf_float+0x21c>
 8006788:	2b79      	cmp	r3, #121	; 0x79
 800678a:	e7f6      	b.n	800677a <_scanf_float+0x12e>
 800678c:	6821      	ldr	r1, [r4, #0]
 800678e:	05c8      	lsls	r0, r1, #23
 8006790:	d51a      	bpl.n	80067c8 <_scanf_float+0x17c>
 8006792:	9b02      	ldr	r3, [sp, #8]
 8006794:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006798:	6021      	str	r1, [r4, #0]
 800679a:	f109 0901 	add.w	r9, r9, #1
 800679e:	b11b      	cbz	r3, 80067a8 <_scanf_float+0x15c>
 80067a0:	3b01      	subs	r3, #1
 80067a2:	3201      	adds	r2, #1
 80067a4:	9302      	str	r3, [sp, #8]
 80067a6:	60a2      	str	r2, [r4, #8]
 80067a8:	68a3      	ldr	r3, [r4, #8]
 80067aa:	3b01      	subs	r3, #1
 80067ac:	60a3      	str	r3, [r4, #8]
 80067ae:	6923      	ldr	r3, [r4, #16]
 80067b0:	3301      	adds	r3, #1
 80067b2:	6123      	str	r3, [r4, #16]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	3b01      	subs	r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	607b      	str	r3, [r7, #4]
 80067bc:	f340 8084 	ble.w	80068c8 <_scanf_float+0x27c>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	3301      	adds	r3, #1
 80067c4:	603b      	str	r3, [r7, #0]
 80067c6:	e766      	b.n	8006696 <_scanf_float+0x4a>
 80067c8:	eb1a 0f05 	cmn.w	sl, r5
 80067cc:	f47f af70 	bne.w	80066b0 <_scanf_float+0x64>
 80067d0:	6822      	ldr	r2, [r4, #0]
 80067d2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80067d6:	6022      	str	r2, [r4, #0]
 80067d8:	f806 3b01 	strb.w	r3, [r6], #1
 80067dc:	e7e4      	b.n	80067a8 <_scanf_float+0x15c>
 80067de:	6822      	ldr	r2, [r4, #0]
 80067e0:	0610      	lsls	r0, r2, #24
 80067e2:	f57f af65 	bpl.w	80066b0 <_scanf_float+0x64>
 80067e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80067ea:	e7f4      	b.n	80067d6 <_scanf_float+0x18a>
 80067ec:	f1ba 0f00 	cmp.w	sl, #0
 80067f0:	d10e      	bne.n	8006810 <_scanf_float+0x1c4>
 80067f2:	f1b9 0f00 	cmp.w	r9, #0
 80067f6:	d10e      	bne.n	8006816 <_scanf_float+0x1ca>
 80067f8:	6822      	ldr	r2, [r4, #0]
 80067fa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80067fe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006802:	d108      	bne.n	8006816 <_scanf_float+0x1ca>
 8006804:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006808:	f04f 0a01 	mov.w	sl, #1
 800680c:	6022      	str	r2, [r4, #0]
 800680e:	e7e3      	b.n	80067d8 <_scanf_float+0x18c>
 8006810:	f1ba 0f02 	cmp.w	sl, #2
 8006814:	d055      	beq.n	80068c2 <_scanf_float+0x276>
 8006816:	2d01      	cmp	r5, #1
 8006818:	d002      	beq.n	8006820 <_scanf_float+0x1d4>
 800681a:	2d04      	cmp	r5, #4
 800681c:	f47f af48 	bne.w	80066b0 <_scanf_float+0x64>
 8006820:	3501      	adds	r5, #1
 8006822:	b2ed      	uxtb	r5, r5
 8006824:	e7d8      	b.n	80067d8 <_scanf_float+0x18c>
 8006826:	f1ba 0f01 	cmp.w	sl, #1
 800682a:	f47f af41 	bne.w	80066b0 <_scanf_float+0x64>
 800682e:	f04f 0a02 	mov.w	sl, #2
 8006832:	e7d1      	b.n	80067d8 <_scanf_float+0x18c>
 8006834:	b97d      	cbnz	r5, 8006856 <_scanf_float+0x20a>
 8006836:	f1b9 0f00 	cmp.w	r9, #0
 800683a:	f47f af3c 	bne.w	80066b6 <_scanf_float+0x6a>
 800683e:	6822      	ldr	r2, [r4, #0]
 8006840:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006844:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006848:	f47f af39 	bne.w	80066be <_scanf_float+0x72>
 800684c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006850:	2501      	movs	r5, #1
 8006852:	6022      	str	r2, [r4, #0]
 8006854:	e7c0      	b.n	80067d8 <_scanf_float+0x18c>
 8006856:	2d03      	cmp	r5, #3
 8006858:	d0e2      	beq.n	8006820 <_scanf_float+0x1d4>
 800685a:	2d05      	cmp	r5, #5
 800685c:	e7de      	b.n	800681c <_scanf_float+0x1d0>
 800685e:	2d02      	cmp	r5, #2
 8006860:	f47f af26 	bne.w	80066b0 <_scanf_float+0x64>
 8006864:	2503      	movs	r5, #3
 8006866:	e7b7      	b.n	80067d8 <_scanf_float+0x18c>
 8006868:	2d06      	cmp	r5, #6
 800686a:	f47f af21 	bne.w	80066b0 <_scanf_float+0x64>
 800686e:	2507      	movs	r5, #7
 8006870:	e7b2      	b.n	80067d8 <_scanf_float+0x18c>
 8006872:	6822      	ldr	r2, [r4, #0]
 8006874:	0591      	lsls	r1, r2, #22
 8006876:	f57f af1b 	bpl.w	80066b0 <_scanf_float+0x64>
 800687a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800687e:	6022      	str	r2, [r4, #0]
 8006880:	f8cd 9004 	str.w	r9, [sp, #4]
 8006884:	e7a8      	b.n	80067d8 <_scanf_float+0x18c>
 8006886:	6822      	ldr	r2, [r4, #0]
 8006888:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800688c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006890:	d006      	beq.n	80068a0 <_scanf_float+0x254>
 8006892:	0550      	lsls	r0, r2, #21
 8006894:	f57f af0c 	bpl.w	80066b0 <_scanf_float+0x64>
 8006898:	f1b9 0f00 	cmp.w	r9, #0
 800689c:	f43f af0f 	beq.w	80066be <_scanf_float+0x72>
 80068a0:	0591      	lsls	r1, r2, #22
 80068a2:	bf58      	it	pl
 80068a4:	9901      	ldrpl	r1, [sp, #4]
 80068a6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80068aa:	bf58      	it	pl
 80068ac:	eba9 0101 	subpl.w	r1, r9, r1
 80068b0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80068b4:	f04f 0900 	mov.w	r9, #0
 80068b8:	bf58      	it	pl
 80068ba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80068be:	6022      	str	r2, [r4, #0]
 80068c0:	e78a      	b.n	80067d8 <_scanf_float+0x18c>
 80068c2:	f04f 0a03 	mov.w	sl, #3
 80068c6:	e787      	b.n	80067d8 <_scanf_float+0x18c>
 80068c8:	4639      	mov	r1, r7
 80068ca:	4640      	mov	r0, r8
 80068cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80068d0:	4798      	blx	r3
 80068d2:	2800      	cmp	r0, #0
 80068d4:	f43f aedf 	beq.w	8006696 <_scanf_float+0x4a>
 80068d8:	e6ea      	b.n	80066b0 <_scanf_float+0x64>
 80068da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80068de:	463a      	mov	r2, r7
 80068e0:	4640      	mov	r0, r8
 80068e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80068e6:	4798      	blx	r3
 80068e8:	6923      	ldr	r3, [r4, #16]
 80068ea:	3b01      	subs	r3, #1
 80068ec:	6123      	str	r3, [r4, #16]
 80068ee:	e6ec      	b.n	80066ca <_scanf_float+0x7e>
 80068f0:	1e6b      	subs	r3, r5, #1
 80068f2:	2b06      	cmp	r3, #6
 80068f4:	d825      	bhi.n	8006942 <_scanf_float+0x2f6>
 80068f6:	2d02      	cmp	r5, #2
 80068f8:	d836      	bhi.n	8006968 <_scanf_float+0x31c>
 80068fa:	455e      	cmp	r6, fp
 80068fc:	f67f aee8 	bls.w	80066d0 <_scanf_float+0x84>
 8006900:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006904:	463a      	mov	r2, r7
 8006906:	4640      	mov	r0, r8
 8006908:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800690c:	4798      	blx	r3
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	3b01      	subs	r3, #1
 8006912:	6123      	str	r3, [r4, #16]
 8006914:	e7f1      	b.n	80068fa <_scanf_float+0x2ae>
 8006916:	9802      	ldr	r0, [sp, #8]
 8006918:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800691c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006920:	463a      	mov	r2, r7
 8006922:	9002      	str	r0, [sp, #8]
 8006924:	4640      	mov	r0, r8
 8006926:	4798      	blx	r3
 8006928:	6923      	ldr	r3, [r4, #16]
 800692a:	3b01      	subs	r3, #1
 800692c:	6123      	str	r3, [r4, #16]
 800692e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006932:	fa5f fa8a 	uxtb.w	sl, sl
 8006936:	f1ba 0f02 	cmp.w	sl, #2
 800693a:	d1ec      	bne.n	8006916 <_scanf_float+0x2ca>
 800693c:	3d03      	subs	r5, #3
 800693e:	b2ed      	uxtb	r5, r5
 8006940:	1b76      	subs	r6, r6, r5
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	05da      	lsls	r2, r3, #23
 8006946:	d52f      	bpl.n	80069a8 <_scanf_float+0x35c>
 8006948:	055b      	lsls	r3, r3, #21
 800694a:	d510      	bpl.n	800696e <_scanf_float+0x322>
 800694c:	455e      	cmp	r6, fp
 800694e:	f67f aebf 	bls.w	80066d0 <_scanf_float+0x84>
 8006952:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006956:	463a      	mov	r2, r7
 8006958:	4640      	mov	r0, r8
 800695a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800695e:	4798      	blx	r3
 8006960:	6923      	ldr	r3, [r4, #16]
 8006962:	3b01      	subs	r3, #1
 8006964:	6123      	str	r3, [r4, #16]
 8006966:	e7f1      	b.n	800694c <_scanf_float+0x300>
 8006968:	46aa      	mov	sl, r5
 800696a:	9602      	str	r6, [sp, #8]
 800696c:	e7df      	b.n	800692e <_scanf_float+0x2e2>
 800696e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006972:	6923      	ldr	r3, [r4, #16]
 8006974:	2965      	cmp	r1, #101	; 0x65
 8006976:	f103 33ff 	add.w	r3, r3, #4294967295
 800697a:	f106 35ff 	add.w	r5, r6, #4294967295
 800697e:	6123      	str	r3, [r4, #16]
 8006980:	d00c      	beq.n	800699c <_scanf_float+0x350>
 8006982:	2945      	cmp	r1, #69	; 0x45
 8006984:	d00a      	beq.n	800699c <_scanf_float+0x350>
 8006986:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800698a:	463a      	mov	r2, r7
 800698c:	4640      	mov	r0, r8
 800698e:	4798      	blx	r3
 8006990:	6923      	ldr	r3, [r4, #16]
 8006992:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006996:	3b01      	subs	r3, #1
 8006998:	1eb5      	subs	r5, r6, #2
 800699a:	6123      	str	r3, [r4, #16]
 800699c:	463a      	mov	r2, r7
 800699e:	4640      	mov	r0, r8
 80069a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80069a4:	4798      	blx	r3
 80069a6:	462e      	mov	r6, r5
 80069a8:	6825      	ldr	r5, [r4, #0]
 80069aa:	f015 0510 	ands.w	r5, r5, #16
 80069ae:	d155      	bne.n	8006a5c <_scanf_float+0x410>
 80069b0:	7035      	strb	r5, [r6, #0]
 80069b2:	6823      	ldr	r3, [r4, #0]
 80069b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80069b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80069bc:	d11b      	bne.n	80069f6 <_scanf_float+0x3aa>
 80069be:	9b01      	ldr	r3, [sp, #4]
 80069c0:	454b      	cmp	r3, r9
 80069c2:	eba3 0209 	sub.w	r2, r3, r9
 80069c6:	d123      	bne.n	8006a10 <_scanf_float+0x3c4>
 80069c8:	2200      	movs	r2, #0
 80069ca:	4659      	mov	r1, fp
 80069cc:	4640      	mov	r0, r8
 80069ce:	f000 fe7b 	bl	80076c8 <_strtod_r>
 80069d2:	6822      	ldr	r2, [r4, #0]
 80069d4:	9b03      	ldr	r3, [sp, #12]
 80069d6:	f012 0f02 	tst.w	r2, #2
 80069da:	4606      	mov	r6, r0
 80069dc:	460f      	mov	r7, r1
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	d021      	beq.n	8006a26 <_scanf_float+0x3da>
 80069e2:	1d1a      	adds	r2, r3, #4
 80069e4:	9903      	ldr	r1, [sp, #12]
 80069e6:	600a      	str	r2, [r1, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	e9c3 6700 	strd	r6, r7, [r3]
 80069ee:	68e3      	ldr	r3, [r4, #12]
 80069f0:	3301      	adds	r3, #1
 80069f2:	60e3      	str	r3, [r4, #12]
 80069f4:	e66d      	b.n	80066d2 <_scanf_float+0x86>
 80069f6:	9b04      	ldr	r3, [sp, #16]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d0e5      	beq.n	80069c8 <_scanf_float+0x37c>
 80069fc:	9905      	ldr	r1, [sp, #20]
 80069fe:	230a      	movs	r3, #10
 8006a00:	462a      	mov	r2, r5
 8006a02:	4640      	mov	r0, r8
 8006a04:	3101      	adds	r1, #1
 8006a06:	f000 fee1 	bl	80077cc <_strtol_r>
 8006a0a:	9b04      	ldr	r3, [sp, #16]
 8006a0c:	9e05      	ldr	r6, [sp, #20]
 8006a0e:	1ac2      	subs	r2, r0, r3
 8006a10:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006a14:	429e      	cmp	r6, r3
 8006a16:	bf28      	it	cs
 8006a18:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	4910      	ldr	r1, [pc, #64]	; (8006a60 <_scanf_float+0x414>)
 8006a20:	f000 f826 	bl	8006a70 <siprintf>
 8006a24:	e7d0      	b.n	80069c8 <_scanf_float+0x37c>
 8006a26:	f012 0f04 	tst.w	r2, #4
 8006a2a:	f103 0204 	add.w	r2, r3, #4
 8006a2e:	d1d9      	bne.n	80069e4 <_scanf_float+0x398>
 8006a30:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006a34:	f8cc 2000 	str.w	r2, [ip]
 8006a38:	f8d3 8000 	ldr.w	r8, [r3]
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	460b      	mov	r3, r1
 8006a40:	f7f9 ffe4 	bl	8000a0c <__aeabi_dcmpun>
 8006a44:	b128      	cbz	r0, 8006a52 <_scanf_float+0x406>
 8006a46:	4807      	ldr	r0, [pc, #28]	; (8006a64 <_scanf_float+0x418>)
 8006a48:	f000 f80e 	bl	8006a68 <nanf>
 8006a4c:	f8c8 0000 	str.w	r0, [r8]
 8006a50:	e7cd      	b.n	80069ee <_scanf_float+0x3a2>
 8006a52:	4630      	mov	r0, r6
 8006a54:	4639      	mov	r1, r7
 8006a56:	f7fa f837 	bl	8000ac8 <__aeabi_d2f>
 8006a5a:	e7f7      	b.n	8006a4c <_scanf_float+0x400>
 8006a5c:	2500      	movs	r5, #0
 8006a5e:	e638      	b.n	80066d2 <_scanf_float+0x86>
 8006a60:	0800a8a8 	.word	0x0800a8a8
 8006a64:	0800acb0 	.word	0x0800acb0

08006a68 <nanf>:
 8006a68:	4800      	ldr	r0, [pc, #0]	; (8006a6c <nanf+0x4>)
 8006a6a:	4770      	bx	lr
 8006a6c:	7fc00000 	.word	0x7fc00000

08006a70 <siprintf>:
 8006a70:	b40e      	push	{r1, r2, r3}
 8006a72:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a76:	b500      	push	{lr}
 8006a78:	b09c      	sub	sp, #112	; 0x70
 8006a7a:	ab1d      	add	r3, sp, #116	; 0x74
 8006a7c:	9002      	str	r0, [sp, #8]
 8006a7e:	9006      	str	r0, [sp, #24]
 8006a80:	9107      	str	r1, [sp, #28]
 8006a82:	9104      	str	r1, [sp, #16]
 8006a84:	4808      	ldr	r0, [pc, #32]	; (8006aa8 <siprintf+0x38>)
 8006a86:	4909      	ldr	r1, [pc, #36]	; (8006aac <siprintf+0x3c>)
 8006a88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a8c:	9105      	str	r1, [sp, #20]
 8006a8e:	6800      	ldr	r0, [r0, #0]
 8006a90:	a902      	add	r1, sp, #8
 8006a92:	9301      	str	r3, [sp, #4]
 8006a94:	f002 feba 	bl	800980c <_svfiprintf_r>
 8006a98:	2200      	movs	r2, #0
 8006a9a:	9b02      	ldr	r3, [sp, #8]
 8006a9c:	701a      	strb	r2, [r3, #0]
 8006a9e:	b01c      	add	sp, #112	; 0x70
 8006aa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006aa4:	b003      	add	sp, #12
 8006aa6:	4770      	bx	lr
 8006aa8:	20000010 	.word	0x20000010
 8006aac:	ffff0208 	.word	0xffff0208

08006ab0 <sulp>:
 8006ab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ab4:	460f      	mov	r7, r1
 8006ab6:	4690      	mov	r8, r2
 8006ab8:	f002 fc14 	bl	80092e4 <__ulp>
 8006abc:	4604      	mov	r4, r0
 8006abe:	460d      	mov	r5, r1
 8006ac0:	f1b8 0f00 	cmp.w	r8, #0
 8006ac4:	d011      	beq.n	8006aea <sulp+0x3a>
 8006ac6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006aca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	dd0b      	ble.n	8006aea <sulp+0x3a>
 8006ad2:	2400      	movs	r4, #0
 8006ad4:	051b      	lsls	r3, r3, #20
 8006ad6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006ada:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006ade:	4622      	mov	r2, r4
 8006ae0:	462b      	mov	r3, r5
 8006ae2:	f7f9 fcf9 	bl	80004d8 <__aeabi_dmul>
 8006ae6:	4604      	mov	r4, r0
 8006ae8:	460d      	mov	r5, r1
 8006aea:	4620      	mov	r0, r4
 8006aec:	4629      	mov	r1, r5
 8006aee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006af2:	0000      	movs	r0, r0
 8006af4:	0000      	movs	r0, r0
	...

08006af8 <_strtod_l>:
 8006af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006afc:	469b      	mov	fp, r3
 8006afe:	2300      	movs	r3, #0
 8006b00:	b09f      	sub	sp, #124	; 0x7c
 8006b02:	931a      	str	r3, [sp, #104]	; 0x68
 8006b04:	4b9e      	ldr	r3, [pc, #632]	; (8006d80 <_strtod_l+0x288>)
 8006b06:	4682      	mov	sl, r0
 8006b08:	681f      	ldr	r7, [r3, #0]
 8006b0a:	460e      	mov	r6, r1
 8006b0c:	4638      	mov	r0, r7
 8006b0e:	9215      	str	r2, [sp, #84]	; 0x54
 8006b10:	f7f9 fb1e 	bl	8000150 <strlen>
 8006b14:	f04f 0800 	mov.w	r8, #0
 8006b18:	4604      	mov	r4, r0
 8006b1a:	f04f 0900 	mov.w	r9, #0
 8006b1e:	9619      	str	r6, [sp, #100]	; 0x64
 8006b20:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006b22:	781a      	ldrb	r2, [r3, #0]
 8006b24:	2a2b      	cmp	r2, #43	; 0x2b
 8006b26:	d04c      	beq.n	8006bc2 <_strtod_l+0xca>
 8006b28:	d83a      	bhi.n	8006ba0 <_strtod_l+0xa8>
 8006b2a:	2a0d      	cmp	r2, #13
 8006b2c:	d833      	bhi.n	8006b96 <_strtod_l+0x9e>
 8006b2e:	2a08      	cmp	r2, #8
 8006b30:	d833      	bhi.n	8006b9a <_strtod_l+0xa2>
 8006b32:	2a00      	cmp	r2, #0
 8006b34:	d03d      	beq.n	8006bb2 <_strtod_l+0xba>
 8006b36:	2300      	movs	r3, #0
 8006b38:	930a      	str	r3, [sp, #40]	; 0x28
 8006b3a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006b3c:	782b      	ldrb	r3, [r5, #0]
 8006b3e:	2b30      	cmp	r3, #48	; 0x30
 8006b40:	f040 80aa 	bne.w	8006c98 <_strtod_l+0x1a0>
 8006b44:	786b      	ldrb	r3, [r5, #1]
 8006b46:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006b4a:	2b58      	cmp	r3, #88	; 0x58
 8006b4c:	d166      	bne.n	8006c1c <_strtod_l+0x124>
 8006b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b50:	4650      	mov	r0, sl
 8006b52:	9301      	str	r3, [sp, #4]
 8006b54:	ab1a      	add	r3, sp, #104	; 0x68
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	4a8a      	ldr	r2, [pc, #552]	; (8006d84 <_strtod_l+0x28c>)
 8006b5a:	f8cd b008 	str.w	fp, [sp, #8]
 8006b5e:	ab1b      	add	r3, sp, #108	; 0x6c
 8006b60:	a919      	add	r1, sp, #100	; 0x64
 8006b62:	f001 fd17 	bl	8008594 <__gethex>
 8006b66:	f010 0607 	ands.w	r6, r0, #7
 8006b6a:	4604      	mov	r4, r0
 8006b6c:	d005      	beq.n	8006b7a <_strtod_l+0x82>
 8006b6e:	2e06      	cmp	r6, #6
 8006b70:	d129      	bne.n	8006bc6 <_strtod_l+0xce>
 8006b72:	2300      	movs	r3, #0
 8006b74:	3501      	adds	r5, #1
 8006b76:	9519      	str	r5, [sp, #100]	; 0x64
 8006b78:	930a      	str	r3, [sp, #40]	; 0x28
 8006b7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f040 858a 	bne.w	8007696 <_strtod_l+0xb9e>
 8006b82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b84:	b1d3      	cbz	r3, 8006bbc <_strtod_l+0xc4>
 8006b86:	4642      	mov	r2, r8
 8006b88:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	4619      	mov	r1, r3
 8006b90:	b01f      	add	sp, #124	; 0x7c
 8006b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b96:	2a20      	cmp	r2, #32
 8006b98:	d1cd      	bne.n	8006b36 <_strtod_l+0x3e>
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	9319      	str	r3, [sp, #100]	; 0x64
 8006b9e:	e7bf      	b.n	8006b20 <_strtod_l+0x28>
 8006ba0:	2a2d      	cmp	r2, #45	; 0x2d
 8006ba2:	d1c8      	bne.n	8006b36 <_strtod_l+0x3e>
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	920a      	str	r2, [sp, #40]	; 0x28
 8006ba8:	1c5a      	adds	r2, r3, #1
 8006baa:	9219      	str	r2, [sp, #100]	; 0x64
 8006bac:	785b      	ldrb	r3, [r3, #1]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1c3      	bne.n	8006b3a <_strtod_l+0x42>
 8006bb2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006bb4:	9619      	str	r6, [sp, #100]	; 0x64
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f040 856b 	bne.w	8007692 <_strtod_l+0xb9a>
 8006bbc:	4642      	mov	r2, r8
 8006bbe:	464b      	mov	r3, r9
 8006bc0:	e7e4      	b.n	8006b8c <_strtod_l+0x94>
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	e7ef      	b.n	8006ba6 <_strtod_l+0xae>
 8006bc6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006bc8:	b13a      	cbz	r2, 8006bda <_strtod_l+0xe2>
 8006bca:	2135      	movs	r1, #53	; 0x35
 8006bcc:	a81c      	add	r0, sp, #112	; 0x70
 8006bce:	f002 fc8d 	bl	80094ec <__copybits>
 8006bd2:	4650      	mov	r0, sl
 8006bd4:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006bd6:	f002 f855 	bl	8008c84 <_Bfree>
 8006bda:	3e01      	subs	r6, #1
 8006bdc:	2e04      	cmp	r6, #4
 8006bde:	d806      	bhi.n	8006bee <_strtod_l+0xf6>
 8006be0:	e8df f006 	tbb	[pc, r6]
 8006be4:	1714030a 	.word	0x1714030a
 8006be8:	0a          	.byte	0x0a
 8006be9:	00          	.byte	0x00
 8006bea:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8006bee:	0721      	lsls	r1, r4, #28
 8006bf0:	d5c3      	bpl.n	8006b7a <_strtod_l+0x82>
 8006bf2:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006bf6:	e7c0      	b.n	8006b7a <_strtod_l+0x82>
 8006bf8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006bfa:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8006bfe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006c02:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006c06:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006c0a:	e7f0      	b.n	8006bee <_strtod_l+0xf6>
 8006c0c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006d88 <_strtod_l+0x290>
 8006c10:	e7ed      	b.n	8006bee <_strtod_l+0xf6>
 8006c12:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006c16:	f04f 38ff 	mov.w	r8, #4294967295
 8006c1a:	e7e8      	b.n	8006bee <_strtod_l+0xf6>
 8006c1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c1e:	1c5a      	adds	r2, r3, #1
 8006c20:	9219      	str	r2, [sp, #100]	; 0x64
 8006c22:	785b      	ldrb	r3, [r3, #1]
 8006c24:	2b30      	cmp	r3, #48	; 0x30
 8006c26:	d0f9      	beq.n	8006c1c <_strtod_l+0x124>
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d0a6      	beq.n	8006b7a <_strtod_l+0x82>
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	9307      	str	r3, [sp, #28]
 8006c30:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c32:	220a      	movs	r2, #10
 8006c34:	9308      	str	r3, [sp, #32]
 8006c36:	2300      	movs	r3, #0
 8006c38:	469b      	mov	fp, r3
 8006c3a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006c3e:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006c40:	7805      	ldrb	r5, [r0, #0]
 8006c42:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8006c46:	b2d9      	uxtb	r1, r3
 8006c48:	2909      	cmp	r1, #9
 8006c4a:	d927      	bls.n	8006c9c <_strtod_l+0x1a4>
 8006c4c:	4622      	mov	r2, r4
 8006c4e:	4639      	mov	r1, r7
 8006c50:	f002 fef2 	bl	8009a38 <strncmp>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d033      	beq.n	8006cc0 <_strtod_l+0x1c8>
 8006c58:	2000      	movs	r0, #0
 8006c5a:	462a      	mov	r2, r5
 8006c5c:	465c      	mov	r4, fp
 8006c5e:	4603      	mov	r3, r0
 8006c60:	9004      	str	r0, [sp, #16]
 8006c62:	2a65      	cmp	r2, #101	; 0x65
 8006c64:	d001      	beq.n	8006c6a <_strtod_l+0x172>
 8006c66:	2a45      	cmp	r2, #69	; 0x45
 8006c68:	d114      	bne.n	8006c94 <_strtod_l+0x19c>
 8006c6a:	b91c      	cbnz	r4, 8006c74 <_strtod_l+0x17c>
 8006c6c:	9a07      	ldr	r2, [sp, #28]
 8006c6e:	4302      	orrs	r2, r0
 8006c70:	d09f      	beq.n	8006bb2 <_strtod_l+0xba>
 8006c72:	2400      	movs	r4, #0
 8006c74:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8006c76:	1c72      	adds	r2, r6, #1
 8006c78:	9219      	str	r2, [sp, #100]	; 0x64
 8006c7a:	7872      	ldrb	r2, [r6, #1]
 8006c7c:	2a2b      	cmp	r2, #43	; 0x2b
 8006c7e:	d079      	beq.n	8006d74 <_strtod_l+0x27c>
 8006c80:	2a2d      	cmp	r2, #45	; 0x2d
 8006c82:	f000 8083 	beq.w	8006d8c <_strtod_l+0x294>
 8006c86:	2700      	movs	r7, #0
 8006c88:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006c8c:	2909      	cmp	r1, #9
 8006c8e:	f240 8083 	bls.w	8006d98 <_strtod_l+0x2a0>
 8006c92:	9619      	str	r6, [sp, #100]	; 0x64
 8006c94:	2500      	movs	r5, #0
 8006c96:	e09f      	b.n	8006dd8 <_strtod_l+0x2e0>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e7c8      	b.n	8006c2e <_strtod_l+0x136>
 8006c9c:	f1bb 0f08 	cmp.w	fp, #8
 8006ca0:	bfd5      	itete	le
 8006ca2:	9906      	ldrle	r1, [sp, #24]
 8006ca4:	9905      	ldrgt	r1, [sp, #20]
 8006ca6:	fb02 3301 	mlale	r3, r2, r1, r3
 8006caa:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006cae:	f100 0001 	add.w	r0, r0, #1
 8006cb2:	bfd4      	ite	le
 8006cb4:	9306      	strle	r3, [sp, #24]
 8006cb6:	9305      	strgt	r3, [sp, #20]
 8006cb8:	f10b 0b01 	add.w	fp, fp, #1
 8006cbc:	9019      	str	r0, [sp, #100]	; 0x64
 8006cbe:	e7be      	b.n	8006c3e <_strtod_l+0x146>
 8006cc0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006cc2:	191a      	adds	r2, r3, r4
 8006cc4:	9219      	str	r2, [sp, #100]	; 0x64
 8006cc6:	5d1a      	ldrb	r2, [r3, r4]
 8006cc8:	f1bb 0f00 	cmp.w	fp, #0
 8006ccc:	d036      	beq.n	8006d3c <_strtod_l+0x244>
 8006cce:	465c      	mov	r4, fp
 8006cd0:	9004      	str	r0, [sp, #16]
 8006cd2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006cd6:	2b09      	cmp	r3, #9
 8006cd8:	d912      	bls.n	8006d00 <_strtod_l+0x208>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e7c1      	b.n	8006c62 <_strtod_l+0x16a>
 8006cde:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	1c5a      	adds	r2, r3, #1
 8006ce4:	9219      	str	r2, [sp, #100]	; 0x64
 8006ce6:	785a      	ldrb	r2, [r3, #1]
 8006ce8:	2a30      	cmp	r2, #48	; 0x30
 8006cea:	d0f8      	beq.n	8006cde <_strtod_l+0x1e6>
 8006cec:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006cf0:	2b08      	cmp	r3, #8
 8006cf2:	f200 84d5 	bhi.w	80076a0 <_strtod_l+0xba8>
 8006cf6:	9004      	str	r0, [sp, #16]
 8006cf8:	2000      	movs	r0, #0
 8006cfa:	4604      	mov	r4, r0
 8006cfc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006cfe:	9308      	str	r3, [sp, #32]
 8006d00:	3a30      	subs	r2, #48	; 0x30
 8006d02:	f100 0301 	add.w	r3, r0, #1
 8006d06:	d013      	beq.n	8006d30 <_strtod_l+0x238>
 8006d08:	9904      	ldr	r1, [sp, #16]
 8006d0a:	1905      	adds	r5, r0, r4
 8006d0c:	4419      	add	r1, r3
 8006d0e:	9104      	str	r1, [sp, #16]
 8006d10:	4623      	mov	r3, r4
 8006d12:	210a      	movs	r1, #10
 8006d14:	42ab      	cmp	r3, r5
 8006d16:	d113      	bne.n	8006d40 <_strtod_l+0x248>
 8006d18:	1823      	adds	r3, r4, r0
 8006d1a:	2b08      	cmp	r3, #8
 8006d1c:	f104 0401 	add.w	r4, r4, #1
 8006d20:	4404      	add	r4, r0
 8006d22:	dc1b      	bgt.n	8006d5c <_strtod_l+0x264>
 8006d24:	230a      	movs	r3, #10
 8006d26:	9906      	ldr	r1, [sp, #24]
 8006d28:	fb03 2301 	mla	r3, r3, r1, r2
 8006d2c:	9306      	str	r3, [sp, #24]
 8006d2e:	2300      	movs	r3, #0
 8006d30:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006d32:	4618      	mov	r0, r3
 8006d34:	1c51      	adds	r1, r2, #1
 8006d36:	9119      	str	r1, [sp, #100]	; 0x64
 8006d38:	7852      	ldrb	r2, [r2, #1]
 8006d3a:	e7ca      	b.n	8006cd2 <_strtod_l+0x1da>
 8006d3c:	4658      	mov	r0, fp
 8006d3e:	e7d3      	b.n	8006ce8 <_strtod_l+0x1f0>
 8006d40:	2b08      	cmp	r3, #8
 8006d42:	dc04      	bgt.n	8006d4e <_strtod_l+0x256>
 8006d44:	9f06      	ldr	r7, [sp, #24]
 8006d46:	434f      	muls	r7, r1
 8006d48:	9706      	str	r7, [sp, #24]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	e7e2      	b.n	8006d14 <_strtod_l+0x21c>
 8006d4e:	1c5f      	adds	r7, r3, #1
 8006d50:	2f10      	cmp	r7, #16
 8006d52:	bfde      	ittt	le
 8006d54:	9f05      	ldrle	r7, [sp, #20]
 8006d56:	434f      	mulle	r7, r1
 8006d58:	9705      	strle	r7, [sp, #20]
 8006d5a:	e7f6      	b.n	8006d4a <_strtod_l+0x252>
 8006d5c:	2c10      	cmp	r4, #16
 8006d5e:	bfdf      	itttt	le
 8006d60:	230a      	movle	r3, #10
 8006d62:	9905      	ldrle	r1, [sp, #20]
 8006d64:	fb03 2301 	mlale	r3, r3, r1, r2
 8006d68:	9305      	strle	r3, [sp, #20]
 8006d6a:	e7e0      	b.n	8006d2e <_strtod_l+0x236>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	9304      	str	r3, [sp, #16]
 8006d70:	2301      	movs	r3, #1
 8006d72:	e77b      	b.n	8006c6c <_strtod_l+0x174>
 8006d74:	2700      	movs	r7, #0
 8006d76:	1cb2      	adds	r2, r6, #2
 8006d78:	9219      	str	r2, [sp, #100]	; 0x64
 8006d7a:	78b2      	ldrb	r2, [r6, #2]
 8006d7c:	e784      	b.n	8006c88 <_strtod_l+0x190>
 8006d7e:	bf00      	nop
 8006d80:	0800aaf8 	.word	0x0800aaf8
 8006d84:	0800a8b0 	.word	0x0800a8b0
 8006d88:	7ff00000 	.word	0x7ff00000
 8006d8c:	2701      	movs	r7, #1
 8006d8e:	e7f2      	b.n	8006d76 <_strtod_l+0x27e>
 8006d90:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006d92:	1c51      	adds	r1, r2, #1
 8006d94:	9119      	str	r1, [sp, #100]	; 0x64
 8006d96:	7852      	ldrb	r2, [r2, #1]
 8006d98:	2a30      	cmp	r2, #48	; 0x30
 8006d9a:	d0f9      	beq.n	8006d90 <_strtod_l+0x298>
 8006d9c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006da0:	2908      	cmp	r1, #8
 8006da2:	f63f af77 	bhi.w	8006c94 <_strtod_l+0x19c>
 8006da6:	f04f 0e0a 	mov.w	lr, #10
 8006daa:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8006dae:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006db0:	9209      	str	r2, [sp, #36]	; 0x24
 8006db2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006db4:	1c51      	adds	r1, r2, #1
 8006db6:	9119      	str	r1, [sp, #100]	; 0x64
 8006db8:	7852      	ldrb	r2, [r2, #1]
 8006dba:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006dbe:	2d09      	cmp	r5, #9
 8006dc0:	d935      	bls.n	8006e2e <_strtod_l+0x336>
 8006dc2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006dc4:	1b49      	subs	r1, r1, r5
 8006dc6:	2908      	cmp	r1, #8
 8006dc8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006dcc:	dc02      	bgt.n	8006dd4 <_strtod_l+0x2dc>
 8006dce:	4565      	cmp	r5, ip
 8006dd0:	bfa8      	it	ge
 8006dd2:	4665      	movge	r5, ip
 8006dd4:	b107      	cbz	r7, 8006dd8 <_strtod_l+0x2e0>
 8006dd6:	426d      	negs	r5, r5
 8006dd8:	2c00      	cmp	r4, #0
 8006dda:	d14c      	bne.n	8006e76 <_strtod_l+0x37e>
 8006ddc:	9907      	ldr	r1, [sp, #28]
 8006dde:	4301      	orrs	r1, r0
 8006de0:	f47f aecb 	bne.w	8006b7a <_strtod_l+0x82>
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f47f aee4 	bne.w	8006bb2 <_strtod_l+0xba>
 8006dea:	2a69      	cmp	r2, #105	; 0x69
 8006dec:	d026      	beq.n	8006e3c <_strtod_l+0x344>
 8006dee:	dc23      	bgt.n	8006e38 <_strtod_l+0x340>
 8006df0:	2a49      	cmp	r2, #73	; 0x49
 8006df2:	d023      	beq.n	8006e3c <_strtod_l+0x344>
 8006df4:	2a4e      	cmp	r2, #78	; 0x4e
 8006df6:	f47f aedc 	bne.w	8006bb2 <_strtod_l+0xba>
 8006dfa:	499d      	ldr	r1, [pc, #628]	; (8007070 <_strtod_l+0x578>)
 8006dfc:	a819      	add	r0, sp, #100	; 0x64
 8006dfe:	f001 fe17 	bl	8008a30 <__match>
 8006e02:	2800      	cmp	r0, #0
 8006e04:	f43f aed5 	beq.w	8006bb2 <_strtod_l+0xba>
 8006e08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006e0a:	781b      	ldrb	r3, [r3, #0]
 8006e0c:	2b28      	cmp	r3, #40	; 0x28
 8006e0e:	d12c      	bne.n	8006e6a <_strtod_l+0x372>
 8006e10:	4998      	ldr	r1, [pc, #608]	; (8007074 <_strtod_l+0x57c>)
 8006e12:	aa1c      	add	r2, sp, #112	; 0x70
 8006e14:	a819      	add	r0, sp, #100	; 0x64
 8006e16:	f001 fe1f 	bl	8008a58 <__hexnan>
 8006e1a:	2805      	cmp	r0, #5
 8006e1c:	d125      	bne.n	8006e6a <_strtod_l+0x372>
 8006e1e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e20:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8006e24:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006e28:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006e2c:	e6a5      	b.n	8006b7a <_strtod_l+0x82>
 8006e2e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8006e32:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8006e36:	e7bc      	b.n	8006db2 <_strtod_l+0x2ba>
 8006e38:	2a6e      	cmp	r2, #110	; 0x6e
 8006e3a:	e7dc      	b.n	8006df6 <_strtod_l+0x2fe>
 8006e3c:	498e      	ldr	r1, [pc, #568]	; (8007078 <_strtod_l+0x580>)
 8006e3e:	a819      	add	r0, sp, #100	; 0x64
 8006e40:	f001 fdf6 	bl	8008a30 <__match>
 8006e44:	2800      	cmp	r0, #0
 8006e46:	f43f aeb4 	beq.w	8006bb2 <_strtod_l+0xba>
 8006e4a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006e4c:	498b      	ldr	r1, [pc, #556]	; (800707c <_strtod_l+0x584>)
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	a819      	add	r0, sp, #100	; 0x64
 8006e52:	9319      	str	r3, [sp, #100]	; 0x64
 8006e54:	f001 fdec 	bl	8008a30 <__match>
 8006e58:	b910      	cbnz	r0, 8006e60 <_strtod_l+0x368>
 8006e5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	9319      	str	r3, [sp, #100]	; 0x64
 8006e60:	f04f 0800 	mov.w	r8, #0
 8006e64:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007080 <_strtod_l+0x588>
 8006e68:	e687      	b.n	8006b7a <_strtod_l+0x82>
 8006e6a:	4886      	ldr	r0, [pc, #536]	; (8007084 <_strtod_l+0x58c>)
 8006e6c:	f002 fdce 	bl	8009a0c <nan>
 8006e70:	4680      	mov	r8, r0
 8006e72:	4689      	mov	r9, r1
 8006e74:	e681      	b.n	8006b7a <_strtod_l+0x82>
 8006e76:	9b04      	ldr	r3, [sp, #16]
 8006e78:	f1bb 0f00 	cmp.w	fp, #0
 8006e7c:	bf08      	it	eq
 8006e7e:	46a3      	moveq	fp, r4
 8006e80:	1aeb      	subs	r3, r5, r3
 8006e82:	2c10      	cmp	r4, #16
 8006e84:	9806      	ldr	r0, [sp, #24]
 8006e86:	4626      	mov	r6, r4
 8006e88:	9307      	str	r3, [sp, #28]
 8006e8a:	bfa8      	it	ge
 8006e8c:	2610      	movge	r6, #16
 8006e8e:	f7f9 faa9 	bl	80003e4 <__aeabi_ui2d>
 8006e92:	2c09      	cmp	r4, #9
 8006e94:	4680      	mov	r8, r0
 8006e96:	4689      	mov	r9, r1
 8006e98:	dd13      	ble.n	8006ec2 <_strtod_l+0x3ca>
 8006e9a:	4b7b      	ldr	r3, [pc, #492]	; (8007088 <_strtod_l+0x590>)
 8006e9c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006ea0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006ea4:	f7f9 fb18 	bl	80004d8 <__aeabi_dmul>
 8006ea8:	4680      	mov	r8, r0
 8006eaa:	9805      	ldr	r0, [sp, #20]
 8006eac:	4689      	mov	r9, r1
 8006eae:	f7f9 fa99 	bl	80003e4 <__aeabi_ui2d>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4640      	mov	r0, r8
 8006eb8:	4649      	mov	r1, r9
 8006eba:	f7f9 f957 	bl	800016c <__adddf3>
 8006ebe:	4680      	mov	r8, r0
 8006ec0:	4689      	mov	r9, r1
 8006ec2:	2c0f      	cmp	r4, #15
 8006ec4:	dc36      	bgt.n	8006f34 <_strtod_l+0x43c>
 8006ec6:	9b07      	ldr	r3, [sp, #28]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f43f ae56 	beq.w	8006b7a <_strtod_l+0x82>
 8006ece:	dd22      	ble.n	8006f16 <_strtod_l+0x41e>
 8006ed0:	2b16      	cmp	r3, #22
 8006ed2:	dc09      	bgt.n	8006ee8 <_strtod_l+0x3f0>
 8006ed4:	496c      	ldr	r1, [pc, #432]	; (8007088 <_strtod_l+0x590>)
 8006ed6:	4642      	mov	r2, r8
 8006ed8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006edc:	464b      	mov	r3, r9
 8006ede:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ee2:	f7f9 faf9 	bl	80004d8 <__aeabi_dmul>
 8006ee6:	e7c3      	b.n	8006e70 <_strtod_l+0x378>
 8006ee8:	9a07      	ldr	r2, [sp, #28]
 8006eea:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	db20      	blt.n	8006f34 <_strtod_l+0x43c>
 8006ef2:	4d65      	ldr	r5, [pc, #404]	; (8007088 <_strtod_l+0x590>)
 8006ef4:	f1c4 040f 	rsb	r4, r4, #15
 8006ef8:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8006efc:	4642      	mov	r2, r8
 8006efe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f02:	464b      	mov	r3, r9
 8006f04:	f7f9 fae8 	bl	80004d8 <__aeabi_dmul>
 8006f08:	9b07      	ldr	r3, [sp, #28]
 8006f0a:	1b1c      	subs	r4, r3, r4
 8006f0c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006f10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f14:	e7e5      	b.n	8006ee2 <_strtod_l+0x3ea>
 8006f16:	9b07      	ldr	r3, [sp, #28]
 8006f18:	3316      	adds	r3, #22
 8006f1a:	db0b      	blt.n	8006f34 <_strtod_l+0x43c>
 8006f1c:	9b04      	ldr	r3, [sp, #16]
 8006f1e:	4640      	mov	r0, r8
 8006f20:	1b5d      	subs	r5, r3, r5
 8006f22:	4b59      	ldr	r3, [pc, #356]	; (8007088 <_strtod_l+0x590>)
 8006f24:	4649      	mov	r1, r9
 8006f26:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006f2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f2e:	f7f9 fbfd 	bl	800072c <__aeabi_ddiv>
 8006f32:	e79d      	b.n	8006e70 <_strtod_l+0x378>
 8006f34:	9b07      	ldr	r3, [sp, #28]
 8006f36:	1ba6      	subs	r6, r4, r6
 8006f38:	441e      	add	r6, r3
 8006f3a:	2e00      	cmp	r6, #0
 8006f3c:	dd74      	ble.n	8007028 <_strtod_l+0x530>
 8006f3e:	f016 030f 	ands.w	r3, r6, #15
 8006f42:	d00a      	beq.n	8006f5a <_strtod_l+0x462>
 8006f44:	4950      	ldr	r1, [pc, #320]	; (8007088 <_strtod_l+0x590>)
 8006f46:	4642      	mov	r2, r8
 8006f48:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006f4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f50:	464b      	mov	r3, r9
 8006f52:	f7f9 fac1 	bl	80004d8 <__aeabi_dmul>
 8006f56:	4680      	mov	r8, r0
 8006f58:	4689      	mov	r9, r1
 8006f5a:	f036 060f 	bics.w	r6, r6, #15
 8006f5e:	d052      	beq.n	8007006 <_strtod_l+0x50e>
 8006f60:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8006f64:	dd27      	ble.n	8006fb6 <_strtod_l+0x4be>
 8006f66:	f04f 0b00 	mov.w	fp, #0
 8006f6a:	f8cd b010 	str.w	fp, [sp, #16]
 8006f6e:	f8cd b020 	str.w	fp, [sp, #32]
 8006f72:	f8cd b018 	str.w	fp, [sp, #24]
 8006f76:	2322      	movs	r3, #34	; 0x22
 8006f78:	f04f 0800 	mov.w	r8, #0
 8006f7c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007080 <_strtod_l+0x588>
 8006f80:	f8ca 3000 	str.w	r3, [sl]
 8006f84:	9b08      	ldr	r3, [sp, #32]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f43f adf7 	beq.w	8006b7a <_strtod_l+0x82>
 8006f8c:	4650      	mov	r0, sl
 8006f8e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006f90:	f001 fe78 	bl	8008c84 <_Bfree>
 8006f94:	4650      	mov	r0, sl
 8006f96:	9906      	ldr	r1, [sp, #24]
 8006f98:	f001 fe74 	bl	8008c84 <_Bfree>
 8006f9c:	4650      	mov	r0, sl
 8006f9e:	9904      	ldr	r1, [sp, #16]
 8006fa0:	f001 fe70 	bl	8008c84 <_Bfree>
 8006fa4:	4650      	mov	r0, sl
 8006fa6:	9908      	ldr	r1, [sp, #32]
 8006fa8:	f001 fe6c 	bl	8008c84 <_Bfree>
 8006fac:	4659      	mov	r1, fp
 8006fae:	4650      	mov	r0, sl
 8006fb0:	f001 fe68 	bl	8008c84 <_Bfree>
 8006fb4:	e5e1      	b.n	8006b7a <_strtod_l+0x82>
 8006fb6:	4b35      	ldr	r3, [pc, #212]	; (800708c <_strtod_l+0x594>)
 8006fb8:	4640      	mov	r0, r8
 8006fba:	9305      	str	r3, [sp, #20]
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	4649      	mov	r1, r9
 8006fc0:	461f      	mov	r7, r3
 8006fc2:	1136      	asrs	r6, r6, #4
 8006fc4:	2e01      	cmp	r6, #1
 8006fc6:	dc21      	bgt.n	800700c <_strtod_l+0x514>
 8006fc8:	b10b      	cbz	r3, 8006fce <_strtod_l+0x4d6>
 8006fca:	4680      	mov	r8, r0
 8006fcc:	4689      	mov	r9, r1
 8006fce:	4b2f      	ldr	r3, [pc, #188]	; (800708c <_strtod_l+0x594>)
 8006fd0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006fd4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006fd8:	4642      	mov	r2, r8
 8006fda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fde:	464b      	mov	r3, r9
 8006fe0:	f7f9 fa7a 	bl	80004d8 <__aeabi_dmul>
 8006fe4:	4b26      	ldr	r3, [pc, #152]	; (8007080 <_strtod_l+0x588>)
 8006fe6:	460a      	mov	r2, r1
 8006fe8:	400b      	ands	r3, r1
 8006fea:	4929      	ldr	r1, [pc, #164]	; (8007090 <_strtod_l+0x598>)
 8006fec:	4680      	mov	r8, r0
 8006fee:	428b      	cmp	r3, r1
 8006ff0:	d8b9      	bhi.n	8006f66 <_strtod_l+0x46e>
 8006ff2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006ff6:	428b      	cmp	r3, r1
 8006ff8:	bf86      	itte	hi
 8006ffa:	f04f 38ff 	movhi.w	r8, #4294967295
 8006ffe:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007094 <_strtod_l+0x59c>
 8007002:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007006:	2300      	movs	r3, #0
 8007008:	9305      	str	r3, [sp, #20]
 800700a:	e07f      	b.n	800710c <_strtod_l+0x614>
 800700c:	07f2      	lsls	r2, r6, #31
 800700e:	d505      	bpl.n	800701c <_strtod_l+0x524>
 8007010:	9b05      	ldr	r3, [sp, #20]
 8007012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007016:	f7f9 fa5f 	bl	80004d8 <__aeabi_dmul>
 800701a:	2301      	movs	r3, #1
 800701c:	9a05      	ldr	r2, [sp, #20]
 800701e:	3701      	adds	r7, #1
 8007020:	3208      	adds	r2, #8
 8007022:	1076      	asrs	r6, r6, #1
 8007024:	9205      	str	r2, [sp, #20]
 8007026:	e7cd      	b.n	8006fc4 <_strtod_l+0x4cc>
 8007028:	d0ed      	beq.n	8007006 <_strtod_l+0x50e>
 800702a:	4276      	negs	r6, r6
 800702c:	f016 020f 	ands.w	r2, r6, #15
 8007030:	d00a      	beq.n	8007048 <_strtod_l+0x550>
 8007032:	4b15      	ldr	r3, [pc, #84]	; (8007088 <_strtod_l+0x590>)
 8007034:	4640      	mov	r0, r8
 8007036:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800703a:	4649      	mov	r1, r9
 800703c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007040:	f7f9 fb74 	bl	800072c <__aeabi_ddiv>
 8007044:	4680      	mov	r8, r0
 8007046:	4689      	mov	r9, r1
 8007048:	1136      	asrs	r6, r6, #4
 800704a:	d0dc      	beq.n	8007006 <_strtod_l+0x50e>
 800704c:	2e1f      	cmp	r6, #31
 800704e:	dd23      	ble.n	8007098 <_strtod_l+0x5a0>
 8007050:	f04f 0b00 	mov.w	fp, #0
 8007054:	f8cd b010 	str.w	fp, [sp, #16]
 8007058:	f8cd b020 	str.w	fp, [sp, #32]
 800705c:	f8cd b018 	str.w	fp, [sp, #24]
 8007060:	2322      	movs	r3, #34	; 0x22
 8007062:	f04f 0800 	mov.w	r8, #0
 8007066:	f04f 0900 	mov.w	r9, #0
 800706a:	f8ca 3000 	str.w	r3, [sl]
 800706e:	e789      	b.n	8006f84 <_strtod_l+0x48c>
 8007070:	0800a881 	.word	0x0800a881
 8007074:	0800a8c4 	.word	0x0800a8c4
 8007078:	0800a879 	.word	0x0800a879
 800707c:	0800aa04 	.word	0x0800aa04
 8007080:	7ff00000 	.word	0x7ff00000
 8007084:	0800acb0 	.word	0x0800acb0
 8007088:	0800ab90 	.word	0x0800ab90
 800708c:	0800ab68 	.word	0x0800ab68
 8007090:	7ca00000 	.word	0x7ca00000
 8007094:	7fefffff 	.word	0x7fefffff
 8007098:	f016 0310 	ands.w	r3, r6, #16
 800709c:	bf18      	it	ne
 800709e:	236a      	movne	r3, #106	; 0x6a
 80070a0:	4640      	mov	r0, r8
 80070a2:	9305      	str	r3, [sp, #20]
 80070a4:	4649      	mov	r1, r9
 80070a6:	2300      	movs	r3, #0
 80070a8:	4fb0      	ldr	r7, [pc, #704]	; (800736c <_strtod_l+0x874>)
 80070aa:	07f2      	lsls	r2, r6, #31
 80070ac:	d504      	bpl.n	80070b8 <_strtod_l+0x5c0>
 80070ae:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070b2:	f7f9 fa11 	bl	80004d8 <__aeabi_dmul>
 80070b6:	2301      	movs	r3, #1
 80070b8:	1076      	asrs	r6, r6, #1
 80070ba:	f107 0708 	add.w	r7, r7, #8
 80070be:	d1f4      	bne.n	80070aa <_strtod_l+0x5b2>
 80070c0:	b10b      	cbz	r3, 80070c6 <_strtod_l+0x5ce>
 80070c2:	4680      	mov	r8, r0
 80070c4:	4689      	mov	r9, r1
 80070c6:	9b05      	ldr	r3, [sp, #20]
 80070c8:	b1c3      	cbz	r3, 80070fc <_strtod_l+0x604>
 80070ca:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80070ce:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	4649      	mov	r1, r9
 80070d6:	dd11      	ble.n	80070fc <_strtod_l+0x604>
 80070d8:	2b1f      	cmp	r3, #31
 80070da:	f340 8127 	ble.w	800732c <_strtod_l+0x834>
 80070de:	2b34      	cmp	r3, #52	; 0x34
 80070e0:	bfd8      	it	le
 80070e2:	f04f 33ff 	movle.w	r3, #4294967295
 80070e6:	f04f 0800 	mov.w	r8, #0
 80070ea:	bfcf      	iteee	gt
 80070ec:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80070f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80070f4:	fa03 f202 	lslle.w	r2, r3, r2
 80070f8:	ea02 0901 	andle.w	r9, r2, r1
 80070fc:	2200      	movs	r2, #0
 80070fe:	2300      	movs	r3, #0
 8007100:	4640      	mov	r0, r8
 8007102:	4649      	mov	r1, r9
 8007104:	f7f9 fc50 	bl	80009a8 <__aeabi_dcmpeq>
 8007108:	2800      	cmp	r0, #0
 800710a:	d1a1      	bne.n	8007050 <_strtod_l+0x558>
 800710c:	9b06      	ldr	r3, [sp, #24]
 800710e:	465a      	mov	r2, fp
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	4650      	mov	r0, sl
 8007114:	4623      	mov	r3, r4
 8007116:	9908      	ldr	r1, [sp, #32]
 8007118:	f001 fe1c 	bl	8008d54 <__s2b>
 800711c:	9008      	str	r0, [sp, #32]
 800711e:	2800      	cmp	r0, #0
 8007120:	f43f af21 	beq.w	8006f66 <_strtod_l+0x46e>
 8007124:	9b04      	ldr	r3, [sp, #16]
 8007126:	f04f 0b00 	mov.w	fp, #0
 800712a:	1b5d      	subs	r5, r3, r5
 800712c:	9b07      	ldr	r3, [sp, #28]
 800712e:	f8cd b010 	str.w	fp, [sp, #16]
 8007132:	2b00      	cmp	r3, #0
 8007134:	bfb4      	ite	lt
 8007136:	462b      	movlt	r3, r5
 8007138:	2300      	movge	r3, #0
 800713a:	930e      	str	r3, [sp, #56]	; 0x38
 800713c:	9b07      	ldr	r3, [sp, #28]
 800713e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007142:	9314      	str	r3, [sp, #80]	; 0x50
 8007144:	9b08      	ldr	r3, [sp, #32]
 8007146:	4650      	mov	r0, sl
 8007148:	6859      	ldr	r1, [r3, #4]
 800714a:	f001 fd5b 	bl	8008c04 <_Balloc>
 800714e:	9006      	str	r0, [sp, #24]
 8007150:	2800      	cmp	r0, #0
 8007152:	f43f af10 	beq.w	8006f76 <_strtod_l+0x47e>
 8007156:	9b08      	ldr	r3, [sp, #32]
 8007158:	300c      	adds	r0, #12
 800715a:	691a      	ldr	r2, [r3, #16]
 800715c:	f103 010c 	add.w	r1, r3, #12
 8007160:	3202      	adds	r2, #2
 8007162:	0092      	lsls	r2, r2, #2
 8007164:	f001 fd40 	bl	8008be8 <memcpy>
 8007168:	ab1c      	add	r3, sp, #112	; 0x70
 800716a:	9301      	str	r3, [sp, #4]
 800716c:	ab1b      	add	r3, sp, #108	; 0x6c
 800716e:	9300      	str	r3, [sp, #0]
 8007170:	4642      	mov	r2, r8
 8007172:	464b      	mov	r3, r9
 8007174:	4650      	mov	r0, sl
 8007176:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800717a:	f002 f92d 	bl	80093d8 <__d2b>
 800717e:	901a      	str	r0, [sp, #104]	; 0x68
 8007180:	2800      	cmp	r0, #0
 8007182:	f43f aef8 	beq.w	8006f76 <_strtod_l+0x47e>
 8007186:	2101      	movs	r1, #1
 8007188:	4650      	mov	r0, sl
 800718a:	f001 fe7b 	bl	8008e84 <__i2b>
 800718e:	4603      	mov	r3, r0
 8007190:	9004      	str	r0, [sp, #16]
 8007192:	2800      	cmp	r0, #0
 8007194:	f43f aeef 	beq.w	8006f76 <_strtod_l+0x47e>
 8007198:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800719a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800719c:	2d00      	cmp	r5, #0
 800719e:	bfab      	itete	ge
 80071a0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80071a2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80071a4:	18ee      	addge	r6, r5, r3
 80071a6:	1b5c      	sublt	r4, r3, r5
 80071a8:	9b05      	ldr	r3, [sp, #20]
 80071aa:	bfa8      	it	ge
 80071ac:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80071ae:	eba5 0503 	sub.w	r5, r5, r3
 80071b2:	4415      	add	r5, r2
 80071b4:	4b6e      	ldr	r3, [pc, #440]	; (8007370 <_strtod_l+0x878>)
 80071b6:	f105 35ff 	add.w	r5, r5, #4294967295
 80071ba:	bfb8      	it	lt
 80071bc:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80071be:	429d      	cmp	r5, r3
 80071c0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80071c4:	f280 80c4 	bge.w	8007350 <_strtod_l+0x858>
 80071c8:	1b5b      	subs	r3, r3, r5
 80071ca:	2b1f      	cmp	r3, #31
 80071cc:	f04f 0701 	mov.w	r7, #1
 80071d0:	eba2 0203 	sub.w	r2, r2, r3
 80071d4:	f300 80b1 	bgt.w	800733a <_strtod_l+0x842>
 80071d8:	2500      	movs	r5, #0
 80071da:	fa07 f303 	lsl.w	r3, r7, r3
 80071de:	930f      	str	r3, [sp, #60]	; 0x3c
 80071e0:	18b7      	adds	r7, r6, r2
 80071e2:	9b05      	ldr	r3, [sp, #20]
 80071e4:	42be      	cmp	r6, r7
 80071e6:	4414      	add	r4, r2
 80071e8:	441c      	add	r4, r3
 80071ea:	4633      	mov	r3, r6
 80071ec:	bfa8      	it	ge
 80071ee:	463b      	movge	r3, r7
 80071f0:	42a3      	cmp	r3, r4
 80071f2:	bfa8      	it	ge
 80071f4:	4623      	movge	r3, r4
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bfc2      	ittt	gt
 80071fa:	1aff      	subgt	r7, r7, r3
 80071fc:	1ae4      	subgt	r4, r4, r3
 80071fe:	1af6      	subgt	r6, r6, r3
 8007200:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007202:	2b00      	cmp	r3, #0
 8007204:	dd17      	ble.n	8007236 <_strtod_l+0x73e>
 8007206:	461a      	mov	r2, r3
 8007208:	4650      	mov	r0, sl
 800720a:	9904      	ldr	r1, [sp, #16]
 800720c:	f001 fef8 	bl	8009000 <__pow5mult>
 8007210:	9004      	str	r0, [sp, #16]
 8007212:	2800      	cmp	r0, #0
 8007214:	f43f aeaf 	beq.w	8006f76 <_strtod_l+0x47e>
 8007218:	4601      	mov	r1, r0
 800721a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800721c:	4650      	mov	r0, sl
 800721e:	f001 fe47 	bl	8008eb0 <__multiply>
 8007222:	9009      	str	r0, [sp, #36]	; 0x24
 8007224:	2800      	cmp	r0, #0
 8007226:	f43f aea6 	beq.w	8006f76 <_strtod_l+0x47e>
 800722a:	4650      	mov	r0, sl
 800722c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800722e:	f001 fd29 	bl	8008c84 <_Bfree>
 8007232:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007234:	931a      	str	r3, [sp, #104]	; 0x68
 8007236:	2f00      	cmp	r7, #0
 8007238:	f300 808e 	bgt.w	8007358 <_strtod_l+0x860>
 800723c:	9b07      	ldr	r3, [sp, #28]
 800723e:	2b00      	cmp	r3, #0
 8007240:	dd08      	ble.n	8007254 <_strtod_l+0x75c>
 8007242:	4650      	mov	r0, sl
 8007244:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007246:	9906      	ldr	r1, [sp, #24]
 8007248:	f001 feda 	bl	8009000 <__pow5mult>
 800724c:	9006      	str	r0, [sp, #24]
 800724e:	2800      	cmp	r0, #0
 8007250:	f43f ae91 	beq.w	8006f76 <_strtod_l+0x47e>
 8007254:	2c00      	cmp	r4, #0
 8007256:	dd08      	ble.n	800726a <_strtod_l+0x772>
 8007258:	4622      	mov	r2, r4
 800725a:	4650      	mov	r0, sl
 800725c:	9906      	ldr	r1, [sp, #24]
 800725e:	f001 ff29 	bl	80090b4 <__lshift>
 8007262:	9006      	str	r0, [sp, #24]
 8007264:	2800      	cmp	r0, #0
 8007266:	f43f ae86 	beq.w	8006f76 <_strtod_l+0x47e>
 800726a:	2e00      	cmp	r6, #0
 800726c:	dd08      	ble.n	8007280 <_strtod_l+0x788>
 800726e:	4632      	mov	r2, r6
 8007270:	4650      	mov	r0, sl
 8007272:	9904      	ldr	r1, [sp, #16]
 8007274:	f001 ff1e 	bl	80090b4 <__lshift>
 8007278:	9004      	str	r0, [sp, #16]
 800727a:	2800      	cmp	r0, #0
 800727c:	f43f ae7b 	beq.w	8006f76 <_strtod_l+0x47e>
 8007280:	4650      	mov	r0, sl
 8007282:	9a06      	ldr	r2, [sp, #24]
 8007284:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007286:	f001 ffa1 	bl	80091cc <__mdiff>
 800728a:	4683      	mov	fp, r0
 800728c:	2800      	cmp	r0, #0
 800728e:	f43f ae72 	beq.w	8006f76 <_strtod_l+0x47e>
 8007292:	2400      	movs	r4, #0
 8007294:	68c3      	ldr	r3, [r0, #12]
 8007296:	9904      	ldr	r1, [sp, #16]
 8007298:	60c4      	str	r4, [r0, #12]
 800729a:	930b      	str	r3, [sp, #44]	; 0x2c
 800729c:	f001 ff7a 	bl	8009194 <__mcmp>
 80072a0:	42a0      	cmp	r0, r4
 80072a2:	da6b      	bge.n	800737c <_strtod_l+0x884>
 80072a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072a6:	ea53 0308 	orrs.w	r3, r3, r8
 80072aa:	f040 8091 	bne.w	80073d0 <_strtod_l+0x8d8>
 80072ae:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f040 808c 	bne.w	80073d0 <_strtod_l+0x8d8>
 80072b8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80072bc:	0d1b      	lsrs	r3, r3, #20
 80072be:	051b      	lsls	r3, r3, #20
 80072c0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80072c4:	f240 8084 	bls.w	80073d0 <_strtod_l+0x8d8>
 80072c8:	f8db 3014 	ldr.w	r3, [fp, #20]
 80072cc:	b91b      	cbnz	r3, 80072d6 <_strtod_l+0x7de>
 80072ce:	f8db 3010 	ldr.w	r3, [fp, #16]
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	dd7c      	ble.n	80073d0 <_strtod_l+0x8d8>
 80072d6:	4659      	mov	r1, fp
 80072d8:	2201      	movs	r2, #1
 80072da:	4650      	mov	r0, sl
 80072dc:	f001 feea 	bl	80090b4 <__lshift>
 80072e0:	9904      	ldr	r1, [sp, #16]
 80072e2:	4683      	mov	fp, r0
 80072e4:	f001 ff56 	bl	8009194 <__mcmp>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	dd71      	ble.n	80073d0 <_strtod_l+0x8d8>
 80072ec:	9905      	ldr	r1, [sp, #20]
 80072ee:	464b      	mov	r3, r9
 80072f0:	4a20      	ldr	r2, [pc, #128]	; (8007374 <_strtod_l+0x87c>)
 80072f2:	2900      	cmp	r1, #0
 80072f4:	f000 808c 	beq.w	8007410 <_strtod_l+0x918>
 80072f8:	ea02 0109 	and.w	r1, r2, r9
 80072fc:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007300:	f300 8086 	bgt.w	8007410 <_strtod_l+0x918>
 8007304:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007308:	f77f aeaa 	ble.w	8007060 <_strtod_l+0x568>
 800730c:	4640      	mov	r0, r8
 800730e:	4649      	mov	r1, r9
 8007310:	4b19      	ldr	r3, [pc, #100]	; (8007378 <_strtod_l+0x880>)
 8007312:	2200      	movs	r2, #0
 8007314:	f7f9 f8e0 	bl	80004d8 <__aeabi_dmul>
 8007318:	460b      	mov	r3, r1
 800731a:	4303      	orrs	r3, r0
 800731c:	bf08      	it	eq
 800731e:	2322      	moveq	r3, #34	; 0x22
 8007320:	4680      	mov	r8, r0
 8007322:	4689      	mov	r9, r1
 8007324:	bf08      	it	eq
 8007326:	f8ca 3000 	streq.w	r3, [sl]
 800732a:	e62f      	b.n	8006f8c <_strtod_l+0x494>
 800732c:	f04f 32ff 	mov.w	r2, #4294967295
 8007330:	fa02 f303 	lsl.w	r3, r2, r3
 8007334:	ea03 0808 	and.w	r8, r3, r8
 8007338:	e6e0      	b.n	80070fc <_strtod_l+0x604>
 800733a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800733e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8007342:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8007346:	35e2      	adds	r5, #226	; 0xe2
 8007348:	fa07 f505 	lsl.w	r5, r7, r5
 800734c:	970f      	str	r7, [sp, #60]	; 0x3c
 800734e:	e747      	b.n	80071e0 <_strtod_l+0x6e8>
 8007350:	2301      	movs	r3, #1
 8007352:	2500      	movs	r5, #0
 8007354:	930f      	str	r3, [sp, #60]	; 0x3c
 8007356:	e743      	b.n	80071e0 <_strtod_l+0x6e8>
 8007358:	463a      	mov	r2, r7
 800735a:	4650      	mov	r0, sl
 800735c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800735e:	f001 fea9 	bl	80090b4 <__lshift>
 8007362:	901a      	str	r0, [sp, #104]	; 0x68
 8007364:	2800      	cmp	r0, #0
 8007366:	f47f af69 	bne.w	800723c <_strtod_l+0x744>
 800736a:	e604      	b.n	8006f76 <_strtod_l+0x47e>
 800736c:	0800a8d8 	.word	0x0800a8d8
 8007370:	fffffc02 	.word	0xfffffc02
 8007374:	7ff00000 	.word	0x7ff00000
 8007378:	39500000 	.word	0x39500000
 800737c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007380:	d165      	bne.n	800744e <_strtod_l+0x956>
 8007382:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007384:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007388:	b35a      	cbz	r2, 80073e2 <_strtod_l+0x8ea>
 800738a:	4a99      	ldr	r2, [pc, #612]	; (80075f0 <_strtod_l+0xaf8>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d12b      	bne.n	80073e8 <_strtod_l+0x8f0>
 8007390:	9b05      	ldr	r3, [sp, #20]
 8007392:	4641      	mov	r1, r8
 8007394:	b303      	cbz	r3, 80073d8 <_strtod_l+0x8e0>
 8007396:	464a      	mov	r2, r9
 8007398:	4b96      	ldr	r3, [pc, #600]	; (80075f4 <_strtod_l+0xafc>)
 800739a:	4013      	ands	r3, r2
 800739c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80073a0:	f04f 32ff 	mov.w	r2, #4294967295
 80073a4:	d81b      	bhi.n	80073de <_strtod_l+0x8e6>
 80073a6:	0d1b      	lsrs	r3, r3, #20
 80073a8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80073ac:	fa02 f303 	lsl.w	r3, r2, r3
 80073b0:	4299      	cmp	r1, r3
 80073b2:	d119      	bne.n	80073e8 <_strtod_l+0x8f0>
 80073b4:	4b90      	ldr	r3, [pc, #576]	; (80075f8 <_strtod_l+0xb00>)
 80073b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d102      	bne.n	80073c2 <_strtod_l+0x8ca>
 80073bc:	3101      	adds	r1, #1
 80073be:	f43f adda 	beq.w	8006f76 <_strtod_l+0x47e>
 80073c2:	f04f 0800 	mov.w	r8, #0
 80073c6:	4b8b      	ldr	r3, [pc, #556]	; (80075f4 <_strtod_l+0xafc>)
 80073c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073ca:	401a      	ands	r2, r3
 80073cc:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80073d0:	9b05      	ldr	r3, [sp, #20]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d19a      	bne.n	800730c <_strtod_l+0x814>
 80073d6:	e5d9      	b.n	8006f8c <_strtod_l+0x494>
 80073d8:	f04f 33ff 	mov.w	r3, #4294967295
 80073dc:	e7e8      	b.n	80073b0 <_strtod_l+0x8b8>
 80073de:	4613      	mov	r3, r2
 80073e0:	e7e6      	b.n	80073b0 <_strtod_l+0x8b8>
 80073e2:	ea53 0308 	orrs.w	r3, r3, r8
 80073e6:	d081      	beq.n	80072ec <_strtod_l+0x7f4>
 80073e8:	b1e5      	cbz	r5, 8007424 <_strtod_l+0x92c>
 80073ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073ec:	421d      	tst	r5, r3
 80073ee:	d0ef      	beq.n	80073d0 <_strtod_l+0x8d8>
 80073f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073f2:	4640      	mov	r0, r8
 80073f4:	4649      	mov	r1, r9
 80073f6:	9a05      	ldr	r2, [sp, #20]
 80073f8:	b1c3      	cbz	r3, 800742c <_strtod_l+0x934>
 80073fa:	f7ff fb59 	bl	8006ab0 <sulp>
 80073fe:	4602      	mov	r2, r0
 8007400:	460b      	mov	r3, r1
 8007402:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007406:	f7f8 feb1 	bl	800016c <__adddf3>
 800740a:	4680      	mov	r8, r0
 800740c:	4689      	mov	r9, r1
 800740e:	e7df      	b.n	80073d0 <_strtod_l+0x8d8>
 8007410:	4013      	ands	r3, r2
 8007412:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007416:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800741a:	f04f 38ff 	mov.w	r8, #4294967295
 800741e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007422:	e7d5      	b.n	80073d0 <_strtod_l+0x8d8>
 8007424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007426:	ea13 0f08 	tst.w	r3, r8
 800742a:	e7e0      	b.n	80073ee <_strtod_l+0x8f6>
 800742c:	f7ff fb40 	bl	8006ab0 <sulp>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007438:	f7f8 fe96 	bl	8000168 <__aeabi_dsub>
 800743c:	2200      	movs	r2, #0
 800743e:	2300      	movs	r3, #0
 8007440:	4680      	mov	r8, r0
 8007442:	4689      	mov	r9, r1
 8007444:	f7f9 fab0 	bl	80009a8 <__aeabi_dcmpeq>
 8007448:	2800      	cmp	r0, #0
 800744a:	d0c1      	beq.n	80073d0 <_strtod_l+0x8d8>
 800744c:	e608      	b.n	8007060 <_strtod_l+0x568>
 800744e:	4658      	mov	r0, fp
 8007450:	9904      	ldr	r1, [sp, #16]
 8007452:	f002 f81d 	bl	8009490 <__ratio>
 8007456:	2200      	movs	r2, #0
 8007458:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800745c:	4606      	mov	r6, r0
 800745e:	460f      	mov	r7, r1
 8007460:	f7f9 fab6 	bl	80009d0 <__aeabi_dcmple>
 8007464:	2800      	cmp	r0, #0
 8007466:	d070      	beq.n	800754a <_strtod_l+0xa52>
 8007468:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800746a:	2b00      	cmp	r3, #0
 800746c:	d042      	beq.n	80074f4 <_strtod_l+0x9fc>
 800746e:	2600      	movs	r6, #0
 8007470:	4f62      	ldr	r7, [pc, #392]	; (80075fc <_strtod_l+0xb04>)
 8007472:	4d62      	ldr	r5, [pc, #392]	; (80075fc <_strtod_l+0xb04>)
 8007474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007476:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800747a:	0d1b      	lsrs	r3, r3, #20
 800747c:	051b      	lsls	r3, r3, #20
 800747e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007480:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007482:	4b5f      	ldr	r3, [pc, #380]	; (8007600 <_strtod_l+0xb08>)
 8007484:	429a      	cmp	r2, r3
 8007486:	f040 80c3 	bne.w	8007610 <_strtod_l+0xb18>
 800748a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800748c:	4640      	mov	r0, r8
 800748e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007492:	4649      	mov	r1, r9
 8007494:	f001 ff26 	bl	80092e4 <__ulp>
 8007498:	4602      	mov	r2, r0
 800749a:	460b      	mov	r3, r1
 800749c:	4630      	mov	r0, r6
 800749e:	4639      	mov	r1, r7
 80074a0:	f7f9 f81a 	bl	80004d8 <__aeabi_dmul>
 80074a4:	4642      	mov	r2, r8
 80074a6:	464b      	mov	r3, r9
 80074a8:	f7f8 fe60 	bl	800016c <__adddf3>
 80074ac:	460b      	mov	r3, r1
 80074ae:	4951      	ldr	r1, [pc, #324]	; (80075f4 <_strtod_l+0xafc>)
 80074b0:	4a54      	ldr	r2, [pc, #336]	; (8007604 <_strtod_l+0xb0c>)
 80074b2:	4019      	ands	r1, r3
 80074b4:	4291      	cmp	r1, r2
 80074b6:	4680      	mov	r8, r0
 80074b8:	d95d      	bls.n	8007576 <_strtod_l+0xa7e>
 80074ba:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074bc:	4b4e      	ldr	r3, [pc, #312]	; (80075f8 <_strtod_l+0xb00>)
 80074be:	429a      	cmp	r2, r3
 80074c0:	d103      	bne.n	80074ca <_strtod_l+0x9d2>
 80074c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074c4:	3301      	adds	r3, #1
 80074c6:	f43f ad56 	beq.w	8006f76 <_strtod_l+0x47e>
 80074ca:	f04f 38ff 	mov.w	r8, #4294967295
 80074ce:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80075f8 <_strtod_l+0xb00>
 80074d2:	4650      	mov	r0, sl
 80074d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80074d6:	f001 fbd5 	bl	8008c84 <_Bfree>
 80074da:	4650      	mov	r0, sl
 80074dc:	9906      	ldr	r1, [sp, #24]
 80074de:	f001 fbd1 	bl	8008c84 <_Bfree>
 80074e2:	4650      	mov	r0, sl
 80074e4:	9904      	ldr	r1, [sp, #16]
 80074e6:	f001 fbcd 	bl	8008c84 <_Bfree>
 80074ea:	4659      	mov	r1, fp
 80074ec:	4650      	mov	r0, sl
 80074ee:	f001 fbc9 	bl	8008c84 <_Bfree>
 80074f2:	e627      	b.n	8007144 <_strtod_l+0x64c>
 80074f4:	f1b8 0f00 	cmp.w	r8, #0
 80074f8:	d119      	bne.n	800752e <_strtod_l+0xa36>
 80074fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007500:	b9e3      	cbnz	r3, 800753c <_strtod_l+0xa44>
 8007502:	2200      	movs	r2, #0
 8007504:	4630      	mov	r0, r6
 8007506:	4639      	mov	r1, r7
 8007508:	4b3c      	ldr	r3, [pc, #240]	; (80075fc <_strtod_l+0xb04>)
 800750a:	f7f9 fa57 	bl	80009bc <__aeabi_dcmplt>
 800750e:	b9c8      	cbnz	r0, 8007544 <_strtod_l+0xa4c>
 8007510:	2200      	movs	r2, #0
 8007512:	4630      	mov	r0, r6
 8007514:	4639      	mov	r1, r7
 8007516:	4b3c      	ldr	r3, [pc, #240]	; (8007608 <_strtod_l+0xb10>)
 8007518:	f7f8 ffde 	bl	80004d8 <__aeabi_dmul>
 800751c:	4604      	mov	r4, r0
 800751e:	460d      	mov	r5, r1
 8007520:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007524:	9416      	str	r4, [sp, #88]	; 0x58
 8007526:	9317      	str	r3, [sp, #92]	; 0x5c
 8007528:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800752c:	e7a2      	b.n	8007474 <_strtod_l+0x97c>
 800752e:	f1b8 0f01 	cmp.w	r8, #1
 8007532:	d103      	bne.n	800753c <_strtod_l+0xa44>
 8007534:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007536:	2b00      	cmp	r3, #0
 8007538:	f43f ad92 	beq.w	8007060 <_strtod_l+0x568>
 800753c:	2600      	movs	r6, #0
 800753e:	2400      	movs	r4, #0
 8007540:	4f32      	ldr	r7, [pc, #200]	; (800760c <_strtod_l+0xb14>)
 8007542:	e796      	b.n	8007472 <_strtod_l+0x97a>
 8007544:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007546:	4d30      	ldr	r5, [pc, #192]	; (8007608 <_strtod_l+0xb10>)
 8007548:	e7ea      	b.n	8007520 <_strtod_l+0xa28>
 800754a:	4b2f      	ldr	r3, [pc, #188]	; (8007608 <_strtod_l+0xb10>)
 800754c:	2200      	movs	r2, #0
 800754e:	4630      	mov	r0, r6
 8007550:	4639      	mov	r1, r7
 8007552:	f7f8 ffc1 	bl	80004d8 <__aeabi_dmul>
 8007556:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007558:	4604      	mov	r4, r0
 800755a:	460d      	mov	r5, r1
 800755c:	b933      	cbnz	r3, 800756c <_strtod_l+0xa74>
 800755e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007562:	9010      	str	r0, [sp, #64]	; 0x40
 8007564:	9311      	str	r3, [sp, #68]	; 0x44
 8007566:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800756a:	e783      	b.n	8007474 <_strtod_l+0x97c>
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007574:	e7f7      	b.n	8007566 <_strtod_l+0xa6e>
 8007576:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800757a:	9b05      	ldr	r3, [sp, #20]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d1a8      	bne.n	80074d2 <_strtod_l+0x9da>
 8007580:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007584:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007586:	0d1b      	lsrs	r3, r3, #20
 8007588:	051b      	lsls	r3, r3, #20
 800758a:	429a      	cmp	r2, r3
 800758c:	d1a1      	bne.n	80074d2 <_strtod_l+0x9da>
 800758e:	4620      	mov	r0, r4
 8007590:	4629      	mov	r1, r5
 8007592:	f7f9 fde3 	bl	800115c <__aeabi_d2lz>
 8007596:	f7f8 ff71 	bl	800047c <__aeabi_l2d>
 800759a:	4602      	mov	r2, r0
 800759c:	460b      	mov	r3, r1
 800759e:	4620      	mov	r0, r4
 80075a0:	4629      	mov	r1, r5
 80075a2:	f7f8 fde1 	bl	8000168 <__aeabi_dsub>
 80075a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075ac:	ea43 0308 	orr.w	r3, r3, r8
 80075b0:	4313      	orrs	r3, r2
 80075b2:	4604      	mov	r4, r0
 80075b4:	460d      	mov	r5, r1
 80075b6:	d066      	beq.n	8007686 <_strtod_l+0xb8e>
 80075b8:	a309      	add	r3, pc, #36	; (adr r3, 80075e0 <_strtod_l+0xae8>)
 80075ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075be:	f7f9 f9fd 	bl	80009bc <__aeabi_dcmplt>
 80075c2:	2800      	cmp	r0, #0
 80075c4:	f47f ace2 	bne.w	8006f8c <_strtod_l+0x494>
 80075c8:	a307      	add	r3, pc, #28	; (adr r3, 80075e8 <_strtod_l+0xaf0>)
 80075ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ce:	4620      	mov	r0, r4
 80075d0:	4629      	mov	r1, r5
 80075d2:	f7f9 fa11 	bl	80009f8 <__aeabi_dcmpgt>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f43f af7b 	beq.w	80074d2 <_strtod_l+0x9da>
 80075dc:	e4d6      	b.n	8006f8c <_strtod_l+0x494>
 80075de:	bf00      	nop
 80075e0:	94a03595 	.word	0x94a03595
 80075e4:	3fdfffff 	.word	0x3fdfffff
 80075e8:	35afe535 	.word	0x35afe535
 80075ec:	3fe00000 	.word	0x3fe00000
 80075f0:	000fffff 	.word	0x000fffff
 80075f4:	7ff00000 	.word	0x7ff00000
 80075f8:	7fefffff 	.word	0x7fefffff
 80075fc:	3ff00000 	.word	0x3ff00000
 8007600:	7fe00000 	.word	0x7fe00000
 8007604:	7c9fffff 	.word	0x7c9fffff
 8007608:	3fe00000 	.word	0x3fe00000
 800760c:	bff00000 	.word	0xbff00000
 8007610:	9b05      	ldr	r3, [sp, #20]
 8007612:	b313      	cbz	r3, 800765a <_strtod_l+0xb62>
 8007614:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007616:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800761a:	d81e      	bhi.n	800765a <_strtod_l+0xb62>
 800761c:	a326      	add	r3, pc, #152	; (adr r3, 80076b8 <_strtod_l+0xbc0>)
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	4620      	mov	r0, r4
 8007624:	4629      	mov	r1, r5
 8007626:	f7f9 f9d3 	bl	80009d0 <__aeabi_dcmple>
 800762a:	b190      	cbz	r0, 8007652 <_strtod_l+0xb5a>
 800762c:	4629      	mov	r1, r5
 800762e:	4620      	mov	r0, r4
 8007630:	f7f9 fa2a 	bl	8000a88 <__aeabi_d2uiz>
 8007634:	2801      	cmp	r0, #1
 8007636:	bf38      	it	cc
 8007638:	2001      	movcc	r0, #1
 800763a:	f7f8 fed3 	bl	80003e4 <__aeabi_ui2d>
 800763e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007640:	4604      	mov	r4, r0
 8007642:	460d      	mov	r5, r1
 8007644:	b9d3      	cbnz	r3, 800767c <_strtod_l+0xb84>
 8007646:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800764a:	9012      	str	r0, [sp, #72]	; 0x48
 800764c:	9313      	str	r3, [sp, #76]	; 0x4c
 800764e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007652:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007654:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007658:	1a9f      	subs	r7, r3, r2
 800765a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800765e:	f001 fe41 	bl	80092e4 <__ulp>
 8007662:	4602      	mov	r2, r0
 8007664:	460b      	mov	r3, r1
 8007666:	4630      	mov	r0, r6
 8007668:	4639      	mov	r1, r7
 800766a:	f7f8 ff35 	bl	80004d8 <__aeabi_dmul>
 800766e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007672:	f7f8 fd7b 	bl	800016c <__adddf3>
 8007676:	4680      	mov	r8, r0
 8007678:	4689      	mov	r9, r1
 800767a:	e77e      	b.n	800757a <_strtod_l+0xa82>
 800767c:	4602      	mov	r2, r0
 800767e:	460b      	mov	r3, r1
 8007680:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007684:	e7e3      	b.n	800764e <_strtod_l+0xb56>
 8007686:	a30e      	add	r3, pc, #56	; (adr r3, 80076c0 <_strtod_l+0xbc8>)
 8007688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768c:	f7f9 f996 	bl	80009bc <__aeabi_dcmplt>
 8007690:	e7a1      	b.n	80075d6 <_strtod_l+0xade>
 8007692:	2300      	movs	r3, #0
 8007694:	930a      	str	r3, [sp, #40]	; 0x28
 8007696:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007698:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800769a:	6013      	str	r3, [r2, #0]
 800769c:	f7ff ba71 	b.w	8006b82 <_strtod_l+0x8a>
 80076a0:	2a65      	cmp	r2, #101	; 0x65
 80076a2:	f43f ab63 	beq.w	8006d6c <_strtod_l+0x274>
 80076a6:	2a45      	cmp	r2, #69	; 0x45
 80076a8:	f43f ab60 	beq.w	8006d6c <_strtod_l+0x274>
 80076ac:	2301      	movs	r3, #1
 80076ae:	f7ff bb95 	b.w	8006ddc <_strtod_l+0x2e4>
 80076b2:	bf00      	nop
 80076b4:	f3af 8000 	nop.w
 80076b8:	ffc00000 	.word	0xffc00000
 80076bc:	41dfffff 	.word	0x41dfffff
 80076c0:	94a03595 	.word	0x94a03595
 80076c4:	3fcfffff 	.word	0x3fcfffff

080076c8 <_strtod_r>:
 80076c8:	4b01      	ldr	r3, [pc, #4]	; (80076d0 <_strtod_r+0x8>)
 80076ca:	f7ff ba15 	b.w	8006af8 <_strtod_l>
 80076ce:	bf00      	nop
 80076d0:	20000078 	.word	0x20000078

080076d4 <_strtol_l.constprop.0>:
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076da:	4680      	mov	r8, r0
 80076dc:	d001      	beq.n	80076e2 <_strtol_l.constprop.0+0xe>
 80076de:	2b24      	cmp	r3, #36	; 0x24
 80076e0:	d906      	bls.n	80076f0 <_strtol_l.constprop.0+0x1c>
 80076e2:	f7fe fb21 	bl	8005d28 <__errno>
 80076e6:	2316      	movs	r3, #22
 80076e8:	6003      	str	r3, [r0, #0]
 80076ea:	2000      	movs	r0, #0
 80076ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076f0:	460d      	mov	r5, r1
 80076f2:	4f35      	ldr	r7, [pc, #212]	; (80077c8 <_strtol_l.constprop.0+0xf4>)
 80076f4:	4628      	mov	r0, r5
 80076f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076fa:	5de6      	ldrb	r6, [r4, r7]
 80076fc:	f016 0608 	ands.w	r6, r6, #8
 8007700:	d1f8      	bne.n	80076f4 <_strtol_l.constprop.0+0x20>
 8007702:	2c2d      	cmp	r4, #45	; 0x2d
 8007704:	d12f      	bne.n	8007766 <_strtol_l.constprop.0+0x92>
 8007706:	2601      	movs	r6, #1
 8007708:	782c      	ldrb	r4, [r5, #0]
 800770a:	1c85      	adds	r5, r0, #2
 800770c:	2b00      	cmp	r3, #0
 800770e:	d057      	beq.n	80077c0 <_strtol_l.constprop.0+0xec>
 8007710:	2b10      	cmp	r3, #16
 8007712:	d109      	bne.n	8007728 <_strtol_l.constprop.0+0x54>
 8007714:	2c30      	cmp	r4, #48	; 0x30
 8007716:	d107      	bne.n	8007728 <_strtol_l.constprop.0+0x54>
 8007718:	7828      	ldrb	r0, [r5, #0]
 800771a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800771e:	2858      	cmp	r0, #88	; 0x58
 8007720:	d149      	bne.n	80077b6 <_strtol_l.constprop.0+0xe2>
 8007722:	2310      	movs	r3, #16
 8007724:	786c      	ldrb	r4, [r5, #1]
 8007726:	3502      	adds	r5, #2
 8007728:	2700      	movs	r7, #0
 800772a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800772e:	f10e 3eff 	add.w	lr, lr, #4294967295
 8007732:	fbbe f9f3 	udiv	r9, lr, r3
 8007736:	4638      	mov	r0, r7
 8007738:	fb03 ea19 	mls	sl, r3, r9, lr
 800773c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8007740:	f1bc 0f09 	cmp.w	ip, #9
 8007744:	d814      	bhi.n	8007770 <_strtol_l.constprop.0+0x9c>
 8007746:	4664      	mov	r4, ip
 8007748:	42a3      	cmp	r3, r4
 800774a:	dd22      	ble.n	8007792 <_strtol_l.constprop.0+0xbe>
 800774c:	2f00      	cmp	r7, #0
 800774e:	db1d      	blt.n	800778c <_strtol_l.constprop.0+0xb8>
 8007750:	4581      	cmp	r9, r0
 8007752:	d31b      	bcc.n	800778c <_strtol_l.constprop.0+0xb8>
 8007754:	d101      	bne.n	800775a <_strtol_l.constprop.0+0x86>
 8007756:	45a2      	cmp	sl, r4
 8007758:	db18      	blt.n	800778c <_strtol_l.constprop.0+0xb8>
 800775a:	2701      	movs	r7, #1
 800775c:	fb00 4003 	mla	r0, r0, r3, r4
 8007760:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007764:	e7ea      	b.n	800773c <_strtol_l.constprop.0+0x68>
 8007766:	2c2b      	cmp	r4, #43	; 0x2b
 8007768:	bf04      	itt	eq
 800776a:	782c      	ldrbeq	r4, [r5, #0]
 800776c:	1c85      	addeq	r5, r0, #2
 800776e:	e7cd      	b.n	800770c <_strtol_l.constprop.0+0x38>
 8007770:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007774:	f1bc 0f19 	cmp.w	ip, #25
 8007778:	d801      	bhi.n	800777e <_strtol_l.constprop.0+0xaa>
 800777a:	3c37      	subs	r4, #55	; 0x37
 800777c:	e7e4      	b.n	8007748 <_strtol_l.constprop.0+0x74>
 800777e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007782:	f1bc 0f19 	cmp.w	ip, #25
 8007786:	d804      	bhi.n	8007792 <_strtol_l.constprop.0+0xbe>
 8007788:	3c57      	subs	r4, #87	; 0x57
 800778a:	e7dd      	b.n	8007748 <_strtol_l.constprop.0+0x74>
 800778c:	f04f 37ff 	mov.w	r7, #4294967295
 8007790:	e7e6      	b.n	8007760 <_strtol_l.constprop.0+0x8c>
 8007792:	2f00      	cmp	r7, #0
 8007794:	da07      	bge.n	80077a6 <_strtol_l.constprop.0+0xd2>
 8007796:	2322      	movs	r3, #34	; 0x22
 8007798:	4670      	mov	r0, lr
 800779a:	f8c8 3000 	str.w	r3, [r8]
 800779e:	2a00      	cmp	r2, #0
 80077a0:	d0a4      	beq.n	80076ec <_strtol_l.constprop.0+0x18>
 80077a2:	1e69      	subs	r1, r5, #1
 80077a4:	e005      	b.n	80077b2 <_strtol_l.constprop.0+0xde>
 80077a6:	b106      	cbz	r6, 80077aa <_strtol_l.constprop.0+0xd6>
 80077a8:	4240      	negs	r0, r0
 80077aa:	2a00      	cmp	r2, #0
 80077ac:	d09e      	beq.n	80076ec <_strtol_l.constprop.0+0x18>
 80077ae:	2f00      	cmp	r7, #0
 80077b0:	d1f7      	bne.n	80077a2 <_strtol_l.constprop.0+0xce>
 80077b2:	6011      	str	r1, [r2, #0]
 80077b4:	e79a      	b.n	80076ec <_strtol_l.constprop.0+0x18>
 80077b6:	2430      	movs	r4, #48	; 0x30
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1b5      	bne.n	8007728 <_strtol_l.constprop.0+0x54>
 80077bc:	2308      	movs	r3, #8
 80077be:	e7b3      	b.n	8007728 <_strtol_l.constprop.0+0x54>
 80077c0:	2c30      	cmp	r4, #48	; 0x30
 80077c2:	d0a9      	beq.n	8007718 <_strtol_l.constprop.0+0x44>
 80077c4:	230a      	movs	r3, #10
 80077c6:	e7af      	b.n	8007728 <_strtol_l.constprop.0+0x54>
 80077c8:	0800a901 	.word	0x0800a901

080077cc <_strtol_r>:
 80077cc:	f7ff bf82 	b.w	80076d4 <_strtol_l.constprop.0>

080077d0 <quorem>:
 80077d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d4:	6903      	ldr	r3, [r0, #16]
 80077d6:	690c      	ldr	r4, [r1, #16]
 80077d8:	4607      	mov	r7, r0
 80077da:	42a3      	cmp	r3, r4
 80077dc:	f2c0 8082 	blt.w	80078e4 <quorem+0x114>
 80077e0:	3c01      	subs	r4, #1
 80077e2:	f100 0514 	add.w	r5, r0, #20
 80077e6:	f101 0814 	add.w	r8, r1, #20
 80077ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077ee:	9301      	str	r3, [sp, #4]
 80077f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077f8:	3301      	adds	r3, #1
 80077fa:	429a      	cmp	r2, r3
 80077fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007800:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007804:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007808:	d331      	bcc.n	800786e <quorem+0x9e>
 800780a:	f04f 0e00 	mov.w	lr, #0
 800780e:	4640      	mov	r0, r8
 8007810:	46ac      	mov	ip, r5
 8007812:	46f2      	mov	sl, lr
 8007814:	f850 2b04 	ldr.w	r2, [r0], #4
 8007818:	b293      	uxth	r3, r2
 800781a:	fb06 e303 	mla	r3, r6, r3, lr
 800781e:	0c12      	lsrs	r2, r2, #16
 8007820:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007824:	b29b      	uxth	r3, r3
 8007826:	fb06 e202 	mla	r2, r6, r2, lr
 800782a:	ebaa 0303 	sub.w	r3, sl, r3
 800782e:	f8dc a000 	ldr.w	sl, [ip]
 8007832:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007836:	fa1f fa8a 	uxth.w	sl, sl
 800783a:	4453      	add	r3, sl
 800783c:	f8dc a000 	ldr.w	sl, [ip]
 8007840:	b292      	uxth	r2, r2
 8007842:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007846:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800784a:	b29b      	uxth	r3, r3
 800784c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007850:	4581      	cmp	r9, r0
 8007852:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007856:	f84c 3b04 	str.w	r3, [ip], #4
 800785a:	d2db      	bcs.n	8007814 <quorem+0x44>
 800785c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007860:	b92b      	cbnz	r3, 800786e <quorem+0x9e>
 8007862:	9b01      	ldr	r3, [sp, #4]
 8007864:	3b04      	subs	r3, #4
 8007866:	429d      	cmp	r5, r3
 8007868:	461a      	mov	r2, r3
 800786a:	d32f      	bcc.n	80078cc <quorem+0xfc>
 800786c:	613c      	str	r4, [r7, #16]
 800786e:	4638      	mov	r0, r7
 8007870:	f001 fc90 	bl	8009194 <__mcmp>
 8007874:	2800      	cmp	r0, #0
 8007876:	db25      	blt.n	80078c4 <quorem+0xf4>
 8007878:	4628      	mov	r0, r5
 800787a:	f04f 0c00 	mov.w	ip, #0
 800787e:	3601      	adds	r6, #1
 8007880:	f858 1b04 	ldr.w	r1, [r8], #4
 8007884:	f8d0 e000 	ldr.w	lr, [r0]
 8007888:	b28b      	uxth	r3, r1
 800788a:	ebac 0303 	sub.w	r3, ip, r3
 800788e:	fa1f f28e 	uxth.w	r2, lr
 8007892:	4413      	add	r3, r2
 8007894:	0c0a      	lsrs	r2, r1, #16
 8007896:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800789a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800789e:	b29b      	uxth	r3, r3
 80078a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078a4:	45c1      	cmp	r9, r8
 80078a6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80078aa:	f840 3b04 	str.w	r3, [r0], #4
 80078ae:	d2e7      	bcs.n	8007880 <quorem+0xb0>
 80078b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078b8:	b922      	cbnz	r2, 80078c4 <quorem+0xf4>
 80078ba:	3b04      	subs	r3, #4
 80078bc:	429d      	cmp	r5, r3
 80078be:	461a      	mov	r2, r3
 80078c0:	d30a      	bcc.n	80078d8 <quorem+0x108>
 80078c2:	613c      	str	r4, [r7, #16]
 80078c4:	4630      	mov	r0, r6
 80078c6:	b003      	add	sp, #12
 80078c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078cc:	6812      	ldr	r2, [r2, #0]
 80078ce:	3b04      	subs	r3, #4
 80078d0:	2a00      	cmp	r2, #0
 80078d2:	d1cb      	bne.n	800786c <quorem+0x9c>
 80078d4:	3c01      	subs	r4, #1
 80078d6:	e7c6      	b.n	8007866 <quorem+0x96>
 80078d8:	6812      	ldr	r2, [r2, #0]
 80078da:	3b04      	subs	r3, #4
 80078dc:	2a00      	cmp	r2, #0
 80078de:	d1f0      	bne.n	80078c2 <quorem+0xf2>
 80078e0:	3c01      	subs	r4, #1
 80078e2:	e7eb      	b.n	80078bc <quorem+0xec>
 80078e4:	2000      	movs	r0, #0
 80078e6:	e7ee      	b.n	80078c6 <quorem+0xf6>

080078e8 <_dtoa_r>:
 80078e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ec:	4616      	mov	r6, r2
 80078ee:	461f      	mov	r7, r3
 80078f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80078f2:	b099      	sub	sp, #100	; 0x64
 80078f4:	4605      	mov	r5, r0
 80078f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80078fa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80078fe:	b974      	cbnz	r4, 800791e <_dtoa_r+0x36>
 8007900:	2010      	movs	r0, #16
 8007902:	f001 f949 	bl	8008b98 <malloc>
 8007906:	4602      	mov	r2, r0
 8007908:	6268      	str	r0, [r5, #36]	; 0x24
 800790a:	b920      	cbnz	r0, 8007916 <_dtoa_r+0x2e>
 800790c:	21ea      	movs	r1, #234	; 0xea
 800790e:	4ba8      	ldr	r3, [pc, #672]	; (8007bb0 <_dtoa_r+0x2c8>)
 8007910:	48a8      	ldr	r0, [pc, #672]	; (8007bb4 <_dtoa_r+0x2cc>)
 8007912:	f002 f8b3 	bl	8009a7c <__assert_func>
 8007916:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800791a:	6004      	str	r4, [r0, #0]
 800791c:	60c4      	str	r4, [r0, #12]
 800791e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007920:	6819      	ldr	r1, [r3, #0]
 8007922:	b151      	cbz	r1, 800793a <_dtoa_r+0x52>
 8007924:	685a      	ldr	r2, [r3, #4]
 8007926:	2301      	movs	r3, #1
 8007928:	4093      	lsls	r3, r2
 800792a:	604a      	str	r2, [r1, #4]
 800792c:	608b      	str	r3, [r1, #8]
 800792e:	4628      	mov	r0, r5
 8007930:	f001 f9a8 	bl	8008c84 <_Bfree>
 8007934:	2200      	movs	r2, #0
 8007936:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007938:	601a      	str	r2, [r3, #0]
 800793a:	1e3b      	subs	r3, r7, #0
 800793c:	bfaf      	iteee	ge
 800793e:	2300      	movge	r3, #0
 8007940:	2201      	movlt	r2, #1
 8007942:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007946:	9305      	strlt	r3, [sp, #20]
 8007948:	bfa8      	it	ge
 800794a:	f8c8 3000 	strge.w	r3, [r8]
 800794e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007952:	4b99      	ldr	r3, [pc, #612]	; (8007bb8 <_dtoa_r+0x2d0>)
 8007954:	bfb8      	it	lt
 8007956:	f8c8 2000 	strlt.w	r2, [r8]
 800795a:	ea33 0309 	bics.w	r3, r3, r9
 800795e:	d119      	bne.n	8007994 <_dtoa_r+0xac>
 8007960:	f242 730f 	movw	r3, #9999	; 0x270f
 8007964:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007966:	6013      	str	r3, [r2, #0]
 8007968:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800796c:	4333      	orrs	r3, r6
 800796e:	f000 857f 	beq.w	8008470 <_dtoa_r+0xb88>
 8007972:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007974:	b953      	cbnz	r3, 800798c <_dtoa_r+0xa4>
 8007976:	4b91      	ldr	r3, [pc, #580]	; (8007bbc <_dtoa_r+0x2d4>)
 8007978:	e022      	b.n	80079c0 <_dtoa_r+0xd8>
 800797a:	4b91      	ldr	r3, [pc, #580]	; (8007bc0 <_dtoa_r+0x2d8>)
 800797c:	9303      	str	r3, [sp, #12]
 800797e:	3308      	adds	r3, #8
 8007980:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007982:	6013      	str	r3, [r2, #0]
 8007984:	9803      	ldr	r0, [sp, #12]
 8007986:	b019      	add	sp, #100	; 0x64
 8007988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798c:	4b8b      	ldr	r3, [pc, #556]	; (8007bbc <_dtoa_r+0x2d4>)
 800798e:	9303      	str	r3, [sp, #12]
 8007990:	3303      	adds	r3, #3
 8007992:	e7f5      	b.n	8007980 <_dtoa_r+0x98>
 8007994:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007998:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800799c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079a0:	2200      	movs	r2, #0
 80079a2:	2300      	movs	r3, #0
 80079a4:	f7f9 f800 	bl	80009a8 <__aeabi_dcmpeq>
 80079a8:	4680      	mov	r8, r0
 80079aa:	b158      	cbz	r0, 80079c4 <_dtoa_r+0xdc>
 80079ac:	2301      	movs	r3, #1
 80079ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80079b0:	6013      	str	r3, [r2, #0]
 80079b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f000 8558 	beq.w	800846a <_dtoa_r+0xb82>
 80079ba:	4882      	ldr	r0, [pc, #520]	; (8007bc4 <_dtoa_r+0x2dc>)
 80079bc:	6018      	str	r0, [r3, #0]
 80079be:	1e43      	subs	r3, r0, #1
 80079c0:	9303      	str	r3, [sp, #12]
 80079c2:	e7df      	b.n	8007984 <_dtoa_r+0x9c>
 80079c4:	ab16      	add	r3, sp, #88	; 0x58
 80079c6:	9301      	str	r3, [sp, #4]
 80079c8:	ab17      	add	r3, sp, #92	; 0x5c
 80079ca:	9300      	str	r3, [sp, #0]
 80079cc:	4628      	mov	r0, r5
 80079ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80079d2:	f001 fd01 	bl	80093d8 <__d2b>
 80079d6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80079da:	4683      	mov	fp, r0
 80079dc:	2c00      	cmp	r4, #0
 80079de:	d07f      	beq.n	8007ae0 <_dtoa_r+0x1f8>
 80079e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80079e6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80079ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80079f2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80079f6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80079fa:	2200      	movs	r2, #0
 80079fc:	4b72      	ldr	r3, [pc, #456]	; (8007bc8 <_dtoa_r+0x2e0>)
 80079fe:	f7f8 fbb3 	bl	8000168 <__aeabi_dsub>
 8007a02:	a365      	add	r3, pc, #404	; (adr r3, 8007b98 <_dtoa_r+0x2b0>)
 8007a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a08:	f7f8 fd66 	bl	80004d8 <__aeabi_dmul>
 8007a0c:	a364      	add	r3, pc, #400	; (adr r3, 8007ba0 <_dtoa_r+0x2b8>)
 8007a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a12:	f7f8 fbab 	bl	800016c <__adddf3>
 8007a16:	4606      	mov	r6, r0
 8007a18:	4620      	mov	r0, r4
 8007a1a:	460f      	mov	r7, r1
 8007a1c:	f7f8 fcf2 	bl	8000404 <__aeabi_i2d>
 8007a20:	a361      	add	r3, pc, #388	; (adr r3, 8007ba8 <_dtoa_r+0x2c0>)
 8007a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a26:	f7f8 fd57 	bl	80004d8 <__aeabi_dmul>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	4630      	mov	r0, r6
 8007a30:	4639      	mov	r1, r7
 8007a32:	f7f8 fb9b 	bl	800016c <__adddf3>
 8007a36:	4606      	mov	r6, r0
 8007a38:	460f      	mov	r7, r1
 8007a3a:	f7f8 fffd 	bl	8000a38 <__aeabi_d2iz>
 8007a3e:	2200      	movs	r2, #0
 8007a40:	4682      	mov	sl, r0
 8007a42:	2300      	movs	r3, #0
 8007a44:	4630      	mov	r0, r6
 8007a46:	4639      	mov	r1, r7
 8007a48:	f7f8 ffb8 	bl	80009bc <__aeabi_dcmplt>
 8007a4c:	b148      	cbz	r0, 8007a62 <_dtoa_r+0x17a>
 8007a4e:	4650      	mov	r0, sl
 8007a50:	f7f8 fcd8 	bl	8000404 <__aeabi_i2d>
 8007a54:	4632      	mov	r2, r6
 8007a56:	463b      	mov	r3, r7
 8007a58:	f7f8 ffa6 	bl	80009a8 <__aeabi_dcmpeq>
 8007a5c:	b908      	cbnz	r0, 8007a62 <_dtoa_r+0x17a>
 8007a5e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a62:	f1ba 0f16 	cmp.w	sl, #22
 8007a66:	d858      	bhi.n	8007b1a <_dtoa_r+0x232>
 8007a68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007a6c:	4b57      	ldr	r3, [pc, #348]	; (8007bcc <_dtoa_r+0x2e4>)
 8007a6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a76:	f7f8 ffa1 	bl	80009bc <__aeabi_dcmplt>
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	d04f      	beq.n	8007b1e <_dtoa_r+0x236>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a84:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007a88:	1b1c      	subs	r4, r3, r4
 8007a8a:	1e63      	subs	r3, r4, #1
 8007a8c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a8e:	bf49      	itett	mi
 8007a90:	f1c4 0301 	rsbmi	r3, r4, #1
 8007a94:	2300      	movpl	r3, #0
 8007a96:	9306      	strmi	r3, [sp, #24]
 8007a98:	2300      	movmi	r3, #0
 8007a9a:	bf54      	ite	pl
 8007a9c:	9306      	strpl	r3, [sp, #24]
 8007a9e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007aa0:	f1ba 0f00 	cmp.w	sl, #0
 8007aa4:	db3d      	blt.n	8007b22 <_dtoa_r+0x23a>
 8007aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007aac:	4453      	add	r3, sl
 8007aae:	9309      	str	r3, [sp, #36]	; 0x24
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ab4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ab6:	2b09      	cmp	r3, #9
 8007ab8:	f200 808c 	bhi.w	8007bd4 <_dtoa_r+0x2ec>
 8007abc:	2b05      	cmp	r3, #5
 8007abe:	bfc4      	itt	gt
 8007ac0:	3b04      	subgt	r3, #4
 8007ac2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007ac4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ac6:	bfc8      	it	gt
 8007ac8:	2400      	movgt	r4, #0
 8007aca:	f1a3 0302 	sub.w	r3, r3, #2
 8007ace:	bfd8      	it	le
 8007ad0:	2401      	movle	r4, #1
 8007ad2:	2b03      	cmp	r3, #3
 8007ad4:	f200 808a 	bhi.w	8007bec <_dtoa_r+0x304>
 8007ad8:	e8df f003 	tbb	[pc, r3]
 8007adc:	5b4d4f2d 	.word	0x5b4d4f2d
 8007ae0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007ae4:	441c      	add	r4, r3
 8007ae6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007aea:	2b20      	cmp	r3, #32
 8007aec:	bfc3      	ittte	gt
 8007aee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007af2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007af6:	fa09 f303 	lslgt.w	r3, r9, r3
 8007afa:	f1c3 0320 	rsble	r3, r3, #32
 8007afe:	bfc6      	itte	gt
 8007b00:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007b04:	4318      	orrgt	r0, r3
 8007b06:	fa06 f003 	lslle.w	r0, r6, r3
 8007b0a:	f7f8 fc6b 	bl	80003e4 <__aeabi_ui2d>
 8007b0e:	2301      	movs	r3, #1
 8007b10:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007b14:	3c01      	subs	r4, #1
 8007b16:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b18:	e76f      	b.n	80079fa <_dtoa_r+0x112>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e7b2      	b.n	8007a84 <_dtoa_r+0x19c>
 8007b1e:	900f      	str	r0, [sp, #60]	; 0x3c
 8007b20:	e7b1      	b.n	8007a86 <_dtoa_r+0x19e>
 8007b22:	9b06      	ldr	r3, [sp, #24]
 8007b24:	eba3 030a 	sub.w	r3, r3, sl
 8007b28:	9306      	str	r3, [sp, #24]
 8007b2a:	f1ca 0300 	rsb	r3, sl, #0
 8007b2e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b30:	2300      	movs	r3, #0
 8007b32:	930e      	str	r3, [sp, #56]	; 0x38
 8007b34:	e7be      	b.n	8007ab4 <_dtoa_r+0x1cc>
 8007b36:	2300      	movs	r3, #0
 8007b38:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b3a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	dc58      	bgt.n	8007bf2 <_dtoa_r+0x30a>
 8007b40:	f04f 0901 	mov.w	r9, #1
 8007b44:	464b      	mov	r3, r9
 8007b46:	f8cd 9020 	str.w	r9, [sp, #32]
 8007b4a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007b4e:	2200      	movs	r2, #0
 8007b50:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007b52:	6042      	str	r2, [r0, #4]
 8007b54:	2204      	movs	r2, #4
 8007b56:	f102 0614 	add.w	r6, r2, #20
 8007b5a:	429e      	cmp	r6, r3
 8007b5c:	6841      	ldr	r1, [r0, #4]
 8007b5e:	d94e      	bls.n	8007bfe <_dtoa_r+0x316>
 8007b60:	4628      	mov	r0, r5
 8007b62:	f001 f84f 	bl	8008c04 <_Balloc>
 8007b66:	9003      	str	r0, [sp, #12]
 8007b68:	2800      	cmp	r0, #0
 8007b6a:	d14c      	bne.n	8007c06 <_dtoa_r+0x31e>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b72:	4b17      	ldr	r3, [pc, #92]	; (8007bd0 <_dtoa_r+0x2e8>)
 8007b74:	e6cc      	b.n	8007910 <_dtoa_r+0x28>
 8007b76:	2301      	movs	r3, #1
 8007b78:	e7de      	b.n	8007b38 <_dtoa_r+0x250>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b7e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b80:	eb0a 0903 	add.w	r9, sl, r3
 8007b84:	f109 0301 	add.w	r3, r9, #1
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	9308      	str	r3, [sp, #32]
 8007b8c:	bfb8      	it	lt
 8007b8e:	2301      	movlt	r3, #1
 8007b90:	e7dd      	b.n	8007b4e <_dtoa_r+0x266>
 8007b92:	2301      	movs	r3, #1
 8007b94:	e7f2      	b.n	8007b7c <_dtoa_r+0x294>
 8007b96:	bf00      	nop
 8007b98:	636f4361 	.word	0x636f4361
 8007b9c:	3fd287a7 	.word	0x3fd287a7
 8007ba0:	8b60c8b3 	.word	0x8b60c8b3
 8007ba4:	3fc68a28 	.word	0x3fc68a28
 8007ba8:	509f79fb 	.word	0x509f79fb
 8007bac:	3fd34413 	.word	0x3fd34413
 8007bb0:	0800aa0e 	.word	0x0800aa0e
 8007bb4:	0800aa25 	.word	0x0800aa25
 8007bb8:	7ff00000 	.word	0x7ff00000
 8007bbc:	0800aa0a 	.word	0x0800aa0a
 8007bc0:	0800aa01 	.word	0x0800aa01
 8007bc4:	0800a885 	.word	0x0800a885
 8007bc8:	3ff80000 	.word	0x3ff80000
 8007bcc:	0800ab90 	.word	0x0800ab90
 8007bd0:	0800aa80 	.word	0x0800aa80
 8007bd4:	2401      	movs	r4, #1
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	940b      	str	r4, [sp, #44]	; 0x2c
 8007bda:	9322      	str	r3, [sp, #136]	; 0x88
 8007bdc:	f04f 39ff 	mov.w	r9, #4294967295
 8007be0:	2200      	movs	r2, #0
 8007be2:	2312      	movs	r3, #18
 8007be4:	f8cd 9020 	str.w	r9, [sp, #32]
 8007be8:	9223      	str	r2, [sp, #140]	; 0x8c
 8007bea:	e7b0      	b.n	8007b4e <_dtoa_r+0x266>
 8007bec:	2301      	movs	r3, #1
 8007bee:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bf0:	e7f4      	b.n	8007bdc <_dtoa_r+0x2f4>
 8007bf2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007bf6:	464b      	mov	r3, r9
 8007bf8:	f8cd 9020 	str.w	r9, [sp, #32]
 8007bfc:	e7a7      	b.n	8007b4e <_dtoa_r+0x266>
 8007bfe:	3101      	adds	r1, #1
 8007c00:	6041      	str	r1, [r0, #4]
 8007c02:	0052      	lsls	r2, r2, #1
 8007c04:	e7a7      	b.n	8007b56 <_dtoa_r+0x26e>
 8007c06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007c08:	9a03      	ldr	r2, [sp, #12]
 8007c0a:	601a      	str	r2, [r3, #0]
 8007c0c:	9b08      	ldr	r3, [sp, #32]
 8007c0e:	2b0e      	cmp	r3, #14
 8007c10:	f200 80a8 	bhi.w	8007d64 <_dtoa_r+0x47c>
 8007c14:	2c00      	cmp	r4, #0
 8007c16:	f000 80a5 	beq.w	8007d64 <_dtoa_r+0x47c>
 8007c1a:	f1ba 0f00 	cmp.w	sl, #0
 8007c1e:	dd34      	ble.n	8007c8a <_dtoa_r+0x3a2>
 8007c20:	4a9a      	ldr	r2, [pc, #616]	; (8007e8c <_dtoa_r+0x5a4>)
 8007c22:	f00a 030f 	and.w	r3, sl, #15
 8007c26:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007c2a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007c2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007c32:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007c36:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007c3a:	d016      	beq.n	8007c6a <_dtoa_r+0x382>
 8007c3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c40:	4b93      	ldr	r3, [pc, #588]	; (8007e90 <_dtoa_r+0x5a8>)
 8007c42:	2703      	movs	r7, #3
 8007c44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c48:	f7f8 fd70 	bl	800072c <__aeabi_ddiv>
 8007c4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c50:	f004 040f 	and.w	r4, r4, #15
 8007c54:	4e8e      	ldr	r6, [pc, #568]	; (8007e90 <_dtoa_r+0x5a8>)
 8007c56:	b954      	cbnz	r4, 8007c6e <_dtoa_r+0x386>
 8007c58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007c5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c60:	f7f8 fd64 	bl	800072c <__aeabi_ddiv>
 8007c64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c68:	e029      	b.n	8007cbe <_dtoa_r+0x3d6>
 8007c6a:	2702      	movs	r7, #2
 8007c6c:	e7f2      	b.n	8007c54 <_dtoa_r+0x36c>
 8007c6e:	07e1      	lsls	r1, r4, #31
 8007c70:	d508      	bpl.n	8007c84 <_dtoa_r+0x39c>
 8007c72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007c76:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c7a:	f7f8 fc2d 	bl	80004d8 <__aeabi_dmul>
 8007c7e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007c82:	3701      	adds	r7, #1
 8007c84:	1064      	asrs	r4, r4, #1
 8007c86:	3608      	adds	r6, #8
 8007c88:	e7e5      	b.n	8007c56 <_dtoa_r+0x36e>
 8007c8a:	f000 80a5 	beq.w	8007dd8 <_dtoa_r+0x4f0>
 8007c8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c92:	f1ca 0400 	rsb	r4, sl, #0
 8007c96:	4b7d      	ldr	r3, [pc, #500]	; (8007e8c <_dtoa_r+0x5a4>)
 8007c98:	f004 020f 	and.w	r2, r4, #15
 8007c9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca4:	f7f8 fc18 	bl	80004d8 <__aeabi_dmul>
 8007ca8:	2702      	movs	r7, #2
 8007caa:	2300      	movs	r3, #0
 8007cac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007cb0:	4e77      	ldr	r6, [pc, #476]	; (8007e90 <_dtoa_r+0x5a8>)
 8007cb2:	1124      	asrs	r4, r4, #4
 8007cb4:	2c00      	cmp	r4, #0
 8007cb6:	f040 8084 	bne.w	8007dc2 <_dtoa_r+0x4da>
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d1d2      	bne.n	8007c64 <_dtoa_r+0x37c>
 8007cbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	f000 808b 	beq.w	8007ddc <_dtoa_r+0x4f4>
 8007cc6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007cca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007cce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	4b6f      	ldr	r3, [pc, #444]	; (8007e94 <_dtoa_r+0x5ac>)
 8007cd6:	f7f8 fe71 	bl	80009bc <__aeabi_dcmplt>
 8007cda:	2800      	cmp	r0, #0
 8007cdc:	d07e      	beq.n	8007ddc <_dtoa_r+0x4f4>
 8007cde:	9b08      	ldr	r3, [sp, #32]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d07b      	beq.n	8007ddc <_dtoa_r+0x4f4>
 8007ce4:	f1b9 0f00 	cmp.w	r9, #0
 8007ce8:	dd38      	ble.n	8007d5c <_dtoa_r+0x474>
 8007cea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cee:	2200      	movs	r2, #0
 8007cf0:	4b69      	ldr	r3, [pc, #420]	; (8007e98 <_dtoa_r+0x5b0>)
 8007cf2:	f7f8 fbf1 	bl	80004d8 <__aeabi_dmul>
 8007cf6:	464c      	mov	r4, r9
 8007cf8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007cfc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007d00:	3701      	adds	r7, #1
 8007d02:	4638      	mov	r0, r7
 8007d04:	f7f8 fb7e 	bl	8000404 <__aeabi_i2d>
 8007d08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d0c:	f7f8 fbe4 	bl	80004d8 <__aeabi_dmul>
 8007d10:	2200      	movs	r2, #0
 8007d12:	4b62      	ldr	r3, [pc, #392]	; (8007e9c <_dtoa_r+0x5b4>)
 8007d14:	f7f8 fa2a 	bl	800016c <__adddf3>
 8007d18:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007d1c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007d20:	9611      	str	r6, [sp, #68]	; 0x44
 8007d22:	2c00      	cmp	r4, #0
 8007d24:	d15d      	bne.n	8007de2 <_dtoa_r+0x4fa>
 8007d26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	4b5c      	ldr	r3, [pc, #368]	; (8007ea0 <_dtoa_r+0x5b8>)
 8007d2e:	f7f8 fa1b 	bl	8000168 <__aeabi_dsub>
 8007d32:	4602      	mov	r2, r0
 8007d34:	460b      	mov	r3, r1
 8007d36:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d3a:	4633      	mov	r3, r6
 8007d3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d3e:	f7f8 fe5b 	bl	80009f8 <__aeabi_dcmpgt>
 8007d42:	2800      	cmp	r0, #0
 8007d44:	f040 829c 	bne.w	8008280 <_dtoa_r+0x998>
 8007d48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d4c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d4e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007d52:	f7f8 fe33 	bl	80009bc <__aeabi_dcmplt>
 8007d56:	2800      	cmp	r0, #0
 8007d58:	f040 8290 	bne.w	800827c <_dtoa_r+0x994>
 8007d5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007d60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007d64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f2c0 8152 	blt.w	8008010 <_dtoa_r+0x728>
 8007d6c:	f1ba 0f0e 	cmp.w	sl, #14
 8007d70:	f300 814e 	bgt.w	8008010 <_dtoa_r+0x728>
 8007d74:	4b45      	ldr	r3, [pc, #276]	; (8007e8c <_dtoa_r+0x5a4>)
 8007d76:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d7a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007d7e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007d82:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	f280 80db 	bge.w	8007f40 <_dtoa_r+0x658>
 8007d8a:	9b08      	ldr	r3, [sp, #32]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	f300 80d7 	bgt.w	8007f40 <_dtoa_r+0x658>
 8007d92:	f040 8272 	bne.w	800827a <_dtoa_r+0x992>
 8007d96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	4b40      	ldr	r3, [pc, #256]	; (8007ea0 <_dtoa_r+0x5b8>)
 8007d9e:	f7f8 fb9b 	bl	80004d8 <__aeabi_dmul>
 8007da2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007da6:	f7f8 fe1d 	bl	80009e4 <__aeabi_dcmpge>
 8007daa:	9c08      	ldr	r4, [sp, #32]
 8007dac:	4626      	mov	r6, r4
 8007dae:	2800      	cmp	r0, #0
 8007db0:	f040 8248 	bne.w	8008244 <_dtoa_r+0x95c>
 8007db4:	2331      	movs	r3, #49	; 0x31
 8007db6:	9f03      	ldr	r7, [sp, #12]
 8007db8:	f10a 0a01 	add.w	sl, sl, #1
 8007dbc:	f807 3b01 	strb.w	r3, [r7], #1
 8007dc0:	e244      	b.n	800824c <_dtoa_r+0x964>
 8007dc2:	07e2      	lsls	r2, r4, #31
 8007dc4:	d505      	bpl.n	8007dd2 <_dtoa_r+0x4ea>
 8007dc6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007dca:	f7f8 fb85 	bl	80004d8 <__aeabi_dmul>
 8007dce:	2301      	movs	r3, #1
 8007dd0:	3701      	adds	r7, #1
 8007dd2:	1064      	asrs	r4, r4, #1
 8007dd4:	3608      	adds	r6, #8
 8007dd6:	e76d      	b.n	8007cb4 <_dtoa_r+0x3cc>
 8007dd8:	2702      	movs	r7, #2
 8007dda:	e770      	b.n	8007cbe <_dtoa_r+0x3d6>
 8007ddc:	46d0      	mov	r8, sl
 8007dde:	9c08      	ldr	r4, [sp, #32]
 8007de0:	e78f      	b.n	8007d02 <_dtoa_r+0x41a>
 8007de2:	9903      	ldr	r1, [sp, #12]
 8007de4:	4b29      	ldr	r3, [pc, #164]	; (8007e8c <_dtoa_r+0x5a4>)
 8007de6:	4421      	add	r1, r4
 8007de8:	9112      	str	r1, [sp, #72]	; 0x48
 8007dea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007dec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007df0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007df4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007df8:	2900      	cmp	r1, #0
 8007dfa:	d055      	beq.n	8007ea8 <_dtoa_r+0x5c0>
 8007dfc:	2000      	movs	r0, #0
 8007dfe:	4929      	ldr	r1, [pc, #164]	; (8007ea4 <_dtoa_r+0x5bc>)
 8007e00:	f7f8 fc94 	bl	800072c <__aeabi_ddiv>
 8007e04:	463b      	mov	r3, r7
 8007e06:	4632      	mov	r2, r6
 8007e08:	f7f8 f9ae 	bl	8000168 <__aeabi_dsub>
 8007e0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007e10:	9f03      	ldr	r7, [sp, #12]
 8007e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e16:	f7f8 fe0f 	bl	8000a38 <__aeabi_d2iz>
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	f7f8 faf2 	bl	8000404 <__aeabi_i2d>
 8007e20:	4602      	mov	r2, r0
 8007e22:	460b      	mov	r3, r1
 8007e24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e28:	f7f8 f99e 	bl	8000168 <__aeabi_dsub>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	460b      	mov	r3, r1
 8007e30:	3430      	adds	r4, #48	; 0x30
 8007e32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007e36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e3a:	f807 4b01 	strb.w	r4, [r7], #1
 8007e3e:	f7f8 fdbd 	bl	80009bc <__aeabi_dcmplt>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	d174      	bne.n	8007f30 <_dtoa_r+0x648>
 8007e46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e4a:	2000      	movs	r0, #0
 8007e4c:	4911      	ldr	r1, [pc, #68]	; (8007e94 <_dtoa_r+0x5ac>)
 8007e4e:	f7f8 f98b 	bl	8000168 <__aeabi_dsub>
 8007e52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007e56:	f7f8 fdb1 	bl	80009bc <__aeabi_dcmplt>
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	f040 80b7 	bne.w	8007fce <_dtoa_r+0x6e6>
 8007e60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007e62:	429f      	cmp	r7, r3
 8007e64:	f43f af7a 	beq.w	8007d5c <_dtoa_r+0x474>
 8007e68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	4b0a      	ldr	r3, [pc, #40]	; (8007e98 <_dtoa_r+0x5b0>)
 8007e70:	f7f8 fb32 	bl	80004d8 <__aeabi_dmul>
 8007e74:	2200      	movs	r2, #0
 8007e76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007e7e:	4b06      	ldr	r3, [pc, #24]	; (8007e98 <_dtoa_r+0x5b0>)
 8007e80:	f7f8 fb2a 	bl	80004d8 <__aeabi_dmul>
 8007e84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e88:	e7c3      	b.n	8007e12 <_dtoa_r+0x52a>
 8007e8a:	bf00      	nop
 8007e8c:	0800ab90 	.word	0x0800ab90
 8007e90:	0800ab68 	.word	0x0800ab68
 8007e94:	3ff00000 	.word	0x3ff00000
 8007e98:	40240000 	.word	0x40240000
 8007e9c:	401c0000 	.word	0x401c0000
 8007ea0:	40140000 	.word	0x40140000
 8007ea4:	3fe00000 	.word	0x3fe00000
 8007ea8:	4630      	mov	r0, r6
 8007eaa:	4639      	mov	r1, r7
 8007eac:	f7f8 fb14 	bl	80004d8 <__aeabi_dmul>
 8007eb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007eb2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007eb6:	9c03      	ldr	r4, [sp, #12]
 8007eb8:	9314      	str	r3, [sp, #80]	; 0x50
 8007eba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ebe:	f7f8 fdbb 	bl	8000a38 <__aeabi_d2iz>
 8007ec2:	9015      	str	r0, [sp, #84]	; 0x54
 8007ec4:	f7f8 fa9e 	bl	8000404 <__aeabi_i2d>
 8007ec8:	4602      	mov	r2, r0
 8007eca:	460b      	mov	r3, r1
 8007ecc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ed0:	f7f8 f94a 	bl	8000168 <__aeabi_dsub>
 8007ed4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	3330      	adds	r3, #48	; 0x30
 8007eda:	f804 3b01 	strb.w	r3, [r4], #1
 8007ede:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007ee0:	460f      	mov	r7, r1
 8007ee2:	429c      	cmp	r4, r3
 8007ee4:	f04f 0200 	mov.w	r2, #0
 8007ee8:	d124      	bne.n	8007f34 <_dtoa_r+0x64c>
 8007eea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007eee:	4bb0      	ldr	r3, [pc, #704]	; (80081b0 <_dtoa_r+0x8c8>)
 8007ef0:	f7f8 f93c 	bl	800016c <__adddf3>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4630      	mov	r0, r6
 8007efa:	4639      	mov	r1, r7
 8007efc:	f7f8 fd7c 	bl	80009f8 <__aeabi_dcmpgt>
 8007f00:	2800      	cmp	r0, #0
 8007f02:	d163      	bne.n	8007fcc <_dtoa_r+0x6e4>
 8007f04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f08:	2000      	movs	r0, #0
 8007f0a:	49a9      	ldr	r1, [pc, #676]	; (80081b0 <_dtoa_r+0x8c8>)
 8007f0c:	f7f8 f92c 	bl	8000168 <__aeabi_dsub>
 8007f10:	4602      	mov	r2, r0
 8007f12:	460b      	mov	r3, r1
 8007f14:	4630      	mov	r0, r6
 8007f16:	4639      	mov	r1, r7
 8007f18:	f7f8 fd50 	bl	80009bc <__aeabi_dcmplt>
 8007f1c:	2800      	cmp	r0, #0
 8007f1e:	f43f af1d 	beq.w	8007d5c <_dtoa_r+0x474>
 8007f22:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007f24:	1e7b      	subs	r3, r7, #1
 8007f26:	9314      	str	r3, [sp, #80]	; 0x50
 8007f28:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007f2c:	2b30      	cmp	r3, #48	; 0x30
 8007f2e:	d0f8      	beq.n	8007f22 <_dtoa_r+0x63a>
 8007f30:	46c2      	mov	sl, r8
 8007f32:	e03b      	b.n	8007fac <_dtoa_r+0x6c4>
 8007f34:	4b9f      	ldr	r3, [pc, #636]	; (80081b4 <_dtoa_r+0x8cc>)
 8007f36:	f7f8 facf 	bl	80004d8 <__aeabi_dmul>
 8007f3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f3e:	e7bc      	b.n	8007eba <_dtoa_r+0x5d2>
 8007f40:	9f03      	ldr	r7, [sp, #12]
 8007f42:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8007f46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f4a:	4640      	mov	r0, r8
 8007f4c:	4649      	mov	r1, r9
 8007f4e:	f7f8 fbed 	bl	800072c <__aeabi_ddiv>
 8007f52:	f7f8 fd71 	bl	8000a38 <__aeabi_d2iz>
 8007f56:	4604      	mov	r4, r0
 8007f58:	f7f8 fa54 	bl	8000404 <__aeabi_i2d>
 8007f5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f60:	f7f8 faba 	bl	80004d8 <__aeabi_dmul>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4640      	mov	r0, r8
 8007f6a:	4649      	mov	r1, r9
 8007f6c:	f7f8 f8fc 	bl	8000168 <__aeabi_dsub>
 8007f70:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007f74:	f807 6b01 	strb.w	r6, [r7], #1
 8007f78:	9e03      	ldr	r6, [sp, #12]
 8007f7a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007f7e:	1bbe      	subs	r6, r7, r6
 8007f80:	45b4      	cmp	ip, r6
 8007f82:	4602      	mov	r2, r0
 8007f84:	460b      	mov	r3, r1
 8007f86:	d136      	bne.n	8007ff6 <_dtoa_r+0x70e>
 8007f88:	f7f8 f8f0 	bl	800016c <__adddf3>
 8007f8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f90:	4680      	mov	r8, r0
 8007f92:	4689      	mov	r9, r1
 8007f94:	f7f8 fd30 	bl	80009f8 <__aeabi_dcmpgt>
 8007f98:	bb58      	cbnz	r0, 8007ff2 <_dtoa_r+0x70a>
 8007f9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007f9e:	4640      	mov	r0, r8
 8007fa0:	4649      	mov	r1, r9
 8007fa2:	f7f8 fd01 	bl	80009a8 <__aeabi_dcmpeq>
 8007fa6:	b108      	cbz	r0, 8007fac <_dtoa_r+0x6c4>
 8007fa8:	07e1      	lsls	r1, r4, #31
 8007faa:	d422      	bmi.n	8007ff2 <_dtoa_r+0x70a>
 8007fac:	4628      	mov	r0, r5
 8007fae:	4659      	mov	r1, fp
 8007fb0:	f000 fe68 	bl	8008c84 <_Bfree>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	703b      	strb	r3, [r7, #0]
 8007fb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007fba:	f10a 0001 	add.w	r0, sl, #1
 8007fbe:	6018      	str	r0, [r3, #0]
 8007fc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	f43f acde 	beq.w	8007984 <_dtoa_r+0x9c>
 8007fc8:	601f      	str	r7, [r3, #0]
 8007fca:	e4db      	b.n	8007984 <_dtoa_r+0x9c>
 8007fcc:	4627      	mov	r7, r4
 8007fce:	463b      	mov	r3, r7
 8007fd0:	461f      	mov	r7, r3
 8007fd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fd6:	2a39      	cmp	r2, #57	; 0x39
 8007fd8:	d107      	bne.n	8007fea <_dtoa_r+0x702>
 8007fda:	9a03      	ldr	r2, [sp, #12]
 8007fdc:	429a      	cmp	r2, r3
 8007fde:	d1f7      	bne.n	8007fd0 <_dtoa_r+0x6e8>
 8007fe0:	2230      	movs	r2, #48	; 0x30
 8007fe2:	9903      	ldr	r1, [sp, #12]
 8007fe4:	f108 0801 	add.w	r8, r8, #1
 8007fe8:	700a      	strb	r2, [r1, #0]
 8007fea:	781a      	ldrb	r2, [r3, #0]
 8007fec:	3201      	adds	r2, #1
 8007fee:	701a      	strb	r2, [r3, #0]
 8007ff0:	e79e      	b.n	8007f30 <_dtoa_r+0x648>
 8007ff2:	46d0      	mov	r8, sl
 8007ff4:	e7eb      	b.n	8007fce <_dtoa_r+0x6e6>
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	4b6e      	ldr	r3, [pc, #440]	; (80081b4 <_dtoa_r+0x8cc>)
 8007ffa:	f7f8 fa6d 	bl	80004d8 <__aeabi_dmul>
 8007ffe:	2200      	movs	r2, #0
 8008000:	2300      	movs	r3, #0
 8008002:	4680      	mov	r8, r0
 8008004:	4689      	mov	r9, r1
 8008006:	f7f8 fccf 	bl	80009a8 <__aeabi_dcmpeq>
 800800a:	2800      	cmp	r0, #0
 800800c:	d09b      	beq.n	8007f46 <_dtoa_r+0x65e>
 800800e:	e7cd      	b.n	8007fac <_dtoa_r+0x6c4>
 8008010:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008012:	2a00      	cmp	r2, #0
 8008014:	f000 80d0 	beq.w	80081b8 <_dtoa_r+0x8d0>
 8008018:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800801a:	2a01      	cmp	r2, #1
 800801c:	f300 80ae 	bgt.w	800817c <_dtoa_r+0x894>
 8008020:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008022:	2a00      	cmp	r2, #0
 8008024:	f000 80a6 	beq.w	8008174 <_dtoa_r+0x88c>
 8008028:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800802c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800802e:	9f06      	ldr	r7, [sp, #24]
 8008030:	9a06      	ldr	r2, [sp, #24]
 8008032:	2101      	movs	r1, #1
 8008034:	441a      	add	r2, r3
 8008036:	9206      	str	r2, [sp, #24]
 8008038:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800803a:	4628      	mov	r0, r5
 800803c:	441a      	add	r2, r3
 800803e:	9209      	str	r2, [sp, #36]	; 0x24
 8008040:	f000 ff20 	bl	8008e84 <__i2b>
 8008044:	4606      	mov	r6, r0
 8008046:	2f00      	cmp	r7, #0
 8008048:	dd0c      	ble.n	8008064 <_dtoa_r+0x77c>
 800804a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800804c:	2b00      	cmp	r3, #0
 800804e:	dd09      	ble.n	8008064 <_dtoa_r+0x77c>
 8008050:	42bb      	cmp	r3, r7
 8008052:	bfa8      	it	ge
 8008054:	463b      	movge	r3, r7
 8008056:	9a06      	ldr	r2, [sp, #24]
 8008058:	1aff      	subs	r7, r7, r3
 800805a:	1ad2      	subs	r2, r2, r3
 800805c:	9206      	str	r2, [sp, #24]
 800805e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008060:	1ad3      	subs	r3, r2, r3
 8008062:	9309      	str	r3, [sp, #36]	; 0x24
 8008064:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008066:	b1f3      	cbz	r3, 80080a6 <_dtoa_r+0x7be>
 8008068:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800806a:	2b00      	cmp	r3, #0
 800806c:	f000 80a8 	beq.w	80081c0 <_dtoa_r+0x8d8>
 8008070:	2c00      	cmp	r4, #0
 8008072:	dd10      	ble.n	8008096 <_dtoa_r+0x7ae>
 8008074:	4631      	mov	r1, r6
 8008076:	4622      	mov	r2, r4
 8008078:	4628      	mov	r0, r5
 800807a:	f000 ffc1 	bl	8009000 <__pow5mult>
 800807e:	465a      	mov	r2, fp
 8008080:	4601      	mov	r1, r0
 8008082:	4606      	mov	r6, r0
 8008084:	4628      	mov	r0, r5
 8008086:	f000 ff13 	bl	8008eb0 <__multiply>
 800808a:	4680      	mov	r8, r0
 800808c:	4659      	mov	r1, fp
 800808e:	4628      	mov	r0, r5
 8008090:	f000 fdf8 	bl	8008c84 <_Bfree>
 8008094:	46c3      	mov	fp, r8
 8008096:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008098:	1b1a      	subs	r2, r3, r4
 800809a:	d004      	beq.n	80080a6 <_dtoa_r+0x7be>
 800809c:	4659      	mov	r1, fp
 800809e:	4628      	mov	r0, r5
 80080a0:	f000 ffae 	bl	8009000 <__pow5mult>
 80080a4:	4683      	mov	fp, r0
 80080a6:	2101      	movs	r1, #1
 80080a8:	4628      	mov	r0, r5
 80080aa:	f000 feeb 	bl	8008e84 <__i2b>
 80080ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080b0:	4604      	mov	r4, r0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	f340 8086 	ble.w	80081c4 <_dtoa_r+0x8dc>
 80080b8:	461a      	mov	r2, r3
 80080ba:	4601      	mov	r1, r0
 80080bc:	4628      	mov	r0, r5
 80080be:	f000 ff9f 	bl	8009000 <__pow5mult>
 80080c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80080c4:	4604      	mov	r4, r0
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	dd7f      	ble.n	80081ca <_dtoa_r+0x8e2>
 80080ca:	f04f 0800 	mov.w	r8, #0
 80080ce:	6923      	ldr	r3, [r4, #16]
 80080d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80080d4:	6918      	ldr	r0, [r3, #16]
 80080d6:	f000 fe87 	bl	8008de8 <__hi0bits>
 80080da:	f1c0 0020 	rsb	r0, r0, #32
 80080de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080e0:	4418      	add	r0, r3
 80080e2:	f010 001f 	ands.w	r0, r0, #31
 80080e6:	f000 8092 	beq.w	800820e <_dtoa_r+0x926>
 80080ea:	f1c0 0320 	rsb	r3, r0, #32
 80080ee:	2b04      	cmp	r3, #4
 80080f0:	f340 808a 	ble.w	8008208 <_dtoa_r+0x920>
 80080f4:	f1c0 001c 	rsb	r0, r0, #28
 80080f8:	9b06      	ldr	r3, [sp, #24]
 80080fa:	4407      	add	r7, r0
 80080fc:	4403      	add	r3, r0
 80080fe:	9306      	str	r3, [sp, #24]
 8008100:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008102:	4403      	add	r3, r0
 8008104:	9309      	str	r3, [sp, #36]	; 0x24
 8008106:	9b06      	ldr	r3, [sp, #24]
 8008108:	2b00      	cmp	r3, #0
 800810a:	dd05      	ble.n	8008118 <_dtoa_r+0x830>
 800810c:	4659      	mov	r1, fp
 800810e:	461a      	mov	r2, r3
 8008110:	4628      	mov	r0, r5
 8008112:	f000 ffcf 	bl	80090b4 <__lshift>
 8008116:	4683      	mov	fp, r0
 8008118:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800811a:	2b00      	cmp	r3, #0
 800811c:	dd05      	ble.n	800812a <_dtoa_r+0x842>
 800811e:	4621      	mov	r1, r4
 8008120:	461a      	mov	r2, r3
 8008122:	4628      	mov	r0, r5
 8008124:	f000 ffc6 	bl	80090b4 <__lshift>
 8008128:	4604      	mov	r4, r0
 800812a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800812c:	2b00      	cmp	r3, #0
 800812e:	d070      	beq.n	8008212 <_dtoa_r+0x92a>
 8008130:	4621      	mov	r1, r4
 8008132:	4658      	mov	r0, fp
 8008134:	f001 f82e 	bl	8009194 <__mcmp>
 8008138:	2800      	cmp	r0, #0
 800813a:	da6a      	bge.n	8008212 <_dtoa_r+0x92a>
 800813c:	2300      	movs	r3, #0
 800813e:	4659      	mov	r1, fp
 8008140:	220a      	movs	r2, #10
 8008142:	4628      	mov	r0, r5
 8008144:	f000 fdc0 	bl	8008cc8 <__multadd>
 8008148:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800814a:	4683      	mov	fp, r0
 800814c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008150:	2b00      	cmp	r3, #0
 8008152:	f000 8194 	beq.w	800847e <_dtoa_r+0xb96>
 8008156:	4631      	mov	r1, r6
 8008158:	2300      	movs	r3, #0
 800815a:	220a      	movs	r2, #10
 800815c:	4628      	mov	r0, r5
 800815e:	f000 fdb3 	bl	8008cc8 <__multadd>
 8008162:	f1b9 0f00 	cmp.w	r9, #0
 8008166:	4606      	mov	r6, r0
 8008168:	f300 8093 	bgt.w	8008292 <_dtoa_r+0x9aa>
 800816c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800816e:	2b02      	cmp	r3, #2
 8008170:	dc57      	bgt.n	8008222 <_dtoa_r+0x93a>
 8008172:	e08e      	b.n	8008292 <_dtoa_r+0x9aa>
 8008174:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008176:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800817a:	e757      	b.n	800802c <_dtoa_r+0x744>
 800817c:	9b08      	ldr	r3, [sp, #32]
 800817e:	1e5c      	subs	r4, r3, #1
 8008180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008182:	42a3      	cmp	r3, r4
 8008184:	bfb7      	itett	lt
 8008186:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008188:	1b1c      	subge	r4, r3, r4
 800818a:	1ae2      	sublt	r2, r4, r3
 800818c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800818e:	bfbe      	ittt	lt
 8008190:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008192:	189b      	addlt	r3, r3, r2
 8008194:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008196:	9b08      	ldr	r3, [sp, #32]
 8008198:	bfb8      	it	lt
 800819a:	2400      	movlt	r4, #0
 800819c:	2b00      	cmp	r3, #0
 800819e:	bfbb      	ittet	lt
 80081a0:	9b06      	ldrlt	r3, [sp, #24]
 80081a2:	9a08      	ldrlt	r2, [sp, #32]
 80081a4:	9f06      	ldrge	r7, [sp, #24]
 80081a6:	1a9f      	sublt	r7, r3, r2
 80081a8:	bfac      	ite	ge
 80081aa:	9b08      	ldrge	r3, [sp, #32]
 80081ac:	2300      	movlt	r3, #0
 80081ae:	e73f      	b.n	8008030 <_dtoa_r+0x748>
 80081b0:	3fe00000 	.word	0x3fe00000
 80081b4:	40240000 	.word	0x40240000
 80081b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80081ba:	9f06      	ldr	r7, [sp, #24]
 80081bc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80081be:	e742      	b.n	8008046 <_dtoa_r+0x75e>
 80081c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80081c2:	e76b      	b.n	800809c <_dtoa_r+0x7b4>
 80081c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	dc19      	bgt.n	80081fe <_dtoa_r+0x916>
 80081ca:	9b04      	ldr	r3, [sp, #16]
 80081cc:	b9bb      	cbnz	r3, 80081fe <_dtoa_r+0x916>
 80081ce:	9b05      	ldr	r3, [sp, #20]
 80081d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081d4:	b99b      	cbnz	r3, 80081fe <_dtoa_r+0x916>
 80081d6:	9b05      	ldr	r3, [sp, #20]
 80081d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081dc:	0d1b      	lsrs	r3, r3, #20
 80081de:	051b      	lsls	r3, r3, #20
 80081e0:	b183      	cbz	r3, 8008204 <_dtoa_r+0x91c>
 80081e2:	f04f 0801 	mov.w	r8, #1
 80081e6:	9b06      	ldr	r3, [sp, #24]
 80081e8:	3301      	adds	r3, #1
 80081ea:	9306      	str	r3, [sp, #24]
 80081ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081ee:	3301      	adds	r3, #1
 80081f0:	9309      	str	r3, [sp, #36]	; 0x24
 80081f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f47f af6a 	bne.w	80080ce <_dtoa_r+0x7e6>
 80081fa:	2001      	movs	r0, #1
 80081fc:	e76f      	b.n	80080de <_dtoa_r+0x7f6>
 80081fe:	f04f 0800 	mov.w	r8, #0
 8008202:	e7f6      	b.n	80081f2 <_dtoa_r+0x90a>
 8008204:	4698      	mov	r8, r3
 8008206:	e7f4      	b.n	80081f2 <_dtoa_r+0x90a>
 8008208:	f43f af7d 	beq.w	8008106 <_dtoa_r+0x81e>
 800820c:	4618      	mov	r0, r3
 800820e:	301c      	adds	r0, #28
 8008210:	e772      	b.n	80080f8 <_dtoa_r+0x810>
 8008212:	9b08      	ldr	r3, [sp, #32]
 8008214:	2b00      	cmp	r3, #0
 8008216:	dc36      	bgt.n	8008286 <_dtoa_r+0x99e>
 8008218:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800821a:	2b02      	cmp	r3, #2
 800821c:	dd33      	ble.n	8008286 <_dtoa_r+0x99e>
 800821e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008222:	f1b9 0f00 	cmp.w	r9, #0
 8008226:	d10d      	bne.n	8008244 <_dtoa_r+0x95c>
 8008228:	4621      	mov	r1, r4
 800822a:	464b      	mov	r3, r9
 800822c:	2205      	movs	r2, #5
 800822e:	4628      	mov	r0, r5
 8008230:	f000 fd4a 	bl	8008cc8 <__multadd>
 8008234:	4601      	mov	r1, r0
 8008236:	4604      	mov	r4, r0
 8008238:	4658      	mov	r0, fp
 800823a:	f000 ffab 	bl	8009194 <__mcmp>
 800823e:	2800      	cmp	r0, #0
 8008240:	f73f adb8 	bgt.w	8007db4 <_dtoa_r+0x4cc>
 8008244:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008246:	9f03      	ldr	r7, [sp, #12]
 8008248:	ea6f 0a03 	mvn.w	sl, r3
 800824c:	f04f 0800 	mov.w	r8, #0
 8008250:	4621      	mov	r1, r4
 8008252:	4628      	mov	r0, r5
 8008254:	f000 fd16 	bl	8008c84 <_Bfree>
 8008258:	2e00      	cmp	r6, #0
 800825a:	f43f aea7 	beq.w	8007fac <_dtoa_r+0x6c4>
 800825e:	f1b8 0f00 	cmp.w	r8, #0
 8008262:	d005      	beq.n	8008270 <_dtoa_r+0x988>
 8008264:	45b0      	cmp	r8, r6
 8008266:	d003      	beq.n	8008270 <_dtoa_r+0x988>
 8008268:	4641      	mov	r1, r8
 800826a:	4628      	mov	r0, r5
 800826c:	f000 fd0a 	bl	8008c84 <_Bfree>
 8008270:	4631      	mov	r1, r6
 8008272:	4628      	mov	r0, r5
 8008274:	f000 fd06 	bl	8008c84 <_Bfree>
 8008278:	e698      	b.n	8007fac <_dtoa_r+0x6c4>
 800827a:	2400      	movs	r4, #0
 800827c:	4626      	mov	r6, r4
 800827e:	e7e1      	b.n	8008244 <_dtoa_r+0x95c>
 8008280:	46c2      	mov	sl, r8
 8008282:	4626      	mov	r6, r4
 8008284:	e596      	b.n	8007db4 <_dtoa_r+0x4cc>
 8008286:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008288:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800828c:	2b00      	cmp	r3, #0
 800828e:	f000 80fd 	beq.w	800848c <_dtoa_r+0xba4>
 8008292:	2f00      	cmp	r7, #0
 8008294:	dd05      	ble.n	80082a2 <_dtoa_r+0x9ba>
 8008296:	4631      	mov	r1, r6
 8008298:	463a      	mov	r2, r7
 800829a:	4628      	mov	r0, r5
 800829c:	f000 ff0a 	bl	80090b4 <__lshift>
 80082a0:	4606      	mov	r6, r0
 80082a2:	f1b8 0f00 	cmp.w	r8, #0
 80082a6:	d05c      	beq.n	8008362 <_dtoa_r+0xa7a>
 80082a8:	4628      	mov	r0, r5
 80082aa:	6871      	ldr	r1, [r6, #4]
 80082ac:	f000 fcaa 	bl	8008c04 <_Balloc>
 80082b0:	4607      	mov	r7, r0
 80082b2:	b928      	cbnz	r0, 80082c0 <_dtoa_r+0x9d8>
 80082b4:	4602      	mov	r2, r0
 80082b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80082ba:	4b7f      	ldr	r3, [pc, #508]	; (80084b8 <_dtoa_r+0xbd0>)
 80082bc:	f7ff bb28 	b.w	8007910 <_dtoa_r+0x28>
 80082c0:	6932      	ldr	r2, [r6, #16]
 80082c2:	f106 010c 	add.w	r1, r6, #12
 80082c6:	3202      	adds	r2, #2
 80082c8:	0092      	lsls	r2, r2, #2
 80082ca:	300c      	adds	r0, #12
 80082cc:	f000 fc8c 	bl	8008be8 <memcpy>
 80082d0:	2201      	movs	r2, #1
 80082d2:	4639      	mov	r1, r7
 80082d4:	4628      	mov	r0, r5
 80082d6:	f000 feed 	bl	80090b4 <__lshift>
 80082da:	46b0      	mov	r8, r6
 80082dc:	4606      	mov	r6, r0
 80082de:	9b03      	ldr	r3, [sp, #12]
 80082e0:	3301      	adds	r3, #1
 80082e2:	9308      	str	r3, [sp, #32]
 80082e4:	9b03      	ldr	r3, [sp, #12]
 80082e6:	444b      	add	r3, r9
 80082e8:	930a      	str	r3, [sp, #40]	; 0x28
 80082ea:	9b04      	ldr	r3, [sp, #16]
 80082ec:	f003 0301 	and.w	r3, r3, #1
 80082f0:	9309      	str	r3, [sp, #36]	; 0x24
 80082f2:	9b08      	ldr	r3, [sp, #32]
 80082f4:	4621      	mov	r1, r4
 80082f6:	3b01      	subs	r3, #1
 80082f8:	4658      	mov	r0, fp
 80082fa:	9304      	str	r3, [sp, #16]
 80082fc:	f7ff fa68 	bl	80077d0 <quorem>
 8008300:	4603      	mov	r3, r0
 8008302:	4641      	mov	r1, r8
 8008304:	3330      	adds	r3, #48	; 0x30
 8008306:	9006      	str	r0, [sp, #24]
 8008308:	4658      	mov	r0, fp
 800830a:	930b      	str	r3, [sp, #44]	; 0x2c
 800830c:	f000 ff42 	bl	8009194 <__mcmp>
 8008310:	4632      	mov	r2, r6
 8008312:	4681      	mov	r9, r0
 8008314:	4621      	mov	r1, r4
 8008316:	4628      	mov	r0, r5
 8008318:	f000 ff58 	bl	80091cc <__mdiff>
 800831c:	68c2      	ldr	r2, [r0, #12]
 800831e:	4607      	mov	r7, r0
 8008320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008322:	bb02      	cbnz	r2, 8008366 <_dtoa_r+0xa7e>
 8008324:	4601      	mov	r1, r0
 8008326:	4658      	mov	r0, fp
 8008328:	f000 ff34 	bl	8009194 <__mcmp>
 800832c:	4602      	mov	r2, r0
 800832e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008330:	4639      	mov	r1, r7
 8008332:	4628      	mov	r0, r5
 8008334:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008338:	f000 fca4 	bl	8008c84 <_Bfree>
 800833c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800833e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008340:	9f08      	ldr	r7, [sp, #32]
 8008342:	ea43 0102 	orr.w	r1, r3, r2
 8008346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008348:	430b      	orrs	r3, r1
 800834a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800834c:	d10d      	bne.n	800836a <_dtoa_r+0xa82>
 800834e:	2b39      	cmp	r3, #57	; 0x39
 8008350:	d029      	beq.n	80083a6 <_dtoa_r+0xabe>
 8008352:	f1b9 0f00 	cmp.w	r9, #0
 8008356:	dd01      	ble.n	800835c <_dtoa_r+0xa74>
 8008358:	9b06      	ldr	r3, [sp, #24]
 800835a:	3331      	adds	r3, #49	; 0x31
 800835c:	9a04      	ldr	r2, [sp, #16]
 800835e:	7013      	strb	r3, [r2, #0]
 8008360:	e776      	b.n	8008250 <_dtoa_r+0x968>
 8008362:	4630      	mov	r0, r6
 8008364:	e7b9      	b.n	80082da <_dtoa_r+0x9f2>
 8008366:	2201      	movs	r2, #1
 8008368:	e7e2      	b.n	8008330 <_dtoa_r+0xa48>
 800836a:	f1b9 0f00 	cmp.w	r9, #0
 800836e:	db06      	blt.n	800837e <_dtoa_r+0xa96>
 8008370:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008372:	ea41 0909 	orr.w	r9, r1, r9
 8008376:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008378:	ea59 0101 	orrs.w	r1, r9, r1
 800837c:	d120      	bne.n	80083c0 <_dtoa_r+0xad8>
 800837e:	2a00      	cmp	r2, #0
 8008380:	ddec      	ble.n	800835c <_dtoa_r+0xa74>
 8008382:	4659      	mov	r1, fp
 8008384:	2201      	movs	r2, #1
 8008386:	4628      	mov	r0, r5
 8008388:	9308      	str	r3, [sp, #32]
 800838a:	f000 fe93 	bl	80090b4 <__lshift>
 800838e:	4621      	mov	r1, r4
 8008390:	4683      	mov	fp, r0
 8008392:	f000 feff 	bl	8009194 <__mcmp>
 8008396:	2800      	cmp	r0, #0
 8008398:	9b08      	ldr	r3, [sp, #32]
 800839a:	dc02      	bgt.n	80083a2 <_dtoa_r+0xaba>
 800839c:	d1de      	bne.n	800835c <_dtoa_r+0xa74>
 800839e:	07da      	lsls	r2, r3, #31
 80083a0:	d5dc      	bpl.n	800835c <_dtoa_r+0xa74>
 80083a2:	2b39      	cmp	r3, #57	; 0x39
 80083a4:	d1d8      	bne.n	8008358 <_dtoa_r+0xa70>
 80083a6:	2339      	movs	r3, #57	; 0x39
 80083a8:	9a04      	ldr	r2, [sp, #16]
 80083aa:	7013      	strb	r3, [r2, #0]
 80083ac:	463b      	mov	r3, r7
 80083ae:	461f      	mov	r7, r3
 80083b0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80083b4:	3b01      	subs	r3, #1
 80083b6:	2a39      	cmp	r2, #57	; 0x39
 80083b8:	d050      	beq.n	800845c <_dtoa_r+0xb74>
 80083ba:	3201      	adds	r2, #1
 80083bc:	701a      	strb	r2, [r3, #0]
 80083be:	e747      	b.n	8008250 <_dtoa_r+0x968>
 80083c0:	2a00      	cmp	r2, #0
 80083c2:	dd03      	ble.n	80083cc <_dtoa_r+0xae4>
 80083c4:	2b39      	cmp	r3, #57	; 0x39
 80083c6:	d0ee      	beq.n	80083a6 <_dtoa_r+0xabe>
 80083c8:	3301      	adds	r3, #1
 80083ca:	e7c7      	b.n	800835c <_dtoa_r+0xa74>
 80083cc:	9a08      	ldr	r2, [sp, #32]
 80083ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80083d0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80083d4:	428a      	cmp	r2, r1
 80083d6:	d02a      	beq.n	800842e <_dtoa_r+0xb46>
 80083d8:	4659      	mov	r1, fp
 80083da:	2300      	movs	r3, #0
 80083dc:	220a      	movs	r2, #10
 80083de:	4628      	mov	r0, r5
 80083e0:	f000 fc72 	bl	8008cc8 <__multadd>
 80083e4:	45b0      	cmp	r8, r6
 80083e6:	4683      	mov	fp, r0
 80083e8:	f04f 0300 	mov.w	r3, #0
 80083ec:	f04f 020a 	mov.w	r2, #10
 80083f0:	4641      	mov	r1, r8
 80083f2:	4628      	mov	r0, r5
 80083f4:	d107      	bne.n	8008406 <_dtoa_r+0xb1e>
 80083f6:	f000 fc67 	bl	8008cc8 <__multadd>
 80083fa:	4680      	mov	r8, r0
 80083fc:	4606      	mov	r6, r0
 80083fe:	9b08      	ldr	r3, [sp, #32]
 8008400:	3301      	adds	r3, #1
 8008402:	9308      	str	r3, [sp, #32]
 8008404:	e775      	b.n	80082f2 <_dtoa_r+0xa0a>
 8008406:	f000 fc5f 	bl	8008cc8 <__multadd>
 800840a:	4631      	mov	r1, r6
 800840c:	4680      	mov	r8, r0
 800840e:	2300      	movs	r3, #0
 8008410:	220a      	movs	r2, #10
 8008412:	4628      	mov	r0, r5
 8008414:	f000 fc58 	bl	8008cc8 <__multadd>
 8008418:	4606      	mov	r6, r0
 800841a:	e7f0      	b.n	80083fe <_dtoa_r+0xb16>
 800841c:	f1b9 0f00 	cmp.w	r9, #0
 8008420:	bfcc      	ite	gt
 8008422:	464f      	movgt	r7, r9
 8008424:	2701      	movle	r7, #1
 8008426:	f04f 0800 	mov.w	r8, #0
 800842a:	9a03      	ldr	r2, [sp, #12]
 800842c:	4417      	add	r7, r2
 800842e:	4659      	mov	r1, fp
 8008430:	2201      	movs	r2, #1
 8008432:	4628      	mov	r0, r5
 8008434:	9308      	str	r3, [sp, #32]
 8008436:	f000 fe3d 	bl	80090b4 <__lshift>
 800843a:	4621      	mov	r1, r4
 800843c:	4683      	mov	fp, r0
 800843e:	f000 fea9 	bl	8009194 <__mcmp>
 8008442:	2800      	cmp	r0, #0
 8008444:	dcb2      	bgt.n	80083ac <_dtoa_r+0xac4>
 8008446:	d102      	bne.n	800844e <_dtoa_r+0xb66>
 8008448:	9b08      	ldr	r3, [sp, #32]
 800844a:	07db      	lsls	r3, r3, #31
 800844c:	d4ae      	bmi.n	80083ac <_dtoa_r+0xac4>
 800844e:	463b      	mov	r3, r7
 8008450:	461f      	mov	r7, r3
 8008452:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008456:	2a30      	cmp	r2, #48	; 0x30
 8008458:	d0fa      	beq.n	8008450 <_dtoa_r+0xb68>
 800845a:	e6f9      	b.n	8008250 <_dtoa_r+0x968>
 800845c:	9a03      	ldr	r2, [sp, #12]
 800845e:	429a      	cmp	r2, r3
 8008460:	d1a5      	bne.n	80083ae <_dtoa_r+0xac6>
 8008462:	2331      	movs	r3, #49	; 0x31
 8008464:	f10a 0a01 	add.w	sl, sl, #1
 8008468:	e779      	b.n	800835e <_dtoa_r+0xa76>
 800846a:	4b14      	ldr	r3, [pc, #80]	; (80084bc <_dtoa_r+0xbd4>)
 800846c:	f7ff baa8 	b.w	80079c0 <_dtoa_r+0xd8>
 8008470:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008472:	2b00      	cmp	r3, #0
 8008474:	f47f aa81 	bne.w	800797a <_dtoa_r+0x92>
 8008478:	4b11      	ldr	r3, [pc, #68]	; (80084c0 <_dtoa_r+0xbd8>)
 800847a:	f7ff baa1 	b.w	80079c0 <_dtoa_r+0xd8>
 800847e:	f1b9 0f00 	cmp.w	r9, #0
 8008482:	dc03      	bgt.n	800848c <_dtoa_r+0xba4>
 8008484:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008486:	2b02      	cmp	r3, #2
 8008488:	f73f aecb 	bgt.w	8008222 <_dtoa_r+0x93a>
 800848c:	9f03      	ldr	r7, [sp, #12]
 800848e:	4621      	mov	r1, r4
 8008490:	4658      	mov	r0, fp
 8008492:	f7ff f99d 	bl	80077d0 <quorem>
 8008496:	9a03      	ldr	r2, [sp, #12]
 8008498:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800849c:	f807 3b01 	strb.w	r3, [r7], #1
 80084a0:	1aba      	subs	r2, r7, r2
 80084a2:	4591      	cmp	r9, r2
 80084a4:	ddba      	ble.n	800841c <_dtoa_r+0xb34>
 80084a6:	4659      	mov	r1, fp
 80084a8:	2300      	movs	r3, #0
 80084aa:	220a      	movs	r2, #10
 80084ac:	4628      	mov	r0, r5
 80084ae:	f000 fc0b 	bl	8008cc8 <__multadd>
 80084b2:	4683      	mov	fp, r0
 80084b4:	e7eb      	b.n	800848e <_dtoa_r+0xba6>
 80084b6:	bf00      	nop
 80084b8:	0800aa80 	.word	0x0800aa80
 80084bc:	0800a884 	.word	0x0800a884
 80084c0:	0800aa01 	.word	0x0800aa01

080084c4 <rshift>:
 80084c4:	6903      	ldr	r3, [r0, #16]
 80084c6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084ca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80084ce:	f100 0414 	add.w	r4, r0, #20
 80084d2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80084d6:	dd46      	ble.n	8008566 <rshift+0xa2>
 80084d8:	f011 011f 	ands.w	r1, r1, #31
 80084dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80084e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80084e4:	d10c      	bne.n	8008500 <rshift+0x3c>
 80084e6:	4629      	mov	r1, r5
 80084e8:	f100 0710 	add.w	r7, r0, #16
 80084ec:	42b1      	cmp	r1, r6
 80084ee:	d335      	bcc.n	800855c <rshift+0x98>
 80084f0:	1a9b      	subs	r3, r3, r2
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	1eea      	subs	r2, r5, #3
 80084f6:	4296      	cmp	r6, r2
 80084f8:	bf38      	it	cc
 80084fa:	2300      	movcc	r3, #0
 80084fc:	4423      	add	r3, r4
 80084fe:	e015      	b.n	800852c <rshift+0x68>
 8008500:	46a1      	mov	r9, r4
 8008502:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008506:	f1c1 0820 	rsb	r8, r1, #32
 800850a:	40cf      	lsrs	r7, r1
 800850c:	f105 0e04 	add.w	lr, r5, #4
 8008510:	4576      	cmp	r6, lr
 8008512:	46f4      	mov	ip, lr
 8008514:	d816      	bhi.n	8008544 <rshift+0x80>
 8008516:	1a9a      	subs	r2, r3, r2
 8008518:	0092      	lsls	r2, r2, #2
 800851a:	3a04      	subs	r2, #4
 800851c:	3501      	adds	r5, #1
 800851e:	42ae      	cmp	r6, r5
 8008520:	bf38      	it	cc
 8008522:	2200      	movcc	r2, #0
 8008524:	18a3      	adds	r3, r4, r2
 8008526:	50a7      	str	r7, [r4, r2]
 8008528:	b107      	cbz	r7, 800852c <rshift+0x68>
 800852a:	3304      	adds	r3, #4
 800852c:	42a3      	cmp	r3, r4
 800852e:	eba3 0204 	sub.w	r2, r3, r4
 8008532:	bf08      	it	eq
 8008534:	2300      	moveq	r3, #0
 8008536:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800853a:	6102      	str	r2, [r0, #16]
 800853c:	bf08      	it	eq
 800853e:	6143      	streq	r3, [r0, #20]
 8008540:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008544:	f8dc c000 	ldr.w	ip, [ip]
 8008548:	fa0c fc08 	lsl.w	ip, ip, r8
 800854c:	ea4c 0707 	orr.w	r7, ip, r7
 8008550:	f849 7b04 	str.w	r7, [r9], #4
 8008554:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008558:	40cf      	lsrs	r7, r1
 800855a:	e7d9      	b.n	8008510 <rshift+0x4c>
 800855c:	f851 cb04 	ldr.w	ip, [r1], #4
 8008560:	f847 cf04 	str.w	ip, [r7, #4]!
 8008564:	e7c2      	b.n	80084ec <rshift+0x28>
 8008566:	4623      	mov	r3, r4
 8008568:	e7e0      	b.n	800852c <rshift+0x68>

0800856a <__hexdig_fun>:
 800856a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800856e:	2b09      	cmp	r3, #9
 8008570:	d802      	bhi.n	8008578 <__hexdig_fun+0xe>
 8008572:	3820      	subs	r0, #32
 8008574:	b2c0      	uxtb	r0, r0
 8008576:	4770      	bx	lr
 8008578:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800857c:	2b05      	cmp	r3, #5
 800857e:	d801      	bhi.n	8008584 <__hexdig_fun+0x1a>
 8008580:	3847      	subs	r0, #71	; 0x47
 8008582:	e7f7      	b.n	8008574 <__hexdig_fun+0xa>
 8008584:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008588:	2b05      	cmp	r3, #5
 800858a:	d801      	bhi.n	8008590 <__hexdig_fun+0x26>
 800858c:	3827      	subs	r0, #39	; 0x27
 800858e:	e7f1      	b.n	8008574 <__hexdig_fun+0xa>
 8008590:	2000      	movs	r0, #0
 8008592:	4770      	bx	lr

08008594 <__gethex>:
 8008594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008598:	b08b      	sub	sp, #44	; 0x2c
 800859a:	9305      	str	r3, [sp, #20]
 800859c:	4bb2      	ldr	r3, [pc, #712]	; (8008868 <__gethex+0x2d4>)
 800859e:	9002      	str	r0, [sp, #8]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	468b      	mov	fp, r1
 80085a4:	4618      	mov	r0, r3
 80085a6:	4690      	mov	r8, r2
 80085a8:	9303      	str	r3, [sp, #12]
 80085aa:	f7f7 fdd1 	bl	8000150 <strlen>
 80085ae:	4682      	mov	sl, r0
 80085b0:	9b03      	ldr	r3, [sp, #12]
 80085b2:	f8db 2000 	ldr.w	r2, [fp]
 80085b6:	4403      	add	r3, r0
 80085b8:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80085bc:	9306      	str	r3, [sp, #24]
 80085be:	1c93      	adds	r3, r2, #2
 80085c0:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80085c4:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80085c8:	32fe      	adds	r2, #254	; 0xfe
 80085ca:	18d1      	adds	r1, r2, r3
 80085cc:	461f      	mov	r7, r3
 80085ce:	f813 0b01 	ldrb.w	r0, [r3], #1
 80085d2:	9101      	str	r1, [sp, #4]
 80085d4:	2830      	cmp	r0, #48	; 0x30
 80085d6:	d0f8      	beq.n	80085ca <__gethex+0x36>
 80085d8:	f7ff ffc7 	bl	800856a <__hexdig_fun>
 80085dc:	4604      	mov	r4, r0
 80085de:	2800      	cmp	r0, #0
 80085e0:	d13a      	bne.n	8008658 <__gethex+0xc4>
 80085e2:	4652      	mov	r2, sl
 80085e4:	4638      	mov	r0, r7
 80085e6:	9903      	ldr	r1, [sp, #12]
 80085e8:	f001 fa26 	bl	8009a38 <strncmp>
 80085ec:	4605      	mov	r5, r0
 80085ee:	2800      	cmp	r0, #0
 80085f0:	d166      	bne.n	80086c0 <__gethex+0x12c>
 80085f2:	f817 000a 	ldrb.w	r0, [r7, sl]
 80085f6:	eb07 060a 	add.w	r6, r7, sl
 80085fa:	f7ff ffb6 	bl	800856a <__hexdig_fun>
 80085fe:	2800      	cmp	r0, #0
 8008600:	d060      	beq.n	80086c4 <__gethex+0x130>
 8008602:	4633      	mov	r3, r6
 8008604:	7818      	ldrb	r0, [r3, #0]
 8008606:	461f      	mov	r7, r3
 8008608:	2830      	cmp	r0, #48	; 0x30
 800860a:	f103 0301 	add.w	r3, r3, #1
 800860e:	d0f9      	beq.n	8008604 <__gethex+0x70>
 8008610:	f7ff ffab 	bl	800856a <__hexdig_fun>
 8008614:	2301      	movs	r3, #1
 8008616:	fab0 f480 	clz	r4, r0
 800861a:	4635      	mov	r5, r6
 800861c:	0964      	lsrs	r4, r4, #5
 800861e:	9301      	str	r3, [sp, #4]
 8008620:	463a      	mov	r2, r7
 8008622:	4616      	mov	r6, r2
 8008624:	7830      	ldrb	r0, [r6, #0]
 8008626:	3201      	adds	r2, #1
 8008628:	f7ff ff9f 	bl	800856a <__hexdig_fun>
 800862c:	2800      	cmp	r0, #0
 800862e:	d1f8      	bne.n	8008622 <__gethex+0x8e>
 8008630:	4652      	mov	r2, sl
 8008632:	4630      	mov	r0, r6
 8008634:	9903      	ldr	r1, [sp, #12]
 8008636:	f001 f9ff 	bl	8009a38 <strncmp>
 800863a:	b980      	cbnz	r0, 800865e <__gethex+0xca>
 800863c:	b94d      	cbnz	r5, 8008652 <__gethex+0xbe>
 800863e:	eb06 050a 	add.w	r5, r6, sl
 8008642:	462a      	mov	r2, r5
 8008644:	4616      	mov	r6, r2
 8008646:	7830      	ldrb	r0, [r6, #0]
 8008648:	3201      	adds	r2, #1
 800864a:	f7ff ff8e 	bl	800856a <__hexdig_fun>
 800864e:	2800      	cmp	r0, #0
 8008650:	d1f8      	bne.n	8008644 <__gethex+0xb0>
 8008652:	1bad      	subs	r5, r5, r6
 8008654:	00ad      	lsls	r5, r5, #2
 8008656:	e004      	b.n	8008662 <__gethex+0xce>
 8008658:	2400      	movs	r4, #0
 800865a:	4625      	mov	r5, r4
 800865c:	e7e0      	b.n	8008620 <__gethex+0x8c>
 800865e:	2d00      	cmp	r5, #0
 8008660:	d1f7      	bne.n	8008652 <__gethex+0xbe>
 8008662:	7833      	ldrb	r3, [r6, #0]
 8008664:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008668:	2b50      	cmp	r3, #80	; 0x50
 800866a:	d139      	bne.n	80086e0 <__gethex+0x14c>
 800866c:	7873      	ldrb	r3, [r6, #1]
 800866e:	2b2b      	cmp	r3, #43	; 0x2b
 8008670:	d02a      	beq.n	80086c8 <__gethex+0x134>
 8008672:	2b2d      	cmp	r3, #45	; 0x2d
 8008674:	d02c      	beq.n	80086d0 <__gethex+0x13c>
 8008676:	f04f 0900 	mov.w	r9, #0
 800867a:	1c71      	adds	r1, r6, #1
 800867c:	7808      	ldrb	r0, [r1, #0]
 800867e:	f7ff ff74 	bl	800856a <__hexdig_fun>
 8008682:	1e43      	subs	r3, r0, #1
 8008684:	b2db      	uxtb	r3, r3
 8008686:	2b18      	cmp	r3, #24
 8008688:	d82a      	bhi.n	80086e0 <__gethex+0x14c>
 800868a:	f1a0 0210 	sub.w	r2, r0, #16
 800868e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008692:	f7ff ff6a 	bl	800856a <__hexdig_fun>
 8008696:	1e43      	subs	r3, r0, #1
 8008698:	b2db      	uxtb	r3, r3
 800869a:	2b18      	cmp	r3, #24
 800869c:	d91b      	bls.n	80086d6 <__gethex+0x142>
 800869e:	f1b9 0f00 	cmp.w	r9, #0
 80086a2:	d000      	beq.n	80086a6 <__gethex+0x112>
 80086a4:	4252      	negs	r2, r2
 80086a6:	4415      	add	r5, r2
 80086a8:	f8cb 1000 	str.w	r1, [fp]
 80086ac:	b1d4      	cbz	r4, 80086e4 <__gethex+0x150>
 80086ae:	9b01      	ldr	r3, [sp, #4]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	bf14      	ite	ne
 80086b4:	2700      	movne	r7, #0
 80086b6:	2706      	moveq	r7, #6
 80086b8:	4638      	mov	r0, r7
 80086ba:	b00b      	add	sp, #44	; 0x2c
 80086bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c0:	463e      	mov	r6, r7
 80086c2:	4625      	mov	r5, r4
 80086c4:	2401      	movs	r4, #1
 80086c6:	e7cc      	b.n	8008662 <__gethex+0xce>
 80086c8:	f04f 0900 	mov.w	r9, #0
 80086cc:	1cb1      	adds	r1, r6, #2
 80086ce:	e7d5      	b.n	800867c <__gethex+0xe8>
 80086d0:	f04f 0901 	mov.w	r9, #1
 80086d4:	e7fa      	b.n	80086cc <__gethex+0x138>
 80086d6:	230a      	movs	r3, #10
 80086d8:	fb03 0202 	mla	r2, r3, r2, r0
 80086dc:	3a10      	subs	r2, #16
 80086de:	e7d6      	b.n	800868e <__gethex+0xfa>
 80086e0:	4631      	mov	r1, r6
 80086e2:	e7e1      	b.n	80086a8 <__gethex+0x114>
 80086e4:	4621      	mov	r1, r4
 80086e6:	1bf3      	subs	r3, r6, r7
 80086e8:	3b01      	subs	r3, #1
 80086ea:	2b07      	cmp	r3, #7
 80086ec:	dc0a      	bgt.n	8008704 <__gethex+0x170>
 80086ee:	9802      	ldr	r0, [sp, #8]
 80086f0:	f000 fa88 	bl	8008c04 <_Balloc>
 80086f4:	4604      	mov	r4, r0
 80086f6:	b940      	cbnz	r0, 800870a <__gethex+0x176>
 80086f8:	4602      	mov	r2, r0
 80086fa:	21de      	movs	r1, #222	; 0xde
 80086fc:	4b5b      	ldr	r3, [pc, #364]	; (800886c <__gethex+0x2d8>)
 80086fe:	485c      	ldr	r0, [pc, #368]	; (8008870 <__gethex+0x2dc>)
 8008700:	f001 f9bc 	bl	8009a7c <__assert_func>
 8008704:	3101      	adds	r1, #1
 8008706:	105b      	asrs	r3, r3, #1
 8008708:	e7ef      	b.n	80086ea <__gethex+0x156>
 800870a:	f04f 0b00 	mov.w	fp, #0
 800870e:	f100 0914 	add.w	r9, r0, #20
 8008712:	f1ca 0301 	rsb	r3, sl, #1
 8008716:	f8cd 9010 	str.w	r9, [sp, #16]
 800871a:	f8cd b004 	str.w	fp, [sp, #4]
 800871e:	9308      	str	r3, [sp, #32]
 8008720:	42b7      	cmp	r7, r6
 8008722:	d33f      	bcc.n	80087a4 <__gethex+0x210>
 8008724:	9f04      	ldr	r7, [sp, #16]
 8008726:	9b01      	ldr	r3, [sp, #4]
 8008728:	f847 3b04 	str.w	r3, [r7], #4
 800872c:	eba7 0709 	sub.w	r7, r7, r9
 8008730:	10bf      	asrs	r7, r7, #2
 8008732:	6127      	str	r7, [r4, #16]
 8008734:	4618      	mov	r0, r3
 8008736:	f000 fb57 	bl	8008de8 <__hi0bits>
 800873a:	017f      	lsls	r7, r7, #5
 800873c:	f8d8 6000 	ldr.w	r6, [r8]
 8008740:	1a3f      	subs	r7, r7, r0
 8008742:	42b7      	cmp	r7, r6
 8008744:	dd62      	ble.n	800880c <__gethex+0x278>
 8008746:	1bbf      	subs	r7, r7, r6
 8008748:	4639      	mov	r1, r7
 800874a:	4620      	mov	r0, r4
 800874c:	f000 fef1 	bl	8009532 <__any_on>
 8008750:	4682      	mov	sl, r0
 8008752:	b1a8      	cbz	r0, 8008780 <__gethex+0x1ec>
 8008754:	f04f 0a01 	mov.w	sl, #1
 8008758:	1e7b      	subs	r3, r7, #1
 800875a:	1159      	asrs	r1, r3, #5
 800875c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008760:	f003 021f 	and.w	r2, r3, #31
 8008764:	fa0a f202 	lsl.w	r2, sl, r2
 8008768:	420a      	tst	r2, r1
 800876a:	d009      	beq.n	8008780 <__gethex+0x1ec>
 800876c:	4553      	cmp	r3, sl
 800876e:	dd05      	ble.n	800877c <__gethex+0x1e8>
 8008770:	4620      	mov	r0, r4
 8008772:	1eb9      	subs	r1, r7, #2
 8008774:	f000 fedd 	bl	8009532 <__any_on>
 8008778:	2800      	cmp	r0, #0
 800877a:	d144      	bne.n	8008806 <__gethex+0x272>
 800877c:	f04f 0a02 	mov.w	sl, #2
 8008780:	4639      	mov	r1, r7
 8008782:	4620      	mov	r0, r4
 8008784:	f7ff fe9e 	bl	80084c4 <rshift>
 8008788:	443d      	add	r5, r7
 800878a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800878e:	42ab      	cmp	r3, r5
 8008790:	da4a      	bge.n	8008828 <__gethex+0x294>
 8008792:	4621      	mov	r1, r4
 8008794:	9802      	ldr	r0, [sp, #8]
 8008796:	f000 fa75 	bl	8008c84 <_Bfree>
 800879a:	2300      	movs	r3, #0
 800879c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800879e:	27a3      	movs	r7, #163	; 0xa3
 80087a0:	6013      	str	r3, [r2, #0]
 80087a2:	e789      	b.n	80086b8 <__gethex+0x124>
 80087a4:	1e73      	subs	r3, r6, #1
 80087a6:	9a06      	ldr	r2, [sp, #24]
 80087a8:	9307      	str	r3, [sp, #28]
 80087aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d019      	beq.n	80087e6 <__gethex+0x252>
 80087b2:	f1bb 0f20 	cmp.w	fp, #32
 80087b6:	d107      	bne.n	80087c8 <__gethex+0x234>
 80087b8:	9b04      	ldr	r3, [sp, #16]
 80087ba:	9a01      	ldr	r2, [sp, #4]
 80087bc:	f843 2b04 	str.w	r2, [r3], #4
 80087c0:	9304      	str	r3, [sp, #16]
 80087c2:	2300      	movs	r3, #0
 80087c4:	469b      	mov	fp, r3
 80087c6:	9301      	str	r3, [sp, #4]
 80087c8:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80087cc:	f7ff fecd 	bl	800856a <__hexdig_fun>
 80087d0:	9b01      	ldr	r3, [sp, #4]
 80087d2:	f000 000f 	and.w	r0, r0, #15
 80087d6:	fa00 f00b 	lsl.w	r0, r0, fp
 80087da:	4303      	orrs	r3, r0
 80087dc:	9301      	str	r3, [sp, #4]
 80087de:	f10b 0b04 	add.w	fp, fp, #4
 80087e2:	9b07      	ldr	r3, [sp, #28]
 80087e4:	e00d      	b.n	8008802 <__gethex+0x26e>
 80087e6:	9a08      	ldr	r2, [sp, #32]
 80087e8:	1e73      	subs	r3, r6, #1
 80087ea:	4413      	add	r3, r2
 80087ec:	42bb      	cmp	r3, r7
 80087ee:	d3e0      	bcc.n	80087b2 <__gethex+0x21e>
 80087f0:	4618      	mov	r0, r3
 80087f2:	4652      	mov	r2, sl
 80087f4:	9903      	ldr	r1, [sp, #12]
 80087f6:	9309      	str	r3, [sp, #36]	; 0x24
 80087f8:	f001 f91e 	bl	8009a38 <strncmp>
 80087fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087fe:	2800      	cmp	r0, #0
 8008800:	d1d7      	bne.n	80087b2 <__gethex+0x21e>
 8008802:	461e      	mov	r6, r3
 8008804:	e78c      	b.n	8008720 <__gethex+0x18c>
 8008806:	f04f 0a03 	mov.w	sl, #3
 800880a:	e7b9      	b.n	8008780 <__gethex+0x1ec>
 800880c:	da09      	bge.n	8008822 <__gethex+0x28e>
 800880e:	1bf7      	subs	r7, r6, r7
 8008810:	4621      	mov	r1, r4
 8008812:	463a      	mov	r2, r7
 8008814:	9802      	ldr	r0, [sp, #8]
 8008816:	f000 fc4d 	bl	80090b4 <__lshift>
 800881a:	4604      	mov	r4, r0
 800881c:	1bed      	subs	r5, r5, r7
 800881e:	f100 0914 	add.w	r9, r0, #20
 8008822:	f04f 0a00 	mov.w	sl, #0
 8008826:	e7b0      	b.n	800878a <__gethex+0x1f6>
 8008828:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800882c:	42a8      	cmp	r0, r5
 800882e:	dd72      	ble.n	8008916 <__gethex+0x382>
 8008830:	1b45      	subs	r5, r0, r5
 8008832:	42ae      	cmp	r6, r5
 8008834:	dc35      	bgt.n	80088a2 <__gethex+0x30e>
 8008836:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800883a:	2b02      	cmp	r3, #2
 800883c:	d029      	beq.n	8008892 <__gethex+0x2fe>
 800883e:	2b03      	cmp	r3, #3
 8008840:	d02b      	beq.n	800889a <__gethex+0x306>
 8008842:	2b01      	cmp	r3, #1
 8008844:	d11c      	bne.n	8008880 <__gethex+0x2ec>
 8008846:	42ae      	cmp	r6, r5
 8008848:	d11a      	bne.n	8008880 <__gethex+0x2ec>
 800884a:	2e01      	cmp	r6, #1
 800884c:	d112      	bne.n	8008874 <__gethex+0x2e0>
 800884e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008852:	9a05      	ldr	r2, [sp, #20]
 8008854:	2762      	movs	r7, #98	; 0x62
 8008856:	6013      	str	r3, [r2, #0]
 8008858:	2301      	movs	r3, #1
 800885a:	6123      	str	r3, [r4, #16]
 800885c:	f8c9 3000 	str.w	r3, [r9]
 8008860:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008862:	601c      	str	r4, [r3, #0]
 8008864:	e728      	b.n	80086b8 <__gethex+0x124>
 8008866:	bf00      	nop
 8008868:	0800aaf8 	.word	0x0800aaf8
 800886c:	0800aa80 	.word	0x0800aa80
 8008870:	0800aa91 	.word	0x0800aa91
 8008874:	4620      	mov	r0, r4
 8008876:	1e71      	subs	r1, r6, #1
 8008878:	f000 fe5b 	bl	8009532 <__any_on>
 800887c:	2800      	cmp	r0, #0
 800887e:	d1e6      	bne.n	800884e <__gethex+0x2ba>
 8008880:	4621      	mov	r1, r4
 8008882:	9802      	ldr	r0, [sp, #8]
 8008884:	f000 f9fe 	bl	8008c84 <_Bfree>
 8008888:	2300      	movs	r3, #0
 800888a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800888c:	2750      	movs	r7, #80	; 0x50
 800888e:	6013      	str	r3, [r2, #0]
 8008890:	e712      	b.n	80086b8 <__gethex+0x124>
 8008892:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1f3      	bne.n	8008880 <__gethex+0x2ec>
 8008898:	e7d9      	b.n	800884e <__gethex+0x2ba>
 800889a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800889c:	2b00      	cmp	r3, #0
 800889e:	d1d6      	bne.n	800884e <__gethex+0x2ba>
 80088a0:	e7ee      	b.n	8008880 <__gethex+0x2ec>
 80088a2:	1e6f      	subs	r7, r5, #1
 80088a4:	f1ba 0f00 	cmp.w	sl, #0
 80088a8:	d132      	bne.n	8008910 <__gethex+0x37c>
 80088aa:	b127      	cbz	r7, 80088b6 <__gethex+0x322>
 80088ac:	4639      	mov	r1, r7
 80088ae:	4620      	mov	r0, r4
 80088b0:	f000 fe3f 	bl	8009532 <__any_on>
 80088b4:	4682      	mov	sl, r0
 80088b6:	2101      	movs	r1, #1
 80088b8:	117b      	asrs	r3, r7, #5
 80088ba:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80088be:	f007 071f 	and.w	r7, r7, #31
 80088c2:	fa01 f707 	lsl.w	r7, r1, r7
 80088c6:	421f      	tst	r7, r3
 80088c8:	f04f 0702 	mov.w	r7, #2
 80088cc:	4629      	mov	r1, r5
 80088ce:	4620      	mov	r0, r4
 80088d0:	bf18      	it	ne
 80088d2:	f04a 0a02 	orrne.w	sl, sl, #2
 80088d6:	1b76      	subs	r6, r6, r5
 80088d8:	f7ff fdf4 	bl	80084c4 <rshift>
 80088dc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80088e0:	f1ba 0f00 	cmp.w	sl, #0
 80088e4:	d048      	beq.n	8008978 <__gethex+0x3e4>
 80088e6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80088ea:	2b02      	cmp	r3, #2
 80088ec:	d015      	beq.n	800891a <__gethex+0x386>
 80088ee:	2b03      	cmp	r3, #3
 80088f0:	d017      	beq.n	8008922 <__gethex+0x38e>
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d109      	bne.n	800890a <__gethex+0x376>
 80088f6:	f01a 0f02 	tst.w	sl, #2
 80088fa:	d006      	beq.n	800890a <__gethex+0x376>
 80088fc:	f8d9 0000 	ldr.w	r0, [r9]
 8008900:	ea4a 0a00 	orr.w	sl, sl, r0
 8008904:	f01a 0f01 	tst.w	sl, #1
 8008908:	d10e      	bne.n	8008928 <__gethex+0x394>
 800890a:	f047 0710 	orr.w	r7, r7, #16
 800890e:	e033      	b.n	8008978 <__gethex+0x3e4>
 8008910:	f04f 0a01 	mov.w	sl, #1
 8008914:	e7cf      	b.n	80088b6 <__gethex+0x322>
 8008916:	2701      	movs	r7, #1
 8008918:	e7e2      	b.n	80088e0 <__gethex+0x34c>
 800891a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800891c:	f1c3 0301 	rsb	r3, r3, #1
 8008920:	9315      	str	r3, [sp, #84]	; 0x54
 8008922:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008924:	2b00      	cmp	r3, #0
 8008926:	d0f0      	beq.n	800890a <__gethex+0x376>
 8008928:	f04f 0c00 	mov.w	ip, #0
 800892c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008930:	f104 0314 	add.w	r3, r4, #20
 8008934:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008938:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800893c:	4618      	mov	r0, r3
 800893e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008942:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008946:	d01c      	beq.n	8008982 <__gethex+0x3ee>
 8008948:	3201      	adds	r2, #1
 800894a:	6002      	str	r2, [r0, #0]
 800894c:	2f02      	cmp	r7, #2
 800894e:	f104 0314 	add.w	r3, r4, #20
 8008952:	d13d      	bne.n	80089d0 <__gethex+0x43c>
 8008954:	f8d8 2000 	ldr.w	r2, [r8]
 8008958:	3a01      	subs	r2, #1
 800895a:	42b2      	cmp	r2, r6
 800895c:	d10a      	bne.n	8008974 <__gethex+0x3e0>
 800895e:	2201      	movs	r2, #1
 8008960:	1171      	asrs	r1, r6, #5
 8008962:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008966:	f006 061f 	and.w	r6, r6, #31
 800896a:	fa02 f606 	lsl.w	r6, r2, r6
 800896e:	421e      	tst	r6, r3
 8008970:	bf18      	it	ne
 8008972:	4617      	movne	r7, r2
 8008974:	f047 0720 	orr.w	r7, r7, #32
 8008978:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800897a:	601c      	str	r4, [r3, #0]
 800897c:	9b05      	ldr	r3, [sp, #20]
 800897e:	601d      	str	r5, [r3, #0]
 8008980:	e69a      	b.n	80086b8 <__gethex+0x124>
 8008982:	4299      	cmp	r1, r3
 8008984:	f843 cc04 	str.w	ip, [r3, #-4]
 8008988:	d8d8      	bhi.n	800893c <__gethex+0x3a8>
 800898a:	68a3      	ldr	r3, [r4, #8]
 800898c:	459b      	cmp	fp, r3
 800898e:	db17      	blt.n	80089c0 <__gethex+0x42c>
 8008990:	6861      	ldr	r1, [r4, #4]
 8008992:	9802      	ldr	r0, [sp, #8]
 8008994:	3101      	adds	r1, #1
 8008996:	f000 f935 	bl	8008c04 <_Balloc>
 800899a:	4681      	mov	r9, r0
 800899c:	b918      	cbnz	r0, 80089a6 <__gethex+0x412>
 800899e:	4602      	mov	r2, r0
 80089a0:	2184      	movs	r1, #132	; 0x84
 80089a2:	4b19      	ldr	r3, [pc, #100]	; (8008a08 <__gethex+0x474>)
 80089a4:	e6ab      	b.n	80086fe <__gethex+0x16a>
 80089a6:	6922      	ldr	r2, [r4, #16]
 80089a8:	f104 010c 	add.w	r1, r4, #12
 80089ac:	3202      	adds	r2, #2
 80089ae:	0092      	lsls	r2, r2, #2
 80089b0:	300c      	adds	r0, #12
 80089b2:	f000 f919 	bl	8008be8 <memcpy>
 80089b6:	4621      	mov	r1, r4
 80089b8:	9802      	ldr	r0, [sp, #8]
 80089ba:	f000 f963 	bl	8008c84 <_Bfree>
 80089be:	464c      	mov	r4, r9
 80089c0:	6923      	ldr	r3, [r4, #16]
 80089c2:	1c5a      	adds	r2, r3, #1
 80089c4:	6122      	str	r2, [r4, #16]
 80089c6:	2201      	movs	r2, #1
 80089c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80089cc:	615a      	str	r2, [r3, #20]
 80089ce:	e7bd      	b.n	800894c <__gethex+0x3b8>
 80089d0:	6922      	ldr	r2, [r4, #16]
 80089d2:	455a      	cmp	r2, fp
 80089d4:	dd0b      	ble.n	80089ee <__gethex+0x45a>
 80089d6:	2101      	movs	r1, #1
 80089d8:	4620      	mov	r0, r4
 80089da:	f7ff fd73 	bl	80084c4 <rshift>
 80089de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80089e2:	3501      	adds	r5, #1
 80089e4:	42ab      	cmp	r3, r5
 80089e6:	f6ff aed4 	blt.w	8008792 <__gethex+0x1fe>
 80089ea:	2701      	movs	r7, #1
 80089ec:	e7c2      	b.n	8008974 <__gethex+0x3e0>
 80089ee:	f016 061f 	ands.w	r6, r6, #31
 80089f2:	d0fa      	beq.n	80089ea <__gethex+0x456>
 80089f4:	4453      	add	r3, sl
 80089f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80089fa:	f000 f9f5 	bl	8008de8 <__hi0bits>
 80089fe:	f1c6 0620 	rsb	r6, r6, #32
 8008a02:	42b0      	cmp	r0, r6
 8008a04:	dbe7      	blt.n	80089d6 <__gethex+0x442>
 8008a06:	e7f0      	b.n	80089ea <__gethex+0x456>
 8008a08:	0800aa80 	.word	0x0800aa80

08008a0c <L_shift>:
 8008a0c:	f1c2 0208 	rsb	r2, r2, #8
 8008a10:	0092      	lsls	r2, r2, #2
 8008a12:	b570      	push	{r4, r5, r6, lr}
 8008a14:	f1c2 0620 	rsb	r6, r2, #32
 8008a18:	6843      	ldr	r3, [r0, #4]
 8008a1a:	6804      	ldr	r4, [r0, #0]
 8008a1c:	fa03 f506 	lsl.w	r5, r3, r6
 8008a20:	432c      	orrs	r4, r5
 8008a22:	40d3      	lsrs	r3, r2
 8008a24:	6004      	str	r4, [r0, #0]
 8008a26:	f840 3f04 	str.w	r3, [r0, #4]!
 8008a2a:	4288      	cmp	r0, r1
 8008a2c:	d3f4      	bcc.n	8008a18 <L_shift+0xc>
 8008a2e:	bd70      	pop	{r4, r5, r6, pc}

08008a30 <__match>:
 8008a30:	b530      	push	{r4, r5, lr}
 8008a32:	6803      	ldr	r3, [r0, #0]
 8008a34:	3301      	adds	r3, #1
 8008a36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a3a:	b914      	cbnz	r4, 8008a42 <__match+0x12>
 8008a3c:	6003      	str	r3, [r0, #0]
 8008a3e:	2001      	movs	r0, #1
 8008a40:	bd30      	pop	{r4, r5, pc}
 8008a42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a46:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008a4a:	2d19      	cmp	r5, #25
 8008a4c:	bf98      	it	ls
 8008a4e:	3220      	addls	r2, #32
 8008a50:	42a2      	cmp	r2, r4
 8008a52:	d0f0      	beq.n	8008a36 <__match+0x6>
 8008a54:	2000      	movs	r0, #0
 8008a56:	e7f3      	b.n	8008a40 <__match+0x10>

08008a58 <__hexnan>:
 8008a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a5c:	2500      	movs	r5, #0
 8008a5e:	680b      	ldr	r3, [r1, #0]
 8008a60:	4682      	mov	sl, r0
 8008a62:	115e      	asrs	r6, r3, #5
 8008a64:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a68:	f013 031f 	ands.w	r3, r3, #31
 8008a6c:	bf18      	it	ne
 8008a6e:	3604      	addne	r6, #4
 8008a70:	1f37      	subs	r7, r6, #4
 8008a72:	46b9      	mov	r9, r7
 8008a74:	463c      	mov	r4, r7
 8008a76:	46ab      	mov	fp, r5
 8008a78:	b087      	sub	sp, #28
 8008a7a:	4690      	mov	r8, r2
 8008a7c:	6802      	ldr	r2, [r0, #0]
 8008a7e:	9301      	str	r3, [sp, #4]
 8008a80:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a84:	9502      	str	r5, [sp, #8]
 8008a86:	7851      	ldrb	r1, [r2, #1]
 8008a88:	1c53      	adds	r3, r2, #1
 8008a8a:	9303      	str	r3, [sp, #12]
 8008a8c:	b341      	cbz	r1, 8008ae0 <__hexnan+0x88>
 8008a8e:	4608      	mov	r0, r1
 8008a90:	9205      	str	r2, [sp, #20]
 8008a92:	9104      	str	r1, [sp, #16]
 8008a94:	f7ff fd69 	bl	800856a <__hexdig_fun>
 8008a98:	2800      	cmp	r0, #0
 8008a9a:	d14f      	bne.n	8008b3c <__hexnan+0xe4>
 8008a9c:	9904      	ldr	r1, [sp, #16]
 8008a9e:	9a05      	ldr	r2, [sp, #20]
 8008aa0:	2920      	cmp	r1, #32
 8008aa2:	d818      	bhi.n	8008ad6 <__hexnan+0x7e>
 8008aa4:	9b02      	ldr	r3, [sp, #8]
 8008aa6:	459b      	cmp	fp, r3
 8008aa8:	dd13      	ble.n	8008ad2 <__hexnan+0x7a>
 8008aaa:	454c      	cmp	r4, r9
 8008aac:	d206      	bcs.n	8008abc <__hexnan+0x64>
 8008aae:	2d07      	cmp	r5, #7
 8008ab0:	dc04      	bgt.n	8008abc <__hexnan+0x64>
 8008ab2:	462a      	mov	r2, r5
 8008ab4:	4649      	mov	r1, r9
 8008ab6:	4620      	mov	r0, r4
 8008ab8:	f7ff ffa8 	bl	8008a0c <L_shift>
 8008abc:	4544      	cmp	r4, r8
 8008abe:	d950      	bls.n	8008b62 <__hexnan+0x10a>
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	f1a4 0904 	sub.w	r9, r4, #4
 8008ac6:	f844 3c04 	str.w	r3, [r4, #-4]
 8008aca:	461d      	mov	r5, r3
 8008acc:	464c      	mov	r4, r9
 8008ace:	f8cd b008 	str.w	fp, [sp, #8]
 8008ad2:	9a03      	ldr	r2, [sp, #12]
 8008ad4:	e7d7      	b.n	8008a86 <__hexnan+0x2e>
 8008ad6:	2929      	cmp	r1, #41	; 0x29
 8008ad8:	d156      	bne.n	8008b88 <__hexnan+0x130>
 8008ada:	3202      	adds	r2, #2
 8008adc:	f8ca 2000 	str.w	r2, [sl]
 8008ae0:	f1bb 0f00 	cmp.w	fp, #0
 8008ae4:	d050      	beq.n	8008b88 <__hexnan+0x130>
 8008ae6:	454c      	cmp	r4, r9
 8008ae8:	d206      	bcs.n	8008af8 <__hexnan+0xa0>
 8008aea:	2d07      	cmp	r5, #7
 8008aec:	dc04      	bgt.n	8008af8 <__hexnan+0xa0>
 8008aee:	462a      	mov	r2, r5
 8008af0:	4649      	mov	r1, r9
 8008af2:	4620      	mov	r0, r4
 8008af4:	f7ff ff8a 	bl	8008a0c <L_shift>
 8008af8:	4544      	cmp	r4, r8
 8008afa:	d934      	bls.n	8008b66 <__hexnan+0x10e>
 8008afc:	4623      	mov	r3, r4
 8008afe:	f1a8 0204 	sub.w	r2, r8, #4
 8008b02:	f853 1b04 	ldr.w	r1, [r3], #4
 8008b06:	429f      	cmp	r7, r3
 8008b08:	f842 1f04 	str.w	r1, [r2, #4]!
 8008b0c:	d2f9      	bcs.n	8008b02 <__hexnan+0xaa>
 8008b0e:	1b3b      	subs	r3, r7, r4
 8008b10:	f023 0303 	bic.w	r3, r3, #3
 8008b14:	3304      	adds	r3, #4
 8008b16:	3401      	adds	r4, #1
 8008b18:	3e03      	subs	r6, #3
 8008b1a:	42b4      	cmp	r4, r6
 8008b1c:	bf88      	it	hi
 8008b1e:	2304      	movhi	r3, #4
 8008b20:	2200      	movs	r2, #0
 8008b22:	4443      	add	r3, r8
 8008b24:	f843 2b04 	str.w	r2, [r3], #4
 8008b28:	429f      	cmp	r7, r3
 8008b2a:	d2fb      	bcs.n	8008b24 <__hexnan+0xcc>
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	b91b      	cbnz	r3, 8008b38 <__hexnan+0xe0>
 8008b30:	4547      	cmp	r7, r8
 8008b32:	d127      	bne.n	8008b84 <__hexnan+0x12c>
 8008b34:	2301      	movs	r3, #1
 8008b36:	603b      	str	r3, [r7, #0]
 8008b38:	2005      	movs	r0, #5
 8008b3a:	e026      	b.n	8008b8a <__hexnan+0x132>
 8008b3c:	3501      	adds	r5, #1
 8008b3e:	2d08      	cmp	r5, #8
 8008b40:	f10b 0b01 	add.w	fp, fp, #1
 8008b44:	dd06      	ble.n	8008b54 <__hexnan+0xfc>
 8008b46:	4544      	cmp	r4, r8
 8008b48:	d9c3      	bls.n	8008ad2 <__hexnan+0x7a>
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	2501      	movs	r5, #1
 8008b4e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b52:	3c04      	subs	r4, #4
 8008b54:	6822      	ldr	r2, [r4, #0]
 8008b56:	f000 000f 	and.w	r0, r0, #15
 8008b5a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008b5e:	6022      	str	r2, [r4, #0]
 8008b60:	e7b7      	b.n	8008ad2 <__hexnan+0x7a>
 8008b62:	2508      	movs	r5, #8
 8008b64:	e7b5      	b.n	8008ad2 <__hexnan+0x7a>
 8008b66:	9b01      	ldr	r3, [sp, #4]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d0df      	beq.n	8008b2c <__hexnan+0xd4>
 8008b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b70:	f1c3 0320 	rsb	r3, r3, #32
 8008b74:	fa22 f303 	lsr.w	r3, r2, r3
 8008b78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008b7c:	401a      	ands	r2, r3
 8008b7e:	f846 2c04 	str.w	r2, [r6, #-4]
 8008b82:	e7d3      	b.n	8008b2c <__hexnan+0xd4>
 8008b84:	3f04      	subs	r7, #4
 8008b86:	e7d1      	b.n	8008b2c <__hexnan+0xd4>
 8008b88:	2004      	movs	r0, #4
 8008b8a:	b007      	add	sp, #28
 8008b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008b90 <_localeconv_r>:
 8008b90:	4800      	ldr	r0, [pc, #0]	; (8008b94 <_localeconv_r+0x4>)
 8008b92:	4770      	bx	lr
 8008b94:	20000168 	.word	0x20000168

08008b98 <malloc>:
 8008b98:	4b02      	ldr	r3, [pc, #8]	; (8008ba4 <malloc+0xc>)
 8008b9a:	4601      	mov	r1, r0
 8008b9c:	6818      	ldr	r0, [r3, #0]
 8008b9e:	f000 bd65 	b.w	800966c <_malloc_r>
 8008ba2:	bf00      	nop
 8008ba4:	20000010 	.word	0x20000010

08008ba8 <__ascii_mbtowc>:
 8008ba8:	b082      	sub	sp, #8
 8008baa:	b901      	cbnz	r1, 8008bae <__ascii_mbtowc+0x6>
 8008bac:	a901      	add	r1, sp, #4
 8008bae:	b142      	cbz	r2, 8008bc2 <__ascii_mbtowc+0x1a>
 8008bb0:	b14b      	cbz	r3, 8008bc6 <__ascii_mbtowc+0x1e>
 8008bb2:	7813      	ldrb	r3, [r2, #0]
 8008bb4:	600b      	str	r3, [r1, #0]
 8008bb6:	7812      	ldrb	r2, [r2, #0]
 8008bb8:	1e10      	subs	r0, r2, #0
 8008bba:	bf18      	it	ne
 8008bbc:	2001      	movne	r0, #1
 8008bbe:	b002      	add	sp, #8
 8008bc0:	4770      	bx	lr
 8008bc2:	4610      	mov	r0, r2
 8008bc4:	e7fb      	b.n	8008bbe <__ascii_mbtowc+0x16>
 8008bc6:	f06f 0001 	mvn.w	r0, #1
 8008bca:	e7f8      	b.n	8008bbe <__ascii_mbtowc+0x16>

08008bcc <memchr>:
 8008bcc:	4603      	mov	r3, r0
 8008bce:	b510      	push	{r4, lr}
 8008bd0:	b2c9      	uxtb	r1, r1
 8008bd2:	4402      	add	r2, r0
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	d101      	bne.n	8008bde <memchr+0x12>
 8008bda:	2000      	movs	r0, #0
 8008bdc:	e003      	b.n	8008be6 <memchr+0x1a>
 8008bde:	7804      	ldrb	r4, [r0, #0]
 8008be0:	3301      	adds	r3, #1
 8008be2:	428c      	cmp	r4, r1
 8008be4:	d1f6      	bne.n	8008bd4 <memchr+0x8>
 8008be6:	bd10      	pop	{r4, pc}

08008be8 <memcpy>:
 8008be8:	440a      	add	r2, r1
 8008bea:	4291      	cmp	r1, r2
 8008bec:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bf0:	d100      	bne.n	8008bf4 <memcpy+0xc>
 8008bf2:	4770      	bx	lr
 8008bf4:	b510      	push	{r4, lr}
 8008bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bfa:	4291      	cmp	r1, r2
 8008bfc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c00:	d1f9      	bne.n	8008bf6 <memcpy+0xe>
 8008c02:	bd10      	pop	{r4, pc}

08008c04 <_Balloc>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c08:	4604      	mov	r4, r0
 8008c0a:	460d      	mov	r5, r1
 8008c0c:	b976      	cbnz	r6, 8008c2c <_Balloc+0x28>
 8008c0e:	2010      	movs	r0, #16
 8008c10:	f7ff ffc2 	bl	8008b98 <malloc>
 8008c14:	4602      	mov	r2, r0
 8008c16:	6260      	str	r0, [r4, #36]	; 0x24
 8008c18:	b920      	cbnz	r0, 8008c24 <_Balloc+0x20>
 8008c1a:	2166      	movs	r1, #102	; 0x66
 8008c1c:	4b17      	ldr	r3, [pc, #92]	; (8008c7c <_Balloc+0x78>)
 8008c1e:	4818      	ldr	r0, [pc, #96]	; (8008c80 <_Balloc+0x7c>)
 8008c20:	f000 ff2c 	bl	8009a7c <__assert_func>
 8008c24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c28:	6006      	str	r6, [r0, #0]
 8008c2a:	60c6      	str	r6, [r0, #12]
 8008c2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008c2e:	68f3      	ldr	r3, [r6, #12]
 8008c30:	b183      	cbz	r3, 8008c54 <_Balloc+0x50>
 8008c32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c3a:	b9b8      	cbnz	r0, 8008c6c <_Balloc+0x68>
 8008c3c:	2101      	movs	r1, #1
 8008c3e:	fa01 f605 	lsl.w	r6, r1, r5
 8008c42:	1d72      	adds	r2, r6, #5
 8008c44:	4620      	mov	r0, r4
 8008c46:	0092      	lsls	r2, r2, #2
 8008c48:	f000 fc94 	bl	8009574 <_calloc_r>
 8008c4c:	b160      	cbz	r0, 8008c68 <_Balloc+0x64>
 8008c4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c52:	e00e      	b.n	8008c72 <_Balloc+0x6e>
 8008c54:	2221      	movs	r2, #33	; 0x21
 8008c56:	2104      	movs	r1, #4
 8008c58:	4620      	mov	r0, r4
 8008c5a:	f000 fc8b 	bl	8009574 <_calloc_r>
 8008c5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c60:	60f0      	str	r0, [r6, #12]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e4      	bne.n	8008c32 <_Balloc+0x2e>
 8008c68:	2000      	movs	r0, #0
 8008c6a:	bd70      	pop	{r4, r5, r6, pc}
 8008c6c:	6802      	ldr	r2, [r0, #0]
 8008c6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c72:	2300      	movs	r3, #0
 8008c74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c78:	e7f7      	b.n	8008c6a <_Balloc+0x66>
 8008c7a:	bf00      	nop
 8008c7c:	0800aa0e 	.word	0x0800aa0e
 8008c80:	0800ab0c 	.word	0x0800ab0c

08008c84 <_Bfree>:
 8008c84:	b570      	push	{r4, r5, r6, lr}
 8008c86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c88:	4605      	mov	r5, r0
 8008c8a:	460c      	mov	r4, r1
 8008c8c:	b976      	cbnz	r6, 8008cac <_Bfree+0x28>
 8008c8e:	2010      	movs	r0, #16
 8008c90:	f7ff ff82 	bl	8008b98 <malloc>
 8008c94:	4602      	mov	r2, r0
 8008c96:	6268      	str	r0, [r5, #36]	; 0x24
 8008c98:	b920      	cbnz	r0, 8008ca4 <_Bfree+0x20>
 8008c9a:	218a      	movs	r1, #138	; 0x8a
 8008c9c:	4b08      	ldr	r3, [pc, #32]	; (8008cc0 <_Bfree+0x3c>)
 8008c9e:	4809      	ldr	r0, [pc, #36]	; (8008cc4 <_Bfree+0x40>)
 8008ca0:	f000 feec 	bl	8009a7c <__assert_func>
 8008ca4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ca8:	6006      	str	r6, [r0, #0]
 8008caa:	60c6      	str	r6, [r0, #12]
 8008cac:	b13c      	cbz	r4, 8008cbe <_Bfree+0x3a>
 8008cae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008cb0:	6862      	ldr	r2, [r4, #4]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008cb8:	6021      	str	r1, [r4, #0]
 8008cba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cbe:	bd70      	pop	{r4, r5, r6, pc}
 8008cc0:	0800aa0e 	.word	0x0800aa0e
 8008cc4:	0800ab0c 	.word	0x0800ab0c

08008cc8 <__multadd>:
 8008cc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ccc:	4607      	mov	r7, r0
 8008cce:	460c      	mov	r4, r1
 8008cd0:	461e      	mov	r6, r3
 8008cd2:	2000      	movs	r0, #0
 8008cd4:	690d      	ldr	r5, [r1, #16]
 8008cd6:	f101 0c14 	add.w	ip, r1, #20
 8008cda:	f8dc 3000 	ldr.w	r3, [ip]
 8008cde:	3001      	adds	r0, #1
 8008ce0:	b299      	uxth	r1, r3
 8008ce2:	fb02 6101 	mla	r1, r2, r1, r6
 8008ce6:	0c1e      	lsrs	r6, r3, #16
 8008ce8:	0c0b      	lsrs	r3, r1, #16
 8008cea:	fb02 3306 	mla	r3, r2, r6, r3
 8008cee:	b289      	uxth	r1, r1
 8008cf0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008cf4:	4285      	cmp	r5, r0
 8008cf6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cfa:	f84c 1b04 	str.w	r1, [ip], #4
 8008cfe:	dcec      	bgt.n	8008cda <__multadd+0x12>
 8008d00:	b30e      	cbz	r6, 8008d46 <__multadd+0x7e>
 8008d02:	68a3      	ldr	r3, [r4, #8]
 8008d04:	42ab      	cmp	r3, r5
 8008d06:	dc19      	bgt.n	8008d3c <__multadd+0x74>
 8008d08:	6861      	ldr	r1, [r4, #4]
 8008d0a:	4638      	mov	r0, r7
 8008d0c:	3101      	adds	r1, #1
 8008d0e:	f7ff ff79 	bl	8008c04 <_Balloc>
 8008d12:	4680      	mov	r8, r0
 8008d14:	b928      	cbnz	r0, 8008d22 <__multadd+0x5a>
 8008d16:	4602      	mov	r2, r0
 8008d18:	21b5      	movs	r1, #181	; 0xb5
 8008d1a:	4b0c      	ldr	r3, [pc, #48]	; (8008d4c <__multadd+0x84>)
 8008d1c:	480c      	ldr	r0, [pc, #48]	; (8008d50 <__multadd+0x88>)
 8008d1e:	f000 fead 	bl	8009a7c <__assert_func>
 8008d22:	6922      	ldr	r2, [r4, #16]
 8008d24:	f104 010c 	add.w	r1, r4, #12
 8008d28:	3202      	adds	r2, #2
 8008d2a:	0092      	lsls	r2, r2, #2
 8008d2c:	300c      	adds	r0, #12
 8008d2e:	f7ff ff5b 	bl	8008be8 <memcpy>
 8008d32:	4621      	mov	r1, r4
 8008d34:	4638      	mov	r0, r7
 8008d36:	f7ff ffa5 	bl	8008c84 <_Bfree>
 8008d3a:	4644      	mov	r4, r8
 8008d3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d40:	3501      	adds	r5, #1
 8008d42:	615e      	str	r6, [r3, #20]
 8008d44:	6125      	str	r5, [r4, #16]
 8008d46:	4620      	mov	r0, r4
 8008d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d4c:	0800aa80 	.word	0x0800aa80
 8008d50:	0800ab0c 	.word	0x0800ab0c

08008d54 <__s2b>:
 8008d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d58:	4615      	mov	r5, r2
 8008d5a:	2209      	movs	r2, #9
 8008d5c:	461f      	mov	r7, r3
 8008d5e:	3308      	adds	r3, #8
 8008d60:	460c      	mov	r4, r1
 8008d62:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d66:	4606      	mov	r6, r0
 8008d68:	2201      	movs	r2, #1
 8008d6a:	2100      	movs	r1, #0
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	db09      	blt.n	8008d84 <__s2b+0x30>
 8008d70:	4630      	mov	r0, r6
 8008d72:	f7ff ff47 	bl	8008c04 <_Balloc>
 8008d76:	b940      	cbnz	r0, 8008d8a <__s2b+0x36>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	21ce      	movs	r1, #206	; 0xce
 8008d7c:	4b18      	ldr	r3, [pc, #96]	; (8008de0 <__s2b+0x8c>)
 8008d7e:	4819      	ldr	r0, [pc, #100]	; (8008de4 <__s2b+0x90>)
 8008d80:	f000 fe7c 	bl	8009a7c <__assert_func>
 8008d84:	0052      	lsls	r2, r2, #1
 8008d86:	3101      	adds	r1, #1
 8008d88:	e7f0      	b.n	8008d6c <__s2b+0x18>
 8008d8a:	9b08      	ldr	r3, [sp, #32]
 8008d8c:	2d09      	cmp	r5, #9
 8008d8e:	6143      	str	r3, [r0, #20]
 8008d90:	f04f 0301 	mov.w	r3, #1
 8008d94:	6103      	str	r3, [r0, #16]
 8008d96:	dd16      	ble.n	8008dc6 <__s2b+0x72>
 8008d98:	f104 0909 	add.w	r9, r4, #9
 8008d9c:	46c8      	mov	r8, r9
 8008d9e:	442c      	add	r4, r5
 8008da0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008da4:	4601      	mov	r1, r0
 8008da6:	220a      	movs	r2, #10
 8008da8:	4630      	mov	r0, r6
 8008daa:	3b30      	subs	r3, #48	; 0x30
 8008dac:	f7ff ff8c 	bl	8008cc8 <__multadd>
 8008db0:	45a0      	cmp	r8, r4
 8008db2:	d1f5      	bne.n	8008da0 <__s2b+0x4c>
 8008db4:	f1a5 0408 	sub.w	r4, r5, #8
 8008db8:	444c      	add	r4, r9
 8008dba:	1b2d      	subs	r5, r5, r4
 8008dbc:	1963      	adds	r3, r4, r5
 8008dbe:	42bb      	cmp	r3, r7
 8008dc0:	db04      	blt.n	8008dcc <__s2b+0x78>
 8008dc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dc6:	2509      	movs	r5, #9
 8008dc8:	340a      	adds	r4, #10
 8008dca:	e7f6      	b.n	8008dba <__s2b+0x66>
 8008dcc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008dd0:	4601      	mov	r1, r0
 8008dd2:	220a      	movs	r2, #10
 8008dd4:	4630      	mov	r0, r6
 8008dd6:	3b30      	subs	r3, #48	; 0x30
 8008dd8:	f7ff ff76 	bl	8008cc8 <__multadd>
 8008ddc:	e7ee      	b.n	8008dbc <__s2b+0x68>
 8008dde:	bf00      	nop
 8008de0:	0800aa80 	.word	0x0800aa80
 8008de4:	0800ab0c 	.word	0x0800ab0c

08008de8 <__hi0bits>:
 8008de8:	0c02      	lsrs	r2, r0, #16
 8008dea:	0412      	lsls	r2, r2, #16
 8008dec:	4603      	mov	r3, r0
 8008dee:	b9ca      	cbnz	r2, 8008e24 <__hi0bits+0x3c>
 8008df0:	0403      	lsls	r3, r0, #16
 8008df2:	2010      	movs	r0, #16
 8008df4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008df8:	bf04      	itt	eq
 8008dfa:	021b      	lsleq	r3, r3, #8
 8008dfc:	3008      	addeq	r0, #8
 8008dfe:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008e02:	bf04      	itt	eq
 8008e04:	011b      	lsleq	r3, r3, #4
 8008e06:	3004      	addeq	r0, #4
 8008e08:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008e0c:	bf04      	itt	eq
 8008e0e:	009b      	lsleq	r3, r3, #2
 8008e10:	3002      	addeq	r0, #2
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	db05      	blt.n	8008e22 <__hi0bits+0x3a>
 8008e16:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008e1a:	f100 0001 	add.w	r0, r0, #1
 8008e1e:	bf08      	it	eq
 8008e20:	2020      	moveq	r0, #32
 8008e22:	4770      	bx	lr
 8008e24:	2000      	movs	r0, #0
 8008e26:	e7e5      	b.n	8008df4 <__hi0bits+0xc>

08008e28 <__lo0bits>:
 8008e28:	6803      	ldr	r3, [r0, #0]
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	f013 0007 	ands.w	r0, r3, #7
 8008e30:	d00b      	beq.n	8008e4a <__lo0bits+0x22>
 8008e32:	07d9      	lsls	r1, r3, #31
 8008e34:	d421      	bmi.n	8008e7a <__lo0bits+0x52>
 8008e36:	0798      	lsls	r0, r3, #30
 8008e38:	bf49      	itett	mi
 8008e3a:	085b      	lsrmi	r3, r3, #1
 8008e3c:	089b      	lsrpl	r3, r3, #2
 8008e3e:	2001      	movmi	r0, #1
 8008e40:	6013      	strmi	r3, [r2, #0]
 8008e42:	bf5c      	itt	pl
 8008e44:	2002      	movpl	r0, #2
 8008e46:	6013      	strpl	r3, [r2, #0]
 8008e48:	4770      	bx	lr
 8008e4a:	b299      	uxth	r1, r3
 8008e4c:	b909      	cbnz	r1, 8008e52 <__lo0bits+0x2a>
 8008e4e:	2010      	movs	r0, #16
 8008e50:	0c1b      	lsrs	r3, r3, #16
 8008e52:	b2d9      	uxtb	r1, r3
 8008e54:	b909      	cbnz	r1, 8008e5a <__lo0bits+0x32>
 8008e56:	3008      	adds	r0, #8
 8008e58:	0a1b      	lsrs	r3, r3, #8
 8008e5a:	0719      	lsls	r1, r3, #28
 8008e5c:	bf04      	itt	eq
 8008e5e:	091b      	lsreq	r3, r3, #4
 8008e60:	3004      	addeq	r0, #4
 8008e62:	0799      	lsls	r1, r3, #30
 8008e64:	bf04      	itt	eq
 8008e66:	089b      	lsreq	r3, r3, #2
 8008e68:	3002      	addeq	r0, #2
 8008e6a:	07d9      	lsls	r1, r3, #31
 8008e6c:	d403      	bmi.n	8008e76 <__lo0bits+0x4e>
 8008e6e:	085b      	lsrs	r3, r3, #1
 8008e70:	f100 0001 	add.w	r0, r0, #1
 8008e74:	d003      	beq.n	8008e7e <__lo0bits+0x56>
 8008e76:	6013      	str	r3, [r2, #0]
 8008e78:	4770      	bx	lr
 8008e7a:	2000      	movs	r0, #0
 8008e7c:	4770      	bx	lr
 8008e7e:	2020      	movs	r0, #32
 8008e80:	4770      	bx	lr
	...

08008e84 <__i2b>:
 8008e84:	b510      	push	{r4, lr}
 8008e86:	460c      	mov	r4, r1
 8008e88:	2101      	movs	r1, #1
 8008e8a:	f7ff febb 	bl	8008c04 <_Balloc>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	b928      	cbnz	r0, 8008e9e <__i2b+0x1a>
 8008e92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008e96:	4b04      	ldr	r3, [pc, #16]	; (8008ea8 <__i2b+0x24>)
 8008e98:	4804      	ldr	r0, [pc, #16]	; (8008eac <__i2b+0x28>)
 8008e9a:	f000 fdef 	bl	8009a7c <__assert_func>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	6144      	str	r4, [r0, #20]
 8008ea2:	6103      	str	r3, [r0, #16]
 8008ea4:	bd10      	pop	{r4, pc}
 8008ea6:	bf00      	nop
 8008ea8:	0800aa80 	.word	0x0800aa80
 8008eac:	0800ab0c 	.word	0x0800ab0c

08008eb0 <__multiply>:
 8008eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008eb4:	4691      	mov	r9, r2
 8008eb6:	690a      	ldr	r2, [r1, #16]
 8008eb8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008ebc:	460c      	mov	r4, r1
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	bfbe      	ittt	lt
 8008ec2:	460b      	movlt	r3, r1
 8008ec4:	464c      	movlt	r4, r9
 8008ec6:	4699      	movlt	r9, r3
 8008ec8:	6927      	ldr	r7, [r4, #16]
 8008eca:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008ece:	68a3      	ldr	r3, [r4, #8]
 8008ed0:	6861      	ldr	r1, [r4, #4]
 8008ed2:	eb07 060a 	add.w	r6, r7, sl
 8008ed6:	42b3      	cmp	r3, r6
 8008ed8:	b085      	sub	sp, #20
 8008eda:	bfb8      	it	lt
 8008edc:	3101      	addlt	r1, #1
 8008ede:	f7ff fe91 	bl	8008c04 <_Balloc>
 8008ee2:	b930      	cbnz	r0, 8008ef2 <__multiply+0x42>
 8008ee4:	4602      	mov	r2, r0
 8008ee6:	f240 115d 	movw	r1, #349	; 0x15d
 8008eea:	4b43      	ldr	r3, [pc, #268]	; (8008ff8 <__multiply+0x148>)
 8008eec:	4843      	ldr	r0, [pc, #268]	; (8008ffc <__multiply+0x14c>)
 8008eee:	f000 fdc5 	bl	8009a7c <__assert_func>
 8008ef2:	f100 0514 	add.w	r5, r0, #20
 8008ef6:	462b      	mov	r3, r5
 8008ef8:	2200      	movs	r2, #0
 8008efa:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008efe:	4543      	cmp	r3, r8
 8008f00:	d321      	bcc.n	8008f46 <__multiply+0x96>
 8008f02:	f104 0314 	add.w	r3, r4, #20
 8008f06:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008f0a:	f109 0314 	add.w	r3, r9, #20
 8008f0e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008f12:	9202      	str	r2, [sp, #8]
 8008f14:	1b3a      	subs	r2, r7, r4
 8008f16:	3a15      	subs	r2, #21
 8008f18:	f022 0203 	bic.w	r2, r2, #3
 8008f1c:	3204      	adds	r2, #4
 8008f1e:	f104 0115 	add.w	r1, r4, #21
 8008f22:	428f      	cmp	r7, r1
 8008f24:	bf38      	it	cc
 8008f26:	2204      	movcc	r2, #4
 8008f28:	9201      	str	r2, [sp, #4]
 8008f2a:	9a02      	ldr	r2, [sp, #8]
 8008f2c:	9303      	str	r3, [sp, #12]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d80c      	bhi.n	8008f4c <__multiply+0x9c>
 8008f32:	2e00      	cmp	r6, #0
 8008f34:	dd03      	ble.n	8008f3e <__multiply+0x8e>
 8008f36:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d059      	beq.n	8008ff2 <__multiply+0x142>
 8008f3e:	6106      	str	r6, [r0, #16]
 8008f40:	b005      	add	sp, #20
 8008f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f46:	f843 2b04 	str.w	r2, [r3], #4
 8008f4a:	e7d8      	b.n	8008efe <__multiply+0x4e>
 8008f4c:	f8b3 a000 	ldrh.w	sl, [r3]
 8008f50:	f1ba 0f00 	cmp.w	sl, #0
 8008f54:	d023      	beq.n	8008f9e <__multiply+0xee>
 8008f56:	46a9      	mov	r9, r5
 8008f58:	f04f 0c00 	mov.w	ip, #0
 8008f5c:	f104 0e14 	add.w	lr, r4, #20
 8008f60:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008f64:	f8d9 1000 	ldr.w	r1, [r9]
 8008f68:	fa1f fb82 	uxth.w	fp, r2
 8008f6c:	b289      	uxth	r1, r1
 8008f6e:	fb0a 110b 	mla	r1, sl, fp, r1
 8008f72:	4461      	add	r1, ip
 8008f74:	f8d9 c000 	ldr.w	ip, [r9]
 8008f78:	0c12      	lsrs	r2, r2, #16
 8008f7a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008f7e:	fb0a c202 	mla	r2, sl, r2, ip
 8008f82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008f86:	b289      	uxth	r1, r1
 8008f88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008f8c:	4577      	cmp	r7, lr
 8008f8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008f92:	f849 1b04 	str.w	r1, [r9], #4
 8008f96:	d8e3      	bhi.n	8008f60 <__multiply+0xb0>
 8008f98:	9a01      	ldr	r2, [sp, #4]
 8008f9a:	f845 c002 	str.w	ip, [r5, r2]
 8008f9e:	9a03      	ldr	r2, [sp, #12]
 8008fa0:	3304      	adds	r3, #4
 8008fa2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008fa6:	f1b9 0f00 	cmp.w	r9, #0
 8008faa:	d020      	beq.n	8008fee <__multiply+0x13e>
 8008fac:	46ae      	mov	lr, r5
 8008fae:	f04f 0a00 	mov.w	sl, #0
 8008fb2:	6829      	ldr	r1, [r5, #0]
 8008fb4:	f104 0c14 	add.w	ip, r4, #20
 8008fb8:	f8bc b000 	ldrh.w	fp, [ip]
 8008fbc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008fc0:	b289      	uxth	r1, r1
 8008fc2:	fb09 220b 	mla	r2, r9, fp, r2
 8008fc6:	4492      	add	sl, r2
 8008fc8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008fcc:	f84e 1b04 	str.w	r1, [lr], #4
 8008fd0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008fd4:	f8be 1000 	ldrh.w	r1, [lr]
 8008fd8:	0c12      	lsrs	r2, r2, #16
 8008fda:	fb09 1102 	mla	r1, r9, r2, r1
 8008fde:	4567      	cmp	r7, ip
 8008fe0:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008fe4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008fe8:	d8e6      	bhi.n	8008fb8 <__multiply+0x108>
 8008fea:	9a01      	ldr	r2, [sp, #4]
 8008fec:	50a9      	str	r1, [r5, r2]
 8008fee:	3504      	adds	r5, #4
 8008ff0:	e79b      	b.n	8008f2a <__multiply+0x7a>
 8008ff2:	3e01      	subs	r6, #1
 8008ff4:	e79d      	b.n	8008f32 <__multiply+0x82>
 8008ff6:	bf00      	nop
 8008ff8:	0800aa80 	.word	0x0800aa80
 8008ffc:	0800ab0c 	.word	0x0800ab0c

08009000 <__pow5mult>:
 8009000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009004:	4615      	mov	r5, r2
 8009006:	f012 0203 	ands.w	r2, r2, #3
 800900a:	4606      	mov	r6, r0
 800900c:	460f      	mov	r7, r1
 800900e:	d007      	beq.n	8009020 <__pow5mult+0x20>
 8009010:	4c25      	ldr	r4, [pc, #148]	; (80090a8 <__pow5mult+0xa8>)
 8009012:	3a01      	subs	r2, #1
 8009014:	2300      	movs	r3, #0
 8009016:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800901a:	f7ff fe55 	bl	8008cc8 <__multadd>
 800901e:	4607      	mov	r7, r0
 8009020:	10ad      	asrs	r5, r5, #2
 8009022:	d03d      	beq.n	80090a0 <__pow5mult+0xa0>
 8009024:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009026:	b97c      	cbnz	r4, 8009048 <__pow5mult+0x48>
 8009028:	2010      	movs	r0, #16
 800902a:	f7ff fdb5 	bl	8008b98 <malloc>
 800902e:	4602      	mov	r2, r0
 8009030:	6270      	str	r0, [r6, #36]	; 0x24
 8009032:	b928      	cbnz	r0, 8009040 <__pow5mult+0x40>
 8009034:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009038:	4b1c      	ldr	r3, [pc, #112]	; (80090ac <__pow5mult+0xac>)
 800903a:	481d      	ldr	r0, [pc, #116]	; (80090b0 <__pow5mult+0xb0>)
 800903c:	f000 fd1e 	bl	8009a7c <__assert_func>
 8009040:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009044:	6004      	str	r4, [r0, #0]
 8009046:	60c4      	str	r4, [r0, #12]
 8009048:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800904c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009050:	b94c      	cbnz	r4, 8009066 <__pow5mult+0x66>
 8009052:	f240 2171 	movw	r1, #625	; 0x271
 8009056:	4630      	mov	r0, r6
 8009058:	f7ff ff14 	bl	8008e84 <__i2b>
 800905c:	2300      	movs	r3, #0
 800905e:	4604      	mov	r4, r0
 8009060:	f8c8 0008 	str.w	r0, [r8, #8]
 8009064:	6003      	str	r3, [r0, #0]
 8009066:	f04f 0900 	mov.w	r9, #0
 800906a:	07eb      	lsls	r3, r5, #31
 800906c:	d50a      	bpl.n	8009084 <__pow5mult+0x84>
 800906e:	4639      	mov	r1, r7
 8009070:	4622      	mov	r2, r4
 8009072:	4630      	mov	r0, r6
 8009074:	f7ff ff1c 	bl	8008eb0 <__multiply>
 8009078:	4680      	mov	r8, r0
 800907a:	4639      	mov	r1, r7
 800907c:	4630      	mov	r0, r6
 800907e:	f7ff fe01 	bl	8008c84 <_Bfree>
 8009082:	4647      	mov	r7, r8
 8009084:	106d      	asrs	r5, r5, #1
 8009086:	d00b      	beq.n	80090a0 <__pow5mult+0xa0>
 8009088:	6820      	ldr	r0, [r4, #0]
 800908a:	b938      	cbnz	r0, 800909c <__pow5mult+0x9c>
 800908c:	4622      	mov	r2, r4
 800908e:	4621      	mov	r1, r4
 8009090:	4630      	mov	r0, r6
 8009092:	f7ff ff0d 	bl	8008eb0 <__multiply>
 8009096:	6020      	str	r0, [r4, #0]
 8009098:	f8c0 9000 	str.w	r9, [r0]
 800909c:	4604      	mov	r4, r0
 800909e:	e7e4      	b.n	800906a <__pow5mult+0x6a>
 80090a0:	4638      	mov	r0, r7
 80090a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090a6:	bf00      	nop
 80090a8:	0800ac58 	.word	0x0800ac58
 80090ac:	0800aa0e 	.word	0x0800aa0e
 80090b0:	0800ab0c 	.word	0x0800ab0c

080090b4 <__lshift>:
 80090b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80090b8:	460c      	mov	r4, r1
 80090ba:	4607      	mov	r7, r0
 80090bc:	4691      	mov	r9, r2
 80090be:	6923      	ldr	r3, [r4, #16]
 80090c0:	6849      	ldr	r1, [r1, #4]
 80090c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80090c6:	68a3      	ldr	r3, [r4, #8]
 80090c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80090cc:	f108 0601 	add.w	r6, r8, #1
 80090d0:	42b3      	cmp	r3, r6
 80090d2:	db0b      	blt.n	80090ec <__lshift+0x38>
 80090d4:	4638      	mov	r0, r7
 80090d6:	f7ff fd95 	bl	8008c04 <_Balloc>
 80090da:	4605      	mov	r5, r0
 80090dc:	b948      	cbnz	r0, 80090f2 <__lshift+0x3e>
 80090de:	4602      	mov	r2, r0
 80090e0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80090e4:	4b29      	ldr	r3, [pc, #164]	; (800918c <__lshift+0xd8>)
 80090e6:	482a      	ldr	r0, [pc, #168]	; (8009190 <__lshift+0xdc>)
 80090e8:	f000 fcc8 	bl	8009a7c <__assert_func>
 80090ec:	3101      	adds	r1, #1
 80090ee:	005b      	lsls	r3, r3, #1
 80090f0:	e7ee      	b.n	80090d0 <__lshift+0x1c>
 80090f2:	2300      	movs	r3, #0
 80090f4:	f100 0114 	add.w	r1, r0, #20
 80090f8:	f100 0210 	add.w	r2, r0, #16
 80090fc:	4618      	mov	r0, r3
 80090fe:	4553      	cmp	r3, sl
 8009100:	db37      	blt.n	8009172 <__lshift+0xbe>
 8009102:	6920      	ldr	r0, [r4, #16]
 8009104:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009108:	f104 0314 	add.w	r3, r4, #20
 800910c:	f019 091f 	ands.w	r9, r9, #31
 8009110:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009114:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009118:	d02f      	beq.n	800917a <__lshift+0xc6>
 800911a:	468a      	mov	sl, r1
 800911c:	f04f 0c00 	mov.w	ip, #0
 8009120:	f1c9 0e20 	rsb	lr, r9, #32
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	fa02 f209 	lsl.w	r2, r2, r9
 800912a:	ea42 020c 	orr.w	r2, r2, ip
 800912e:	f84a 2b04 	str.w	r2, [sl], #4
 8009132:	f853 2b04 	ldr.w	r2, [r3], #4
 8009136:	4298      	cmp	r0, r3
 8009138:	fa22 fc0e 	lsr.w	ip, r2, lr
 800913c:	d8f2      	bhi.n	8009124 <__lshift+0x70>
 800913e:	1b03      	subs	r3, r0, r4
 8009140:	3b15      	subs	r3, #21
 8009142:	f023 0303 	bic.w	r3, r3, #3
 8009146:	3304      	adds	r3, #4
 8009148:	f104 0215 	add.w	r2, r4, #21
 800914c:	4290      	cmp	r0, r2
 800914e:	bf38      	it	cc
 8009150:	2304      	movcc	r3, #4
 8009152:	f841 c003 	str.w	ip, [r1, r3]
 8009156:	f1bc 0f00 	cmp.w	ip, #0
 800915a:	d001      	beq.n	8009160 <__lshift+0xac>
 800915c:	f108 0602 	add.w	r6, r8, #2
 8009160:	3e01      	subs	r6, #1
 8009162:	4638      	mov	r0, r7
 8009164:	4621      	mov	r1, r4
 8009166:	612e      	str	r6, [r5, #16]
 8009168:	f7ff fd8c 	bl	8008c84 <_Bfree>
 800916c:	4628      	mov	r0, r5
 800916e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009172:	f842 0f04 	str.w	r0, [r2, #4]!
 8009176:	3301      	adds	r3, #1
 8009178:	e7c1      	b.n	80090fe <__lshift+0x4a>
 800917a:	3904      	subs	r1, #4
 800917c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009180:	4298      	cmp	r0, r3
 8009182:	f841 2f04 	str.w	r2, [r1, #4]!
 8009186:	d8f9      	bhi.n	800917c <__lshift+0xc8>
 8009188:	e7ea      	b.n	8009160 <__lshift+0xac>
 800918a:	bf00      	nop
 800918c:	0800aa80 	.word	0x0800aa80
 8009190:	0800ab0c 	.word	0x0800ab0c

08009194 <__mcmp>:
 8009194:	4603      	mov	r3, r0
 8009196:	690a      	ldr	r2, [r1, #16]
 8009198:	6900      	ldr	r0, [r0, #16]
 800919a:	b530      	push	{r4, r5, lr}
 800919c:	1a80      	subs	r0, r0, r2
 800919e:	d10d      	bne.n	80091bc <__mcmp+0x28>
 80091a0:	3314      	adds	r3, #20
 80091a2:	3114      	adds	r1, #20
 80091a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80091a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80091ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80091b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80091b4:	4295      	cmp	r5, r2
 80091b6:	d002      	beq.n	80091be <__mcmp+0x2a>
 80091b8:	d304      	bcc.n	80091c4 <__mcmp+0x30>
 80091ba:	2001      	movs	r0, #1
 80091bc:	bd30      	pop	{r4, r5, pc}
 80091be:	42a3      	cmp	r3, r4
 80091c0:	d3f4      	bcc.n	80091ac <__mcmp+0x18>
 80091c2:	e7fb      	b.n	80091bc <__mcmp+0x28>
 80091c4:	f04f 30ff 	mov.w	r0, #4294967295
 80091c8:	e7f8      	b.n	80091bc <__mcmp+0x28>
	...

080091cc <__mdiff>:
 80091cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091d0:	460d      	mov	r5, r1
 80091d2:	4607      	mov	r7, r0
 80091d4:	4611      	mov	r1, r2
 80091d6:	4628      	mov	r0, r5
 80091d8:	4614      	mov	r4, r2
 80091da:	f7ff ffdb 	bl	8009194 <__mcmp>
 80091de:	1e06      	subs	r6, r0, #0
 80091e0:	d111      	bne.n	8009206 <__mdiff+0x3a>
 80091e2:	4631      	mov	r1, r6
 80091e4:	4638      	mov	r0, r7
 80091e6:	f7ff fd0d 	bl	8008c04 <_Balloc>
 80091ea:	4602      	mov	r2, r0
 80091ec:	b928      	cbnz	r0, 80091fa <__mdiff+0x2e>
 80091ee:	f240 2132 	movw	r1, #562	; 0x232
 80091f2:	4b3a      	ldr	r3, [pc, #232]	; (80092dc <__mdiff+0x110>)
 80091f4:	483a      	ldr	r0, [pc, #232]	; (80092e0 <__mdiff+0x114>)
 80091f6:	f000 fc41 	bl	8009a7c <__assert_func>
 80091fa:	2301      	movs	r3, #1
 80091fc:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009200:	4610      	mov	r0, r2
 8009202:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009206:	bfa4      	itt	ge
 8009208:	4623      	movge	r3, r4
 800920a:	462c      	movge	r4, r5
 800920c:	4638      	mov	r0, r7
 800920e:	6861      	ldr	r1, [r4, #4]
 8009210:	bfa6      	itte	ge
 8009212:	461d      	movge	r5, r3
 8009214:	2600      	movge	r6, #0
 8009216:	2601      	movlt	r6, #1
 8009218:	f7ff fcf4 	bl	8008c04 <_Balloc>
 800921c:	4602      	mov	r2, r0
 800921e:	b918      	cbnz	r0, 8009228 <__mdiff+0x5c>
 8009220:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009224:	4b2d      	ldr	r3, [pc, #180]	; (80092dc <__mdiff+0x110>)
 8009226:	e7e5      	b.n	80091f4 <__mdiff+0x28>
 8009228:	f102 0814 	add.w	r8, r2, #20
 800922c:	46c2      	mov	sl, r8
 800922e:	f04f 0c00 	mov.w	ip, #0
 8009232:	6927      	ldr	r7, [r4, #16]
 8009234:	60c6      	str	r6, [r0, #12]
 8009236:	692e      	ldr	r6, [r5, #16]
 8009238:	f104 0014 	add.w	r0, r4, #20
 800923c:	f105 0914 	add.w	r9, r5, #20
 8009240:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8009244:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009248:	3410      	adds	r4, #16
 800924a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800924e:	f859 3b04 	ldr.w	r3, [r9], #4
 8009252:	fa1f f18b 	uxth.w	r1, fp
 8009256:	448c      	add	ip, r1
 8009258:	b299      	uxth	r1, r3
 800925a:	0c1b      	lsrs	r3, r3, #16
 800925c:	ebac 0101 	sub.w	r1, ip, r1
 8009260:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009264:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009268:	b289      	uxth	r1, r1
 800926a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800926e:	454e      	cmp	r6, r9
 8009270:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009274:	f84a 3b04 	str.w	r3, [sl], #4
 8009278:	d8e7      	bhi.n	800924a <__mdiff+0x7e>
 800927a:	1b73      	subs	r3, r6, r5
 800927c:	3b15      	subs	r3, #21
 800927e:	f023 0303 	bic.w	r3, r3, #3
 8009282:	3515      	adds	r5, #21
 8009284:	3304      	adds	r3, #4
 8009286:	42ae      	cmp	r6, r5
 8009288:	bf38      	it	cc
 800928a:	2304      	movcc	r3, #4
 800928c:	4418      	add	r0, r3
 800928e:	4443      	add	r3, r8
 8009290:	461e      	mov	r6, r3
 8009292:	4605      	mov	r5, r0
 8009294:	4575      	cmp	r5, lr
 8009296:	d30e      	bcc.n	80092b6 <__mdiff+0xea>
 8009298:	f10e 0103 	add.w	r1, lr, #3
 800929c:	1a09      	subs	r1, r1, r0
 800929e:	f021 0103 	bic.w	r1, r1, #3
 80092a2:	3803      	subs	r0, #3
 80092a4:	4586      	cmp	lr, r0
 80092a6:	bf38      	it	cc
 80092a8:	2100      	movcc	r1, #0
 80092aa:	4419      	add	r1, r3
 80092ac:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80092b0:	b18b      	cbz	r3, 80092d6 <__mdiff+0x10a>
 80092b2:	6117      	str	r7, [r2, #16]
 80092b4:	e7a4      	b.n	8009200 <__mdiff+0x34>
 80092b6:	f855 8b04 	ldr.w	r8, [r5], #4
 80092ba:	fa1f f188 	uxth.w	r1, r8
 80092be:	4461      	add	r1, ip
 80092c0:	140c      	asrs	r4, r1, #16
 80092c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80092c6:	b289      	uxth	r1, r1
 80092c8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80092cc:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80092d0:	f846 1b04 	str.w	r1, [r6], #4
 80092d4:	e7de      	b.n	8009294 <__mdiff+0xc8>
 80092d6:	3f01      	subs	r7, #1
 80092d8:	e7e8      	b.n	80092ac <__mdiff+0xe0>
 80092da:	bf00      	nop
 80092dc:	0800aa80 	.word	0x0800aa80
 80092e0:	0800ab0c 	.word	0x0800ab0c

080092e4 <__ulp>:
 80092e4:	4b11      	ldr	r3, [pc, #68]	; (800932c <__ulp+0x48>)
 80092e6:	400b      	ands	r3, r1
 80092e8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	dd02      	ble.n	80092f6 <__ulp+0x12>
 80092f0:	2000      	movs	r0, #0
 80092f2:	4619      	mov	r1, r3
 80092f4:	4770      	bx	lr
 80092f6:	425b      	negs	r3, r3
 80092f8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80092fc:	f04f 0000 	mov.w	r0, #0
 8009300:	f04f 0100 	mov.w	r1, #0
 8009304:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009308:	da04      	bge.n	8009314 <__ulp+0x30>
 800930a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800930e:	fa43 f102 	asr.w	r1, r3, r2
 8009312:	4770      	bx	lr
 8009314:	f1a2 0314 	sub.w	r3, r2, #20
 8009318:	2b1e      	cmp	r3, #30
 800931a:	bfd6      	itet	le
 800931c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009320:	2301      	movgt	r3, #1
 8009322:	fa22 f303 	lsrle.w	r3, r2, r3
 8009326:	4618      	mov	r0, r3
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop
 800932c:	7ff00000 	.word	0x7ff00000

08009330 <__b2d>:
 8009330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009334:	6907      	ldr	r7, [r0, #16]
 8009336:	f100 0914 	add.w	r9, r0, #20
 800933a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800933e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009342:	f1a7 0804 	sub.w	r8, r7, #4
 8009346:	4630      	mov	r0, r6
 8009348:	f7ff fd4e 	bl	8008de8 <__hi0bits>
 800934c:	f1c0 0320 	rsb	r3, r0, #32
 8009350:	280a      	cmp	r0, #10
 8009352:	600b      	str	r3, [r1, #0]
 8009354:	491f      	ldr	r1, [pc, #124]	; (80093d4 <__b2d+0xa4>)
 8009356:	dc17      	bgt.n	8009388 <__b2d+0x58>
 8009358:	45c1      	cmp	r9, r8
 800935a:	bf28      	it	cs
 800935c:	2200      	movcs	r2, #0
 800935e:	f1c0 0c0b 	rsb	ip, r0, #11
 8009362:	fa26 f30c 	lsr.w	r3, r6, ip
 8009366:	bf38      	it	cc
 8009368:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800936c:	ea43 0501 	orr.w	r5, r3, r1
 8009370:	f100 0315 	add.w	r3, r0, #21
 8009374:	fa06 f303 	lsl.w	r3, r6, r3
 8009378:	fa22 f20c 	lsr.w	r2, r2, ip
 800937c:	ea43 0402 	orr.w	r4, r3, r2
 8009380:	4620      	mov	r0, r4
 8009382:	4629      	mov	r1, r5
 8009384:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009388:	45c1      	cmp	r9, r8
 800938a:	bf2e      	itee	cs
 800938c:	2200      	movcs	r2, #0
 800938e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009392:	f1a7 0808 	subcc.w	r8, r7, #8
 8009396:	f1b0 030b 	subs.w	r3, r0, #11
 800939a:	d016      	beq.n	80093ca <__b2d+0x9a>
 800939c:	f1c3 0720 	rsb	r7, r3, #32
 80093a0:	fa22 f107 	lsr.w	r1, r2, r7
 80093a4:	45c8      	cmp	r8, r9
 80093a6:	fa06 f603 	lsl.w	r6, r6, r3
 80093aa:	ea46 0601 	orr.w	r6, r6, r1
 80093ae:	bf94      	ite	ls
 80093b0:	2100      	movls	r1, #0
 80093b2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80093b6:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80093ba:	fa02 f003 	lsl.w	r0, r2, r3
 80093be:	40f9      	lsrs	r1, r7
 80093c0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80093c4:	ea40 0401 	orr.w	r4, r0, r1
 80093c8:	e7da      	b.n	8009380 <__b2d+0x50>
 80093ca:	4614      	mov	r4, r2
 80093cc:	ea46 0501 	orr.w	r5, r6, r1
 80093d0:	e7d6      	b.n	8009380 <__b2d+0x50>
 80093d2:	bf00      	nop
 80093d4:	3ff00000 	.word	0x3ff00000

080093d8 <__d2b>:
 80093d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80093dc:	2101      	movs	r1, #1
 80093de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80093e2:	4690      	mov	r8, r2
 80093e4:	461d      	mov	r5, r3
 80093e6:	f7ff fc0d 	bl	8008c04 <_Balloc>
 80093ea:	4604      	mov	r4, r0
 80093ec:	b930      	cbnz	r0, 80093fc <__d2b+0x24>
 80093ee:	4602      	mov	r2, r0
 80093f0:	f240 310a 	movw	r1, #778	; 0x30a
 80093f4:	4b24      	ldr	r3, [pc, #144]	; (8009488 <__d2b+0xb0>)
 80093f6:	4825      	ldr	r0, [pc, #148]	; (800948c <__d2b+0xb4>)
 80093f8:	f000 fb40 	bl	8009a7c <__assert_func>
 80093fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009400:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009404:	bb2d      	cbnz	r5, 8009452 <__d2b+0x7a>
 8009406:	9301      	str	r3, [sp, #4]
 8009408:	f1b8 0300 	subs.w	r3, r8, #0
 800940c:	d026      	beq.n	800945c <__d2b+0x84>
 800940e:	4668      	mov	r0, sp
 8009410:	9300      	str	r3, [sp, #0]
 8009412:	f7ff fd09 	bl	8008e28 <__lo0bits>
 8009416:	9900      	ldr	r1, [sp, #0]
 8009418:	b1f0      	cbz	r0, 8009458 <__d2b+0x80>
 800941a:	9a01      	ldr	r2, [sp, #4]
 800941c:	f1c0 0320 	rsb	r3, r0, #32
 8009420:	fa02 f303 	lsl.w	r3, r2, r3
 8009424:	430b      	orrs	r3, r1
 8009426:	40c2      	lsrs	r2, r0
 8009428:	6163      	str	r3, [r4, #20]
 800942a:	9201      	str	r2, [sp, #4]
 800942c:	9b01      	ldr	r3, [sp, #4]
 800942e:	2b00      	cmp	r3, #0
 8009430:	bf14      	ite	ne
 8009432:	2102      	movne	r1, #2
 8009434:	2101      	moveq	r1, #1
 8009436:	61a3      	str	r3, [r4, #24]
 8009438:	6121      	str	r1, [r4, #16]
 800943a:	b1c5      	cbz	r5, 800946e <__d2b+0x96>
 800943c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009440:	4405      	add	r5, r0
 8009442:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009446:	603d      	str	r5, [r7, #0]
 8009448:	6030      	str	r0, [r6, #0]
 800944a:	4620      	mov	r0, r4
 800944c:	b002      	add	sp, #8
 800944e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009456:	e7d6      	b.n	8009406 <__d2b+0x2e>
 8009458:	6161      	str	r1, [r4, #20]
 800945a:	e7e7      	b.n	800942c <__d2b+0x54>
 800945c:	a801      	add	r0, sp, #4
 800945e:	f7ff fce3 	bl	8008e28 <__lo0bits>
 8009462:	2101      	movs	r1, #1
 8009464:	9b01      	ldr	r3, [sp, #4]
 8009466:	6121      	str	r1, [r4, #16]
 8009468:	6163      	str	r3, [r4, #20]
 800946a:	3020      	adds	r0, #32
 800946c:	e7e5      	b.n	800943a <__d2b+0x62>
 800946e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009472:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009476:	6038      	str	r0, [r7, #0]
 8009478:	6918      	ldr	r0, [r3, #16]
 800947a:	f7ff fcb5 	bl	8008de8 <__hi0bits>
 800947e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009482:	6031      	str	r1, [r6, #0]
 8009484:	e7e1      	b.n	800944a <__d2b+0x72>
 8009486:	bf00      	nop
 8009488:	0800aa80 	.word	0x0800aa80
 800948c:	0800ab0c 	.word	0x0800ab0c

08009490 <__ratio>:
 8009490:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009494:	4688      	mov	r8, r1
 8009496:	4669      	mov	r1, sp
 8009498:	4681      	mov	r9, r0
 800949a:	f7ff ff49 	bl	8009330 <__b2d>
 800949e:	460f      	mov	r7, r1
 80094a0:	4604      	mov	r4, r0
 80094a2:	460d      	mov	r5, r1
 80094a4:	4640      	mov	r0, r8
 80094a6:	a901      	add	r1, sp, #4
 80094a8:	f7ff ff42 	bl	8009330 <__b2d>
 80094ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80094b0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80094b4:	468b      	mov	fp, r1
 80094b6:	eba3 0c02 	sub.w	ip, r3, r2
 80094ba:	e9dd 3200 	ldrd	r3, r2, [sp]
 80094be:	1a9b      	subs	r3, r3, r2
 80094c0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	bfd5      	itete	le
 80094c8:	460a      	movle	r2, r1
 80094ca:	462a      	movgt	r2, r5
 80094cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80094d0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80094d4:	bfd8      	it	le
 80094d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80094da:	465b      	mov	r3, fp
 80094dc:	4602      	mov	r2, r0
 80094de:	4639      	mov	r1, r7
 80094e0:	4620      	mov	r0, r4
 80094e2:	f7f7 f923 	bl	800072c <__aeabi_ddiv>
 80094e6:	b003      	add	sp, #12
 80094e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080094ec <__copybits>:
 80094ec:	3901      	subs	r1, #1
 80094ee:	b570      	push	{r4, r5, r6, lr}
 80094f0:	1149      	asrs	r1, r1, #5
 80094f2:	6914      	ldr	r4, [r2, #16]
 80094f4:	3101      	adds	r1, #1
 80094f6:	f102 0314 	add.w	r3, r2, #20
 80094fa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80094fe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009502:	1f05      	subs	r5, r0, #4
 8009504:	42a3      	cmp	r3, r4
 8009506:	d30c      	bcc.n	8009522 <__copybits+0x36>
 8009508:	1aa3      	subs	r3, r4, r2
 800950a:	3b11      	subs	r3, #17
 800950c:	f023 0303 	bic.w	r3, r3, #3
 8009510:	3211      	adds	r2, #17
 8009512:	42a2      	cmp	r2, r4
 8009514:	bf88      	it	hi
 8009516:	2300      	movhi	r3, #0
 8009518:	4418      	add	r0, r3
 800951a:	2300      	movs	r3, #0
 800951c:	4288      	cmp	r0, r1
 800951e:	d305      	bcc.n	800952c <__copybits+0x40>
 8009520:	bd70      	pop	{r4, r5, r6, pc}
 8009522:	f853 6b04 	ldr.w	r6, [r3], #4
 8009526:	f845 6f04 	str.w	r6, [r5, #4]!
 800952a:	e7eb      	b.n	8009504 <__copybits+0x18>
 800952c:	f840 3b04 	str.w	r3, [r0], #4
 8009530:	e7f4      	b.n	800951c <__copybits+0x30>

08009532 <__any_on>:
 8009532:	f100 0214 	add.w	r2, r0, #20
 8009536:	6900      	ldr	r0, [r0, #16]
 8009538:	114b      	asrs	r3, r1, #5
 800953a:	4298      	cmp	r0, r3
 800953c:	b510      	push	{r4, lr}
 800953e:	db11      	blt.n	8009564 <__any_on+0x32>
 8009540:	dd0a      	ble.n	8009558 <__any_on+0x26>
 8009542:	f011 011f 	ands.w	r1, r1, #31
 8009546:	d007      	beq.n	8009558 <__any_on+0x26>
 8009548:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800954c:	fa24 f001 	lsr.w	r0, r4, r1
 8009550:	fa00 f101 	lsl.w	r1, r0, r1
 8009554:	428c      	cmp	r4, r1
 8009556:	d10b      	bne.n	8009570 <__any_on+0x3e>
 8009558:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800955c:	4293      	cmp	r3, r2
 800955e:	d803      	bhi.n	8009568 <__any_on+0x36>
 8009560:	2000      	movs	r0, #0
 8009562:	bd10      	pop	{r4, pc}
 8009564:	4603      	mov	r3, r0
 8009566:	e7f7      	b.n	8009558 <__any_on+0x26>
 8009568:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800956c:	2900      	cmp	r1, #0
 800956e:	d0f5      	beq.n	800955c <__any_on+0x2a>
 8009570:	2001      	movs	r0, #1
 8009572:	e7f6      	b.n	8009562 <__any_on+0x30>

08009574 <_calloc_r>:
 8009574:	b570      	push	{r4, r5, r6, lr}
 8009576:	fba1 5402 	umull	r5, r4, r1, r2
 800957a:	b934      	cbnz	r4, 800958a <_calloc_r+0x16>
 800957c:	4629      	mov	r1, r5
 800957e:	f000 f875 	bl	800966c <_malloc_r>
 8009582:	4606      	mov	r6, r0
 8009584:	b928      	cbnz	r0, 8009592 <_calloc_r+0x1e>
 8009586:	4630      	mov	r0, r6
 8009588:	bd70      	pop	{r4, r5, r6, pc}
 800958a:	220c      	movs	r2, #12
 800958c:	2600      	movs	r6, #0
 800958e:	6002      	str	r2, [r0, #0]
 8009590:	e7f9      	b.n	8009586 <_calloc_r+0x12>
 8009592:	462a      	mov	r2, r5
 8009594:	4621      	mov	r1, r4
 8009596:	f7fc fbf1 	bl	8005d7c <memset>
 800959a:	e7f4      	b.n	8009586 <_calloc_r+0x12>

0800959c <_free_r>:
 800959c:	b538      	push	{r3, r4, r5, lr}
 800959e:	4605      	mov	r5, r0
 80095a0:	2900      	cmp	r1, #0
 80095a2:	d040      	beq.n	8009626 <_free_r+0x8a>
 80095a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095a8:	1f0c      	subs	r4, r1, #4
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	bfb8      	it	lt
 80095ae:	18e4      	addlt	r4, r4, r3
 80095b0:	f000 faae 	bl	8009b10 <__malloc_lock>
 80095b4:	4a1c      	ldr	r2, [pc, #112]	; (8009628 <_free_r+0x8c>)
 80095b6:	6813      	ldr	r3, [r2, #0]
 80095b8:	b933      	cbnz	r3, 80095c8 <_free_r+0x2c>
 80095ba:	6063      	str	r3, [r4, #4]
 80095bc:	6014      	str	r4, [r2, #0]
 80095be:	4628      	mov	r0, r5
 80095c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095c4:	f000 baaa 	b.w	8009b1c <__malloc_unlock>
 80095c8:	42a3      	cmp	r3, r4
 80095ca:	d908      	bls.n	80095de <_free_r+0x42>
 80095cc:	6820      	ldr	r0, [r4, #0]
 80095ce:	1821      	adds	r1, r4, r0
 80095d0:	428b      	cmp	r3, r1
 80095d2:	bf01      	itttt	eq
 80095d4:	6819      	ldreq	r1, [r3, #0]
 80095d6:	685b      	ldreq	r3, [r3, #4]
 80095d8:	1809      	addeq	r1, r1, r0
 80095da:	6021      	streq	r1, [r4, #0]
 80095dc:	e7ed      	b.n	80095ba <_free_r+0x1e>
 80095de:	461a      	mov	r2, r3
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	b10b      	cbz	r3, 80095e8 <_free_r+0x4c>
 80095e4:	42a3      	cmp	r3, r4
 80095e6:	d9fa      	bls.n	80095de <_free_r+0x42>
 80095e8:	6811      	ldr	r1, [r2, #0]
 80095ea:	1850      	adds	r0, r2, r1
 80095ec:	42a0      	cmp	r0, r4
 80095ee:	d10b      	bne.n	8009608 <_free_r+0x6c>
 80095f0:	6820      	ldr	r0, [r4, #0]
 80095f2:	4401      	add	r1, r0
 80095f4:	1850      	adds	r0, r2, r1
 80095f6:	4283      	cmp	r3, r0
 80095f8:	6011      	str	r1, [r2, #0]
 80095fa:	d1e0      	bne.n	80095be <_free_r+0x22>
 80095fc:	6818      	ldr	r0, [r3, #0]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	4401      	add	r1, r0
 8009602:	6011      	str	r1, [r2, #0]
 8009604:	6053      	str	r3, [r2, #4]
 8009606:	e7da      	b.n	80095be <_free_r+0x22>
 8009608:	d902      	bls.n	8009610 <_free_r+0x74>
 800960a:	230c      	movs	r3, #12
 800960c:	602b      	str	r3, [r5, #0]
 800960e:	e7d6      	b.n	80095be <_free_r+0x22>
 8009610:	6820      	ldr	r0, [r4, #0]
 8009612:	1821      	adds	r1, r4, r0
 8009614:	428b      	cmp	r3, r1
 8009616:	bf01      	itttt	eq
 8009618:	6819      	ldreq	r1, [r3, #0]
 800961a:	685b      	ldreq	r3, [r3, #4]
 800961c:	1809      	addeq	r1, r1, r0
 800961e:	6021      	streq	r1, [r4, #0]
 8009620:	6063      	str	r3, [r4, #4]
 8009622:	6054      	str	r4, [r2, #4]
 8009624:	e7cb      	b.n	80095be <_free_r+0x22>
 8009626:	bd38      	pop	{r3, r4, r5, pc}
 8009628:	20000bc4 	.word	0x20000bc4

0800962c <sbrk_aligned>:
 800962c:	b570      	push	{r4, r5, r6, lr}
 800962e:	4e0e      	ldr	r6, [pc, #56]	; (8009668 <sbrk_aligned+0x3c>)
 8009630:	460c      	mov	r4, r1
 8009632:	6831      	ldr	r1, [r6, #0]
 8009634:	4605      	mov	r5, r0
 8009636:	b911      	cbnz	r1, 800963e <sbrk_aligned+0x12>
 8009638:	f000 f9ee 	bl	8009a18 <_sbrk_r>
 800963c:	6030      	str	r0, [r6, #0]
 800963e:	4621      	mov	r1, r4
 8009640:	4628      	mov	r0, r5
 8009642:	f000 f9e9 	bl	8009a18 <_sbrk_r>
 8009646:	1c43      	adds	r3, r0, #1
 8009648:	d00a      	beq.n	8009660 <sbrk_aligned+0x34>
 800964a:	1cc4      	adds	r4, r0, #3
 800964c:	f024 0403 	bic.w	r4, r4, #3
 8009650:	42a0      	cmp	r0, r4
 8009652:	d007      	beq.n	8009664 <sbrk_aligned+0x38>
 8009654:	1a21      	subs	r1, r4, r0
 8009656:	4628      	mov	r0, r5
 8009658:	f000 f9de 	bl	8009a18 <_sbrk_r>
 800965c:	3001      	adds	r0, #1
 800965e:	d101      	bne.n	8009664 <sbrk_aligned+0x38>
 8009660:	f04f 34ff 	mov.w	r4, #4294967295
 8009664:	4620      	mov	r0, r4
 8009666:	bd70      	pop	{r4, r5, r6, pc}
 8009668:	20000bc8 	.word	0x20000bc8

0800966c <_malloc_r>:
 800966c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009670:	1ccd      	adds	r5, r1, #3
 8009672:	f025 0503 	bic.w	r5, r5, #3
 8009676:	3508      	adds	r5, #8
 8009678:	2d0c      	cmp	r5, #12
 800967a:	bf38      	it	cc
 800967c:	250c      	movcc	r5, #12
 800967e:	2d00      	cmp	r5, #0
 8009680:	4607      	mov	r7, r0
 8009682:	db01      	blt.n	8009688 <_malloc_r+0x1c>
 8009684:	42a9      	cmp	r1, r5
 8009686:	d905      	bls.n	8009694 <_malloc_r+0x28>
 8009688:	230c      	movs	r3, #12
 800968a:	2600      	movs	r6, #0
 800968c:	603b      	str	r3, [r7, #0]
 800968e:	4630      	mov	r0, r6
 8009690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009694:	4e2e      	ldr	r6, [pc, #184]	; (8009750 <_malloc_r+0xe4>)
 8009696:	f000 fa3b 	bl	8009b10 <__malloc_lock>
 800969a:	6833      	ldr	r3, [r6, #0]
 800969c:	461c      	mov	r4, r3
 800969e:	bb34      	cbnz	r4, 80096ee <_malloc_r+0x82>
 80096a0:	4629      	mov	r1, r5
 80096a2:	4638      	mov	r0, r7
 80096a4:	f7ff ffc2 	bl	800962c <sbrk_aligned>
 80096a8:	1c43      	adds	r3, r0, #1
 80096aa:	4604      	mov	r4, r0
 80096ac:	d14d      	bne.n	800974a <_malloc_r+0xde>
 80096ae:	6834      	ldr	r4, [r6, #0]
 80096b0:	4626      	mov	r6, r4
 80096b2:	2e00      	cmp	r6, #0
 80096b4:	d140      	bne.n	8009738 <_malloc_r+0xcc>
 80096b6:	6823      	ldr	r3, [r4, #0]
 80096b8:	4631      	mov	r1, r6
 80096ba:	4638      	mov	r0, r7
 80096bc:	eb04 0803 	add.w	r8, r4, r3
 80096c0:	f000 f9aa 	bl	8009a18 <_sbrk_r>
 80096c4:	4580      	cmp	r8, r0
 80096c6:	d13a      	bne.n	800973e <_malloc_r+0xd2>
 80096c8:	6821      	ldr	r1, [r4, #0]
 80096ca:	3503      	adds	r5, #3
 80096cc:	1a6d      	subs	r5, r5, r1
 80096ce:	f025 0503 	bic.w	r5, r5, #3
 80096d2:	3508      	adds	r5, #8
 80096d4:	2d0c      	cmp	r5, #12
 80096d6:	bf38      	it	cc
 80096d8:	250c      	movcc	r5, #12
 80096da:	4638      	mov	r0, r7
 80096dc:	4629      	mov	r1, r5
 80096de:	f7ff ffa5 	bl	800962c <sbrk_aligned>
 80096e2:	3001      	adds	r0, #1
 80096e4:	d02b      	beq.n	800973e <_malloc_r+0xd2>
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	442b      	add	r3, r5
 80096ea:	6023      	str	r3, [r4, #0]
 80096ec:	e00e      	b.n	800970c <_malloc_r+0xa0>
 80096ee:	6822      	ldr	r2, [r4, #0]
 80096f0:	1b52      	subs	r2, r2, r5
 80096f2:	d41e      	bmi.n	8009732 <_malloc_r+0xc6>
 80096f4:	2a0b      	cmp	r2, #11
 80096f6:	d916      	bls.n	8009726 <_malloc_r+0xba>
 80096f8:	1961      	adds	r1, r4, r5
 80096fa:	42a3      	cmp	r3, r4
 80096fc:	6025      	str	r5, [r4, #0]
 80096fe:	bf18      	it	ne
 8009700:	6059      	strne	r1, [r3, #4]
 8009702:	6863      	ldr	r3, [r4, #4]
 8009704:	bf08      	it	eq
 8009706:	6031      	streq	r1, [r6, #0]
 8009708:	5162      	str	r2, [r4, r5]
 800970a:	604b      	str	r3, [r1, #4]
 800970c:	4638      	mov	r0, r7
 800970e:	f104 060b 	add.w	r6, r4, #11
 8009712:	f000 fa03 	bl	8009b1c <__malloc_unlock>
 8009716:	f026 0607 	bic.w	r6, r6, #7
 800971a:	1d23      	adds	r3, r4, #4
 800971c:	1af2      	subs	r2, r6, r3
 800971e:	d0b6      	beq.n	800968e <_malloc_r+0x22>
 8009720:	1b9b      	subs	r3, r3, r6
 8009722:	50a3      	str	r3, [r4, r2]
 8009724:	e7b3      	b.n	800968e <_malloc_r+0x22>
 8009726:	6862      	ldr	r2, [r4, #4]
 8009728:	42a3      	cmp	r3, r4
 800972a:	bf0c      	ite	eq
 800972c:	6032      	streq	r2, [r6, #0]
 800972e:	605a      	strne	r2, [r3, #4]
 8009730:	e7ec      	b.n	800970c <_malloc_r+0xa0>
 8009732:	4623      	mov	r3, r4
 8009734:	6864      	ldr	r4, [r4, #4]
 8009736:	e7b2      	b.n	800969e <_malloc_r+0x32>
 8009738:	4634      	mov	r4, r6
 800973a:	6876      	ldr	r6, [r6, #4]
 800973c:	e7b9      	b.n	80096b2 <_malloc_r+0x46>
 800973e:	230c      	movs	r3, #12
 8009740:	4638      	mov	r0, r7
 8009742:	603b      	str	r3, [r7, #0]
 8009744:	f000 f9ea 	bl	8009b1c <__malloc_unlock>
 8009748:	e7a1      	b.n	800968e <_malloc_r+0x22>
 800974a:	6025      	str	r5, [r4, #0]
 800974c:	e7de      	b.n	800970c <_malloc_r+0xa0>
 800974e:	bf00      	nop
 8009750:	20000bc4 	.word	0x20000bc4

08009754 <__ssputs_r>:
 8009754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009758:	688e      	ldr	r6, [r1, #8]
 800975a:	4682      	mov	sl, r0
 800975c:	429e      	cmp	r6, r3
 800975e:	460c      	mov	r4, r1
 8009760:	4690      	mov	r8, r2
 8009762:	461f      	mov	r7, r3
 8009764:	d838      	bhi.n	80097d8 <__ssputs_r+0x84>
 8009766:	898a      	ldrh	r2, [r1, #12]
 8009768:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800976c:	d032      	beq.n	80097d4 <__ssputs_r+0x80>
 800976e:	6825      	ldr	r5, [r4, #0]
 8009770:	6909      	ldr	r1, [r1, #16]
 8009772:	3301      	adds	r3, #1
 8009774:	eba5 0901 	sub.w	r9, r5, r1
 8009778:	6965      	ldr	r5, [r4, #20]
 800977a:	444b      	add	r3, r9
 800977c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009780:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009784:	106d      	asrs	r5, r5, #1
 8009786:	429d      	cmp	r5, r3
 8009788:	bf38      	it	cc
 800978a:	461d      	movcc	r5, r3
 800978c:	0553      	lsls	r3, r2, #21
 800978e:	d531      	bpl.n	80097f4 <__ssputs_r+0xa0>
 8009790:	4629      	mov	r1, r5
 8009792:	f7ff ff6b 	bl	800966c <_malloc_r>
 8009796:	4606      	mov	r6, r0
 8009798:	b950      	cbnz	r0, 80097b0 <__ssputs_r+0x5c>
 800979a:	230c      	movs	r3, #12
 800979c:	f04f 30ff 	mov.w	r0, #4294967295
 80097a0:	f8ca 3000 	str.w	r3, [sl]
 80097a4:	89a3      	ldrh	r3, [r4, #12]
 80097a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097b0:	464a      	mov	r2, r9
 80097b2:	6921      	ldr	r1, [r4, #16]
 80097b4:	f7ff fa18 	bl	8008be8 <memcpy>
 80097b8:	89a3      	ldrh	r3, [r4, #12]
 80097ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80097be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097c2:	81a3      	strh	r3, [r4, #12]
 80097c4:	6126      	str	r6, [r4, #16]
 80097c6:	444e      	add	r6, r9
 80097c8:	6026      	str	r6, [r4, #0]
 80097ca:	463e      	mov	r6, r7
 80097cc:	6165      	str	r5, [r4, #20]
 80097ce:	eba5 0509 	sub.w	r5, r5, r9
 80097d2:	60a5      	str	r5, [r4, #8]
 80097d4:	42be      	cmp	r6, r7
 80097d6:	d900      	bls.n	80097da <__ssputs_r+0x86>
 80097d8:	463e      	mov	r6, r7
 80097da:	4632      	mov	r2, r6
 80097dc:	4641      	mov	r1, r8
 80097de:	6820      	ldr	r0, [r4, #0]
 80097e0:	f000 f97c 	bl	8009adc <memmove>
 80097e4:	68a3      	ldr	r3, [r4, #8]
 80097e6:	2000      	movs	r0, #0
 80097e8:	1b9b      	subs	r3, r3, r6
 80097ea:	60a3      	str	r3, [r4, #8]
 80097ec:	6823      	ldr	r3, [r4, #0]
 80097ee:	4433      	add	r3, r6
 80097f0:	6023      	str	r3, [r4, #0]
 80097f2:	e7db      	b.n	80097ac <__ssputs_r+0x58>
 80097f4:	462a      	mov	r2, r5
 80097f6:	f000 f997 	bl	8009b28 <_realloc_r>
 80097fa:	4606      	mov	r6, r0
 80097fc:	2800      	cmp	r0, #0
 80097fe:	d1e1      	bne.n	80097c4 <__ssputs_r+0x70>
 8009800:	4650      	mov	r0, sl
 8009802:	6921      	ldr	r1, [r4, #16]
 8009804:	f7ff feca 	bl	800959c <_free_r>
 8009808:	e7c7      	b.n	800979a <__ssputs_r+0x46>
	...

0800980c <_svfiprintf_r>:
 800980c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009810:	4698      	mov	r8, r3
 8009812:	898b      	ldrh	r3, [r1, #12]
 8009814:	4607      	mov	r7, r0
 8009816:	061b      	lsls	r3, r3, #24
 8009818:	460d      	mov	r5, r1
 800981a:	4614      	mov	r4, r2
 800981c:	b09d      	sub	sp, #116	; 0x74
 800981e:	d50e      	bpl.n	800983e <_svfiprintf_r+0x32>
 8009820:	690b      	ldr	r3, [r1, #16]
 8009822:	b963      	cbnz	r3, 800983e <_svfiprintf_r+0x32>
 8009824:	2140      	movs	r1, #64	; 0x40
 8009826:	f7ff ff21 	bl	800966c <_malloc_r>
 800982a:	6028      	str	r0, [r5, #0]
 800982c:	6128      	str	r0, [r5, #16]
 800982e:	b920      	cbnz	r0, 800983a <_svfiprintf_r+0x2e>
 8009830:	230c      	movs	r3, #12
 8009832:	603b      	str	r3, [r7, #0]
 8009834:	f04f 30ff 	mov.w	r0, #4294967295
 8009838:	e0d1      	b.n	80099de <_svfiprintf_r+0x1d2>
 800983a:	2340      	movs	r3, #64	; 0x40
 800983c:	616b      	str	r3, [r5, #20]
 800983e:	2300      	movs	r3, #0
 8009840:	9309      	str	r3, [sp, #36]	; 0x24
 8009842:	2320      	movs	r3, #32
 8009844:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009848:	2330      	movs	r3, #48	; 0x30
 800984a:	f04f 0901 	mov.w	r9, #1
 800984e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009852:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80099f8 <_svfiprintf_r+0x1ec>
 8009856:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800985a:	4623      	mov	r3, r4
 800985c:	469a      	mov	sl, r3
 800985e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009862:	b10a      	cbz	r2, 8009868 <_svfiprintf_r+0x5c>
 8009864:	2a25      	cmp	r2, #37	; 0x25
 8009866:	d1f9      	bne.n	800985c <_svfiprintf_r+0x50>
 8009868:	ebba 0b04 	subs.w	fp, sl, r4
 800986c:	d00b      	beq.n	8009886 <_svfiprintf_r+0x7a>
 800986e:	465b      	mov	r3, fp
 8009870:	4622      	mov	r2, r4
 8009872:	4629      	mov	r1, r5
 8009874:	4638      	mov	r0, r7
 8009876:	f7ff ff6d 	bl	8009754 <__ssputs_r>
 800987a:	3001      	adds	r0, #1
 800987c:	f000 80aa 	beq.w	80099d4 <_svfiprintf_r+0x1c8>
 8009880:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009882:	445a      	add	r2, fp
 8009884:	9209      	str	r2, [sp, #36]	; 0x24
 8009886:	f89a 3000 	ldrb.w	r3, [sl]
 800988a:	2b00      	cmp	r3, #0
 800988c:	f000 80a2 	beq.w	80099d4 <_svfiprintf_r+0x1c8>
 8009890:	2300      	movs	r3, #0
 8009892:	f04f 32ff 	mov.w	r2, #4294967295
 8009896:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800989a:	f10a 0a01 	add.w	sl, sl, #1
 800989e:	9304      	str	r3, [sp, #16]
 80098a0:	9307      	str	r3, [sp, #28]
 80098a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098a6:	931a      	str	r3, [sp, #104]	; 0x68
 80098a8:	4654      	mov	r4, sl
 80098aa:	2205      	movs	r2, #5
 80098ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098b0:	4851      	ldr	r0, [pc, #324]	; (80099f8 <_svfiprintf_r+0x1ec>)
 80098b2:	f7ff f98b 	bl	8008bcc <memchr>
 80098b6:	9a04      	ldr	r2, [sp, #16]
 80098b8:	b9d8      	cbnz	r0, 80098f2 <_svfiprintf_r+0xe6>
 80098ba:	06d0      	lsls	r0, r2, #27
 80098bc:	bf44      	itt	mi
 80098be:	2320      	movmi	r3, #32
 80098c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098c4:	0711      	lsls	r1, r2, #28
 80098c6:	bf44      	itt	mi
 80098c8:	232b      	movmi	r3, #43	; 0x2b
 80098ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098ce:	f89a 3000 	ldrb.w	r3, [sl]
 80098d2:	2b2a      	cmp	r3, #42	; 0x2a
 80098d4:	d015      	beq.n	8009902 <_svfiprintf_r+0xf6>
 80098d6:	4654      	mov	r4, sl
 80098d8:	2000      	movs	r0, #0
 80098da:	f04f 0c0a 	mov.w	ip, #10
 80098de:	9a07      	ldr	r2, [sp, #28]
 80098e0:	4621      	mov	r1, r4
 80098e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098e6:	3b30      	subs	r3, #48	; 0x30
 80098e8:	2b09      	cmp	r3, #9
 80098ea:	d94e      	bls.n	800998a <_svfiprintf_r+0x17e>
 80098ec:	b1b0      	cbz	r0, 800991c <_svfiprintf_r+0x110>
 80098ee:	9207      	str	r2, [sp, #28]
 80098f0:	e014      	b.n	800991c <_svfiprintf_r+0x110>
 80098f2:	eba0 0308 	sub.w	r3, r0, r8
 80098f6:	fa09 f303 	lsl.w	r3, r9, r3
 80098fa:	4313      	orrs	r3, r2
 80098fc:	46a2      	mov	sl, r4
 80098fe:	9304      	str	r3, [sp, #16]
 8009900:	e7d2      	b.n	80098a8 <_svfiprintf_r+0x9c>
 8009902:	9b03      	ldr	r3, [sp, #12]
 8009904:	1d19      	adds	r1, r3, #4
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	9103      	str	r1, [sp, #12]
 800990a:	2b00      	cmp	r3, #0
 800990c:	bfbb      	ittet	lt
 800990e:	425b      	neglt	r3, r3
 8009910:	f042 0202 	orrlt.w	r2, r2, #2
 8009914:	9307      	strge	r3, [sp, #28]
 8009916:	9307      	strlt	r3, [sp, #28]
 8009918:	bfb8      	it	lt
 800991a:	9204      	strlt	r2, [sp, #16]
 800991c:	7823      	ldrb	r3, [r4, #0]
 800991e:	2b2e      	cmp	r3, #46	; 0x2e
 8009920:	d10c      	bne.n	800993c <_svfiprintf_r+0x130>
 8009922:	7863      	ldrb	r3, [r4, #1]
 8009924:	2b2a      	cmp	r3, #42	; 0x2a
 8009926:	d135      	bne.n	8009994 <_svfiprintf_r+0x188>
 8009928:	9b03      	ldr	r3, [sp, #12]
 800992a:	3402      	adds	r4, #2
 800992c:	1d1a      	adds	r2, r3, #4
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	9203      	str	r2, [sp, #12]
 8009932:	2b00      	cmp	r3, #0
 8009934:	bfb8      	it	lt
 8009936:	f04f 33ff 	movlt.w	r3, #4294967295
 800993a:	9305      	str	r3, [sp, #20]
 800993c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80099fc <_svfiprintf_r+0x1f0>
 8009940:	2203      	movs	r2, #3
 8009942:	4650      	mov	r0, sl
 8009944:	7821      	ldrb	r1, [r4, #0]
 8009946:	f7ff f941 	bl	8008bcc <memchr>
 800994a:	b140      	cbz	r0, 800995e <_svfiprintf_r+0x152>
 800994c:	2340      	movs	r3, #64	; 0x40
 800994e:	eba0 000a 	sub.w	r0, r0, sl
 8009952:	fa03 f000 	lsl.w	r0, r3, r0
 8009956:	9b04      	ldr	r3, [sp, #16]
 8009958:	3401      	adds	r4, #1
 800995a:	4303      	orrs	r3, r0
 800995c:	9304      	str	r3, [sp, #16]
 800995e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009962:	2206      	movs	r2, #6
 8009964:	4826      	ldr	r0, [pc, #152]	; (8009a00 <_svfiprintf_r+0x1f4>)
 8009966:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800996a:	f7ff f92f 	bl	8008bcc <memchr>
 800996e:	2800      	cmp	r0, #0
 8009970:	d038      	beq.n	80099e4 <_svfiprintf_r+0x1d8>
 8009972:	4b24      	ldr	r3, [pc, #144]	; (8009a04 <_svfiprintf_r+0x1f8>)
 8009974:	bb1b      	cbnz	r3, 80099be <_svfiprintf_r+0x1b2>
 8009976:	9b03      	ldr	r3, [sp, #12]
 8009978:	3307      	adds	r3, #7
 800997a:	f023 0307 	bic.w	r3, r3, #7
 800997e:	3308      	adds	r3, #8
 8009980:	9303      	str	r3, [sp, #12]
 8009982:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009984:	4433      	add	r3, r6
 8009986:	9309      	str	r3, [sp, #36]	; 0x24
 8009988:	e767      	b.n	800985a <_svfiprintf_r+0x4e>
 800998a:	460c      	mov	r4, r1
 800998c:	2001      	movs	r0, #1
 800998e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009992:	e7a5      	b.n	80098e0 <_svfiprintf_r+0xd4>
 8009994:	2300      	movs	r3, #0
 8009996:	f04f 0c0a 	mov.w	ip, #10
 800999a:	4619      	mov	r1, r3
 800999c:	3401      	adds	r4, #1
 800999e:	9305      	str	r3, [sp, #20]
 80099a0:	4620      	mov	r0, r4
 80099a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099a6:	3a30      	subs	r2, #48	; 0x30
 80099a8:	2a09      	cmp	r2, #9
 80099aa:	d903      	bls.n	80099b4 <_svfiprintf_r+0x1a8>
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d0c5      	beq.n	800993c <_svfiprintf_r+0x130>
 80099b0:	9105      	str	r1, [sp, #20]
 80099b2:	e7c3      	b.n	800993c <_svfiprintf_r+0x130>
 80099b4:	4604      	mov	r4, r0
 80099b6:	2301      	movs	r3, #1
 80099b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80099bc:	e7f0      	b.n	80099a0 <_svfiprintf_r+0x194>
 80099be:	ab03      	add	r3, sp, #12
 80099c0:	9300      	str	r3, [sp, #0]
 80099c2:	462a      	mov	r2, r5
 80099c4:	4638      	mov	r0, r7
 80099c6:	4b10      	ldr	r3, [pc, #64]	; (8009a08 <_svfiprintf_r+0x1fc>)
 80099c8:	a904      	add	r1, sp, #16
 80099ca:	f7fc fa7d 	bl	8005ec8 <_printf_float>
 80099ce:	1c42      	adds	r2, r0, #1
 80099d0:	4606      	mov	r6, r0
 80099d2:	d1d6      	bne.n	8009982 <_svfiprintf_r+0x176>
 80099d4:	89ab      	ldrh	r3, [r5, #12]
 80099d6:	065b      	lsls	r3, r3, #25
 80099d8:	f53f af2c 	bmi.w	8009834 <_svfiprintf_r+0x28>
 80099dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099de:	b01d      	add	sp, #116	; 0x74
 80099e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e4:	ab03      	add	r3, sp, #12
 80099e6:	9300      	str	r3, [sp, #0]
 80099e8:	462a      	mov	r2, r5
 80099ea:	4638      	mov	r0, r7
 80099ec:	4b06      	ldr	r3, [pc, #24]	; (8009a08 <_svfiprintf_r+0x1fc>)
 80099ee:	a904      	add	r1, sp, #16
 80099f0:	f7fc fd06 	bl	8006400 <_printf_i>
 80099f4:	e7eb      	b.n	80099ce <_svfiprintf_r+0x1c2>
 80099f6:	bf00      	nop
 80099f8:	0800ac64 	.word	0x0800ac64
 80099fc:	0800ac6a 	.word	0x0800ac6a
 8009a00:	0800ac6e 	.word	0x0800ac6e
 8009a04:	08005ec9 	.word	0x08005ec9
 8009a08:	08009755 	.word	0x08009755

08009a0c <nan>:
 8009a0c:	2000      	movs	r0, #0
 8009a0e:	4901      	ldr	r1, [pc, #4]	; (8009a14 <nan+0x8>)
 8009a10:	4770      	bx	lr
 8009a12:	bf00      	nop
 8009a14:	7ff80000 	.word	0x7ff80000

08009a18 <_sbrk_r>:
 8009a18:	b538      	push	{r3, r4, r5, lr}
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	4d05      	ldr	r5, [pc, #20]	; (8009a34 <_sbrk_r+0x1c>)
 8009a1e:	4604      	mov	r4, r0
 8009a20:	4608      	mov	r0, r1
 8009a22:	602b      	str	r3, [r5, #0]
 8009a24:	f7f9 f858 	bl	8002ad8 <_sbrk>
 8009a28:	1c43      	adds	r3, r0, #1
 8009a2a:	d102      	bne.n	8009a32 <_sbrk_r+0x1a>
 8009a2c:	682b      	ldr	r3, [r5, #0]
 8009a2e:	b103      	cbz	r3, 8009a32 <_sbrk_r+0x1a>
 8009a30:	6023      	str	r3, [r4, #0]
 8009a32:	bd38      	pop	{r3, r4, r5, pc}
 8009a34:	20000bcc 	.word	0x20000bcc

08009a38 <strncmp>:
 8009a38:	4603      	mov	r3, r0
 8009a3a:	b510      	push	{r4, lr}
 8009a3c:	b172      	cbz	r2, 8009a5c <strncmp+0x24>
 8009a3e:	3901      	subs	r1, #1
 8009a40:	1884      	adds	r4, r0, r2
 8009a42:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a46:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009a4a:	4290      	cmp	r0, r2
 8009a4c:	d101      	bne.n	8009a52 <strncmp+0x1a>
 8009a4e:	42a3      	cmp	r3, r4
 8009a50:	d101      	bne.n	8009a56 <strncmp+0x1e>
 8009a52:	1a80      	subs	r0, r0, r2
 8009a54:	bd10      	pop	{r4, pc}
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d1f3      	bne.n	8009a42 <strncmp+0xa>
 8009a5a:	e7fa      	b.n	8009a52 <strncmp+0x1a>
 8009a5c:	4610      	mov	r0, r2
 8009a5e:	e7f9      	b.n	8009a54 <strncmp+0x1c>

08009a60 <__ascii_wctomb>:
 8009a60:	4603      	mov	r3, r0
 8009a62:	4608      	mov	r0, r1
 8009a64:	b141      	cbz	r1, 8009a78 <__ascii_wctomb+0x18>
 8009a66:	2aff      	cmp	r2, #255	; 0xff
 8009a68:	d904      	bls.n	8009a74 <__ascii_wctomb+0x14>
 8009a6a:	228a      	movs	r2, #138	; 0x8a
 8009a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a70:	601a      	str	r2, [r3, #0]
 8009a72:	4770      	bx	lr
 8009a74:	2001      	movs	r0, #1
 8009a76:	700a      	strb	r2, [r1, #0]
 8009a78:	4770      	bx	lr
	...

08009a7c <__assert_func>:
 8009a7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a7e:	4614      	mov	r4, r2
 8009a80:	461a      	mov	r2, r3
 8009a82:	4b09      	ldr	r3, [pc, #36]	; (8009aa8 <__assert_func+0x2c>)
 8009a84:	4605      	mov	r5, r0
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	68d8      	ldr	r0, [r3, #12]
 8009a8a:	b14c      	cbz	r4, 8009aa0 <__assert_func+0x24>
 8009a8c:	4b07      	ldr	r3, [pc, #28]	; (8009aac <__assert_func+0x30>)
 8009a8e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a92:	9100      	str	r1, [sp, #0]
 8009a94:	462b      	mov	r3, r5
 8009a96:	4906      	ldr	r1, [pc, #24]	; (8009ab0 <__assert_func+0x34>)
 8009a98:	f000 f80e 	bl	8009ab8 <fiprintf>
 8009a9c:	f000 fa8a 	bl	8009fb4 <abort>
 8009aa0:	4b04      	ldr	r3, [pc, #16]	; (8009ab4 <__assert_func+0x38>)
 8009aa2:	461c      	mov	r4, r3
 8009aa4:	e7f3      	b.n	8009a8e <__assert_func+0x12>
 8009aa6:	bf00      	nop
 8009aa8:	20000010 	.word	0x20000010
 8009aac:	0800ac75 	.word	0x0800ac75
 8009ab0:	0800ac82 	.word	0x0800ac82
 8009ab4:	0800acb0 	.word	0x0800acb0

08009ab8 <fiprintf>:
 8009ab8:	b40e      	push	{r1, r2, r3}
 8009aba:	b503      	push	{r0, r1, lr}
 8009abc:	4601      	mov	r1, r0
 8009abe:	ab03      	add	r3, sp, #12
 8009ac0:	4805      	ldr	r0, [pc, #20]	; (8009ad8 <fiprintf+0x20>)
 8009ac2:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ac6:	6800      	ldr	r0, [r0, #0]
 8009ac8:	9301      	str	r3, [sp, #4]
 8009aca:	f000 f883 	bl	8009bd4 <_vfiprintf_r>
 8009ace:	b002      	add	sp, #8
 8009ad0:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ad4:	b003      	add	sp, #12
 8009ad6:	4770      	bx	lr
 8009ad8:	20000010 	.word	0x20000010

08009adc <memmove>:
 8009adc:	4288      	cmp	r0, r1
 8009ade:	b510      	push	{r4, lr}
 8009ae0:	eb01 0402 	add.w	r4, r1, r2
 8009ae4:	d902      	bls.n	8009aec <memmove+0x10>
 8009ae6:	4284      	cmp	r4, r0
 8009ae8:	4623      	mov	r3, r4
 8009aea:	d807      	bhi.n	8009afc <memmove+0x20>
 8009aec:	1e43      	subs	r3, r0, #1
 8009aee:	42a1      	cmp	r1, r4
 8009af0:	d008      	beq.n	8009b04 <memmove+0x28>
 8009af2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009af6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009afa:	e7f8      	b.n	8009aee <memmove+0x12>
 8009afc:	4601      	mov	r1, r0
 8009afe:	4402      	add	r2, r0
 8009b00:	428a      	cmp	r2, r1
 8009b02:	d100      	bne.n	8009b06 <memmove+0x2a>
 8009b04:	bd10      	pop	{r4, pc}
 8009b06:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b0a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b0e:	e7f7      	b.n	8009b00 <memmove+0x24>

08009b10 <__malloc_lock>:
 8009b10:	4801      	ldr	r0, [pc, #4]	; (8009b18 <__malloc_lock+0x8>)
 8009b12:	f000 bc0b 	b.w	800a32c <__retarget_lock_acquire_recursive>
 8009b16:	bf00      	nop
 8009b18:	20000bd0 	.word	0x20000bd0

08009b1c <__malloc_unlock>:
 8009b1c:	4801      	ldr	r0, [pc, #4]	; (8009b24 <__malloc_unlock+0x8>)
 8009b1e:	f000 bc06 	b.w	800a32e <__retarget_lock_release_recursive>
 8009b22:	bf00      	nop
 8009b24:	20000bd0 	.word	0x20000bd0

08009b28 <_realloc_r>:
 8009b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b2c:	4680      	mov	r8, r0
 8009b2e:	4614      	mov	r4, r2
 8009b30:	460e      	mov	r6, r1
 8009b32:	b921      	cbnz	r1, 8009b3e <_realloc_r+0x16>
 8009b34:	4611      	mov	r1, r2
 8009b36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b3a:	f7ff bd97 	b.w	800966c <_malloc_r>
 8009b3e:	b92a      	cbnz	r2, 8009b4c <_realloc_r+0x24>
 8009b40:	f7ff fd2c 	bl	800959c <_free_r>
 8009b44:	4625      	mov	r5, r4
 8009b46:	4628      	mov	r0, r5
 8009b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b4c:	f000 fc56 	bl	800a3fc <_malloc_usable_size_r>
 8009b50:	4284      	cmp	r4, r0
 8009b52:	4607      	mov	r7, r0
 8009b54:	d802      	bhi.n	8009b5c <_realloc_r+0x34>
 8009b56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b5a:	d812      	bhi.n	8009b82 <_realloc_r+0x5a>
 8009b5c:	4621      	mov	r1, r4
 8009b5e:	4640      	mov	r0, r8
 8009b60:	f7ff fd84 	bl	800966c <_malloc_r>
 8009b64:	4605      	mov	r5, r0
 8009b66:	2800      	cmp	r0, #0
 8009b68:	d0ed      	beq.n	8009b46 <_realloc_r+0x1e>
 8009b6a:	42bc      	cmp	r4, r7
 8009b6c:	4622      	mov	r2, r4
 8009b6e:	4631      	mov	r1, r6
 8009b70:	bf28      	it	cs
 8009b72:	463a      	movcs	r2, r7
 8009b74:	f7ff f838 	bl	8008be8 <memcpy>
 8009b78:	4631      	mov	r1, r6
 8009b7a:	4640      	mov	r0, r8
 8009b7c:	f7ff fd0e 	bl	800959c <_free_r>
 8009b80:	e7e1      	b.n	8009b46 <_realloc_r+0x1e>
 8009b82:	4635      	mov	r5, r6
 8009b84:	e7df      	b.n	8009b46 <_realloc_r+0x1e>

08009b86 <__sfputc_r>:
 8009b86:	6893      	ldr	r3, [r2, #8]
 8009b88:	b410      	push	{r4}
 8009b8a:	3b01      	subs	r3, #1
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	6093      	str	r3, [r2, #8]
 8009b90:	da07      	bge.n	8009ba2 <__sfputc_r+0x1c>
 8009b92:	6994      	ldr	r4, [r2, #24]
 8009b94:	42a3      	cmp	r3, r4
 8009b96:	db01      	blt.n	8009b9c <__sfputc_r+0x16>
 8009b98:	290a      	cmp	r1, #10
 8009b9a:	d102      	bne.n	8009ba2 <__sfputc_r+0x1c>
 8009b9c:	bc10      	pop	{r4}
 8009b9e:	f000 b949 	b.w	8009e34 <__swbuf_r>
 8009ba2:	6813      	ldr	r3, [r2, #0]
 8009ba4:	1c58      	adds	r0, r3, #1
 8009ba6:	6010      	str	r0, [r2, #0]
 8009ba8:	7019      	strb	r1, [r3, #0]
 8009baa:	4608      	mov	r0, r1
 8009bac:	bc10      	pop	{r4}
 8009bae:	4770      	bx	lr

08009bb0 <__sfputs_r>:
 8009bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bb2:	4606      	mov	r6, r0
 8009bb4:	460f      	mov	r7, r1
 8009bb6:	4614      	mov	r4, r2
 8009bb8:	18d5      	adds	r5, r2, r3
 8009bba:	42ac      	cmp	r4, r5
 8009bbc:	d101      	bne.n	8009bc2 <__sfputs_r+0x12>
 8009bbe:	2000      	movs	r0, #0
 8009bc0:	e007      	b.n	8009bd2 <__sfputs_r+0x22>
 8009bc2:	463a      	mov	r2, r7
 8009bc4:	4630      	mov	r0, r6
 8009bc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009bca:	f7ff ffdc 	bl	8009b86 <__sfputc_r>
 8009bce:	1c43      	adds	r3, r0, #1
 8009bd0:	d1f3      	bne.n	8009bba <__sfputs_r+0xa>
 8009bd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009bd4 <_vfiprintf_r>:
 8009bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bd8:	460d      	mov	r5, r1
 8009bda:	4614      	mov	r4, r2
 8009bdc:	4698      	mov	r8, r3
 8009bde:	4606      	mov	r6, r0
 8009be0:	b09d      	sub	sp, #116	; 0x74
 8009be2:	b118      	cbz	r0, 8009bec <_vfiprintf_r+0x18>
 8009be4:	6983      	ldr	r3, [r0, #24]
 8009be6:	b90b      	cbnz	r3, 8009bec <_vfiprintf_r+0x18>
 8009be8:	f000 fb02 	bl	800a1f0 <__sinit>
 8009bec:	4b89      	ldr	r3, [pc, #548]	; (8009e14 <_vfiprintf_r+0x240>)
 8009bee:	429d      	cmp	r5, r3
 8009bf0:	d11b      	bne.n	8009c2a <_vfiprintf_r+0x56>
 8009bf2:	6875      	ldr	r5, [r6, #4]
 8009bf4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009bf6:	07d9      	lsls	r1, r3, #31
 8009bf8:	d405      	bmi.n	8009c06 <_vfiprintf_r+0x32>
 8009bfa:	89ab      	ldrh	r3, [r5, #12]
 8009bfc:	059a      	lsls	r2, r3, #22
 8009bfe:	d402      	bmi.n	8009c06 <_vfiprintf_r+0x32>
 8009c00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c02:	f000 fb93 	bl	800a32c <__retarget_lock_acquire_recursive>
 8009c06:	89ab      	ldrh	r3, [r5, #12]
 8009c08:	071b      	lsls	r3, r3, #28
 8009c0a:	d501      	bpl.n	8009c10 <_vfiprintf_r+0x3c>
 8009c0c:	692b      	ldr	r3, [r5, #16]
 8009c0e:	b9eb      	cbnz	r3, 8009c4c <_vfiprintf_r+0x78>
 8009c10:	4629      	mov	r1, r5
 8009c12:	4630      	mov	r0, r6
 8009c14:	f000 f960 	bl	8009ed8 <__swsetup_r>
 8009c18:	b1c0      	cbz	r0, 8009c4c <_vfiprintf_r+0x78>
 8009c1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c1c:	07dc      	lsls	r4, r3, #31
 8009c1e:	d50e      	bpl.n	8009c3e <_vfiprintf_r+0x6a>
 8009c20:	f04f 30ff 	mov.w	r0, #4294967295
 8009c24:	b01d      	add	sp, #116	; 0x74
 8009c26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2a:	4b7b      	ldr	r3, [pc, #492]	; (8009e18 <_vfiprintf_r+0x244>)
 8009c2c:	429d      	cmp	r5, r3
 8009c2e:	d101      	bne.n	8009c34 <_vfiprintf_r+0x60>
 8009c30:	68b5      	ldr	r5, [r6, #8]
 8009c32:	e7df      	b.n	8009bf4 <_vfiprintf_r+0x20>
 8009c34:	4b79      	ldr	r3, [pc, #484]	; (8009e1c <_vfiprintf_r+0x248>)
 8009c36:	429d      	cmp	r5, r3
 8009c38:	bf08      	it	eq
 8009c3a:	68f5      	ldreq	r5, [r6, #12]
 8009c3c:	e7da      	b.n	8009bf4 <_vfiprintf_r+0x20>
 8009c3e:	89ab      	ldrh	r3, [r5, #12]
 8009c40:	0598      	lsls	r0, r3, #22
 8009c42:	d4ed      	bmi.n	8009c20 <_vfiprintf_r+0x4c>
 8009c44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c46:	f000 fb72 	bl	800a32e <__retarget_lock_release_recursive>
 8009c4a:	e7e9      	b.n	8009c20 <_vfiprintf_r+0x4c>
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8009c50:	2320      	movs	r3, #32
 8009c52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009c56:	2330      	movs	r3, #48	; 0x30
 8009c58:	f04f 0901 	mov.w	r9, #1
 8009c5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c60:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8009e20 <_vfiprintf_r+0x24c>
 8009c64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009c68:	4623      	mov	r3, r4
 8009c6a:	469a      	mov	sl, r3
 8009c6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c70:	b10a      	cbz	r2, 8009c76 <_vfiprintf_r+0xa2>
 8009c72:	2a25      	cmp	r2, #37	; 0x25
 8009c74:	d1f9      	bne.n	8009c6a <_vfiprintf_r+0x96>
 8009c76:	ebba 0b04 	subs.w	fp, sl, r4
 8009c7a:	d00b      	beq.n	8009c94 <_vfiprintf_r+0xc0>
 8009c7c:	465b      	mov	r3, fp
 8009c7e:	4622      	mov	r2, r4
 8009c80:	4629      	mov	r1, r5
 8009c82:	4630      	mov	r0, r6
 8009c84:	f7ff ff94 	bl	8009bb0 <__sfputs_r>
 8009c88:	3001      	adds	r0, #1
 8009c8a:	f000 80aa 	beq.w	8009de2 <_vfiprintf_r+0x20e>
 8009c8e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c90:	445a      	add	r2, fp
 8009c92:	9209      	str	r2, [sp, #36]	; 0x24
 8009c94:	f89a 3000 	ldrb.w	r3, [sl]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	f000 80a2 	beq.w	8009de2 <_vfiprintf_r+0x20e>
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8009ca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ca8:	f10a 0a01 	add.w	sl, sl, #1
 8009cac:	9304      	str	r3, [sp, #16]
 8009cae:	9307      	str	r3, [sp, #28]
 8009cb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009cb4:	931a      	str	r3, [sp, #104]	; 0x68
 8009cb6:	4654      	mov	r4, sl
 8009cb8:	2205      	movs	r2, #5
 8009cba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cbe:	4858      	ldr	r0, [pc, #352]	; (8009e20 <_vfiprintf_r+0x24c>)
 8009cc0:	f7fe ff84 	bl	8008bcc <memchr>
 8009cc4:	9a04      	ldr	r2, [sp, #16]
 8009cc6:	b9d8      	cbnz	r0, 8009d00 <_vfiprintf_r+0x12c>
 8009cc8:	06d1      	lsls	r1, r2, #27
 8009cca:	bf44      	itt	mi
 8009ccc:	2320      	movmi	r3, #32
 8009cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cd2:	0713      	lsls	r3, r2, #28
 8009cd4:	bf44      	itt	mi
 8009cd6:	232b      	movmi	r3, #43	; 0x2b
 8009cd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8009ce0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ce2:	d015      	beq.n	8009d10 <_vfiprintf_r+0x13c>
 8009ce4:	4654      	mov	r4, sl
 8009ce6:	2000      	movs	r0, #0
 8009ce8:	f04f 0c0a 	mov.w	ip, #10
 8009cec:	9a07      	ldr	r2, [sp, #28]
 8009cee:	4621      	mov	r1, r4
 8009cf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cf4:	3b30      	subs	r3, #48	; 0x30
 8009cf6:	2b09      	cmp	r3, #9
 8009cf8:	d94e      	bls.n	8009d98 <_vfiprintf_r+0x1c4>
 8009cfa:	b1b0      	cbz	r0, 8009d2a <_vfiprintf_r+0x156>
 8009cfc:	9207      	str	r2, [sp, #28]
 8009cfe:	e014      	b.n	8009d2a <_vfiprintf_r+0x156>
 8009d00:	eba0 0308 	sub.w	r3, r0, r8
 8009d04:	fa09 f303 	lsl.w	r3, r9, r3
 8009d08:	4313      	orrs	r3, r2
 8009d0a:	46a2      	mov	sl, r4
 8009d0c:	9304      	str	r3, [sp, #16]
 8009d0e:	e7d2      	b.n	8009cb6 <_vfiprintf_r+0xe2>
 8009d10:	9b03      	ldr	r3, [sp, #12]
 8009d12:	1d19      	adds	r1, r3, #4
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	9103      	str	r1, [sp, #12]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	bfbb      	ittet	lt
 8009d1c:	425b      	neglt	r3, r3
 8009d1e:	f042 0202 	orrlt.w	r2, r2, #2
 8009d22:	9307      	strge	r3, [sp, #28]
 8009d24:	9307      	strlt	r3, [sp, #28]
 8009d26:	bfb8      	it	lt
 8009d28:	9204      	strlt	r2, [sp, #16]
 8009d2a:	7823      	ldrb	r3, [r4, #0]
 8009d2c:	2b2e      	cmp	r3, #46	; 0x2e
 8009d2e:	d10c      	bne.n	8009d4a <_vfiprintf_r+0x176>
 8009d30:	7863      	ldrb	r3, [r4, #1]
 8009d32:	2b2a      	cmp	r3, #42	; 0x2a
 8009d34:	d135      	bne.n	8009da2 <_vfiprintf_r+0x1ce>
 8009d36:	9b03      	ldr	r3, [sp, #12]
 8009d38:	3402      	adds	r4, #2
 8009d3a:	1d1a      	adds	r2, r3, #4
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	9203      	str	r2, [sp, #12]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	bfb8      	it	lt
 8009d44:	f04f 33ff 	movlt.w	r3, #4294967295
 8009d48:	9305      	str	r3, [sp, #20]
 8009d4a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8009e24 <_vfiprintf_r+0x250>
 8009d4e:	2203      	movs	r2, #3
 8009d50:	4650      	mov	r0, sl
 8009d52:	7821      	ldrb	r1, [r4, #0]
 8009d54:	f7fe ff3a 	bl	8008bcc <memchr>
 8009d58:	b140      	cbz	r0, 8009d6c <_vfiprintf_r+0x198>
 8009d5a:	2340      	movs	r3, #64	; 0x40
 8009d5c:	eba0 000a 	sub.w	r0, r0, sl
 8009d60:	fa03 f000 	lsl.w	r0, r3, r0
 8009d64:	9b04      	ldr	r3, [sp, #16]
 8009d66:	3401      	adds	r4, #1
 8009d68:	4303      	orrs	r3, r0
 8009d6a:	9304      	str	r3, [sp, #16]
 8009d6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d70:	2206      	movs	r2, #6
 8009d72:	482d      	ldr	r0, [pc, #180]	; (8009e28 <_vfiprintf_r+0x254>)
 8009d74:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009d78:	f7fe ff28 	bl	8008bcc <memchr>
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	d03f      	beq.n	8009e00 <_vfiprintf_r+0x22c>
 8009d80:	4b2a      	ldr	r3, [pc, #168]	; (8009e2c <_vfiprintf_r+0x258>)
 8009d82:	bb1b      	cbnz	r3, 8009dcc <_vfiprintf_r+0x1f8>
 8009d84:	9b03      	ldr	r3, [sp, #12]
 8009d86:	3307      	adds	r3, #7
 8009d88:	f023 0307 	bic.w	r3, r3, #7
 8009d8c:	3308      	adds	r3, #8
 8009d8e:	9303      	str	r3, [sp, #12]
 8009d90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d92:	443b      	add	r3, r7
 8009d94:	9309      	str	r3, [sp, #36]	; 0x24
 8009d96:	e767      	b.n	8009c68 <_vfiprintf_r+0x94>
 8009d98:	460c      	mov	r4, r1
 8009d9a:	2001      	movs	r0, #1
 8009d9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009da0:	e7a5      	b.n	8009cee <_vfiprintf_r+0x11a>
 8009da2:	2300      	movs	r3, #0
 8009da4:	f04f 0c0a 	mov.w	ip, #10
 8009da8:	4619      	mov	r1, r3
 8009daa:	3401      	adds	r4, #1
 8009dac:	9305      	str	r3, [sp, #20]
 8009dae:	4620      	mov	r0, r4
 8009db0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009db4:	3a30      	subs	r2, #48	; 0x30
 8009db6:	2a09      	cmp	r2, #9
 8009db8:	d903      	bls.n	8009dc2 <_vfiprintf_r+0x1ee>
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d0c5      	beq.n	8009d4a <_vfiprintf_r+0x176>
 8009dbe:	9105      	str	r1, [sp, #20]
 8009dc0:	e7c3      	b.n	8009d4a <_vfiprintf_r+0x176>
 8009dc2:	4604      	mov	r4, r0
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dca:	e7f0      	b.n	8009dae <_vfiprintf_r+0x1da>
 8009dcc:	ab03      	add	r3, sp, #12
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	462a      	mov	r2, r5
 8009dd2:	4630      	mov	r0, r6
 8009dd4:	4b16      	ldr	r3, [pc, #88]	; (8009e30 <_vfiprintf_r+0x25c>)
 8009dd6:	a904      	add	r1, sp, #16
 8009dd8:	f7fc f876 	bl	8005ec8 <_printf_float>
 8009ddc:	4607      	mov	r7, r0
 8009dde:	1c78      	adds	r0, r7, #1
 8009de0:	d1d6      	bne.n	8009d90 <_vfiprintf_r+0x1bc>
 8009de2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009de4:	07d9      	lsls	r1, r3, #31
 8009de6:	d405      	bmi.n	8009df4 <_vfiprintf_r+0x220>
 8009de8:	89ab      	ldrh	r3, [r5, #12]
 8009dea:	059a      	lsls	r2, r3, #22
 8009dec:	d402      	bmi.n	8009df4 <_vfiprintf_r+0x220>
 8009dee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009df0:	f000 fa9d 	bl	800a32e <__retarget_lock_release_recursive>
 8009df4:	89ab      	ldrh	r3, [r5, #12]
 8009df6:	065b      	lsls	r3, r3, #25
 8009df8:	f53f af12 	bmi.w	8009c20 <_vfiprintf_r+0x4c>
 8009dfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009dfe:	e711      	b.n	8009c24 <_vfiprintf_r+0x50>
 8009e00:	ab03      	add	r3, sp, #12
 8009e02:	9300      	str	r3, [sp, #0]
 8009e04:	462a      	mov	r2, r5
 8009e06:	4630      	mov	r0, r6
 8009e08:	4b09      	ldr	r3, [pc, #36]	; (8009e30 <_vfiprintf_r+0x25c>)
 8009e0a:	a904      	add	r1, sp, #16
 8009e0c:	f7fc faf8 	bl	8006400 <_printf_i>
 8009e10:	e7e4      	b.n	8009ddc <_vfiprintf_r+0x208>
 8009e12:	bf00      	nop
 8009e14:	0800acd4 	.word	0x0800acd4
 8009e18:	0800acf4 	.word	0x0800acf4
 8009e1c:	0800acb4 	.word	0x0800acb4
 8009e20:	0800ac64 	.word	0x0800ac64
 8009e24:	0800ac6a 	.word	0x0800ac6a
 8009e28:	0800ac6e 	.word	0x0800ac6e
 8009e2c:	08005ec9 	.word	0x08005ec9
 8009e30:	08009bb1 	.word	0x08009bb1

08009e34 <__swbuf_r>:
 8009e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e36:	460e      	mov	r6, r1
 8009e38:	4614      	mov	r4, r2
 8009e3a:	4605      	mov	r5, r0
 8009e3c:	b118      	cbz	r0, 8009e46 <__swbuf_r+0x12>
 8009e3e:	6983      	ldr	r3, [r0, #24]
 8009e40:	b90b      	cbnz	r3, 8009e46 <__swbuf_r+0x12>
 8009e42:	f000 f9d5 	bl	800a1f0 <__sinit>
 8009e46:	4b21      	ldr	r3, [pc, #132]	; (8009ecc <__swbuf_r+0x98>)
 8009e48:	429c      	cmp	r4, r3
 8009e4a:	d12b      	bne.n	8009ea4 <__swbuf_r+0x70>
 8009e4c:	686c      	ldr	r4, [r5, #4]
 8009e4e:	69a3      	ldr	r3, [r4, #24]
 8009e50:	60a3      	str	r3, [r4, #8]
 8009e52:	89a3      	ldrh	r3, [r4, #12]
 8009e54:	071a      	lsls	r2, r3, #28
 8009e56:	d52f      	bpl.n	8009eb8 <__swbuf_r+0x84>
 8009e58:	6923      	ldr	r3, [r4, #16]
 8009e5a:	b36b      	cbz	r3, 8009eb8 <__swbuf_r+0x84>
 8009e5c:	6923      	ldr	r3, [r4, #16]
 8009e5e:	6820      	ldr	r0, [r4, #0]
 8009e60:	b2f6      	uxtb	r6, r6
 8009e62:	1ac0      	subs	r0, r0, r3
 8009e64:	6963      	ldr	r3, [r4, #20]
 8009e66:	4637      	mov	r7, r6
 8009e68:	4283      	cmp	r3, r0
 8009e6a:	dc04      	bgt.n	8009e76 <__swbuf_r+0x42>
 8009e6c:	4621      	mov	r1, r4
 8009e6e:	4628      	mov	r0, r5
 8009e70:	f000 f92a 	bl	800a0c8 <_fflush_r>
 8009e74:	bb30      	cbnz	r0, 8009ec4 <__swbuf_r+0x90>
 8009e76:	68a3      	ldr	r3, [r4, #8]
 8009e78:	3001      	adds	r0, #1
 8009e7a:	3b01      	subs	r3, #1
 8009e7c:	60a3      	str	r3, [r4, #8]
 8009e7e:	6823      	ldr	r3, [r4, #0]
 8009e80:	1c5a      	adds	r2, r3, #1
 8009e82:	6022      	str	r2, [r4, #0]
 8009e84:	701e      	strb	r6, [r3, #0]
 8009e86:	6963      	ldr	r3, [r4, #20]
 8009e88:	4283      	cmp	r3, r0
 8009e8a:	d004      	beq.n	8009e96 <__swbuf_r+0x62>
 8009e8c:	89a3      	ldrh	r3, [r4, #12]
 8009e8e:	07db      	lsls	r3, r3, #31
 8009e90:	d506      	bpl.n	8009ea0 <__swbuf_r+0x6c>
 8009e92:	2e0a      	cmp	r6, #10
 8009e94:	d104      	bne.n	8009ea0 <__swbuf_r+0x6c>
 8009e96:	4621      	mov	r1, r4
 8009e98:	4628      	mov	r0, r5
 8009e9a:	f000 f915 	bl	800a0c8 <_fflush_r>
 8009e9e:	b988      	cbnz	r0, 8009ec4 <__swbuf_r+0x90>
 8009ea0:	4638      	mov	r0, r7
 8009ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ea4:	4b0a      	ldr	r3, [pc, #40]	; (8009ed0 <__swbuf_r+0x9c>)
 8009ea6:	429c      	cmp	r4, r3
 8009ea8:	d101      	bne.n	8009eae <__swbuf_r+0x7a>
 8009eaa:	68ac      	ldr	r4, [r5, #8]
 8009eac:	e7cf      	b.n	8009e4e <__swbuf_r+0x1a>
 8009eae:	4b09      	ldr	r3, [pc, #36]	; (8009ed4 <__swbuf_r+0xa0>)
 8009eb0:	429c      	cmp	r4, r3
 8009eb2:	bf08      	it	eq
 8009eb4:	68ec      	ldreq	r4, [r5, #12]
 8009eb6:	e7ca      	b.n	8009e4e <__swbuf_r+0x1a>
 8009eb8:	4621      	mov	r1, r4
 8009eba:	4628      	mov	r0, r5
 8009ebc:	f000 f80c 	bl	8009ed8 <__swsetup_r>
 8009ec0:	2800      	cmp	r0, #0
 8009ec2:	d0cb      	beq.n	8009e5c <__swbuf_r+0x28>
 8009ec4:	f04f 37ff 	mov.w	r7, #4294967295
 8009ec8:	e7ea      	b.n	8009ea0 <__swbuf_r+0x6c>
 8009eca:	bf00      	nop
 8009ecc:	0800acd4 	.word	0x0800acd4
 8009ed0:	0800acf4 	.word	0x0800acf4
 8009ed4:	0800acb4 	.word	0x0800acb4

08009ed8 <__swsetup_r>:
 8009ed8:	4b32      	ldr	r3, [pc, #200]	; (8009fa4 <__swsetup_r+0xcc>)
 8009eda:	b570      	push	{r4, r5, r6, lr}
 8009edc:	681d      	ldr	r5, [r3, #0]
 8009ede:	4606      	mov	r6, r0
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	b125      	cbz	r5, 8009eee <__swsetup_r+0x16>
 8009ee4:	69ab      	ldr	r3, [r5, #24]
 8009ee6:	b913      	cbnz	r3, 8009eee <__swsetup_r+0x16>
 8009ee8:	4628      	mov	r0, r5
 8009eea:	f000 f981 	bl	800a1f0 <__sinit>
 8009eee:	4b2e      	ldr	r3, [pc, #184]	; (8009fa8 <__swsetup_r+0xd0>)
 8009ef0:	429c      	cmp	r4, r3
 8009ef2:	d10f      	bne.n	8009f14 <__swsetup_r+0x3c>
 8009ef4:	686c      	ldr	r4, [r5, #4]
 8009ef6:	89a3      	ldrh	r3, [r4, #12]
 8009ef8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009efc:	0719      	lsls	r1, r3, #28
 8009efe:	d42c      	bmi.n	8009f5a <__swsetup_r+0x82>
 8009f00:	06dd      	lsls	r5, r3, #27
 8009f02:	d411      	bmi.n	8009f28 <__swsetup_r+0x50>
 8009f04:	2309      	movs	r3, #9
 8009f06:	6033      	str	r3, [r6, #0]
 8009f08:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8009f10:	81a3      	strh	r3, [r4, #12]
 8009f12:	e03e      	b.n	8009f92 <__swsetup_r+0xba>
 8009f14:	4b25      	ldr	r3, [pc, #148]	; (8009fac <__swsetup_r+0xd4>)
 8009f16:	429c      	cmp	r4, r3
 8009f18:	d101      	bne.n	8009f1e <__swsetup_r+0x46>
 8009f1a:	68ac      	ldr	r4, [r5, #8]
 8009f1c:	e7eb      	b.n	8009ef6 <__swsetup_r+0x1e>
 8009f1e:	4b24      	ldr	r3, [pc, #144]	; (8009fb0 <__swsetup_r+0xd8>)
 8009f20:	429c      	cmp	r4, r3
 8009f22:	bf08      	it	eq
 8009f24:	68ec      	ldreq	r4, [r5, #12]
 8009f26:	e7e6      	b.n	8009ef6 <__swsetup_r+0x1e>
 8009f28:	0758      	lsls	r0, r3, #29
 8009f2a:	d512      	bpl.n	8009f52 <__swsetup_r+0x7a>
 8009f2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f2e:	b141      	cbz	r1, 8009f42 <__swsetup_r+0x6a>
 8009f30:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f34:	4299      	cmp	r1, r3
 8009f36:	d002      	beq.n	8009f3e <__swsetup_r+0x66>
 8009f38:	4630      	mov	r0, r6
 8009f3a:	f7ff fb2f 	bl	800959c <_free_r>
 8009f3e:	2300      	movs	r3, #0
 8009f40:	6363      	str	r3, [r4, #52]	; 0x34
 8009f42:	89a3      	ldrh	r3, [r4, #12]
 8009f44:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f48:	81a3      	strh	r3, [r4, #12]
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	6063      	str	r3, [r4, #4]
 8009f4e:	6923      	ldr	r3, [r4, #16]
 8009f50:	6023      	str	r3, [r4, #0]
 8009f52:	89a3      	ldrh	r3, [r4, #12]
 8009f54:	f043 0308 	orr.w	r3, r3, #8
 8009f58:	81a3      	strh	r3, [r4, #12]
 8009f5a:	6923      	ldr	r3, [r4, #16]
 8009f5c:	b94b      	cbnz	r3, 8009f72 <__swsetup_r+0x9a>
 8009f5e:	89a3      	ldrh	r3, [r4, #12]
 8009f60:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f68:	d003      	beq.n	8009f72 <__swsetup_r+0x9a>
 8009f6a:	4621      	mov	r1, r4
 8009f6c:	4630      	mov	r0, r6
 8009f6e:	f000 fa05 	bl	800a37c <__smakebuf_r>
 8009f72:	89a0      	ldrh	r0, [r4, #12]
 8009f74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009f78:	f010 0301 	ands.w	r3, r0, #1
 8009f7c:	d00a      	beq.n	8009f94 <__swsetup_r+0xbc>
 8009f7e:	2300      	movs	r3, #0
 8009f80:	60a3      	str	r3, [r4, #8]
 8009f82:	6963      	ldr	r3, [r4, #20]
 8009f84:	425b      	negs	r3, r3
 8009f86:	61a3      	str	r3, [r4, #24]
 8009f88:	6923      	ldr	r3, [r4, #16]
 8009f8a:	b943      	cbnz	r3, 8009f9e <__swsetup_r+0xc6>
 8009f8c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f90:	d1ba      	bne.n	8009f08 <__swsetup_r+0x30>
 8009f92:	bd70      	pop	{r4, r5, r6, pc}
 8009f94:	0781      	lsls	r1, r0, #30
 8009f96:	bf58      	it	pl
 8009f98:	6963      	ldrpl	r3, [r4, #20]
 8009f9a:	60a3      	str	r3, [r4, #8]
 8009f9c:	e7f4      	b.n	8009f88 <__swsetup_r+0xb0>
 8009f9e:	2000      	movs	r0, #0
 8009fa0:	e7f7      	b.n	8009f92 <__swsetup_r+0xba>
 8009fa2:	bf00      	nop
 8009fa4:	20000010 	.word	0x20000010
 8009fa8:	0800acd4 	.word	0x0800acd4
 8009fac:	0800acf4 	.word	0x0800acf4
 8009fb0:	0800acb4 	.word	0x0800acb4

08009fb4 <abort>:
 8009fb4:	2006      	movs	r0, #6
 8009fb6:	b508      	push	{r3, lr}
 8009fb8:	f000 fa50 	bl	800a45c <raise>
 8009fbc:	2001      	movs	r0, #1
 8009fbe:	f7f8 fd18 	bl	80029f2 <_exit>
	...

08009fc4 <__sflush_r>:
 8009fc4:	898a      	ldrh	r2, [r1, #12]
 8009fc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fc8:	4605      	mov	r5, r0
 8009fca:	0710      	lsls	r0, r2, #28
 8009fcc:	460c      	mov	r4, r1
 8009fce:	d457      	bmi.n	800a080 <__sflush_r+0xbc>
 8009fd0:	684b      	ldr	r3, [r1, #4]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	dc04      	bgt.n	8009fe0 <__sflush_r+0x1c>
 8009fd6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	dc01      	bgt.n	8009fe0 <__sflush_r+0x1c>
 8009fdc:	2000      	movs	r0, #0
 8009fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fe2:	2e00      	cmp	r6, #0
 8009fe4:	d0fa      	beq.n	8009fdc <__sflush_r+0x18>
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009fec:	682f      	ldr	r7, [r5, #0]
 8009fee:	602b      	str	r3, [r5, #0]
 8009ff0:	d032      	beq.n	800a058 <__sflush_r+0x94>
 8009ff2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ff4:	89a3      	ldrh	r3, [r4, #12]
 8009ff6:	075a      	lsls	r2, r3, #29
 8009ff8:	d505      	bpl.n	800a006 <__sflush_r+0x42>
 8009ffa:	6863      	ldr	r3, [r4, #4]
 8009ffc:	1ac0      	subs	r0, r0, r3
 8009ffe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a000:	b10b      	cbz	r3, 800a006 <__sflush_r+0x42>
 800a002:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a004:	1ac0      	subs	r0, r0, r3
 800a006:	2300      	movs	r3, #0
 800a008:	4602      	mov	r2, r0
 800a00a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a00c:	4628      	mov	r0, r5
 800a00e:	6a21      	ldr	r1, [r4, #32]
 800a010:	47b0      	blx	r6
 800a012:	1c43      	adds	r3, r0, #1
 800a014:	89a3      	ldrh	r3, [r4, #12]
 800a016:	d106      	bne.n	800a026 <__sflush_r+0x62>
 800a018:	6829      	ldr	r1, [r5, #0]
 800a01a:	291d      	cmp	r1, #29
 800a01c:	d82c      	bhi.n	800a078 <__sflush_r+0xb4>
 800a01e:	4a29      	ldr	r2, [pc, #164]	; (800a0c4 <__sflush_r+0x100>)
 800a020:	40ca      	lsrs	r2, r1
 800a022:	07d6      	lsls	r6, r2, #31
 800a024:	d528      	bpl.n	800a078 <__sflush_r+0xb4>
 800a026:	2200      	movs	r2, #0
 800a028:	6062      	str	r2, [r4, #4]
 800a02a:	6922      	ldr	r2, [r4, #16]
 800a02c:	04d9      	lsls	r1, r3, #19
 800a02e:	6022      	str	r2, [r4, #0]
 800a030:	d504      	bpl.n	800a03c <__sflush_r+0x78>
 800a032:	1c42      	adds	r2, r0, #1
 800a034:	d101      	bne.n	800a03a <__sflush_r+0x76>
 800a036:	682b      	ldr	r3, [r5, #0]
 800a038:	b903      	cbnz	r3, 800a03c <__sflush_r+0x78>
 800a03a:	6560      	str	r0, [r4, #84]	; 0x54
 800a03c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a03e:	602f      	str	r7, [r5, #0]
 800a040:	2900      	cmp	r1, #0
 800a042:	d0cb      	beq.n	8009fdc <__sflush_r+0x18>
 800a044:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a048:	4299      	cmp	r1, r3
 800a04a:	d002      	beq.n	800a052 <__sflush_r+0x8e>
 800a04c:	4628      	mov	r0, r5
 800a04e:	f7ff faa5 	bl	800959c <_free_r>
 800a052:	2000      	movs	r0, #0
 800a054:	6360      	str	r0, [r4, #52]	; 0x34
 800a056:	e7c2      	b.n	8009fde <__sflush_r+0x1a>
 800a058:	6a21      	ldr	r1, [r4, #32]
 800a05a:	2301      	movs	r3, #1
 800a05c:	4628      	mov	r0, r5
 800a05e:	47b0      	blx	r6
 800a060:	1c41      	adds	r1, r0, #1
 800a062:	d1c7      	bne.n	8009ff4 <__sflush_r+0x30>
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d0c4      	beq.n	8009ff4 <__sflush_r+0x30>
 800a06a:	2b1d      	cmp	r3, #29
 800a06c:	d001      	beq.n	800a072 <__sflush_r+0xae>
 800a06e:	2b16      	cmp	r3, #22
 800a070:	d101      	bne.n	800a076 <__sflush_r+0xb2>
 800a072:	602f      	str	r7, [r5, #0]
 800a074:	e7b2      	b.n	8009fdc <__sflush_r+0x18>
 800a076:	89a3      	ldrh	r3, [r4, #12]
 800a078:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a07c:	81a3      	strh	r3, [r4, #12]
 800a07e:	e7ae      	b.n	8009fde <__sflush_r+0x1a>
 800a080:	690f      	ldr	r7, [r1, #16]
 800a082:	2f00      	cmp	r7, #0
 800a084:	d0aa      	beq.n	8009fdc <__sflush_r+0x18>
 800a086:	0793      	lsls	r3, r2, #30
 800a088:	bf18      	it	ne
 800a08a:	2300      	movne	r3, #0
 800a08c:	680e      	ldr	r6, [r1, #0]
 800a08e:	bf08      	it	eq
 800a090:	694b      	ldreq	r3, [r1, #20]
 800a092:	1bf6      	subs	r6, r6, r7
 800a094:	600f      	str	r7, [r1, #0]
 800a096:	608b      	str	r3, [r1, #8]
 800a098:	2e00      	cmp	r6, #0
 800a09a:	dd9f      	ble.n	8009fdc <__sflush_r+0x18>
 800a09c:	4633      	mov	r3, r6
 800a09e:	463a      	mov	r2, r7
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	6a21      	ldr	r1, [r4, #32]
 800a0a4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a0a8:	47e0      	blx	ip
 800a0aa:	2800      	cmp	r0, #0
 800a0ac:	dc06      	bgt.n	800a0bc <__sflush_r+0xf8>
 800a0ae:	89a3      	ldrh	r3, [r4, #12]
 800a0b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0b8:	81a3      	strh	r3, [r4, #12]
 800a0ba:	e790      	b.n	8009fde <__sflush_r+0x1a>
 800a0bc:	4407      	add	r7, r0
 800a0be:	1a36      	subs	r6, r6, r0
 800a0c0:	e7ea      	b.n	800a098 <__sflush_r+0xd4>
 800a0c2:	bf00      	nop
 800a0c4:	20400001 	.word	0x20400001

0800a0c8 <_fflush_r>:
 800a0c8:	b538      	push	{r3, r4, r5, lr}
 800a0ca:	690b      	ldr	r3, [r1, #16]
 800a0cc:	4605      	mov	r5, r0
 800a0ce:	460c      	mov	r4, r1
 800a0d0:	b913      	cbnz	r3, 800a0d8 <_fflush_r+0x10>
 800a0d2:	2500      	movs	r5, #0
 800a0d4:	4628      	mov	r0, r5
 800a0d6:	bd38      	pop	{r3, r4, r5, pc}
 800a0d8:	b118      	cbz	r0, 800a0e2 <_fflush_r+0x1a>
 800a0da:	6983      	ldr	r3, [r0, #24]
 800a0dc:	b90b      	cbnz	r3, 800a0e2 <_fflush_r+0x1a>
 800a0de:	f000 f887 	bl	800a1f0 <__sinit>
 800a0e2:	4b14      	ldr	r3, [pc, #80]	; (800a134 <_fflush_r+0x6c>)
 800a0e4:	429c      	cmp	r4, r3
 800a0e6:	d11b      	bne.n	800a120 <_fflush_r+0x58>
 800a0e8:	686c      	ldr	r4, [r5, #4]
 800a0ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d0ef      	beq.n	800a0d2 <_fflush_r+0xa>
 800a0f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a0f4:	07d0      	lsls	r0, r2, #31
 800a0f6:	d404      	bmi.n	800a102 <_fflush_r+0x3a>
 800a0f8:	0599      	lsls	r1, r3, #22
 800a0fa:	d402      	bmi.n	800a102 <_fflush_r+0x3a>
 800a0fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0fe:	f000 f915 	bl	800a32c <__retarget_lock_acquire_recursive>
 800a102:	4628      	mov	r0, r5
 800a104:	4621      	mov	r1, r4
 800a106:	f7ff ff5d 	bl	8009fc4 <__sflush_r>
 800a10a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a10c:	4605      	mov	r5, r0
 800a10e:	07da      	lsls	r2, r3, #31
 800a110:	d4e0      	bmi.n	800a0d4 <_fflush_r+0xc>
 800a112:	89a3      	ldrh	r3, [r4, #12]
 800a114:	059b      	lsls	r3, r3, #22
 800a116:	d4dd      	bmi.n	800a0d4 <_fflush_r+0xc>
 800a118:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a11a:	f000 f908 	bl	800a32e <__retarget_lock_release_recursive>
 800a11e:	e7d9      	b.n	800a0d4 <_fflush_r+0xc>
 800a120:	4b05      	ldr	r3, [pc, #20]	; (800a138 <_fflush_r+0x70>)
 800a122:	429c      	cmp	r4, r3
 800a124:	d101      	bne.n	800a12a <_fflush_r+0x62>
 800a126:	68ac      	ldr	r4, [r5, #8]
 800a128:	e7df      	b.n	800a0ea <_fflush_r+0x22>
 800a12a:	4b04      	ldr	r3, [pc, #16]	; (800a13c <_fflush_r+0x74>)
 800a12c:	429c      	cmp	r4, r3
 800a12e:	bf08      	it	eq
 800a130:	68ec      	ldreq	r4, [r5, #12]
 800a132:	e7da      	b.n	800a0ea <_fflush_r+0x22>
 800a134:	0800acd4 	.word	0x0800acd4
 800a138:	0800acf4 	.word	0x0800acf4
 800a13c:	0800acb4 	.word	0x0800acb4

0800a140 <std>:
 800a140:	2300      	movs	r3, #0
 800a142:	b510      	push	{r4, lr}
 800a144:	4604      	mov	r4, r0
 800a146:	e9c0 3300 	strd	r3, r3, [r0]
 800a14a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a14e:	6083      	str	r3, [r0, #8]
 800a150:	8181      	strh	r1, [r0, #12]
 800a152:	6643      	str	r3, [r0, #100]	; 0x64
 800a154:	81c2      	strh	r2, [r0, #14]
 800a156:	6183      	str	r3, [r0, #24]
 800a158:	4619      	mov	r1, r3
 800a15a:	2208      	movs	r2, #8
 800a15c:	305c      	adds	r0, #92	; 0x5c
 800a15e:	f7fb fe0d 	bl	8005d7c <memset>
 800a162:	4b05      	ldr	r3, [pc, #20]	; (800a178 <std+0x38>)
 800a164:	6224      	str	r4, [r4, #32]
 800a166:	6263      	str	r3, [r4, #36]	; 0x24
 800a168:	4b04      	ldr	r3, [pc, #16]	; (800a17c <std+0x3c>)
 800a16a:	62a3      	str	r3, [r4, #40]	; 0x28
 800a16c:	4b04      	ldr	r3, [pc, #16]	; (800a180 <std+0x40>)
 800a16e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a170:	4b04      	ldr	r3, [pc, #16]	; (800a184 <std+0x44>)
 800a172:	6323      	str	r3, [r4, #48]	; 0x30
 800a174:	bd10      	pop	{r4, pc}
 800a176:	bf00      	nop
 800a178:	0800a495 	.word	0x0800a495
 800a17c:	0800a4b7 	.word	0x0800a4b7
 800a180:	0800a4ef 	.word	0x0800a4ef
 800a184:	0800a513 	.word	0x0800a513

0800a188 <_cleanup_r>:
 800a188:	4901      	ldr	r1, [pc, #4]	; (800a190 <_cleanup_r+0x8>)
 800a18a:	f000 b8af 	b.w	800a2ec <_fwalk_reent>
 800a18e:	bf00      	nop
 800a190:	0800a0c9 	.word	0x0800a0c9

0800a194 <__sfmoreglue>:
 800a194:	2268      	movs	r2, #104	; 0x68
 800a196:	b570      	push	{r4, r5, r6, lr}
 800a198:	1e4d      	subs	r5, r1, #1
 800a19a:	4355      	muls	r5, r2
 800a19c:	460e      	mov	r6, r1
 800a19e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a1a2:	f7ff fa63 	bl	800966c <_malloc_r>
 800a1a6:	4604      	mov	r4, r0
 800a1a8:	b140      	cbz	r0, 800a1bc <__sfmoreglue+0x28>
 800a1aa:	2100      	movs	r1, #0
 800a1ac:	e9c0 1600 	strd	r1, r6, [r0]
 800a1b0:	300c      	adds	r0, #12
 800a1b2:	60a0      	str	r0, [r4, #8]
 800a1b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a1b8:	f7fb fde0 	bl	8005d7c <memset>
 800a1bc:	4620      	mov	r0, r4
 800a1be:	bd70      	pop	{r4, r5, r6, pc}

0800a1c0 <__sfp_lock_acquire>:
 800a1c0:	4801      	ldr	r0, [pc, #4]	; (800a1c8 <__sfp_lock_acquire+0x8>)
 800a1c2:	f000 b8b3 	b.w	800a32c <__retarget_lock_acquire_recursive>
 800a1c6:	bf00      	nop
 800a1c8:	20000bd1 	.word	0x20000bd1

0800a1cc <__sfp_lock_release>:
 800a1cc:	4801      	ldr	r0, [pc, #4]	; (800a1d4 <__sfp_lock_release+0x8>)
 800a1ce:	f000 b8ae 	b.w	800a32e <__retarget_lock_release_recursive>
 800a1d2:	bf00      	nop
 800a1d4:	20000bd1 	.word	0x20000bd1

0800a1d8 <__sinit_lock_acquire>:
 800a1d8:	4801      	ldr	r0, [pc, #4]	; (800a1e0 <__sinit_lock_acquire+0x8>)
 800a1da:	f000 b8a7 	b.w	800a32c <__retarget_lock_acquire_recursive>
 800a1de:	bf00      	nop
 800a1e0:	20000bd2 	.word	0x20000bd2

0800a1e4 <__sinit_lock_release>:
 800a1e4:	4801      	ldr	r0, [pc, #4]	; (800a1ec <__sinit_lock_release+0x8>)
 800a1e6:	f000 b8a2 	b.w	800a32e <__retarget_lock_release_recursive>
 800a1ea:	bf00      	nop
 800a1ec:	20000bd2 	.word	0x20000bd2

0800a1f0 <__sinit>:
 800a1f0:	b510      	push	{r4, lr}
 800a1f2:	4604      	mov	r4, r0
 800a1f4:	f7ff fff0 	bl	800a1d8 <__sinit_lock_acquire>
 800a1f8:	69a3      	ldr	r3, [r4, #24]
 800a1fa:	b11b      	cbz	r3, 800a204 <__sinit+0x14>
 800a1fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a200:	f7ff bff0 	b.w	800a1e4 <__sinit_lock_release>
 800a204:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a208:	6523      	str	r3, [r4, #80]	; 0x50
 800a20a:	4b13      	ldr	r3, [pc, #76]	; (800a258 <__sinit+0x68>)
 800a20c:	4a13      	ldr	r2, [pc, #76]	; (800a25c <__sinit+0x6c>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	62a2      	str	r2, [r4, #40]	; 0x28
 800a212:	42a3      	cmp	r3, r4
 800a214:	bf08      	it	eq
 800a216:	2301      	moveq	r3, #1
 800a218:	4620      	mov	r0, r4
 800a21a:	bf08      	it	eq
 800a21c:	61a3      	streq	r3, [r4, #24]
 800a21e:	f000 f81f 	bl	800a260 <__sfp>
 800a222:	6060      	str	r0, [r4, #4]
 800a224:	4620      	mov	r0, r4
 800a226:	f000 f81b 	bl	800a260 <__sfp>
 800a22a:	60a0      	str	r0, [r4, #8]
 800a22c:	4620      	mov	r0, r4
 800a22e:	f000 f817 	bl	800a260 <__sfp>
 800a232:	2200      	movs	r2, #0
 800a234:	2104      	movs	r1, #4
 800a236:	60e0      	str	r0, [r4, #12]
 800a238:	6860      	ldr	r0, [r4, #4]
 800a23a:	f7ff ff81 	bl	800a140 <std>
 800a23e:	2201      	movs	r2, #1
 800a240:	2109      	movs	r1, #9
 800a242:	68a0      	ldr	r0, [r4, #8]
 800a244:	f7ff ff7c 	bl	800a140 <std>
 800a248:	2202      	movs	r2, #2
 800a24a:	2112      	movs	r1, #18
 800a24c:	68e0      	ldr	r0, [r4, #12]
 800a24e:	f7ff ff77 	bl	800a140 <std>
 800a252:	2301      	movs	r3, #1
 800a254:	61a3      	str	r3, [r4, #24]
 800a256:	e7d1      	b.n	800a1fc <__sinit+0xc>
 800a258:	0800a870 	.word	0x0800a870
 800a25c:	0800a189 	.word	0x0800a189

0800a260 <__sfp>:
 800a260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a262:	4607      	mov	r7, r0
 800a264:	f7ff ffac 	bl	800a1c0 <__sfp_lock_acquire>
 800a268:	4b1e      	ldr	r3, [pc, #120]	; (800a2e4 <__sfp+0x84>)
 800a26a:	681e      	ldr	r6, [r3, #0]
 800a26c:	69b3      	ldr	r3, [r6, #24]
 800a26e:	b913      	cbnz	r3, 800a276 <__sfp+0x16>
 800a270:	4630      	mov	r0, r6
 800a272:	f7ff ffbd 	bl	800a1f0 <__sinit>
 800a276:	3648      	adds	r6, #72	; 0x48
 800a278:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a27c:	3b01      	subs	r3, #1
 800a27e:	d503      	bpl.n	800a288 <__sfp+0x28>
 800a280:	6833      	ldr	r3, [r6, #0]
 800a282:	b30b      	cbz	r3, 800a2c8 <__sfp+0x68>
 800a284:	6836      	ldr	r6, [r6, #0]
 800a286:	e7f7      	b.n	800a278 <__sfp+0x18>
 800a288:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a28c:	b9d5      	cbnz	r5, 800a2c4 <__sfp+0x64>
 800a28e:	4b16      	ldr	r3, [pc, #88]	; (800a2e8 <__sfp+0x88>)
 800a290:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a294:	60e3      	str	r3, [r4, #12]
 800a296:	6665      	str	r5, [r4, #100]	; 0x64
 800a298:	f000 f847 	bl	800a32a <__retarget_lock_init_recursive>
 800a29c:	f7ff ff96 	bl	800a1cc <__sfp_lock_release>
 800a2a0:	2208      	movs	r2, #8
 800a2a2:	4629      	mov	r1, r5
 800a2a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a2a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a2ac:	6025      	str	r5, [r4, #0]
 800a2ae:	61a5      	str	r5, [r4, #24]
 800a2b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a2b4:	f7fb fd62 	bl	8005d7c <memset>
 800a2b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a2bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2c4:	3468      	adds	r4, #104	; 0x68
 800a2c6:	e7d9      	b.n	800a27c <__sfp+0x1c>
 800a2c8:	2104      	movs	r1, #4
 800a2ca:	4638      	mov	r0, r7
 800a2cc:	f7ff ff62 	bl	800a194 <__sfmoreglue>
 800a2d0:	4604      	mov	r4, r0
 800a2d2:	6030      	str	r0, [r6, #0]
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	d1d5      	bne.n	800a284 <__sfp+0x24>
 800a2d8:	f7ff ff78 	bl	800a1cc <__sfp_lock_release>
 800a2dc:	230c      	movs	r3, #12
 800a2de:	603b      	str	r3, [r7, #0]
 800a2e0:	e7ee      	b.n	800a2c0 <__sfp+0x60>
 800a2e2:	bf00      	nop
 800a2e4:	0800a870 	.word	0x0800a870
 800a2e8:	ffff0001 	.word	0xffff0001

0800a2ec <_fwalk_reent>:
 800a2ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2f0:	4606      	mov	r6, r0
 800a2f2:	4688      	mov	r8, r1
 800a2f4:	2700      	movs	r7, #0
 800a2f6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a2fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2fe:	f1b9 0901 	subs.w	r9, r9, #1
 800a302:	d505      	bpl.n	800a310 <_fwalk_reent+0x24>
 800a304:	6824      	ldr	r4, [r4, #0]
 800a306:	2c00      	cmp	r4, #0
 800a308:	d1f7      	bne.n	800a2fa <_fwalk_reent+0xe>
 800a30a:	4638      	mov	r0, r7
 800a30c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a310:	89ab      	ldrh	r3, [r5, #12]
 800a312:	2b01      	cmp	r3, #1
 800a314:	d907      	bls.n	800a326 <_fwalk_reent+0x3a>
 800a316:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a31a:	3301      	adds	r3, #1
 800a31c:	d003      	beq.n	800a326 <_fwalk_reent+0x3a>
 800a31e:	4629      	mov	r1, r5
 800a320:	4630      	mov	r0, r6
 800a322:	47c0      	blx	r8
 800a324:	4307      	orrs	r7, r0
 800a326:	3568      	adds	r5, #104	; 0x68
 800a328:	e7e9      	b.n	800a2fe <_fwalk_reent+0x12>

0800a32a <__retarget_lock_init_recursive>:
 800a32a:	4770      	bx	lr

0800a32c <__retarget_lock_acquire_recursive>:
 800a32c:	4770      	bx	lr

0800a32e <__retarget_lock_release_recursive>:
 800a32e:	4770      	bx	lr

0800a330 <__swhatbuf_r>:
 800a330:	b570      	push	{r4, r5, r6, lr}
 800a332:	460e      	mov	r6, r1
 800a334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a338:	4614      	mov	r4, r2
 800a33a:	2900      	cmp	r1, #0
 800a33c:	461d      	mov	r5, r3
 800a33e:	b096      	sub	sp, #88	; 0x58
 800a340:	da08      	bge.n	800a354 <__swhatbuf_r+0x24>
 800a342:	2200      	movs	r2, #0
 800a344:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a348:	602a      	str	r2, [r5, #0]
 800a34a:	061a      	lsls	r2, r3, #24
 800a34c:	d410      	bmi.n	800a370 <__swhatbuf_r+0x40>
 800a34e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a352:	e00e      	b.n	800a372 <__swhatbuf_r+0x42>
 800a354:	466a      	mov	r2, sp
 800a356:	f000 f903 	bl	800a560 <_fstat_r>
 800a35a:	2800      	cmp	r0, #0
 800a35c:	dbf1      	blt.n	800a342 <__swhatbuf_r+0x12>
 800a35e:	9a01      	ldr	r2, [sp, #4]
 800a360:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a364:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a368:	425a      	negs	r2, r3
 800a36a:	415a      	adcs	r2, r3
 800a36c:	602a      	str	r2, [r5, #0]
 800a36e:	e7ee      	b.n	800a34e <__swhatbuf_r+0x1e>
 800a370:	2340      	movs	r3, #64	; 0x40
 800a372:	2000      	movs	r0, #0
 800a374:	6023      	str	r3, [r4, #0]
 800a376:	b016      	add	sp, #88	; 0x58
 800a378:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a37c <__smakebuf_r>:
 800a37c:	898b      	ldrh	r3, [r1, #12]
 800a37e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a380:	079d      	lsls	r5, r3, #30
 800a382:	4606      	mov	r6, r0
 800a384:	460c      	mov	r4, r1
 800a386:	d507      	bpl.n	800a398 <__smakebuf_r+0x1c>
 800a388:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a38c:	6023      	str	r3, [r4, #0]
 800a38e:	6123      	str	r3, [r4, #16]
 800a390:	2301      	movs	r3, #1
 800a392:	6163      	str	r3, [r4, #20]
 800a394:	b002      	add	sp, #8
 800a396:	bd70      	pop	{r4, r5, r6, pc}
 800a398:	466a      	mov	r2, sp
 800a39a:	ab01      	add	r3, sp, #4
 800a39c:	f7ff ffc8 	bl	800a330 <__swhatbuf_r>
 800a3a0:	9900      	ldr	r1, [sp, #0]
 800a3a2:	4605      	mov	r5, r0
 800a3a4:	4630      	mov	r0, r6
 800a3a6:	f7ff f961 	bl	800966c <_malloc_r>
 800a3aa:	b948      	cbnz	r0, 800a3c0 <__smakebuf_r+0x44>
 800a3ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3b0:	059a      	lsls	r2, r3, #22
 800a3b2:	d4ef      	bmi.n	800a394 <__smakebuf_r+0x18>
 800a3b4:	f023 0303 	bic.w	r3, r3, #3
 800a3b8:	f043 0302 	orr.w	r3, r3, #2
 800a3bc:	81a3      	strh	r3, [r4, #12]
 800a3be:	e7e3      	b.n	800a388 <__smakebuf_r+0xc>
 800a3c0:	4b0d      	ldr	r3, [pc, #52]	; (800a3f8 <__smakebuf_r+0x7c>)
 800a3c2:	62b3      	str	r3, [r6, #40]	; 0x28
 800a3c4:	89a3      	ldrh	r3, [r4, #12]
 800a3c6:	6020      	str	r0, [r4, #0]
 800a3c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3cc:	81a3      	strh	r3, [r4, #12]
 800a3ce:	9b00      	ldr	r3, [sp, #0]
 800a3d0:	6120      	str	r0, [r4, #16]
 800a3d2:	6163      	str	r3, [r4, #20]
 800a3d4:	9b01      	ldr	r3, [sp, #4]
 800a3d6:	b15b      	cbz	r3, 800a3f0 <__smakebuf_r+0x74>
 800a3d8:	4630      	mov	r0, r6
 800a3da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3de:	f000 f8d1 	bl	800a584 <_isatty_r>
 800a3e2:	b128      	cbz	r0, 800a3f0 <__smakebuf_r+0x74>
 800a3e4:	89a3      	ldrh	r3, [r4, #12]
 800a3e6:	f023 0303 	bic.w	r3, r3, #3
 800a3ea:	f043 0301 	orr.w	r3, r3, #1
 800a3ee:	81a3      	strh	r3, [r4, #12]
 800a3f0:	89a0      	ldrh	r0, [r4, #12]
 800a3f2:	4305      	orrs	r5, r0
 800a3f4:	81a5      	strh	r5, [r4, #12]
 800a3f6:	e7cd      	b.n	800a394 <__smakebuf_r+0x18>
 800a3f8:	0800a189 	.word	0x0800a189

0800a3fc <_malloc_usable_size_r>:
 800a3fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a400:	1f18      	subs	r0, r3, #4
 800a402:	2b00      	cmp	r3, #0
 800a404:	bfbc      	itt	lt
 800a406:	580b      	ldrlt	r3, [r1, r0]
 800a408:	18c0      	addlt	r0, r0, r3
 800a40a:	4770      	bx	lr

0800a40c <_raise_r>:
 800a40c:	291f      	cmp	r1, #31
 800a40e:	b538      	push	{r3, r4, r5, lr}
 800a410:	4604      	mov	r4, r0
 800a412:	460d      	mov	r5, r1
 800a414:	d904      	bls.n	800a420 <_raise_r+0x14>
 800a416:	2316      	movs	r3, #22
 800a418:	6003      	str	r3, [r0, #0]
 800a41a:	f04f 30ff 	mov.w	r0, #4294967295
 800a41e:	bd38      	pop	{r3, r4, r5, pc}
 800a420:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a422:	b112      	cbz	r2, 800a42a <_raise_r+0x1e>
 800a424:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a428:	b94b      	cbnz	r3, 800a43e <_raise_r+0x32>
 800a42a:	4620      	mov	r0, r4
 800a42c:	f000 f830 	bl	800a490 <_getpid_r>
 800a430:	462a      	mov	r2, r5
 800a432:	4601      	mov	r1, r0
 800a434:	4620      	mov	r0, r4
 800a436:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a43a:	f000 b817 	b.w	800a46c <_kill_r>
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d00a      	beq.n	800a458 <_raise_r+0x4c>
 800a442:	1c59      	adds	r1, r3, #1
 800a444:	d103      	bne.n	800a44e <_raise_r+0x42>
 800a446:	2316      	movs	r3, #22
 800a448:	6003      	str	r3, [r0, #0]
 800a44a:	2001      	movs	r0, #1
 800a44c:	e7e7      	b.n	800a41e <_raise_r+0x12>
 800a44e:	2400      	movs	r4, #0
 800a450:	4628      	mov	r0, r5
 800a452:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a456:	4798      	blx	r3
 800a458:	2000      	movs	r0, #0
 800a45a:	e7e0      	b.n	800a41e <_raise_r+0x12>

0800a45c <raise>:
 800a45c:	4b02      	ldr	r3, [pc, #8]	; (800a468 <raise+0xc>)
 800a45e:	4601      	mov	r1, r0
 800a460:	6818      	ldr	r0, [r3, #0]
 800a462:	f7ff bfd3 	b.w	800a40c <_raise_r>
 800a466:	bf00      	nop
 800a468:	20000010 	.word	0x20000010

0800a46c <_kill_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	2300      	movs	r3, #0
 800a470:	4d06      	ldr	r5, [pc, #24]	; (800a48c <_kill_r+0x20>)
 800a472:	4604      	mov	r4, r0
 800a474:	4608      	mov	r0, r1
 800a476:	4611      	mov	r1, r2
 800a478:	602b      	str	r3, [r5, #0]
 800a47a:	f7f8 faaa 	bl	80029d2 <_kill>
 800a47e:	1c43      	adds	r3, r0, #1
 800a480:	d102      	bne.n	800a488 <_kill_r+0x1c>
 800a482:	682b      	ldr	r3, [r5, #0]
 800a484:	b103      	cbz	r3, 800a488 <_kill_r+0x1c>
 800a486:	6023      	str	r3, [r4, #0]
 800a488:	bd38      	pop	{r3, r4, r5, pc}
 800a48a:	bf00      	nop
 800a48c:	20000bcc 	.word	0x20000bcc

0800a490 <_getpid_r>:
 800a490:	f7f8 ba98 	b.w	80029c4 <_getpid>

0800a494 <__sread>:
 800a494:	b510      	push	{r4, lr}
 800a496:	460c      	mov	r4, r1
 800a498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a49c:	f000 f894 	bl	800a5c8 <_read_r>
 800a4a0:	2800      	cmp	r0, #0
 800a4a2:	bfab      	itete	ge
 800a4a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a4a6:	89a3      	ldrhlt	r3, [r4, #12]
 800a4a8:	181b      	addge	r3, r3, r0
 800a4aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a4ae:	bfac      	ite	ge
 800a4b0:	6563      	strge	r3, [r4, #84]	; 0x54
 800a4b2:	81a3      	strhlt	r3, [r4, #12]
 800a4b4:	bd10      	pop	{r4, pc}

0800a4b6 <__swrite>:
 800a4b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ba:	461f      	mov	r7, r3
 800a4bc:	898b      	ldrh	r3, [r1, #12]
 800a4be:	4605      	mov	r5, r0
 800a4c0:	05db      	lsls	r3, r3, #23
 800a4c2:	460c      	mov	r4, r1
 800a4c4:	4616      	mov	r6, r2
 800a4c6:	d505      	bpl.n	800a4d4 <__swrite+0x1e>
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4d0:	f000 f868 	bl	800a5a4 <_lseek_r>
 800a4d4:	89a3      	ldrh	r3, [r4, #12]
 800a4d6:	4632      	mov	r2, r6
 800a4d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a4dc:	81a3      	strh	r3, [r4, #12]
 800a4de:	4628      	mov	r0, r5
 800a4e0:	463b      	mov	r3, r7
 800a4e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a4e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ea:	f000 b817 	b.w	800a51c <_write_r>

0800a4ee <__sseek>:
 800a4ee:	b510      	push	{r4, lr}
 800a4f0:	460c      	mov	r4, r1
 800a4f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a4f6:	f000 f855 	bl	800a5a4 <_lseek_r>
 800a4fa:	1c43      	adds	r3, r0, #1
 800a4fc:	89a3      	ldrh	r3, [r4, #12]
 800a4fe:	bf15      	itete	ne
 800a500:	6560      	strne	r0, [r4, #84]	; 0x54
 800a502:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a506:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a50a:	81a3      	strheq	r3, [r4, #12]
 800a50c:	bf18      	it	ne
 800a50e:	81a3      	strhne	r3, [r4, #12]
 800a510:	bd10      	pop	{r4, pc}

0800a512 <__sclose>:
 800a512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a516:	f000 b813 	b.w	800a540 <_close_r>
	...

0800a51c <_write_r>:
 800a51c:	b538      	push	{r3, r4, r5, lr}
 800a51e:	4604      	mov	r4, r0
 800a520:	4608      	mov	r0, r1
 800a522:	4611      	mov	r1, r2
 800a524:	2200      	movs	r2, #0
 800a526:	4d05      	ldr	r5, [pc, #20]	; (800a53c <_write_r+0x20>)
 800a528:	602a      	str	r2, [r5, #0]
 800a52a:	461a      	mov	r2, r3
 800a52c:	f7f8 fa88 	bl	8002a40 <_write>
 800a530:	1c43      	adds	r3, r0, #1
 800a532:	d102      	bne.n	800a53a <_write_r+0x1e>
 800a534:	682b      	ldr	r3, [r5, #0]
 800a536:	b103      	cbz	r3, 800a53a <_write_r+0x1e>
 800a538:	6023      	str	r3, [r4, #0]
 800a53a:	bd38      	pop	{r3, r4, r5, pc}
 800a53c:	20000bcc 	.word	0x20000bcc

0800a540 <_close_r>:
 800a540:	b538      	push	{r3, r4, r5, lr}
 800a542:	2300      	movs	r3, #0
 800a544:	4d05      	ldr	r5, [pc, #20]	; (800a55c <_close_r+0x1c>)
 800a546:	4604      	mov	r4, r0
 800a548:	4608      	mov	r0, r1
 800a54a:	602b      	str	r3, [r5, #0]
 800a54c:	f7f8 fa94 	bl	8002a78 <_close>
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	d102      	bne.n	800a55a <_close_r+0x1a>
 800a554:	682b      	ldr	r3, [r5, #0]
 800a556:	b103      	cbz	r3, 800a55a <_close_r+0x1a>
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	bd38      	pop	{r3, r4, r5, pc}
 800a55c:	20000bcc 	.word	0x20000bcc

0800a560 <_fstat_r>:
 800a560:	b538      	push	{r3, r4, r5, lr}
 800a562:	2300      	movs	r3, #0
 800a564:	4d06      	ldr	r5, [pc, #24]	; (800a580 <_fstat_r+0x20>)
 800a566:	4604      	mov	r4, r0
 800a568:	4608      	mov	r0, r1
 800a56a:	4611      	mov	r1, r2
 800a56c:	602b      	str	r3, [r5, #0]
 800a56e:	f7f8 fa8e 	bl	8002a8e <_fstat>
 800a572:	1c43      	adds	r3, r0, #1
 800a574:	d102      	bne.n	800a57c <_fstat_r+0x1c>
 800a576:	682b      	ldr	r3, [r5, #0]
 800a578:	b103      	cbz	r3, 800a57c <_fstat_r+0x1c>
 800a57a:	6023      	str	r3, [r4, #0]
 800a57c:	bd38      	pop	{r3, r4, r5, pc}
 800a57e:	bf00      	nop
 800a580:	20000bcc 	.word	0x20000bcc

0800a584 <_isatty_r>:
 800a584:	b538      	push	{r3, r4, r5, lr}
 800a586:	2300      	movs	r3, #0
 800a588:	4d05      	ldr	r5, [pc, #20]	; (800a5a0 <_isatty_r+0x1c>)
 800a58a:	4604      	mov	r4, r0
 800a58c:	4608      	mov	r0, r1
 800a58e:	602b      	str	r3, [r5, #0]
 800a590:	f7f8 fa8c 	bl	8002aac <_isatty>
 800a594:	1c43      	adds	r3, r0, #1
 800a596:	d102      	bne.n	800a59e <_isatty_r+0x1a>
 800a598:	682b      	ldr	r3, [r5, #0]
 800a59a:	b103      	cbz	r3, 800a59e <_isatty_r+0x1a>
 800a59c:	6023      	str	r3, [r4, #0]
 800a59e:	bd38      	pop	{r3, r4, r5, pc}
 800a5a0:	20000bcc 	.word	0x20000bcc

0800a5a4 <_lseek_r>:
 800a5a4:	b538      	push	{r3, r4, r5, lr}
 800a5a6:	4604      	mov	r4, r0
 800a5a8:	4608      	mov	r0, r1
 800a5aa:	4611      	mov	r1, r2
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	4d05      	ldr	r5, [pc, #20]	; (800a5c4 <_lseek_r+0x20>)
 800a5b0:	602a      	str	r2, [r5, #0]
 800a5b2:	461a      	mov	r2, r3
 800a5b4:	f7f8 fa84 	bl	8002ac0 <_lseek>
 800a5b8:	1c43      	adds	r3, r0, #1
 800a5ba:	d102      	bne.n	800a5c2 <_lseek_r+0x1e>
 800a5bc:	682b      	ldr	r3, [r5, #0]
 800a5be:	b103      	cbz	r3, 800a5c2 <_lseek_r+0x1e>
 800a5c0:	6023      	str	r3, [r4, #0]
 800a5c2:	bd38      	pop	{r3, r4, r5, pc}
 800a5c4:	20000bcc 	.word	0x20000bcc

0800a5c8 <_read_r>:
 800a5c8:	b538      	push	{r3, r4, r5, lr}
 800a5ca:	4604      	mov	r4, r0
 800a5cc:	4608      	mov	r0, r1
 800a5ce:	4611      	mov	r1, r2
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	4d05      	ldr	r5, [pc, #20]	; (800a5e8 <_read_r+0x20>)
 800a5d4:	602a      	str	r2, [r5, #0]
 800a5d6:	461a      	mov	r2, r3
 800a5d8:	f7f8 fa15 	bl	8002a06 <_read>
 800a5dc:	1c43      	adds	r3, r0, #1
 800a5de:	d102      	bne.n	800a5e6 <_read_r+0x1e>
 800a5e0:	682b      	ldr	r3, [r5, #0]
 800a5e2:	b103      	cbz	r3, 800a5e6 <_read_r+0x1e>
 800a5e4:	6023      	str	r3, [r4, #0]
 800a5e6:	bd38      	pop	{r3, r4, r5, pc}
 800a5e8:	20000bcc 	.word	0x20000bcc

0800a5ec <_init>:
 800a5ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ee:	bf00      	nop
 800a5f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5f2:	bc08      	pop	{r3}
 800a5f4:	469e      	mov	lr, r3
 800a5f6:	4770      	bx	lr

0800a5f8 <_fini>:
 800a5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5fa:	bf00      	nop
 800a5fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a5fe:	bc08      	pop	{r3}
 800a600:	469e      	mov	lr, r3
 800a602:	4770      	bx	lr
