`timescale 1 ps / 1ps
module module_0 (
    output [id_1 : id_1] id_2,
    output id_3,
    output logic [id_2 : 1 'b0] id_4,
    input [id_3 : 1] id_5,
    inout logic id_6,
    input logic [id_5 : id_1] id_7,
    input [id_4 : id_4] id_8,
    input logic id_9,
    output id_10,
    output id_11,
    input [id_5 : id_8] id_12,
    output id_13,
    output logic id_14,
    input [1 : 1] id_15,
    input logic id_16,
    output id_17,
    output [id_15 : id_12] id_18,
    input id_19,
    input logic [id_10 : id_18] id_20,
    input id_21,
    input id_22,
    output [id_19 : id_15  #  (  .  id_18  (  id_2  )  )] id_23[id_13 : id_15],
    output logic [id_11 : id_7] id_24,
    input id_25
);
  assign id_7 = id_8;
  id_26 id_27 (
      .id_23(id_10),
      .id_8 (id_24)
  );
  logic id_28;
endmodule
