// Seed: 3736546857
module module_0 (
    output tri1 id_0,
    output supply0 id_1
);
  if (id_3) begin
    wire id_4;
  end
  assign id_3 = 1 == id_3;
  wire id_5;
  assign id_0 = 1;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2
    , id_17,
    output tri1 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    output wand id_12,
    input wire id_13,
    input uwire id_14,
    output uwire id_15
);
  module_0(
      id_0, id_5
  );
endmodule
