{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744258996631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744258996631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 10 16:23:16 2025 " "Processing started: Thu Apr 10 16:23:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744258996631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744258996631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c BCD_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c BCD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744258996631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744258996916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744258996916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmable_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Programmable_Timer-Behavioral " "Found design unit 1: Programmable_Timer-Behavioral" {  } { { "Programmable_Timer.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/Programmable_Timer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744259003349 ""} { "Info" "ISGN_ENTITY_NAME" "1 Programmable_Timer " "Found entity 1: Programmable_Timer" {  } { { "Programmable_Timer.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/Programmable_Timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744259003349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744259003349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_Counter-Behavioral " "Found design unit 1: BCD_Counter-Behavioral" {  } { { "BCD_Counter.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/BCD_Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744259003350 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "BCD_Counter.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744259003350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744259003350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Programmable_Timer " "Elaborating entity \"Programmable_Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744259003367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter BCD_Counter:Sec_Ones " "Elaborating entity \"BCD_Counter\" for hierarchy \"BCD_Counter:Sec_Ones\"" {  } { { "Programmable_Timer.vhd" "Sec_Ones" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/Programmable_Timer.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744259003397 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "clk_div_inst Clock_Divider_1Hz " "Node instance \"clk_div_inst\" instantiates undefined entity \"Clock_Divider_1Hz\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Programmable_Timer.vhd" "clk_div_inst" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/Programmable_Timer.vhd" 81 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1744259003417 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Min_Display BCD_to_SevenSeg " "Node instance \"Min_Display\" instantiates undefined entity \"BCD_to_SevenSeg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Programmable_Timer.vhd" "Min_Display" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/Programmable_Timer.vhd" 197 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1744259003417 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SecTens_Display BCD_to_SevenSeg " "Node instance \"SecTens_Display\" instantiates undefined entity \"BCD_to_SevenSeg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Programmable_Timer.vhd" "SecTens_Display" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/Programmable_Timer.vhd" 203 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1744259003417 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "SecOnes_Display BCD_to_SevenSeg " "Node instance \"SecOnes_Display\" instantiates undefined entity \"BCD_to_SevenSeg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Programmable_Timer.vhd" "SecOnes_Display" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Lab 3 Folder/Programmable_Timer.vhd" 209 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1744259003417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744259003597 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 10 16:23:23 2025 " "Processing ended: Thu Apr 10 16:23:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744259003597 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744259003597 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744259003597 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744259003597 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744259004247 ""}
