

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Fri May  4 18:55:28 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  379809|  379809|  379809|  379809|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |                        |             |    Latency    |    Interval   | Pipeline|
        |        Instance        |    Module   |  min  |  max  |  min  |  max  |   Type  |
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |grp_pool_layer1_fu_423  |pool_layer1  |   5603|   5603|   5603|   5603|   none  |
        |grp_conv_layer2_fu_431  |conv_layer2  |  43270|  43270|  43270|  43270|   none  |
        |grp_conv_layer1_fu_505  |conv_layer1  |   6841|   6841|   6841|   6841|   none  |
        |grp_pool_layer2_fu_547  |pool_layer2  |   2044|   2044|   2044|   2044|   none  |
        |grp_flatten_fu_555      |flatten      |   1237|   1237|   1237|   1237|   none  |
        +------------------------+-------------+-------+-------+-------+-------+---------+

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  276840|  276840|      2307|          -|          -|   120|    no    |
        | + fc_layer1_label5  |    2304|    2304|         4|          -|          -|   576|    no    |
        |- Loop 2             |   40572|   40572|       483|          -|          -|    84|    no    |
        | + fc_layer2_label6  |     480|     480|         4|          -|          -|   120|    no    |
        |- Loop 3             |    3390|    3390|       339|          -|          -|    10|    no    |
        | + fc_layer3_label7  |     336|     336|         4|          -|          -|    84|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      1|       0|    558|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|     50|    8659|  10396|
|Memory           |      165|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    529|
|Register         |        -|      -|     509|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      181|     53|    9168|  11483|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       64|     24|       8|     21|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+------+------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+-------------+---------+-------+------+------+
    |grp_conv_layer1_fu_505  |conv_layer1  |       16|     17|  2795|  1539|
    |grp_conv_layer2_fu_431  |conv_layer2  |        0|     33|  3369|  3401|
    |grp_flatten_fu_555      |flatten      |        0|      0|    60|   227|
    |grp_pool_layer1_fu_423  |pool_layer1  |        0|      0|  1505|  3315|
    |grp_pool_layer2_fu_547  |pool_layer2  |        0|      0|   930|  1914|
    +------------------------+-------------+---------+-------+------+------+
    |Total                   |             |       16|     50|  8659| 10396|
    +------------------------+-------------+---------+-------+------+------+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |nnet_mul_mul_24s_7jG_U119  |nnet_mul_mul_24s_7jG  |  i0 * i1  |
    |nnet_mul_mul_24s_8jQ_U120  |nnet_mul_mul_24s_8jQ  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |fc_layer1_weights_V_U  |nnet_fc_layer1_we4jc  |      144|  0|   0|  69120|   18|     1|      1244160|
    |fc_layer2_weights_V_U  |nnet_fc_layer2_we5jm  |       19|  0|   0|  10080|   19|     1|       191520|
    |fc_layer3_weights_V_U  |nnet_fc_layer3_we6jw  |        2|  0|   0|    840|   20|     1|        16800|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                  |                      |      165|  0|   0|  80040|   57|     3|      1452480|
    +-----------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_7_fu_891_p2           |     *    |      1|  0|  40|          24|          20|
    |i_3_fu_703_p2                |     +    |      0|  0|  15|           7|           1|
    |i_4_fu_813_p2                |     +    |      0|  0|  13|           4|           1|
    |i_fu_569_p2                  |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_724_p2                |     +    |      0|  0|  15|           7|           1|
    |j_2_fu_834_p2                |     +    |      0|  0|  15|           7|           1|
    |j_fu_590_p2                  |     +    |      0|  0|  17|          10|           1|
    |next_mul_fu_735_p2           |     +    |      0|  0|  21|          14|           7|
    |p_Val2_2_fu_658_p2           |     +    |      0|  0|  51|          44|          44|
    |p_Val2_5_fu_768_p2           |     +    |      0|  0|  51|          44|          44|
    |p_Val2_8_fu_908_p2           |     +    |      0|  0|  51|          44|          44|
    |tmp_227_fu_631_p2            |     +    |      0|  0|  11|          18|          18|
    |tmp_228_fu_741_p2            |     +    |      0|  0|  21|          14|          14|
    |tmp_231_fu_869_p2            |     +    |      0|  0|  11|          11|          11|
    |tmp_232_fu_875_p2            |     +    |      0|  0|  11|          11|          11|
    |tmp_226_fu_625_p2            |     -    |      0|  0|  11|          18|          18|
    |exitcond5_i_fu_807_p2        |   icmp   |      0|  0|   9|           4|           4|
    |exitcond6_i_fu_697_p2        |   icmp   |      0|  0|  11|           7|           7|
    |exitcond7_i_fu_563_p2        |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i1_fu_718_p2        |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_i2_fu_828_p2        |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_i_fu_584_p2         |   icmp   |      0|  0|  13|          10|          10|
    |tmp_i_i1_fu_788_p2           |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i2_fu_928_p2           |   icmp   |      0|  0|  18|          24|           1|
    |tmp_i_i_fu_678_p2            |   icmp   |      0|  0|  18|          24|           1|
    |agg_result_V_i_i1_fu_794_p3  |  select  |      0|  0|  23|           1|          23|
    |agg_result_V_i_i2_fu_934_p3  |  select  |      0|  0|  23|           1|          23|
    |agg_result_V_i_i_fu_684_p3   |  select  |      0|  0|  23|           1|          23|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      1|  0| 558|         401|         347|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  133|         29|    1|         29|
    |ap_sync_grp_conv_layer1_fu_505_ap_ready  |    9|          2|    1|          2|
    |conv_layer1_out_V_address0               |   15|          3|   13|         39|
    |conv_layer1_out_V_ce0                    |   15|          3|    1|          3|
    |conv_layer1_out_V_ce1                    |    9|          2|    1|          2|
    |conv_layer1_out_V_we0                    |    9|          2|    1|          2|
    |conv_layer2_out_V_address0               |   15|          3|   12|         36|
    |conv_layer2_out_V_ce0                    |   15|          3|    1|          3|
    |conv_layer2_out_V_ce1                    |    9|          2|    1|          2|
    |conv_layer2_out_V_we0                    |    9|          2|    1|          2|
    |fc_layer1_out_V_address0                 |   15|          3|    7|         21|
    |fc_layer1_out_V_d0                       |   15|          3|   24|         72|
    |fc_layer2_out_V_address0                 |   15|          3|    7|         21|
    |fc_layer2_out_V_d0                       |   15|          3|   24|         72|
    |fc_layer3_out_V_d0                       |   15|          3|   24|         72|
    |flatten_out_V_address0                   |   15|          3|   10|         30|
    |flatten_out_V_ce0                        |   15|          3|    1|          3|
    |flatten_out_V_we0                        |    9|          2|    1|          2|
    |i_i1_reg_388                             |    9|          2|    4|          8|
    |i_i8_reg_342                             |    9|          2|    7|         14|
    |i_i_reg_307                              |    9|          2|    7|         14|
    |j_i1_reg_366                             |    9|          2|    7|         14|
    |j_i2_reg_412                             |    9|          2|    7|         14|
    |j_i_reg_331                              |    9|          2|   10|         20|
    |p_Val2_3_reg_353                         |    9|          2|   24|         48|
    |p_Val2_6_reg_399                         |    9|          2|   24|         48|
    |p_Val2_s_reg_318                         |    9|          2|   24|         48|
    |phi_mul_reg_377                          |    9|          2|   14|         28|
    |pool_layer1_out_V_address0               |   15|          3|   11|         33|
    |pool_layer1_out_V_ce0                    |   15|          3|    1|          3|
    |pool_layer1_out_V_ce1                    |    9|          2|    1|          2|
    |pool_layer1_out_V_we0                    |    9|          2|    1|          2|
    |pool_layer2_out_V_address0               |   15|          3|   10|         30|
    |pool_layer2_out_V_ce0                    |   15|          3|    1|          3|
    |pool_layer2_out_V_we0                    |    9|          2|    1|          2|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  529|        112|  285|        744|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  28|   0|   28|          0|
    |ap_reg_grp_conv_layer1_fu_505_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_conv_layer2_fu_431_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_flatten_fu_555_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer1_fu_423_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_pool_layer2_fu_547_ap_start       |   1|   0|    1|          0|
    |ap_sync_reg_grp_conv_layer1_fu_505_ap_ready  |   1|   0|    1|          0|
    |fc_layer1_out_V_addr_reg_972                 |   7|   0|    7|          0|
    |fc_layer1_out_V_load_reg_1061                |  24|   0|   24|          0|
    |fc_layer1_weights_V_1_reg_995                |  18|   0|   18|          0|
    |fc_layer2_out_V_addr_reg_1028                |   7|   0|    7|          0|
    |fc_layer2_out_V_load_reg_1117                |  24|   0|   24|          0|
    |fc_layer2_weights_V_1_reg_1056               |  19|   0|   19|          0|
    |fc_layer3_out_V_addr_reg_1089                |   4|   0|    4|          0|
    |fc_layer3_weights_V_1_reg_1112               |  20|   0|   20|          0|
    |flatten_out_V_load_reg_1000                  |  24|   0|   24|          0|
    |i_3_reg_1018                                 |   7|   0|    7|          0|
    |i_4_reg_1079                                 |   4|   0|    4|          0|
    |i_i1_reg_388                                 |   4|   0|    4|          0|
    |i_i8_reg_342                                 |   7|   0|    7|          0|
    |i_i_reg_307                                  |   7|   0|    7|          0|
    |i_reg_962                                    |   7|   0|    7|          0|
    |j_1_reg_1036                                 |   7|   0|    7|          0|
    |j_2_reg_1097                                 |   7|   0|    7|          0|
    |j_i1_reg_366                                 |   7|   0|    7|          0|
    |j_i2_reg_412                                 |   7|   0|    7|          0|
    |j_i_reg_331                                  |  10|   0|   10|          0|
    |j_reg_980                                    |  10|   0|   10|          0|
    |next_mul_reg_1041                            |  14|   0|   14|          0|
    |p_Val2_1_reg_1005                            |  41|   0|   41|          0|
    |p_Val2_3_reg_353                             |  24|   0|   24|          0|
    |p_Val2_4_reg_1066                            |  42|   0|   42|          0|
    |p_Val2_6_reg_399                             |  24|   0|   24|          0|
    |p_Val2_7_reg_1122                            |  43|   0|   43|          0|
    |p_Val2_s_reg_318                             |  24|   0|   24|          0|
    |phi_mul_reg_377                              |  14|   0|   14|          0|
    |tmp_i1_cast_reg_1084                         |   4|   0|   11|          7|
    |tmp_i9_cast_reg_1023                         |   7|   0|   14|          7|
    |tmp_i_cast_reg_967                           |   7|   0|   18|         11|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 509|   0|  534|         25|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        nnet       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        nnet       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        nnet       | return value |
|conv_layer1_out_V_address0  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_we0       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_d0        | out |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q0        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_address1  | out |   13|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_ce1       | out |    1|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer1_out_V_q1        |  in |   24|  ap_memory | conv_layer1_out_V |     array    |
|conv_layer2_out_V_address0  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_we0       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_d0        | out |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q0        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_address1  | out |   12|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_ce1       | out |    1|  ap_memory | conv_layer2_out_V |     array    |
|conv_layer2_out_V_q1        |  in |   24|  ap_memory | conv_layer2_out_V |     array    |
|pool_layer1_out_V_address0  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_we0       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_d0        | out |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q0        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_address1  | out |   11|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_ce1       | out |    1|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer1_out_V_q1        |  in |   24|  ap_memory | pool_layer1_out_V |     array    |
|pool_layer2_out_V_address0  | out |   10|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_ce0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_we0       | out |    1|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_d0        | out |   24|  ap_memory | pool_layer2_out_V |     array    |
|pool_layer2_out_V_q0        |  in |   24|  ap_memory | pool_layer2_out_V |     array    |
|flatten_out_V_address0      | out |   10|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_ce0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_we0           | out |    1|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_d0            | out |   24|  ap_memory |   flatten_out_V   |     array    |
|flatten_out_V_q0            |  in |   24|  ap_memory |   flatten_out_V   |     array    |
|fc_layer1_out_V_address0    | out |    7|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_ce0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_we0         | out |    1|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_d0          | out |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer1_out_V_q0          |  in |   24|  ap_memory |  fc_layer1_out_V  |     array    |
|fc_layer2_out_V_address0    | out |    7|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_ce0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_we0         | out |    1|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_d0          | out |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer2_out_V_q0          |  in |   24|  ap_memory |  fc_layer2_out_V  |     array    |
|fc_layer3_out_V_address0    | out |    4|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_ce0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_we0         | out |    1|  ap_memory |  fc_layer3_out_V  |     array    |
|fc_layer3_out_V_d0          | out |   24|  ap_memory |  fc_layer3_out_V  |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond7_i)
	17  / (exitcond7_i)
12 --> 
	13  / (!exitcond_i)
	16  / (exitcond_i)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	12  / true
16 --> 
	11  / true
17 --> 
	18  / (!exitcond6_i)
	23  / (exitcond6_i)
18 --> 
	19  / (!exitcond_i1)
	22  / (exitcond_i1)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	18  / true
22 --> 
	17  / true
23 --> 
	24  / (!exitcond5_i)
24 --> 
	25  / (!exitcond_i2)
	28  / (exitcond_i2)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	24  / true
28 --> 
	23  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:154]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer1([6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:154]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:155]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer1([1568 x i24]* %pool_layer1_out_V, [6728 x i24]* %conv_layer1_out_V)" [nnet/solution1/nnet.cpp:155]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet/solution1/nnet.cpp:158]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer2([2704 x i24]* %conv_layer2_out_V, [1568 x i24]* %pool_layer1_out_V)" [nnet/solution1/nnet.cpp:158]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet/solution1/nnet.cpp:159]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @pool_layer2([576 x i24]* %pool_layer2_out_V, [2704 x i24]* %conv_layer2_out_V)" [nnet/solution1/nnet.cpp:159]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @flatten([576 x i24]* %flatten_out_V, [576 x i24]* %pool_layer2_out_V)" [nnet/solution1/nnet.cpp:161]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 1.77ns
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6728 x i24]* %conv_layer1_out_V), !map !103"
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2704 x i24]* %conv_layer2_out_V), !map !110"
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1568 x i24]* %pool_layer1_out_V), !map !117"
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x i24]* %pool_layer2_out_V), !map !123"
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x i24]* %flatten_out_V), !map !129"
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([120 x i24]* %fc_layer1_out_V), !map !135"
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([84 x i24]* %fc_layer2_out_V), !map !141"
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x i24]* %fc_layer3_out_V), !map !147"
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @nnet_str) nounwind"
ST_10 : Operation 47 [1/2] (0.00ns)   --->   "call fastcc void @flatten([576 x i24]* %flatten_out_V, [576 x i24]* %pool_layer2_out_V)" [nnet/solution1/nnet.cpp:161]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [nnet/solution1/nnet.cpp:113->nnet/solution1/nnet.cpp:163]

 <State 11> : 1.87ns
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%i_i = phi i7 [ 0, %0 ], [ %i, %5 ]"
ST_11 : Operation 50 [1/1] (1.48ns)   --->   "%exitcond7_i = icmp eq i7 %i_i, -8" [nnet/solution1/nnet.cpp:113->nnet/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_11 : Operation 52 [1/1] (1.87ns)   --->   "%i = add i7 %i_i, 1" [nnet/solution1/nnet.cpp:113->nnet/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %exitcond7_i, label %fc_layer1.exit.preheader, label %2" [nnet/solution1/nnet.cpp:113->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_i = zext i7 %i_i to i64" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i7 %i_i to i18" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%fc_layer1_out_V_addr = getelementptr [120 x i24]* %fc_layer1_out_V, i64 0, i64 %tmp_i" [nnet/solution1/nnet.cpp:115->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 57 [1/1] (1.76ns)   --->   "br label %3" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_11 : Operation 58 [1/1] (1.76ns)   --->   "br label %fc_layer1.exit" [nnet/solution1/nnet.cpp:127->nnet/solution1/nnet.cpp:164]

 <State 12> : 7.22ns
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i24 [ 0, %2 ], [ %tmp_24_i, %4 ]" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%j_i = phi i10 [ 0, %2 ], [ %j, %4 ]"
ST_12 : Operation 61 [1/1] (3.25ns)   --->   "store i24 %p_Val2_s, i24* %fc_layer1_out_V_addr, align 4" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_12 : Operation 62 [1/1] (1.77ns)   --->   "%exitcond_i = icmp eq i10 %j_i, -448" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"
ST_12 : Operation 64 [1/1] (1.95ns)   --->   "%j = add i10 %j_i, 1" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %4" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_i_21 = zext i10 %j_i to i64" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %j_i, i7 0)" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp to i18" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %j_i, i3 0)" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_s to i18" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_226 = sub i18 %p_shl_cast, %p_shl1_cast" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 72 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp_227 = add i18 %tmp_226, %tmp_i_cast" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_243_cast = sext i18 %tmp_227 to i64" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%fc_layer1_weights_V_s = getelementptr [69120 x i18]* @fc_layer1_weights_V, i64 0, i64 %tmp_243_cast" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 75 [2/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i18* %fc_layer1_weights_V_s, align 4" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%flatten_out_V_addr = getelementptr [576 x i24]* %flatten_out_V, i64 0, i64 %tmp_i_21" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_12 : Operation 77 [2/2] (3.25ns)   --->   "%flatten_out_V_load = load i24* %flatten_out_V_addr, align 4" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 13> : 3.25ns
ST_13 : Operation 78 [1/2] (3.25ns)   --->   "%fc_layer1_weights_V_1 = load i18* %fc_layer1_weights_V_s, align 4" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_13 : Operation 79 [1/2] (3.25ns)   --->   "%flatten_out_V_load = load i24* %flatten_out_V_addr, align 4" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 14> : 6.38ns
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%OP1_V_i_cast = sext i18 %fc_layer1_weights_V_1 to i41" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%OP2_V_i_cast = sext i24 %flatten_out_V_load to i41" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_14 : Operation 82 [1/1] (6.38ns)   --->   "%p_Val2_1 = mul i41 %OP2_V_i_cast, %OP1_V_i_cast" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 15> : 2.99ns
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str32) nounwind" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_15 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_21_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_s, i20 0)" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_22_i_cast = sext i41 %p_Val2_1 to i44" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_15 : Operation 86 [1/1] (2.98ns)   --->   "%p_Val2_2 = add i44 %tmp_22_i_cast, %tmp_21_i" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_24_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_2, i32 20, i32 43)" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "br label %3" [nnet/solution1/nnet.cpp:116->nnet/solution1/nnet.cpp:163]

 <State 16> : 7.07ns
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i24 %p_Val2_s to i23" [nnet/solution1/nnet.cpp:117->nnet/solution1/nnet.cpp:163]
ST_16 : Operation 90 [1/1] (2.45ns)   --->   "%tmp_i_i = icmp sgt i24 %p_Val2_s, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:119->nnet/solution1/nnet.cpp:163]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/1] (1.37ns)   --->   "%agg_result_V_i_i = select i1 %tmp_i_i, i23 %tmp_70, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:119->nnet/solution1/nnet.cpp:163]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_V_i_i_cas = zext i23 %agg_result_V_i_i to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:119->nnet/solution1/nnet.cpp:163]
ST_16 : Operation 93 [1/1] (3.25ns)   --->   "store i24 %agg_result_V_i_i_cas, i24* %fc_layer1_out_V_addr, align 4" [nnet/solution1/nnet.cpp:119->nnet/solution1/nnet.cpp:163]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [nnet/solution1/nnet.cpp:113->nnet/solution1/nnet.cpp:163]

 <State 17> : 1.87ns
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%i_i8 = phi i7 [ %i_3, %9 ], [ 0, %fc_layer1.exit.preheader ]"
ST_17 : Operation 96 [1/1] (1.48ns)   --->   "%exitcond6_i = icmp eq i7 %i_i8, -44" [nnet/solution1/nnet.cpp:127->nnet/solution1/nnet.cpp:164]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_17 : Operation 98 [1/1] (1.87ns)   --->   "%i_3 = add i7 %i_i8, 1" [nnet/solution1/nnet.cpp:127->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %fc_layer2.exit.preheader, label %6" [nnet/solution1/nnet.cpp:127->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_i9 = zext i7 %i_i8 to i64" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_i9_cast = zext i7 %i_i8 to i14" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%fc_layer2_out_V_addr = getelementptr [84 x i24]* %fc_layer2_out_V, i64 0, i64 %tmp_i9" [nnet/solution1/nnet.cpp:129->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 103 [1/1] (1.76ns)   --->   "br label %7" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_17 : Operation 104 [1/1] (1.76ns)   --->   "br label %fc_layer2.exit" [nnet/solution1/nnet.cpp:141->nnet/solution1/nnet.cpp:165]

 <State 18> : 5.29ns
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i24 [ 0, %6 ], [ %tmp_19_i, %8 ]" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%j_i1 = phi i7 [ 0, %6 ], [ %j_1, %8 ]"
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%phi_mul = phi i14 [ 0, %6 ], [ %next_mul, %8 ]"
ST_18 : Operation 108 [1/1] (3.25ns)   --->   "store i24 %p_Val2_3, i24* %fc_layer2_out_V_addr, align 4" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_18 : Operation 109 [1/1] (1.48ns)   --->   "%exitcond_i1 = icmp eq i7 %j_i1, -8" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"
ST_18 : Operation 111 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j_i1, 1" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %9, label %8" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i7 %j_i1 to i64" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 114 [1/1] (2.03ns)   --->   "%next_mul = add i14 %phi_mul, 84"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (2.03ns)   --->   "%tmp_228 = add i14 %phi_mul, %tmp_i9_cast" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_245_cast = zext i14 %tmp_228 to i64" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%fc_layer2_weights_V_s = getelementptr [10080 x i19]* @fc_layer2_weights_V, i64 0, i64 %tmp_245_cast" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 118 [2/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i19* %fc_layer2_weights_V_s, align 4" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%fc_layer1_out_V_addr_1 = getelementptr [120 x i24]* %fc_layer1_out_V, i64 0, i64 %tmp_i1" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_18 : Operation 120 [2/2] (3.25ns)   --->   "%fc_layer1_out_V_load = load i24* %fc_layer1_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 19> : 3.25ns
ST_19 : Operation 121 [1/2] (3.25ns)   --->   "%fc_layer2_weights_V_1 = load i19* %fc_layer2_weights_V_s, align 4" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_19 : Operation 122 [1/2] (3.25ns)   --->   "%fc_layer1_out_V_load = load i24* %fc_layer1_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 20> : 6.38ns
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%OP1_V_i14_cast = sext i19 %fc_layer2_weights_V_1 to i42" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%OP2_V_i17_cast = sext i24 %fc_layer1_out_V_load to i42" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_20 : Operation 125 [1/1] (6.38ns)   --->   "%p_Val2_4 = mul i42 %OP2_V_i17_cast, %OP1_V_i14_cast" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 21> : 2.99ns
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str33) nounwind" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_16_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_3, i20 0)" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_17_i_cast = sext i42 %p_Val2_4 to i44" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_21 : Operation 129 [1/1] (2.98ns)   --->   "%p_Val2_5 = add i44 %tmp_17_i_cast, %tmp_16_i" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_19_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_5, i32 20, i32 43)" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "br label %7" [nnet/solution1/nnet.cpp:130->nnet/solution1/nnet.cpp:164]

 <State 22> : 7.07ns
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i24 %p_Val2_3 to i23" [nnet/solution1/nnet.cpp:131->nnet/solution1/nnet.cpp:164]
ST_22 : Operation 133 [1/1] (2.45ns)   --->   "%tmp_i_i1 = icmp sgt i24 %p_Val2_3, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:133->nnet/solution1/nnet.cpp:164]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [1/1] (1.37ns)   --->   "%agg_result_V_i_i1 = select i1 %tmp_i_i1, i23 %tmp_71, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:133->nnet/solution1/nnet.cpp:164]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%agg_result_V_i_i20_c = zext i23 %agg_result_V_i_i1 to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:133->nnet/solution1/nnet.cpp:164]
ST_22 : Operation 136 [1/1] (3.25ns)   --->   "store i24 %agg_result_V_i_i20_c, i24* %fc_layer2_out_V_addr, align 4" [nnet/solution1/nnet.cpp:133->nnet/solution1/nnet.cpp:164]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "br label %fc_layer1.exit" [nnet/solution1/nnet.cpp:127->nnet/solution1/nnet.cpp:164]

 <State 23> : 1.77ns
ST_23 : Operation 138 [1/1] (0.00ns)   --->   "%i_i1 = phi i4 [ %i_4, %13 ], [ 0, %fc_layer2.exit.preheader ]"
ST_23 : Operation 139 [1/1] (1.30ns)   --->   "%exitcond5_i = icmp eq i4 %i_i1, -6" [nnet/solution1/nnet.cpp:141->nnet/solution1/nnet.cpp:165]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_23 : Operation 141 [1/1] (1.73ns)   --->   "%i_4 = add i4 %i_i1, 1" [nnet/solution1/nnet.cpp:141->nnet/solution1/nnet.cpp:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %fc_layer3.exit, label %10" [nnet/solution1/nnet.cpp:141->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_i1_25 = zext i4 %i_i1 to i64" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i4 %i_i1 to i11" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 145 [1/1] (0.00ns)   --->   "%fc_layer3_out_V_addr = getelementptr [10 x i24]* %fc_layer3_out_V, i64 0, i64 %tmp_i1_25" [nnet/solution1/nnet.cpp:143->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 146 [1/1] (1.76ns)   --->   "br label %11" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:166]

 <State 24> : 7.01ns
ST_24 : Operation 148 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i24 [ 0, %10 ], [ %tmp_14_i, %12 ]" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "%j_i2 = phi i7 [ 0, %10 ], [ %j_2, %12 ]"
ST_24 : Operation 150 [1/1] (2.32ns)   --->   "store i24 %p_Val2_6, i24* %fc_layer3_out_V_addr, align 4" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_24 : Operation 151 [1/1] (1.48ns)   --->   "%exitcond_i2 = icmp eq i7 %j_i2, -44" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 152 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_24 : Operation 153 [1/1] (1.87ns)   --->   "%j_2 = add i7 %j_i2, 1" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %exitcond_i2, label %13, label %12" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i7 %j_i2 to i64" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_229 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %j_i2, i3 0)" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %tmp_229 to i11" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_230 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %j_i2, i1 false)" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i8 %tmp_230 to i11" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_231 = add i11 %p_shl3_cast, %p_shl2_cast" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 161 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_232 = add i11 %tmp_231, %tmp_i1_cast" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_249_cast = zext i11 %tmp_232 to i64" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_s = getelementptr [840 x i20]* @fc_layer3_weights_V, i64 0, i64 %tmp_249_cast" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 164 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i20* %fc_layer3_weights_V_s, align 4" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%fc_layer2_out_V_addr_1 = getelementptr [84 x i24]* %fc_layer2_out_V, i64 0, i64 %tmp_i2" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_24 : Operation 166 [2/2] (3.25ns)   --->   "%fc_layer2_out_V_load = load i24* %fc_layer2_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 25> : 3.25ns
ST_25 : Operation 167 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i20* %fc_layer3_weights_V_s, align 4" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 20> <Depth = 840> <ROM>
ST_25 : Operation 168 [1/2] (3.25ns)   --->   "%fc_layer2_out_V_load = load i24* %fc_layer2_out_V_addr_1, align 4" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>

 <State 26> : 6.54ns
ST_26 : Operation 169 [1/1] (0.00ns)   --->   "%OP1_V_i27_cast = sext i20 %fc_layer3_weights_V_1 to i43" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%OP2_V_i30_cast = sext i24 %fc_layer2_out_V_load to i43" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_26 : Operation 171 [1/1] (6.54ns)   --->   "%p_Val2_7 = mul i43 %OP2_V_i30_cast, %OP1_V_i27_cast" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.54> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 2.99ns
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str34) nounwind" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_11_i = call i44 @_ssdm_op_BitConcatenate.i44.i24.i20(i24 %p_Val2_6, i20 0)" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_27 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_12_i_cast = sext i43 %p_Val2_7 to i44" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_27 : Operation 175 [1/1] (2.98ns)   --->   "%p_Val2_8 = add i44 %tmp_12_i_cast, %tmp_11_i" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_14_i = call i24 @_ssdm_op_PartSelect.i24.i44.i32.i32(i44 %p_Val2_8, i32 20, i32 43)" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_27 : Operation 177 [1/1] (0.00ns)   --->   "br label %11" [nnet/solution1/nnet.cpp:144->nnet/solution1/nnet.cpp:165]

 <State 28> : 6.14ns
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i24 %p_Val2_6 to i23" [nnet/solution1/nnet.cpp:145->nnet/solution1/nnet.cpp:165]
ST_28 : Operation 179 [1/1] (2.45ns)   --->   "%tmp_i_i2 = icmp sgt i24 %p_Val2_6, 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:147->nnet/solution1/nnet.cpp:165]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (1.37ns)   --->   "%agg_result_V_i_i2 = select i1 %tmp_i_i2, i23 %tmp_72, i23 0" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:147->nnet/solution1/nnet.cpp:165]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 181 [1/1] (0.00ns)   --->   "%agg_result_V_i_i33_c = zext i23 %agg_result_V_i_i2 to i24" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:13->nnet/solution1/nnet.cpp:147->nnet/solution1/nnet.cpp:165]
ST_28 : Operation 182 [1/1] (2.32ns)   --->   "store i24 %agg_result_V_i_i33_c, i24* %fc_layer3_out_V_addr, align 4" [nnet/solution1/nnet.cpp:147->nnet/solution1/nnet.cpp:165]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 10> <RAM>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "br label %fc_layer2.exit" [nnet/solution1/nnet.cpp:141->nnet/solution1/nnet.cpp:165]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pool_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ pool_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ flatten_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc_layer3_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer3_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_30            (call             ) [ 00000000000000000000000000000]
StgValue_32            (call             ) [ 00000000000000000000000000000]
StgValue_34            (call             ) [ 00000000000000000000000000000]
StgValue_36            (call             ) [ 00000000000000000000000000000]
StgValue_38            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_39            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_40            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_41            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_42            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_43            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_44            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_45            (specbitsmap      ) [ 00000000000000000000000000000]
StgValue_46            (spectopmodule    ) [ 00000000000000000000000000000]
StgValue_47            (call             ) [ 00000000000000000000000000000]
StgValue_48            (br               ) [ 00000000001111111000000000000]
i_i                    (phi              ) [ 00000000000100000000000000000]
exitcond7_i            (icmp             ) [ 00000000000111111000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000000]
i                      (add              ) [ 00000000001111111000000000000]
StgValue_53            (br               ) [ 00000000000000000000000000000]
tmp_i                  (zext             ) [ 00000000000000000000000000000]
tmp_i_cast             (zext             ) [ 00000000000011110000000000000]
fc_layer1_out_V_addr   (getelementptr    ) [ 00000000000011111000000000000]
StgValue_57            (br               ) [ 00000000000111111000000000000]
StgValue_58            (br               ) [ 00000000000111111111111000000]
p_Val2_s               (phi              ) [ 00000000000011111000000000000]
j_i                    (phi              ) [ 00000000000010000000000000000]
StgValue_61            (store            ) [ 00000000000000000000000000000]
exitcond_i             (icmp             ) [ 00000000000111111000000000000]
empty_20               (speclooptripcount) [ 00000000000000000000000000000]
j                      (add              ) [ 00000000000111111000000000000]
StgValue_65            (br               ) [ 00000000000000000000000000000]
tmp_i_21               (zext             ) [ 00000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl_cast             (zext             ) [ 00000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl1_cast            (zext             ) [ 00000000000000000000000000000]
tmp_226                (sub              ) [ 00000000000000000000000000000]
tmp_227                (add              ) [ 00000000000000000000000000000]
tmp_243_cast           (sext             ) [ 00000000000000000000000000000]
fc_layer1_weights_V_s  (getelementptr    ) [ 00000000000001000000000000000]
flatten_out_V_addr     (getelementptr    ) [ 00000000000001000000000000000]
fc_layer1_weights_V_1  (load             ) [ 00000000000000100000000000000]
flatten_out_V_load     (load             ) [ 00000000000000100000000000000]
OP1_V_i_cast           (sext             ) [ 00000000000000000000000000000]
OP2_V_i_cast           (sext             ) [ 00000000000000000000000000000]
p_Val2_1               (mul              ) [ 00000000000000010000000000000]
StgValue_83            (specloopname     ) [ 00000000000000000000000000000]
tmp_21_i               (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_22_i_cast          (sext             ) [ 00000000000000000000000000000]
p_Val2_2               (add              ) [ 00000000000000000000000000000]
tmp_24_i               (partselect       ) [ 00000000000111111000000000000]
StgValue_88            (br               ) [ 00000000000111111000000000000]
tmp_70                 (trunc            ) [ 00000000000000000000000000000]
tmp_i_i                (icmp             ) [ 00000000000000000000000000000]
agg_result_V_i_i       (select           ) [ 00000000000000000000000000000]
agg_result_V_i_i_cas   (zext             ) [ 00000000000000000000000000000]
StgValue_93            (store            ) [ 00000000000000000000000000000]
StgValue_94            (br               ) [ 00000000001111111000000000000]
i_i8                   (phi              ) [ 00000000000000000100000000000]
exitcond6_i            (icmp             ) [ 00000000000000000111111000000]
empty_22               (speclooptripcount) [ 00000000000000000000000000000]
i_3                    (add              ) [ 00000000000100000111111000000]
StgValue_99            (br               ) [ 00000000000000000000000000000]
tmp_i9                 (zext             ) [ 00000000000000000000000000000]
tmp_i9_cast            (zext             ) [ 00000000000000000011110000000]
fc_layer2_out_V_addr   (getelementptr    ) [ 00000000000000000011111000000]
StgValue_103           (br               ) [ 00000000000000000111111000000]
StgValue_104           (br               ) [ 00000000000000000111111111111]
p_Val2_3               (phi              ) [ 00000000000000000011111000000]
j_i1                   (phi              ) [ 00000000000000000010000000000]
phi_mul                (phi              ) [ 00000000000000000010000000000]
StgValue_108           (store            ) [ 00000000000000000000000000000]
exitcond_i1            (icmp             ) [ 00000000000000000111111000000]
empty_23               (speclooptripcount) [ 00000000000000000000000000000]
j_1                    (add              ) [ 00000000000000000111111000000]
StgValue_112           (br               ) [ 00000000000000000000000000000]
tmp_i1                 (zext             ) [ 00000000000000000000000000000]
next_mul               (add              ) [ 00000000000000000111111000000]
tmp_228                (add              ) [ 00000000000000000000000000000]
tmp_245_cast           (zext             ) [ 00000000000000000000000000000]
fc_layer2_weights_V_s  (getelementptr    ) [ 00000000000000000001000000000]
fc_layer1_out_V_addr_1 (getelementptr    ) [ 00000000000000000001000000000]
fc_layer2_weights_V_1  (load             ) [ 00000000000000000000100000000]
fc_layer1_out_V_load   (load             ) [ 00000000000000000000100000000]
OP1_V_i14_cast         (sext             ) [ 00000000000000000000000000000]
OP2_V_i17_cast         (sext             ) [ 00000000000000000000000000000]
p_Val2_4               (mul              ) [ 00000000000000000000010000000]
StgValue_126           (specloopname     ) [ 00000000000000000000000000000]
tmp_16_i               (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_17_i_cast          (sext             ) [ 00000000000000000000000000000]
p_Val2_5               (add              ) [ 00000000000000000000000000000]
tmp_19_i               (partselect       ) [ 00000000000000000111111000000]
StgValue_131           (br               ) [ 00000000000000000111111000000]
tmp_71                 (trunc            ) [ 00000000000000000000000000000]
tmp_i_i1               (icmp             ) [ 00000000000000000000000000000]
agg_result_V_i_i1      (select           ) [ 00000000000000000000000000000]
agg_result_V_i_i20_c   (zext             ) [ 00000000000000000000000000000]
StgValue_136           (store            ) [ 00000000000000000000000000000]
StgValue_137           (br               ) [ 00000000000100000111111000000]
i_i1                   (phi              ) [ 00000000000000000000000100000]
exitcond5_i            (icmp             ) [ 00000000000000000000000111111]
empty_24               (speclooptripcount) [ 00000000000000000000000000000]
i_4                    (add              ) [ 00000000000000000100000111111]
StgValue_142           (br               ) [ 00000000000000000000000000000]
tmp_i1_25              (zext             ) [ 00000000000000000000000000000]
tmp_i1_cast            (zext             ) [ 00000000000000000000000011110]
fc_layer3_out_V_addr   (getelementptr    ) [ 00000000000000000000000011111]
StgValue_146           (br               ) [ 00000000000000000000000111111]
StgValue_147           (ret              ) [ 00000000000000000000000000000]
p_Val2_6               (phi              ) [ 00000000000000000000000011111]
j_i2                   (phi              ) [ 00000000000000000000000010000]
StgValue_150           (store            ) [ 00000000000000000000000000000]
exitcond_i2            (icmp             ) [ 00000000000000000000000111111]
empty_26               (speclooptripcount) [ 00000000000000000000000000000]
j_2                    (add              ) [ 00000000000000000000000111111]
StgValue_154           (br               ) [ 00000000000000000000000000000]
tmp_i2                 (zext             ) [ 00000000000000000000000000000]
tmp_229                (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl2_cast            (zext             ) [ 00000000000000000000000000000]
tmp_230                (bitconcatenate   ) [ 00000000000000000000000000000]
p_shl3_cast            (zext             ) [ 00000000000000000000000000000]
tmp_231                (add              ) [ 00000000000000000000000000000]
tmp_232                (add              ) [ 00000000000000000000000000000]
tmp_249_cast           (zext             ) [ 00000000000000000000000000000]
fc_layer3_weights_V_s  (getelementptr    ) [ 00000000000000000000000001000]
fc_layer2_out_V_addr_1 (getelementptr    ) [ 00000000000000000000000001000]
fc_layer3_weights_V_1  (load             ) [ 00000000000000000000000000100]
fc_layer2_out_V_load   (load             ) [ 00000000000000000000000000100]
OP1_V_i27_cast         (sext             ) [ 00000000000000000000000000000]
OP2_V_i30_cast         (sext             ) [ 00000000000000000000000000000]
p_Val2_7               (mul              ) [ 00000000000000000000000000010]
StgValue_172           (specloopname     ) [ 00000000000000000000000000000]
tmp_11_i               (bitconcatenate   ) [ 00000000000000000000000000000]
tmp_12_i_cast          (sext             ) [ 00000000000000000000000000000]
p_Val2_8               (add              ) [ 00000000000000000000000000000]
tmp_14_i               (partselect       ) [ 00000000000000000000000111111]
StgValue_177           (br               ) [ 00000000000000000000000111111]
tmp_72                 (trunc            ) [ 00000000000000000000000000000]
tmp_i_i2               (icmp             ) [ 00000000000000000000000000000]
agg_result_V_i_i2      (select           ) [ 00000000000000000000000000000]
agg_result_V_i_i33_c   (zext             ) [ 00000000000000000000000000000]
StgValue_182           (store            ) [ 00000000000000000000000000000]
StgValue_183           (br               ) [ 00000000000000000100000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_layer1_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_layer2_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool_layer1_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1_out_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pool_layer2_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="flatten_out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc_layer1_out_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc_layer2_out_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_out_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc_layer3_out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_layer1_weights_31">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_layer1_weights_29">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_layer1_weights_27">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_layer1_weights_25">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_layer1_weights_23">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_layer1_weights_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_layer1_weights_19">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_layer1_weights_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_layer1_weights_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_layer1_weights_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_layer1_weights_11">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_layer1_weights_9">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_layer1_weights_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_layer1_weights_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_layer1_weights_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_layer1_weights_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_layer1_bias_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="image_V_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V_0"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_layer2_weights_63">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_63"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_layer2_weights_61">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_61"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_layer2_weights_59">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_59"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_layer2_weights_57">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_57"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_layer2_weights_55">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_55"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_layer2_weights_53">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_53"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_layer2_weights_51">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_51"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_layer2_weights_49">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_49"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_layer2_weights_47">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_47"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_layer2_weights_45">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_45"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="conv_layer2_weights_43">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_43"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="conv_layer2_weights_41">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_41"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="conv_layer2_weights_39">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_39"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="conv_layer2_weights_37">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_37"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="conv_layer2_weights_35">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_35"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="conv_layer2_weights_33">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_33"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="conv_layer2_weights_31">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_31"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="conv_layer2_weights_29">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="conv_layer2_weights_27">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_27"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="conv_layer2_weights_25">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_25"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="conv_layer2_weights_23">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_23"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="conv_layer2_weights_21">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="conv_layer2_weights_19">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="conv_layer2_weights_17">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="conv_layer2_weights_15">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="conv_layer2_weights_13">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="conv_layer2_weights_11">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="conv_layer2_weights_9">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="conv_layer2_weights_7">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="conv_layer2_weights_5">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="conv_layer2_weights_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="conv_layer2_weights_1">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="conv_layer2_bias_V">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="fc_layer1_weights_V">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="fc_layer2_weights_V">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="fc_layer3_weights_V">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer3_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_layer2"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flatten"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_str"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i44.i24.i20"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="210" class="1004" name="fc_layer1_out_V_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="7" slack="0"/>
<pin id="214" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_out_V_addr/11 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="0"/>
<pin id="220" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_61/12 StgValue_93/16 fc_layer1_out_V_load/18 "/>
</bind>
</comp>

<comp id="221" class="1004" name="fc_layer1_weights_V_s_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="18" slack="0"/>
<pin id="225" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_weights_V_s/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="17" slack="0"/>
<pin id="230" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="231" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer1_weights_V_1/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="flatten_out_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flatten_out_V_addr/12 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="243" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flatten_out_V_load/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="fc_layer2_out_V_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="24" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="7" slack="0"/>
<pin id="249" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_out_V_addr/17 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="24" slack="0"/>
<pin id="255" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_108/18 StgValue_136/22 fc_layer2_out_V_load/24 "/>
</bind>
</comp>

<comp id="256" class="1004" name="fc_layer2_weights_V_s_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="19" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="14" slack="0"/>
<pin id="260" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_weights_V_s/18 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="266" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer2_weights_V_1/18 "/>
</bind>
</comp>

<comp id="268" class="1004" name="fc_layer1_out_V_addr_1_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="7" slack="0"/>
<pin id="272" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer1_out_V_addr_1/18 "/>
</bind>
</comp>

<comp id="276" class="1004" name="fc_layer3_out_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="24" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="4" slack="0"/>
<pin id="280" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_out_V_addr/23 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="1"/>
<pin id="285" dir="0" index="1" bw="24" slack="0"/>
<pin id="286" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_150/24 StgValue_182/28 "/>
</bind>
</comp>

<comp id="287" class="1004" name="fc_layer3_weights_V_s_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="20" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="11" slack="0"/>
<pin id="291" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer3_weights_V_s/24 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="297" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc_layer3_weights_V_1/24 "/>
</bind>
</comp>

<comp id="299" class="1004" name="fc_layer2_out_V_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="24" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc_layer2_out_V_addr_1/24 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_i_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="1"/>
<pin id="309" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_i_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/11 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_Val2_s_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="1"/>
<pin id="320" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Val2_s_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="24" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/12 "/>
</bind>
</comp>

<comp id="331" class="1005" name="j_i_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="j_i_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="10" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/12 "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_i8_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="1"/>
<pin id="344" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_i8 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="i_i8_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="1" slack="1"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i8/17 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_Val2_3_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="24" slack="1"/>
<pin id="355" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Val2_3_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="24" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/18 "/>
</bind>
</comp>

<comp id="366" class="1005" name="j_i1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="1"/>
<pin id="368" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i1 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="j_i1_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i1/18 "/>
</bind>
</comp>

<comp id="377" class="1005" name="phi_mul_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="14" slack="1"/>
<pin id="379" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="phi_mul_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="14" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/18 "/>
</bind>
</comp>

<comp id="388" class="1005" name="i_i1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i1 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="i_i1_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="1" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i1/23 "/>
</bind>
</comp>

<comp id="399" class="1005" name="p_Val2_6_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="24" slack="1"/>
<pin id="401" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_Val2_6_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="24" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_6/24 "/>
</bind>
</comp>

<comp id="412" class="1005" name="j_i2_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="1"/>
<pin id="414" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_i2 (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="j_i2_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="7" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i2/24 "/>
</bind>
</comp>

<comp id="423" class="1004" name="grp_pool_layer1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="0" slack="0"/>
<pin id="425" dir="0" index="1" bw="24" slack="0"/>
<pin id="426" dir="0" index="2" bw="24" slack="0"/>
<pin id="427" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_31/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_conv_layer2_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="0" slack="0"/>
<pin id="433" dir="0" index="1" bw="24" slack="0"/>
<pin id="434" dir="0" index="2" bw="24" slack="0"/>
<pin id="435" dir="0" index="3" bw="19" slack="0"/>
<pin id="436" dir="0" index="4" bw="19" slack="0"/>
<pin id="437" dir="0" index="5" bw="19" slack="0"/>
<pin id="438" dir="0" index="6" bw="19" slack="0"/>
<pin id="439" dir="0" index="7" bw="19" slack="0"/>
<pin id="440" dir="0" index="8" bw="19" slack="0"/>
<pin id="441" dir="0" index="9" bw="19" slack="0"/>
<pin id="442" dir="0" index="10" bw="19" slack="0"/>
<pin id="443" dir="0" index="11" bw="19" slack="0"/>
<pin id="444" dir="0" index="12" bw="19" slack="0"/>
<pin id="445" dir="0" index="13" bw="19" slack="0"/>
<pin id="446" dir="0" index="14" bw="19" slack="0"/>
<pin id="447" dir="0" index="15" bw="19" slack="0"/>
<pin id="448" dir="0" index="16" bw="19" slack="0"/>
<pin id="449" dir="0" index="17" bw="19" slack="0"/>
<pin id="450" dir="0" index="18" bw="19" slack="0"/>
<pin id="451" dir="0" index="19" bw="19" slack="0"/>
<pin id="452" dir="0" index="20" bw="19" slack="0"/>
<pin id="453" dir="0" index="21" bw="19" slack="0"/>
<pin id="454" dir="0" index="22" bw="19" slack="0"/>
<pin id="455" dir="0" index="23" bw="19" slack="0"/>
<pin id="456" dir="0" index="24" bw="19" slack="0"/>
<pin id="457" dir="0" index="25" bw="19" slack="0"/>
<pin id="458" dir="0" index="26" bw="19" slack="0"/>
<pin id="459" dir="0" index="27" bw="19" slack="0"/>
<pin id="460" dir="0" index="28" bw="19" slack="0"/>
<pin id="461" dir="0" index="29" bw="19" slack="0"/>
<pin id="462" dir="0" index="30" bw="19" slack="0"/>
<pin id="463" dir="0" index="31" bw="19" slack="0"/>
<pin id="464" dir="0" index="32" bw="19" slack="0"/>
<pin id="465" dir="0" index="33" bw="19" slack="0"/>
<pin id="466" dir="0" index="34" bw="19" slack="0"/>
<pin id="467" dir="0" index="35" bw="20" slack="0"/>
<pin id="468" dir="1" index="36" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_33/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_conv_layer1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="0" slack="0"/>
<pin id="507" dir="0" index="1" bw="24" slack="0"/>
<pin id="508" dir="0" index="2" bw="19" slack="0"/>
<pin id="509" dir="0" index="3" bw="19" slack="0"/>
<pin id="510" dir="0" index="4" bw="19" slack="0"/>
<pin id="511" dir="0" index="5" bw="19" slack="0"/>
<pin id="512" dir="0" index="6" bw="19" slack="0"/>
<pin id="513" dir="0" index="7" bw="19" slack="0"/>
<pin id="514" dir="0" index="8" bw="19" slack="0"/>
<pin id="515" dir="0" index="9" bw="19" slack="0"/>
<pin id="516" dir="0" index="10" bw="19" slack="0"/>
<pin id="517" dir="0" index="11" bw="19" slack="0"/>
<pin id="518" dir="0" index="12" bw="19" slack="0"/>
<pin id="519" dir="0" index="13" bw="19" slack="0"/>
<pin id="520" dir="0" index="14" bw="19" slack="0"/>
<pin id="521" dir="0" index="15" bw="19" slack="0"/>
<pin id="522" dir="0" index="16" bw="19" slack="0"/>
<pin id="523" dir="0" index="17" bw="19" slack="0"/>
<pin id="524" dir="0" index="18" bw="21" slack="0"/>
<pin id="525" dir="0" index="19" bw="20" slack="0"/>
<pin id="526" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_29/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="grp_pool_layer2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="0" slack="0"/>
<pin id="549" dir="0" index="1" bw="24" slack="0"/>
<pin id="550" dir="0" index="2" bw="24" slack="0"/>
<pin id="551" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/7 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_flatten_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="0" slack="0"/>
<pin id="557" dir="0" index="1" bw="24" slack="0"/>
<pin id="558" dir="0" index="2" bw="24" slack="0"/>
<pin id="559" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="exitcond7_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="7" slack="0"/>
<pin id="565" dir="0" index="1" bw="7" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="i_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="7" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_i_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="7" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/11 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_i_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/11 "/>
</bind>
</comp>

<comp id="584" class="1004" name="exitcond_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="10" slack="0"/>
<pin id="586" dir="0" index="1" bw="10" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="j_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_i_21_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_21/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="17" slack="0"/>
<pin id="603" dir="0" index="1" bw="10" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="p_shl_cast_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="17" slack="0"/>
<pin id="611" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_s_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="13" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="p_shl1_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="13" slack="0"/>
<pin id="623" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_226_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="17" slack="0"/>
<pin id="627" dir="0" index="1" bw="13" slack="0"/>
<pin id="628" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_226/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_227_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="18" slack="0"/>
<pin id="633" dir="0" index="1" bw="7" slack="1"/>
<pin id="634" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_227/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_243_cast_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="18" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_243_cast/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="OP1_V_i_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="18" slack="1"/>
<pin id="643" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i_cast/14 "/>
</bind>
</comp>

<comp id="644" class="1004" name="OP2_V_i_cast_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="24" slack="1"/>
<pin id="646" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i_cast/14 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_21_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="44" slack="0"/>
<pin id="649" dir="0" index="1" bw="24" slack="3"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21_i/15 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_22_i_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="41" slack="1"/>
<pin id="657" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_i_cast/15 "/>
</bind>
</comp>

<comp id="658" class="1004" name="p_Val2_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="41" slack="0"/>
<pin id="660" dir="0" index="1" bw="44" slack="0"/>
<pin id="661" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/15 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_24_i_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="24" slack="0"/>
<pin id="666" dir="0" index="1" bw="44" slack="0"/>
<pin id="667" dir="0" index="2" bw="6" slack="0"/>
<pin id="668" dir="0" index="3" bw="7" slack="0"/>
<pin id="669" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24_i/15 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_70_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="24" slack="1"/>
<pin id="676" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/16 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_i_i_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="24" slack="1"/>
<pin id="680" dir="0" index="1" bw="24" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/16 "/>
</bind>
</comp>

<comp id="684" class="1004" name="agg_result_V_i_i_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="23" slack="0"/>
<pin id="687" dir="0" index="2" bw="23" slack="0"/>
<pin id="688" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_i_i/16 "/>
</bind>
</comp>

<comp id="692" class="1004" name="agg_result_V_i_i_cas_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="23" slack="0"/>
<pin id="694" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_i_i_cas/16 "/>
</bind>
</comp>

<comp id="697" class="1004" name="exitcond6_i_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="0" index="1" bw="7" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6_i/17 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="7" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/17 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_i9_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i9/17 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_i9_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="7" slack="0"/>
<pin id="716" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i9_cast/17 "/>
</bind>
</comp>

<comp id="718" class="1004" name="exitcond_i1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="7" slack="0"/>
<pin id="720" dir="0" index="1" bw="7" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/18 "/>
</bind>
</comp>

<comp id="724" class="1004" name="j_1_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="7" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/18 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_i1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="7" slack="0"/>
<pin id="732" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1/18 "/>
</bind>
</comp>

<comp id="735" class="1004" name="next_mul_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="14" slack="0"/>
<pin id="737" dir="0" index="1" bw="8" slack="0"/>
<pin id="738" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/18 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_228_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="14" slack="0"/>
<pin id="743" dir="0" index="1" bw="7" slack="1"/>
<pin id="744" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_228/18 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_245_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="14" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_245_cast/18 "/>
</bind>
</comp>

<comp id="751" class="1004" name="OP1_V_i14_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="19" slack="1"/>
<pin id="753" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i14_cast/20 "/>
</bind>
</comp>

<comp id="754" class="1004" name="OP2_V_i17_cast_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="24" slack="1"/>
<pin id="756" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i17_cast/20 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_16_i_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="44" slack="0"/>
<pin id="759" dir="0" index="1" bw="24" slack="3"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16_i/21 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_17_i_cast_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="42" slack="1"/>
<pin id="767" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_i_cast/21 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_Val2_5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="42" slack="0"/>
<pin id="770" dir="0" index="1" bw="44" slack="0"/>
<pin id="771" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5/21 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_19_i_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="24" slack="0"/>
<pin id="776" dir="0" index="1" bw="44" slack="0"/>
<pin id="777" dir="0" index="2" bw="6" slack="0"/>
<pin id="778" dir="0" index="3" bw="7" slack="0"/>
<pin id="779" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19_i/21 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_71_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="24" slack="1"/>
<pin id="786" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/22 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_i_i1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="24" slack="1"/>
<pin id="790" dir="0" index="1" bw="24" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i1/22 "/>
</bind>
</comp>

<comp id="794" class="1004" name="agg_result_V_i_i1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="23" slack="0"/>
<pin id="797" dir="0" index="2" bw="23" slack="0"/>
<pin id="798" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_i_i1/22 "/>
</bind>
</comp>

<comp id="802" class="1004" name="agg_result_V_i_i20_c_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="23" slack="0"/>
<pin id="804" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_i_i20_c/22 "/>
</bind>
</comp>

<comp id="807" class="1004" name="exitcond5_i_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="0"/>
<pin id="809" dir="0" index="1" bw="4" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5_i/23 "/>
</bind>
</comp>

<comp id="813" class="1004" name="i_4_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/23 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_i1_25_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="0"/>
<pin id="821" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_25/23 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_i1_cast_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="0"/>
<pin id="826" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/23 "/>
</bind>
</comp>

<comp id="828" class="1004" name="exitcond_i2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="7" slack="0"/>
<pin id="830" dir="0" index="1" bw="7" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i2/24 "/>
</bind>
</comp>

<comp id="834" class="1004" name="j_2_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="7" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/24 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_i2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="7" slack="0"/>
<pin id="842" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i2/24 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_229_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="0"/>
<pin id="847" dir="0" index="1" bw="7" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_229/24 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_shl2_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="0"/>
<pin id="855" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/24 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_230_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="7" slack="0"/>
<pin id="860" dir="0" index="2" bw="1" slack="0"/>
<pin id="861" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_230/24 "/>
</bind>
</comp>

<comp id="865" class="1004" name="p_shl3_cast_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="0"/>
<pin id="867" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/24 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_231_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="10" slack="0"/>
<pin id="872" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_231/24 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_232_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="11" slack="0"/>
<pin id="877" dir="0" index="1" bw="4" slack="1"/>
<pin id="878" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_232/24 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_249_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="11" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_249_cast/24 "/>
</bind>
</comp>

<comp id="885" class="1004" name="OP1_V_i27_cast_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="20" slack="1"/>
<pin id="887" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i27_cast/26 "/>
</bind>
</comp>

<comp id="888" class="1004" name="OP2_V_i30_cast_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="24" slack="1"/>
<pin id="890" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i30_cast/26 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_Val2_7_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="24" slack="0"/>
<pin id="893" dir="0" index="1" bw="20" slack="0"/>
<pin id="894" dir="1" index="2" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/26 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_11_i_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="44" slack="0"/>
<pin id="899" dir="0" index="1" bw="24" slack="3"/>
<pin id="900" dir="0" index="2" bw="1" slack="0"/>
<pin id="901" dir="1" index="3" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_i/27 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_12_i_cast_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="43" slack="1"/>
<pin id="907" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_i_cast/27 "/>
</bind>
</comp>

<comp id="908" class="1004" name="p_Val2_8_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="43" slack="0"/>
<pin id="910" dir="0" index="1" bw="44" slack="0"/>
<pin id="911" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/27 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_14_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="24" slack="0"/>
<pin id="916" dir="0" index="1" bw="44" slack="0"/>
<pin id="917" dir="0" index="2" bw="6" slack="0"/>
<pin id="918" dir="0" index="3" bw="7" slack="0"/>
<pin id="919" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_i/27 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_72_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="24" slack="1"/>
<pin id="926" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/28 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_i_i2_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="24" slack="1"/>
<pin id="930" dir="0" index="1" bw="24" slack="0"/>
<pin id="931" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i2/28 "/>
</bind>
</comp>

<comp id="934" class="1004" name="agg_result_V_i_i2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="0"/>
<pin id="936" dir="0" index="1" bw="23" slack="0"/>
<pin id="937" dir="0" index="2" bw="23" slack="0"/>
<pin id="938" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_V_i_i2/28 "/>
</bind>
</comp>

<comp id="942" class="1004" name="agg_result_V_i_i33_c_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="23" slack="0"/>
<pin id="944" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_i_i33_c/28 "/>
</bind>
</comp>

<comp id="947" class="1007" name="p_Val2_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="24" slack="0"/>
<pin id="949" dir="0" index="1" bw="18" slack="0"/>
<pin id="950" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/14 "/>
</bind>
</comp>

<comp id="953" class="1007" name="p_Val2_4_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="24" slack="0"/>
<pin id="955" dir="0" index="1" bw="19" slack="0"/>
<pin id="956" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/20 "/>
</bind>
</comp>

<comp id="962" class="1005" name="i_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="7" slack="0"/>
<pin id="964" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_i_cast_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="18" slack="1"/>
<pin id="969" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_cast "/>
</bind>
</comp>

<comp id="972" class="1005" name="fc_layer1_out_V_addr_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="7" slack="1"/>
<pin id="974" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="j_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="10" slack="0"/>
<pin id="982" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="985" class="1005" name="fc_layer1_weights_V_s_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="17" slack="1"/>
<pin id="987" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_weights_V_s "/>
</bind>
</comp>

<comp id="990" class="1005" name="flatten_out_V_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="1"/>
<pin id="992" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="flatten_out_V_addr "/>
</bind>
</comp>

<comp id="995" class="1005" name="fc_layer1_weights_V_1_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="18" slack="1"/>
<pin id="997" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_weights_V_1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="flatten_out_V_load_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="24" slack="1"/>
<pin id="1002" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="flatten_out_V_load "/>
</bind>
</comp>

<comp id="1005" class="1005" name="p_Val2_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="41" slack="1"/>
<pin id="1007" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="tmp_24_i_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="24" slack="1"/>
<pin id="1012" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="1018" class="1005" name="i_3_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="0"/>
<pin id="1020" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="tmp_i9_cast_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="14" slack="1"/>
<pin id="1025" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i9_cast "/>
</bind>
</comp>

<comp id="1028" class="1005" name="fc_layer2_out_V_addr_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="7" slack="1"/>
<pin id="1030" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_addr "/>
</bind>
</comp>

<comp id="1036" class="1005" name="j_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="0"/>
<pin id="1038" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="next_mul_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="14" slack="0"/>
<pin id="1043" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1046" class="1005" name="fc_layer2_weights_V_s_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="14" slack="1"/>
<pin id="1048" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_s "/>
</bind>
</comp>

<comp id="1051" class="1005" name="fc_layer1_out_V_addr_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="7" slack="1"/>
<pin id="1053" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_addr_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="fc_layer2_weights_V_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="19" slack="1"/>
<pin id="1058" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_weights_V_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="fc_layer1_out_V_load_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="24" slack="1"/>
<pin id="1063" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer1_out_V_load "/>
</bind>
</comp>

<comp id="1066" class="1005" name="p_Val2_4_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="42" slack="1"/>
<pin id="1068" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp_19_i_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="24" slack="1"/>
<pin id="1073" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19_i "/>
</bind>
</comp>

<comp id="1079" class="1005" name="i_4_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="4" slack="0"/>
<pin id="1081" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="tmp_i1_cast_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="11" slack="1"/>
<pin id="1086" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1_cast "/>
</bind>
</comp>

<comp id="1089" class="1005" name="fc_layer3_out_V_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="4" slack="1"/>
<pin id="1091" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_out_V_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="j_2_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="7" slack="0"/>
<pin id="1099" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="fc_layer3_weights_V_s_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="10" slack="1"/>
<pin id="1104" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_s "/>
</bind>
</comp>

<comp id="1107" class="1005" name="fc_layer2_out_V_addr_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="7" slack="1"/>
<pin id="1109" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_addr_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="fc_layer3_weights_V_1_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="20" slack="1"/>
<pin id="1114" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer3_weights_V_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="fc_layer2_out_V_load_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="24" slack="1"/>
<pin id="1119" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="fc_layer2_out_V_load "/>
</bind>
</comp>

<comp id="1122" class="1005" name="p_Val2_7_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="43" slack="1"/>
<pin id="1124" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_14_i_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="24" slack="1"/>
<pin id="1129" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="150" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="226"><net_src comp="118" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="150" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="150" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="150" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="261"><net_src comp="120" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="150" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="150" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="268" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="150" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="292"><net_src comp="122" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="150" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="12" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="150" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="310"><net_src comp="140" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="152" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="330"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="334"><net_src comp="154" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="140" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="356"><net_src comp="152" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="357" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="365"><net_src comp="357" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="369"><net_src comp="140" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="188" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="194" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="402"><net_src comp="152" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="403" pin="4"/><net_sink comp="283" pin=1"/></net>

<net id="411"><net_src comp="403" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="415"><net_src comp="140" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="428"><net_src comp="126" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="4" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="0" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="469"><net_src comp="128" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="470"><net_src comp="2" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="471"><net_src comp="4" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="472"><net_src comp="52" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="473"><net_src comp="54" pin="0"/><net_sink comp="431" pin=4"/></net>

<net id="474"><net_src comp="56" pin="0"/><net_sink comp="431" pin=5"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="431" pin=6"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="431" pin=7"/></net>

<net id="477"><net_src comp="62" pin="0"/><net_sink comp="431" pin=8"/></net>

<net id="478"><net_src comp="64" pin="0"/><net_sink comp="431" pin=9"/></net>

<net id="479"><net_src comp="66" pin="0"/><net_sink comp="431" pin=10"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="431" pin=11"/></net>

<net id="481"><net_src comp="70" pin="0"/><net_sink comp="431" pin=12"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="431" pin=13"/></net>

<net id="483"><net_src comp="74" pin="0"/><net_sink comp="431" pin=14"/></net>

<net id="484"><net_src comp="76" pin="0"/><net_sink comp="431" pin=15"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="431" pin=16"/></net>

<net id="486"><net_src comp="80" pin="0"/><net_sink comp="431" pin=17"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="431" pin=18"/></net>

<net id="488"><net_src comp="84" pin="0"/><net_sink comp="431" pin=19"/></net>

<net id="489"><net_src comp="86" pin="0"/><net_sink comp="431" pin=20"/></net>

<net id="490"><net_src comp="88" pin="0"/><net_sink comp="431" pin=21"/></net>

<net id="491"><net_src comp="90" pin="0"/><net_sink comp="431" pin=22"/></net>

<net id="492"><net_src comp="92" pin="0"/><net_sink comp="431" pin=23"/></net>

<net id="493"><net_src comp="94" pin="0"/><net_sink comp="431" pin=24"/></net>

<net id="494"><net_src comp="96" pin="0"/><net_sink comp="431" pin=25"/></net>

<net id="495"><net_src comp="98" pin="0"/><net_sink comp="431" pin=26"/></net>

<net id="496"><net_src comp="100" pin="0"/><net_sink comp="431" pin=27"/></net>

<net id="497"><net_src comp="102" pin="0"/><net_sink comp="431" pin=28"/></net>

<net id="498"><net_src comp="104" pin="0"/><net_sink comp="431" pin=29"/></net>

<net id="499"><net_src comp="106" pin="0"/><net_sink comp="431" pin=30"/></net>

<net id="500"><net_src comp="108" pin="0"/><net_sink comp="431" pin=31"/></net>

<net id="501"><net_src comp="110" pin="0"/><net_sink comp="431" pin=32"/></net>

<net id="502"><net_src comp="112" pin="0"/><net_sink comp="431" pin=33"/></net>

<net id="503"><net_src comp="114" pin="0"/><net_sink comp="431" pin=34"/></net>

<net id="504"><net_src comp="116" pin="0"/><net_sink comp="431" pin=35"/></net>

<net id="527"><net_src comp="124" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="528"><net_src comp="0" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="529"><net_src comp="16" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="530"><net_src comp="18" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="531"><net_src comp="20" pin="0"/><net_sink comp="505" pin=4"/></net>

<net id="532"><net_src comp="22" pin="0"/><net_sink comp="505" pin=5"/></net>

<net id="533"><net_src comp="24" pin="0"/><net_sink comp="505" pin=6"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="505" pin=7"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="505" pin=8"/></net>

<net id="536"><net_src comp="30" pin="0"/><net_sink comp="505" pin=9"/></net>

<net id="537"><net_src comp="32" pin="0"/><net_sink comp="505" pin=10"/></net>

<net id="538"><net_src comp="34" pin="0"/><net_sink comp="505" pin=11"/></net>

<net id="539"><net_src comp="36" pin="0"/><net_sink comp="505" pin=12"/></net>

<net id="540"><net_src comp="38" pin="0"/><net_sink comp="505" pin=13"/></net>

<net id="541"><net_src comp="40" pin="0"/><net_sink comp="505" pin=14"/></net>

<net id="542"><net_src comp="42" pin="0"/><net_sink comp="505" pin=15"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="505" pin=16"/></net>

<net id="544"><net_src comp="46" pin="0"/><net_sink comp="505" pin=17"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="505" pin=18"/></net>

<net id="546"><net_src comp="50" pin="0"/><net_sink comp="505" pin=19"/></net>

<net id="552"><net_src comp="130" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="6" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="2" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="560"><net_src comp="132" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="8" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="6" pin="0"/><net_sink comp="555" pin=2"/></net>

<net id="567"><net_src comp="311" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="142" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="311" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="148" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="311" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="583"><net_src comp="311" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="335" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="156" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="335" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="160" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="335" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="606"><net_src comp="162" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="335" pin="4"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="140" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="612"><net_src comp="601" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="164" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="335" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="166" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="624"><net_src comp="613" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="609" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="652"><net_src comp="172" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="318" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="174" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="647" pin="3"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="176" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="178" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="180" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="677"><net_src comp="318" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="318" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="152" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="674" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="182" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="684" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="701"><net_src comp="346" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="184" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="346" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="148" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="346" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="717"><net_src comp="346" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="370" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="142" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="370" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="148" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="370" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="739"><net_src comp="381" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="190" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="381" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="762"><net_src comp="172" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="353" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="174" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="757" pin="3"/><net_sink comp="768" pin=1"/></net>

<net id="780"><net_src comp="176" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="178" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="783"><net_src comp="180" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="787"><net_src comp="353" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="353" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="152" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="799"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="784" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="182" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="811"><net_src comp="392" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="196" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="392" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="200" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="392" pin="4"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="827"><net_src comp="392" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="416" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="184" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="416" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="148" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="416" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="850"><net_src comp="202" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="416" pin="4"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="166" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="204" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="416" pin="4"/><net_sink comp="857" pin=1"/></net>

<net id="864"><net_src comp="206" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="868"><net_src comp="857" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="865" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="853" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="885" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="902"><net_src comp="172" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="399" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="174" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="912"><net_src comp="905" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="897" pin="3"/><net_sink comp="908" pin=1"/></net>

<net id="920"><net_src comp="176" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="908" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="178" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="180" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="927"><net_src comp="399" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="399" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="152" pin="0"/><net_sink comp="928" pin=1"/></net>

<net id="939"><net_src comp="928" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="924" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="182" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="945"><net_src comp="934" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="951"><net_src comp="644" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="641" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="957"><net_src comp="754" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="958"><net_src comp="751" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="965"><net_src comp="569" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="970"><net_src comp="580" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="975"><net_src comp="210" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="983"><net_src comp="590" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="988"><net_src comp="221" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="993"><net_src comp="233" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="998"><net_src comp="228" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1003"><net_src comp="240" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1008"><net_src comp="947" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="1013"><net_src comp="664" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1021"><net_src comp="703" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1026"><net_src comp="714" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1031"><net_src comp="245" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1039"><net_src comp="724" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1044"><net_src comp="735" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1049"><net_src comp="256" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1054"><net_src comp="268" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1059"><net_src comp="263" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1064"><net_src comp="217" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1069"><net_src comp="953" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1074"><net_src comp="774" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1082"><net_src comp="813" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1087"><net_src comp="824" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="1092"><net_src comp="276" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1100"><net_src comp="834" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1105"><net_src comp="287" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1110"><net_src comp="299" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1115"><net_src comp="294" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1120"><net_src comp="252" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="1125"><net_src comp="891" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1130"><net_src comp="914" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="403" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_layer1_out_V | {1 2 }
	Port: conv_layer2_out_V | {5 6 }
	Port: pool_layer1_out_V | {3 4 }
	Port: pool_layer2_out_V | {7 8 }
	Port: flatten_out_V | {9 10 }
	Port: fc_layer1_out_V | {12 16 }
	Port: fc_layer2_out_V | {18 22 }
	Port: fc_layer3_out_V | {24 28 }
 - Input state : 
	Port: nnet : conv_layer1_out_V | {3 4 }
	Port: nnet : conv_layer2_out_V | {7 8 }
	Port: nnet : pool_layer1_out_V | {5 6 }
	Port: nnet : pool_layer2_out_V | {9 10 }
	Port: nnet : flatten_out_V | {12 13 }
	Port: nnet : fc_layer1_out_V | {18 19 }
	Port: nnet : fc_layer2_out_V | {24 25 }
	Port: nnet : conv_layer1_weights_31 | {1 2 }
	Port: nnet : conv_layer1_weights_29 | {1 2 }
	Port: nnet : conv_layer1_weights_27 | {1 2 }
	Port: nnet : conv_layer1_weights_25 | {1 2 }
	Port: nnet : conv_layer1_weights_23 | {1 2 }
	Port: nnet : conv_layer1_weights_21 | {1 2 }
	Port: nnet : conv_layer1_weights_19 | {1 2 }
	Port: nnet : conv_layer1_weights_17 | {1 2 }
	Port: nnet : conv_layer1_weights_15 | {1 2 }
	Port: nnet : conv_layer1_weights_13 | {1 2 }
	Port: nnet : conv_layer1_weights_11 | {1 2 }
	Port: nnet : conv_layer1_weights_9 | {1 2 }
	Port: nnet : conv_layer1_weights_7 | {1 2 }
	Port: nnet : conv_layer1_weights_5 | {1 2 }
	Port: nnet : conv_layer1_weights_3 | {1 2 }
	Port: nnet : conv_layer1_weights_1 | {1 2 }
	Port: nnet : conv_layer1_bias_V | {1 2 }
	Port: nnet : image_V_0 | {1 2 }
	Port: nnet : conv_layer2_weights_63 | {5 6 }
	Port: nnet : conv_layer2_weights_61 | {5 6 }
	Port: nnet : conv_layer2_weights_59 | {5 6 }
	Port: nnet : conv_layer2_weights_57 | {5 6 }
	Port: nnet : conv_layer2_weights_55 | {5 6 }
	Port: nnet : conv_layer2_weights_53 | {5 6 }
	Port: nnet : conv_layer2_weights_51 | {5 6 }
	Port: nnet : conv_layer2_weights_49 | {5 6 }
	Port: nnet : conv_layer2_weights_47 | {5 6 }
	Port: nnet : conv_layer2_weights_45 | {5 6 }
	Port: nnet : conv_layer2_weights_43 | {5 6 }
	Port: nnet : conv_layer2_weights_41 | {5 6 }
	Port: nnet : conv_layer2_weights_39 | {5 6 }
	Port: nnet : conv_layer2_weights_37 | {5 6 }
	Port: nnet : conv_layer2_weights_35 | {5 6 }
	Port: nnet : conv_layer2_weights_33 | {5 6 }
	Port: nnet : conv_layer2_weights_31 | {5 6 }
	Port: nnet : conv_layer2_weights_29 | {5 6 }
	Port: nnet : conv_layer2_weights_27 | {5 6 }
	Port: nnet : conv_layer2_weights_25 | {5 6 }
	Port: nnet : conv_layer2_weights_23 | {5 6 }
	Port: nnet : conv_layer2_weights_21 | {5 6 }
	Port: nnet : conv_layer2_weights_19 | {5 6 }
	Port: nnet : conv_layer2_weights_17 | {5 6 }
	Port: nnet : conv_layer2_weights_15 | {5 6 }
	Port: nnet : conv_layer2_weights_13 | {5 6 }
	Port: nnet : conv_layer2_weights_11 | {5 6 }
	Port: nnet : conv_layer2_weights_9 | {5 6 }
	Port: nnet : conv_layer2_weights_7 | {5 6 }
	Port: nnet : conv_layer2_weights_5 | {5 6 }
	Port: nnet : conv_layer2_weights_3 | {5 6 }
	Port: nnet : conv_layer2_weights_1 | {5 6 }
	Port: nnet : conv_layer2_bias_V | {5 6 }
	Port: nnet : fc_layer1_weights_V | {12 13 }
	Port: nnet : fc_layer2_weights_V | {18 19 }
	Port: nnet : fc_layer3_weights_V | {24 25 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond7_i : 1
		i : 1
		StgValue_53 : 2
		tmp_i : 1
		tmp_i_cast : 1
		fc_layer1_out_V_addr : 2
	State 12
		StgValue_61 : 1
		exitcond_i : 1
		j : 1
		StgValue_65 : 2
		tmp_i_21 : 1
		tmp : 1
		p_shl_cast : 2
		tmp_s : 1
		p_shl1_cast : 2
		tmp_226 : 3
		tmp_227 : 4
		tmp_243_cast : 5
		fc_layer1_weights_V_s : 6
		fc_layer1_weights_V_1 : 7
		flatten_out_V_addr : 2
		flatten_out_V_load : 3
	State 13
	State 14
		p_Val2_1 : 1
	State 15
		p_Val2_2 : 1
		tmp_24_i : 2
	State 16
		agg_result_V_i_i : 1
		agg_result_V_i_i_cas : 2
		StgValue_93 : 3
	State 17
		exitcond6_i : 1
		i_3 : 1
		StgValue_99 : 2
		tmp_i9 : 1
		tmp_i9_cast : 1
		fc_layer2_out_V_addr : 2
	State 18
		StgValue_108 : 1
		exitcond_i1 : 1
		j_1 : 1
		StgValue_112 : 2
		tmp_i1 : 1
		next_mul : 1
		tmp_228 : 1
		tmp_245_cast : 2
		fc_layer2_weights_V_s : 3
		fc_layer2_weights_V_1 : 4
		fc_layer1_out_V_addr_1 : 2
		fc_layer1_out_V_load : 3
	State 19
	State 20
		p_Val2_4 : 1
	State 21
		p_Val2_5 : 1
		tmp_19_i : 2
	State 22
		agg_result_V_i_i1 : 1
		agg_result_V_i_i20_c : 2
		StgValue_136 : 3
	State 23
		exitcond5_i : 1
		i_4 : 1
		StgValue_142 : 2
		tmp_i1_25 : 1
		tmp_i1_cast : 1
		fc_layer3_out_V_addr : 2
	State 24
		StgValue_150 : 1
		exitcond_i2 : 1
		j_2 : 1
		StgValue_154 : 2
		tmp_i2 : 1
		tmp_229 : 1
		p_shl2_cast : 2
		tmp_230 : 1
		p_shl3_cast : 2
		tmp_231 : 3
		tmp_232 : 4
		tmp_249_cast : 5
		fc_layer3_weights_V_s : 6
		fc_layer3_weights_V_1 : 7
		fc_layer2_out_V_addr_1 : 2
		fc_layer2_out_V_load : 3
	State 25
	State 26
		p_Val2_7 : 1
	State 27
		p_Val2_8 : 1
		tmp_14_i : 2
	State 28
		agg_result_V_i_i2 : 1
		agg_result_V_i_i33_c : 2
		StgValue_182 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |    grp_pool_layer1_fu_423   |    0    | 14.1555 |   2750  |   3406  |
|          |    grp_conv_layer2_fu_431   |    33   |  63.847 |   3383  |   2573  |
|   call   |    grp_conv_layer1_fu_505   |    17   |  63.684 |   2091  |   1379  |
|          |    grp_pool_layer2_fu_547   |    0    | 17.0013 |   1273  |   1787  |
|          |      grp_flatten_fu_555     |    0    |  1.769  |    80   |   175   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |           i_fu_569          |    0    |    0    |    0    |    15   |
|          |           j_fu_590          |    0    |    0    |    0    |    17   |
|          |        tmp_227_fu_631       |    0    |    0    |    0    |    11   |
|          |       p_Val2_2_fu_658       |    0    |    0    |    0    |    51   |
|          |          i_3_fu_703         |    0    |    0    |    0    |    15   |
|          |          j_1_fu_724         |    0    |    0    |    0    |    15   |
|    add   |       next_mul_fu_735       |    0    |    0    |    0    |    21   |
|          |        tmp_228_fu_741       |    0    |    0    |    0    |    21   |
|          |       p_Val2_5_fu_768       |    0    |    0    |    0    |    51   |
|          |          i_4_fu_813         |    0    |    0    |    0    |    13   |
|          |          j_2_fu_834         |    0    |    0    |    0    |    15   |
|          |        tmp_231_fu_869       |    0    |    0    |    0    |    11   |
|          |        tmp_232_fu_875       |    0    |    0    |    0    |    11   |
|          |       p_Val2_8_fu_908       |    0    |    0    |    0    |    51   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |      exitcond7_i_fu_563     |    0    |    0    |    0    |    11   |
|          |      exitcond_i_fu_584      |    0    |    0    |    0    |    13   |
|          |        tmp_i_i_fu_678       |    0    |    0    |    0    |    18   |
|          |      exitcond6_i_fu_697     |    0    |    0    |    0    |    11   |
|   icmp   |      exitcond_i1_fu_718     |    0    |    0    |    0    |    11   |
|          |       tmp_i_i1_fu_788       |    0    |    0    |    0    |    18   |
|          |      exitcond5_i_fu_807     |    0    |    0    |    0    |    9    |
|          |      exitcond_i2_fu_828     |    0    |    0    |    0    |    11   |
|          |       tmp_i_i2_fu_928       |    0    |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |   agg_result_V_i_i_fu_684   |    0    |    0    |    0    |    23   |
|  select  |   agg_result_V_i_i1_fu_794  |    0    |    0    |    0    |    23   |
|          |   agg_result_V_i_i2_fu_934  |    0    |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       p_Val2_7_fu_891       |    1    |    0    |    0    |    40   |
|    mul   |       p_Val2_1_fu_947       |    1    |    0    |    0    |    0    |
|          |       p_Val2_4_fu_953       |    1    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|    sub   |        tmp_226_fu_625       |    0    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_i_fu_575        |    0    |    0    |    0    |    0    |
|          |      tmp_i_cast_fu_580      |    0    |    0    |    0    |    0    |
|          |       tmp_i_21_fu_596       |    0    |    0    |    0    |    0    |
|          |      p_shl_cast_fu_609      |    0    |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_621     |    0    |    0    |    0    |    0    |
|          | agg_result_V_i_i_cas_fu_692 |    0    |    0    |    0    |    0    |
|          |        tmp_i9_fu_709        |    0    |    0    |    0    |    0    |
|          |      tmp_i9_cast_fu_714     |    0    |    0    |    0    |    0    |
|   zext   |        tmp_i1_fu_730        |    0    |    0    |    0    |    0    |
|          |     tmp_245_cast_fu_746     |    0    |    0    |    0    |    0    |
|          | agg_result_V_i_i20_c_fu_802 |    0    |    0    |    0    |    0    |
|          |       tmp_i1_25_fu_819      |    0    |    0    |    0    |    0    |
|          |      tmp_i1_cast_fu_824     |    0    |    0    |    0    |    0    |
|          |        tmp_i2_fu_840        |    0    |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_853     |    0    |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_865     |    0    |    0    |    0    |    0    |
|          |     tmp_249_cast_fu_880     |    0    |    0    |    0    |    0    |
|          | agg_result_V_i_i33_c_fu_942 |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_601         |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_613        |    0    |    0    |    0    |    0    |
|          |       tmp_21_i_fu_647       |    0    |    0    |    0    |    0    |
|bitconcatenate|       tmp_16_i_fu_757       |    0    |    0    |    0    |    0    |
|          |        tmp_229_fu_845       |    0    |    0    |    0    |    0    |
|          |        tmp_230_fu_857       |    0    |    0    |    0    |    0    |
|          |       tmp_11_i_fu_897       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     tmp_243_cast_fu_636     |    0    |    0    |    0    |    0    |
|          |     OP1_V_i_cast_fu_641     |    0    |    0    |    0    |    0    |
|          |     OP2_V_i_cast_fu_644     |    0    |    0    |    0    |    0    |
|          |     tmp_22_i_cast_fu_655    |    0    |    0    |    0    |    0    |
|   sext   |    OP1_V_i14_cast_fu_751    |    0    |    0    |    0    |    0    |
|          |    OP2_V_i17_cast_fu_754    |    0    |    0    |    0    |    0    |
|          |     tmp_17_i_cast_fu_765    |    0    |    0    |    0    |    0    |
|          |    OP1_V_i27_cast_fu_885    |    0    |    0    |    0    |    0    |
|          |    OP2_V_i30_cast_fu_888    |    0    |    0    |    0    |    0    |
|          |     tmp_12_i_cast_fu_905    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       tmp_24_i_fu_664       |    0    |    0    |    0    |    0    |
|partselect|       tmp_19_i_fu_774       |    0    |    0    |    0    |    0    |
|          |       tmp_14_i_fu_914       |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |        tmp_70_fu_674        |    0    |    0    |    0    |    0    |
|   trunc  |        tmp_71_fu_784        |    0    |    0    |    0    |    0    |
|          |        tmp_72_fu_924        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    53   | 160.457 |   9577  |   9878  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|  conv_layer1_bias_V  |    0   |   21   |    3   |
| conv_layer1_weights_1|    0   |   19   |    3   |
|conv_layer1_weights_11|    0   |   19   |    3   |
|conv_layer1_weights_13|    0   |   19   |    3   |
|conv_layer1_weights_15|    0   |   19   |    3   |
|conv_layer1_weights_17|    0   |   19   |    3   |
|conv_layer1_weights_19|    0   |   19   |    3   |
|conv_layer1_weights_21|    0   |   19   |    3   |
|conv_layer1_weights_23|    0   |   19   |    3   |
|conv_layer1_weights_25|    0   |   19   |    3   |
|conv_layer1_weights_27|    0   |   19   |    3   |
|conv_layer1_weights_29|    0   |   19   |    3   |
| conv_layer1_weights_3|    0   |   19   |    3   |
|conv_layer1_weights_31|    0   |   19   |    3   |
| conv_layer1_weights_5|    0   |   19   |    3   |
| conv_layer1_weights_7|    0   |   19   |    3   |
| conv_layer1_weights_9|    0   |   19   |    3   |
|  conv_layer2_bias_V  |    0   |   20   |    5   |
| conv_layer2_weights_1|    0   |   19   |    5   |
|conv_layer2_weights_11|    0   |   19   |    5   |
|conv_layer2_weights_13|    0   |   19   |    5   |
|conv_layer2_weights_15|    0   |   19   |    5   |
|conv_layer2_weights_17|    0   |   19   |    5   |
|conv_layer2_weights_19|    0   |   19   |    5   |
|conv_layer2_weights_21|    0   |   19   |    5   |
|conv_layer2_weights_23|    0   |   19   |    5   |
|conv_layer2_weights_25|    0   |   19   |    5   |
|conv_layer2_weights_27|    0   |   19   |    5   |
|conv_layer2_weights_29|    0   |   19   |    5   |
| conv_layer2_weights_3|    0   |   19   |    5   |
|conv_layer2_weights_31|    0   |   19   |    5   |
|conv_layer2_weights_33|    0   |   19   |    5   |
|conv_layer2_weights_35|    0   |   19   |    5   |
|conv_layer2_weights_37|    0   |   19   |    5   |
|conv_layer2_weights_39|    0   |   19   |    5   |
|conv_layer2_weights_41|    0   |   19   |    5   |
|conv_layer2_weights_43|    0   |   19   |    5   |
|conv_layer2_weights_45|    0   |   19   |    5   |
|conv_layer2_weights_47|    0   |   19   |    5   |
|conv_layer2_weights_49|    0   |   19   |    5   |
| conv_layer2_weights_5|    0   |   19   |    5   |
|conv_layer2_weights_51|    0   |   19   |    5   |
|conv_layer2_weights_53|    0   |   19   |    5   |
|conv_layer2_weights_55|    0   |   19   |    5   |
|conv_layer2_weights_57|    0   |   19   |    5   |
|conv_layer2_weights_59|    0   |   19   |    5   |
|conv_layer2_weights_61|    0   |   19   |    5   |
|conv_layer2_weights_63|    0   |   19   |    5   |
| conv_layer2_weights_7|    0   |   19   |    5   |
| conv_layer2_weights_9|    0   |   19   |    5   |
|  fc_layer1_weights_V |   144  |    0   |    0   |
|  fc_layer2_weights_V |   19   |    0   |    0   |
|  fc_layer3_weights_V |    2   |    0   |    0   |
|       image_V_0      |   16   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |   181  |   953  |   216  |
+----------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|fc_layer1_out_V_addr_1_reg_1051|    7   |
|  fc_layer1_out_V_addr_reg_972 |    7   |
| fc_layer1_out_V_load_reg_1061 |   24   |
| fc_layer1_weights_V_1_reg_995 |   18   |
| fc_layer1_weights_V_s_reg_985 |   17   |
|fc_layer2_out_V_addr_1_reg_1107|    7   |
| fc_layer2_out_V_addr_reg_1028 |    7   |
| fc_layer2_out_V_load_reg_1117 |   24   |
| fc_layer2_weights_V_1_reg_1056|   19   |
| fc_layer2_weights_V_s_reg_1046|   14   |
| fc_layer3_out_V_addr_reg_1089 |    4   |
| fc_layer3_weights_V_1_reg_1112|   20   |
| fc_layer3_weights_V_s_reg_1102|   10   |
|   flatten_out_V_addr_reg_990  |   10   |
|  flatten_out_V_load_reg_1000  |   24   |
|          i_3_reg_1018         |    7   |
|          i_4_reg_1079         |    4   |
|          i_i1_reg_388         |    4   |
|          i_i8_reg_342         |    7   |
|          i_i_reg_307          |    7   |
|           i_reg_962           |    7   |
|          j_1_reg_1036         |    7   |
|          j_2_reg_1097         |    7   |
|          j_i1_reg_366         |    7   |
|          j_i2_reg_412         |    7   |
|          j_i_reg_331          |   10   |
|           j_reg_980           |   10   |
|       next_mul_reg_1041       |   14   |
|       p_Val2_1_reg_1005       |   41   |
|        p_Val2_3_reg_353       |   24   |
|       p_Val2_4_reg_1066       |   42   |
|        p_Val2_6_reg_399       |   24   |
|       p_Val2_7_reg_1122       |   43   |
|        p_Val2_s_reg_318       |   24   |
|        phi_mul_reg_377        |   14   |
|       tmp_14_i_reg_1127       |   24   |
|       tmp_19_i_reg_1071       |   24   |
|       tmp_24_i_reg_1010       |   24   |
|      tmp_i1_cast_reg_1084     |   11   |
|      tmp_i9_cast_reg_1023     |   14   |
|       tmp_i_cast_reg_967      |   18   |
+-------------------------------+--------+
|             Total             |   637  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_217 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_228 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_240 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_252 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_252 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_263 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_283 |  p1  |   2  |  24  |   48   ||    9    |
| grp_access_fu_294 |  p0  |   2  |  10  |   20   ||    9    |
|  p_Val2_s_reg_318 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_3_reg_353 |  p0  |   2  |  24  |   48   ||    9    |
|  p_Val2_6_reg_399 |  p0  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   432  || 21.3195 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   53   |   160  |  9577  |  9878  |
|   Memory  |   181  |    -   |    -   |   953  |   216  |
|Multiplexer|    -   |    -   |   21   |    -   |   120  |
|  Register |    -   |    -   |    -   |   637  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   181  |   53   |   181  |  11167 |  10214 |
+-----------+--------+--------+--------+--------+--------+
