timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use INV_51706272_0_0_1677844588 INV_51706272_0_0_1677844588_0 1 0 258 0 -1 6048
use STAGE2_INV_5734008_0_0_1677844589 STAGE2_INV_5734008_0_0_1677844589_0 1 0 0 0 1 0
node "Y" 0 0 860 588 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VDD" 0 0 344 2268 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "GND" 0 0 344 756 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m2_316_1344#" 2 1806.15 316 1344 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22960 1044 50240 1268 729240 6652 0 0 0 0
node "m1_398_2912#" 2 213.145 398 2912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 756 22400 1024 0 0 0 0 0 0 0 0
node "m1_688_4424#" 5 913.609 688 4424 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10192 588 116480 4272 0 0 0 0 0 0 0 0
node "li_405_1579#" 526 1104.79 405 1579 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 102500 4200 18256 876 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_398_2912#" "m2_316_1344#" 25.6916
cap "m1_688_4424#" "li_405_1579#" 19.3088
cap "li_405_1579#" "m1_398_2912#" 84.2937
cap "m1_688_4424#" "m1_398_2912#" 97.5256
cap "li_405_1579#" "m2_316_1344#" 84.0437
cap "m1_688_4424#" "m2_316_1344#" 61.2881
cap "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" "GND" 9.58387
cap "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "GND" 28.1884
cap "Y" "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" -0.098078
cap "VDD" "GND" -14.6685
cap "Y" "GND" 1.71847
cap "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" -3.70939
cap "Y" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 10.3142
cap "VDD" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 825.39
cap "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 318.189
cap "GND" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 107.466
cap "VDD" "Y" 239.381
cap "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" "Y" 1.02383
cap "VDD" "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" 22.7877
cap "GND" "Y" 22.5508
cap "GND" "VDD" 254.687
cap "GND" "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_200_252#" 137.108
cap "VDD" "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 7.98955
cap "INV_51706272_0_0_1677844588_0/NMOS_S_81537667_X1_Y1_1677844588_1677844588_0/a_147_525#" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 11.4463
cap "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_200_252#" 0.143356
cap "VDD" "INV_51706272_0_0_1677844588_0/m1_312_1400#" 322.752
cap "VDD" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 486.795
cap "INV_51706272_0_0_1677844588_0/NMOS_S_81537667_X1_Y1_1677844588_1677844588_0/a_147_525#" "VDD" 160.202
cap "INV_51706272_0_0_1677844588_0/m1_312_1400#" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 90.9919
cap "INV_51706272_0_0_1677844588_0/NMOS_S_81537667_X1_Y1_1677844588_1677844588_0/a_147_525#" "INV_51706272_0_0_1677844588_0/m1_312_1400#" 7.56969
cap "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/w_0_0#" "INV_51706272_0_0_1677844588_0/m1_312_1400#" 117.478
cap "INV_51706272_0_0_1677844588_0/NMOS_S_81537667_X1_Y1_1677844588_1677844588_0/a_147_525#" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 8.02721
cap "INV_51706272_0_0_1677844588_0/m1_312_1400#" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" 17.8405
cap "INV_51706272_0_0_1677844588_0/m1_312_1400#" "INV_51706272_0_0_1677844588_0/NMOS_S_81537667_X1_Y1_1677844588_1677844588_0/a_147_525#" 79.7845
cap "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/w_0_0#" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" -2.22619
cap "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/w_0_0#" "INV_51706272_0_0_1677844588_0/NMOS_S_81537667_X1_Y1_1677844588_1677844588_0/a_147_525#" 83.0877
merge "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/a_200_252#" "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" -1590.25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/a_230_525#" "li_405_1579#"
merge "STAGE2_INV_5734008_0_0_1677844589_0/VSUBS" "INV_51706272_0_0_1677844588_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "INV_51706272_0_0_1677844588_0/VSUBS" "VSUBS"
merge "INV_51706272_0_0_1677844588_0/NMOS_S_81537667_X1_Y1_1677844588_1677844588_0/a_147_525#" "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" -237.134 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1792 -176 0 0 0 0 0 0 0 0
merge "STAGE2_INV_5734008_0_0_1677844589_0/NMOS_S_81537667_X1_Y1_1677844588_1677844589_0/a_147_525#" "m2_316_1344#"
merge "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_0/w_0_0#" "m1_398_2912#" 11.5182 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_398_2912#" "INV_51706272_0_0_1677844588_0/PMOS_S_19302086_X1_Y1_1677844589_1677844588_0/w_0_0#"
merge "INV_51706272_0_0_1677844588_0/m1_312_1400#" "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" -585.202 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1904 -180 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_5734008_0_0_1677844589_0/PMOS_S_19302086_X1_Y1_1677844589_1677844589_1/a_200_252#" "m1_688_4424#"
