// Seed: 157480825
module module_0 (
    input wand id_0,
    output uwire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wor id_5,
    input tri0 id_6
);
  assign id_4 = -1;
endmodule
program module_1 (
    output supply0 id_0,
    output tri id_1,
    output uwire id_2,
    output wor id_3,
    output wor id_4,
    output uwire id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output wire id_9,
    input wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    input tri id_14,
    input uwire id_15,
    output wand id_16,
    output uwire id_17,
    input tri id_18
);
  logic id_20 = 1;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_11,
      id_4,
      id_6,
      id_6
  );
  assign modCall_1.id_5 = 0;
  wire [-1 : 1 'b0 &&  1] id_21;
  wire id_22;
  parameter id_23 = 1;
  assign id_0 = -1;
  parameter id_24 = -1'b0 - -1;
endprogram
