

================================================================
== Vivado HLS Report for 'hlsDPI_ethernetDetection'
================================================================
* Date:           Sat Aug 26 11:22:36 2017

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Packet_lo_pl
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.28ns
ST_1: dpiDetectState_load [1/1] 0.00ns
codeRepl:6  %dpiDetectState_load = load i2* @dpiDetectState, align 1

ST_1: tmp_data_V_3 [1/1] 0.00ns
codeRepl:7  %tmp_data_V_3 = load i64* @dmp_prevWord_data_V, align 8

ST_1: tmp_strb_V_3 [1/1] 0.00ns
codeRepl:8  %tmp_strb_V_3 = load i8* @dmp_prevWord_strb_V, align 1

ST_1: tmp_user_V_3 [1/1] 0.00ns
codeRepl:9  %tmp_user_V_3 = load i128* @dmp_prevWord_user_V, align 8

ST_1: tmp_last_V_3 [1/1] 0.00ns
codeRepl:10  %tmp_last_V_3 = load i1* @dmp_prevWord_last_V, align 1

ST_1: dmp_macType_V_load [1/1] 0.00ns
codeRepl:11  %dmp_macType_V_load = load i16* @dmp_macType_V, align 2

ST_1: stg_9 [1/1] 1.88ns
codeRepl:12  switch i2 %dpiDetectState_load, label %._crit_edge108 [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %5
    i2 -1, label %9
  ]

ST_1: tmp_4 [1/1] 2.28ns
:0  %tmp_4 = icmp eq i16 %dmp_macType_V_load, 2048

ST_1: stg_11 [1/1] 0.00ns
:1  br i1 %tmp_4, label %10, label %._crit_edge115

ST_1: stg_12 [1/1] 1.57ns
._crit_edge115:0  store i2 0, i2* @dpiDetectState, align 1

ST_1: tmp_2 [1/1] 0.00ns
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

ST_1: stg_14 [1/1] 0.00ns
:1  br i1 %tmp_2, label %6, label %._crit_edge112

ST_1: empty_23 [1/1] 0.00ns
:0  %empty_23 = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

ST_1: tmp_data_V_2 [1/1] 0.00ns
:1  %tmp_data_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 0

ST_1: tmp_strb_V_2 [1/1] 0.00ns
:2  %tmp_strb_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 1

ST_1: tmp_user_V_2 [1/1] 0.00ns
:3  %tmp_user_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 2

ST_1: tmp_last_V_2 [1/1] 0.00ns
:4  %tmp_last_V_2 = extractvalue { i64, i8, i128, i1 } %empty_23, 3

ST_1: tmp_9 [1/1] 2.28ns
:5  %tmp_9 = icmp eq i16 %dmp_macType_V_load, 2048

ST_1: stg_21 [1/1] 0.00ns
:6  br i1 %tmp_9, label %7, label %._crit_edge113

ST_1: stg_22 [1/1] 1.57ns
._crit_edge113:0  store i64 %tmp_data_V_2, i64* @dmp_prevWord_data_V, align 16

ST_1: stg_23 [1/1] 1.57ns
._crit_edge113:1  store i8 %tmp_strb_V_2, i8* @dmp_prevWord_strb_V, align 8

ST_1: stg_24 [1/1] 1.57ns
._crit_edge113:2  store i128 %tmp_user_V_2, i128* @dmp_prevWord_user_V, align 16

ST_1: stg_25 [1/1] 1.57ns
._crit_edge113:3  store i1 %tmp_last_V_2, i1* @dmp_prevWord_last_V, align 16

ST_1: stg_26 [1/1] 0.00ns
._crit_edge113:4  br i1 %tmp_last_V_2, label %8, label %._crit_edge114

ST_1: stg_27 [1/1] 1.57ns
:0  store i2 -1, i2* @dpiDetectState, align 1

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

ST_1: stg_29 [1/1] 0.00ns
:1  br i1 %tmp_1, label %3, label %._crit_edge110

ST_1: empty_22 [1/1] 0.00ns
:0  %empty_22 = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

ST_1: tmp_data_V_4 [1/1] 0.00ns
:1  %tmp_data_V_4 = extractvalue { i64, i8, i128, i1 } %empty_22, 0

ST_1: tmp_strb_V_1 [1/1] 0.00ns
:2  %tmp_strb_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 1

ST_1: tmp_user_V_1 [1/1] 0.00ns
:3  %tmp_user_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 2

ST_1: tmp_last_V_1 [1/1] 0.00ns
:4  %tmp_last_V_1 = extractvalue { i64, i8, i128, i1 } %empty_22, 3

ST_1: p_Result_4 [1/1] 0.00ns
:5  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 40, i32 47)

ST_1: p_Result_6 [1/1] 0.00ns
:6  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_4, i32 32, i32 39)

ST_1: p_Result_s [1/1] 0.00ns
:7  %p_Result_s = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_Result_6, i8 %p_Result_4)

ST_1: stg_38 [1/1] 0.00ns
:8  store i16 %p_Result_s, i16* @dmp_macType_V, align 2

ST_1: tmp_7 [1/1] 2.28ns
:9  %tmp_7 = icmp eq i16 %p_Result_s, 2048

ST_1: stg_40 [1/1] 0.00ns
:10  br i1 %tmp_7, label %4, label %._crit_edge111

ST_1: stg_41 [1/1] 1.57ns
._crit_edge111:0  store i64 %tmp_data_V_4, i64* @dmp_prevWord_data_V, align 16

ST_1: stg_42 [1/1] 1.57ns
._crit_edge111:1  store i8 %tmp_strb_V_1, i8* @dmp_prevWord_strb_V, align 8

ST_1: stg_43 [1/1] 1.57ns
._crit_edge111:2  store i128 %tmp_user_V_1, i128* @dmp_prevWord_user_V, align 16

ST_1: stg_44 [1/1] 1.57ns
._crit_edge111:3  store i1 %tmp_last_V_1, i1* @dmp_prevWord_last_V, align 16

ST_1: stg_45 [1/1] 1.57ns
._crit_edge111:4  store i2 -2, i2* @dpiDetectState, align 1

ST_1: tmp [1/1] 0.00ns
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, i32 1)

ST_1: stg_47 [1/1] 0.00ns
:1  br i1 %tmp, label %1, label %._crit_edge109

ST_1: empty [1/1] 0.00ns
:0  %empty = call { i64, i8, i128, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i128P.i1P(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V)

ST_1: tmp_data_V [1/1] 0.00ns
:1  %tmp_data_V = extractvalue { i64, i8, i128, i1 } %empty, 0

ST_1: tmp_strb_V [1/1] 0.00ns
:2  %tmp_strb_V = extractvalue { i64, i8, i128, i1 } %empty, 1

ST_1: tmp_user_V [1/1] 0.00ns
:3  %tmp_user_V = extractvalue { i64, i8, i128, i1 } %empty, 2

ST_1: tmp_last_V [1/1] 0.00ns
:4  %tmp_last_V = extractvalue { i64, i8, i128, i1 } %empty, 3

ST_1: stg_53 [1/1] 1.57ns
:5  store i64 %tmp_data_V, i64* @dmp_prevWord_data_V, align 16

ST_1: stg_54 [1/1] 1.57ns
:6  store i8 %tmp_strb_V, i8* @dmp_prevWord_strb_V, align 8

ST_1: stg_55 [1/1] 1.57ns
:7  store i128 %tmp_user_V, i128* @dmp_prevWord_user_V, align 16

ST_1: stg_56 [1/1] 1.57ns
:8  store i1 %tmp_last_V, i1* @dmp_prevWord_last_V, align 16

ST_1: stg_57 [1/1] 1.57ns
:9  store i2 1, i2* @dpiDetectState, align 1


 <State 2>: 4.38ns
ST_2: stg_58 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i128* @parser2dpi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_59 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i8* @parser2dpi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_60 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i1* @parser2dpi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_61 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i64* @parser2dpi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_62 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i64* %inData_V_data_V, i8* %inData_V_strb_V, i128* %inData_V_user_V, i1* %inData_V_last_V, [5 x i8]* @p_str313, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12) nounwind

ST_2: stg_63 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_2: stg_64 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

ST_2: stg_65 [1/1] 0.00ns
:1  br label %._crit_edge115

ST_2: stg_66 [1/1] 0.00ns
._crit_edge115:1  br label %._crit_edge108

ST_2: stg_67 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

ST_2: stg_68 [1/1] 0.00ns
:1  br label %._crit_edge113

ST_2: stg_69 [1/1] 0.00ns
:1  br label %._crit_edge114

ST_2: stg_70 [1/1] 0.00ns
._crit_edge114:0  br label %._crit_edge112

ST_2: stg_71 [1/1] 0.00ns
._crit_edge112:0  br label %._crit_edge108

ST_2: stg_72 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P.i8P.i128P.i1P(i64* @parser2dpi_V_data_V, i8* @parser2dpi_V_strb_V, i128* @parser2dpi_V_user_V, i1* @parser2dpi_V_last_V, i64 %tmp_data_V_3, i8 %tmp_strb_V_3, i128 %tmp_user_V_3, i1 %tmp_last_V_3)

ST_2: stg_73 [1/1] 0.00ns
:1  br label %._crit_edge111

ST_2: stg_74 [1/1] 0.00ns
._crit_edge111:5  br label %._crit_edge110

ST_2: stg_75 [1/1] 0.00ns
._crit_edge110:0  br label %._crit_edge108

ST_2: stg_76 [1/1] 0.00ns
:10  br label %._crit_edge109

ST_2: stg_77 [1/1] 0.00ns
._crit_edge109:0  br label %._crit_edge108

ST_2: stg_78 [1/1] 0.00ns
._crit_edge108:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
