
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003354                       # Number of seconds simulated
sim_ticks                                  3353602404                       # Number of ticks simulated
final_tick                               574884640080                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61595                       # Simulator instruction rate (inst/s)
host_op_rate                                    80826                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98071                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892492                       # Number of bytes of host memory used
host_seconds                                 34195.57                       # Real time elapsed on the host
sim_insts                                  2106261911                       # Number of instructions simulated
sim_ops                                    2763902956                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       228736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       289536                       # Number of bytes read from this memory
system.physmem.bytes_read::total               528896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        91136                       # Number of bytes written to this memory
system.physmem.bytes_written::total             91136                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1787                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2262                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4132                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             712                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  712                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1641220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68206058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1526716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     86335816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               157709811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1641220                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1526716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3167937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27175553                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27175553                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27175553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1641220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68206058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1526716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     86335816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184885364                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8042213                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854378                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487338                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188715                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1424540                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1380979                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199939                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5705                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3494960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15847282                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854378                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580918                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355015                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874281                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        350526                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1718800                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90707                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7884917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.316168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.292058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4529902     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601014      7.62%     65.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          292964      3.72%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220527      2.80%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182613      2.32%     73.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158389      2.01%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54417      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195355      2.48%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1649736     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7884917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354924                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.970513                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3618376                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       327186                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3241656                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16122                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        681576                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313369                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2853                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17715304                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4466                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        681576                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3769052                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         144446                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40991                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3105713                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143132                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17159759                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70824                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59806                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22723318                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78125093                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78125093                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903410                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7819872                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2147                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1146                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           364873                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2623850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7381                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198430                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16131679                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13764216                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17715                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4648031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12624000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7884917                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745639                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.857742                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2824444     35.82%     35.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1676648     21.26%     57.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       852302     10.81%     67.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999734     12.68%     80.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742226      9.41%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477496      6.06%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204206      2.59%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60746      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47115      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7884917                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58304     72.97%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12610     15.78%     88.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8987     11.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10801499     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109485      0.80%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358231     17.13%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494005      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13764216                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.711496                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79901                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005805                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35510965                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20781970                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13282066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13844117                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22601                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       735775                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          113                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156103                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        681576                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          82081                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7195                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16133832                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62405                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2623850                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595862                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          113                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        94750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206668                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13462874                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256757                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301342                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737888                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017114                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481131                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.674026                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13307334                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13282066                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7994014                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19690022                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.651544                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405993                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370185                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4763775                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2038                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186951                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7203341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578460                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.291312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3368714     46.77%     46.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531877     21.27%     68.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837216     11.62%     79.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304678      4.23%     83.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261859      3.64%     87.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116249      1.61%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281693      3.91%     93.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77437      1.08%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423618      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7203341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370185                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327831                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423618                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22913579                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32950394                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 157296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.804221                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.804221                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.243439                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.243439                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62333244                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17432663                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18274155                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2036                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8042213                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2915004                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2365867                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199315                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1224372                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1149838                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309890                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8637                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3059834                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16093045                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2915004                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1459728                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3398330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1046769                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        551800                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1504572                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7852808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.526275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4454478     56.72%     56.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          212884      2.71%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242579      3.09%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443536      5.65%     68.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197796      2.52%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306125      3.90%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167027      2.13%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141336      1.80%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1687047     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7852808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362463                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001072                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3229608                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       506759                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3242620                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32899                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        840917                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       495427                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2333                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19149855                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4588                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        840917                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3404554                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130755                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       134803                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3096618                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       245156                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18409633                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3713                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131618                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71886                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          265                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25784159                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85768508                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85768508                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15862168                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9921963                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3924                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2383                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           630483                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1715867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       878101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12119                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       278621                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17294676                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13926585                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27860                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5834274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17481172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          778                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7852808                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773453                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2753085     35.06%     35.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1664413     21.20%     56.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1133831     14.44%     70.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       787309     10.03%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       658229      8.38%     89.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       354665      4.52%     93.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351558      4.48%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80750      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68968      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7852808                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101033     76.71%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14112     10.71%     87.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16558     12.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11610682     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196887      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1535      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1388233      9.97%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       729248      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13926585                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731686                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131707                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009457                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35865545                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23133014                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13523966                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14058292                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26848                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       669534                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          216                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222516                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        840917                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50853                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7908                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17298593                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1715867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       878101                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2353                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5717                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118235                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114043                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232278                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13664424                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1295695                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       262161                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1996319                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1934992                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            700624                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699088                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13534533                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13523966                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8851518                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24837329                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681622                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356380                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9297396                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11419062                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5879574                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3139                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201886                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7011890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628528                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160708                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2772061     39.53%     39.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1906944     27.20%     66.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       783377     11.17%     77.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       390885      5.57%     83.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398336      5.68%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157207      2.24%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171476      2.45%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88358      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       343246      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7011890                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9297396                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11419062                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1701918                       # Number of memory references committed
system.switch_cpus1.commit.loads              1046333                       # Number of loads committed
system.switch_cpus1.commit.membars               1560                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1641861                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10287536                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232329                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       343246                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23967124                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35438947                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 189405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9297396                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11419062                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9297396                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864996                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864996                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156074                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156074                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61432970                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18696556                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17724875                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3134                       # number of misc regfile writes
system.l2.replacements                           4132                       # number of replacements
system.l2.tagsinuse                       8189.633621                       # Cycle average of tags in use
system.l2.total_refs                           325346                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12319                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.410098                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            71.538169                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.714959                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    906.272195                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.452243                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1038.633807                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3157.418319                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2945.603930                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008733                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.110629                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.126786                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.385427                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.359571                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999711                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3629                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4641                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8278                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1993                       # number of Writeback hits
system.l2.Writeback_hits::total                  1993                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    83                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3653                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4700                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8361                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3653                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4700                       # number of overall hits
system.l2.overall_hits::total                    8361                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1787                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2262                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4132                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1787                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2262                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4132                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1787                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2262                       # number of overall misses
system.l2.overall_misses::total                  4132                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2522213                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    109770866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2272690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    135242650                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       249808419                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2522213                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    109770866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2272690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    135242650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        249808419                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2522213                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    109770866                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2272690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    135242650                       # number of overall miss cycles
system.l2.overall_miss_latency::total       249808419                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6903                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12410                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1993                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1993                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                83                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6962                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12493                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6962                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12493                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.329948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.327684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.332957                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.328493                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.324907                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330745                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.328493                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.324907                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330745                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58656.116279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61427.457191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56817.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59788.969938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60457.022991                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58656.116279                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61427.457191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56817.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59788.969938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60457.022991                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58656.116279                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61427.457191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56817.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59788.969938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60457.022991                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  712                       # number of writebacks
system.l2.writebacks::total                       712                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2262                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4132                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4132                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4132                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2276676                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     99394319                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2046567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    122172113                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    225889675                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2276676                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     99394319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2046567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    122172113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    225889675                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2276676                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     99394319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2046567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    122172113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    225889675                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.329948                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.327684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.332957                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.328493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.324907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330745                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.328493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.324907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330745                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52945.953488                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55620.771684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51164.175000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54010.660035                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54668.362778                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52945.953488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55620.771684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51164.175000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54010.660035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54668.362778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52945.953488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55620.771684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51164.175000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54010.660035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54668.362778                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.797920                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751262                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773011.083186                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.357374                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.440546                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067880                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.826027                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893907                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1718741                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1718741                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1718741                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1718741                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1718741                       # number of overall hits
system.cpu0.icache.overall_hits::total        1718741                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3745806                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3745806                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3745806                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3745806                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3745806                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3745806                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1718800                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1718800                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1718800                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1718800                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1718800                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1718800                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 63488.237288                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63488.237288                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 63488.237288                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63488.237288                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 63488.237288                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63488.237288                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2946755                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2946755                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2946755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2946755                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2946755                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2946755                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 62696.914894                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62696.914894                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 62696.914894                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62696.914894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 62696.914894                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62696.914894                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5440                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249628                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5696                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39194.106039                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.769847                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.230153                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784257                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215743                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055182                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1113                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1018                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492766                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492766                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492766                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17326                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17398                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17398                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17398                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17398                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    813796560                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    813796560                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2498985                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2498985                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    816295545                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    816295545                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    816295545                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    816295545                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510164                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510164                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510164                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510164                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008360                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008360                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006931                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006931                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006931                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006931                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46969.673323                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46969.673323                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34708.125000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34708.125000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46918.930049                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46918.930049                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46918.930049                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46918.930049                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          871                       # number of writebacks
system.cpu0.dcache.writebacks::total              871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11910                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11910                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11958                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11958                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11958                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5416                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5440                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5440                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    142337240                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    142337240                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       580720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       580720                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    142917960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    142917960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    142917960                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    142917960                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26280.878877                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26280.878877                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24196.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24196.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26271.683824                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26271.683824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26271.683824                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26271.683824                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.728617                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088477864                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2109453.224806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.728617                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062065                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818475                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1504513                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1504513                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1504513                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1504513                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1504513                       # number of overall hits
system.cpu1.icache.overall_hits::total        1504513                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3353228                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3353228                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3353228                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3353228                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3353228                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3353228                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1504572                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1504572                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1504572                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1504572                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1504572                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1504572                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56834.372881                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56834.372881                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56834.372881                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56834.372881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56834.372881                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56834.372881                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2604999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2604999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2604999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2604999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2604999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2604999                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59204.522727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59204.522727                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59204.522727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59204.522727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59204.522727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59204.522727                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6962                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177676507                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7218                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24615.753256                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.037563                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.962437                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1010728                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1010728                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       652161                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        652161                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2286                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1567                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1567                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1662889                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1662889                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1662889                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1662889                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13463                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13463                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          226                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          226                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13689                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13689                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13689                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    491774149                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    491774149                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9452507                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9452507                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    501226656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    501226656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    501226656                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    501226656                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1024191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1024191                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       652387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       652387                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1567                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1676578                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1676578                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1676578                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1676578                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013145                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013145                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000346                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000346                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008165                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008165                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008165                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008165                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36527.828047                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36527.828047                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41825.252212                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41825.252212                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36615.286434                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36615.286434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36615.286434                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36615.286434                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1122                       # number of writebacks
system.cpu1.dcache.writebacks::total             1122                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6560                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6560                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          167                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6727                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6727                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6903                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6903                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6962                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6962                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6962                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6962                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    178867705                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    178867705                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1674991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1674991                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    180542696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    180542696                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    180542696                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    180542696                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006740                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004153                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004153                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25911.589888                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25911.589888                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28389.677966                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28389.677966                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25932.590635                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25932.590635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25932.590635                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25932.590635                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
