<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API Reference: sw/lib/include/neorv32_cpu.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="neorv32_logo_riscv_small.png"/></td>
  <td id="projectalign">
   <div id="projectname">API Reference
   </div>
   <div id="projectbrief">The NEORV32 RISC-V Processor</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_01fcd3835fb4e7d9331b722d86291b65.html">sw</a></li><li class="navelem"><a class="el" href="dir_7d04193005ada6f9450f847f4adb6b5b.html">lib</a></li><li class="navelem"><a class="el" href="dir_752b1e5d3973bf735fa78bf6b4727df9.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">neorv32_cpu.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>CPU Core Functions HW driver header file.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;<a class="el" href="neorv32_8h_source.html">neorv32.h</a>&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div>
<p><a href="neorv32__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a173bb06b4ae9c8964469068dafcb7b0e" id="r_a173bb06b4ae9c8964469068dafcb7b0e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a173bb06b4ae9c8964469068dafcb7b0e">neorv32_cpu_store_unsigned_word</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a173bb06b4ae9c8964469068dafcb7b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f30f6d6542758cd3073a9939b07653" id="r_a31f30f6d6542758cd3073a9939b07653"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31f30f6d6542758cd3073a9939b07653">neorv32_cpu_store_unsigned_half</a> (uint32_t addr, uint16_t wdata)</td></tr>
<tr class="separator:a31f30f6d6542758cd3073a9939b07653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec8ad2a82885c40a307346f9003483e" id="r_aeec8ad2a82885c40a307346f9003483e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeec8ad2a82885c40a307346f9003483e">neorv32_cpu_store_unsigned_byte</a> (uint32_t addr, uint8_t wdata)</td></tr>
<tr class="separator:aeec8ad2a82885c40a307346f9003483e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6cf445e2136486564ef3d3473c91dd" id="r_a3b6cf445e2136486564ef3d3473c91dd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b6cf445e2136486564ef3d3473c91dd">neorv32_cpu_load_unsigned_word</a> (uint32_t addr)</td></tr>
<tr class="separator:a3b6cf445e2136486564ef3d3473c91dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32544cd652debb4affb308806a115d5b" id="r_a32544cd652debb4affb308806a115d5b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a32544cd652debb4affb308806a115d5b">neorv32_cpu_load_unsigned_half</a> (uint32_t addr)</td></tr>
<tr class="separator:a32544cd652debb4affb308806a115d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c8b6c681536ddea3aff0e63f30ef70" id="r_ae9c8b6c681536ddea3aff0e63f30ef70"><td class="memItemLeft" align="right" valign="top">int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae9c8b6c681536ddea3aff0e63f30ef70">neorv32_cpu_load_signed_half</a> (uint32_t addr)</td></tr>
<tr class="separator:ae9c8b6c681536ddea3aff0e63f30ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54ec9b59e17c7cd9b9907abee82ce95" id="r_ac54ec9b59e17c7cd9b9907abee82ce95"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac54ec9b59e17c7cd9b9907abee82ce95">neorv32_cpu_load_unsigned_byte</a> (uint32_t addr)</td></tr>
<tr class="separator:ac54ec9b59e17c7cd9b9907abee82ce95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f903596ab1bcddea79fdf608eaa666" id="r_a31f903596ab1bcddea79fdf608eaa666"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31f903596ab1bcddea79fdf608eaa666">neorv32_cpu_load_signed_byte</a> (uint32_t addr)</td></tr>
<tr class="separator:a31f903596ab1bcddea79fdf608eaa666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7a9f9cf608599f2b124dd499cb8418" id="r_aab7a9f9cf608599f2b124dd499cb8418"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aab7a9f9cf608599f2b124dd499cb8418">neorv32_cpu_csr_read</a> (const int csr_id)</td></tr>
<tr class="separator:aab7a9f9cf608599f2b124dd499cb8418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5ef6e0b1a3e26570edfd8379490455" id="r_afb5ef6e0b1a3e26570edfd8379490455"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afb5ef6e0b1a3e26570edfd8379490455">neorv32_cpu_csr_write</a> (const int csr_id, uint32_t data)</td></tr>
<tr class="separator:afb5ef6e0b1a3e26570edfd8379490455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a09de97229aac839ef6f74da604acf" id="r_a25a09de97229aac839ef6f74da604acf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a25a09de97229aac839ef6f74da604acf">neorv32_cpu_csr_set</a> (const int csr_id, uint32_t mask)</td></tr>
<tr class="separator:a25a09de97229aac839ef6f74da604acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f533ddbc3a3af5e3bca2287ac10122" id="r_ab8f533ddbc3a3af5e3bca2287ac10122"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8f533ddbc3a3af5e3bca2287ac10122">neorv32_cpu_csr_clr</a> (const int csr_id, uint32_t mask)</td></tr>
<tr class="separator:ab8f533ddbc3a3af5e3bca2287ac10122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73d84a3dc9d8813ea8e6b1c1a29af3a" id="r_ac73d84a3dc9d8813ea8e6b1c1a29af3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac73d84a3dc9d8813ea8e6b1c1a29af3a">neorv32_cpu_csr_swap</a> (const int csr_id, uint32_t wdata)</td></tr>
<tr class="separator:ac73d84a3dc9d8813ea8e6b1c1a29af3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4437bbc61a4e40d7d01dfe9459f6639" id="r_ad4437bbc61a4e40d7d01dfe9459f6639"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4437bbc61a4e40d7d01dfe9459f6639">neorv32_cpu_amolr</a> (uint32_t addr)</td></tr>
<tr class="separator:ad4437bbc61a4e40d7d01dfe9459f6639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e73eaa273c41a06972e862976fda53c" id="r_a5e73eaa273c41a06972e862976fda53c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5e73eaa273c41a06972e862976fda53c">neorv32_cpu_amosc</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a5e73eaa273c41a06972e862976fda53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa84baa2d01b1bf5b959c93188546ebfa" id="r_aa84baa2d01b1bf5b959c93188546ebfa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa84baa2d01b1bf5b959c93188546ebfa">neorv32_cpu_amoswap</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:aa84baa2d01b1bf5b959c93188546ebfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945e62a915431ae062f22f0a99365004" id="r_a945e62a915431ae062f22f0a99365004"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a945e62a915431ae062f22f0a99365004">neorv32_cpu_amoadd</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a945e62a915431ae062f22f0a99365004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f33a6aff42777b0030a7be0a85700f8" id="r_a1f33a6aff42777b0030a7be0a85700f8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f33a6aff42777b0030a7be0a85700f8">neorv32_cpu_amoxor</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a1f33a6aff42777b0030a7be0a85700f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2c858f3f891ae3edcb8739ab8e3b54" id="r_a4e2c858f3f891ae3edcb8739ab8e3b54"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4e2c858f3f891ae3edcb8739ab8e3b54">neorv32_cpu_amoand</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a4e2c858f3f891ae3edcb8739ab8e3b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98715b934288e85de3621bd4fb603bcb" id="r_a98715b934288e85de3621bd4fb603bcb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98715b934288e85de3621bd4fb603bcb">neorv32_cpu_amoor</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a98715b934288e85de3621bd4fb603bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab697500a52b09d5351cbd6f20e5c3dee" id="r_ab697500a52b09d5351cbd6f20e5c3dee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab697500a52b09d5351cbd6f20e5c3dee">neorv32_cpu_amomin</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:ab697500a52b09d5351cbd6f20e5c3dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13298d869e43a04cee3a836cad1a418" id="r_ab13298d869e43a04cee3a836cad1a418"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab13298d869e43a04cee3a836cad1a418">neorv32_cpu_amomax</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:ab13298d869e43a04cee3a836cad1a418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc262857dc7c2843dbc047ce4a07b94" id="r_a5fc262857dc7c2843dbc047ce4a07b94"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5fc262857dc7c2843dbc047ce4a07b94">neorv32_cpu_amominu</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:a5fc262857dc7c2843dbc047ce4a07b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae045a6ed8a6f3786e729e5e51caf7022" id="r_ae045a6ed8a6f3786e729e5e51caf7022"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae045a6ed8a6f3786e729e5e51caf7022">neorv32_cpu_amomaxu</a> (uint32_t addr, uint32_t wdata)</td></tr>
<tr class="separator:ae045a6ed8a6f3786e729e5e51caf7022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769ca4556213619f6fea4ff6bfb979dd" id="r_a769ca4556213619f6fea4ff6bfb979dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a769ca4556213619f6fea4ff6bfb979dd">neorv32_cpu_sleep</a> (void)</td></tr>
<tr class="separator:a769ca4556213619f6fea4ff6bfb979dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Prototypes</div></td></tr>
<tr class="memitem:ac3fd7dc7cd1e0a08225c41820af27f92" id="r_ac3fd7dc7cd1e0a08225c41820af27f92"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3fd7dc7cd1e0a08225c41820af27f92">neorv32_cpu_get_cycle</a> (void)</td></tr>
<tr class="separator:ac3fd7dc7cd1e0a08225c41820af27f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a232d0290c459dc790d989fcdc4d121bf" id="r_a232d0290c459dc790d989fcdc4d121bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a232d0290c459dc790d989fcdc4d121bf">neorv32_cpu_set_mcycle</a> (uint64_t value)</td></tr>
<tr class="separator:a232d0290c459dc790d989fcdc4d121bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a387aa304770b05594c4acca128a60a75" id="r_a387aa304770b05594c4acca128a60a75"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a387aa304770b05594c4acca128a60a75">neorv32_cpu_get_instret</a> (void)</td></tr>
<tr class="separator:a387aa304770b05594c4acca128a60a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3cf52498abb3cf3c14a724b287ecf0" id="r_a5c3cf52498abb3cf3c14a724b287ecf0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c3cf52498abb3cf3c14a724b287ecf0">neorv32_cpu_set_minstret</a> (uint64_t value)</td></tr>
<tr class="separator:a5c3cf52498abb3cf3c14a724b287ecf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27dd614bc270dfa30ed73323ebda2d2d" id="r_a27dd614bc270dfa30ed73323ebda2d2d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27dd614bc270dfa30ed73323ebda2d2d">neorv32_cpu_pmp_get_num_regions</a> (void)</td></tr>
<tr class="separator:a27dd614bc270dfa30ed73323ebda2d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4f8160f4821b6691e9682ef60c7cd7b" id="r_ad4f8160f4821b6691e9682ef60c7cd7b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad4f8160f4821b6691e9682ef60c7cd7b">neorv32_cpu_pmp_get_granularity</a> (void)</td></tr>
<tr class="separator:ad4f8160f4821b6691e9682ef60c7cd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa458a700619b2f7666cfcffe02ec2e2c" id="r_aa458a700619b2f7666cfcffe02ec2e2c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa458a700619b2f7666cfcffe02ec2e2c">neorv32_cpu_pmp_configure_region</a> (int index, uint32_t addr, uint8_t config)</td></tr>
<tr class="separator:aa458a700619b2f7666cfcffe02ec2e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f49b80322aa457f29f7671f94a183d" id="r_a70f49b80322aa457f29f7671f94a183d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70f49b80322aa457f29f7671f94a183d">neorv32_cpu_hpm_get_num_counters</a> (void)</td></tr>
<tr class="separator:a70f49b80322aa457f29f7671f94a183d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3ae542bbb0ddf9f562a4e42bc24d10" id="r_adb3ae542bbb0ddf9f562a4e42bc24d10"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adb3ae542bbb0ddf9f562a4e42bc24d10">neorv32_cpu_hpm_get_size</a> (void)</td></tr>
<tr class="separator:adb3ae542bbb0ddf9f562a4e42bc24d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56601e1f95a77552863e3e0fd16b584" id="r_aa56601e1f95a77552863e3e0fd16b584"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa56601e1f95a77552863e3e0fd16b584">neorv32_cpu_hwtrig_get_number</a> (void)</td></tr>
<tr class="separator:aa56601e1f95a77552863e3e0fd16b584"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CPU Core Functions HW driver header file. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="a945e62a915431ae062f22f0a99365004" name="a945e62a915431ae062f22f0a99365004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945e62a915431ae062f22f0a99365004">&#9670;&#160;</a></span>neorv32_cpu_amoadd()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoadd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic ADD.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="a4e2c858f3f891ae3edcb8739ab8e3b54" name="a4e2c858f3f891ae3edcb8739ab8e3b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2c858f3f891ae3edcb8739ab8e3b54">&#9670;&#160;</a></span>neorv32_cpu_amoand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoand </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic AND.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="ad4437bbc61a4e40d7d01dfe9459f6639" name="ad4437bbc61a4e40d7d01dfe9459f6639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4437bbc61a4e40d7d01dfe9459f6639">&#9670;&#160;</a></span>neorv32_cpu_amolr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amolr </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: load-reservate word.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zalrsc ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read data word (32-bit). </dd></dl>

</div>
</div>
<a id="ab13298d869e43a04cee3a836cad1a418" name="ab13298d869e43a04cee3a836cad1a418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13298d869e43a04cee3a836cad1a418">&#9670;&#160;</a></span>neorv32_cpu_amomax()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amomax </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic MAX.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="ae045a6ed8a6f3786e729e5e51caf7022" name="ae045a6ed8a6f3786e729e5e51caf7022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae045a6ed8a6f3786e729e5e51caf7022">&#9670;&#160;</a></span>neorv32_cpu_amomaxu()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amomaxu </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic MAXU.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="ab697500a52b09d5351cbd6f20e5c3dee" name="ab697500a52b09d5351cbd6f20e5c3dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab697500a52b09d5351cbd6f20e5c3dee">&#9670;&#160;</a></span>neorv32_cpu_amomin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amomin </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic MIN.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="a5fc262857dc7c2843dbc047ce4a07b94" name="a5fc262857dc7c2843dbc047ce4a07b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc262857dc7c2843dbc047ce4a07b94">&#9670;&#160;</a></span>neorv32_cpu_amominu()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amominu </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic MINU.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="a98715b934288e85de3621bd4fb603bcb" name="a98715b934288e85de3621bd4fb603bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98715b934288e85de3621bd4fb603bcb">&#9670;&#160;</a></span>neorv32_cpu_amoor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoor </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic OR.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="a5e73eaa273c41a06972e862976fda53c" name="a5e73eaa273c41a06972e862976fda53c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e73eaa273c41a06972e862976fda53c">&#9670;&#160;</a></span>neorv32_cpu_amosc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amosc </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: store-conditional word.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zalrsc ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word to-be-written conditionally (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status: zero = ok, non-zero = failed (32-bit). </dd></dl>

</div>
</div>
<a id="aa84baa2d01b1bf5b959c93188546ebfa" name="aa84baa2d01b1bf5b959c93188546ebfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa84baa2d01b1bf5b959c93188546ebfa">&#9670;&#160;</a></span>neorv32_cpu_amoswap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoswap </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic SWAP.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="a1f33a6aff42777b0030a7be0a85700f8" name="a1f33a6aff42777b0030a7be0a85700f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f33a6aff42777b0030a7be0a85700f8">&#9670;&#160;</a></span>neorv32_cpu_amoxor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_amoxor </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic memory access: atomic XOR.</p>
<dl class="section note"><dt>Note</dt><dd>The address has to be word-aligned - otherwise an alignment exception will be raised. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>This function requires the A/Zaamo ISA extension.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Operand data for read-modify-write operation (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Pre-operation memory content </dd></dl>

</div>
</div>
<a id="ab8f533ddbc3a3af5e3bca2287ac10122" name="ab8f533ddbc3a3af5e3bca2287ac10122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8f533ddbc3a3af5e3bca2287ac10122">&#9670;&#160;</a></span>neorv32_cpu_csr_clr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_csr_clr </td>
          <td>(</td>
          <td class="paramtype">const int</td>          <td class="paramname"><span class="paramname"><em>csr_id</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clear bit(s) in CPU control and status register (CSR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">csr_id</td><td>ID of CSR to write. See <a class="el" href="neorv32__csr_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Bit mask (high-active) to clear bits (uint32_t). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aab7a9f9cf608599f2b124dd499cb8418" name="aab7a9f9cf608599f2b124dd499cb8418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7a9f9cf608599f2b124dd499cb8418">&#9670;&#160;</a></span>neorv32_cpu_csr_read()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_csr_read </td>
          <td>(</td>
          <td class="paramtype">const int</td>          <td class="paramname"><span class="paramname"><em>csr_id</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Read data from CPU control and status register (CSR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">csr_id</td><td>ID of CSR to read. See <a class="el" href="neorv32__csr_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a>. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read data (uint32_t). </dd></dl>

</div>
</div>
<a id="a25a09de97229aac839ef6f74da604acf" name="a25a09de97229aac839ef6f74da604acf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25a09de97229aac839ef6f74da604acf">&#9670;&#160;</a></span>neorv32_cpu_csr_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_csr_set </td>
          <td>(</td>
          <td class="paramtype">const int</td>          <td class="paramname"><span class="paramname"><em>csr_id</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>mask</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Set bit(s) in CPU control and status register (CSR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">csr_id</td><td>ID of CSR to write. See <a class="el" href="neorv32__csr_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>Bit mask (high-active) to set bits (uint32_t). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac73d84a3dc9d8813ea8e6b1c1a29af3a" name="ac73d84a3dc9d8813ea8e6b1c1a29af3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73d84a3dc9d8813ea8e6b1c1a29af3a">&#9670;&#160;</a></span>neorv32_cpu_csr_swap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_csr_swap </td>
          <td>(</td>
          <td class="paramtype">const int</td>          <td class="paramname"><span class="paramname"><em>csr_id</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Atomic write-after-read CSR operation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">csr_id</td><td>ID of CSR. See <a class="el" href="neorv32__csr_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>New data to write to selected CSR. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Old data read from selected CSR. </dd></dl>

</div>
</div>
<a id="afb5ef6e0b1a3e26570edfd8379490455" name="afb5ef6e0b1a3e26570edfd8379490455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb5ef6e0b1a3e26570edfd8379490455">&#9670;&#160;</a></span>neorv32_cpu_csr_write()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_csr_write </td>
          <td>(</td>
          <td class="paramtype">const int</td>          <td class="paramname"><span class="paramname"><em>csr_id</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>data</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Write data to CPU control and status register (CSR).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">csr_id</td><td>ID of CSR to write. See <a class="el" href="neorv32__csr_8h.html#ac065a8cc32eed9a69ea1798492a69f49">NEORV32_CSR_enum</a>. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">data</td><td>Data to write (uint32_t). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ac3fd7dc7cd1e0a08225c41820af27f92" name="ac3fd7dc7cd1e0a08225c41820af27f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3fd7dc7cd1e0a08225c41820af27f92">&#9670;&#160;</a></span>neorv32_cpu_get_cycle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t neorv32_cpu_get_cycle </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Unavailable extensions warnings. Get cycle counter from cycle[h].</p>
<dl class="section return"><dt>Returns</dt><dd>Current cycle counter (64 bit). </dd></dl>

</div>
</div>
<a id="a387aa304770b05594c4acca128a60a75" name="a387aa304770b05594c4acca128a60a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a387aa304770b05594c4acca128a60a75">&#9670;&#160;</a></span>neorv32_cpu_get_instret()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t neorv32_cpu_get_instret </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get retired instructions counter from instret[h].</p>
<dl class="section return"><dt>Returns</dt><dd>Current instructions counter (64 bit). </dd></dl>

</div>
</div>
<a id="a70f49b80322aa457f29f7671f94a183d" name="a70f49b80322aa457f29f7671f94a183d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f49b80322aa457f29f7671f94a183d">&#9670;&#160;</a></span>neorv32_cpu_hpm_get_num_counters()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_hpm_get_num_counters </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware performance monitors (HPM): Get number of available HPM counters.</p>
<dl class="section warning"><dt>Warning</dt><dd>This function overrides all available HPMCOUNTER* CSRs!</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Returns number of available HPM counters. </dd></dl>

</div>
</div>
<a id="adb3ae542bbb0ddf9f562a4e42bc24d10" name="adb3ae542bbb0ddf9f562a4e42bc24d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3ae542bbb0ddf9f562a4e42bc24d10">&#9670;&#160;</a></span>neorv32_cpu_hpm_get_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_hpm_get_size </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware performance monitors (HPM): Get total counter width</p>
<dl class="section warning"><dt>Warning</dt><dd>This function overrides the mhpmcounter3[h] CSRs.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Size of HPM counters (1-64, 0 if not implemented at all). </dd></dl>

</div>
</div>
<a id="aa56601e1f95a77552863e3e0fd16b584" name="aa56601e1f95a77552863e3e0fd16b584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56601e1f95a77552863e3e0fd16b584">&#9670;&#160;</a></span>neorv32_cpu_hwtrig_get_number()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_cpu_hwtrig_get_number </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Hardware trigger module: get number of implemented triggers.</p>
<dl class="section return"><dt>Returns</dt><dd>Number of HW triggers (0 if not implemented at all). </dd></dl>

</div>
</div>
<a id="a31f903596ab1bcddea79fdf608eaa666" name="a31f903596ab1bcddea79fdf608eaa666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f903596ab1bcddea79fdf608eaa666">&#9670;&#160;</a></span>neorv32_cpu_load_signed_byte()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t neorv32_cpu_load_signed_byte </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Load signed byte from address space.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read data byte (8-bit). </dd></dl>

</div>
</div>
<a id="ae9c8b6c681536ddea3aff0e63f30ef70" name="ae9c8b6c681536ddea3aff0e63f30ef70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c8b6c681536ddea3aff0e63f30ef70">&#9670;&#160;</a></span>neorv32_cpu_load_signed_half()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int16_t neorv32_cpu_load_signed_half </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Load signed half-word from address space.</p>
<dl class="section note"><dt>Note</dt><dd>An unaligned access address will raise an alignment exception.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read data half-word (16-bit). </dd></dl>

</div>
</div>
<a id="ac54ec9b59e17c7cd9b9907abee82ce95" name="ac54ec9b59e17c7cd9b9907abee82ce95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54ec9b59e17c7cd9b9907abee82ce95">&#9670;&#160;</a></span>neorv32_cpu_load_unsigned_byte()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t neorv32_cpu_load_unsigned_byte </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Load unsigned byte from address space.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read data byte (8-bit). </dd></dl>

</div>
</div>
<a id="a32544cd652debb4affb308806a115d5b" name="a32544cd652debb4affb308806a115d5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32544cd652debb4affb308806a115d5b">&#9670;&#160;</a></span>neorv32_cpu_load_unsigned_half()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t neorv32_cpu_load_unsigned_half </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Load unsigned half-word from address space.</p>
<dl class="section note"><dt>Note</dt><dd>An unaligned access address will raise an alignment exception.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read data half-word (16-bit). </dd></dl>

</div>
</div>
<a id="a3b6cf445e2136486564ef3d3473c91dd" name="a3b6cf445e2136486564ef3d3473c91dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6cf445e2136486564ef3d3473c91dd">&#9670;&#160;</a></span>neorv32_cpu_load_unsigned_word()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_load_unsigned_word </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Load unsigned word from address space.</p>
<dl class="section note"><dt>Note</dt><dd>An unaligned access address will raise an alignment exception.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Read data word (32-bit). </dd></dl>

</div>
</div>
<a id="aa458a700619b2f7666cfcffe02ec2e2c" name="aa458a700619b2f7666cfcffe02ec2e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa458a700619b2f7666cfcffe02ec2e2c">&#9670;&#160;</a></span>neorv32_cpu_pmp_configure_region()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int neorv32_cpu_pmp_configure_region </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>index</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>config</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Physical memory protection (PMP): Configure region.</p>
<dl class="section warning"><dt>Warning</dt><dd>This function expects a WORD address!</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">index</td><td>Region number (index, 0..PMP_NUM_REGIONS-1). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Region address (bits [33:2]). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">config</td><td>Region configuration byte (see <a class="el" href="neorv32__csr_8h.html#abc0e8daad1e9beda4d9950452cc930ea">NEORV32_PMPCFG_ATTRIBUTES_enum</a>). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Returns 0 on success, !=0 on failure. </dd></dl>

</div>
</div>
<a id="ad4f8160f4821b6691e9682ef60c7cd7b" name="ad4f8160f4821b6691e9682ef60c7cd7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4f8160f4821b6691e9682ef60c7cd7b">&#9670;&#160;</a></span>neorv32_cpu_pmp_get_granularity()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_pmp_get_granularity </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Physical memory protection (PMP): Get minimal region size (granularity).</p>
<dl class="section warning"><dt>Warning</dt><dd>This function overrides PMPCFG0[0] and PMPADDR0 CSRs!</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Returns minimal region size in bytes. Returns zero on error. </dd></dl>

</div>
</div>
<a id="a27dd614bc270dfa30ed73323ebda2d2d" name="a27dd614bc270dfa30ed73323ebda2d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27dd614bc270dfa30ed73323ebda2d2d">&#9670;&#160;</a></span>neorv32_cpu_pmp_get_num_regions()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t neorv32_cpu_pmp_get_num_regions </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Physical memory protection (PMP): Get number of available regions.</p>
<dl class="section warning"><dt>Warning</dt><dd>This function overrides all available PMPCFG* CSRs!</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>Returns number of available PMP regions. </dd></dl>

</div>
</div>
<a id="a232d0290c459dc790d989fcdc4d121bf" name="a232d0290c459dc790d989fcdc4d121bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a232d0290c459dc790d989fcdc4d121bf">&#9670;&#160;</a></span>neorv32_cpu_set_mcycle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_set_mcycle </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>value</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set machine cycle counter mcycle[h].</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>New value for mcycle[h] CSR (64-bit). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5c3cf52498abb3cf3c14a724b287ecf0" name="a5c3cf52498abb3cf3c14a724b287ecf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c3cf52498abb3cf3c14a724b287ecf0">&#9670;&#160;</a></span>neorv32_cpu_set_minstret()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_set_minstret </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>value</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set machine retired instructions counter minstret[h].</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">value</td><td>New value for mcycle[h] CSR (64-bit). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a769ca4556213619f6fea4ff6bfb979dd" name="a769ca4556213619f6fea4ff6bfb979dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769ca4556213619f6fea4ff6bfb979dd">&#9670;&#160;</a></span>neorv32_cpu_sleep()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_sleep </td>
          <td>(</td>
          <td class="paramtype">void</td>          <td class="paramname"><span class="paramname"><em></em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Put CPU into sleep / power-down mode.</p>
<dl class="section note"><dt>Note</dt><dd>The WFI (wait for interrupt) instruction will make the CPU halt until any enabled interrupt source becomes pending. </dd></dl>

</div>
</div>
<a id="aeec8ad2a82885c40a307346f9003483e" name="aeec8ad2a82885c40a307346f9003483e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec8ad2a82885c40a307346f9003483e">&#9670;&#160;</a></span>neorv32_cpu_store_unsigned_byte()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_store_unsigned_byte </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Store unsigned byte to address space.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data byte (8-bit) to store. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a31f30f6d6542758cd3073a9939b07653" name="a31f30f6d6542758cd3073a9939b07653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f30f6d6542758cd3073a9939b07653">&#9670;&#160;</a></span>neorv32_cpu_store_unsigned_half()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_store_unsigned_half </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Store unsigned half-word to address space.</p>
<dl class="section note"><dt>Note</dt><dd>An unaligned access address will raise an alignment exception.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data half-word (16-bit) to store. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a173bb06b4ae9c8964469068dafcb7b0e" name="a173bb06b4ae9c8964469068dafcb7b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a173bb06b4ae9c8964469068dafcb7b0e">&#9670;&#160;</a></span>neorv32_cpu_store_unsigned_word()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void neorv32_cpu_store_unsigned_word </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>addr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>wdata</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Store unsigned word to address space.</p>
<dl class="section note"><dt>Note</dt><dd>An unaligned access address will raise an alignment exception.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>Address (32-bit). </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">wdata</td><td>Data word (32-bit) to store. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
