Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 16 19:08:52 2021
| Host         : XPS-13-9300 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              37 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                      Enable Signal                     |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG                     |                                                        |                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                        | iRst_IBUF                                                 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/num_capture_4bit_0/inst/__0                 | design_1_i/num_capture_4bit_0/inst/rNumberNext[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                        |                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                        | design_1_i/VGA_timings_0/inst/H_w_Rst                     |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/ScreenBufferMem_0/inst/r_CntNext[9]_i_2_n_0 | design_1_i/ScreenBufferMem_0/inst/r_CntNext[9]_i_1_n_0    |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VGA_timings_0/inst/V_r_CntCurr[9]_i_2_n_0   | design_1_i/VGA_timings_0/inst/V_w_Rst                     |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/num_capture_4bit_0/inst/rAddr[9]_i_2_n_0    | design_1_i/num_capture_4bit_0/inst/rAddr[9]_i_1_n_0       |                2 |             10 |         5.00 |
|  iClk_IBUF_BUFG                     |                                                        | design_1_i/Debounce_Switch_1/inst/p_0_in                  |                5 |             18 |         3.60 |
|  iClk_IBUF_BUFG                     |                                                        | design_1_i/Debounce_Switch_0/inst/p_0_in                  |                5 |             18 |         3.60 |
+-------------------------------------+--------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


