
---------- Begin Simulation Statistics ----------
final_tick                                74298296000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55930                       # Simulator instruction rate (inst/s)
host_mem_usage                                 966756                       # Number of bytes of host memory used
host_op_rate                                   112531                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1787.95                       # Real time elapsed on the host
host_tick_rate                               41554984                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074298                       # Number of seconds simulated
sim_ticks                                 74298296000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  95993847                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 55820386                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.485966                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.485966                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3157677                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1581541                       # number of floating regfile writes
system.cpu.idleCycles                         8887928                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               977231                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 22182459                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.474561                       # Inst execution rate
system.cpu.iew.exec_refs                     48708903                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   18035897                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4165588                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              31653474                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3527                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             31827                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18733423                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           226499931                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              30673006                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1220688                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             219114775                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  41709                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1974752                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 886755                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2029764                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          26373                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       755723                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         221508                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 238797142                       # num instructions consuming a value
system.cpu.iew.wb_count                     218243945                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635548                       # average fanout of values written-back
system.cpu.iew.wb_producers                 151767032                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.468701                       # insts written-back per cycle
system.cpu.iew.wb_sent                      218603012                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                340622185                       # number of integer regfile reads
system.cpu.int_regfile_writes               174669743                       # number of integer regfile writes
system.cpu.ipc                               0.672963                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.672963                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2854831      1.30%      1.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             166928533     75.76%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               276889      0.13%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                149059      0.07%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              115635      0.05%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                22542      0.01%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               381963      0.17%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   74      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               116749      0.05%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              363812      0.17%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               9349      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             108      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             30297507     13.75%     91.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16925729      7.68%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          632478      0.29%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1260040      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              220335463                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3139277                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6139933                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2898063                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3828013                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2866704                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013011                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2459538     85.80%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      6      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  27724      0.97%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    438      0.02%     86.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   939      0.03%     86.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  287      0.01%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 157536      5.50%     92.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                104102      3.63%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             50938      1.78%     97.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            65196      2.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              217208059                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          577204346                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    215345882                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         247997183                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  226479299                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 220335463                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20632                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        25299248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             97984                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          12805                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     25843573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     139708665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.196940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            78024230     55.85%     55.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10650355      7.62%     63.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11294720      8.08%     71.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10729432      7.68%     79.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9344614      6.69%     85.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7365545      5.27%     91.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7012803      5.02%     96.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             3671355      2.63%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1615611      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       139708665                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.482776                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            992886                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1702749                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31653474                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18733423                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                94730047                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        148596593                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1511263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       179774                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        367732                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        48005                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           75                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4279007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2607                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8559614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2682                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                24705147                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17121315                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1248149                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10455150                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9513579                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.994189                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2334423                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38140                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1031256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             586278                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           444978                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       257470                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     12018103                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      2544924                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect      5364066                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        32225                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         7411                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      8951525                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       145403                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        19574                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         3834                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        30276                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        62514                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        16060                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1143350                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2       811944                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      1018419                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4       697944                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5       547145                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6       556419                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7       286264                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8       215181                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       147220                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10        82135                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        29845                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12        25402                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      2736105                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1       564570                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       416607                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3       541514                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4       406838                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5       289234                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6       278301                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7       146298                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8        92572                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9        48087                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        21418                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11        19724                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.commit.commitSquashedInsts        24912612                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            851047                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    136007906                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.479331                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.457029                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        83365353     61.29%     61.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        11942845      8.78%     70.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         7835957      5.76%     75.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        12629668      9.29%     85.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3458275      2.54%     87.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2292606      1.69%     89.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2083869      1.53%     90.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1297122      0.95%     91.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        11102211      8.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    136007906                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      11102211                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42856535                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42856535                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     42896339                       # number of overall hits
system.cpu.dcache.overall_hits::total        42896339                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1295788                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1295788                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1298710                       # number of overall misses
system.cpu.dcache.overall_misses::total       1298710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33688713474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33688713474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33688713474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33688713474                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     44152323                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     44152323                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44195049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44195049                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029386                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029386                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25998.630543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25998.630543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25940.135576                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25940.135576                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       209261                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          326                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7982                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.216612                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    81.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       495126                       # number of writebacks
system.cpu.dcache.writebacks::total            495126                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       451258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       451258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       451258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       451258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       844530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       844530                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       846047                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       846047                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20166758477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20166758477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20227794977                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20227794977                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019128                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019128                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019143                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019143                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23879.268323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23879.268323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23908.594885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23908.594885                       # average overall mshr miss latency
system.cpu.dcache.replacements                 845107                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26428046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26428046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1054392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1054392                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  24377003500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24377003500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     27482438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27482438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23119.488293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23119.488293                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       449061                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       449061                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       605331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       605331                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11139320000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11139320000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18402.031285                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18402.031285                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16428489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16428489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       241396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       241396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9311709974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9311709974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014481                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 38574.417033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38574.417033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       239199                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       239199                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9027438477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9027438477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014349                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37740.285189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37740.285189                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        39804                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         39804                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2922                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2922                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        42726                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        42726                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.068389                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068389                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     61036500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     61036500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035505                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035505                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40235.003296                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40235.003296                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.785895                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43742518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            845619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.728400                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.785895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999582                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89235717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89235717                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 85241088                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              17275425                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  35073238                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1232159                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 886755                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9669824                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                402501                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              232060808                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1901743                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    30666454                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    18040463                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        273185                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         43167                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           87901002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118825878                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24705147                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12434280                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      50492966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2572954                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         50                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 3305                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         24070                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           61                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          734                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  18307853                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                758417                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          139708665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.707423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.050574                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                101996715     73.01%     73.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2028325      1.45%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2223944      1.59%     76.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1816831      1.30%     77.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2578127      1.85%     79.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2801832      2.01%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2585238      1.85%     83.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2639284      1.89%     84.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 21038369     15.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            139708665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.166256                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.799654                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     14717251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14717251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14717251                       # number of overall hits
system.cpu.icache.overall_hits::total        14717251                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3590599                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3590599                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3590599                       # number of overall misses
system.cpu.icache.overall_misses::total       3590599                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48972478972                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48972478972                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48972478972                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48972478972                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18307850                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18307850                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18307850                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18307850                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.196123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.196123                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.196123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.196123                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13639.083332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13639.083332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13639.083332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13639.083332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12993                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.677551                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3433744                       # number of writebacks
system.cpu.icache.writebacks::total           3433744                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       155885                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       155885                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       155885                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       155885                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3434714                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3434714                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3434714                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3434714                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  44116999478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  44116999478                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  44116999478                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  44116999478                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.187609                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.187609                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.187609                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.187609                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12844.446285                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12844.446285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12844.446285                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12844.446285                       # average overall mshr miss latency
system.cpu.icache.replacements                3433744                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14717251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14717251                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3590599                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3590599                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48972478972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48972478972                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18307850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18307850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.196123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.196123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13639.083332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13639.083332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       155885                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       155885                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3434714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3434714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  44116999478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  44116999478                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.187609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.187609                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12844.446285                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12844.446285                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.505844                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18151965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3434714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.284855                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.505844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999035                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40050414                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40050414                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    18312019                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        351608                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3073834                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3591188                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 6363                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               26373                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2067853                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                55400                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  74298296000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 886755                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 86175985                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8064868                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4317                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  35290166                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               9286574                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              230192232                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                157602                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 715766                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 793676                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7507031                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              47                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           245161529                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   568131504                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                361259639                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3454217                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 30581281                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     103                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  82                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5143002                       # count of insts added to the skid buffer
system.cpu.rob.reads                        350846121                       # The number of ROB reads
system.cpu.rob.writes                       455947903                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3396548                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               695178                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4091726                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3396548                       # number of overall hits
system.l2.overall_hits::.cpu.data              695178                       # number of overall hits
system.l2.overall_hits::total                 4091726                       # number of overall hits
system.l2.demand_misses::.cpu.inst              37543                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             150441                       # number of demand (read+write) misses
system.l2.demand_misses::total                 187984                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             37543                       # number of overall misses
system.l2.overall_misses::.cpu.data            150441                       # number of overall misses
system.l2.overall_misses::total                187984                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2923449500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11463976500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14387426000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2923449500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11463976500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14387426000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3434091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           845619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4279710                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3434091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          845619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4279710                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.177906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043924                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.177906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043924                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77869.363130                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76202.474724                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76535.375351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77869.363130                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76202.474724                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76535.375351                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107081                       # number of writebacks
system.l2.writebacks::total                    107081                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         37524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        150441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            187965                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        37524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       150441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           187965                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2539741750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9933573000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12473314750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2539741750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9933573000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12473314750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.177906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043920                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.177906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043920                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67683.129464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66029.692703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66359.773096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67683.129464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66029.692703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66359.773096                       # average overall mshr miss latency
system.l2.replacements                         181738                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       495126                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           495126                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       495126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       495126                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3431757                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3431757                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3431757                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3431757                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          479                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           479                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              428                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  428                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              430                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.004651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.004651                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        27000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.004651                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.004651                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            143138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                143138                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           96076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               96076                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7071392500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7071392500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        239214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            239214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.401632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.401632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73602.070236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73602.070236                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        96076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          96076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6092805250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6092805250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.401632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.401632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63416.516612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63416.516612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3396548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3396548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        37543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            37543                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2923449500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2923449500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3434091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3434091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77869.363130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77869.363130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        37524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2539741750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2539741750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67683.129464                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67683.129464                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        552040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            552040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        54365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           54365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4392584000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4392584000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       606405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        606405                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.089651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.089651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80798.013428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80798.013428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        54365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        54365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3840767750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3840767750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.089651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70647.801895                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70647.801895                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8172.113057                       # Cycle average of tags in use
system.l2.tags.total_refs                     8554083                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    189930                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     45.038082                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     196.099535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2976.542575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4999.470948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.023938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.363347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.610287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997572                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  68626594                       # Number of tag accesses
system.l2.tags.data_accesses                 68626594                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     37524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    150147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000504179750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6314                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              492427                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             100844                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      187965                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107081                       # Number of write requests accepted
system.mem_ctrls.readBursts                    187965                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107081                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    294                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.76                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                187965                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107081                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  157745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   21868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.720621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.719392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.063226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6312     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.955021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.922738                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.053550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3368     53.34%     53.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.39%     54.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2675     42.37%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              150      2.38%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.43%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6314                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   18816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12029760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6853184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    161.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     92.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74296659500                       # Total gap between requests
system.mem_ctrls.avgGap                     251813.82                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2401536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9609408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6851456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32322894.726953092963                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 129335509.928787603974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 92215519.989852800965                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        37524                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       150441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107081                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1301408750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   4971700750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1764562028500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34682.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33047.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16478759.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2401536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9628224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12029760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2401536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2401536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6853184                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6853184                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        37524                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       150441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         187965                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107081                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107081                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32322895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    129588759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        161911654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32322895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32322895                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     92238778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        92238778                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     92238778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32322895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    129588759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       254150432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               187671                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107054                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12238                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11283                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        10971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10548                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6811                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6805                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6103                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7578                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2754278250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             938355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6273109500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14676.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33426.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              108301                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55530                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.87                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       130893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   144.105002                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   105.390780                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   164.475328                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        74385     56.83%     56.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        37635     28.75%     85.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9991      7.63%     93.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3505      2.68%     95.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1505      1.15%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          826      0.63%     97.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          507      0.39%     98.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          328      0.25%     98.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2211      1.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       130893                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12010944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6851456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              161.658405                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               92.215520                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       471090060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       250390305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      680342040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     275944860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5864894880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  25255715040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7262575200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   40060952385                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.190729                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18638543000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2480920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53178833000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       463493100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       246348630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      659628900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     282877020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5864894880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25385946930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7152906240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   40056095700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.125362                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18346710750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2480920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53470665250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              91889                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107081                       # Transaction distribution
system.membus.trans_dist::CleanEvict            72684                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             96076                       # Transaction distribution
system.membus.trans_dist::ReadExResp            96076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         91889                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       555697                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       555697                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 555697                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     18882944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     18882944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18882944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            187967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  187967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              187967                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           199014000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          234956250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4041119                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       602207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3433744                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          424638                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             430                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            430                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           239214                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          239214                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3434714                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       606405                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10302549                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2537205                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              12839754                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    439541440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     85807680                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              525349120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          182361                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6893056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4462501                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.106275                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4411746     98.86%     98.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  50680      1.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     75      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4462501                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  74298296000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8208677499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5153465705                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1269691899                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
