strict digraph "compose( ,  )" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f34df78e290>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"16:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f34df78ee90>",
		fillcolor=firebrick,
		label="16:NS
r_reg <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f34df78ee90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "16:NS"	[cond="['reset']",
		label="(reset == 0)",
		lineno=16];
	"17:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f34df7f1150>",
		fillcolor=firebrick,
		label="17:NS
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f34df7f1150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"16:IF" -> "17:NS"	[cond="['reset']",
		label="!((reset == 0))",
		lineno=16];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f34df7e3d10>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f34df7e33d0>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"Leaf_15:AL"	[def_var="['r_reg']",
		label="Leaf_15:AL"];
	"16:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"19:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f34df7f1390>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="19:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_15:AL" -> "19:AS";
	"20:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f34df7fdd10>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="20:AS
r_next = { feedback_value, r_reg[4:2] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['feedback_value', 'r_reg']"];
	"Leaf_15:AL" -> "20:AS";
	"17:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"20:AS" -> "15:AL";
}
