<dec f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='205' type='const llvm::MCPhysReg *'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='560' u='r' c='_ZNK4llvm11MCInstrDesc15getImplicitUsesEv'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='564' u='r' c='_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='567' u='r' c='_ZNK4llvm11MCInstrDesc18getNumImplicitUsesEv'/>
<use f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='597' u='r' c='_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj'/>
<offset>192</offset>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='205'>// Registers implicitly read by this instr</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1205' u='r' c='_ZN12_GLOBAL__N_18MIParser22verifyImplicitOperandsEN4llvm8ArrayRefINS_20ParsedMachineOperandEEERKNS1_11MCInstrDescE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='109' u='r' c='_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2945' u='r' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser25findImplicitSGPRReadInVOPERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenMux.cpp' l='166' u='r' c='_ZNK12_GLOBAL__N_113HexagonGenMux11getDefsUsesEPKN4llvm12MachineInstrERNS1_9BitVectorES6_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2709' u='r' c='_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
