

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:35:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Pool_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  15379|  15379|  15379|  15379|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |  15378|  15378|      2563|          -|          -|     6|    no    |
        | + Row_Loop           |   2561|   2561|       197|          -|          -|    13|    no    |
        |  ++ Col_Loop         |    195|    195|        15|          -|          -|    13|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |      6|      6|         3|          -|          -|     2|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    492|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    152|    -|
|Register         |        -|      -|     180|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     246|    883|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_fcmp_32nbkb_U1  |max_pool_fcmp_32nbkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_1_fu_290_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln29_fu_274_p2       |     *    |      0|  0|  17|           5|           5|
    |add_ln13_fu_244_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln23_1_fu_484_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_326_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln27_1_fu_490_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln27_fu_332_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln29_1_fu_372_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_2_fu_499_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_3_fu_530_p2     |     +    |      0|  0|  11|          13|          13|
    |add_ln29_fu_341_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_1_fu_576_p2     |     +    |      0|  0|  11|          11|          11|
    |add_ln36_fu_544_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_302_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_230_p2              |     +    |      0|  0|  12|           3|           1|
    |r_fu_256_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_1_fu_524_p2     |     -    |      0|  0|  11|          13|          13|
    |sub_ln29_fu_366_p2       |     -    |      0|  0|  11|          13|          13|
    |sub_ln36_fu_570_p2       |     -    |      0|  0|  11|          11|          11|
    |and_ln29_1_fu_460_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_2_fu_658_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_3_fu_664_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_454_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_224_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln13_fu_250_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_296_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln23_1_fu_478_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_320_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_1_fu_424_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_2_fu_436_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_3_fu_442_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_4_fu_622_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_5_fu_628_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_6_fu_640_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_7_fu_646_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_418_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln26_fu_280_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_1_fu_448_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_2_fu_634_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_3_fu_652_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_430_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln29_1_fu_670_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_466_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 492|         299|         231|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  50|         11|    1|         11|
    |c_0_reg_154        |   9|          2|    4|          8|
    |conv_out_address0  |  15|          3|   12|         36|
    |f_0_reg_120        |   9|          2|    3|          6|
    |grp_fu_212_p1      |  15|          3|   32|         96|
    |max_1_0_reg_166    |   9|          2|   32|         64|
    |max_1_1_reg_189    |   9|          2|   32|         64|
    |mpc_0_0_reg_178    |   9|          2|    2|          4|
    |mpc_0_1_reg_201    |   9|          2|    2|          4|
    |phi_mul_reg_142    |   9|          2|    8|         16|
    |r_0_reg_131        |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 152|         33|  132|        317|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln13_reg_697     |   8|   0|    8|          0|
    |add_ln23_1_reg_755   |   2|   0|    2|          0|
    |add_ln23_reg_737     |   2|   0|    2|          0|
    |ap_CS_fsm            |  10|   0|   10|          0|
    |c_0_reg_154          |   4|   0|    4|          0|
    |c_reg_723            |   4|   0|    4|          0|
    |f_0_reg_120          |   3|   0|    3|          0|
    |f_reg_681            |   3|   0|    3|          0|
    |max_1_0_reg_166      |  32|   0|   32|          0|
    |max_1_1_reg_189      |  32|   0|   32|          0|
    |mpc_0_0_reg_178      |   2|   0|    2|          0|
    |mpc_0_1_reg_201      |   2|   0|    2|          0|
    |mul_ln29_1_reg_715   |   9|   0|   10|          1|
    |mul_ln29_reg_710     |   9|   0|   10|          1|
    |phi_mul_reg_142      |   8|   0|    8|          0|
    |r_0_reg_131          |   4|   0|    4|          0|
    |r_reg_705            |   4|   0|    4|          0|
    |reg_219              |  32|   0|   32|          0|
    |shl_ln1_reg_728      |   4|   0|    5|          1|
    |zext_ln13_1_reg_692  |   3|   0|   11|          8|
    |zext_ln13_reg_686    |   3|   0|   13|         10|
    +---------------------+----+----+-----+-----------+
    |Total                | 180|   0|  201|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   max_pool   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   max_pool   | return value |
|conv_out_address0      | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0           | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_q0            |  in |   32|  ap_memory |   conv_out   |     array    |
|max_pool_out_address0  | out |   10|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_we0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_d0        | out |   32|  ap_memory | max_pool_out |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

