{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667237831510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667237831511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:37:11 2022 " "Processing started: Mon Oct 31 18:37:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667237831511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237831511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237831511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667237831751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667237831751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 sega_joystick " "Found entity 1: sega_joystick" {  } { { "../common/joystick_Sega_6_buttons.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 joystick_sega-Behavioral " "Found design unit 1: joystick_sega-Behavioral" {  } { { "../common/joystick_Sega_6_buttons.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841600 ""} { "Info" "ISGN_ENTITY_NAME" "1 joystick_sega " "Found entity 1: joystick_sega" {  } { { "../common/joystick_Sega_6_buttons.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/dac_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/dac_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_if-Behavioral " "Found design unit 1: dac_if-Behavioral" {  } { { "../common/dac_if.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/dac_if.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841601 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_if " "Found entity 1: dac_if" {  } { { "../common/dac_if.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/dac_if.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_top-Behavioral " "Found design unit 1: audio_top-Behavioral" {  } { { "../common/audio_top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841602 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_top " "Found entity 1: audio_top" {  } { { "../common/audio_top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ramtest.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramtest " "Found entity 1: ramtest" {  } { { "../common/ramtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ramtest.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 joydecoder " "Found entity 1: joydecoder" {  } { { "../common/joydecoder.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joydecoder.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tld_test_placa_neptuno.v 1 1 " "Found 1 design units, including 1 entities, in source file tld_test_placa_neptuno.v" { { "Info" "ISGN_ENTITY_NAME" "1 tld_test_placa_neptuno " "Found entity 1: tld_test_placa_neptuno" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojes.v 1 1 " "Found 1 design units, including 1 entities, in source file relojes.v" { { "Info" "ISGN_ENTITY_NAME" "1 relojes " "Found entity 1: relojes" {  } { { "relojes.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/relojes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v 5 5 " "Found 5 design units, including 5 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841607 ""} { "Info" "ISGN_ENTITY_NAME" "2 window_on_background " "Found entity 2: window_on_background" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841607 ""} { "Info" "ISGN_ENTITY_NAME" "3 screenfb " "Found entity 3: screenfb" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841607 ""} { "Info" "ISGN_ENTITY_NAME" "4 teletype " "Found entity 4: teletype" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841607 ""} { "Info" "ISGN_ENTITY_NAME" "5 updater " "Found entity 5: updater" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clkvideo CLKVIDEO vga_scandoubler.v(24) " "Verilog HDL Declaration information at vga_scandoubler.v(24): object \"clkvideo\" differs only in case from object \"CLKVIDEO\" in the same scope" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667237841608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_scandoubler " "Found entity 1: vga_scandoubler" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841608 ""} { "Info" "ISGN_ENTITY_NAME" "2 vgascanline_dport " "Found entity 2: vgascanline_dport" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841608 ""} { "Info" "ISGN_ENTITY_NAME" "3 color_dimmed " "Found entity 3: color_dimmed" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_generator_pal_ntsc " "Found entity 1: sync_generator_pal_ntsc" {  } { { "../common/sync_generator_pal_ntsc.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/switch_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/switch_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_mode " "Found entity 1: switch_mode" {  } { { "../common/switch_mode.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/switch_mode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../common/spi.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/spi.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdtest " "Found entity 1: sdtest" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdramtest.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdramtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdramtest " "Found entity 1: sdramtest" {  } { { "../common/sdramtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdramtest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841612 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdramtest_2x " "Found entity 2: sdramtest_2x" {  } { { "../common/sdramtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdramtest.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET sdram_controller.v(27) " "Verilog HDL Declaration information at sdram_controller.v(27): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667237841612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WAIT_STATES wait_states sdram_controller.v(100) " "Verilog HDL Declaration information at sdram_controller.v(100): object \"WAIT_STATES\" differs only in case from object \"wait_states\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 100 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667237841612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET sdram_controller.v(310) " "Verilog HDL Declaration information at sdram_controller.v(310): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 310 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667237841613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WAIT_STATES wait_states sdram_controller.v(383) " "Verilog HDL Declaration information at sdram_controller.v(383): object \"WAIT_STATES\" differs only in case from object \"wait_states\" in the same scope" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 383 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1667237841613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841613 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_controller_2x " "Found entity 2: sdram_controller_2x" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_port " "Found entity 1: ps2_port" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841615 ""} { "Info" "ISGN_ENTITY_NAME" "2 ps2_host_to_kb " "Found entity 2: ps2_host_to_kb" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/mousetest.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/mousetest.v" { { "Info" "ISGN_ENTITY_NAME" "1 mousetest " "Found entity 1: mousetest" {  } { { "../common/mousetest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/mousetest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/flashtest.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/flashtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 flashtest " "Found entity 1: flashtest" {  } { { "../common/flashtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/flashtest.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841617 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin2hex " "Found entity 2: bin2hex" {  } { { "../common/flashtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/flashtest.v" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_test " "Found entity 1: audio_test" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841617 ""} { "Info" "ISGN_ENTITY_NAME" "2 dac " "Found entity 2: dac" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tld_test_placa_neptuno " "Elaborating entity \"tld_test_placa_neptuno\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667237841696 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "stm_rst_o tld_test_placa_neptuno.v(79) " "Output port \"stm_rst_o\" at tld_test_placa_neptuno.v(79) has no driver" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1667237841697 "|tld_test_placa_neptuno"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojes relojes:los_relojes " "Elaborating entity \"relojes\" for hierarchy \"relojes:los_relojes\"" {  } { { "tld_test_placa_neptuno.v" "los_relojes" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll relojes:los_relojes\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"relojes:los_relojes\|altpll:altpll_component\"" {  } { { "relojes.v" "altpll_component" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/relojes.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "relojes:los_relojes\|altpll:altpll_component " "Elaborated megafunction instantiation \"relojes:los_relojes\|altpll:altpll_component\"" {  } { { "relojes.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/relojes.v" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "relojes:los_relojes\|altpll:altpll_component " "Instantiated megafunction \"relojes:los_relojes\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 7 " "Parameter \"clk2_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 7 " "Parameter \"clk3_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=relojes " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=relojes\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237841747 ""}  } { { "relojes.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/relojes.v" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667237841747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/relojes_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/relojes_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 relojes_altpll " "Found entity 1: relojes_altpll" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237841787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237841787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojes_altpll relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated " "Elaborating entity \"relojes_altpll\" for hierarchy \"relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/quartus17/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joydecoder joydecoder:los_joysticks " "Elaborating entity \"joydecoder\" for hierarchy \"joydecoder:los_joysticks\"" {  } { { "tld_test_placa_neptuno.v" "los_joysticks" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sega_joystick sega_joystick:joy " "Elaborating entity \"sega_joystick\" for hierarchy \"sega_joystick:joy\"" {  } { { "tld_test_placa_neptuno.v" "joy" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 joystick_Sega_6_buttons.v(62) " "Verilog HDL assignment warning at joystick_Sega_6_buttons.v(62): truncated value with size 32 to match size of target (8)" {  } { { "../common/joystick_Sega_6_buttons.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joystick_Sega_6_buttons.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841792 "|tld_test_placa_neptuno|sega_joystick:joy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_mode switch_mode:teclas " "Elaborating entity \"switch_mode\" for hierarchy \"switch_mode:teclas\"" {  } { { "tld_test_placa_neptuno.v" "teclas" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_port switch_mode:teclas\|ps2_port:teclado " "Elaborating entity \"ps2_port\" for hierarchy \"switch_mode:teclas\|ps2_port:teclado\"" {  } { { "../common/switch_mode.v" "teclado" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/switch_mode.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ps2_port.v(129) " "Verilog HDL assignment warning at ps2_port.v(129): truncated value with size 32 to match size of target (16)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841794 "|tld_test_placa_neptuno|switch_mode:teclas|ps2_port:teclado"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramtest ramtest:test_de_ram " "Elaborating entity \"ramtest\" for hierarchy \"ramtest:test_de_ram\"" {  } { { "tld_test_placa_neptuno.v" "test_de_ram" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdtest sdtest:test_slot_sd " "Elaborating entity \"sdtest\" for hierarchy \"sdtest:test_slot_sd\"" {  } { { "tld_test_placa_neptuno.v" "test_slot_sd" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841796 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd0.data_a 0 sdtest.v(59) " "Net \"cmd0.data_a\" at sdtest.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841797 "|tld_test_placa_neptuno|sdtest:test_slot_sd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd0.waddr_a 0 sdtest.v(59) " "Net \"cmd0.waddr_a\" at sdtest.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841797 "|tld_test_placa_neptuno|sdtest:test_slot_sd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cmd0.we_a 0 sdtest.v(59) " "Net \"cmd0.we_a\" at sdtest.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../common/sdtest.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841797 "|tld_test_placa_neptuno|sdtest:test_slot_sd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi sdtest:test_slot_sd\|spi:slotsd " "Elaborating entity \"spi\" for hierarchy \"sdtest:test_slot_sd\|spi:slotsd\"" {  } { { "../common/sdtest.v" "slotsd" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.v(73) " "Verilog HDL assignment warning at spi.v(73): truncated value with size 32 to match size of target (5)" {  } { { "../common/spi.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/spi.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841798 "|tld_test_placa_neptuno|sdtest:test_slot_sd|spi:slotsd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 spi.v(87) " "Verilog HDL assignment warning at spi.v(87): truncated value with size 32 to match size of target (5)" {  } { { "../common/spi.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/spi.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841798 "|tld_test_placa_neptuno|sdtest:test_slot_sd|spi:slotsd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mousetest mousetest:test_raton " "Elaborating entity \"mousetest\" for hierarchy \"mousetest:test_raton\"" {  } { { "tld_test_placa_neptuno.v" "test_raton" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_host_to_kb mousetest:test_raton\|ps2_host_to_kb:escritura_a_raton " "Elaborating entity \"ps2_host_to_kb\" for hierarchy \"mousetest:test_raton\|ps2_host_to_kb:escritura_a_raton\"" {  } { { "../common/mousetest.v" "escritura_a_raton" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/mousetest.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841801 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2data_in ps2_port.v(165) " "Verilog HDL or VHDL warning at ps2_port.v(165): object \"ps2data_in\" assigned a value but never read" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667237841802 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ps2clkpedge ps2_port.v(179) " "Verilog HDL or VHDL warning at ps2_port.v(179): object \"ps2clkpedge\" assigned a value but never read" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667237841802 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ps2_port.v(206) " "Verilog HDL assignment warning at ps2_port.v(206): truncated value with size 32 to match size of target (16)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841802 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ps2_port.v(232) " "Verilog HDL assignment warning at ps2_port.v(232): truncated value with size 32 to match size of target (3)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841802 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ps2_port.v(260) " "Verilog HDL assignment warning at ps2_port.v(260): truncated value with size 32 to match size of target (16)" {  } { { "../common/ps2_port.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/ps2_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841802 "|tld_test_placa_neptuno|mousetest:test_raton|ps2_host_to_kb:escritura_a_raton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdramtest sdramtest:test_sdram " "Elaborating entity \"sdramtest\" for hierarchy \"sdramtest:test_sdram\"" {  } { { "tld_test_placa_neptuno.v" "test_sdram" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdramtest:test_sdram\|sdram_controller:controlador " "Elaborating entity \"sdram_controller\" for hierarchy \"sdramtest:test_sdram\|sdram_controller:controlador\"" {  } { { "../common/sdramtest.v" "controlador" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdramtest.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 13 sdram_controller.v(186) " "Verilog HDL assignment warning at sdram_controller.v(186): truncated value with size 42 to match size of target (13)" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841805 "|tld_test_placa_neptuno|sdramtest:test_sdram|sdram_controller:controlador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 sdram_controller.v(219) " "Verilog HDL assignment warning at sdram_controller.v(219): truncated value with size 32 to match size of target (14)" {  } { { "../common/sdram_controller.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdram_controller.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667237841805 "|tld_test_placa_neptuno|sdramtest:test_sdram|sdram_controller:controlador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updater updater:mensajes " "Elaborating entity \"updater\" for hierarchy \"updater:mensajes\"" {  } { { "tld_test_placa_neptuno.v" "mensajes" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teletype updater:mensajes\|teletype:teletipo " "Elaborating entity \"teletype\" for hierarchy \"updater:mensajes\|teletype:teletipo\"" {  } { { "../common/video_processor.v" "teletipo" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "window_on_background updater:mensajes\|teletype:teletipo\|window_on_background:screen " "Elaborating entity \"window_on_background\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\"" {  } { { "../common/video_processor.v" "screen" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841812 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.data_a 0 video_processor.v(137) " "Net \"charrom.data_a\" at video_processor.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841837 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.waddr_a 0 video_processor.v(137) " "Net \"charrom.waddr_a\" at video_processor.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841837 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charrom.we_a 0 video_processor.v(137) " "Net \"charrom.we_a\" at video_processor.v(137) has no driver or initial value, using a default initial value '0'" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 137 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841837 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg " "Elaborating entity \"background\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\"" {  } { { "../common/video_processor.v" "bg" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_generator_pal_ntsc updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos " "Elaborating entity \"sync_generator_pal_ntsc\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\"" {  } { { "../common/video_processor.v" "sincronismos" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screenfb updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla " "Elaborating entity \"screenfb\" for hierarchy \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\"" {  } { { "../common/video_processor.v" "buffer_pantalla" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841848 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "513 0 511 video_processor.v(209) " "Verilog HDL warning at video_processor.v(209): number of words (513) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../common/video_processor.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 209 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1667237841850 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen|screenfb:buffer_pantalla"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_scandoubler vga_scandoubler:modo_vga " "Elaborating entity \"vga_scandoubler\" for hierarchy \"vga_scandoubler:modo_vga\"" {  } { { "tld_test_placa_neptuno.v" "modo_vga" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgascanline_dport vga_scandoubler:modo_vga\|vgascanline_dport:memscan " "Elaborating entity \"vgascanline_dport\" for hierarchy \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\"" {  } { { "../common/vga_scandoubler.v" "memscan" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_dimmed vga_scandoubler:modo_vga\|color_dimmed:apply_to_red " "Elaborating entity \"color_dimmed\" for hierarchy \"vga_scandoubler:modo_vga\|color_dimmed:apply_to_red\"" {  } { { "../common/vga_scandoubler.v" "apply_to_red" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_test audio_test:audio " "Elaborating entity \"audio_test\" for hierarchy \"audio_test:audio\"" {  } { { "tld_test_placa_neptuno.v" "audio" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841860 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2000 0 3999 audio_test.v(45) " "Verilog HDL warning at audio_test.v(45): number of words (2000) in memory file does not match the number of elements in the address range \[0:3999\]" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1667237841867 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audiomem.data_a 0 audio_test.v(43) " "Net \"audiomem.data_a\" at audio_test.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841932 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audiomem.waddr_a 0 audio_test.v(43) " "Net \"audiomem.waddr_a\" at audio_test.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841932 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audiomem.we_a 0 audio_test.v(43) " "Net \"audiomem.we_a\" at audio_test.v(43) has no driver or initial value, using a default initial value '0'" {  } { { "../common/audio_test.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 43 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1667237841932 "|tld_test_placa_neptuno|audio_test:audio"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac audio_test:audio\|dac:dac8bits " "Elaborating entity \"dac\" for hierarchy \"audio_test:audio\|dac:dac8bits\"" {  } { { "../common/audio_test.v" "dac8bits" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_top audio_test:audio\|audio_top:audio_top " "Elaborating entity \"audio_top\" for hierarchy \"audio_test:audio\|audio_top:audio_top\"" {  } { { "../common/audio_test.v" "audio_top" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_test.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_if audio_test:audio\|audio_top:audio_top\|dac_if:dac " "Elaborating entity \"dac_if\" for hierarchy \"audio_test:audio\|audio_top:audio_top\|dac_if:dac\"" {  } { { "../common/audio_top.vhd" "dac" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237841941 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "vga_scandoubler:modo_vga\|hsync " "Found clock multiplexer vga_scandoubler:modo_vga\|hsync" {  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 37 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667237842240 "|tld_test_placa_neptuno|vga_scandoubler:modo_vga|hsync"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|hsync_n " "Found clock multiplexer updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|hsync_n" {  } { { "../common/sync_generator_pal_ntsc.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667237842240 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen|background:bg|sync_generator_pal_ntsc:sincronismos|hsync_n"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|vsync_n " "Found clock multiplexer updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|vsync_n" {  } { { "../common/sync_generator_pal_ntsc.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667237842240 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen|background:bg|sync_generator_pal_ntsc:sincronismos|vsync_n"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1667237842240 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|charrom " "RAM logic \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|charrom\" is uninferred due to asynchronous read logic" {  } { { "../common/video_processor.v" "charrom" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/video_processor.v" 137 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1667237842594 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sdtest:test_slot_sd\|cmd0 " "RAM logic \"sdtest:test_slot_sd\|cmd0\" is uninferred due to inappropriate RAM size" {  } { { "../common/sdtest.v" "cmd0" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sdtest.v" 59 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1667237842594 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667237842594 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/tld_test_placa_neptuno.ram0_sdtest_e8fefb33.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/tld_test_placa_neptuno.ram0_sdtest_e8fefb33.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1667237842611 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|vsync_n~0 " "Found clock multiplexer updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|vsync_n~0" {  } { { "../common/sync_generator_pal_ntsc.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667237843301 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen|background:bg|sync_generator_pal_ntsc:sincronismos|vsync_n~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|hsync_n~0 " "Found clock multiplexer updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|hsync_n~0" {  } { { "../common/sync_generator_pal_ntsc.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667237843301 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen|background:bg|sync_generator_pal_ntsc:sincronismos|hsync_n~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|hsync_n~1 " "Found clock multiplexer updater:mensajes\|teletype:teletipo\|window_on_background:screen\|background:bg\|sync_generator_pal_ntsc:sincronismos\|hsync_n~1" {  } { { "../common/sync_generator_pal_ntsc.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/sync_generator_pal_ntsc.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667237843301 "|tld_test_placa_neptuno|updater:mensajes|teletype:teletipo|window_on_background:screen|background:bg|sync_generator_pal_ntsc:sincronismos|hsync_n~1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1667237843301 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|scan_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|scan_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_test:audio\|audiomem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_test:audio\|audiomem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4000 " "Parameter NUMWORDS_A set to 4000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif " "Parameter INIT_FILE set to db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|screenrom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|screenrom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif " "Parameter INIT_FILE set to db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1667237843645 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1667237843645 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667237843645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0 " "Elaborated megafunction instantiation \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237843682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0 " "Instantiated megafunction \"vga_scandoubler:modo_vga\|vgascanline_dport:memscan\|altsyncram:scan_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843682 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667237843682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9h1 " "Found entity 1: altsyncram_s9h1" {  } { { "db/altsyncram_s9h1.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/altsyncram_s9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237843717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237843717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_test:audio\|altsyncram:audiomem_rtl_0 " "Elaborated megafunction instantiation \"audio_test:audio\|altsyncram:audiomem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237843723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_test:audio\|altsyncram:audiomem_rtl_0 " "Instantiated megafunction \"audio_test:audio\|altsyncram:audiomem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4000 " "Parameter \"NUMWORDS_A\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tld_test_placa_neptuno.ram0_audio_test_f4259627.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843723 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667237843723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn91 " "Found entity 1: altsyncram_mn91" {  } { { "db/altsyncram_mn91.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/altsyncram_mn91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237843756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237843756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0 " "Elaborated megafunction instantiation \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237843763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0 " "Instantiated megafunction \"updater:mensajes\|teletype:teletipo\|window_on_background:screen\|screenfb:buffer_pantalla\|altsyncram:screenrom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tld_test_placa_neptuno.ram0_screenfb_7d1954ad.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667237843763 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667237843763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n9n1 " "Found entity 1: altsyncram_n9n1" {  } { { "db/altsyncram_n9n1.tdf" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/altsyncram_n9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667237843798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237843798 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667237844150 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[0\] ramtest:test_de_ram\|data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[0\]\" to the node \"ramtest:test_de_ram\|data\[0\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[1\] ramtest:test_de_ram\|data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[1\]\" to the node \"ramtest:test_de_ram\|data\[1\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[2\] ramtest:test_de_ram\|data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[2\]\" to the node \"ramtest:test_de_ram\|data\[2\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[3\] ramtest:test_de_ram\|data\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[3\]\" to the node \"ramtest:test_de_ram\|data\[3\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[4\] ramtest:test_de_ram\|data\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[4\]\" to the node \"ramtest:test_de_ram\|data\[4\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[5\] ramtest:test_de_ram\|data\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[5\]\" to the node \"ramtest:test_de_ram\|data\[5\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[6\] ramtest:test_de_ram\|data\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[6\]\" to the node \"ramtest:test_de_ram\|data\[6\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[7\] ramtest:test_de_ram\|data\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[7\]\" to the node \"ramtest:test_de_ram\|data\[7\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[12\] ramtest:test_de_ram\|data\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[12\]\" to the node \"ramtest:test_de_ram\|data\[12\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[13\] ramtest:test_de_ram\|data\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[13\]\" to the node \"ramtest:test_de_ram\|data\[13\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[14\] ramtest:test_de_ram\|data\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[14\]\" to the node \"ramtest:test_de_ram\|data\[14\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "sram_data_int\[15\] ramtest:test_de_ram\|data\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"sram_data_int\[15\]\" to the node \"ramtest:test_de_ram\|data\[15\]\" into a wire" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1667237844219 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1667237844219 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_int\[8\] sram_data\[8\] " "Converted the fan-out from the tri-state buffer \"sram_data_int\[8\]\" to the node \"sram_data\[8\]\" into an OR gate" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_int\[9\] sram_data\[9\] " "Converted the fan-out from the tri-state buffer \"sram_data_int\[9\]\" to the node \"sram_data\[9\]\" into an OR gate" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_int\[10\] sram_data\[10\] " "Converted the fan-out from the tri-state buffer \"sram_data_int\[10\]\" to the node \"sram_data\[10\]\" into an OR gate" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667237844219 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sram_data_int\[11\] sram_data\[11\] " "Converted the fan-out from the tri-state buffer \"sram_data_int\[11\]\" to the node \"sram_data\[11\]\" into an OR gate" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 81 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1667237844219 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1667237844219 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr\[20\] GND " "Pin \"sram_addr\[20\]\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667237845036 "|tld_test_placa_neptuno|sram_addr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n GND " "Pin \"sram_ub_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667237845036 "|tld_test_placa_neptuno|sram_ub_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n GND " "Pin \"sram_lb_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667237845036 "|tld_test_placa_neptuno|sram_lb_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqmh_n GND " "Pin \"sdram_dqmh_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667237845036 "|tld_test_placa_neptuno|sdram_dqmh_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqml_n GND " "Pin \"sdram_dqml_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667237845036 "|tld_test_placa_neptuno|sdram_dqml_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667237845036 "|tld_test_placa_neptuno|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "stm_rst_o GND " "Pin \"stm_rst_o\" is stuck at GND" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667237845036 "|tld_test_placa_neptuno|stm_rst_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667237845036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667237845191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667237864569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/output_files/tld_test_placa_neptuno.map.smsg " "Generated suppressed messages file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/output_files/tld_test_placa_neptuno.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237864653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667237864882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667237864882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3152 " "Implemented 3152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667237865103 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667237865103 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1667237865103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3000 " "Implemented 3000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667237865103 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667237865103 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1667237865103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667237865103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1152 " "Peak virtual memory: 1152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667237865122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:37:45 2022 " "Processing ended: Mon Oct 31 18:37:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667237865122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667237865122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667237865122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667237865122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1667237865929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667237865930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:37:45 2022 " "Processing started: Mon Oct 31 18:37:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667237865930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1667237865930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1667237865930 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1667237865963 ""}
{ "Info" "0" "" "Project  = test_placa_neptuno" {  } {  } 0 0 "Project  = test_placa_neptuno" 0 0 "Fitter" 0 0 1667237865964 ""}
{ "Info" "0" "" "Revision = tld_test_placa_neptuno" {  } {  } 0 0 "Revision = tld_test_placa_neptuno" 0 0 "Fitter" 0 0 1667237865964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1667237866084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1667237866084 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tld_test_placa_neptuno EP4CGX150DF27I7 " "Selected device EP4CGX150DF27I7 for design \"tld_test_placa_neptuno\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1667237866102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667237866156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1667237866156 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1667237866570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1667237866577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C7 " "Device EP4CGX75DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27I7 " "Device EP4CGX75DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27C7 " "Device EP4CGX50DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27I7 " "Device EP4CGX50DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27C7 " "Device EP4CGX150DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7AF " "Device EP4CGX150DF27I7AF is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27C7 " "Device EP4CGX110DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27I7 " "Device EP4CGX110DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1667237866668 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1667237866668 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AC7 " "Pin ~ALTERA_NCEO~ is reserved at location AC7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 5684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1667237866674 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1667237866674 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667237866675 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667237866675 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667237866675 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1667237866675 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1667237866681 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1667237867757 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1 GPLL PLL " "Implemented PLL \"relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1\" as GPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1667237868837 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 180 5000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (5000 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1667237868837 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] 7 25 0 0 " "Implementing clock multiplication of 7, clock division of 25, and phase shift of 0 degrees (0 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1667237868837 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] 7 50 0 0 " "Implementing clock multiplication of 7, clock division of 50, and phase shift of 0 degrees (0 ps) for relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1667237868837 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1667237868837 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1 0 Pin_B14 " "PLL \"relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_B14\"" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 141 0 0 } } { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1667237868837 ""}
{ "Info" "ISTA_SDC_FOUND" "tld_test_placa_neptuno.sdc " "Reading SDC File: 'tld_test_placa_neptuno.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1667237869494 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch_mode:teclas\|vga " "Node: switch_mode:teclas\|vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sega_joystick:joy\|joy2_s\[5\] switch_mode:teclas\|vga " "Register sega_joystick:joy\|joy2_s\[5\] is being clocked by switch_mode:teclas\|vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237869511 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667237869511 "|tld_test_placa_neptuno|switch_mode:teclas|vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:los_joysticks\|clkdivider\[1\] " "Node: joydecoder:los_joysticks\|clkdivider\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:los_joysticks\|joyswitches\[13\] joydecoder:los_joysticks\|clkdivider\[1\] " "Register joydecoder:los_joysticks\|joyswitches\[13\] is being clocked by joydecoder:los_joysticks\|clkdivider\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237869512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667237869512 "|tld_test_placa_neptuno|joydecoder:los_joysticks|clkdivider[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Node: audio_test:audio\|audio_top:audio_top\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] is being clocked by audio_test:audio\|audio_top:audio_top\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237869512 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1667237869512 "|tld_test_placa_neptuno|audio_test:audio|audio_top:audio_top|tcount[4]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1667237869522 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1667237869522 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237869524 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237869524 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237869524 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237869524 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1667237869524 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1667237869524 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667237869524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667237869524 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clk50mhz " "  20.000     clk50mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1667237869524 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1667237869524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50mhz~input (placed in PIN B14 (CLKIO9, DIFFCLK_5p)) " "Automatically promoted node clk50mhz~input (placed in PIN B14 (CLKIO9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "joydecoder:los_joysticks\|clkdivider\[1\] " "Destination node joydecoder:los_joysticks\|clkdivider\[1\]" {  } { { "../common/joydecoder.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joydecoder.v" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Destination node audio_test:audio\|audio_top:audio_top\|tcount\[4\]" {  } { { "../common/audio_top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_data\[8\]~33 " "Destination node sram_data\[8\]~33" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 2769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 5671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_4) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G21 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G21" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G23 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G23" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G20 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G20" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_4) " "Automatically promoted node relojes:los_relojes\|altpll:altpll_component\|relojes_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G22 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G22" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "db/relojes_altpll.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/db/relojes_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_scandoubler:modo_vga\|hsync  " "Automatically promoted node vga_scandoubler:modo_vga\|hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hsync~output " "Destination node hsync~output" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 5632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "../common/vga_scandoubler.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/vga_scandoubler.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_test:audio\|audio_top:audio_top\|tcount\[4\]  " "Automatically promoted node audio_test:audio\|audio_top:audio_top\|tcount\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_test:audio\|audio_top:audio_top\|tcount\[4\]~15 " "Destination node audio_test:audio\|audio_top:audio_top\|tcount\[4\]~15" {  } { { "../common/audio_top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 3139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_data\[9\]~35 " "Destination node sram_data\[9\]~35" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 2771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_test:audio\|audio_top:audio_top\|tim_pr~0 " "Destination node audio_test:audio\|audio_top:audio_top\|tim_pr~0" {  } { { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 3536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "../common/audio_top.vhd" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/audio_top.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "joydecoder:los_joysticks\|clkdivider\[1\]  " "Automatically promoted node joydecoder:los_joysticks\|clkdivider\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "joydecoder:los_joysticks\|clkdivider\[1\]~1 " "Destination node joydecoder:los_joysticks\|clkdivider\[1\]~1" {  } { { "../common/joydecoder.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joydecoder.v" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JOY_CLK~output " "Destination node JOY_CLK~output" {  } { { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 5588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1667237870076 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1667237870076 ""}  } { { "../common/joydecoder.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/common/joydecoder.v" 183 -1 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 1312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1667237870076 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1667237870598 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667237870602 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1667237870603 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667237870609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1667237870615 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1667237870621 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1667237870621 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1667237870624 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1667237870794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1667237870798 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1667237870798 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667237871991 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1667237871998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1667237874848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667237875472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1667237875539 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1667237876817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667237876817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1667237877578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X59_Y46 X69_Y56 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56" {  } { { "loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56"} { { 12 { 0 ""} 59 46 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1667237883177 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1667237883177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1667237883717 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1667237883717 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1667237883717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667237883719 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1667237883940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667237883969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667237884590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1667237884592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1667237885220 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1667237886145 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "39 Cyclone IV GX " "39 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mousedata 3.3-V LVTTL B1 " "Pin mousedata uses I/O standard 3.3-V LVTTL at B1" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { mousedata } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mousedata" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mouseclk 3.3-V LVTTL A2 " "Pin mouseclk uses I/O standard 3.3-V LVTTL at A2" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { mouseclk } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "mouseclk" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[0\] 3.3-V LVTTL AC15 " "Pin sram_data\[0\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[0] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[0\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[1\] 3.3-V LVTTL AF9 " "Pin sram_data\[1\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[1] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[1\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[2\] 3.3-V LVTTL AC14 " "Pin sram_data\[2\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[2] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[2\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[3\] 3.3-V LVTTL AF12 " "Pin sram_data\[3\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[3] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[3\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[4\] 3.3-V LVTTL AF15 " "Pin sram_data\[4\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[4] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[4\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[5\] 3.3-V LVTTL AE5 " "Pin sram_data\[5\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[5] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[5\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[6\] 3.3-V LVTTL AE6 " "Pin sram_data\[6\] uses I/O standard 3.3-V LVTTL at AE6" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[6] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[6\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[7\] 3.3-V LVTTL AD5 " "Pin sram_data\[7\] uses I/O standard 3.3-V LVTTL at AD5" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[7] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[7\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[8\] 3.3-V LVTTL B5 " "Pin sram_data\[8\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[8] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[8\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[9\] 3.3-V LVTTL B6 " "Pin sram_data\[9\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[9] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[9\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[10\] 3.3-V LVTTL B7 " "Pin sram_data\[10\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[10] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[10\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[11\] 3.3-V LVTTL C10 " "Pin sram_data\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[11] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[11\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[12\] 3.3-V LVTTL B10 " "Pin sram_data\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[12] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[12\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[13\] 3.3-V LVTTL B9 " "Pin sram_data\[13\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[13] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[13\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[14\] 3.3-V LVTTL A7 " "Pin sram_data\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[14] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[14\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data\[15\] 3.3-V LVTTL A5 " "Pin sram_data\[15\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sram_data[15] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sram_data\[15\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL B25 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL B26 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at B26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL C25 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL C26 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL D25 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL D26 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at D26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL E25 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at E25" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL E26 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL H23 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL G24 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL G22 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL F24 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL F23 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL E24 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at E24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL D24 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL C24 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50mhz 3.3-V LVTTL B14 " "Pin clk50mhz uses I/O standard 3.3-V LVTTL at B14" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { clk50mhz } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk50mhz" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataps2 3.3-V LVTTL D1 " "Pin dataps2 uses I/O standard 3.3-V LVTTL at D1" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { dataps2 } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dataps2" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkps2 3.3-V LVTTL C1 " "Pin clkps2 uses I/O standard 3.3-V LVTTL at C1" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { clkps2 } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkps2" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JOY_DATA 3.3-V LVTTL AD3 " "Pin JOY_DATA uses I/O standard 3.3-V LVTTL at AD3" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { JOY_DATA } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JOY_DATA" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso 3.3-V LVTTL A4 " "Pin sd_miso uses I/O standard 3.3-V LVTTL at A4" {  } { { "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus17/17.0/quartus/linux64/pin_planner.ppl" { sd_miso } } } { "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/quartus17/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sd_miso" } } } } { "tld_test_placa_neptuno.v" "" { Text "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/tld_test_placa_neptuno.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1667237887681 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1667237887681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/output_files/tld_test_placa_neptuno.fit.smsg " "Generated suppressed messages file /home/nestor/Projects/fpga/NeptUNO/EP4CGX150/Board_Test_sram/EP4CGX150 NeptUNO/output_files/tld_test_placa_neptuno.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1667237887906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1618 " "Peak virtual memory: 1618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667237888613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:38:08 2022 " "Processing ended: Mon Oct 31 18:38:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667237888613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667237888613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667237888613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1667237888613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1667237889522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667237889523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:38:09 2022 " "Processing started: Mon Oct 31 18:38:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667237889523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1667237889523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1667237889523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1667237889788 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1667237893066 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1667237893189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "902 " "Peak virtual memory: 902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667237894543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:38:14 2022 " "Processing ended: Mon Oct 31 18:38:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667237894543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667237894543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667237894543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1667237894543 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1667237894675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1667237895322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667237895322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 18:38:15 2022 " "Processing started: Mon Oct 31 18:38:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667237895322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237895322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test_placa_neptuno -c tld_test_placa_neptuno " "Command: quartus_sta test_placa_neptuno -c tld_test_placa_neptuno" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237895322 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1667237895358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237895472 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237895473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237895534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237895534 ""}
{ "Info" "ISTA_SDC_FOUND" "tld_test_placa_neptuno.sdc " "Reading SDC File: 'tld_test_placa_neptuno.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896198 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch_mode:teclas\|vga " "Node: switch_mode:teclas\|vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sega_joystick:joy\|joy1_s\[4\] switch_mode:teclas\|vga " "Register sega_joystick:joy\|joy1_s\[4\] is being clocked by switch_mode:teclas\|vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237896214 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896214 "|tld_test_placa_neptuno|switch_mode:teclas|vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:los_joysticks\|clkdivider\[1\] " "Node: joydecoder:los_joysticks\|clkdivider\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:los_joysticks\|joyswitches\[4\] joydecoder:los_joysticks\|clkdivider\[1\] " "Register joydecoder:los_joysticks\|joyswitches\[4\] is being clocked by joydecoder:los_joysticks\|clkdivider\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237896214 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896214 "|tld_test_placa_neptuno|joydecoder:los_joysticks|clkdivider[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Node: audio_test:audio\|audio_top:audio_top\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] is being clocked by audio_test:audio\|audio_top:audio_top\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237896215 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896215 "|tld_test_placa_neptuno|audio_test:audio|audio_top:audio_top|tcount[4]"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896220 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896220 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237896221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237896221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237896221 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237896221 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896221 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1667237896222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667237896230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.921 " "Worst-case setup slack is 8.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.921               0.000 clk50mhz  " "    8.921               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 clk50mhz  " "    0.396               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896261 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.657 " "Worst-case minimum pulse width slack is 9.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.657               0.000 clk50mhz  " "    9.657               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237896263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896263 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237896309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237896309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237896309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237896309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 35.633 ns " "Worst Case Available Settling Time: 35.633 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237896309 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237896309 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896309 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667237896312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896350 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237896948 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch_mode:teclas\|vga " "Node: switch_mode:teclas\|vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sega_joystick:joy\|joy1_s\[4\] switch_mode:teclas\|vga " "Register sega_joystick:joy\|joy1_s\[4\] is being clocked by switch_mode:teclas\|vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237897136 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897136 "|tld_test_placa_neptuno|switch_mode:teclas|vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:los_joysticks\|clkdivider\[1\] " "Node: joydecoder:los_joysticks\|clkdivider\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:los_joysticks\|joyswitches\[4\] joydecoder:los_joysticks\|clkdivider\[1\] " "Register joydecoder:los_joysticks\|joyswitches\[4\] is being clocked by joydecoder:los_joysticks\|clkdivider\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237897137 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897137 "|tld_test_placa_neptuno|joydecoder:los_joysticks|clkdivider[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Node: audio_test:audio\|audio_top:audio_top\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] is being clocked by audio_test:audio\|audio_top:audio_top\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237897137 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897137 "|tld_test_placa_neptuno|audio_test:audio|audio_top:audio_top|tcount[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897139 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897139 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897139 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897139 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897139 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.943 " "Worst-case setup slack is 9.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 clk50mhz  " "    9.943               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clk50mhz  " "    0.326               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.631 " "Worst-case minimum pulse width slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 clk50mhz  " "    9.631               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897160 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.117 ns " "Worst Case Available Settling Time: 36.117 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897200 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897200 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897200 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1667237897202 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "switch_mode:teclas\|vga " "Node: switch_mode:teclas\|vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sega_joystick:joy\|joy1_s\[4\] switch_mode:teclas\|vga " "Register sega_joystick:joy\|joy1_s\[4\] is being clocked by switch_mode:teclas\|vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237897370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897370 "|tld_test_placa_neptuno|switch_mode:teclas|vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:los_joysticks\|clkdivider\[1\] " "Node: joydecoder:los_joysticks\|clkdivider\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:los_joysticks\|joyswitches\[4\] joydecoder:los_joysticks\|clkdivider\[1\] " "Register joydecoder:los_joysticks\|joyswitches\[4\] is being clocked by joydecoder:los_joysticks\|clkdivider\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237897371 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897371 "|tld_test_placa_neptuno|joydecoder:los_joysticks|clkdivider[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Node: audio_test:audio\|audio_top:audio_top\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] audio_test:audio\|audio_top:audio_top\|tcount\[4\] " "Register audio_test:audio\|audio_top:audio_top\|dac_if:dac\|sreg\[14\] is being clocked by audio_test:audio\|audio_top:audio_top\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1667237897371 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897371 "|tld_test_placa_neptuno|audio_test:audio|audio_top:audio_top|tcount[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897373 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897373 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897373 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897373 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: los_relojes\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1667237897373 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.438 " "Worst-case setup slack is 14.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.438               0.000 clk50mhz  " "   14.438               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk50mhz  " "    0.167               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.248 " "Worst-case minimum pulse width slack is 9.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.248               0.000 clk50mhz  " "    9.248               0.000 clk50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667237897389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897389 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.920 ns " "Worst Case Available Settling Time: 37.920 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1667237897431 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897873 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 25 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1056 " "Peak virtual memory: 1056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667237897942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 18:38:17 2022 " "Processing ended: Mon Oct 31 18:38:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667237897942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667237897942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667237897942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237897942 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1667237898113 ""}
