// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "10/19/2024 22:51:03"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MAIN (
	clk,
	reset,
	switch,
	vgaclk,
	hsync,
	vsync,
	sync_b,
	blank_b,
	red,
	green,
	blue,
	wren_a,
	wren_b,
	data_a,
	data_b,
	q_a,
	q_b,
	address_a,
	address_b,
	byteena_a,
	byteena_b);
input 	clk;
input 	reset;
input 	switch;
output 	vgaclk;
output 	hsync;
output 	vsync;
output 	sync_b;
output 	blank_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
input 	wren_a;
input 	wren_b;
input 	[31:0] data_a;
input 	[31:0] data_b;
output 	[31:0] q_a;
output 	[31:0] q_b;
output 	[16:0] address_a;
output 	[16:0] address_b;
output 	[3:0] byteena_a;
output 	[3:0] byteena_b;

// Design Ports Information
// reset	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switch	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blank_b	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[0]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[2]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[3]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[4]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[6]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[8]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[9]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[10]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[11]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[12]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[13]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[14]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[15]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[16]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[17]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[18]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[19]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[21]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[22]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[23]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[24]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[25]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[26]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[27]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[28]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[29]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[30]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_a[31]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[0]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[1]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[3]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[4]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[5]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[9]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[10]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[11]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[12]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[13]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[14]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[15]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[16]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[17]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[18]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[19]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[20]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[21]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[22]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[23]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[25]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[26]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[27]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[28]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[29]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[30]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b[31]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[5]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[6]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[7]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[8]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[9]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[10]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[12]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[13]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[14]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[15]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_a[16]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[0]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[1]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[2]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[4]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[5]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[8]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[9]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[10]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[11]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[12]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[13]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[14]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address_b[16]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_a[0]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_a[1]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_a[2]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_a[3]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_b[0]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_b[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_b[2]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteena_b[3]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren_a	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren_b	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[0]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[1]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[1]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[2]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[2]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[3]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[4]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[4]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[5]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[5]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[6]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[6]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[7]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[7]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[8]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[8]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[9]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[9]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[10]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[11]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[11]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[12]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[12]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[13]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[13]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[14]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[14]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[15]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[15]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[16]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[16]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[17]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[17]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[18]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[18]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[19]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[19]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[20]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[20]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[21]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[21]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[22]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[22]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[23]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[23]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[24]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[24]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[25]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[25]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[26]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[26]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[27]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[27]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[28]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[28]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[29]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[29]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[30]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[30]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_a[31]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[31]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \pisa|vga|draw_board_inst|Mult0~mac_resulta ;
wire \pisa|vga|draw_board_inst|Mult0~324 ;
wire \pisa|vga|draw_board_inst|Mult0~8 ;
wire \pisa|vga|draw_board_inst|Mult0~9 ;
wire \pisa|vga|draw_board_inst|Mult0~10 ;
wire \pisa|vga|draw_board_inst|Mult0~11 ;
wire \pisa|vga|draw_board_inst|Mult0~12 ;
wire \pisa|vga|draw_board_inst|Mult0~13 ;
wire \pisa|vga|draw_board_inst|Mult0~14 ;
wire \pisa|vga|draw_board_inst|Mult0~15 ;
wire \pisa|vga|draw_board_inst|Mult0~16 ;
wire \pisa|vga|draw_board_inst|Mult0~17 ;
wire \pisa|vga|draw_board_inst|Mult0~18 ;
wire \pisa|vga|draw_board_inst|Mult0~19 ;
wire \pisa|vga|draw_board_inst|Mult0~20 ;
wire \pisa|vga|draw_board_inst|Mult0~21 ;
wire \pisa|vga|draw_board_inst|Mult0~22 ;
wire \pisa|vga|draw_board_inst|Mult0~23 ;
wire \pisa|vga|draw_board_inst|Mult0~24 ;
wire \pisa|vga|draw_board_inst|Mult0~25 ;
wire \pisa|vga|draw_board_inst|Mult0~26 ;
wire \pisa|vga|draw_board_inst|Mult0~27 ;
wire \pisa|vga|draw_board_inst|Mult0~28 ;
wire \pisa|vga|draw_board_inst|Mult0~29 ;
wire \pisa|vga|draw_board_inst|Mult0~30 ;
wire \pisa|vga|draw_board_inst|Mult0~31 ;
wire \pisa|vga|draw_board_inst|Mult0~32 ;
wire \pisa|vga|draw_board_inst|Mult0~33 ;
wire \pisa|vga|draw_board_inst|Mult0~34 ;
wire \pisa|vga|draw_board_inst|Mult0~35 ;
wire \pisa|vga|draw_board_inst|Mult0~36 ;
wire \pisa|vga|draw_board_inst|Mult0~37 ;
wire \pisa|vga|draw_board_inst|Mult0~38 ;
wire \pisa|vga|draw_board_inst|Mult0~39 ;
wire \pisa|vga|draw_board_inst|Mult0~40 ;
wire \pisa|vga|draw_board_inst|Mult0~41 ;
wire \pisa|vga|draw_board_inst|Mult0~42 ;
wire \pisa|vga|draw_board_inst|Mult0~43 ;
wire \pisa|vga|draw_board_inst|Mult0~44 ;
wire \pisa|vga|draw_board_inst|Mult0~45 ;
wire \pisa|vga|draw_board_inst|Mult0~46 ;
wire \pisa|vga|draw_board_inst|Mult0~47 ;
wire \pisa|vga|draw_board_inst|Mult0~48 ;
wire \pisa|vga|draw_board_inst|Mult0~49 ;
wire \pisa|vga|draw_board_inst|Mult0~50 ;
wire \pisa|vga|draw_board_inst|Mult0~51 ;
wire \pisa|vga|draw_board_inst|Mult0~52 ;
wire \pisa|vga|draw_board_inst|Mult0~53 ;
wire \pisa|vga|draw_board_inst|Mult0~54 ;
wire \reset~input_o ;
wire \switch~input_o ;
wire \clk~input_o ;
wire \pisa|vga|vgapll|toggle~0_combout ;
wire \pisa|vga|vgapll|toggle~q ;
wire \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~18 ;
wire \pisa|vga|vga_controller_inst|Add0~1_sumout ;
wire \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~21_sumout ;
wire \pisa|vga|vga_controller_inst|Add0~22 ;
wire \pisa|vga|vga_controller_inst|Add0~25_sumout ;
wire \pisa|vga|vga_controller_inst|Equal0~0_combout ;
wire \pisa|vga|vga_controller_inst|Equal0~1_combout ;
wire \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~26 ;
wire \pisa|vga|vga_controller_inst|Add0~29_sumout ;
wire \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~30 ;
wire \pisa|vga|vga_controller_inst|Add0~33_sumout ;
wire \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~34 ;
wire \pisa|vga|vga_controller_inst|Add0~37_sumout ;
wire \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~38 ;
wire \pisa|vga|vga_controller_inst|Add0~5_sumout ;
wire \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~6 ;
wire \pisa|vga|vga_controller_inst|Add0~9_sumout ;
wire \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add0~10 ;
wire \pisa|vga|vga_controller_inst|Add0~13_sumout ;
wire \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|Add0~14 ;
wire \pisa|vga|vga_controller_inst|Add0~17_sumout ;
wire \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|hsync~0_combout ;
wire \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE_q ;
wire \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~22 ;
wire \pisa|vga|vga_controller_inst|Add1~5_sumout ;
wire \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~6 ;
wire \pisa|vga|vga_controller_inst|Add1~9_sumout ;
wire \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~10 ;
wire \pisa|vga|vga_controller_inst|Add1~13_sumout ;
wire \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~14 ;
wire \pisa|vga|vga_controller_inst|Add1~17_sumout ;
wire \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~18 ;
wire \pisa|vga|vga_controller_inst|Add1~1_sumout ;
wire \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~25_sumout ;
wire \pisa|vga|vga_controller_inst|Add1~26 ;
wire \pisa|vga|vga_controller_inst|Add1~29_sumout ;
wire \pisa|vga|vga_controller_inst|Equal1~0_combout ;
wire \pisa|vga|vga_controller_inst|Equal1~1_combout ;
wire \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~30 ;
wire \pisa|vga|vga_controller_inst|Add1~33_sumout ;
wire \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~34 ;
wire \pisa|vga|vga_controller_inst|Add1~37_sumout ;
wire \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|Add1~38 ;
wire \pisa|vga|vga_controller_inst|Add1~21_sumout ;
wire \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ;
wire \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ;
wire \pisa|vga|vga_controller_inst|vsync~0_combout ;
wire \pisa|vga|vga_controller_inst|LessThan5~0_combout ;
wire \pisa|vga|vga_controller_inst|vsync~1_combout ;
wire \pisa|vga|vga_controller_inst|sync_b~combout ;
wire \pisa|vga|vga_controller_inst|blank_b~0_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \pisa|vga|draw_board_inst|red[0]~feeder_combout ;
wire \pisa|vga|draw_board_inst|always0~1_combout ;
wire \pisa|vga|draw_board_inst|always0~0_combout ;
wire \pisa|vga|draw_board_inst|always0~3_combout ;
wire \pisa|vga|draw_board_inst|always0~2_combout ;
wire \pisa|vga|draw_board_inst|always0~4_combout ;
wire \pisa|vga|draw_board_inst|LessThan0~0_combout ;
wire \pisa|vga|vga_controller_inst|LessThan2~0_combout ;
wire \pisa|vga|draw_board_inst|LessThan1~0_combout ;
wire \pisa|vga|draw_board_inst|LessThan3~0_combout ;
wire \pisa|vga|draw_board_inst|always0~5_combout ;
wire \pisa|vga|draw_board_inst|state[1]~0_combout ;
wire \pisa|vga|draw_board_inst|Equal0~1_combout ;
wire \pisa|vga|draw_board_inst|Mult0~339 ;
wire \pisa|vga|draw_board_inst|Selector2~0_combout ;
wire \wren_a~input_o ;
wire \wren_b~input_o ;
wire \pisa|vga|draw_board_inst|Mult0~338 ;
wire \pisa|vga|draw_board_inst|Selector3~0_combout ;
wire \data_a[16]~input_o ;
wire \~GND~combout ;
wire \data_b[16]~input_o ;
wire \pisa|vga|draw_board_inst|Mult0~325 ;
wire \pisa|vga|draw_board_inst|Selector16~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~326 ;
wire \pisa|vga|draw_board_inst|Selector15~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~327 ;
wire \pisa|vga|draw_board_inst|Selector14~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~328 ;
wire \pisa|vga|draw_board_inst|Selector13~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~329 ;
wire \pisa|vga|draw_board_inst|Selector12~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~330 ;
wire \pisa|vga|draw_board_inst|Selector11~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~331 ;
wire \pisa|vga|draw_board_inst|Selector10~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~332 ;
wire \pisa|vga|draw_board_inst|Selector9~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~333 ;
wire \pisa|vga|draw_board_inst|Selector8~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~334 ;
wire \pisa|vga|draw_board_inst|Selector7~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~335 ;
wire \pisa|vga|draw_board_inst|Selector6~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~336 ;
wire \pisa|vga|draw_board_inst|Selector5~0_combout ;
wire \pisa|vga|draw_board_inst|Mult0~337 ;
wire \pisa|vga|draw_board_inst|Selector4~0_combout ;
wire \pisa|vga|draw_board_inst|Decoder0~2_combout ;
wire \pisa|vga|draw_board_inst|byteena_b[0]~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout ;
wire \data_a[8]~input_o ;
wire \data_b[8]~input_o ;
wire \pisa|vga|draw_board_inst|Decoder0~1_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout ;
wire \data_a[0]~input_o ;
wire \data_b[0]~input_o ;
wire \pisa|vga|draw_board_inst|Decoder0~0_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ;
wire \data_a[24]~input_o ;
wire \data_b[24]~input_o ;
wire \pisa|vga|draw_board_inst|Decoder0~3_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux7~0_combout ;
wire \pisa|vga|draw_board_inst|byteena_b[0]~0_combout ;
wire \pisa|vga|draw_board_inst|Equal0~0_combout ;
wire \pisa|vga|draw_board_inst|red[1]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \data_a[9]~input_o ;
wire \data_b[9]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout ;
wire \data_a[1]~input_o ;
wire \data_b[1]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ;
wire \data_a[17]~input_o ;
wire \data_b[17]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout ;
wire \data_a[25]~input_o ;
wire \data_b[25]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux6~0_combout ;
wire \pisa|vga|draw_board_inst|red[2]~feeder_combout ;
wire \data_a[2]~input_o ;
wire \data_b[2]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ;
wire \data_a[10]~input_o ;
wire \data_b[10]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout ;
wire \data_a[18]~input_o ;
wire \data_b[18]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout ;
wire \data_a[26]~input_o ;
wire \data_b[26]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux5~0_combout ;
wire \pisa|vga|draw_board_inst|red[3]~feeder_combout ;
wire \data_a[11]~input_o ;
wire \data_b[11]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout ;
wire \data_a[19]~input_o ;
wire \data_b[19]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout ;
wire \data_a[3]~input_o ;
wire \data_b[3]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ;
wire \data_a[27]~input_o ;
wire \data_b[27]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux4~0_combout ;
wire \pisa|vga|draw_board_inst|red[4]~feeder_combout ;
wire \data_a[4]~input_o ;
wire \data_b[4]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ;
wire \data_a[20]~input_o ;
wire \data_b[20]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout ;
wire \data_a[28]~input_o ;
wire \data_b[28]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout ;
wire \data_a[12]~input_o ;
wire \data_b[12]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux3~0_combout ;
wire \pisa|vga|draw_board_inst|red[5]~feeder_combout ;
wire \data_a[29]~input_o ;
wire \data_b[29]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout ;
wire \data_a[5]~input_o ;
wire \data_b[5]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ;
wire \data_a[21]~input_o ;
wire \data_b[21]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout ;
wire \data_a[13]~input_o ;
wire \data_b[13]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux2~0_combout ;
wire \pisa|vga|draw_board_inst|red[6]~feeder_combout ;
wire \data_a[6]~input_o ;
wire \data_b[6]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ;
wire \data_a[30]~input_o ;
wire \data_b[30]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout ;
wire \data_a[22]~input_o ;
wire \data_b[22]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout ;
wire \data_a[14]~input_o ;
wire \data_b[14]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux1~0_combout ;
wire \pisa|vga|draw_board_inst|red[7]~feeder_combout ;
wire \data_a[23]~input_o ;
wire \data_b[23]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout ;
wire \data_a[7]~input_o ;
wire \data_b[7]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ;
wire \data_a[31]~input_o ;
wire \data_b[31]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout ;
wire \data_a[15]~input_o ;
wire \data_b[15]~input_o ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout ;
wire \pisa|vga|draw_board_inst|Mux0~0_combout ;
wire \pisa|vga|draw_board_inst|green~0_combout ;
wire \pisa|vga|draw_board_inst|green[0]~feeder_combout ;
wire \pisa|vga|draw_board_inst|green~1_combout ;
wire \pisa|vga|draw_board_inst|green~2_combout ;
wire \pisa|vga|draw_board_inst|green~3_combout ;
wire \pisa|vga|draw_board_inst|green~4_combout ;
wire \pisa|vga|draw_board_inst|green~5_combout ;
wire \pisa|vga|draw_board_inst|green[5]~feeder_combout ;
wire \pisa|vga|draw_board_inst|green~6_combout ;
wire \pisa|vga|draw_board_inst|green~7_combout ;
wire \pisa|vga|draw_board_inst|blue[1]~feeder_combout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire [7:0] \pisa|vga|draw_board_inst|red ;
wire [7:0] \pisa|vga|draw_board_inst|green ;
wire [7:0] \pisa|vga|draw_board_inst|blue ;
wire [3:0] \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w ;
wire [3:0] \pisa|vga|draw_board_inst|byteena_b ;
wire [3:0] \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b ;
wire [16:0] \pisa|vga|draw_board_inst|address_b ;
wire [31:0] \pisa|vga|draw_board_inst|state ;
wire [3:0] \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w ;
wire [3:0] \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w ;
wire [3:0] \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w ;

wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [63:0] \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus ;

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  = \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \pisa|vga|draw_board_inst|Mult0~mac_resulta  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [0];
assign \pisa|vga|draw_board_inst|Mult0~324  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [1];
assign \pisa|vga|draw_board_inst|Mult0~325  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [2];
assign \pisa|vga|draw_board_inst|Mult0~326  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [3];
assign \pisa|vga|draw_board_inst|Mult0~327  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [4];
assign \pisa|vga|draw_board_inst|Mult0~328  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [5];
assign \pisa|vga|draw_board_inst|Mult0~329  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [6];
assign \pisa|vga|draw_board_inst|Mult0~330  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [7];
assign \pisa|vga|draw_board_inst|Mult0~331  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [8];
assign \pisa|vga|draw_board_inst|Mult0~332  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [9];
assign \pisa|vga|draw_board_inst|Mult0~333  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [10];
assign \pisa|vga|draw_board_inst|Mult0~334  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [11];
assign \pisa|vga|draw_board_inst|Mult0~335  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [12];
assign \pisa|vga|draw_board_inst|Mult0~336  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [13];
assign \pisa|vga|draw_board_inst|Mult0~337  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [14];
assign \pisa|vga|draw_board_inst|Mult0~338  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [15];
assign \pisa|vga|draw_board_inst|Mult0~339  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [16];
assign \pisa|vga|draw_board_inst|Mult0~8  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [17];
assign \pisa|vga|draw_board_inst|Mult0~9  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [18];
assign \pisa|vga|draw_board_inst|Mult0~10  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [19];
assign \pisa|vga|draw_board_inst|Mult0~11  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [20];
assign \pisa|vga|draw_board_inst|Mult0~12  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [21];
assign \pisa|vga|draw_board_inst|Mult0~13  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [22];
assign \pisa|vga|draw_board_inst|Mult0~14  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [23];
assign \pisa|vga|draw_board_inst|Mult0~15  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [24];
assign \pisa|vga|draw_board_inst|Mult0~16  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [25];
assign \pisa|vga|draw_board_inst|Mult0~17  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [26];
assign \pisa|vga|draw_board_inst|Mult0~18  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [27];
assign \pisa|vga|draw_board_inst|Mult0~19  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [28];
assign \pisa|vga|draw_board_inst|Mult0~20  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [29];
assign \pisa|vga|draw_board_inst|Mult0~21  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [30];
assign \pisa|vga|draw_board_inst|Mult0~22  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [31];
assign \pisa|vga|draw_board_inst|Mult0~23  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [32];
assign \pisa|vga|draw_board_inst|Mult0~24  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [33];
assign \pisa|vga|draw_board_inst|Mult0~25  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [34];
assign \pisa|vga|draw_board_inst|Mult0~26  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [35];
assign \pisa|vga|draw_board_inst|Mult0~27  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [36];
assign \pisa|vga|draw_board_inst|Mult0~28  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [37];
assign \pisa|vga|draw_board_inst|Mult0~29  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [38];
assign \pisa|vga|draw_board_inst|Mult0~30  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [39];
assign \pisa|vga|draw_board_inst|Mult0~31  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [40];
assign \pisa|vga|draw_board_inst|Mult0~32  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [41];
assign \pisa|vga|draw_board_inst|Mult0~33  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [42];
assign \pisa|vga|draw_board_inst|Mult0~34  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [43];
assign \pisa|vga|draw_board_inst|Mult0~35  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [44];
assign \pisa|vga|draw_board_inst|Mult0~36  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [45];
assign \pisa|vga|draw_board_inst|Mult0~37  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [46];
assign \pisa|vga|draw_board_inst|Mult0~38  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [47];
assign \pisa|vga|draw_board_inst|Mult0~39  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [48];
assign \pisa|vga|draw_board_inst|Mult0~40  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [49];
assign \pisa|vga|draw_board_inst|Mult0~41  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [50];
assign \pisa|vga|draw_board_inst|Mult0~42  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [51];
assign \pisa|vga|draw_board_inst|Mult0~43  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [52];
assign \pisa|vga|draw_board_inst|Mult0~44  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [53];
assign \pisa|vga|draw_board_inst|Mult0~45  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [54];
assign \pisa|vga|draw_board_inst|Mult0~46  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [55];
assign \pisa|vga|draw_board_inst|Mult0~47  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [56];
assign \pisa|vga|draw_board_inst|Mult0~48  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [57];
assign \pisa|vga|draw_board_inst|Mult0~49  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [58];
assign \pisa|vga|draw_board_inst|Mult0~50  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [59];
assign \pisa|vga|draw_board_inst|Mult0~51  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [60];
assign \pisa|vga|draw_board_inst|Mult0~52  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [61];
assign \pisa|vga|draw_board_inst|Mult0~53  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [62];
assign \pisa|vga|draw_board_inst|Mult0~54  = \pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus [63];

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\pisa|vga|vgapll|toggle~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \hsync~output (
	.i(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \vsync~output (
	.i(\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \sync_b~output (
	.i(!\pisa|vga|vga_controller_inst|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \blank_b~output (
	.i(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blank_b),
	.obar());
// synopsys translate_off
defparam \blank_b~output .bus_hold = "false";
defparam \blank_b~output .open_drain_output = "false";
defparam \blank_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \red[0]~output (
	.i(\pisa|vga|draw_board_inst|red [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \red[1]~output (
	.i(\pisa|vga|draw_board_inst|red [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \red[2]~output (
	.i(\pisa|vga|draw_board_inst|red [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \red[3]~output (
	.i(\pisa|vga|draw_board_inst|red [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \red[4]~output (
	.i(\pisa|vga|draw_board_inst|red [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \red[5]~output (
	.i(\pisa|vga|draw_board_inst|red [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \red[6]~output (
	.i(\pisa|vga|draw_board_inst|red [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \red[7]~output (
	.i(\pisa|vga|draw_board_inst|red [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \green[0]~output (
	.i(\pisa|vga|draw_board_inst|green [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \green[1]~output (
	.i(\pisa|vga|draw_board_inst|green [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \green[2]~output (
	.i(\pisa|vga|draw_board_inst|green [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \green[3]~output (
	.i(\pisa|vga|draw_board_inst|green [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \green[4]~output (
	.i(\pisa|vga|draw_board_inst|green [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \green[5]~output (
	.i(\pisa|vga|draw_board_inst|green [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \green[6]~output (
	.i(\pisa|vga|draw_board_inst|green [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \green[7]~output (
	.i(\pisa|vga|draw_board_inst|green [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \blue[0]~output (
	.i(\pisa|vga|draw_board_inst|blue [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \blue[1]~output (
	.i(\pisa|vga|draw_board_inst|blue [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \blue[2]~output (
	.i(\pisa|vga|draw_board_inst|blue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \blue[3]~output (
	.i(\pisa|vga|draw_board_inst|blue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \blue[4]~output (
	.i(\pisa|vga|draw_board_inst|blue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \blue[5]~output (
	.i(\pisa|vga|draw_board_inst|blue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \blue[6]~output (
	.i(\pisa|vga|draw_board_inst|blue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \blue[7]~output (
	.i(\pisa|vga|draw_board_inst|blue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \q_a[0]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[0]),
	.obar());
// synopsys translate_off
defparam \q_a[0]~output .bus_hold = "false";
defparam \q_a[0]~output .open_drain_output = "false";
defparam \q_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \q_a[1]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[1]),
	.obar());
// synopsys translate_off
defparam \q_a[1]~output .bus_hold = "false";
defparam \q_a[1]~output .open_drain_output = "false";
defparam \q_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \q_a[2]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[2]),
	.obar());
// synopsys translate_off
defparam \q_a[2]~output .bus_hold = "false";
defparam \q_a[2]~output .open_drain_output = "false";
defparam \q_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \q_a[3]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[3]),
	.obar());
// synopsys translate_off
defparam \q_a[3]~output .bus_hold = "false";
defparam \q_a[3]~output .open_drain_output = "false";
defparam \q_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \q_a[4]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[4]),
	.obar());
// synopsys translate_off
defparam \q_a[4]~output .bus_hold = "false";
defparam \q_a[4]~output .open_drain_output = "false";
defparam \q_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \q_a[5]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[5]),
	.obar());
// synopsys translate_off
defparam \q_a[5]~output .bus_hold = "false";
defparam \q_a[5]~output .open_drain_output = "false";
defparam \q_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \q_a[6]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[6]),
	.obar());
// synopsys translate_off
defparam \q_a[6]~output .bus_hold = "false";
defparam \q_a[6]~output .open_drain_output = "false";
defparam \q_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \q_a[7]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[7]),
	.obar());
// synopsys translate_off
defparam \q_a[7]~output .bus_hold = "false";
defparam \q_a[7]~output .open_drain_output = "false";
defparam \q_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \q_a[8]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[8]),
	.obar());
// synopsys translate_off
defparam \q_a[8]~output .bus_hold = "false";
defparam \q_a[8]~output .open_drain_output = "false";
defparam \q_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \q_a[9]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[9]),
	.obar());
// synopsys translate_off
defparam \q_a[9]~output .bus_hold = "false";
defparam \q_a[9]~output .open_drain_output = "false";
defparam \q_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \q_a[10]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[10]),
	.obar());
// synopsys translate_off
defparam \q_a[10]~output .bus_hold = "false";
defparam \q_a[10]~output .open_drain_output = "false";
defparam \q_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \q_a[11]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[11]),
	.obar());
// synopsys translate_off
defparam \q_a[11]~output .bus_hold = "false";
defparam \q_a[11]~output .open_drain_output = "false";
defparam \q_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \q_a[12]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[12]),
	.obar());
// synopsys translate_off
defparam \q_a[12]~output .bus_hold = "false";
defparam \q_a[12]~output .open_drain_output = "false";
defparam \q_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \q_a[13]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[13]),
	.obar());
// synopsys translate_off
defparam \q_a[13]~output .bus_hold = "false";
defparam \q_a[13]~output .open_drain_output = "false";
defparam \q_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \q_a[14]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[14]),
	.obar());
// synopsys translate_off
defparam \q_a[14]~output .bus_hold = "false";
defparam \q_a[14]~output .open_drain_output = "false";
defparam \q_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \q_a[15]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[15]),
	.obar());
// synopsys translate_off
defparam \q_a[15]~output .bus_hold = "false";
defparam \q_a[15]~output .open_drain_output = "false";
defparam \q_a[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \q_a[16]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[16]),
	.obar());
// synopsys translate_off
defparam \q_a[16]~output .bus_hold = "false";
defparam \q_a[16]~output .open_drain_output = "false";
defparam \q_a[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \q_a[17]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[17]),
	.obar());
// synopsys translate_off
defparam \q_a[17]~output .bus_hold = "false";
defparam \q_a[17]~output .open_drain_output = "false";
defparam \q_a[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \q_a[18]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[18]),
	.obar());
// synopsys translate_off
defparam \q_a[18]~output .bus_hold = "false";
defparam \q_a[18]~output .open_drain_output = "false";
defparam \q_a[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \q_a[19]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[19]),
	.obar());
// synopsys translate_off
defparam \q_a[19]~output .bus_hold = "false";
defparam \q_a[19]~output .open_drain_output = "false";
defparam \q_a[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \q_a[20]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[20]),
	.obar());
// synopsys translate_off
defparam \q_a[20]~output .bus_hold = "false";
defparam \q_a[20]~output .open_drain_output = "false";
defparam \q_a[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \q_a[21]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[21]),
	.obar());
// synopsys translate_off
defparam \q_a[21]~output .bus_hold = "false";
defparam \q_a[21]~output .open_drain_output = "false";
defparam \q_a[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \q_a[22]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[22]),
	.obar());
// synopsys translate_off
defparam \q_a[22]~output .bus_hold = "false";
defparam \q_a[22]~output .open_drain_output = "false";
defparam \q_a[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \q_a[23]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[23]),
	.obar());
// synopsys translate_off
defparam \q_a[23]~output .bus_hold = "false";
defparam \q_a[23]~output .open_drain_output = "false";
defparam \q_a[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \q_a[24]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[24]),
	.obar());
// synopsys translate_off
defparam \q_a[24]~output .bus_hold = "false";
defparam \q_a[24]~output .open_drain_output = "false";
defparam \q_a[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \q_a[25]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[25]),
	.obar());
// synopsys translate_off
defparam \q_a[25]~output .bus_hold = "false";
defparam \q_a[25]~output .open_drain_output = "false";
defparam \q_a[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \q_a[26]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[26]),
	.obar());
// synopsys translate_off
defparam \q_a[26]~output .bus_hold = "false";
defparam \q_a[26]~output .open_drain_output = "false";
defparam \q_a[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \q_a[27]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[27]),
	.obar());
// synopsys translate_off
defparam \q_a[27]~output .bus_hold = "false";
defparam \q_a[27]~output .open_drain_output = "false";
defparam \q_a[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \q_a[28]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[28]),
	.obar());
// synopsys translate_off
defparam \q_a[28]~output .bus_hold = "false";
defparam \q_a[28]~output .open_drain_output = "false";
defparam \q_a[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \q_a[29]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[29]),
	.obar());
// synopsys translate_off
defparam \q_a[29]~output .bus_hold = "false";
defparam \q_a[29]~output .open_drain_output = "false";
defparam \q_a[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \q_a[30]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[30]),
	.obar());
// synopsys translate_off
defparam \q_a[30]~output .bus_hold = "false";
defparam \q_a[30]~output .open_drain_output = "false";
defparam \q_a[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \q_a[31]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_a[31]),
	.obar());
// synopsys translate_off
defparam \q_a[31]~output .bus_hold = "false";
defparam \q_a[31]~output .open_drain_output = "false";
defparam \q_a[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \q_b[0]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[0]),
	.obar());
// synopsys translate_off
defparam \q_b[0]~output .bus_hold = "false";
defparam \q_b[0]~output .open_drain_output = "false";
defparam \q_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \q_b[1]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[1]),
	.obar());
// synopsys translate_off
defparam \q_b[1]~output .bus_hold = "false";
defparam \q_b[1]~output .open_drain_output = "false";
defparam \q_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \q_b[2]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[2]),
	.obar());
// synopsys translate_off
defparam \q_b[2]~output .bus_hold = "false";
defparam \q_b[2]~output .open_drain_output = "false";
defparam \q_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \q_b[3]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[3]),
	.obar());
// synopsys translate_off
defparam \q_b[3]~output .bus_hold = "false";
defparam \q_b[3]~output .open_drain_output = "false";
defparam \q_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \q_b[4]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[4]),
	.obar());
// synopsys translate_off
defparam \q_b[4]~output .bus_hold = "false";
defparam \q_b[4]~output .open_drain_output = "false";
defparam \q_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \q_b[5]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[5]),
	.obar());
// synopsys translate_off
defparam \q_b[5]~output .bus_hold = "false";
defparam \q_b[5]~output .open_drain_output = "false";
defparam \q_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \q_b[6]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[6]),
	.obar());
// synopsys translate_off
defparam \q_b[6]~output .bus_hold = "false";
defparam \q_b[6]~output .open_drain_output = "false";
defparam \q_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \q_b[7]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[7]),
	.obar());
// synopsys translate_off
defparam \q_b[7]~output .bus_hold = "false";
defparam \q_b[7]~output .open_drain_output = "false";
defparam \q_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \q_b[8]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[8]),
	.obar());
// synopsys translate_off
defparam \q_b[8]~output .bus_hold = "false";
defparam \q_b[8]~output .open_drain_output = "false";
defparam \q_b[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \q_b[9]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[9]),
	.obar());
// synopsys translate_off
defparam \q_b[9]~output .bus_hold = "false";
defparam \q_b[9]~output .open_drain_output = "false";
defparam \q_b[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \q_b[10]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[10]),
	.obar());
// synopsys translate_off
defparam \q_b[10]~output .bus_hold = "false";
defparam \q_b[10]~output .open_drain_output = "false";
defparam \q_b[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \q_b[11]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[11]),
	.obar());
// synopsys translate_off
defparam \q_b[11]~output .bus_hold = "false";
defparam \q_b[11]~output .open_drain_output = "false";
defparam \q_b[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \q_b[12]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[12]),
	.obar());
// synopsys translate_off
defparam \q_b[12]~output .bus_hold = "false";
defparam \q_b[12]~output .open_drain_output = "false";
defparam \q_b[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \q_b[13]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[13]),
	.obar());
// synopsys translate_off
defparam \q_b[13]~output .bus_hold = "false";
defparam \q_b[13]~output .open_drain_output = "false";
defparam \q_b[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \q_b[14]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[14]),
	.obar());
// synopsys translate_off
defparam \q_b[14]~output .bus_hold = "false";
defparam \q_b[14]~output .open_drain_output = "false";
defparam \q_b[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \q_b[15]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[15]),
	.obar());
// synopsys translate_off
defparam \q_b[15]~output .bus_hold = "false";
defparam \q_b[15]~output .open_drain_output = "false";
defparam \q_b[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \q_b[16]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[16]),
	.obar());
// synopsys translate_off
defparam \q_b[16]~output .bus_hold = "false";
defparam \q_b[16]~output .open_drain_output = "false";
defparam \q_b[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \q_b[17]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[17]),
	.obar());
// synopsys translate_off
defparam \q_b[17]~output .bus_hold = "false";
defparam \q_b[17]~output .open_drain_output = "false";
defparam \q_b[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \q_b[18]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[18]),
	.obar());
// synopsys translate_off
defparam \q_b[18]~output .bus_hold = "false";
defparam \q_b[18]~output .open_drain_output = "false";
defparam \q_b[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \q_b[19]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[19]),
	.obar());
// synopsys translate_off
defparam \q_b[19]~output .bus_hold = "false";
defparam \q_b[19]~output .open_drain_output = "false";
defparam \q_b[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \q_b[20]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[20]),
	.obar());
// synopsys translate_off
defparam \q_b[20]~output .bus_hold = "false";
defparam \q_b[20]~output .open_drain_output = "false";
defparam \q_b[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \q_b[21]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[21]),
	.obar());
// synopsys translate_off
defparam \q_b[21]~output .bus_hold = "false";
defparam \q_b[21]~output .open_drain_output = "false";
defparam \q_b[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \q_b[22]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[22]),
	.obar());
// synopsys translate_off
defparam \q_b[22]~output .bus_hold = "false";
defparam \q_b[22]~output .open_drain_output = "false";
defparam \q_b[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \q_b[23]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[23]),
	.obar());
// synopsys translate_off
defparam \q_b[23]~output .bus_hold = "false";
defparam \q_b[23]~output .open_drain_output = "false";
defparam \q_b[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \q_b[24]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[24]),
	.obar());
// synopsys translate_off
defparam \q_b[24]~output .bus_hold = "false";
defparam \q_b[24]~output .open_drain_output = "false";
defparam \q_b[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \q_b[25]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[25]),
	.obar());
// synopsys translate_off
defparam \q_b[25]~output .bus_hold = "false";
defparam \q_b[25]~output .open_drain_output = "false";
defparam \q_b[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \q_b[26]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[26]),
	.obar());
// synopsys translate_off
defparam \q_b[26]~output .bus_hold = "false";
defparam \q_b[26]~output .open_drain_output = "false";
defparam \q_b[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \q_b[27]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[27]),
	.obar());
// synopsys translate_off
defparam \q_b[27]~output .bus_hold = "false";
defparam \q_b[27]~output .open_drain_output = "false";
defparam \q_b[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \q_b[28]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[28]),
	.obar());
// synopsys translate_off
defparam \q_b[28]~output .bus_hold = "false";
defparam \q_b[28]~output .open_drain_output = "false";
defparam \q_b[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \q_b[29]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[29]),
	.obar());
// synopsys translate_off
defparam \q_b[29]~output .bus_hold = "false";
defparam \q_b[29]~output .open_drain_output = "false";
defparam \q_b[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \q_b[30]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[30]),
	.obar());
// synopsys translate_off
defparam \q_b[30]~output .bus_hold = "false";
defparam \q_b[30]~output .open_drain_output = "false";
defparam \q_b[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \q_b[31]~output (
	.i(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q_b[31]),
	.obar());
// synopsys translate_off
defparam \q_b[31]~output .bus_hold = "false";
defparam \q_b[31]~output .open_drain_output = "false";
defparam \q_b[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \address_a[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[0]),
	.obar());
// synopsys translate_off
defparam \address_a[0]~output .bus_hold = "false";
defparam \address_a[0]~output .open_drain_output = "false";
defparam \address_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \address_a[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[1]),
	.obar());
// synopsys translate_off
defparam \address_a[1]~output .bus_hold = "false";
defparam \address_a[1]~output .open_drain_output = "false";
defparam \address_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \address_a[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[2]),
	.obar());
// synopsys translate_off
defparam \address_a[2]~output .bus_hold = "false";
defparam \address_a[2]~output .open_drain_output = "false";
defparam \address_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \address_a[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[3]),
	.obar());
// synopsys translate_off
defparam \address_a[3]~output .bus_hold = "false";
defparam \address_a[3]~output .open_drain_output = "false";
defparam \address_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \address_a[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[4]),
	.obar());
// synopsys translate_off
defparam \address_a[4]~output .bus_hold = "false";
defparam \address_a[4]~output .open_drain_output = "false";
defparam \address_a[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \address_a[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[5]),
	.obar());
// synopsys translate_off
defparam \address_a[5]~output .bus_hold = "false";
defparam \address_a[5]~output .open_drain_output = "false";
defparam \address_a[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \address_a[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[6]),
	.obar());
// synopsys translate_off
defparam \address_a[6]~output .bus_hold = "false";
defparam \address_a[6]~output .open_drain_output = "false";
defparam \address_a[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \address_a[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[7]),
	.obar());
// synopsys translate_off
defparam \address_a[7]~output .bus_hold = "false";
defparam \address_a[7]~output .open_drain_output = "false";
defparam \address_a[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \address_a[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[8]),
	.obar());
// synopsys translate_off
defparam \address_a[8]~output .bus_hold = "false";
defparam \address_a[8]~output .open_drain_output = "false";
defparam \address_a[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N36
cyclonev_io_obuf \address_a[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[9]),
	.obar());
// synopsys translate_off
defparam \address_a[9]~output .bus_hold = "false";
defparam \address_a[9]~output .open_drain_output = "false";
defparam \address_a[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \address_a[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[10]),
	.obar());
// synopsys translate_off
defparam \address_a[10]~output .bus_hold = "false";
defparam \address_a[10]~output .open_drain_output = "false";
defparam \address_a[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \address_a[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[11]),
	.obar());
// synopsys translate_off
defparam \address_a[11]~output .bus_hold = "false";
defparam \address_a[11]~output .open_drain_output = "false";
defparam \address_a[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \address_a[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[12]),
	.obar());
// synopsys translate_off
defparam \address_a[12]~output .bus_hold = "false";
defparam \address_a[12]~output .open_drain_output = "false";
defparam \address_a[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \address_a[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[13]),
	.obar());
// synopsys translate_off
defparam \address_a[13]~output .bus_hold = "false";
defparam \address_a[13]~output .open_drain_output = "false";
defparam \address_a[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \address_a[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[14]),
	.obar());
// synopsys translate_off
defparam \address_a[14]~output .bus_hold = "false";
defparam \address_a[14]~output .open_drain_output = "false";
defparam \address_a[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \address_a[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[15]),
	.obar());
// synopsys translate_off
defparam \address_a[15]~output .bus_hold = "false";
defparam \address_a[15]~output .open_drain_output = "false";
defparam \address_a[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \address_a[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_a[16]),
	.obar());
// synopsys translate_off
defparam \address_a[16]~output .bus_hold = "false";
defparam \address_a[16]~output .open_drain_output = "false";
defparam \address_a[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \address_b[0]~output (
	.i(\pisa|vga|draw_board_inst|address_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[0]),
	.obar());
// synopsys translate_off
defparam \address_b[0]~output .bus_hold = "false";
defparam \address_b[0]~output .open_drain_output = "false";
defparam \address_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \address_b[1]~output (
	.i(\pisa|vga|draw_board_inst|address_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[1]),
	.obar());
// synopsys translate_off
defparam \address_b[1]~output .bus_hold = "false";
defparam \address_b[1]~output .open_drain_output = "false";
defparam \address_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \address_b[2]~output (
	.i(\pisa|vga|draw_board_inst|address_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[2]),
	.obar());
// synopsys translate_off
defparam \address_b[2]~output .bus_hold = "false";
defparam \address_b[2]~output .open_drain_output = "false";
defparam \address_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \address_b[3]~output (
	.i(\pisa|vga|draw_board_inst|address_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[3]),
	.obar());
// synopsys translate_off
defparam \address_b[3]~output .bus_hold = "false";
defparam \address_b[3]~output .open_drain_output = "false";
defparam \address_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \address_b[4]~output (
	.i(\pisa|vga|draw_board_inst|address_b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[4]),
	.obar());
// synopsys translate_off
defparam \address_b[4]~output .bus_hold = "false";
defparam \address_b[4]~output .open_drain_output = "false";
defparam \address_b[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \address_b[5]~output (
	.i(\pisa|vga|draw_board_inst|address_b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[5]),
	.obar());
// synopsys translate_off
defparam \address_b[5]~output .bus_hold = "false";
defparam \address_b[5]~output .open_drain_output = "false";
defparam \address_b[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \address_b[6]~output (
	.i(\pisa|vga|draw_board_inst|address_b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[6]),
	.obar());
// synopsys translate_off
defparam \address_b[6]~output .bus_hold = "false";
defparam \address_b[6]~output .open_drain_output = "false";
defparam \address_b[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \address_b[7]~output (
	.i(\pisa|vga|draw_board_inst|address_b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[7]),
	.obar());
// synopsys translate_off
defparam \address_b[7]~output .bus_hold = "false";
defparam \address_b[7]~output .open_drain_output = "false";
defparam \address_b[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \address_b[8]~output (
	.i(\pisa|vga|draw_board_inst|address_b [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[8]),
	.obar());
// synopsys translate_off
defparam \address_b[8]~output .bus_hold = "false";
defparam \address_b[8]~output .open_drain_output = "false";
defparam \address_b[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \address_b[9]~output (
	.i(\pisa|vga|draw_board_inst|address_b [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[9]),
	.obar());
// synopsys translate_off
defparam \address_b[9]~output .bus_hold = "false";
defparam \address_b[9]~output .open_drain_output = "false";
defparam \address_b[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \address_b[10]~output (
	.i(\pisa|vga|draw_board_inst|address_b [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[10]),
	.obar());
// synopsys translate_off
defparam \address_b[10]~output .bus_hold = "false";
defparam \address_b[10]~output .open_drain_output = "false";
defparam \address_b[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \address_b[11]~output (
	.i(\pisa|vga|draw_board_inst|address_b [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[11]),
	.obar());
// synopsys translate_off
defparam \address_b[11]~output .bus_hold = "false";
defparam \address_b[11]~output .open_drain_output = "false";
defparam \address_b[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \address_b[12]~output (
	.i(\pisa|vga|draw_board_inst|address_b [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[12]),
	.obar());
// synopsys translate_off
defparam \address_b[12]~output .bus_hold = "false";
defparam \address_b[12]~output .open_drain_output = "false";
defparam \address_b[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \address_b[13]~output (
	.i(\pisa|vga|draw_board_inst|address_b [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[13]),
	.obar());
// synopsys translate_off
defparam \address_b[13]~output .bus_hold = "false";
defparam \address_b[13]~output .open_drain_output = "false";
defparam \address_b[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \address_b[14]~output (
	.i(\pisa|vga|draw_board_inst|address_b [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[14]),
	.obar());
// synopsys translate_off
defparam \address_b[14]~output .bus_hold = "false";
defparam \address_b[14]~output .open_drain_output = "false";
defparam \address_b[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \address_b[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[15]),
	.obar());
// synopsys translate_off
defparam \address_b[15]~output .bus_hold = "false";
defparam \address_b[15]~output .open_drain_output = "false";
defparam \address_b[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \address_b[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address_b[16]),
	.obar());
// synopsys translate_off
defparam \address_b[16]~output .bus_hold = "false";
defparam \address_b[16]~output .open_drain_output = "false";
defparam \address_b[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N42
cyclonev_io_obuf \byteena_a[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_a[0]),
	.obar());
// synopsys translate_off
defparam \byteena_a[0]~output .bus_hold = "false";
defparam \byteena_a[0]~output .open_drain_output = "false";
defparam \byteena_a[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \byteena_a[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_a[1]),
	.obar());
// synopsys translate_off
defparam \byteena_a[1]~output .bus_hold = "false";
defparam \byteena_a[1]~output .open_drain_output = "false";
defparam \byteena_a[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \byteena_a[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_a[2]),
	.obar());
// synopsys translate_off
defparam \byteena_a[2]~output .bus_hold = "false";
defparam \byteena_a[2]~output .open_drain_output = "false";
defparam \byteena_a[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N93
cyclonev_io_obuf \byteena_a[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_a[3]),
	.obar());
// synopsys translate_off
defparam \byteena_a[3]~output .bus_hold = "false";
defparam \byteena_a[3]~output .open_drain_output = "false";
defparam \byteena_a[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \byteena_b[0]~output (
	.i(\pisa|vga|draw_board_inst|byteena_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_b[0]),
	.obar());
// synopsys translate_off
defparam \byteena_b[0]~output .bus_hold = "false";
defparam \byteena_b[0]~output .open_drain_output = "false";
defparam \byteena_b[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \byteena_b[1]~output (
	.i(\pisa|vga|draw_board_inst|byteena_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_b[1]),
	.obar());
// synopsys translate_off
defparam \byteena_b[1]~output .bus_hold = "false";
defparam \byteena_b[1]~output .open_drain_output = "false";
defparam \byteena_b[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \byteena_b[2]~output (
	.i(\pisa|vga|draw_board_inst|byteena_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_b[2]),
	.obar());
// synopsys translate_off
defparam \byteena_b[2]~output .bus_hold = "false";
defparam \byteena_b[2]~output .open_drain_output = "false";
defparam \byteena_b[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \byteena_b[3]~output (
	.i(\pisa|vga|draw_board_inst|byteena_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteena_b[3]),
	.obar());
// synopsys translate_off
defparam \byteena_b[3]~output .bus_hold = "false";
defparam \byteena_b[3]~output .open_drain_output = "false";
defparam \byteena_b[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N48
cyclonev_lcell_comb \pisa|vga|vgapll|toggle~0 (
// Equation(s):
// \pisa|vga|vgapll|toggle~0_combout  = ( !\pisa|vga|vgapll|toggle~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vgapll|toggle~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vgapll|toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle~0 .extended_lut = "off";
defparam \pisa|vga|vgapll|toggle~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \pisa|vga|vgapll|toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N23
dffeas \pisa|vga|vgapll|toggle (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\pisa|vga|vgapll|toggle~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vgapll|toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vgapll|toggle .is_wysiwyg = "true";
defparam \pisa|vga|vgapll|toggle .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N53
dffeas \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))
// \pisa|vga|vga_controller_inst|Add0~18  = CARRY(( \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout  = ( \pisa|vga|vga_controller_inst|Add0~21_sumout  & ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \pisa|vga|vga_controller_inst|x[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N5
dffeas \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add0~22  = CARRY(( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))
// \pisa|vga|vga_controller_inst|Add0~26  = CARRY(( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~0_combout  = ( !\pisa|vga|vga_controller_inst|Add0~33_sumout  & ( (!\pisa|vga|vga_controller_inst|Add0~21_sumout  & (!\pisa|vga|vga_controller_inst|Add0~37_sumout  & (!\pisa|vga|vga_controller_inst|Add0~25_sumout  & 
// !\pisa|vga|vga_controller_inst|Add0~29_sumout ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~21_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \pisa|vga|vga_controller_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal0~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal0~1_combout  = ( \pisa|vga|vga_controller_inst|Add0~1_sumout  & ( \pisa|vga|vga_controller_inst|Equal0~0_combout  & ( (!\pisa|vga|vga_controller_inst|Add0~13_sumout  & (\pisa|vga|vga_controller_inst|Add0~5_sumout  & 
// (\pisa|vga|vga_controller_inst|Add0~17_sumout  & !\pisa|vga|vga_controller_inst|Add0~9_sumout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add0~1_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal0~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal0~1 .lut_mask = 64'h0000000000000200;
defparam \pisa|vga|vga_controller_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout  = ( \pisa|vga|vga_controller_inst|Add0~25_sumout  & ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \pisa|vga|vga_controller_inst|x[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N29
dffeas \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))
// \pisa|vga|vga_controller_inst|Add0~30  = CARRY(( \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~29_sumout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \pisa|vga|vga_controller_inst|x[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N8
dffeas \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))
// \pisa|vga|vga_controller_inst|Add0~34  = CARRY(( \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~30  ))

	.dataa(!\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~33_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N26
dffeas \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))
// \pisa|vga|vga_controller_inst|Add0~38  = CARRY(( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N11
dffeas \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))
// \pisa|vga|vga_controller_inst|Add0~6  = CARRY(( \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~38  ))

	.dataa(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add0~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \pisa|vga|vga_controller_inst|x[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N2
dffeas \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))
// \pisa|vga|vga_controller_inst|Add0~10  = CARRY(( \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~6  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|x[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y12_N17
dffeas \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y12_N51
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add0~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add0~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))
// \pisa|vga|vga_controller_inst|Add0~14  = CARRY(( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add0~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N21
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~13_sumout  ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \pisa|vga|vga_controller_inst|x[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N49
dffeas \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal0~1_combout  & ( \pisa|vga|vga_controller_inst|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|x[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N20
dffeas \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y12_N50
dffeas \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|hsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|hsync~0_combout  = ( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( ((!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) # 
// ((\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ))) # (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( 
// \pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( ((!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ) # ((!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ))) # 
// (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ) ) ) ) # ( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  ) ) # ( !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( 
// !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|hsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|hsync~0 .lut_mask = 64'hFFFFFFFFFDF5F5F7;
defparam \pisa|vga|vga_controller_inst|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N4
dffeas \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~9_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \pisa|vga|vga_controller_inst|y[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N17
dffeas \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~21 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~21_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))
// \pisa|vga|vga_controller_inst|Add1~22  = CARRY(( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~21 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N45
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~5 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~5_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~22  ))
// \pisa|vga|vga_controller_inst|Add1~6  = CARRY(( \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~22  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~5 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|y[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N44
dffeas \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N48
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~9 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~9_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~6  ))
// \pisa|vga|vga_controller_inst|Add1~10  = CARRY(( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~9 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|vga_controller_inst|y[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N35
dffeas \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N51
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~13 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~13_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))
// \pisa|vga|vga_controller_inst|Add1~14  = CARRY(( \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~10  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~13 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N24
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~1_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \pisa|vga|vga_controller_inst|y[9]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N20
dffeas \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~17 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~17_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))
// \pisa|vga|vga_controller_inst|Add1~18  = CARRY(( \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~14  ))

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~17 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \pisa|vga|vga_controller_inst|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N54
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout  = ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  & ( \pisa|vga|vga_controller_inst|Add1~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|vga_controller_inst|y[8]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N14
dffeas \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N57
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~1_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~18  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N21
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~25_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .lut_mask = 64'h5500550055005500;
defparam \pisa|vga|vga_controller_inst|y[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N23
dffeas \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~25 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~25_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \pisa|vga|vga_controller_inst|Add1~26  = CARRY(( \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~25 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~29 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~29_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))
// \pisa|vga|vga_controller_inst|Add1~30  = CARRY(( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~29 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pisa|vga|vga_controller_inst|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N12
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~0_combout  = ( !\pisa|vga|vga_controller_inst|Add1~21_sumout  & ( (\pisa|vga|vga_controller_inst|Add1~33_sumout  & (\pisa|vga|vga_controller_inst|Add1~25_sumout  & (!\pisa|vga|vga_controller_inst|Add1~29_sumout  & 
// \pisa|vga|vga_controller_inst|Add1~37_sumout ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add1~25_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~0 .lut_mask = 64'h0010001000000000;
defparam \pisa|vga|vga_controller_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N0
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Equal1~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Equal1~1_combout  = ( !\pisa|vga|vga_controller_inst|Add1~17_sumout  & ( \pisa|vga|vga_controller_inst|Equal1~0_combout  & ( (!\pisa|vga|vga_controller_inst|Add1~9_sumout  & (!\pisa|vga|vga_controller_inst|Add1~5_sumout  & 
// (!\pisa|vga|vga_controller_inst|Add1~13_sumout  & \pisa|vga|vga_controller_inst|Add1~1_sumout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|Add1~9_sumout ),
	.datab(!\pisa|vga|vga_controller_inst|Add1~5_sumout ),
	.datac(!\pisa|vga|vga_controller_inst|Add1~13_sumout ),
	.datad(!\pisa|vga|vga_controller_inst|Add1~1_sumout ),
	.datae(!\pisa|vga|vga_controller_inst|Add1~17_sumout ),
	.dataf(!\pisa|vga|vga_controller_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Equal1~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Equal1~1 .lut_mask = 64'h0000000000800000;
defparam \pisa|vga|vga_controller_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N9
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout  = ( \pisa|vga|vga_controller_inst|Add1~29_sumout  & ( !\pisa|vga|vga_controller_inst|Equal1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .lut_mask = 64'h00000000FF00FF00;
defparam \pisa|vga|vga_controller_inst|y[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N11
dffeas \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N36
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~33 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~33_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))
// \pisa|vga|vga_controller_inst|Add1~34  = CARRY(( \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~30  ))

	.dataa(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~33 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \pisa|vga|vga_controller_inst|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N18
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~33_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~33_sumout ),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .lut_mask = 64'h3300330033003300;
defparam \pisa|vga|vga_controller_inst|y[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N29
dffeas \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N39
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|Add1~37 (
// Equation(s):
// \pisa|vga|vga_controller_inst|Add1~37_sumout  = SUM(( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))
// \pisa|vga|vga_controller_inst|Add1~38  = CARRY(( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  ) + ( GND ) + ( \pisa|vga|vga_controller_inst|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pisa|vga|vga_controller_inst|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.cout(\pisa|vga|vga_controller_inst|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|Add1~37 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pisa|vga|vga_controller_inst|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N6
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~37_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~37_sumout ),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .lut_mask = 64'h3300330033003300;
defparam \pisa|vga|vga_controller_inst|y[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N8
dffeas \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y12_N27
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT (
// Equation(s):
// \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout  = (\pisa|vga|vga_controller_inst|Add1~21_sumout  & !\pisa|vga|vga_controller_inst|Equal1~1_combout )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|Add1~21_sumout ),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|Equal1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .lut_mask = 64'h3300330033003300;
defparam \pisa|vga|vga_controller_inst|y[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y12_N5
dffeas \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 (
	.clk(\pisa|vga|vgapll|toggle~q ),
	.d(gnd),
	.asdata(\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|vga_controller_inst|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N3
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~0_combout  = ( \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~0 .lut_mask = 64'h000000000000AAAA;
defparam \pisa|vga|vga_controller_inst|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|LessThan5~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|LessThan5~0_combout  = ( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & 
// \pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q )) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|LessThan5~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|LessThan5~0 .lut_mask = 64'h0000000000110011;
defparam \pisa|vga|vga_controller_inst|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N33
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|vsync~1 (
// Equation(s):
// \pisa|vga|vga_controller_inst|vsync~1_combout  = ( \pisa|vga|vga_controller_inst|LessThan5~0_combout  & ( (!\pisa|vga|vga_controller_inst|vsync~0_combout ) # ((\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ) # 
// (\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q )) ) ) # ( !\pisa|vga|vga_controller_inst|LessThan5~0_combout  )

	.dataa(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|vsync~1 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|vsync~1 .lut_mask = 64'hFFFFFFFFAFFFAFFF;
defparam \pisa|vga|vga_controller_inst|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N30
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|sync_b (
// Equation(s):
// \pisa|vga|vga_controller_inst|sync_b~combout  = ( \pisa|vga|vga_controller_inst|hsync~0_combout  & ( (\pisa|vga|vga_controller_inst|vsync~0_combout  & (!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & 
// (\pisa|vga|vga_controller_inst|LessThan5~0_combout  & !\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ))) ) ) # ( !\pisa|vga|vga_controller_inst|hsync~0_combout  )

	.dataa(!\pisa|vga|vga_controller_inst|vsync~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|LessThan5~0_combout ),
	.datad(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|sync_b .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|sync_b .lut_mask = 64'hFFFFFFFF04000400;
defparam \pisa|vga|vga_controller_inst|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N15
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|blank_b~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|blank_b~0_combout  = ( !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|LessThan5~0_combout ) ) ) ) # ( !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|LessThan5~0_combout  & 
// ((!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ) # (!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|LessThan5~0_combout ),
	.datae(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|blank_b~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|blank_b~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|blank_b~0 .lut_mask = 64'hEE000000AA000000;
defparam \pisa|vga|vga_controller_inst|blank_b~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[0]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[0]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~1_combout  = ( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  $ (!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q )))) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ( 
// \pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & 
// \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )) # (\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) ) # ( 
// \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & 
// (\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) ) ) ) # ( !\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( 
// (\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~1 .lut_mask = 64'h0004040040206000;
defparam \pisa|vga|draw_board_inst|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~0_combout  = ( \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  $ (!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q )))) ) ) ) # ( !\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  & ( 
// \pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & 
// \pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q )) # (\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q )))) ) ) ) # ( 
// \pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ))) ) ) ) # ( !\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & ( 
// (\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datae(!\pisa|vga|vga_controller_inst|y[0]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~0 .lut_mask = 64'h0004004042006000;
defparam \pisa|vga|draw_board_inst|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~3_combout  = ( !\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  & ( (\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q )) ) )

	.dataa(gnd),
	.datab(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~3 .lut_mask = 64'h3000300000000000;
defparam \pisa|vga|draw_board_inst|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N9
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~2_combout  = ( \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  & 
// !\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q )) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~2 .lut_mask = 64'h00000000A000A000;
defparam \pisa|vga|draw_board_inst|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~4_combout  = ( \pisa|vga|draw_board_inst|always0~2_combout  & ( ((\pisa|vga|draw_board_inst|always0~1_combout  & \pisa|vga|draw_board_inst|always0~3_combout )) # (\pisa|vga|draw_board_inst|always0~0_combout ) ) ) # ( 
// !\pisa|vga|draw_board_inst|always0~2_combout  & ( (\pisa|vga|draw_board_inst|always0~1_combout  & \pisa|vga|draw_board_inst|always0~3_combout ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~1_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~4 .lut_mask = 64'h0505050537373737;
defparam \pisa|vga|draw_board_inst|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N39
cyclonev_lcell_comb \pisa|vga|draw_board_inst|LessThan0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|LessThan0~0_combout  = (\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ))

	.dataa(!\pisa|vga|vga_controller_inst|x[7]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[6]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[8]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|LessThan0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|LessThan0~0 .lut_mask = 64'h0101010101010101;
defparam \pisa|vga|draw_board_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N42
cyclonev_lcell_comb \pisa|vga|vga_controller_inst|LessThan2~0 (
// Equation(s):
// \pisa|vga|vga_controller_inst|LessThan2~0_combout  = ( !\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q )) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|y[2]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[1]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[5]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|y[4]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|y[3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|vga_controller_inst|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|vga_controller_inst|LessThan2~0 .extended_lut = "off";
defparam \pisa|vga|vga_controller_inst|LessThan2~0 .lut_mask = 64'h8080000000000000;
defparam \pisa|vga|vga_controller_inst|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|LessThan1~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|LessThan1~0_combout  = (\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q  & \pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ))

	.dataa(!\pisa|vga|vga_controller_inst|y[7]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|y[8]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|y[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|LessThan1~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|LessThan1~0 .lut_mask = 64'h0101010101010101;
defparam \pisa|vga|draw_board_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|LessThan3~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|LessThan3~0_combout  = ( !\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q  & ( (!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[5]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[2]~_Duplicate_1_q ),
	.datac(!\pisa|vga|vga_controller_inst|x[3]~_Duplicate_1_q ),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[4]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|LessThan3~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|LessThan3~0 .lut_mask = 64'h8000800000000000;
defparam \pisa|vga|draw_board_inst|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|always0~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|always0~5_combout  = ( !\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q  & ( (!\pisa|vga|draw_board_inst|LessThan0~0_combout  & 
// (((!\pisa|vga|draw_board_inst|LessThan1~0_combout )) # (\pisa|vga|vga_controller_inst|LessThan2~0_combout ))) # (\pisa|vga|draw_board_inst|LessThan0~0_combout  & (\pisa|vga|draw_board_inst|LessThan3~0_combout  & 
// ((!\pisa|vga|draw_board_inst|LessThan1~0_combout ) # (\pisa|vga|vga_controller_inst|LessThan2~0_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|LessThan0~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|LessThan2~0_combout ),
	.datac(!\pisa|vga|draw_board_inst|LessThan1~0_combout ),
	.datad(!\pisa|vga|draw_board_inst|LessThan3~0_combout ),
	.datae(!\pisa|vga|vga_controller_inst|x[9]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|y[9]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|always0~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|always0~5 .lut_mask = 64'hA2F3000000000000;
defparam \pisa|vga|draw_board_inst|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|state[1]~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|state[1]~0_combout  = !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1])

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|state [0]),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|state[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|state[1]~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|state[1]~0 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \pisa|vga|draw_board_inst|state[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N14
dffeas \pisa|vga|draw_board_inst|state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|state[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|state[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Equal0~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|Equal0~1_combout  = (!\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Equal0~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Equal0~1 .lut_mask = 64'hF000F000F000F000;
defparam \pisa|vga|draw_board_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N17
dffeas \pisa|vga|draw_board_inst|state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|state[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|state[0] .power_up = "low";
// synopsys translate_on

// Location: DSP_X54_Y12_N0
cyclonev_mac \pisa|vga|draw_board_inst|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(vcc),
	.ax({\pisa|vga|vga_controller_inst|y[9]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[8]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[7]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[6]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|y[5]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[4]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[3]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[2]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|y[1]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|y[0]~SCLR_LUT_combout }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\pisa|vga|vga_controller_inst|x[9]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[8]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[7]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[6]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|x[5]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[4]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[3]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[2]~SCLR_LUT_combout ,
\pisa|vga|vga_controller_inst|x[1]~SCLR_LUT_combout ,\pisa|vga|vga_controller_inst|x[0]~SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\pisa|vga|vgapll|toggle~q ,\pisa|vga|vgapll|toggle~q }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,\pisa|vga|vga_controller_inst|Equal0~1_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\pisa|vga|draw_board_inst|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mult0~mac .accumulate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ax_clock = "0";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ax_width = 10;
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_scan_in_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_scan_in_width = 15;
defparam \pisa|vga|draw_board_inst|Mult0~mac .ay_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .az_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .bx_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .bx_width = 1;
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_clock = "1";
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_use_scan_in = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .by_width = 18;
defparam \pisa|vga|draw_board_inst|Mult0~mac .bz_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_a_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_0 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_1 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_2 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_3 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_4 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_5 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_6 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_b_7 = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_sel_a_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .coef_sel_b_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .delay_scan_out_ay = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .delay_scan_out_by = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .enable_double_accum = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .load_const_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .load_const_value = 2;
defparam \pisa|vga|draw_board_inst|Mult0~mac .mode_sub_location = 0;
defparam \pisa|vga|draw_board_inst|Mult0~mac .negate_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_max = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_may = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_mbx = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operand_source_mby = "input";
defparam \pisa|vga|draw_board_inst|Mult0~mac .operation_mode = "m18x18_plus36";
defparam \pisa|vga|draw_board_inst|Mult0~mac .output_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .preadder_subtract_a = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .preadder_subtract_b = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .result_a_width = 64;
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_max = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_may = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_mbx = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .signed_mby = "false";
defparam \pisa|vga|draw_board_inst|Mult0~mac .sub_clock = "none";
defparam \pisa|vga|draw_board_inst|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector2~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector2~0_combout  = ( \pisa|vga|draw_board_inst|address_b [14] & ( \pisa|vga|draw_board_inst|Mult0~339  & ( !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [14] & ( \pisa|vga|draw_board_inst|Mult0~339  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state 
// [1]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [14] & ( !\pisa|vga|draw_board_inst|Mult0~339  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|state [1] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # 
// (\pisa|vga|draw_board_inst|always0~4_combout )))) # (\pisa|vga|draw_board_inst|state [0] & (((!\pisa|vga|draw_board_inst|state [1])))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [14]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~339 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector2~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector2~0 .lut_mask = 64'h00000FD000200FF0;
defparam \pisa|vga|draw_board_inst|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N35
dffeas \pisa|vga|draw_board_inst|address_b[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[14] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N17
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|address_b [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y11_N49
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \wren_a~input (
	.i(wren_a),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wren_a~input_o ));
// synopsys translate_off
defparam \wren_a~input .bus_hold = "false";
defparam \wren_a~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \wren_b~input (
	.i(wren_b),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wren_b~input_o ));
// synopsys translate_off
defparam \wren_b~input .bus_hold = "false";
defparam \wren_b~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector3~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector3~0_combout  = ( \pisa|vga|draw_board_inst|address_b [13] & ( \pisa|vga|draw_board_inst|Mult0~338  & ( !\pisa|vga|draw_board_inst|state [1] $ (!\pisa|vga|draw_board_inst|state [0]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [13] & ( \pisa|vga|draw_board_inst|Mult0~338  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state 
// [0]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [13] & ( !\pisa|vga|draw_board_inst|Mult0~338  & ( (!\pisa|vga|draw_board_inst|state [1] & (((\pisa|vga|draw_board_inst|state [0])))) # (\pisa|vga|draw_board_inst|state [1] & 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # (\pisa|vga|draw_board_inst|always0~4_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(!\pisa|vga|draw_board_inst|address_b [13]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~338 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector3~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector3~0 .lut_mask = 64'h00000DF002000FF0;
defparam \pisa|vga|draw_board_inst|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y13_N38
dffeas \pisa|vga|draw_board_inst|address_b[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[13] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N27
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w[3] (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3] = ( !\pisa|vga|draw_board_inst|address_b [13] & ( !\pisa|vga|draw_board_inst|address_b [14] & ( \wren_b~input_o  ) ) )

	.dataa(!\wren_b~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|address_b [13]),
	.dataf(!\pisa|vga|draw_board_inst|address_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w[3] .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w[3] .lut_mask = 64'h5555000000000000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w[3] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \data_a[16]~input (
	.i(data_a[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[16]~input_o ));
// synopsys translate_off
defparam \data_a[16]~input .bus_hold = "false";
defparam \data_a[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N15
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \data_b[16]~input (
	.i(data_b[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[16]~input_o ));
// synopsys translate_off
defparam \data_b[16]~input .bus_hold = "false";
defparam \data_b[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N0
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector16~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector16~0_combout  = ( \pisa|vga|draw_board_inst|address_b [0] & ( \pisa|vga|draw_board_inst|Mult0~325  ) ) # ( !\pisa|vga|draw_board_inst|address_b [0] & ( \pisa|vga|draw_board_inst|Mult0~325  & ( 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|state [1]) # ((!\pisa|vga|draw_board_inst|always0~4_combout  & \pisa|vga|draw_board_inst|always0~5_combout )))) # (\pisa|vga|draw_board_inst|state [0] & 
// (((\pisa|vga|draw_board_inst|state [1])))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [0] & ( !\pisa|vga|draw_board_inst|Mult0~325  & ( ((!\pisa|vga|draw_board_inst|always0~5_combout ) # ((!\pisa|vga|draw_board_inst|state [1]) # 
// (\pisa|vga|draw_board_inst|state [0]))) # (\pisa|vga|draw_board_inst|always0~4_combout ) ) ) ) # ( !\pisa|vga|draw_board_inst|address_b [0] & ( !\pisa|vga|draw_board_inst|Mult0~325  & ( !\pisa|vga|draw_board_inst|state [0] $ 
// (\pisa|vga|draw_board_inst|state [1]) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [0]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~325 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector16~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector16~0 .lut_mask = 64'hF00FFFDFF02FFFFF;
defparam \pisa|vga|draw_board_inst|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N2
dffeas \pisa|vga|draw_board_inst|address_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N6
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector15~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector15~0_combout  = ( \pisa|vga|draw_board_inst|address_b [1] & ( \pisa|vga|draw_board_inst|Mult0~326  & ( !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [1] & ( \pisa|vga|draw_board_inst|Mult0~326  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state 
// [1]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [1] & ( !\pisa|vga|draw_board_inst|Mult0~326  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|state [1] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # 
// (\pisa|vga|draw_board_inst|always0~4_combout )))) # (\pisa|vga|draw_board_inst|state [0] & (((!\pisa|vga|draw_board_inst|state [1])))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [1]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~326 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector15~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector15~0 .lut_mask = 64'h00000FD000200FF0;
defparam \pisa|vga|draw_board_inst|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N8
dffeas \pisa|vga|draw_board_inst|address_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N39
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector14~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector14~0_combout  = ( \pisa|vga|draw_board_inst|address_b [2] & ( \pisa|vga|draw_board_inst|Mult0~327  & ( !\pisa|vga|draw_board_inst|state [1] $ (!\pisa|vga|draw_board_inst|state [0]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [2] & ( \pisa|vga|draw_board_inst|Mult0~327  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state 
// [0]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [2] & ( !\pisa|vga|draw_board_inst|Mult0~327  & ( (!\pisa|vga|draw_board_inst|state [1] & (((\pisa|vga|draw_board_inst|state [0])))) # (\pisa|vga|draw_board_inst|state [1] & 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # (\pisa|vga|draw_board_inst|always0~4_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(!\pisa|vga|draw_board_inst|address_b [2]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~327 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector14~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector14~0 .lut_mask = 64'h00000DF002000FF0;
defparam \pisa|vga|draw_board_inst|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N41
dffeas \pisa|vga|draw_board_inst|address_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector13~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector13~0_combout  = ( \pisa|vga|draw_board_inst|address_b [3] & ( \pisa|vga|draw_board_inst|Mult0~328  & ( !\pisa|vga|draw_board_inst|state [1] $ (!\pisa|vga|draw_board_inst|state [0]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [3] & ( \pisa|vga|draw_board_inst|Mult0~328  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state 
// [0]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [3] & ( !\pisa|vga|draw_board_inst|Mult0~328  & ( (!\pisa|vga|draw_board_inst|state [1] & (((\pisa|vga|draw_board_inst|state [0])))) # (\pisa|vga|draw_board_inst|state [1] & 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # (\pisa|vga|draw_board_inst|always0~4_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(!\pisa|vga|draw_board_inst|address_b [3]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~328 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector13~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector13~0 .lut_mask = 64'h00000DF002000FF0;
defparam \pisa|vga|draw_board_inst|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N44
dffeas \pisa|vga|draw_board_inst|address_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector12~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector12~0_combout  = ( \pisa|vga|draw_board_inst|address_b [4] & ( \pisa|vga|draw_board_inst|Mult0~329  & ( !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [4] & ( \pisa|vga|draw_board_inst|Mult0~329  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state 
// [1]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [4] & ( !\pisa|vga|draw_board_inst|Mult0~329  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|state [1] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # 
// (\pisa|vga|draw_board_inst|always0~4_combout )))) # (\pisa|vga|draw_board_inst|state [0] & (((!\pisa|vga|draw_board_inst|state [1])))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [4]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~329 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector12~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector12~0 .lut_mask = 64'h00000FD000200FF0;
defparam \pisa|vga|draw_board_inst|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N47
dffeas \pisa|vga|draw_board_inst|address_b[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector11~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector11~0_combout  = ( \pisa|vga|draw_board_inst|address_b [5] & ( \pisa|vga|draw_board_inst|Mult0~330  & ( !\pisa|vga|draw_board_inst|state [1] $ (!\pisa|vga|draw_board_inst|state [0]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [5] & ( \pisa|vga|draw_board_inst|Mult0~330  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state 
// [0]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [5] & ( !\pisa|vga|draw_board_inst|Mult0~330  & ( (!\pisa|vga|draw_board_inst|state [1] & (((\pisa|vga|draw_board_inst|state [0])))) # (\pisa|vga|draw_board_inst|state [1] & 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # (\pisa|vga|draw_board_inst|always0~4_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(!\pisa|vga|draw_board_inst|address_b [5]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~330 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector11~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector11~0 .lut_mask = 64'h00000DF002000FF0;
defparam \pisa|vga|draw_board_inst|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N50
dffeas \pisa|vga|draw_board_inst|address_b[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector10~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector10~0_combout  = ( \pisa|vga|draw_board_inst|address_b [6] & ( \pisa|vga|draw_board_inst|Mult0~331  & ( !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [6] & ( \pisa|vga|draw_board_inst|Mult0~331  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state 
// [1]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [6] & ( !\pisa|vga|draw_board_inst|Mult0~331  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|state [1] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # 
// (\pisa|vga|draw_board_inst|always0~4_combout )))) # (\pisa|vga|draw_board_inst|state [0] & (((!\pisa|vga|draw_board_inst|state [1])))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [6]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~331 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector10~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector10~0 .lut_mask = 64'h00000FD000200FF0;
defparam \pisa|vga|draw_board_inst|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N53
dffeas \pisa|vga|draw_board_inst|address_b[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector9~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector9~0_combout  = ( \pisa|vga|draw_board_inst|address_b [7] & ( \pisa|vga|draw_board_inst|Mult0~332  & ( !\pisa|vga|draw_board_inst|state [1] $ (!\pisa|vga|draw_board_inst|state [0]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [7] & ( \pisa|vga|draw_board_inst|Mult0~332  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state 
// [0]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [7] & ( !\pisa|vga|draw_board_inst|Mult0~332  & ( (!\pisa|vga|draw_board_inst|state [1] & (((\pisa|vga|draw_board_inst|state [0])))) # (\pisa|vga|draw_board_inst|state [1] & 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # (\pisa|vga|draw_board_inst|always0~4_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(!\pisa|vga|draw_board_inst|address_b [7]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~332 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector9~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector9~0 .lut_mask = 64'h00000DF002000FF0;
defparam \pisa|vga|draw_board_inst|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N56
dffeas \pisa|vga|draw_board_inst|address_b[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N57
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector8~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector8~0_combout  = ( \pisa|vga|draw_board_inst|address_b [8] & ( \pisa|vga|draw_board_inst|Mult0~333  & ( !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [8] & ( \pisa|vga|draw_board_inst|Mult0~333  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state 
// [1]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [8] & ( !\pisa|vga|draw_board_inst|Mult0~333  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|state [1] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # 
// (\pisa|vga|draw_board_inst|always0~4_combout )))) # (\pisa|vga|draw_board_inst|state [0] & (((!\pisa|vga|draw_board_inst|state [1])))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [8]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~333 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector8~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector8~0 .lut_mask = 64'h00000FD000200FF0;
defparam \pisa|vga|draw_board_inst|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N59
dffeas \pisa|vga|draw_board_inst|address_b[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[8] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector7~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector7~0_combout  = ( \pisa|vga|draw_board_inst|address_b [9] & ( \pisa|vga|draw_board_inst|Mult0~334  & ( !\pisa|vga|draw_board_inst|state [1] $ (!\pisa|vga|draw_board_inst|state [0]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [9] & ( \pisa|vga|draw_board_inst|Mult0~334  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state 
// [0]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [9] & ( !\pisa|vga|draw_board_inst|Mult0~334  & ( (!\pisa|vga|draw_board_inst|state [1] & (((\pisa|vga|draw_board_inst|state [0])))) # (\pisa|vga|draw_board_inst|state [1] & 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # (\pisa|vga|draw_board_inst|always0~4_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(!\pisa|vga|draw_board_inst|address_b [9]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~334 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector7~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector7~0 .lut_mask = 64'h00000DF002000FF0;
defparam \pisa|vga|draw_board_inst|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N26
dffeas \pisa|vga|draw_board_inst|address_b[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[9] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector6~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector6~0_combout  = ( \pisa|vga|draw_board_inst|address_b [10] & ( \pisa|vga|draw_board_inst|Mult0~335  & ( !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [10] & ( \pisa|vga|draw_board_inst|Mult0~335  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state 
// [1]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [10] & ( !\pisa|vga|draw_board_inst|Mult0~335  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|state [1] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # 
// (\pisa|vga|draw_board_inst|always0~4_combout )))) # (\pisa|vga|draw_board_inst|state [0] & (((!\pisa|vga|draw_board_inst|state [1])))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [10]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~335 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector6~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector6~0 .lut_mask = 64'h00000FD000200FF0;
defparam \pisa|vga|draw_board_inst|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N29
dffeas \pisa|vga|draw_board_inst|address_b[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[10] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector5~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector5~0_combout  = ( \pisa|vga|draw_board_inst|address_b [11] & ( \pisa|vga|draw_board_inst|Mult0~336  & ( !\pisa|vga|draw_board_inst|state [0] $ (!\pisa|vga|draw_board_inst|state [1]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [11] & ( \pisa|vga|draw_board_inst|Mult0~336  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (!\pisa|vga|draw_board_inst|state [0] & \pisa|vga|draw_board_inst|state 
// [1]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [11] & ( !\pisa|vga|draw_board_inst|Mult0~336  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|state [1] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # 
// (\pisa|vga|draw_board_inst|always0~4_combout )))) # (\pisa|vga|draw_board_inst|state [0] & (((!\pisa|vga|draw_board_inst|state [1])))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [0]),
	.datad(!\pisa|vga|draw_board_inst|state [1]),
	.datae(!\pisa|vga|draw_board_inst|address_b [11]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~336 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector5~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector5~0 .lut_mask = 64'h00000FD000200FF0;
defparam \pisa|vga|draw_board_inst|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N32
dffeas \pisa|vga|draw_board_inst|address_b[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[11] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Selector4~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Selector4~0_combout  = ( \pisa|vga|draw_board_inst|address_b [12] & ( \pisa|vga|draw_board_inst|Mult0~337  & ( !\pisa|vga|draw_board_inst|state [1] $ (!\pisa|vga|draw_board_inst|state [0]) ) ) ) # ( 
// !\pisa|vga|draw_board_inst|address_b [12] & ( \pisa|vga|draw_board_inst|Mult0~337  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & (\pisa|vga|draw_board_inst|always0~5_combout  & (\pisa|vga|draw_board_inst|state [1] & !\pisa|vga|draw_board_inst|state 
// [0]))) ) ) ) # ( \pisa|vga|draw_board_inst|address_b [12] & ( !\pisa|vga|draw_board_inst|Mult0~337  & ( (!\pisa|vga|draw_board_inst|state [1] & (((\pisa|vga|draw_board_inst|state [0])))) # (\pisa|vga|draw_board_inst|state [1] & 
// (!\pisa|vga|draw_board_inst|state [0] & ((!\pisa|vga|draw_board_inst|always0~5_combout ) # (\pisa|vga|draw_board_inst|always0~4_combout )))) ) ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(!\pisa|vga|draw_board_inst|state [0]),
	.datae(!\pisa|vga|draw_board_inst|address_b [12]),
	.dataf(!\pisa|vga|draw_board_inst|Mult0~337 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Selector4~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Selector4~0 .lut_mask = 64'h00000DF002000FF0;
defparam \pisa|vga|draw_board_inst|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y12_N35
dffeas \pisa|vga|draw_board_inst|address_b[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|address_b [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|address_b[12] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|address_b[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Decoder0~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|Decoder0~2_combout  = ( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ( !\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Decoder0~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Decoder0~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \pisa|vga|draw_board_inst|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|byteena_b[0]~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|byteena_b[0]~1_combout  = ( !\pisa|vga|draw_board_inst|always0~4_combout  & ( (!\pisa|vga|draw_board_inst|state [0] & (\pisa|vga|draw_board_inst|always0~5_combout  & \pisa|vga|draw_board_inst|state [1])) ) )

	.dataa(!\pisa|vga|draw_board_inst|state [0]),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|byteena_b[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|byteena_b[0]~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|byteena_b[0]~1 .lut_mask = 64'h0202020200000000;
defparam \pisa|vga|draw_board_inst|byteena_b[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N8
dffeas \pisa|vga|draw_board_inst|byteena_b[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Decoder0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|byteena_b[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|byteena_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|byteena_b[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|byteena_b[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[16]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[16]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N15
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w[3] (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3] = ( \pisa|vga|draw_board_inst|address_b [13] & ( \pisa|vga|draw_board_inst|address_b [14] & ( \wren_b~input_o  ) ) )

	.dataa(!\wren_b~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|address_b [13]),
	.dataf(!\pisa|vga|draw_board_inst|address_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w[3] .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w[3] .lut_mask = 64'h0000000000005555;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[16]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[16]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: FF_X53_Y13_N25
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|address_b [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N43
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w[3] (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3] = ( \pisa|vga|draw_board_inst|address_b [13] & ( !\pisa|vga|draw_board_inst|address_b [14] & ( \wren_b~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wren_b~input_o ),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|address_b [13]),
	.dataf(!\pisa|vga|draw_board_inst|address_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w[3] .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w[3] .lut_mask = 64'h00000F0F00000000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[16]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[16]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y13_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w[3] (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3] = ( !\pisa|vga|draw_board_inst|address_b [13] & ( \pisa|vga|draw_board_inst|address_b [14] & ( \wren_b~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wren_b~input_o ),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|address_b [13]),
	.dataf(!\pisa|vga|draw_board_inst|address_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w[3] .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w[3] .lut_mask = 64'h000000000F0F0000;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[16]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[16]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 16;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a16~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a112~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a48~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a80~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0 .lut_mask = 64'h220522AF770577AF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \data_a[8]~input (
	.i(data_a[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[8]~input_o ));
// synopsys translate_off
defparam \data_a[8]~input .bus_hold = "false";
defparam \data_a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \data_b[8]~input (
	.i(data_b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[8]~input_o ));
// synopsys translate_off
defparam \data_b[8]~input .bus_hold = "false";
defparam \data_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X52_Y12_N3
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Decoder0~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|Decoder0~1_combout  = ( !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Decoder0~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Decoder0~1 .lut_mask = 64'h00FF00FF00000000;
defparam \pisa|vga|draw_board_inst|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N5
dffeas \pisa|vga|draw_board_inst|byteena_b[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|byteena_b[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|byteena_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|byteena_b[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|byteena_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[8]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a72~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a104~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a40~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0 .lut_mask = 64'h2700275527AA27FF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \data_a[0]~input (
	.i(data_a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[0]~input_o ));
// synopsys translate_off
defparam \data_a[0]~input .bus_hold = "false";
defparam \data_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N4
cyclonev_io_ibuf \data_b[0]~input (
	.i(data_b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[0]~input_o ));
// synopsys translate_off
defparam \data_b[0]~input .bus_hold = "false";
defparam \data_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Decoder0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Decoder0~0_combout  = (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & !\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q )

	.dataa(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Decoder0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Decoder0~0 .lut_mask = 64'h8888888888888888;
defparam \pisa|vga|draw_board_inst|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N2
dffeas \pisa|vga|draw_board_inst|byteena_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Decoder0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|byteena_b[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|byteena_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|byteena_b[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|byteena_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[0]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 
// ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 )))) 
// ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a64~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a32~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a96~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N38
cyclonev_io_ibuf \data_a[24]~input (
	.i(data_a[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[24]~input_o ));
// synopsys translate_off
defparam \data_a[24]~input .bus_hold = "false";
defparam \data_a[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \data_b[24]~input (
	.i(data_b[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[24]~input_o ));
// synopsys translate_off
defparam \data_b[24]~input .bus_hold = "false";
defparam \data_b[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Decoder0~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|Decoder0~3_combout  = ( \pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ( \pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.dataf(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Decoder0~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Decoder0~3 .lut_mask = 64'h000000000000FFFF;
defparam \pisa|vga|draw_board_inst|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y12_N41
dffeas \pisa|vga|draw_board_inst|byteena_b[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|Decoder0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|byteena_b[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|byteena_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|byteena_b[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|byteena_b[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[24]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[24]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[24]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[24]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[24]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[24]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[24]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[24]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a120~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a88~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a24~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a56~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N12
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux7~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux7~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout  & ( 
// (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout ))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout  & ((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout  & 
// !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout  & 
// ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout  & ((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout  & !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w16_n0_mux_dataout~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w8_n0_mux_dataout~0_combout ),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w24_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux7~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux7~0 .lut_mask = 64'h0344CF440377CF77;
defparam \pisa|vga|draw_board_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y11_N36
cyclonev_lcell_comb \pisa|vga|draw_board_inst|byteena_b[0]~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|byteena_b[0]~0_combout  = ( \pisa|vga|draw_board_inst|always0~5_combout  & ( !\pisa|vga|draw_board_inst|always0~4_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|byteena_b[0]~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|byteena_b[0]~0 .lut_mask = 64'h0000AAAA0000AAAA;
defparam \pisa|vga|draw_board_inst|byteena_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y12_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Equal0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Equal0~0_combout  = ( !\pisa|vga|draw_board_inst|state [0] & ( \pisa|vga|draw_board_inst|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Equal0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Equal0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \pisa|vga|draw_board_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N52
dffeas \pisa|vga|draw_board_inst|red[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[0]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[1]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[1]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y11_N50
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y12_N44
dffeas \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|ram_pixels|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \data_a[9]~input (
	.i(data_a[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[9]~input_o ));
// synopsys translate_off
defparam \data_a[9]~input .bus_hold = "false";
defparam \data_a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \data_b[9]~input (
	.i(data_b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[9]~input_o ));
// synopsys translate_off
defparam \data_b[9]~input .bus_hold = "false";
defparam \data_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[9]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N57
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q 
//  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [0]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a105~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a73~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a41~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \data_a[1]~input (
	.i(data_a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[1]~input_o ));
// synopsys translate_off
defparam \data_a[1]~input .bus_hold = "false";
defparam \data_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \data_b[1]~input (
	.i(data_b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[1]~input_o ));
// synopsys translate_off
defparam \data_b[1]~input .bus_hold = "false";
defparam \data_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[1]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N24
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [0] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [0]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a33~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a97~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a65~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \data_a[17]~input (
	.i(data_a[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[17]~input_o ));
// synopsys translate_off
defparam \data_a[17]~input .bus_hold = "false";
defparam \data_a[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \data_b[17]~input (
	.i(data_b[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[17]~input_o ));
// synopsys translate_off
defparam \data_b[17]~input .bus_hold = "false";
defparam \data_b[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[17]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[17]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[17]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[17]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[17]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[17]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[17]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[17]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 17;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a113~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a49~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a17~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a81~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \data_a[25]~input (
	.i(data_a[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[25]~input_o ));
// synopsys translate_off
defparam \data_a[25]~input .bus_hold = "false";
defparam \data_a[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \data_b[25]~input (
	.i(data_b[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[25]~input_o ));
// synopsys translate_off
defparam \data_b[25]~input .bus_hold = "false";
defparam \data_b[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[25]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[25]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[25]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[25]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[25]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[25]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[25]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[25]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N9
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ))) ) 
// ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 
//  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 )))) 
// ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a121~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a57~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a89~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a25~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N21
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux6~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux6~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout  & ( 
// ((!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout )))) # 
// (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout )))) # 
// (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q )) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w9_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w1_n0_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w17_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w25_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux6~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux6~0 .lut_mask = 64'h028A46CE139B57DF;
defparam \pisa|vga|draw_board_inst|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N31
dffeas \pisa|vga|draw_board_inst|red[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[1]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[2]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[2]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \data_a[2]~input (
	.i(data_a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[2]~input_o ));
// synopsys translate_off
defparam \data_a[2]~input .bus_hold = "false";
defparam \data_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \data_b[2]~input (
	.i(data_b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[2]~input_o ));
// synopsys translate_off
defparam \data_b[2]~input .bus_hold = "false";
defparam \data_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[2]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a98~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a66~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a34~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \data_a[10]~input (
	.i(data_a[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[10]~input_o ));
// synopsys translate_off
defparam \data_a[10]~input .bus_hold = "false";
defparam \data_a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \data_b[10]~input (
	.i(data_b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[10]~input_o ));
// synopsys translate_off
defparam \data_b[10]~input .bus_hold = "false";
defparam \data_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[10]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N33
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a74~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a42~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a106~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \data_a[18]~input (
	.i(data_a[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[18]~input_o ));
// synopsys translate_off
defparam \data_a[18]~input .bus_hold = "false";
defparam \data_a[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \data_b[18]~input (
	.i(data_b[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[18]~input_o ));
// synopsys translate_off
defparam \data_b[18]~input .bus_hold = "false";
defparam \data_b[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[18]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[18]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[18]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[18]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[18]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[18]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[18]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[18]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a82~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a114~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a50~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a18~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0 .lut_mask = 64'h110311CFDD03DDCF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \data_a[26]~input (
	.i(data_a[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[26]~input_o ));
// synopsys translate_off
defparam \data_a[26]~input .bus_hold = "false";
defparam \data_a[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \data_b[26]~input (
	.i(data_b[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[26]~input_o ));
// synopsys translate_off
defparam \data_b[26]~input .bus_hold = "false";
defparam \data_b[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[26]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[26]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[26]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[26]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[26]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[26]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[26]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[26]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 26;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: LABCELL_X45_Y11_N39
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a58~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a26~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a122~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a90~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y11_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux5~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux5~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout  & ( 
// ((!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout )))) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout  & 
// ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout )) # 
// (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout  & ( 
// (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w2_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w10_n0_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w18_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w26_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux5~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux5~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \pisa|vga|draw_board_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y11_N52
dffeas \pisa|vga|draw_board_inst|red[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[2]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[3]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[3]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[3]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[3]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \data_a[11]~input (
	.i(data_a[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[11]~input_o ));
// synopsys translate_off
defparam \data_a[11]~input .bus_hold = "false";
defparam \data_a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \data_b[11]~input (
	.i(data_b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[11]~input_o ));
// synopsys translate_off
defparam \data_b[11]~input .bus_hold = "false";
defparam \data_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[11]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X48_Y12_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a75~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a107~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a43~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0 .lut_mask = 64'h04073437C4C7F4F7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \data_a[19]~input (
	.i(data_a[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[19]~input_o ));
// synopsys translate_off
defparam \data_a[19]~input .bus_hold = "false";
defparam \data_a[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \data_b[19]~input (
	.i(data_b[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[19]~input_o ));
// synopsys translate_off
defparam \data_b[19]~input .bus_hold = "false";
defparam \data_b[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[19]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[19]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[19]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[19]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[19]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[19]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[19]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[19]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 19;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a51~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a19~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a115~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a83~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0 .lut_mask = 64'h048C159D26AE37BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \data_a[3]~input (
	.i(data_a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[3]~input_o ));
// synopsys translate_off
defparam \data_a[3]~input .bus_hold = "false";
defparam \data_a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \data_b[3]~input (
	.i(data_b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[3]~input_o ));
// synopsys translate_off
defparam \data_b[3]~input .bus_hold = "false";
defparam \data_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[3]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a99~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a35~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a67~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h014589CD2367ABEF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \data_a[27]~input (
	.i(data_a[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[27]~input_o ));
// synopsys translate_off
defparam \data_a[27]~input .bus_hold = "false";
defparam \data_a[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \data_b[27]~input (
	.i(data_b[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[27]~input_o ));
// synopsys translate_off
defparam \data_b[27]~input .bus_hold = "false";
defparam \data_b[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[27]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[27]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[27]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[27]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[27]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[27]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[27]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[27]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 27;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N12
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a59~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a123~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a27~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a91~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0 .lut_mask = 64'h0047CC473347FF47;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N30
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux4~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux4~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout  & ( 
// (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout )))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout )))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & 
// ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout )))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout )))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w11_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w19_n0_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w3_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w27_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux4~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux4~0 .lut_mask = 64'h04268CAE15379DBF;
defparam \pisa|vga|draw_board_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N46
dffeas \pisa|vga|draw_board_inst|red[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[3]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[4]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[4]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[4]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[4]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \data_a[4]~input (
	.i(data_a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[4]~input_o ));
// synopsys translate_off
defparam \data_a[4]~input .bus_hold = "false";
defparam \data_a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \data_b[4]~input (
	.i(data_b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[4]~input_o ));
// synopsys translate_off
defparam \data_b[4]~input .bus_hold = "false";
defparam \data_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[4]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N48
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 
//  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a100~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a68~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a36~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \data_a[20]~input (
	.i(data_a[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[20]~input_o ));
// synopsys translate_off
defparam \data_a[20]~input .bus_hold = "false";
defparam \data_a[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \data_b[20]~input (
	.i(data_b[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[20]~input_o ));
// synopsys translate_off
defparam \data_b[20]~input .bus_hold = "false";
defparam \data_b[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[20]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[20]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[20]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[20]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X69_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[20]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[20]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[20]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[20]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 20;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 
// ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a20~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a84~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a52~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a116~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \data_a[28]~input (
	.i(data_a[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[28]~input_o ));
// synopsys translate_off
defparam \data_a[28]~input .bus_hold = "false";
defparam \data_a[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \data_b[28]~input (
	.i(data_b[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[28]~input_o ));
// synopsys translate_off
defparam \data_b[28]~input .bus_hold = "false";
defparam \data_b[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[28]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[28]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[28]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[28]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[28]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[28]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[28]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[28]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ))))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ))))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a92~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a124~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a28~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a60~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \data_a[12]~input (
	.i(data_a[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[12]~input_o ));
// synopsys translate_off
defparam \data_a[12]~input .bus_hold = "false";
defparam \data_a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \data_b[12]~input (
	.i(data_b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[12]~input_o ));
// synopsys translate_off
defparam \data_b[12]~input .bus_hold = "false";
defparam \data_b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[12]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N18
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  
// & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// )) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a44~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a108~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a76~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux3~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux3~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout  & ( 
// ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout )))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout  & 
// ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout ))))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout ))))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w4_n0_mux_dataout~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w20_n0_mux_dataout~0_combout ),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w28_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux3~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux3~0 .lut_mask = 64'h440C443F770C773F;
defparam \pisa|vga|draw_board_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N43
dffeas \pisa|vga|draw_board_inst|red[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[4]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[5]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[5]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[5]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[5]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \data_a[29]~input (
	.i(data_a[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[29]~input_o ));
// synopsys translate_off
defparam \data_a[29]~input .bus_hold = "false";
defparam \data_a[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \data_b[29]~input (
	.i(data_b[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[29]~input_o ));
// synopsys translate_off
defparam \data_b[29]~input .bus_hold = "false";
defparam \data_b[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[29]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[29]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[29]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[29]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[29]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[29]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[29]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[29]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0  & 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a93~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a61~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a125~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a29~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0 .lut_mask = 64'h05220577AF22AF77;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \data_a[5]~input (
	.i(data_a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[5]~input_o ));
// synopsys translate_off
defparam \data_a[5]~input .bus_hold = "false";
defparam \data_a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \data_b[5]~input (
	.i(data_b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[5]~input_o ));
// synopsys translate_off
defparam \data_b[5]~input .bus_hold = "false";
defparam \data_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[5]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a69~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a101~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a37~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h5533000F5533FF0F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \data_a[21]~input (
	.i(data_a[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[21]~input_o ));
// synopsys translate_off
defparam \data_a[21]~input .bus_hold = "false";
defparam \data_a[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \data_b[21]~input (
	.i(data_b[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[21]~input_o ));
// synopsys translate_off
defparam \data_b[21]~input .bus_hold = "false";
defparam \data_b[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[21]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[21]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[21]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[21]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[21]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[21]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[21]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[21]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a117~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a21~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a85~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a53~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \data_a[13]~input (
	.i(data_a[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[13]~input_o ));
// synopsys translate_off
defparam \data_a[13]~input .bus_hold = "false";
defparam \data_a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data_b[13]~input (
	.i(data_b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[13]~input_o ));
// synopsys translate_off
defparam \data_b[13]~input .bus_hold = "false";
defparam \data_b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[13]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N39
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a45~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a109~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a77~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0 .lut_mask = 64'h00AA272755FF2727;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux2~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux2~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout  & ( 
// (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout )))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  & !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout )))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout  & 
// ((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout  
// & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout  & !\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout  & ((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w29_n0_mux_dataout~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w5_n0_mux_dataout~0_combout ),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w21_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w13_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux2~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux2~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \pisa|vga|draw_board_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N52
dffeas \pisa|vga|draw_board_inst|red[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[5]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N39
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[6]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[6]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[6]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \data_a[6]~input (
	.i(data_a[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[6]~input_o ));
// synopsys translate_off
defparam \data_a[6]~input .bus_hold = "false";
defparam \data_a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \data_b[6]~input (
	.i(data_b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[6]~input_o ));
// synopsys translate_off
defparam \data_b[6]~input .bus_hold = "false";
defparam \data_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[6]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[6]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N45
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) 
// # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ))) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 
// )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a70~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a38~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a102~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h024613578ACE9BDF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \data_a[30]~input (
	.i(data_a[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[30]~input_o ));
// synopsys translate_off
defparam \data_a[30]~input .bus_hold = "false";
defparam \data_a[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \data_b[30]~input (
	.i(data_b[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[30]~input_o ));
// synopsys translate_off
defparam \data_b[30]~input .bus_hold = "false";
defparam \data_b[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[30]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[30]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[30]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[30]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[30]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[30]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[30]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[30]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N51
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 )))) 
// ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ))))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ))))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0  & ( 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 )) 
// # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a62~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a126~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a94~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a30~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \data_a[22]~input (
	.i(data_a[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[22]~input_o ));
// synopsys translate_off
defparam \data_a[22]~input .bus_hold = "false";
defparam \data_a[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \data_b[22]~input (
	.i(data_b[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[22]~input_o ));
// synopsys translate_off
defparam \data_b[22]~input .bus_hold = "false";
defparam \data_b[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[22]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[22]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[22]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[22]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[22]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[22]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[22]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[22]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 22;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N0
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a54~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a22~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a86~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a118~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \data_a[14]~input (
	.i(data_a[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[14]~input_o ));
// synopsys translate_off
defparam \data_a[14]~input .bus_hold = "false";
defparam \data_a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \data_b[14]~input (
	.i(data_b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[14]~input_o ));
// synopsys translate_off
defparam \data_b[14]~input .bus_hold = "false";
defparam \data_b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[14]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[14]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[14]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[14]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[14]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N30
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 
// ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
//  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a110~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a46~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a78~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0 .lut_mask = 64'h4403770344CF77CF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux1~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux1~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout  & ( 
// (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout )) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & 
// ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ) # ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout  
// & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout )) # 
// (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datab(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w6_n0_mux_dataout~0_combout ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w30_n0_mux_dataout~0_combout ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w22_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w14_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux1~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux1~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \pisa|vga|draw_board_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N40
dffeas \pisa|vga|draw_board_inst|red[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[6]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N27
cyclonev_lcell_comb \pisa|vga|draw_board_inst|red[7]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|red[7]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|red[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[7]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|red[7]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pisa|vga|draw_board_inst|red[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \data_a[23]~input (
	.i(data_a[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[23]~input_o ));
// synopsys translate_off
defparam \data_a[23]~input .bus_hold = "false";
defparam \data_a[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \data_b[23]~input (
	.i(data_b[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[23]~input_o ));
// synopsys translate_off
defparam \data_b[23]~input .bus_hold = "false";
defparam \data_b[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[23]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[23]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCC89999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "FFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE44444CFFFFFFFFFFFFFFFFFFFFFE226444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[23]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[23]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999B";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BBB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66EECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3736667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCCCCCDDFFFFFFFFFFFFFFFFFFFFFE6EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7E7EFFFFFFFFFFFFFFFFFFFFFF3F7F7E7FFFFFFFFFFFFFFFFFFFFF3F3F7F7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[23]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[23]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFCCCCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF89999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BB33FFFFFFFFFFFFFFFFFFFFFFF8D9B9FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[23]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[23]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [2]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 23;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "FFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E677FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "FFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE333CCCFFFFFFFFFFFFFFFFFFFFFF131C667FFFFFFFFFFFFFFFFFFFFF190E767FFFFFFFFFFFFFFFFFFFFF8D8E363FFFFFFFFFFFFFFFFFFFFF87861E3FFFFFFFFFFFFFFFFFFFFFC7825F1FFFFFFFFFFFFFFFFFFFFFC3900F1FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFE088302FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF2061817FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFF9079E1BFFFFFFFFFFFFFFFFFFFFFC87DF09FFFFFFFFFFFFFFFFFFFFFCC7FF8DFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "67FFCCFFFFFFFFFFFFFFFFFFFFFE5FBF3EFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF333766";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N36
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0  & \pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a87~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a55~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a23~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a119~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \data_a[7]~input (
	.i(data_a[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[7]~input_o ));
// synopsys translate_off
defparam \data_a[7]~input .bus_hold = "false";
defparam \data_a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \data_b[7]~input (
	.i(data_b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[7]~input_o ));
// synopsys translate_off
defparam \data_b[7]~input .bus_hold = "false";
defparam \data_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFF0018007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF33323FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFF99999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF99333FFFFFFFFFFFFFFFFFFFFFFF8";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "9999FFFFFFFFFFFFFFFFFFFFFFFCC999FFFFFFFFFFFFFFFFFFFFFFFC4CCCFFFFFFFFFFFFFFFFFFFFFFFE64CCFFFFFFFFFFFFFFFFFFFFFFFE26667FFFFFFFFFFFFFFFFFFFFFFF32667FFFFFFFFFFFFFFFFFFFFFFF13333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFF8F9F9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFC7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE66ECCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF9993333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFC889899FFFFFFFFFFFFFFFFFFFFFC4CC8C9FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCC9999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE444444FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE6666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "336667FFFFFFFFFFFFFFFFFFFFF3333333FFFFFFFFFFFFFFFFFFFFF999B333FFFFFFFFFFFFFFFFFFFFF9999999FFFFFFFFFFFFFFFFFFFFFCCCD999FFFFFFFFFFFFFFFFFFFFFCCCCCCCFFFFFFFFFFFFFFFFFFFFFE6444CCFFFFFFFFFFFFFFFFFFFFFE266666FFFFFFFFFFFFFFFFFFFFFF0222207FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3336667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF99BB333FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCDD999FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE6E6CCCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3626667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCDDDDD9FFFFFFFFFFFFFFFFFFFFFCFCCCFDFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFE7E7FFEFFFFFFFFFFFFFFFFFFFFFF3E7EFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[7]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000001FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF800000000000000FFFFFFFFFFFFFC000E6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "FFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E777FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFFFFFFF9CCF3BBFFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFCE679DDFFFFFFFFFFFFFFFFFFFFFE6739CCFFFFFFFFFFFFFFFFFFFFFE733CEEFFFFFFFFFFFFFFFFFFFFFF339CE67FFFFFFFFFFFFFFFFFFFFF399E667FFFFFFFFFFFFFFFFFFFFF99CE733FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "FFFFF9CCF333FFFFFFFFFFFFFFFFFFFFFCCE7399FFFFFFFFFFFFFFFFFFFFFC667999FFFFFFFFFFFFFFFFFFFFFE6638CCFFFFFFFFFFFFFFFFFFFFFE323CCCFFFFFFFFFFFFFFFFFFFFFF131C6C7FFFFFFFFFFFFFFFFFFFFF1B0C367FFFFFFFFFFFFFFFFFFFFF8F0E3E3FFFFFFFFFFFFFFFFFFFFF87A61E3FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFC190261FFFFFFFFFFFFFFFFFFFFFE098220FFFFFFFFFFFFFFFFFFFFFE008302FFFFFFFFFFFFFFFFFFFFFF00C3827FFFFFFFFFFFFFFFFFFFFF20E1C17FFFFFFFFFFFFFFFFFFFFF90F1C13FFFFFFFFFFFFFFFFFFFFF9879E1BFFFFFFFFFFFFFFFFFFFFFCC7FF19FFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "EFFFDDFFFFFFFFFFFFFFFFFFFFFE5FFE7CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC800001FFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666FFFFFFFFFFFFFFFFFFFFFF3337667FFFFFFFFFFFFFFFFFFFFF3333337FFFFFFFFFFFFFFFFFFFFF999BB33FFFFFFFFFFFFFFFFFFFFF999999BFFFFFFFFFFFFFFFFFFFFFCCCDD99FFFFFFFFFFFFFFFFFFFFFCCCCCCDFFFFFFFFFFFFFFFFFFFFFE666ECCFFFFFFFFFFFFFFFFFFFFFE666666";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N54
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  & 
// ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ))))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a71~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a39~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a103~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h470047CC473347FF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \data_a[31]~input (
	.i(data_a[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[31]~input_o ));
// synopsys translate_off
defparam \data_a[31]~input .bus_hold = "false";
defparam \data_a[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \data_b[31]~input (
	.i(data_b[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[31]~input_o ));
// synopsys translate_off
defparam \data_b[31]~input .bus_hold = "false";
defparam \data_b[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[31]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[31]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3332227FFFFFFFFFFFFFFFFFFFFF8110003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3337367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF9111113FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE7E6EFCFFFFFFFFFFFFFFFFFFFFFF3E7F7E7FFFFFFFFFFFFFFFFFFFFF3F7FFE7FFFFFFFFFFFFFFFFFFFFF9F3F7F3FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[31]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[31]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE644444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "FFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "FFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666444FFFFFFFFFFFFFFFFFFFFFF2222267FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "FFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[31]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[31]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "FFFFFFFFFFFFE000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000000000000007FFFFFFFFFFFFC0006333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "FFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE673CCCFFFFFFFFFFFFFFFFFFFFFF331CE47FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF998E363FFFFFFFFFFFFFFFFFFFFF8D8E3E3FFFFFFFFFFFFFFFFFFFFFC7861F1FFFFFFFFFFFFFFFFFFFFFC3930F1FFFFFFFFFFFFFFFFFFFFFE3C0270FFFFFFFFFFFFFFFFFFFFFE1C8270FFFFFFFFFFFFFFFFFFFFFF00C1007FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061813FFFFFFFFFFFFFFFFFFFFF9071C13FFFFFFFFFFFFFFFFFFFFFD878E09FFFFFFFFFFFFFFFFFFFFFCC7CF09FFFFFFFFFFFFFFFFFFFFFEE7FF8CFFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "77FFCCFFFFFFFFFFFFFFFFFFFFFF4FFF3E7FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF333336";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[31]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[31]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [3]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE664CFFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "CC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF22667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF999B3FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N15
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1]))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( 
// (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 
// )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0  & (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a63~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a95~PORTBDATAOUT0 ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a127~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a31~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \data_a[15]~input (
	.i(data_a[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_a[15]~input_o ));
// synopsys translate_off
defparam \data_a[15]~input .bus_hold = "false";
defparam \data_a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \data_b[15]~input (
	.i(data_b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_b[15]~input_o ));
// synopsys translate_off
defparam \data_b[15]~input .bus_hold = "false";
defparam \data_b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8369w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE66664CFFFFFFFFFFFFFFFFFFFFFF2226667FFFFFFFFFFFFFFFFFFFFF0002027FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE666E6CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3732267FFFFFFFFFFFFFFFFFFFFF9313113FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE4CCCCCFFFFFFFFFFFFFFFFFFFFFE666664FFFFFFFFFFFFFFFFFFFFFF2666667FFFFFFFFFFFFFFFFFFFFF3333327FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCDCDCD9FFFFFFFFFFFFFFFFFFFFFE6CECFCFFFFFFFFFFFFFFFFFFFFFE7EEEFCFFFFFFFFFFFFFFFFFFFFFF3E7FFE7FFFFFFFFFFFFFFFFFFFFF3F3FFE7FFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8379w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "7FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9333333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFC999999FFFFFFFFFFFFFFFFFFFFFCCCC899FFFFFFFFFFFFFFFFFFFFFE444C4CFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "FFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "FFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE44CCCCFFFFFFFFFFFFFFFFFFFFFE044444FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FFFFE000000FFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8389w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFC000000000000003FFFFFFFFFFFFE000000000000001FFFFFFFFFFFFE000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF000000000000000FFFFFFFFFFFFF8000000000000007FFFFFFFFFFFFC000E773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "FFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFFFFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCEE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE773CCCFFFFFFFFFFFFFFFFFFFFFF333CE67FFFFFFFFFFFFFFFFFFFFF3B9E667FFFFFFFFFFFFFFFFFFFFF999E733FFFFFFFFFFFFFFFFFFFFF9DCF333FFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "FFFFFCCCF399FFFFFFFFFFFFFFFFFFFFFCCE7999FFFFFFFFFFFFFFFFFFFFFE6679CCFFFFFFFFFFFFFFFFFFFFFE2638CCFFFFFFFFFFFFFFFFFFFFFF331C6C7FFFFFFFFFFFFFFFFFFFFF1B1C667FFFFFFFFFFFFFFFFFFFFF890E363FFFFFFFFFFFFFFFFFFFFF8DA61E3FFFFFFFFFFFFFFFFFFFFFC7825E1FFFFFFFFFFFFFFFFFFFFFC3904E1FFFFFFFFFFFFFFFFFFFFFE190260FFFFFFFFFFFFFFFFFFFFFE088200FFFFFFFFFFFFFFFFFFFFFF40C3027FFFFFFFFFFFFFFFFFFFFF00C1807FFFFFFFFFFFFFFFFFFFFFA061C13FFFFFFFFFFFFFFFFFFFFF9071E13FFFFFFFFFFFFFFFFFFFFFD879F19FFFFFFFFFFFFFFFFFFFFFCC7FF99FFFFFFFFFFFFFFFFFFFFFE";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "E7FFDCFFFFFFFFFFFFFFFFFFFFFE5FBE3CFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF3666667FFFFFFFFFFFFFFFFFFFFF3333367FFFFFFFFFFFFFFFFFFFFF9B33333FFFFFFFFFFFFFFFFFFFFF99999B3FFFFFFFFFFFFFFFFFFFFFCD99999FFFFFFFFFFFFFFFFFFFFFCCCCCD9FFFFFFFFFFFFFFFFFFFFFE6CCCCCFFFFFFFFFFFFFFFFFFFFFE66666CFFFFFFFFFFFFFFFFFFFFFF366666";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\wren_a~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\pisa|ram_pixels|altsyncram_component|auto_generated|decode3|w_anode8352w [3]),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~input_o }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\~GND~combout }),
	.portbdatain({\data_b[15]~input_o }),
	.portbaddr({\pisa|vga|draw_board_inst|address_b [12],\pisa|vga|draw_board_inst|address_b [11],\pisa|vga|draw_board_inst|address_b [10],\pisa|vga|draw_board_inst|address_b [9],\pisa|vga|draw_board_inst|address_b [8],\pisa|vga|draw_board_inst|address_b [7],\pisa|vga|draw_board_inst|address_b [6],
\pisa|vga|draw_board_inst|address_b [5],\pisa|vga|draw_board_inst|address_b [4],\pisa|vga|draw_board_inst|address_b [3],\pisa|vga|draw_board_inst|address_b [2],\pisa|vga|draw_board_inst|address_b [1],\pisa|vga|draw_board_inst|address_b [0]}),
	.portbbyteenamasks({\pisa|vga|draw_board_inst|byteena_b [1]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../Memory/pixels.mif";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "PISA:pisa|RAM_pixels:ram_pixels|altsyncram:altsyncram_component|altsyncram_ceu2:auto_generated|ALTSYNCRAM";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_byte_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_byte_enable_mask_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_byte_size = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 125200;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFF801C003FFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99B33FFFFFFFFFFFFFFFFFFFFFFFCD999FFFFFFFFFFFFFFFFFFFFFFFCCC99FFFFFFFFFFFFFFFFFFFFFFFE6CCCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF36667FFFFFFFFFFFFFFFFFFFFFFF33227FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF99913FFFFFFFFFFFFFFFFFFFFFFFC";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "C999FFFFFFFFFFFFFFFFFFFFFFFCCC89FFFFFFFFFFFFFFFFFFFFFFFE44CCFFFFFFFFFFFFFFFFFFFFFFFE6644FFFFFFFFFFFFFFFFFFFFFFFF26667FFFFFFFFFFFFFFFFFFFFFFF33327FFFFFFFFFFFFFFFFFFFFFFF9B333FFFFFFFFFFFFFFFFFFFFFFF9BBB3FFFFFFFFFFFFFFFFFFFFFFFCFDF9FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFE7FFCFFFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFF9FFF3FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFE0000FF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N6
cyclonev_lcell_comb \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0 (
// Equation(s):
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q 
// )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b 
// [1] & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) ) # ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ) # (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 )))) ) ) ) # ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0  & ( !\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  & ( (!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) # (\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1] 
// & (((\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0  & !\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a47~PORTBDATAOUT0 ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a79~PORTBDATAOUT0 ),
	.datad(!\pisa|ram_pixels|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a111~PORTBDATAOUT0 ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0 .lut_mask = 64'h05220577AF22AF77;
defparam \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|Mux0~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|Mux0~0_combout  = ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout  & ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout  & ( 
// ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout  & ( 
// \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout )))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) ) # ( \pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout )))) # 
// (\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & (((\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q )))) ) ) ) # ( !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout  & ( 
// !\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout  & ( (!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q  & ((!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & 
// ((\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ))) # (\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q  & (\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w23_n0_mux_dataout~0_combout ),
	.datab(!\pisa|vga|vga_controller_inst|x[0]~_Duplicate_1_q ),
	.datac(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w7_n0_mux_dataout~0_combout ),
	.datad(!\pisa|vga|vga_controller_inst|x[1]~_Duplicate_1_q ),
	.datae(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w31_n0_mux_dataout~0_combout ),
	.dataf(!\pisa|ram_pixels|altsyncram_component|auto_generated|mux5|l4_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|Mux0~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|Mux0~0 .lut_mask = 64'h0C440C773F443F77;
defparam \pisa|vga|draw_board_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N28
dffeas \pisa|vga|draw_board_inst|red[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|red[7]~feeder_combout ),
	.asdata(\pisa|vga|draw_board_inst|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pisa|vga|draw_board_inst|byteena_b[0]~0_combout ),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|red [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|red[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|red[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N48
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~0 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~0_combout  = ( \pisa|vga|draw_board_inst|always0~5_combout  & ( (!\pisa|vga|draw_board_inst|always0~4_combout  & \pisa|vga|draw_board_inst|Mux7~0_combout ) ) ) # ( !\pisa|vga|draw_board_inst|always0~5_combout  )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|Mux7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~0 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~0 .lut_mask = 64'hFFFFFFFF22222222;
defparam \pisa|vga|draw_board_inst|green~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y12_N33
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green[0]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|green[0]~feeder_combout  = \pisa|vga|draw_board_inst|green~0_combout 

	.dataa(!\pisa|vga|draw_board_inst|green~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[0]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \pisa|vga|draw_board_inst|green[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y12_N35
dffeas \pisa|vga|draw_board_inst|green[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|green[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N15
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~1 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~1_combout  = ( \pisa|vga|draw_board_inst|always0~5_combout  & ( \pisa|vga|draw_board_inst|Mux6~0_combout  & ( !\pisa|vga|draw_board_inst|always0~4_combout  ) ) ) # ( !\pisa|vga|draw_board_inst|always0~5_combout  & ( 
// \pisa|vga|draw_board_inst|Mux6~0_combout  ) ) # ( !\pisa|vga|draw_board_inst|always0~5_combout  & ( !\pisa|vga|draw_board_inst|Mux6~0_combout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.dataf(!\pisa|vga|draw_board_inst|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~1 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~1 .lut_mask = 64'hFFFF0000FFFFCCCC;
defparam \pisa|vga|draw_board_inst|green~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N25
dffeas \pisa|vga|draw_board_inst|green[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~2 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~2_combout  = ( \pisa|vga|draw_board_inst|Mux5~0_combout  & ( (!\pisa|vga|draw_board_inst|always0~4_combout ) # (!\pisa|vga|draw_board_inst|always0~5_combout ) ) ) # ( !\pisa|vga|draw_board_inst|Mux5~0_combout  & ( 
// !\pisa|vga|draw_board_inst|always0~5_combout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~2 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~2 .lut_mask = 64'hF0F0F0F0FCFCFCFC;
defparam \pisa|vga|draw_board_inst|green~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N22
dffeas \pisa|vga|draw_board_inst|green[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N42
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~3 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~3_combout  = ( \pisa|vga|draw_board_inst|Mux4~0_combout  & ( (!\pisa|vga|draw_board_inst|always0~4_combout ) # (!\pisa|vga|draw_board_inst|always0~5_combout ) ) ) # ( !\pisa|vga|draw_board_inst|Mux4~0_combout  & ( 
// !\pisa|vga|draw_board_inst|always0~5_combout  ) )

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datac(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~3 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~3 .lut_mask = 64'hF0F0F0F0FCFCFCFC;
defparam \pisa|vga|draw_board_inst|green~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N13
dffeas \pisa|vga|draw_board_inst|green[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N45
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~4 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~4_combout  = ( \pisa|vga|draw_board_inst|Mux3~0_combout  & ( (!\pisa|vga|draw_board_inst|always0~4_combout ) # (!\pisa|vga|draw_board_inst|always0~5_combout ) ) ) # ( !\pisa|vga|draw_board_inst|Mux3~0_combout  & ( 
// !\pisa|vga|draw_board_inst|always0~5_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~4 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~4 .lut_mask = 64'hCCCCCCCCEEEEEEEE;
defparam \pisa|vga|draw_board_inst|green~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N22
dffeas \pisa|vga|draw_board_inst|green[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~5 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~5_combout  = ( \pisa|vga|draw_board_inst|Mux2~0_combout  & ( (!\pisa|vga|draw_board_inst|always0~4_combout ) # (!\pisa|vga|draw_board_inst|always0~5_combout ) ) ) # ( !\pisa|vga|draw_board_inst|Mux2~0_combout  & ( 
// !\pisa|vga|draw_board_inst|always0~5_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~5 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~5 .lut_mask = 64'hCCCCCCCCEEEEEEEE;
defparam \pisa|vga|draw_board_inst|green~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green[5]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|green[5]~feeder_combout  = \pisa|vga|draw_board_inst|green~5_combout 

	.dataa(!\pisa|vga|draw_board_inst|green~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[5]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \pisa|vga|draw_board_inst|green[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N19
dffeas \pisa|vga|draw_board_inst|green[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|green[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N54
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~6 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~6_combout  = ( \pisa|vga|draw_board_inst|Mux1~0_combout  & ( (!\pisa|vga|draw_board_inst|always0~4_combout ) # (!\pisa|vga|draw_board_inst|always0~5_combout ) ) ) # ( !\pisa|vga|draw_board_inst|Mux1~0_combout  & ( 
// !\pisa|vga|draw_board_inst|always0~5_combout  ) )

	.dataa(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datab(gnd),
	.datac(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pisa|vga|draw_board_inst|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~6 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~6 .lut_mask = 64'hF0F0F0F0FAFAFAFA;
defparam \pisa|vga|draw_board_inst|green~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N43
dffeas \pisa|vga|draw_board_inst|green[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y11_N24
cyclonev_lcell_comb \pisa|vga|draw_board_inst|green~7 (
// Equation(s):
// \pisa|vga|draw_board_inst|green~7_combout  = (!\pisa|vga|draw_board_inst|always0~5_combout ) # ((\pisa|vga|draw_board_inst|Mux0~0_combout  & !\pisa|vga|draw_board_inst|always0~4_combout ))

	.dataa(!\pisa|vga|draw_board_inst|Mux0~0_combout ),
	.datab(!\pisa|vga|draw_board_inst|always0~5_combout ),
	.datac(gnd),
	.datad(!\pisa|vga|draw_board_inst|always0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|green~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green~7 .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|green~7 .lut_mask = 64'hDDCCDDCCDDCCDDCC;
defparam \pisa|vga|draw_board_inst|green~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y11_N40
dffeas \pisa|vga|draw_board_inst|green[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|green [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|green[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|green[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y12_N34
dffeas \pisa|vga|draw_board_inst|blue[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|green[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[0] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y12_N51
cyclonev_lcell_comb \pisa|vga|draw_board_inst|blue[1]~feeder (
// Equation(s):
// \pisa|vga|draw_board_inst|blue[1]~feeder_combout  = \pisa|vga|draw_board_inst|green~1_combout 

	.dataa(gnd),
	.datab(!\pisa|vga|draw_board_inst|green~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pisa|vga|draw_board_inst|blue[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[1]~feeder .extended_lut = "off";
defparam \pisa|vga|draw_board_inst|blue[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \pisa|vga|draw_board_inst|blue[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y12_N52
dffeas \pisa|vga|draw_board_inst|blue[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pisa|vga|draw_board_inst|blue[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[1] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N16
dffeas \pisa|vga|draw_board_inst|blue[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[2] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N34
dffeas \pisa|vga|draw_board_inst|blue[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[3] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y11_N40
dffeas \pisa|vga|draw_board_inst|blue[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[4] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y11_N4
dffeas \pisa|vga|draw_board_inst|blue[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[5] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y11_N35
dffeas \pisa|vga|draw_board_inst|blue[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[6] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y11_N58
dffeas \pisa|vga|draw_board_inst|blue[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\pisa|vga|draw_board_inst|green~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\pisa|vga|draw_board_inst|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pisa|vga|draw_board_inst|blue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pisa|vga|draw_board_inst|blue[7] .is_wysiwyg = "true";
defparam \pisa|vga|draw_board_inst|blue[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N58
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \switch~input (
	.i(switch),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switch~input_o ));
// synopsys translate_off
defparam \switch~input .bus_hold = "false";
defparam \switch~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
