// Seed: 3133637813
module module_0 (
    output tri0 id_0
    , id_2
);
  wire id_3;
  assign id_0 = id_3;
  logic id_4;
  assign id_2 = -1;
  wire id_5;
  always @(id_2 or -1) begin : LABEL_0
    if ({1'b0{{1, -1, 1}}}) id_4 <= id_2;
    else begin : LABEL_1
      if (1) disable id_6;
      $signed(34);
      ;
    end
  end
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    input tri id_9
);
  wire id_11;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
endmodule
