[
  {
    "front": "What artefact lets UVM and formal use the same checker?",
    "back": "SystemVerilog Assertionsâ€”`assert` in simulation, `prove` in formal, `cover` for reachability." 
  },
  {
    "front": "Why align UVM constraints with formal assumptions?",
    "back": "It keeps both engines exploring the same legal stimulus space, avoiding counterexamples that simulation could never generate." 
  },
  {
    "front": "How can formal counterexamples help UVM regressions?",
    "back": "Export the trace as a test seed or stimulus sequence to replay in simulation and verify the fix." 
  }
]
