Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Sun Jan 30 20:27:00 2022
| Host         : SUGARPIE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.829        0.000                      0                  689        0.085        0.000                      0                  689        1.102        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
sys_clk                      {0.000 10.000}       20.000          50.000          
  clk_out1_adda_pll          {0.000 15.625}       31.250          32.000          
  clk_out1_video_pll         {0.000 6.737}        13.474          74.219          
    rgb2dvi_m0/U0/SerialClk  {0.000 1.347}        2.695           371.094         
  clk_out2_adda_pll          {0.000 4.000}        8.000           125.000         
  clk_out2_video_pll         {0.000 1.347}        2.695           371.094         
  clkfbout_adda_pll          {0.000 10.000}       20.000          50.000          
  clkfbout_video_pll         {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                           16.375        0.000                      0                   67        0.167        0.000                      0                   67        7.000        0.000                       0                    39  
  clk_out1_adda_pll               26.678        0.000                      0                  108        0.085        0.000                      0                  108       15.125        0.000                       0                    57  
  clk_out1_video_pll               7.979        0.000                      0                  487        0.113        0.000                      0                  487        5.883        0.000                       0                   300  
    rgb2dvi_m0/U0/SerialClk                                                                                                                                                    1.224        0.000                       0                     8  
  clk_out2_adda_pll                6.060        0.000                      0                   27        0.238        0.000                      0                   27        3.500        0.000                       0                    13  
  clk_out2_video_pll                                                                                                                                                           1.102        0.000                       0                     2  
  clkfbout_adda_pll                                                                                                                                                           18.408        0.000                       0                     3  
  clkfbout_video_pll                                                                                                                                                          20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk            clk_out2_adda_pll        1.829        0.000                      0                    9        0.215        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.589ns (17.493%)  route 2.778ns (82.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 24.554 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.812     8.317    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.412    24.554    pl_key2_m0/CLK
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[14]/C
                         clock pessimism              0.342    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X109Y59        FDCE (Setup_fdce_C_CE)      -0.168    24.692    pl_key2_m0/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.589ns (17.493%)  route 2.778ns (82.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 24.554 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.812     8.317    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.412    24.554    pl_key2_m0/CLK
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[20]/C
                         clock pessimism              0.342    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X109Y59        FDCE (Setup_fdce_C_CE)      -0.168    24.692    pl_key2_m0/q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.589ns (17.493%)  route 2.778ns (82.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 24.554 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.812     8.317    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.412    24.554    pl_key2_m0/CLK
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[28]/C
                         clock pessimism              0.342    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X109Y59        FDCE (Setup_fdce_C_CE)      -0.168    24.692    pl_key2_m0/q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.589ns (17.493%)  route 2.778ns (82.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 24.554 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.812     8.317    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.412    24.554    pl_key2_m0/CLK
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[30]/C
                         clock pessimism              0.342    24.895    
                         clock uncertainty           -0.035    24.860    
    SLICE_X109Y59        FDCE (Setup_fdce_C_CE)      -0.168    24.692    pl_key2_m0/q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         24.692    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.589ns (17.629%)  route 2.752ns (82.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.786     8.292    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.413    24.555    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[0]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.168    24.693    pl_key2_m0/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 16.401    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.589ns (17.629%)  route 2.752ns (82.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.786     8.292    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.413    24.555    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[1]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.168    24.693    pl_key2_m0/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 16.401    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.589ns (17.629%)  route 2.752ns (82.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.786     8.292    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.413    24.555    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[2]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.168    24.693    pl_key2_m0/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 16.401    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.589ns (17.629%)  route 2.752ns (82.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.786     8.292    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.413    24.555    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[3]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.168    24.693    pl_key2_m0/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 16.401    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.589ns (17.629%)  route 2.752ns (82.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.786     8.292    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.413    24.555    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[4]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.168    24.693    pl_key2_m0/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 16.401    

Slack (MET) :             16.401ns  (required time - arrival time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.589ns (17.629%)  route 2.752ns (82.371%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 24.555 - 20.000 ) 
    Source Clock Delay      (SCD):    4.950ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.563     4.950    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.379     5.329 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.032     6.361    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT6 (Prop_lut6_I3_O)        0.105     6.466 r  pl_key2_m0/q_reg[31]_i_7/O
                         net (fo=1, routed)           0.935     7.401    pl_key2_m0/q_reg[31]_i_7_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I4_O)        0.105     7.506 r  pl_key2_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.786     8.292    pl_key2_m0/q_reg[31]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    21.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.413    24.555    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[7]/C
                         clock pessimism              0.342    24.896    
                         clock uncertainty           -0.035    24.861    
    SLICE_X109Y53        FDCE (Setup_fdce_C_CE)      -0.168    24.693    pl_key2_m0/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                          -8.292    
  -------------------------------------------------------------------
                         slack                                 16.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pl_key2_m0/button_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            freq_select_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    pl_key2_m0/CLK
    SLICE_X106Y58        FDPE                                         r  pl_key2_m0/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y58        FDPE (Prop_fdpe_C_Q)         0.141     1.741 r  pl_key2_m0/button_out_reg/Q
                         net (fo=2, routed)           0.085     1.826    pl_key2_m0/button_plkey2
    SLICE_X107Y58        LUT2 (Prop_lut2_I0_O)        0.045     1.871 r  pl_key2_m0/freq_select_i_1/O
                         net (fo=1, routed)           0.000     1.871    pl_key2_m0_n_0
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904     2.118    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
                         clock pessimism             -0.505     1.613    
    SLICE_X107Y58        FDRE (Hold_fdre_C_D)         0.091     1.704    freq_select_reg
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.187ns (44.774%)  route 0.231ns (55.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.602    pl_key2_m0/CLK
    SLICE_X110Y54        FDCE                                         r  pl_key2_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  pl_key2_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.231     1.973    pl_key2_m0/DFF2
    SLICE_X109Y54        LUT3 (Prop_lut3_I2_O)        0.046     2.019 r  pl_key2_m0/q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.019    pl_key2_m0/q_reg[6]_i_1_n_0
    SLICE_X109Y54        FDCE                                         r  pl_key2_m0/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.905     2.119    pl_key2_m0/CLK
    SLICE_X109Y54        FDCE                                         r  pl_key2_m0/q_reg_reg[6]/C
                         clock pessimism             -0.482     1.637    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.107     1.744    pl_key2_m0/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.641%)  route 0.231ns (55.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.602    pl_key2_m0/CLK
    SLICE_X110Y54        FDCE                                         r  pl_key2_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  pl_key2_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.231     1.973    pl_key2_m0/DFF2
    SLICE_X109Y54        LUT3 (Prop_lut3_I2_O)        0.045     2.018 r  pl_key2_m0/q_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.018    pl_key2_m0/q_reg[5]_i_1_n_0
    SLICE_X109Y54        FDCE                                         r  pl_key2_m0/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.905     2.119    pl_key2_m0/CLK
    SLICE_X109Y54        FDCE                                         r  pl_key2_m0/q_reg_reg[5]/C
                         clock pessimism             -0.482     1.637    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.091     1.728    pl_key2_m0/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.854%)  route 0.236ns (56.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.602    pl_key2_m0/CLK
    SLICE_X110Y54        FDCE                                         r  pl_key2_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  pl_key2_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.236     1.978    pl_key2_m0/DFF2
    SLICE_X110Y55        LUT3 (Prop_lut3_I2_O)        0.043     2.021 r  pl_key2_m0/q_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.021    pl_key2_m0/q_reg[8]_i_1_n_0
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.122    pl_key2_m0/CLK
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[8]/C
                         clock pessimism             -0.504     1.618    
    SLICE_X110Y55        FDCE (Hold_fdce_C_D)         0.107     1.725    pl_key2_m0/q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.183ns (43.182%)  route 0.241ns (56.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.602    pl_key2_m0/CLK
    SLICE_X110Y54        FDCE                                         r  pl_key2_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  pl_key2_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.241     1.984    pl_key2_m0/DFF2
    SLICE_X110Y55        LUT3 (Prop_lut3_I2_O)        0.042     2.026 r  pl_key2_m0/q_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     2.026    pl_key2_m0/q_reg[25]_i_1_n_0
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.122    pl_key2_m0/CLK
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[25]/C
                         clock pessimism             -0.504     1.618    
    SLICE_X110Y55        FDCE (Hold_fdce_C_D)         0.107     1.725    pl_key2_m0/q_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 pl_key2_m0/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.452%)  route 0.214ns (53.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.635     1.601    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.141     1.742 f  pl_key2_m0/q_reg_reg[0]/Q
                         net (fo=4, routed)           0.214     1.956    pl_key2_m0/q_reg[0]
    SLICE_X109Y53        LUT3 (Prop_lut3_I2_O)        0.045     2.001 r  pl_key2_m0/q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.001    pl_key2_m0/q_reg[0]_i_1_n_0
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.905     2.119    pl_key2_m0/CLK
    SLICE_X109Y53        FDCE                                         r  pl_key2_m0/q_reg_reg[0]/C
                         clock pessimism             -0.518     1.601    
    SLICE_X109Y53        FDCE (Hold_fdce_C_D)         0.091     1.692    pl_key2_m0/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.120%)  route 0.236ns (55.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.602    pl_key2_m0/CLK
    SLICE_X110Y54        FDCE                                         r  pl_key2_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  pl_key2_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.236     1.978    pl_key2_m0/DFF2
    SLICE_X110Y55        LUT3 (Prop_lut3_I2_O)        0.045     2.023 r  pl_key2_m0/q_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.023    pl_key2_m0/q_reg[11]_i_1_n_0
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.122    pl_key2_m0/CLK
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[11]/C
                         clock pessimism             -0.504     1.618    
    SLICE_X110Y55        FDCE (Hold_fdce_C_D)         0.092     1.710    pl_key2_m0/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.582%)  route 0.241ns (56.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.636     1.602    pl_key2_m0/CLK
    SLICE_X110Y54        FDCE                                         r  pl_key2_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.743 r  pl_key2_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.241     1.984    pl_key2_m0/DFF2
    SLICE_X110Y55        LUT3 (Prop_lut3_I2_O)        0.045     2.029 r  pl_key2_m0/q_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.029    pl_key2_m0/q_reg[10]_i_1_n_0
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.908     2.122    pl_key2_m0/CLK
    SLICE_X110Y55        FDCE                                         r  pl_key2_m0/q_reg_reg[10]/C
                         clock pessimism             -0.504     1.618    
    SLICE_X110Y55        FDCE (Hold_fdce_C_D)         0.091     1.709    pl_key2_m0/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.189ns (37.657%)  route 0.313ns (62.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.627     1.593    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.141     1.734 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.313     2.047    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT3 (Prop_lut3_I1_O)        0.048     2.095 r  pl_key2_m0/q_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.095    pl_key2_m0/q_reg[30]_i_1_n_0
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904     2.118    pl_key2_m0/CLK
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[30]/C
                         clock pessimism             -0.482     1.636    
    SLICE_X109Y59        FDCE (Hold_fdce_C_D)         0.107     1.743    pl_key2_m0/q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 pl_key2_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl_key2_m0/q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.186ns (37.282%)  route 0.313ns (62.718%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.627     1.593    pl_key2_m0/CLK
    SLICE_X111Y70        FDCE                                         r  pl_key2_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDCE (Prop_fdce_C_Q)         0.141     1.734 r  pl_key2_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.313     2.047    pl_key2_m0/DFF1
    SLICE_X109Y59        LUT3 (Prop_lut3_I1_O)        0.045     2.092 r  pl_key2_m0/q_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.092    pl_key2_m0/q_reg[14]_i_1_n_0
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.904     2.118    pl_key2_m0/CLK
    SLICE_X109Y59        FDCE                                         r  pl_key2_m0/q_reg_reg[14]/C
                         clock pessimism             -0.482     1.636    
    SLICE_X109Y59        FDCE (Hold_fdce_C_D)         0.091     1.727    pl_key2_m0/q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.365    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16   sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X107Y58    freq_select_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X111Y70    pl_key2_m0/DFF1_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y54    pl_key2_m0/DFF2_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X106Y58    pl_key2_m0/button_out_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X109Y53    pl_key2_m0/q_reg_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y55    pl_key2_m0/q_reg_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X110Y55    pl_key2_m0/q_reg_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X107Y58    freq_select_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y70    pl_key2_m0/DFF1_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X106Y58    pl_key2_m0/button_out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y59    pl_key2_m0/q_reg_reg[14]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y58    pl_key2_m0/q_reg_reg[16]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y58    pl_key2_m0/q_reg_reg[17]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X107Y58    freq_select_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X111Y70    pl_key2_m0/DFF1_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X110Y54    pl_key2_m0/DFF2_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X106Y58    pl_key2_m0/button_out_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y53    pl_key2_m0/q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X109Y53    pl_key2_m0/q_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_adda_pll
  To Clock:  clk_out1_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack       26.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.678ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.853ns (19.042%)  route 3.627ns (80.959%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.375     9.270    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.105     9.375 r  an108_adc_m0/wait_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.375    an108_adc_m0/wait_cnt__0[13]
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[13]/C
                         clock pessimism              0.342    36.082    
                         clock uncertainty           -0.101    35.981    
    SLICE_X104Y63        FDCE (Setup_fdce_C_D)        0.072    36.053    an108_adc_m0/wait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         36.053    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                 26.678    

Slack (MET) :             26.698ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.853ns (19.118%)  route 3.609ns (80.882%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.357     9.252    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.105     9.357 r  an108_adc_m0/wait_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.357    an108_adc_m0/wait_cnt__0[16]
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[16]/C
                         clock pessimism              0.342    36.082    
                         clock uncertainty           -0.101    35.981    
    SLICE_X104Y63        FDCE (Setup_fdce_C_D)        0.074    36.055    an108_adc_m0/wait_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         36.055    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 26.698    

Slack (MET) :             26.699ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.866ns (19.276%)  route 3.627ns (80.724%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.375     9.270    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.118     9.388 r  an108_adc_m0/wait_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.388    an108_adc_m0/wait_cnt__0[24]
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[24]/C
                         clock pessimism              0.342    36.082    
                         clock uncertainty           -0.101    35.981    
    SLICE_X104Y63        FDCE (Setup_fdce_C_D)        0.106    36.087    an108_adc_m0/wait_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 26.699    

Slack (MET) :             26.716ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 0.867ns (19.371%)  route 3.609ns (80.629%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.357     9.252    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.119     9.371 r  an108_adc_m0/wait_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.371    an108_adc_m0/wait_cnt__0[22]
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[22]/C
                         clock pessimism              0.342    36.082    
                         clock uncertainty           -0.101    35.981    
    SLICE_X104Y63        FDCE (Setup_fdce_C_D)        0.106    36.087    an108_adc_m0/wait_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                 26.716    

Slack (MET) :             26.742ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.853ns (19.301%)  route 3.567ns (80.699%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.315     9.210    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.105     9.315 r  an108_adc_m0/wait_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.315    an108_adc_m0/wait_cnt__0[15]
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[15]/C
                         clock pessimism              0.342    36.082    
                         clock uncertainty           -0.101    35.981    
    SLICE_X104Y63        FDCE (Setup_fdce_C_D)        0.076    36.057    an108_adc_m0/wait_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         36.057    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 26.742    

Slack (MET) :             26.751ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.874ns (19.682%)  route 3.567ns (80.318%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.315     9.210    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X104Y63        LUT2 (Prop_lut2_I0_O)        0.126     9.336 r  an108_adc_m0/wait_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.336    an108_adc_m0/wait_cnt__0[25]
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X104Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[25]/C
                         clock pessimism              0.342    36.082    
                         clock uncertainty           -0.101    35.981    
    SLICE_X104Y63        FDCE (Setup_fdce_C_D)        0.106    36.087    an108_adc_m0/wait_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                 26.751    

Slack (MET) :             27.020ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.853ns (20.433%)  route 3.322ns (79.567%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.070     8.965    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X102Y62        LUT2 (Prop_lut2_I0_O)        0.105     9.070 r  an108_adc_m0/wait_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.070    an108_adc_m0/wait_cnt__0[18]
    SLICE_X102Y62        FDCE                                         r  an108_adc_m0/wait_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X102Y62        FDCE                                         r  an108_adc_m0/wait_cnt_reg[18]/C
                         clock pessimism              0.377    36.117    
                         clock uncertainty           -0.101    36.016    
    SLICE_X102Y62        FDCE (Setup_fdce_C_D)        0.074    36.090    an108_adc_m0/wait_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         36.090    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                 27.020    

Slack (MET) :             27.038ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.867ns (20.699%)  route 3.322ns (79.301%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.491ns = ( 35.741 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          1.070     8.965    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X102Y62        LUT2 (Prop_lut2_I0_O)        0.119     9.084 r  an108_adc_m0/wait_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.084    an108_adc_m0/wait_cnt__0[8]
    SLICE_X102Y62        FDCE                                         r  an108_adc_m0/wait_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.347    35.741    an108_adc_m0/CLK
    SLICE_X102Y62        FDCE                                         r  an108_adc_m0/wait_cnt_reg[8]/C
                         clock pessimism              0.377    36.117    
                         clock uncertainty           -0.101    36.016    
    SLICE_X102Y62        FDCE (Setup_fdce_C_D)        0.106    36.122    an108_adc_m0/wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         36.122    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                 27.038    

Slack (MET) :             27.126ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.853ns (20.977%)  route 3.213ns (79.023%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 35.740 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          0.962     8.857    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X102Y63        LUT2 (Prop_lut2_I0_O)        0.105     8.962 r  an108_adc_m0/wait_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     8.962    an108_adc_m0/wait_cnt__0[11]
    SLICE_X102Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.346    35.740    an108_adc_m0/CLK
    SLICE_X102Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[11]/C
                         clock pessimism              0.377    36.116    
                         clock uncertainty           -0.101    36.015    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)        0.072    36.087    an108_adc_m0/wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         36.087    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                 27.126    

Slack (MET) :             27.140ns  (required time - arrival time)
  Source:                 an108_adc_m0/wait_cnt_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/wait_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_adda_pll rise@31.250ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.873ns (21.364%)  route 3.213ns (78.636%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.490ns = ( 35.740 - 31.250 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.506     4.895    an108_adc_m0/CLK
    SLICE_X102Y60        FDCE                                         r  an108_adc_m0/wait_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y60        FDCE (Prop_fdce_C_Q)         0.433     5.328 r  an108_adc_m0/wait_cnt_reg[26]/Q
                         net (fo=2, routed)           0.802     6.130    an108_adc_m0/wait_cnt[26]
    SLICE_X102Y64        LUT4 (Prop_lut4_I1_O)        0.105     6.235 r  an108_adc_m0/wait_cnt[0]_i_9/O
                         net (fo=1, routed)           0.650     6.886    an108_adc_m0/wait_cnt[0]_i_9_n_0
    SLICE_X102Y63        LUT6 (Prop_lut6_I5_O)        0.105     6.991 r  an108_adc_m0/wait_cnt[0]_i_4/O
                         net (fo=2, routed)           0.799     7.790    an108_adc_m0/wait_cnt[0]_i_4_n_0
    SLICE_X102Y59        LUT4 (Prop_lut4_I0_O)        0.105     7.895 r  an108_adc_m0/FSM_onehot_state[2]_i_4/O
                         net (fo=33, routed)          0.962     8.857    an108_adc_m0/FSM_onehot_state[2]_i_4_n_0
    SLICE_X102Y63        LUT2 (Prop_lut2_I0_O)        0.125     8.982 r  an108_adc_m0/wait_cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     8.982    an108_adc_m0/wait_cnt__0[31]
    SLICE_X102Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                     31.250    31.250 r  
    U18                                               0.000    31.250 r  sys_clk (IN)
                         net (fo=0)                   0.000    31.250    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    32.613 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    34.314    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    34.391 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    35.741    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    32.890 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.426    34.316    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.393 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          1.346    35.740    an108_adc_m0/CLK
    SLICE_X102Y63        FDCE                                         r  an108_adc_m0/wait_cnt_reg[31]/C
                         clock pessimism              0.377    36.116    
                         clock uncertainty           -0.101    36.015    
    SLICE_X102Y63        FDCE (Setup_fdce_C_D)        0.106    36.121    an108_adc_m0/wait_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         36.121    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                 27.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 an108_adc_m0/sample_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.243%)  route 0.178ns (55.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.605     1.573    an108_adc_m0/CLK
    SLICE_X105Y66        FDCE                                         r  an108_adc_m0/sample_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y66        FDCE (Prop_fdce_C_Q)         0.141     1.714 r  an108_adc_m0/sample_cnt_reg[9]/Q
                         net (fo=5, routed)           0.178     1.892    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.624    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.807    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 an108_adc_m0/sample_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.358%)  route 0.186ns (55.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.606     1.574    an108_adc_m0/CLK
    SLICE_X104Y65        FDCE                                         r  an108_adc_m0/sample_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y65        FDCE (Prop_fdce_C_Q)         0.148     1.722 r  an108_adc_m0/sample_cnt_reg[4]/Q
                         net (fo=13, routed)          0.186     1.907    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.624    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     1.754    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 an108_adc_m0/sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.238%)  route 0.234ns (58.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.605     1.573    an108_adc_m0/CLK
    SLICE_X104Y66        FDCE                                         r  an108_adc_m0/sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDCE (Prop_fdce_C_Q)         0.164     1.737 r  an108_adc_m0/sample_cnt_reg[2]/Q
                         net (fo=8, routed)           0.234     1.971    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.624    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.807    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 an108_adc_m0/adc_data_d0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.612%)  route 0.370ns (72.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.630     1.598    an108_adc_m0/CLK
    SLICE_X106Y68        FDCE                                         r  an108_adc_m0/adc_data_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.141     1.739 r  an108_adc_m0/adc_data_d0_reg[1]/Q
                         net (fo=1, routed)           0.370     2.108    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.941    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 an108_adc_m0/adc_data_d0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.559%)  route 0.371ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.630     1.598    an108_adc_m0/CLK
    SLICE_X106Y68        FDCE                                         r  an108_adc_m0/adc_data_d0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDCE (Prop_fdce_C_Q)         0.141     1.739 r  an108_adc_m0/adc_data_d0_reg[2]/Q
                         net (fo=1, routed)           0.371     2.109    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.941    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 an108_adc_m0/adc_data_d0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.141ns (26.770%)  route 0.386ns (73.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.628     1.596    an108_adc_m0/CLK
    SLICE_X106Y70        FDCE                                         r  an108_adc_m0/adc_data_d0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDCE (Prop_fdce_C_Q)         0.141     1.737 r  an108_adc_m0/adc_data_d0_reg[5]/Q
                         net (fo=1, routed)           0.386     2.123    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.941    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 an108_adc_m0/adc_data_d0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.621%)  route 0.389ns (73.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.628     1.596    an108_adc_m0/CLK
    SLICE_X106Y70        FDCE                                         r  an108_adc_m0/adc_data_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDCE (Prop_fdce_C_Q)         0.141     1.737 r  an108_adc_m0/adc_data_d0_reg[7]/Q
                         net (fo=1, routed)           0.389     2.126    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.941    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 an108_adc_m0/adc_data_d0_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.619%)  route 0.389ns (73.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.628     1.596    an108_adc_m0/CLK
    SLICE_X106Y70        FDCE                                         r  an108_adc_m0/adc_data_d0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDCE (Prop_fdce_C_Q)         0.141     1.737 r  an108_adc_m0/adc_data_d0_reg[6]/Q
                         net (fo=1, routed)           0.389     2.126    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.911     2.127    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.941    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 an108_adc_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.246ns (78.539%)  route 0.067ns (21.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.606     1.574    an108_adc_m0/CLK
    SLICE_X102Y64        FDPE                                         r  an108_adc_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y64        FDPE (Prop_fdpe_C_Q)         0.148     1.722 r  an108_adc_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.789    an108_adc_m0/state__0[0]
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.098     1.887 r  an108_adc_m0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    an108_adc_m0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X102Y64        FDCE                                         r  an108_adc_m0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.875     2.091    an108_adc_m0/CLK
    SLICE_X102Y64        FDCE                                         r  an108_adc_m0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.517     1.574    
    SLICE_X102Y64        FDCE (Hold_fdce_C_D)         0.121     1.695    an108_adc_m0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 an108_adc_m0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            an108_adc_m0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_adda_pll  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_out1_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_adda_pll rise@0.000ns - clk_out1_adda_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.041%)  route 0.069ns (21.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.606     1.574    an108_adc_m0/CLK
    SLICE_X102Y64        FDPE                                         r  an108_adc_m0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y64        FDPE (Prop_fdpe_C_Q)         0.148     1.722 r  an108_adc_m0/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.069     1.791    an108_adc_m0/state__0[0]
    SLICE_X102Y64        LUT6 (Prop_lut6_I0_O)        0.098     1.889 r  an108_adc_m0/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.889    an108_adc_m0/FSM_onehot_state[2]_i_1_n_0
    SLICE_X102Y64        FDCE                                         r  an108_adc_m0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out1_adda_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout1_buf/O
                         net (fo=56, routed)          0.875     2.091    an108_adc_m0/CLK
    SLICE_X102Y64        FDCE                                         r  an108_adc_m0/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.517     1.574    
    SLICE_X102Y64        FDCE (Hold_fdce_C_D)         0.120     1.694    an108_adc_m0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_adda_pll
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         31.250      29.080     RAMB18_X5Y27     draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         31.250      29.658     BUFGCTRL_X0Y1    adda_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         31.250      30.001     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         31.250      30.250     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         31.250      30.250     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       31.250      182.110    MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X102Y64    an108_adc_m0/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.625      15.125     SLICE_X106Y68    an108_adc_m0/adc_data_d0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.883ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 2.797ns (55.411%)  route 2.251ns (44.589%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 18.031 - 13.474 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.539     4.928    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     7.053 r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           1.025     8.078    draw_wav_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.105     8.183 r  draw_wav_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.183    draw_wav_m0/timing_gen_xy_m0_n_5
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.640 f  draw_wav_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.695     9.335    draw_wav_m0/timing_gen_xy_m0/CO[0]
    SLICE_X107Y65        LUT3 (Prop_lut3_I1_O)        0.110     9.445 r  draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2_i_1/O
                         net (fo=1, routed)           0.530     9.976    osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[15]_0
    SLICE_X112Y62        SRL16E                                       r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.414    18.031    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X112Y62        SRL16E                                       r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2/CLK
                         clock pessimism              0.342    18.373    
                         clock uncertainty           -0.230    18.143    
    SLICE_X112Y62        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.188    17.955    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2
  -------------------------------------------------------------------
                         required time                         17.955    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.939ns  (logic 2.794ns (56.569%)  route 2.145ns (43.431%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 18.031 - 13.474 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.539     4.928    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     7.053 r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           1.025     8.078    draw_wav_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.105     8.183 r  draw_wav_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.183    draw_wav_m0/timing_gen_xy_m0_n_5
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.640 r  draw_wav_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.694     9.334    draw_wav_m0/timing_gen_xy_m0/CO[0]
    SLICE_X107Y65        LUT2 (Prop_lut2_I1_O)        0.107     9.441 r  draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2_i_1/O
                         net (fo=1, routed)           0.426     9.867    osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[22]_0
    SLICE_X112Y62        SRL16E                                       r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.414    18.031    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X112Y62        SRL16E                                       r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
                         clock pessimism              0.342    18.373    
                         clock uncertainty           -0.230    18.143    
    SLICE_X112Y62        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219    17.924    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2
  -------------------------------------------------------------------
                         required time                         17.924    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.121ns  (required time - arrival time)
  Source:                 draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 2.792ns (55.391%)  route 2.248ns (44.609%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 18.031 - 13.474 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.539     4.928    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y27         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     7.053 r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DOBDO[4]
                         net (fo=1, routed)           1.025     8.078    draw_wav_m0/timing_gen_xy_m0/doutb[4]
    SLICE_X107Y67        LUT6 (Prop_lut6_I5_O)        0.105     8.183 r  draw_wav_m0/timing_gen_xy_m0/v_data1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.183    draw_wav_m0/timing_gen_xy_m0_n_5
    SLICE_X107Y67        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.640 r  draw_wav_m0/v_data1_carry/CO[3]
                         net (fo=3, routed)           0.695     9.335    draw_wav_m0/timing_gen_xy_m0/CO[0]
    SLICE_X107Y65        LUT3 (Prop_lut3_I1_O)        0.105     9.440 r  draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2_i_1__0/O
                         net (fo=1, routed)           0.528     9.969    osd_display_m0/timing_gen_xy_m0/i_data_d1_reg[23]_0
    SLICE_X112Y62        SRL16E                                       r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.414    18.031    osd_display_m0/timing_gen_xy_m0/clk_out1
    SLICE_X112Y62        SRL16E                                       r  osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
                         clock pessimism              0.342    18.373    
                         clock uncertainty           -0.230    18.143    
    SLICE_X112Y62        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    18.089    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         18.089    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  8.121    

Slack (MET) :             9.401ns  (required time - arrival time)
  Source:                 osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 2.335ns (60.807%)  route 1.505ns (39.193%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.556ns = ( 18.029 - 13.474 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.543     4.932    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125     7.057 r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.021     8.078    osd_display_m0/q[2]
    SLICE_X106Y60        LUT6 (Prop_lut6_I1_O)        0.105     8.183 r  osd_display_m0/v_data[23]_i_2/O
                         net (fo=3, routed)           0.484     8.667    osd_display_m0/timing_gen_xy_m0/v_data_reg[22]
    SLICE_X106Y62        LUT5 (Prop_lut5_I0_O)        0.105     8.772 r  osd_display_m0/timing_gen_xy_m0/v_data[22]_i_1/O
                         net (fo=1, routed)           0.000     8.772    osd_display_m0/timing_gen_xy_m0_n_4
    SLICE_X106Y62        FDRE                                         r  osd_display_m0/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.412    18.029    osd_display_m0/clk_out1
    SLICE_X106Y62        FDRE                                         r  osd_display_m0/v_data_reg[22]/C
                         clock pessimism              0.342    18.371    
                         clock uncertainty           -0.230    18.141    
    SLICE_X106Y62        FDRE (Setup_fdre_C_D)        0.032    18.173    osd_display_m0/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         18.173    
                         arrival time                          -8.772    
  -------------------------------------------------------------------
                         slack                                  9.401    

Slack (MET) :             9.479ns  (required time - arrival time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.708ns (19.863%)  route 2.857ns (80.137%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 18.023 - 13.474 ) 
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.565     4.954    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X107Y67        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.379     5.333 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.686     6.020    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y68        LUT2 (Prop_lut2_I0_O)        0.105     6.125 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=7, routed)           0.837     6.962    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X111Y67        LUT2 (Prop_lut2_I1_O)        0.105     7.067 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5/O
                         net (fo=7, routed)           0.846     7.912    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_5_n_0
    SLICE_X109Y69        LUT3 (Prop_lut3_I0_O)        0.119     8.031 r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.487     8.519    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X108Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.406    18.023    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y69        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.378    18.401    
                         clock uncertainty           -0.230    18.171    
    SLICE_X108Y69        FDRE (Setup_fdre_C_D)       -0.173    17.998    rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.998    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  9.479    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 draw_bg_m0/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            draw_bg_m0/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.748ns (21.326%)  route 2.760ns (78.674%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 18.031 - 13.474 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.568     4.957    draw_bg_m0/clk_out1
    SLICE_X112Y67        FDCE                                         r  draw_bg_m0/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.433     5.390 f  draw_bg_m0/h_cnt_reg[10]/Q
                         net (fo=2, routed)           1.057     6.447    draw_bg_m0/h_cnt[10]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.105     6.552 f  draw_bg_m0/hs_reg_i_2/O
                         net (fo=3, routed)           0.521     7.074    draw_bg_m0/hs_reg_i_2_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I0_O)        0.105     7.179 f  draw_bg_m0/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.409     7.587    draw_bg_m0/h_cnt[11]_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.105     7.692 r  draw_bg_m0/v_cnt[11]_i_1/O
                         net (fo=15, routed)          0.773     8.465    draw_bg_m0/v_cnt_1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.414    18.031    draw_bg_m0/clk_out1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[10]/C
                         clock pessimism              0.379    18.410    
                         clock uncertainty           -0.230    18.180    
    SLICE_X113Y61        FDCE (Setup_fdce_C_CE)      -0.168    18.012    draw_bg_m0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.012    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 draw_bg_m0/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            draw_bg_m0/v_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.748ns (21.326%)  route 2.760ns (78.674%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 18.031 - 13.474 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.568     4.957    draw_bg_m0/clk_out1
    SLICE_X112Y67        FDCE                                         r  draw_bg_m0/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.433     5.390 f  draw_bg_m0/h_cnt_reg[10]/Q
                         net (fo=2, routed)           1.057     6.447    draw_bg_m0/h_cnt[10]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.105     6.552 f  draw_bg_m0/hs_reg_i_2/O
                         net (fo=3, routed)           0.521     7.074    draw_bg_m0/hs_reg_i_2_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I0_O)        0.105     7.179 f  draw_bg_m0/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.409     7.587    draw_bg_m0/h_cnt[11]_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.105     7.692 r  draw_bg_m0/v_cnt[11]_i_1/O
                         net (fo=15, routed)          0.773     8.465    draw_bg_m0/v_cnt_1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.414    18.031    draw_bg_m0/clk_out1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[11]/C
                         clock pessimism              0.379    18.410    
                         clock uncertainty           -0.230    18.180    
    SLICE_X113Y61        FDCE (Setup_fdce_C_CE)      -0.168    18.012    draw_bg_m0/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.012    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 draw_bg_m0/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            draw_bg_m0/v_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.748ns (21.326%)  route 2.760ns (78.674%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 18.031 - 13.474 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.568     4.957    draw_bg_m0/clk_out1
    SLICE_X112Y67        FDCE                                         r  draw_bg_m0/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.433     5.390 f  draw_bg_m0/h_cnt_reg[10]/Q
                         net (fo=2, routed)           1.057     6.447    draw_bg_m0/h_cnt[10]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.105     6.552 f  draw_bg_m0/hs_reg_i_2/O
                         net (fo=3, routed)           0.521     7.074    draw_bg_m0/hs_reg_i_2_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I0_O)        0.105     7.179 f  draw_bg_m0/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.409     7.587    draw_bg_m0/h_cnt[11]_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.105     7.692 r  draw_bg_m0/v_cnt[11]_i_1/O
                         net (fo=15, routed)          0.773     8.465    draw_bg_m0/v_cnt_1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.414    18.031    draw_bg_m0/clk_out1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[8]/C
                         clock pessimism              0.379    18.410    
                         clock uncertainty           -0.230    18.180    
    SLICE_X113Y61        FDCE (Setup_fdce_C_CE)      -0.168    18.012    draw_bg_m0/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         18.012    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.547ns  (required time - arrival time)
  Source:                 draw_bg_m0/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            draw_bg_m0/v_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.748ns (21.326%)  route 2.760ns (78.674%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 18.031 - 13.474 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.568     4.957    draw_bg_m0/clk_out1
    SLICE_X112Y67        FDCE                                         r  draw_bg_m0/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.433     5.390 f  draw_bg_m0/h_cnt_reg[10]/Q
                         net (fo=2, routed)           1.057     6.447    draw_bg_m0/h_cnt[10]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.105     6.552 f  draw_bg_m0/hs_reg_i_2/O
                         net (fo=3, routed)           0.521     7.074    draw_bg_m0/hs_reg_i_2_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I0_O)        0.105     7.179 f  draw_bg_m0/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.409     7.587    draw_bg_m0/h_cnt[11]_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.105     7.692 r  draw_bg_m0/v_cnt[11]_i_1/O
                         net (fo=15, routed)          0.773     8.465    draw_bg_m0/v_cnt_1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.414    18.031    draw_bg_m0/clk_out1
    SLICE_X113Y61        FDCE                                         r  draw_bg_m0/v_cnt_reg[9]/C
                         clock pessimism              0.379    18.410    
                         clock uncertainty           -0.230    18.180    
    SLICE_X113Y61        FDCE (Setup_fdce_C_CE)      -0.168    18.012    draw_bg_m0/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         18.012    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  9.547    

Slack (MET) :             9.552ns  (required time - arrival time)
  Source:                 draw_bg_m0/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            draw_bg_m0/v_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.474ns  (clk_out1_video_pll rise@13.474ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.748ns (21.343%)  route 2.757ns (78.657%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 18.033 - 13.474 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.230ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.454ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.552     4.939    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232     1.707 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     3.304    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     3.389 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.568     4.957    draw_bg_m0/clk_out1
    SLICE_X112Y67        FDCE                                         r  draw_bg_m0/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.433     5.390 f  draw_bg_m0/h_cnt_reg[10]/Q
                         net (fo=2, routed)           1.057     6.447    draw_bg_m0/h_cnt[10]
    SLICE_X112Y65        LUT6 (Prop_lut6_I1_O)        0.105     6.552 f  draw_bg_m0/hs_reg_i_2/O
                         net (fo=3, routed)           0.521     7.074    draw_bg_m0/hs_reg_i_2_n_0
    SLICE_X111Y66        LUT4 (Prop_lut4_I0_O)        0.105     7.179 f  draw_bg_m0/h_cnt[11]_i_2/O
                         net (fo=12, routed)          0.409     7.587    draw_bg_m0/h_cnt[11]_i_2_n_0
    SLICE_X112Y66        LUT4 (Prop_lut4_I3_O)        0.105     7.692 r  draw_bg_m0/v_cnt[11]_i_1/O
                         net (fo=15, routed)          0.770     8.462    draw_bg_m0/v_cnt_1
    SLICE_X113Y59        FDCE                                         r  draw_bg_m0/v_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     13.474    13.474 r  
    U18                                               0.000    13.474 r  sys_clk (IN)
                         net (fo=0)                   0.000    13.474    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    14.837 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    16.538    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    16.615 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.386    18.001    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    15.086 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    16.540    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.617 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         1.416    18.033    draw_bg_m0/clk_out1
    SLICE_X113Y59        FDCE                                         r  draw_bg_m0/v_cnt_reg[0]/C
                         clock pessimism              0.379    18.412    
                         clock uncertainty           -0.230    18.182    
    SLICE_X113Y59        FDCE (Setup_fdce_C_CE)      -0.168    18.014    draw_bg_m0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.014    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  9.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.510%)  route 0.207ns (59.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.608     1.576    osd_display_m0/clk_out1
    SLICE_X105Y60        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  osd_display_m0/osd_ram_addr_reg[12]/Q
                         net (fo=2, routed)           0.207     1.924    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.915     2.131    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.628    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.811    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.626     1.594    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y73        FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y73        FDPE (Prop_fdpe_C_Q)         0.141     1.735 r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055     1.790    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y73        FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.895     2.111    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y73        FDPE                                         r  rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.517     1.594    
    SLICE_X113Y73        FDPE (Hold_fdpe_C_D)         0.075     1.669    rgb2dvi_m0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 draw_wav_m0/rdaddress_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.514%)  route 0.225ns (61.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.606     1.574    draw_wav_m0/i_data_d1_reg[23]_1
    SLICE_X105Y65        FDRE                                         r  draw_wav_m0/rdaddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  draw_wav_m0/rdaddress_reg[3]/Q
                         net (fo=5, routed)           0.225     1.940    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.913     2.129    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.503     1.626    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.809    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.769%)  route 0.265ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.609     1.577    osd_display_m0/clk_out1
    SLICE_X105Y58        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  osd_display_m0/osd_ram_addr_reg[5]/Q
                         net (fo=2, routed)           0.265     1.982    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.915     2.131    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.628    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.811    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.684%)  route 0.266ns (65.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.609     1.577    osd_display_m0/clk_out1
    SLICE_X105Y58        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  osd_display_m0/osd_ram_addr_reg[4]/Q
                         net (fo=2, routed)           0.266     1.983    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.915     2.131    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.628    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.811    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.482%)  route 0.268ns (65.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.609     1.577    osd_display_m0/clk_out1
    SLICE_X105Y59        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y59        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  osd_display_m0/osd_ram_addr_reg[10]/Q
                         net (fo=2, routed)           0.268     1.986    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.915     2.131    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.628    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.811    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.320%)  route 0.270ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.609     1.577    osd_display_m0/clk_out1
    SLICE_X105Y57        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y57        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  osd_display_m0/osd_ram_addr_reg[3]/Q
                         net (fo=2, routed)           0.270     1.988    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.915     2.131    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.628    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.811    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.133%)  route 0.118ns (38.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.625     1.593    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X109Y73        FDRE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141     1.734 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.118     1.852    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X110Y73        LUT2 (Prop_lut2_I0_O)        0.045     1.897 r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.897    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X110Y73        FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.895     2.111    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y73        FDSE                                         r  rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.482     1.629    
    SLICE_X110Y73        FDSE (Hold_fdse_C_D)         0.091     1.720    rgb2dvi_m0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 osd_display_m0/osd_ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.098%)  route 0.273ns (65.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.609     1.577    osd_display_m0/clk_out1
    SLICE_X105Y58        FDRE                                         r  osd_display_m0/osd_ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  osd_display_m0/osd_ram_addr_reg[7]/Q
                         net (fo=2, routed)           0.273     1.990    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.915     2.131    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y24         RAMB18E1                                     r  osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.503     1.628    
    RAMB18_X5Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.811    osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 draw_wav_m0/rdaddress_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Destination:            draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_pll  {rise@0.000ns fall@6.737ns period=13.474ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.367%)  route 0.234ns (64.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.597     1.563    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     0.413 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.942    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.968 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.606     1.574    draw_wav_m0/i_data_d1_reg[23]_1
    SLICE_X105Y65        FDRE                                         r  draw_wav_m0/rdaddress_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y65        FDRE (Prop_fdre_C_Q)         0.128     1.702 r  draw_wav_m0/rdaddress_reg[4]/Q
                         net (fo=4, routed)           0.234     1.936    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.864     2.078    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.187    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.216 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=298, routed)         0.913     2.129    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y27         RAMB18E1                                     r  draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.503     1.626    
    RAMB18_X5Y27         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     1.756    draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 6.737 }
Period(ns):         13.474
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         13.474      11.304     RAMB18_X5Y24     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.474      11.304     RAMB18_X5Y24     osd_display_m0/osd_rom_m0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         13.474      11.304     RAMB18_X5Y27     draw_wav_m0/buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         13.474      11.881     BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y70     rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y72     rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y74     rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y73     rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y69     rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         13.474      12.003     OLOGIC_X1Y71     rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.474      199.886    MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y66    osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y66    osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y66    osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[22]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    draw_wav_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y62    osd_display_m0/timing_gen_xy_m0/i_data_d0_reg[23]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         6.737       5.883      SLICE_X112Y66    osd_display_m0/timing_gen_xy_m0/hs_d0_reg_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgb2dvi_m0/U0/SerialClk
  To Clock:  rgb2dvi_m0/U0/SerialClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgb2dvi_m0/U0/SerialClk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { rgb2dvi_m0/U0/SerialClk }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y70  rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y72  rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y74  rgb2dvi_m0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y73  rgb2dvi_m0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y69  rgb2dvi_m0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y71  rgb2dvi_m0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y68  rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.471         2.695       1.224      OLOGIC_X1Y67  rgb2dvi_m0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_adda_pll
  To Clock:  clk_out2_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 rom_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.348ns (30.431%)  route 0.796ns (69.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 12.525 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348     5.305 r  rom_addr_reg[3]/Q
                         net (fo=5, routed)           0.796     6.101    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.382    12.525    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.342    12.867    
                         clock uncertainty           -0.082    12.785    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.624    12.161    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.348ns (30.944%)  route 0.777ns (69.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 12.527 - 8.000 ) 
    Source Clock Delay      (SCD):    4.959ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.570     4.959    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.348     5.307 r  rom_addr_reg[6]/Q
                         net (fo=5, routed)           0.777     6.084    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.384    12.527    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.342    12.869    
                         clock uncertainty           -0.082    12.787    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.627    12.160    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -6.084    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.589ns (32.681%)  route 1.213ns (67.319%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.379     5.336 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.729     6.065    rom_addr_reg[2]
    SLICE_X106Y64        LUT6 (Prop_lut6_I1_O)        0.105     6.170 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.484     6.655    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT2 (Prop_lut2_I0_O)        0.105     6.760 r  rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     6.760    rom_addr[5]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    12.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism              0.378    12.932    
                         clock uncertainty           -0.082    12.850    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.030    12.880    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.880    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.379ns (31.316%)  route 0.831ns (68.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 12.525 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.379     5.336 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.831     6.168    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.382    12.525    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.342    12.867    
                         clock uncertainty           -0.082    12.785    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.490    12.295    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.295    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.134ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.348ns (32.622%)  route 0.719ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.525ns = ( 12.525 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348     5.305 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.719     6.024    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.382    12.525    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.342    12.867    
                         clock uncertainty           -0.082    12.785    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.627    12.158    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.348ns (32.622%)  route 0.719ns (67.378%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 12.527 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.348     5.305 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.719     6.024    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.384    12.527    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.342    12.869    
                         clock uncertainty           -0.082    12.787    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.627    12.160    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                          -6.024    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.156ns  (required time - arrival time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.589ns (33.302%)  route 1.180ns (66.698%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.379     5.336 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.729     6.065    rom_addr_reg[2]
    SLICE_X106Y64        LUT6 (Prop_lut6_I1_O)        0.105     6.170 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.451     6.621    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT4 (Prop_lut4_I1_O)        0.105     6.726 r  rom_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     6.726    rom_addr[7]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    12.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism              0.378    12.932    
                         clock uncertainty           -0.082    12.850    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.032    12.882    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  6.156    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.592ns (32.793%)  route 1.213ns (67.207%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.379     5.336 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.729     6.065    rom_addr_reg[2]
    SLICE_X106Y64        LUT6 (Prop_lut6_I1_O)        0.105     6.170 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.484     6.655    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT3 (Prop_lut3_I0_O)        0.108     6.763 r  rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     6.763    rom_addr[6]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    12.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/C
                         clock pessimism              0.378    12.932    
                         clock uncertainty           -0.082    12.850    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.069    12.919    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -6.763    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.379ns (32.974%)  route 0.770ns (67.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 12.527 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.379     5.336 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.770     6.107    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.384    12.527    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.342    12.869    
                         clock uncertainty           -0.082    12.787    
    RAMB18_X5Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.490    12.297    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  6.190    

Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_adda_pll rise@8.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.592ns (33.415%)  route 1.180ns (66.585%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 12.555 - 8.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.515     4.902    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.165     1.737 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.567     3.304    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     3.389 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.568     4.957    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.379     5.336 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.729     6.065    rom_addr_reg[2]
    SLICE_X106Y64        LUT6 (Prop_lut6_I1_O)        0.105     6.170 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.451     6.621    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.108     6.729 r  rom_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     6.729    rom_addr[8]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363     9.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    11.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    11.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    12.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851     9.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    11.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    11.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    12.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism              0.378    12.932    
                         clock uncertainty           -0.082    12.850    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.069    12.919    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -6.729    
  -------------------------------------------------------------------
                         slack                                  6.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.214%)  route 0.326ns (69.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[4]/Q
                         net (fo=4, routed)           0.326     2.068    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.913     2.129    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.830    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.030%)  route 0.329ns (69.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.329     2.070    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.913     2.129    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.830    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.122%)  route 0.327ns (69.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[4]/Q
                         net (fo=4, routed)           0.327     2.069    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.911     2.127    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.828    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.940%)  route 0.330ns (70.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[2]/Q
                         net (fo=6, routed)           0.330     2.072    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.911     2.127    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.828    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.449%)  route 0.338ns (70.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[7]/Q
                         net (fo=4, routed)           0.338     2.080    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.913     2.129    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.830    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.780%)  route 0.349ns (71.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[5]/Q
                         net (fo=6, routed)           0.349     2.091    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.913     2.129    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.647    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.830    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.184ns (49.857%)  route 0.185ns (50.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[5]/Q
                         net (fo=6, routed)           0.185     1.927    rom_addr_reg[5]
    SLICE_X106Y63        LUT5 (Prop_lut5_I2_O)        0.043     1.970 r  rom_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     1.970    rom_addr[8]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism             -0.517     1.601    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.107     1.708    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.780%)  route 0.349ns (71.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[5]/Q
                         net (fo=6, routed)           0.349     2.091    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.911     2.127    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X5Y26         RAMB18E1                                     r  da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.645    
    RAMB18_X5Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.828    da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.027%)  route 0.190ns (50.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[5]/Q
                         net (fo=6, routed)           0.190     1.932    rom_addr_reg[5]
    SLICE_X106Y63        LUT3 (Prop_lut3_I1_O)        0.042     1.974 r  rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.974    rom_addr[6]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/C
                         clock pessimism             -0.517     1.601    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.107     1.708    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rom_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - clk_out2_adda_pll rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.184ns (48.602%)  route 0.195ns (51.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.580     1.546    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     0.424 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     0.942    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.968 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.633     1.601    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y64        FDRE (Prop_fdre_C_Q)         0.141     1.742 r  rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.195     1.936    rom_addr_reg[0]
    SLICE_X106Y64        LUT5 (Prop_lut5_I2_O)        0.043     1.979 r  rom_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.979    rom_addr[3]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[3]/C
                         clock pessimism             -0.517     1.601    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.107     1.708    rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_adda_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y26     da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X5Y26     da_rom_square0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y2    adda_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y64    rom_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y64    rom_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y64    rom_addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y64    rom_addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y64    rom_addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y63    rom_addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y63    rom_addr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y63    rom_addr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y63    rom_addr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y63    rom_addr_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y64    rom_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y63    rom_addr_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.695
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.695       1.102      BUFGCTRL_X0Y3    video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adda_pll
  To Clock:  clkfbout_adda_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adda_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4    adda_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  adda_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         80.000      78.408     BUFGCTRL_X0Y5    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  clk_out2_adda_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.797ns  (logic 0.484ns (26.941%)  route 1.313ns (73.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 28.554 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           1.313    26.650    freq_select
    SLICE_X106Y64        LUT4 (Prop_lut4_I2_O)        0.105    26.755 r  rom_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    26.755    rom_addr[2]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.410    28.554    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
                         clock pessimism              0.246    28.799    
                         clock uncertainty           -0.247    28.552    
    SLICE_X106Y64        FDRE (Setup_fdre_C_D)        0.032    28.584    rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         28.584    
                         arrival time                         -26.755    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.818ns  (logic 0.505ns (27.785%)  route 1.313ns (72.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 28.554 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           1.313    26.650    freq_select
    SLICE_X106Y64        LUT5 (Prop_lut5_I0_O)        0.126    26.776 r  rom_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    26.776    rom_addr[3]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.410    28.554    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[3]/C
                         clock pessimism              0.246    28.799    
                         clock uncertainty           -0.247    28.552    
    SLICE_X106Y64        FDRE (Setup_fdre_C_D)        0.069    28.621    rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.621    
                         arrival time                         -26.776    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.771ns  (logic 0.589ns (33.256%)  route 1.182ns (66.744%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 28.555 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           0.698    26.035    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.105    26.140 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.484    26.625    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT2 (Prop_lut2_I0_O)        0.105    26.730 r  rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    26.730    rom_addr[5]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    28.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism              0.246    28.800    
                         clock uncertainty           -0.247    28.553    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.030    28.583    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.583    
                         arrival time                         -26.730    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.738ns  (logic 0.589ns (33.899%)  route 1.149ns (66.101%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 28.555 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           0.698    26.035    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.105    26.140 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.451    26.591    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT4 (Prop_lut4_I1_O)        0.105    26.696 r  rom_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    26.696    rom_addr[7]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    28.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism              0.246    28.800    
                         clock uncertainty           -0.247    28.553    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.032    28.585    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         28.585    
                         arrival time                         -26.696    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.774ns  (logic 0.592ns (33.368%)  route 1.182ns (66.632%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 28.555 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           0.698    26.035    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.105    26.140 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.484    26.625    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT3 (Prop_lut3_I0_O)        0.108    26.733 r  rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    26.733    rom_addr[6]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    28.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/C
                         clock pessimism              0.246    28.800    
                         clock uncertainty           -0.247    28.553    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.069    28.622    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.622    
                         arrival time                         -26.733    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.741ns  (logic 0.592ns (34.013%)  route 1.149ns (65.987%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.555ns = ( 28.555 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           0.698    26.035    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.105    26.140 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.451    26.591    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.108    26.699 r  rom_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    26.699    rom_addr[8]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.411    28.555    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism              0.246    28.800    
                         clock uncertainty           -0.247    28.553    
    SLICE_X106Y63        FDRE (Setup_fdre_C_D)        0.069    28.622    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         28.622    
                         arrival time                         -26.699    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.671ns  (logic 0.484ns (28.968%)  route 1.187ns (71.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 28.554 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           1.187    26.524    freq_select
    SLICE_X106Y64        LUT2 (Prop_lut2_I1_O)        0.105    26.629 r  rom_addr[0]_i_1/O
                         net (fo=1, routed)           0.000    26.629    rom_addr[0]_i_1_n_0
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.410    28.554    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[0]/C
                         clock pessimism              0.246    28.799    
                         clock uncertainty           -0.247    28.552    
    SLICE_X106Y64        FDRE (Setup_fdre_C_D)        0.030    28.582    rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.582    
                         arrival time                         -26.629    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.670ns  (logic 0.484ns (28.975%)  route 1.186ns (71.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 28.554 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           1.186    26.524    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I3_O)        0.105    26.629 r  rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    26.629    rom_addr[4]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.410    28.554    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[4]/C
                         clock pessimism              0.246    28.799    
                         clock uncertainty           -0.247    28.552    
    SLICE_X106Y64        FDRE (Setup_fdre_C_D)        0.032    28.584    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.584    
                         arrival time                         -26.629    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_adda_pll rise@24.000ns - sys_clk rise@20.000ns)
  Data Path Delay:        1.674ns  (logic 0.487ns (29.095%)  route 1.187ns (70.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.554ns = ( 28.554 - 24.000 ) 
    Source Clock Delay      (SCD):    4.958ns = ( 24.958 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.429    21.429 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.873    23.302    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    23.387 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.571    24.958    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.379    25.337 r  freq_select_reg/Q
                         net (fo=7, routed)           1.187    26.524    freq_select
    SLICE_X106Y64        LUT3 (Prop_lut3_I1_O)        0.108    26.632 r  rom_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    26.632    rom_addr[1]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                     24.000    24.000 r  
    U18                                               0.000    24.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    24.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.363    25.363 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    27.064    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.141 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.350    28.491    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    25.640 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.426    27.066    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    27.143 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          1.410    28.554    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[1]/C
                         clock pessimism              0.246    28.799    
                         clock uncertainty           -0.247    28.552    
    SLICE_X106Y64        FDRE (Setup_fdre_C_D)        0.069    28.621    rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         28.621    
                         arrival time                         -26.632    
  -------------------------------------------------------------------
                         slack                                  1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.189ns (22.505%)  route 0.651ns (77.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.651     2.392    freq_select
    SLICE_X106Y64        LUT3 (Prop_lut3_I1_O)        0.048     2.440 r  rom_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.440    rom_addr[1]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[1]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.107     2.224    rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.186ns (22.228%)  route 0.651ns (77.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.651     2.392    freq_select
    SLICE_X106Y64        LUT2 (Prop_lut2_I1_O)        0.045     2.437 r  rom_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.437    rom_addr[0]_i_1_n_0
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[0]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.091     2.208    rom_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.186ns (22.053%)  route 0.657ns (77.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.657     2.398    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I3_O)        0.045     2.443 r  rom_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.443    rom_addr[4]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[4]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.092     2.209    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.235ns (26.811%)  route 0.642ns (73.189%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.428     2.169    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045     2.214 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.214     2.427    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT5 (Prop_lut5_I1_O)        0.049     2.476 r  rom_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     2.476    rom_addr[8]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[8]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.107     2.224    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.234ns (26.587%)  route 0.646ns (73.413%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.428     2.169    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045     2.214 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.218     2.432    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT3 (Prop_lut3_I0_O)        0.048     2.480 r  rom_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     2.480    rom_addr[6]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[6]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.107     2.224    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.051%)  route 0.698ns (78.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.698     2.438    freq_select
    SLICE_X106Y64        LUT5 (Prop_lut5_I0_O)        0.045     2.483 r  rom_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.483    rom_addr[3]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[3]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.107     2.224    rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.231ns (26.475%)  route 0.642ns (73.525%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.428     2.169    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045     2.214 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.214     2.427    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT4 (Prop_lut4_I1_O)        0.045     2.472 r  rom_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.472    rom_addr[7]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[7]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.092     2.209    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.231ns (26.336%)  route 0.646ns (73.664%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.428     2.169    freq_select
    SLICE_X106Y64        LUT6 (Prop_lut6_I4_O)        0.045     2.214 r  rom_addr[8]_i_2/O
                         net (fo=4, routed)           0.218     2.432    rom_addr[8]_i_2_n_0
    SLICE_X106Y63        LUT2 (Prop_lut2_I0_O)        0.045     2.477 r  rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.477    rom_addr[5]
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y63        FDRE                                         r  rom_addr_reg[5]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y63        FDRE (Hold_fdre_C_D)         0.091     2.208    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 freq_select_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rom_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_adda_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_adda_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_adda_pll rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.186ns (21.051%)  route 0.698ns (78.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.940    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.966 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.634     1.600    sys_clk_IBUF_BUFG
    SLICE_X107Y58        FDRE                                         r  freq_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y58        FDRE (Prop_fdre_C_Q)         0.141     1.741 r  freq_select_reg/Q
                         net (fo=7, routed)           0.698     2.438    freq_select
    SLICE_X106Y64        LUT4 (Prop_lut4_I2_O)        0.045     2.483 r  rom_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.483    rom_addr[2]
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_adda_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.185    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.214 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.846     2.060    adda_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     0.623 r  adda_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     1.187    adda_pll_m0/inst/clk_out2_adda_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.216 r  adda_pll_m0/inst/clkout2_buf/O
                         net (fo=12, routed)          0.902     2.118    an108_dac_clk_OBUF
    SLICE_X106Y64        FDRE                                         r  rom_addr_reg[2]/C
                         clock pessimism             -0.248     1.870    
                         clock uncertainty            0.247     2.117    
    SLICE_X106Y64        FDRE (Hold_fdre_C_D)         0.092     2.209    rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.274    





