# vsim -c work.testbench 
# Start time: 15:55:13 on Nov 10,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.testbench(fast)
# Info: D = 1, expect 1, got 1, reset = 0, Qbar = 0
# Info: D = 0, expect 0, got 1, reset = 0, Qbar = 0
# Info: D = 1, expect 1, got 1, reset = 0, Qbar = 0
# Info: D = 0, expect 0, got 0, reset = 0, Qbar = 1
#  Test ended ,  0 errors 
# End time: 15:56:09 on Nov 10,2022, Elapsed time: 0:00:56
# Errors: 0, Warnings: 0
