
stm32f7xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000ae4  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000cac  08000cac  00002018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000cac  08000cac  00002018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000cac  08000cac  00001cac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000cb4  08000cb4  00002018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000cb4  08000cb4  00001cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000cb8  08000cb8  00001cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08000cbc  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000018  08000cd4  00002018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000040  08000cd4  00002040  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00002018  2**0
                  CONTENTS, READONLY
 12 .debug_info   000014ce  00000000  00000000  00002042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000046f  00000000  00000000  00003510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000128  00000000  00000000  00003980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000d1  00000000  00000000  00003aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002d65  00000000  00000000  00003b79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000190c  00000000  00000000  000068de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000a678  00000000  00000000  000081ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00012862  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000003d0  00000000  00000000  000128a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00012c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000018 	.word	0x20000018
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000c94 	.word	0x08000c94

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000001c 	.word	0x2000001c
 8000204:	08000c94 	.word	0x08000c94

08000208 <strlen>:
 8000208:	4603      	mov	r3, r0
 800020a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020e:	2a00      	cmp	r2, #0
 8000210:	d1fb      	bne.n	800020a <strlen+0x2>
 8000212:	1a18      	subs	r0, r3, r0
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr

08000218 <main>:
    for (uint32_t i = 0; i < 500000/2; i++) {
        // Simple delay loop
    }
}

int main(void) {
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0

    // Initialize the GPIO pins for I2C
    I2C_GpioInit();
 800021c:	f000 f818 	bl	8000250 <I2C_GpioInit>

    // Initialize I2C1 peripheral
    I2C1_Inits();
 8000220:	f000 f844 	bl	80002ac <I2C1_Inits>

    // Enable the I2C1 peripheral
    I2C_PeripheralControl(I2C1, ENABLE);
 8000224:	2101      	movs	r1, #1
 8000226:	4807      	ldr	r0, [pc, #28]	@ (8000244 <main+0x2c>)
 8000228:	f000 fc52 	bl	8000ad0 <I2C_PeripheralControl>

    // Send data to a slave device (example)

    I2C_MasterSendData(&I2C1Handle, someData, strlen(someData), 0x68);
 800022c:	4806      	ldr	r0, [pc, #24]	@ (8000248 <main+0x30>)
 800022e:	f7ff ffeb 	bl	8000208 <strlen>
 8000232:	4602      	mov	r2, r0
 8000234:	2368      	movs	r3, #104	@ 0x68
 8000236:	4904      	ldr	r1, [pc, #16]	@ (8000248 <main+0x30>)
 8000238:	4804      	ldr	r0, [pc, #16]	@ (800024c <main+0x34>)
 800023a:	f000 fbf7 	bl	8000a2c <I2C_MasterSendData>

    while (1) {
 800023e:	bf00      	nop
 8000240:	e7fd      	b.n	800023e <main+0x26>
 8000242:	bf00      	nop
 8000244:	40005400 	.word	0x40005400
 8000248:	20000000 	.word	0x20000000
 800024c:	20000034 	.word	0x20000034

08000250 <I2C_GpioInit>:

    }

}

void I2C_GpioInit() {
 8000250:	b580      	push	{r7, lr}
 8000252:	b084      	sub	sp, #16
 8000254:	af00      	add	r7, sp, #0
    // Enable GPIOB clock first
    GPIOB_PCLK_EN();
 8000256:	4b13      	ldr	r3, [pc, #76]	@ (80002a4 <I2C_GpioInit+0x54>)
 8000258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800025a:	4a12      	ldr	r2, [pc, #72]	@ (80002a4 <I2C_GpioInit+0x54>)
 800025c:	f043 0302 	orr.w	r3, r3, #2
 8000260:	6313      	str	r3, [r2, #48]	@ 0x30
    
    GPIO_Handle_t I2CPins = {0};
 8000262:	1d3b      	adds	r3, r7, #4
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]

    I2CPins.pGPIOx = GPIOB;
 800026c:	4b0e      	ldr	r3, [pc, #56]	@ (80002a8 <I2C_GpioInit+0x58>)
 800026e:	607b      	str	r3, [r7, #4]
    I2CPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALT;
 8000270:	2302      	movs	r3, #2
 8000272:	727b      	strb	r3, [r7, #9]
    I2CPins.GPIO_PinConfig.GPIO_PinAltFunMode = 4; // AF4 for I2C1
 8000274:	2304      	movs	r3, #4
 8000276:	737b      	strb	r3, [r7, #13]
    I2CPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD; // Open-drain
 8000278:	2301      	movs	r3, #1
 800027a:	733b      	strb	r3, [r7, #12]
    I2CPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU; // Pull-up
 800027c:	2301      	movs	r3, #1
 800027e:	72fb      	strb	r3, [r7, #11]
    I2CPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000280:	2302      	movs	r3, #2
 8000282:	72bb      	strb	r3, [r7, #10]

    // Configure PB8 (SCL)
    I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_8;
 8000284:	2308      	movs	r3, #8
 8000286:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&I2CPins);
 8000288:	1d3b      	adds	r3, r7, #4
 800028a:	4618      	mov	r0, r3
 800028c:	f000 f96c 	bl	8000568 <GPIO_Init>

    // Configure PB9 (SDA)
    I2CPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_9;
 8000290:	2309      	movs	r3, #9
 8000292:	723b      	strb	r3, [r7, #8]
    GPIO_Init(&I2CPins);
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	4618      	mov	r0, r3
 8000298:	f000 f966 	bl	8000568 <GPIO_Init>
}
 800029c:	bf00      	nop
 800029e:	3710      	adds	r7, #16
 80002a0:	46bd      	mov	sp, r7
 80002a2:	bd80      	pop	{r7, pc}
 80002a4:	40023800 	.word	0x40023800
 80002a8:	40020400 	.word	0x40020400

080002ac <I2C1_Inits>:

void I2C1_Inits() {
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0



    I2C1Handle.pI2Cx = I2C1; // Use I2C1 peripheral
 80002b0:	4b09      	ldr	r3, [pc, #36]	@ (80002d8 <I2C1_Inits+0x2c>)
 80002b2:	4a0a      	ldr	r2, [pc, #40]	@ (80002dc <I2C1_Inits+0x30>)
 80002b4:	601a      	str	r2, [r3, #0]
    I2C1Handle.I2C_Config.I2C_SCLSpeed = I2C_SCL_SPEED_SM; // Set SCL speed to Standard Mode
 80002b6:	4b08      	ldr	r3, [pc, #32]	@ (80002d8 <I2C1_Inits+0x2c>)
 80002b8:	4a09      	ldr	r2, [pc, #36]	@ (80002e0 <I2C1_Inits+0x34>)
 80002ba:	605a      	str	r2, [r3, #4]
    I2C1Handle.I2C_Config.I2C_DeviceAddress = 0x68; // Set device address (example)
 80002bc:	4b06      	ldr	r3, [pc, #24]	@ (80002d8 <I2C1_Inits+0x2c>)
 80002be:	2268      	movs	r2, #104	@ 0x68
 80002c0:	721a      	strb	r2, [r3, #8]
    I2C1Handle.I2C_Config.I2C_ACKControl = I2C_ACK_ENABLE; // Enable ACK
 80002c2:	4b05      	ldr	r3, [pc, #20]	@ (80002d8 <I2C1_Inits+0x2c>)
 80002c4:	2201      	movs	r2, #1
 80002c6:	725a      	strb	r2, [r3, #9]
    I2C1Handle.I2C_Config.I2C_FMDutyCycle = I2C_FM_DUTY_2; // Set Fast Mode Duty Cycle
 80002c8:	4b03      	ldr	r3, [pc, #12]	@ (80002d8 <I2C1_Inits+0x2c>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	815a      	strh	r2, [r3, #10]
    I2C_Init(&I2C1Handle); // Initialize I2C1 with the configured settings
 80002ce:	4802      	ldr	r0, [pc, #8]	@ (80002d8 <I2C1_Inits+0x2c>)
 80002d0:	f000 fb28 	bl	8000924 <I2C_Init>

}
 80002d4:	bf00      	nop
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	20000034 	.word	0x20000034
 80002dc:	40005400 	.word	0x40005400
 80002e0:	000186a0 	.word	0x000186a0

080002e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002e4:	480d      	ldr	r0, [pc, #52]	@ (800031c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002e8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ec:	480c      	ldr	r0, [pc, #48]	@ (8000320 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ee:	490d      	ldr	r1, [pc, #52]	@ (8000324 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000328 <LoopForever+0xe>)
  movs r3, #0
 80002f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f4:	e002      	b.n	80002fc <LoopCopyDataInit>

080002f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002fa:	3304      	adds	r3, #4

080002fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000300:	d3f9      	bcc.n	80002f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000302:	4a0a      	ldr	r2, [pc, #40]	@ (800032c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000304:	4c0a      	ldr	r4, [pc, #40]	@ (8000330 <LoopForever+0x16>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000308:	e001      	b.n	800030e <LoopFillZerobss>

0800030a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800030a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800030c:	3204      	adds	r2, #4

0800030e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800030e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000310:	d3fb      	bcc.n	800030a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000312:	f000 fc9b 	bl	8000c4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000316:	f7ff ff7f 	bl	8000218 <main>

0800031a <LoopForever>:

LoopForever:
  b LoopForever
 800031a:	e7fe      	b.n	800031a <LoopForever>
  ldr   r0, =_estack
 800031c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000324:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000328:	08000cbc 	.word	0x08000cbc
  ldr r2, =_sbss
 800032c:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000330:	20000040 	.word	0x20000040

08000334 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000334:	e7fe      	b.n	8000334 <ADC_IRQHandler>
	...

08000338 <GPIO_PeriClockControl>:
 * @brief  Enables or disables the peripheral clock for the given GPIO port.
 * @param  pGPIOx: Pointer to the GPIO port base address.
 * @param  EnorDi: ENABLE to enable the clock, DISABLE to disable the clock.
 * @retval None
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi) {
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	460b      	mov	r3, r1
 8000342:	70fb      	strb	r3, [r7, #3]

    if(EnorDi == ENABLE){
 8000344:	78fb      	ldrb	r3, [r7, #3]
 8000346:	2b01      	cmp	r3, #1
 8000348:	d178      	bne.n	800043c <GPIO_PeriClockControl+0x104>

      if (pGPIOx == GPIOA) {
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a7a      	ldr	r2, [pc, #488]	@ (8000538 <GPIO_PeriClockControl+0x200>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <GPIO_PeriClockControl+0x28>

          GPIOA_PCLK_EN();
 8000352:	4b7a      	ldr	r3, [pc, #488]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000356:	4a79      	ldr	r2, [pc, #484]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6313      	str	r3, [r2, #48]	@ 0x30
      else if(pGPIOx == GPIOK) {

          GPIOK_PCLK_DI();
      }
  }
}
 800035e:	e0e5      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOB) {
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a77      	ldr	r2, [pc, #476]	@ (8000540 <GPIO_PeriClockControl+0x208>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d106      	bne.n	8000376 <GPIO_PeriClockControl+0x3e>
          GPIOB_PCLK_EN();
 8000368:	4b74      	ldr	r3, [pc, #464]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800036a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036c:	4a73      	ldr	r2, [pc, #460]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800036e:	f043 0302 	orr.w	r3, r3, #2
 8000372:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000374:	e0da      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOC) {
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a72      	ldr	r2, [pc, #456]	@ (8000544 <GPIO_PeriClockControl+0x20c>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d106      	bne.n	800038c <GPIO_PeriClockControl+0x54>
          GPIOC_PCLK_EN();
 800037e:	4b6f      	ldr	r3, [pc, #444]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000382:	4a6e      	ldr	r2, [pc, #440]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000384:	f043 0304 	orr.w	r3, r3, #4
 8000388:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800038a:	e0cf      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOD) {
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4a6e      	ldr	r2, [pc, #440]	@ (8000548 <GPIO_PeriClockControl+0x210>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d106      	bne.n	80003a2 <GPIO_PeriClockControl+0x6a>
          GPIOD_PCLK_EN();
 8000394:	4b69      	ldr	r3, [pc, #420]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000398:	4a68      	ldr	r2, [pc, #416]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800039a:	f043 0308 	orr.w	r3, r3, #8
 800039e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003a0:	e0c4      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOE) {
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a69      	ldr	r2, [pc, #420]	@ (800054c <GPIO_PeriClockControl+0x214>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d106      	bne.n	80003b8 <GPIO_PeriClockControl+0x80>
          GPIOE_PCLK_EN();
 80003aa:	4b64      	ldr	r3, [pc, #400]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ae:	4a63      	ldr	r2, [pc, #396]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003b0:	f043 0310 	orr.w	r3, r3, #16
 80003b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b6:	e0b9      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOF) {
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a65      	ldr	r2, [pc, #404]	@ (8000550 <GPIO_PeriClockControl+0x218>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d106      	bne.n	80003ce <GPIO_PeriClockControl+0x96>
          GPIOF_PCLK_EN();
 80003c0:	4b5e      	ldr	r3, [pc, #376]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c4:	4a5d      	ldr	r2, [pc, #372]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003c6:	f043 0320 	orr.w	r3, r3, #32
 80003ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003cc:	e0ae      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOG) {
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a60      	ldr	r2, [pc, #384]	@ (8000554 <GPIO_PeriClockControl+0x21c>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d106      	bne.n	80003e4 <GPIO_PeriClockControl+0xac>
          GPIOG_PCLK_EN();
 80003d6:	4b59      	ldr	r3, [pc, #356]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003da:	4a58      	ldr	r2, [pc, #352]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e2:	e0a3      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOH) {
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a5c      	ldr	r2, [pc, #368]	@ (8000558 <GPIO_PeriClockControl+0x220>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d106      	bne.n	80003fa <GPIO_PeriClockControl+0xc2>
          GPIOH_PCLK_EN();
 80003ec:	4b53      	ldr	r3, [pc, #332]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f0:	4a52      	ldr	r2, [pc, #328]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80003f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f8:	e098      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOI) {
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a57      	ldr	r2, [pc, #348]	@ (800055c <GPIO_PeriClockControl+0x224>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d106      	bne.n	8000410 <GPIO_PeriClockControl+0xd8>
          GPIOI_PCLK_EN();
 8000402:	4b4e      	ldr	r3, [pc, #312]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000406:	4a4d      	ldr	r2, [pc, #308]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000408:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800040c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800040e:	e08d      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOJ) {
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a53      	ldr	r2, [pc, #332]	@ (8000560 <GPIO_PeriClockControl+0x228>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <GPIO_PeriClockControl+0xee>
          GPIOJ_PCLK_EN();
 8000418:	4b48      	ldr	r3, [pc, #288]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041c:	4a47      	ldr	r2, [pc, #284]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800041e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000422:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000424:	e082      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOK) {
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a4e      	ldr	r2, [pc, #312]	@ (8000564 <GPIO_PeriClockControl+0x22c>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d17e      	bne.n	800052c <GPIO_PeriClockControl+0x1f4>
          GPIOK_PCLK_EN();
 800042e:	4b43      	ldr	r3, [pc, #268]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000432:	4a42      	ldr	r2, [pc, #264]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000434:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000438:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800043a:	e077      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      if (pGPIOx == GPIOA) {
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a3e      	ldr	r2, [pc, #248]	@ (8000538 <GPIO_PeriClockControl+0x200>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <GPIO_PeriClockControl+0x11a>
          GPIOA_PCLK_DI();
 8000444:	4b3d      	ldr	r3, [pc, #244]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000448:	4a3c      	ldr	r2, [pc, #240]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800044a:	f023 0301 	bic.w	r3, r3, #1
 800044e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000450:	e06c      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOB) {
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a3a      	ldr	r2, [pc, #232]	@ (8000540 <GPIO_PeriClockControl+0x208>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d106      	bne.n	8000468 <GPIO_PeriClockControl+0x130>
          GPIOB_PCLK_DI();
 800045a:	4b38      	ldr	r3, [pc, #224]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045e:	4a37      	ldr	r2, [pc, #220]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000460:	f023 0302 	bic.w	r3, r3, #2
 8000464:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000466:	e061      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOC) {
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a36      	ldr	r2, [pc, #216]	@ (8000544 <GPIO_PeriClockControl+0x20c>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d106      	bne.n	800047e <GPIO_PeriClockControl+0x146>
          GPIOC_PCLK_DI();
 8000470:	4b32      	ldr	r3, [pc, #200]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000474:	4a31      	ldr	r2, [pc, #196]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000476:	f023 0304 	bic.w	r3, r3, #4
 800047a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800047c:	e056      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOD) {
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a31      	ldr	r2, [pc, #196]	@ (8000548 <GPIO_PeriClockControl+0x210>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d106      	bne.n	8000494 <GPIO_PeriClockControl+0x15c>
          GPIOD_PCLK_DI();
 8000486:	4b2d      	ldr	r3, [pc, #180]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048a:	4a2c      	ldr	r2, [pc, #176]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800048c:	f023 0308 	bic.w	r3, r3, #8
 8000490:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000492:	e04b      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOE) {
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a2d      	ldr	r2, [pc, #180]	@ (800054c <GPIO_PeriClockControl+0x214>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d106      	bne.n	80004aa <GPIO_PeriClockControl+0x172>
          GPIOE_PCLK_DI();
 800049c:	4b27      	ldr	r3, [pc, #156]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800049e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a0:	4a26      	ldr	r2, [pc, #152]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004a2:	f023 0310 	bic.w	r3, r3, #16
 80004a6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a8:	e040      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOF) {
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	4a28      	ldr	r2, [pc, #160]	@ (8000550 <GPIO_PeriClockControl+0x218>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d106      	bne.n	80004c0 <GPIO_PeriClockControl+0x188>
          GPIOF_PCLK_DI();
 80004b2:	4b22      	ldr	r3, [pc, #136]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b6:	4a21      	ldr	r2, [pc, #132]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004b8:	f023 0320 	bic.w	r3, r3, #32
 80004bc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004be:	e035      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOG) {
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	4a24      	ldr	r2, [pc, #144]	@ (8000554 <GPIO_PeriClockControl+0x21c>)
 80004c4:	4293      	cmp	r3, r2
 80004c6:	d106      	bne.n	80004d6 <GPIO_PeriClockControl+0x19e>
          GPIOG_PCLK_DI();
 80004c8:	4b1c      	ldr	r3, [pc, #112]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004cc:	4a1b      	ldr	r2, [pc, #108]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004d2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004d4:	e02a      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOH) {
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	4a1f      	ldr	r2, [pc, #124]	@ (8000558 <GPIO_PeriClockControl+0x220>)
 80004da:	4293      	cmp	r3, r2
 80004dc:	d106      	bne.n	80004ec <GPIO_PeriClockControl+0x1b4>
          GPIOH_PCLK_DI();
 80004de:	4b17      	ldr	r3, [pc, #92]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e2:	4a16      	ldr	r2, [pc, #88]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004e8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004ea:	e01f      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOI) {
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	4a1b      	ldr	r2, [pc, #108]	@ (800055c <GPIO_PeriClockControl+0x224>)
 80004f0:	4293      	cmp	r3, r2
 80004f2:	d106      	bne.n	8000502 <GPIO_PeriClockControl+0x1ca>
          GPIOI_PCLK_DI();
 80004f4:	4b11      	ldr	r3, [pc, #68]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f8:	4a10      	ldr	r2, [pc, #64]	@ (800053c <GPIO_PeriClockControl+0x204>)
 80004fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80004fe:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000500:	e014      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOJ) {
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	4a16      	ldr	r2, [pc, #88]	@ (8000560 <GPIO_PeriClockControl+0x228>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d106      	bne.n	8000518 <GPIO_PeriClockControl+0x1e0>
          GPIOJ_PCLK_DI();
 800050a:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <GPIO_PeriClockControl+0x204>)
 800050c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050e:	4a0b      	ldr	r2, [pc, #44]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000510:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000514:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000516:	e009      	b.n	800052c <GPIO_PeriClockControl+0x1f4>
      else if(pGPIOx == GPIOK) {
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	4a12      	ldr	r2, [pc, #72]	@ (8000564 <GPIO_PeriClockControl+0x22c>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d105      	bne.n	800052c <GPIO_PeriClockControl+0x1f4>
          GPIOK_PCLK_DI();
 8000520:	4b06      	ldr	r3, [pc, #24]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000524:	4a05      	ldr	r2, [pc, #20]	@ (800053c <GPIO_PeriClockControl+0x204>)
 8000526:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800052a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	bc80      	pop	{r7}
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	40020000 	.word	0x40020000
 800053c:	40023800 	.word	0x40023800
 8000540:	40020400 	.word	0x40020400
 8000544:	40020800 	.word	0x40020800
 8000548:	40020c00 	.word	0x40020c00
 800054c:	40021000 	.word	0x40021000
 8000550:	40021400 	.word	0x40021400
 8000554:	40021800 	.word	0x40021800
 8000558:	40021c00 	.word	0x40021c00
 800055c:	40022000 	.word	0x40022000
 8000560:	40022400 	.word	0x40022400
 8000564:	40022800 	.word	0x40022800

08000568 <GPIO_Init>:
/**
 * @brief  Initializes the GPIO pin with the specified configuration.
 * @param  pGPIOHandle: Pointer to the GPIO handle structure containing pin configuration.
 * @retval None
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	6078      	str	r0, [r7, #4]

    GPIO_PeriClockControl(pGPIOHandle->pGPIOx,ENABLE);
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	2101      	movs	r1, #1
 8000576:	4618      	mov	r0, r3
 8000578:	f7ff fede 	bl	8000338 <GPIO_PeriClockControl>
    uint32_t temp = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	60fb      	str	r3, [r7, #12]

    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <=GPIO_MODE_ANALOG) {
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	795b      	ldrb	r3, [r3, #5]
 8000584:	2b03      	cmp	r3, #3
 8000586:	d820      	bhi.n	80005ca <GPIO_Init+0x62>

        temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	795b      	ldrb	r3, [r3, #5]
 800058c:	461a      	mov	r2, r3
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	791b      	ldrb	r3, [r3, #4]
 8000592:	005b      	lsls	r3, r3, #1
 8000594:	fa02 f303 	lsl.w	r3, r2, r3
 8000598:	60fb      	str	r3, [r7, #12]
        pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	681a      	ldr	r2, [r3, #0]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	791b      	ldrb	r3, [r3, #4]
 80005a4:	005b      	lsls	r3, r3, #1
 80005a6:	2103      	movs	r1, #3
 80005a8:	fa01 f303 	lsl.w	r3, r1, r3
 80005ac:	43db      	mvns	r3, r3
 80005ae:	4619      	mov	r1, r3
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	681b      	ldr	r3, [r3, #0]
 80005b4:	400a      	ands	r2, r1
 80005b6:	601a      	str	r2, [r3, #0]

        pGPIOHandle->pGPIOx->MODER |= temp;
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	6819      	ldr	r1, [r3, #0]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	430a      	orrs	r2, r1
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	e0f3      	b.n	80007b2 <GPIO_Init+0x24a>
    }
    else {

        if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT) {
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	795b      	ldrb	r3, [r3, #5]
 80005ce:	2b04      	cmp	r3, #4
 80005d0:	d117      	bne.n	8000602 <GPIO_Init+0x9a>

            // Configure FTSR
            EXTI->RTSR &=~ (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005d2:	4b58      	ldr	r3, [pc, #352]	@ (8000734 <GPIO_Init+0x1cc>)
 80005d4:	689b      	ldr	r3, [r3, #8]
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	7912      	ldrb	r2, [r2, #4]
 80005da:	4611      	mov	r1, r2
 80005dc:	2201      	movs	r2, #1
 80005de:	408a      	lsls	r2, r1
 80005e0:	43d2      	mvns	r2, r2
 80005e2:	4611      	mov	r1, r2
 80005e4:	4a53      	ldr	r2, [pc, #332]	@ (8000734 <GPIO_Init+0x1cc>)
 80005e6:	400b      	ands	r3, r1
 80005e8:	6093      	str	r3, [r2, #8]
            EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005ea:	4b52      	ldr	r3, [pc, #328]	@ (8000734 <GPIO_Init+0x1cc>)
 80005ec:	68db      	ldr	r3, [r3, #12]
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	7912      	ldrb	r2, [r2, #4]
 80005f2:	4611      	mov	r1, r2
 80005f4:	2201      	movs	r2, #1
 80005f6:	408a      	lsls	r2, r1
 80005f8:	4611      	mov	r1, r2
 80005fa:	4a4e      	ldr	r2, [pc, #312]	@ (8000734 <GPIO_Init+0x1cc>)
 80005fc:	430b      	orrs	r3, r1
 80005fe:	60d3      	str	r3, [r2, #12]
 8000600:	e031      	b.n	8000666 <GPIO_Init+0xfe>

        }
        else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT) {
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	795b      	ldrb	r3, [r3, #5]
 8000606:	2b05      	cmp	r3, #5
 8000608:	d117      	bne.n	800063a <GPIO_Init+0xd2>

            // Configure RTSR
            EXTI->FTSR &=~ (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800060a:	4b4a      	ldr	r3, [pc, #296]	@ (8000734 <GPIO_Init+0x1cc>)
 800060c:	68db      	ldr	r3, [r3, #12]
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	7912      	ldrb	r2, [r2, #4]
 8000612:	4611      	mov	r1, r2
 8000614:	2201      	movs	r2, #1
 8000616:	408a      	lsls	r2, r1
 8000618:	43d2      	mvns	r2, r2
 800061a:	4611      	mov	r1, r2
 800061c:	4a45      	ldr	r2, [pc, #276]	@ (8000734 <GPIO_Init+0x1cc>)
 800061e:	400b      	ands	r3, r1
 8000620:	60d3      	str	r3, [r2, #12]
            EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000622:	4b44      	ldr	r3, [pc, #272]	@ (8000734 <GPIO_Init+0x1cc>)
 8000624:	689b      	ldr	r3, [r3, #8]
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	7912      	ldrb	r2, [r2, #4]
 800062a:	4611      	mov	r1, r2
 800062c:	2201      	movs	r2, #1
 800062e:	408a      	lsls	r2, r1
 8000630:	4611      	mov	r1, r2
 8000632:	4a40      	ldr	r2, [pc, #256]	@ (8000734 <GPIO_Init+0x1cc>)
 8000634:	430b      	orrs	r3, r1
 8000636:	6093      	str	r3, [r2, #8]
 8000638:	e015      	b.n	8000666 <GPIO_Init+0xfe>
        }
        else {

            // Configure Both  FTSR, RTSR
            EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063a:	4b3e      	ldr	r3, [pc, #248]	@ (8000734 <GPIO_Init+0x1cc>)
 800063c:	689b      	ldr	r3, [r3, #8]
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	7912      	ldrb	r2, [r2, #4]
 8000642:	4611      	mov	r1, r2
 8000644:	2201      	movs	r2, #1
 8000646:	408a      	lsls	r2, r1
 8000648:	4611      	mov	r1, r2
 800064a:	4a3a      	ldr	r2, [pc, #232]	@ (8000734 <GPIO_Init+0x1cc>)
 800064c:	430b      	orrs	r3, r1
 800064e:	6093      	str	r3, [r2, #8]
            EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000650:	4b38      	ldr	r3, [pc, #224]	@ (8000734 <GPIO_Init+0x1cc>)
 8000652:	68db      	ldr	r3, [r3, #12]
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	7912      	ldrb	r2, [r2, #4]
 8000658:	4611      	mov	r1, r2
 800065a:	2201      	movs	r2, #1
 800065c:	408a      	lsls	r2, r1
 800065e:	4611      	mov	r1, r2
 8000660:	4a34      	ldr	r2, [pc, #208]	@ (8000734 <GPIO_Init+0x1cc>)
 8000662:	430b      	orrs	r3, r1
 8000664:	60d3      	str	r3, [r2, #12]
        }

        EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); // Unmask the interrupt for the pin
 8000666:	4b33      	ldr	r3, [pc, #204]	@ (8000734 <GPIO_Init+0x1cc>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	687a      	ldr	r2, [r7, #4]
 800066c:	7912      	ldrb	r2, [r2, #4]
 800066e:	4611      	mov	r1, r2
 8000670:	2201      	movs	r2, #1
 8000672:	408a      	lsls	r2, r1
 8000674:	4611      	mov	r1, r2
 8000676:	4a2f      	ldr	r2, [pc, #188]	@ (8000734 <GPIO_Init+0x1cc>)
 8000678:	430b      	orrs	r3, r1
 800067a:	6013      	str	r3, [r2, #0]

        uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4; // Determine the EXTI line register (0-3)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	791b      	ldrb	r3, [r3, #4]
 8000680:	089b      	lsrs	r3, r3, #2
 8000682:	72fb      	strb	r3, [r7, #11]
        uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4; // Determine the bit position within the register
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	791b      	ldrb	r3, [r3, #4]
 8000688:	f003 0303 	and.w	r3, r3, #3
 800068c:	72bb      	strb	r3, [r7, #10]
        SYSCFG_PCLK_EN();
 800068e:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <GPIO_Init+0x1d0>)
 8000690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000692:	4a29      	ldr	r2, [pc, #164]	@ (8000738 <GPIO_Init+0x1d0>)
 8000694:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000698:	6453      	str	r3, [r2, #68]	@ 0x44
        uint8_t port_code = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a27      	ldr	r2, [pc, #156]	@ (800073c <GPIO_Init+0x1d4>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d061      	beq.n	8000768 <GPIO_Init+0x200>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a25      	ldr	r2, [pc, #148]	@ (8000740 <GPIO_Init+0x1d8>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d040      	beq.n	8000730 <GPIO_Init+0x1c8>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a24      	ldr	r2, [pc, #144]	@ (8000744 <GPIO_Init+0x1dc>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d039      	beq.n	800072c <GPIO_Init+0x1c4>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a22      	ldr	r2, [pc, #136]	@ (8000748 <GPIO_Init+0x1e0>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d032      	beq.n	8000728 <GPIO_Init+0x1c0>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a21      	ldr	r2, [pc, #132]	@ (800074c <GPIO_Init+0x1e4>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d02b      	beq.n	8000724 <GPIO_Init+0x1bc>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1f      	ldr	r2, [pc, #124]	@ (8000750 <GPIO_Init+0x1e8>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d024      	beq.n	8000720 <GPIO_Init+0x1b8>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a1e      	ldr	r2, [pc, #120]	@ (8000754 <GPIO_Init+0x1ec>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d01d      	beq.n	800071c <GPIO_Init+0x1b4>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a1c      	ldr	r2, [pc, #112]	@ (8000758 <GPIO_Init+0x1f0>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d016      	beq.n	8000718 <GPIO_Init+0x1b0>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a1b      	ldr	r2, [pc, #108]	@ (800075c <GPIO_Init+0x1f4>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d00f      	beq.n	8000714 <GPIO_Init+0x1ac>
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	4a19      	ldr	r2, [pc, #100]	@ (8000760 <GPIO_Init+0x1f8>)
 80006fa:	4293      	cmp	r3, r2
 80006fc:	d008      	beq.n	8000710 <GPIO_Init+0x1a8>
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	4a18      	ldr	r2, [pc, #96]	@ (8000764 <GPIO_Init+0x1fc>)
 8000704:	4293      	cmp	r3, r2
 8000706:	d101      	bne.n	800070c <GPIO_Init+0x1a4>
 8000708:	230a      	movs	r3, #10
 800070a:	e02e      	b.n	800076a <GPIO_Init+0x202>
 800070c:	2300      	movs	r3, #0
 800070e:	e02c      	b.n	800076a <GPIO_Init+0x202>
 8000710:	2309      	movs	r3, #9
 8000712:	e02a      	b.n	800076a <GPIO_Init+0x202>
 8000714:	2308      	movs	r3, #8
 8000716:	e028      	b.n	800076a <GPIO_Init+0x202>
 8000718:	2307      	movs	r3, #7
 800071a:	e026      	b.n	800076a <GPIO_Init+0x202>
 800071c:	2306      	movs	r3, #6
 800071e:	e024      	b.n	800076a <GPIO_Init+0x202>
 8000720:	2305      	movs	r3, #5
 8000722:	e022      	b.n	800076a <GPIO_Init+0x202>
 8000724:	2304      	movs	r3, #4
 8000726:	e020      	b.n	800076a <GPIO_Init+0x202>
 8000728:	2303      	movs	r3, #3
 800072a:	e01e      	b.n	800076a <GPIO_Init+0x202>
 800072c:	2302      	movs	r3, #2
 800072e:	e01c      	b.n	800076a <GPIO_Init+0x202>
 8000730:	2301      	movs	r3, #1
 8000732:	e01a      	b.n	800076a <GPIO_Init+0x202>
 8000734:	40013c00 	.word	0x40013c00
 8000738:	40023800 	.word	0x40023800
 800073c:	40020000 	.word	0x40020000
 8000740:	40020400 	.word	0x40020400
 8000744:	40020800 	.word	0x40020800
 8000748:	40020c00 	.word	0x40020c00
 800074c:	40021000 	.word	0x40021000
 8000750:	40021400 	.word	0x40021400
 8000754:	40021800 	.word	0x40021800
 8000758:	40021c00 	.word	0x40021c00
 800075c:	40022000 	.word	0x40022000
 8000760:	40022400 	.word	0x40022400
 8000764:	40022800 	.word	0x40022800
 8000768:	2300      	movs	r3, #0
 800076a:	727b      	strb	r3, [r7, #9]
        SYSCFG->EXTICR[temp1] &= ~(0xF << (4 * temp2)); // Clear bits
 800076c:	4a6c      	ldr	r2, [pc, #432]	@ (8000920 <GPIO_Init+0x3b8>)
 800076e:	7afb      	ldrb	r3, [r7, #11]
 8000770:	3302      	adds	r3, #2
 8000772:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000776:	7abb      	ldrb	r3, [r7, #10]
 8000778:	009b      	lsls	r3, r3, #2
 800077a:	210f      	movs	r1, #15
 800077c:	fa01 f303 	lsl.w	r3, r1, r3
 8000780:	43db      	mvns	r3, r3
 8000782:	4618      	mov	r0, r3
 8000784:	4966      	ldr	r1, [pc, #408]	@ (8000920 <GPIO_Init+0x3b8>)
 8000786:	7afb      	ldrb	r3, [r7, #11]
 8000788:	4002      	ands	r2, r0
 800078a:	3302      	adds	r3, #2
 800078c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        SYSCFG->EXTICR[temp1] |= port_code << (4 *temp2);
 8000790:	4a63      	ldr	r2, [pc, #396]	@ (8000920 <GPIO_Init+0x3b8>)
 8000792:	7afb      	ldrb	r3, [r7, #11]
 8000794:	3302      	adds	r3, #2
 8000796:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800079a:	7a79      	ldrb	r1, [r7, #9]
 800079c:	7abb      	ldrb	r3, [r7, #10]
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	fa01 f303 	lsl.w	r3, r1, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	495e      	ldr	r1, [pc, #376]	@ (8000920 <GPIO_Init+0x3b8>)
 80007a8:	7afb      	ldrb	r3, [r7, #11]
 80007aa:	4302      	orrs	r2, r0
 80007ac:	3302      	adds	r3, #2
 80007ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    }

    temp = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]

    temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	7a1b      	ldrb	r3, [r3, #8]
 80007ba:	461a      	mov	r2, r3
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	791b      	ldrb	r3, [r3, #4]
 80007c0:	fa02 f303 	lsl.w	r3, r2, r3
 80007c4:	60fb      	str	r3, [r7, #12]
    pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bit
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	685a      	ldr	r2, [r3, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	791b      	ldrb	r3, [r3, #4]
 80007d0:	4619      	mov	r1, r3
 80007d2:	2301      	movs	r3, #1
 80007d4:	408b      	lsls	r3, r1
 80007d6:	43db      	mvns	r3, r3
 80007d8:	4619      	mov	r1, r3
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	400a      	ands	r2, r1
 80007e0:	605a      	str	r2, [r3, #4]
    pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	6859      	ldr	r1, [r3, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	68fa      	ldr	r2, [r7, #12]
 80007ee:	430a      	orrs	r2, r1
 80007f0:	605a      	str	r2, [r3, #4]

    temp = 0;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]

    temp =pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2* pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	799b      	ldrb	r3, [r3, #6]
 80007fa:	461a      	mov	r2, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	791b      	ldrb	r3, [r3, #4]
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	fa02 f303 	lsl.w	r3, r2, r3
 8000806:	60fb      	str	r3, [r7, #12]
    pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	689a      	ldr	r2, [r3, #8]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	791b      	ldrb	r3, [r3, #4]
 8000812:	005b      	lsls	r3, r3, #1
 8000814:	2103      	movs	r1, #3
 8000816:	fa01 f303 	lsl.w	r3, r1, r3
 800081a:	43db      	mvns	r3, r3
 800081c:	4619      	mov	r1, r3
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	400a      	ands	r2, r1
 8000824:	609a      	str	r2, [r3, #8]
    pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	6899      	ldr	r1, [r3, #8]
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	68fa      	ldr	r2, [r7, #12]
 8000832:	430a      	orrs	r2, r1
 8000834:	609a      	str	r2, [r3, #8]

    temp = 0;
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]

    temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	79db      	ldrb	r3, [r3, #7]
 800083e:	461a      	mov	r2, r3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	791b      	ldrb	r3, [r3, #4]
 8000844:	005b      	lsls	r3, r3, #1
 8000846:	fa02 f303 	lsl.w	r3, r2, r3
 800084a:	60fb      	str	r3, [r7, #12]
    pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	68da      	ldr	r2, [r3, #12]
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	791b      	ldrb	r3, [r3, #4]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	2103      	movs	r1, #3
 800085a:	fa01 f303 	lsl.w	r3, r1, r3
 800085e:	43db      	mvns	r3, r3
 8000860:	4619      	mov	r1, r3
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	400a      	ands	r2, r1
 8000868:	60da      	str	r2, [r3, #12]
    pGPIOHandle->pGPIOx->PUPDR |= temp;
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	68d9      	ldr	r1, [r3, #12]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	68fa      	ldr	r2, [r7, #12]
 8000876:	430a      	orrs	r2, r1
 8000878:	60da      	str	r2, [r3, #12]

    temp = 0;
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
    if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT) {
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	795b      	ldrb	r3, [r3, #5]
 8000882:	2b02      	cmp	r3, #2
 8000884:	d148      	bne.n	8000918 <GPIO_Init+0x3b0>
        if ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) < 8) {
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	791b      	ldrb	r3, [r3, #4]
 800088a:	2b07      	cmp	r3, #7
 800088c:	d822      	bhi.n	80008d4 <GPIO_Init+0x36c>
            temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	7a5b      	ldrb	r3, [r3, #9]
 8000892:	461a      	mov	r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	791b      	ldrb	r3, [r3, #4]
 8000898:	009b      	lsls	r3, r3, #2
 800089a:	fa02 f303 	lsl.w	r3, r2, r3
 800089e:	60fb      	str	r3, [r7, #12]
            pGPIOHandle->pGPIOx->AFR[0] &= ~(0xF << (4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Clear the bits
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	6a1a      	ldr	r2, [r3, #32]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	791b      	ldrb	r3, [r3, #4]
 80008aa:	009b      	lsls	r3, r3, #2
 80008ac:	210f      	movs	r1, #15
 80008ae:	fa01 f303 	lsl.w	r3, r1, r3
 80008b2:	43db      	mvns	r3, r3
 80008b4:	4619      	mov	r1, r3
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	400a      	ands	r2, r1
 80008bc:	621a      	str	r2, [r3, #32]
            pGPIOHandle->pGPIOx->AFR[0] |= temp;
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	6a19      	ldr	r1, [r3, #32]
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	68fa      	ldr	r2, [r7, #12]
 80008ca:	430a      	orrs	r2, r1
 80008cc:	621a      	str	r2, [r3, #32]
            temp = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	60fb      	str	r3, [r7, #12]
            temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8));
            pGPIOHandle->pGPIOx->AFR[1] &= ~(0xF << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8))); // Clear the bits
            pGPIOHandle->pGPIOx->AFR[1] |= temp;
        }
    }
}
 80008d2:	e021      	b.n	8000918 <GPIO_Init+0x3b0>
            temp = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8));
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	7a5b      	ldrb	r3, [r3, #9]
 80008d8:	461a      	mov	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	791b      	ldrb	r3, [r3, #4]
 80008de:	3b08      	subs	r3, #8
 80008e0:	009b      	lsls	r3, r3, #2
 80008e2:	fa02 f303 	lsl.w	r3, r2, r3
 80008e6:	60fb      	str	r3, [r7, #12]
            pGPIOHandle->pGPIOx->AFR[1] &= ~(0xF << (4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8))); // Clear the bits
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	791b      	ldrb	r3, [r3, #4]
 80008f2:	3b08      	subs	r3, #8
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	210f      	movs	r1, #15
 80008f8:	fa01 f303 	lsl.w	r3, r1, r3
 80008fc:	43db      	mvns	r3, r3
 80008fe:	4619      	mov	r1, r3
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	400a      	ands	r2, r1
 8000906:	625a      	str	r2, [r3, #36]	@ 0x24
            pGPIOHandle->pGPIOx->AFR[1] |= temp;
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	430a      	orrs	r2, r1
 8000916:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000918:	bf00      	nop
 800091a:	3710      	adds	r7, #16
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	40013800 	.word	0x40013800

08000924 <I2C_Init>:

#include "stm32f746xx_i2c_driver.h"
static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx);
static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx);
static  void I2C_ExecuteAddressPhase(I2C_RegDef_t *pI2Cx, uint8_t SlaveAddr);
void I2C_Init(I2C_Handle_t *pI2CHandle) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]

    uint32_t tempreg = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	60fb      	str	r3, [r7, #12]

    // Enable the I2C1 peripheral clock
    I2C_PeriClockControl(pI2CHandle->pI2Cx , ENABLE);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	2101      	movs	r1, #1
 8000936:	4618      	mov	r0, r3
 8000938:	f000 f8e6 	bl	8000b08 <I2C_PeriClockControl>

    tempreg |= pI2CHandle->I2C_Config.I2C_DeviceAddress << 1; // Shift left to set the address in the correct position
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	7a1b      	ldrb	r3, [r3, #8]
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	68fa      	ldr	r2, [r7, #12]
 8000944:	4313      	orrs	r3, r2
 8000946:	60fb      	str	r3, [r7, #12]
    tempreg |= (1 << 15); // Set the ADDR bit in the OAR1 register
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800094e:	60fb      	str	r3, [r7, #12]
    pI2CHandle->pI2Cx->OAR1 |= tempreg; // Set the device address in the OAR1 register
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	6899      	ldr	r1, [r3, #8]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	68fa      	ldr	r2, [r7, #12]
 800095c:	430a      	orrs	r2, r1
 800095e:	609a      	str	r2, [r3, #8]

    tempreg = 0;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
    if(pI2CHandle->I2C_Config.I2C_SCLSpeed == I2C_SCL_SPEED_SM) {
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	685b      	ldr	r3, [r3, #4]
 8000968:	4a2d      	ldr	r2, [pc, #180]	@ (8000a20 <I2C_Init+0xfc>)
 800096a:	4293      	cmp	r3, r2
 800096c:	d118      	bne.n	80009a0 <I2C_Init+0x7c>
        tempreg |= (0 << I2C_TIMINGR_PRESC); // Set the SCL speed to Standard Mode
        tempreg |= (0x04 << I2C_TIMINGR_SCLDEL); // Set the SCL low period
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000974:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x02 << I2C_TIMINGR_SDADEL); // Set the SCL high period
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800097c:	60fb      	str	r3, [r7, #12]
        tempreg |= (0xF << I2C_TIMINGR_SCLH); // Set the SCL high time
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	f443 6370 	orr.w	r3, r3, #3840	@ 0xf00
 8000984:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x13 << I2C_TIMINGR_SCLL); // Set the SCL low time
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	f043 0313 	orr.w	r3, r3, #19
 800098c:	60fb      	str	r3, [r7, #12]

        pI2CHandle->pI2Cx->TIMINGR |= tempreg; // Write the timing configuration to the TIMINGR register
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	6919      	ldr	r1, [r3, #16]
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	68fa      	ldr	r2, [r7, #12]
 800099a:	430a      	orrs	r2, r1
 800099c:	611a      	str	r2, [r3, #16]
        tempreg |= (0x09 << I2C_TIMINGR_SCLH); // Set the SCL high time
        tempreg |= (0x13 << I2C_TIMINGR_SCLL); // Set the SCL low time

        pI2CHandle->pI2Cx->TIMINGR |= tempreg; // Write the timing configuration to the TIMINGR register
    }
}
 800099e:	e03a      	b.n	8000a16 <I2C_Init+0xf2>
    } else if(pI2CHandle->I2C_Config.I2C_SCLSpeed == I2C_SCL_SPEED_FM2K) {
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	4a1f      	ldr	r2, [pc, #124]	@ (8000a24 <I2C_Init+0x100>)
 80009a6:	4293      	cmp	r3, r2
 80009a8:	d118      	bne.n	80009dc <I2C_Init+0xb8>
        tempreg |= (0x03 << I2C_TIMINGR_SCLDEL); // Set the SCL low period
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80009b0:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x01 << I2C_TIMINGR_SDADEL); // Set the SCL high period
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009b8:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x13 << I2C_TIMINGR_SCLH); // Set the SCL high time
 80009ba:	68fb      	ldr	r3, [r7, #12]
 80009bc:	f443 5398 	orr.w	r3, r3, #4864	@ 0x1300
 80009c0:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x2F << I2C_TIMINGR_SCLL); // Set the SCL low time
 80009c2:	68fb      	ldr	r3, [r7, #12]
 80009c4:	f043 032f 	orr.w	r3, r3, #47	@ 0x2f
 80009c8:	60fb      	str	r3, [r7, #12]
        pI2CHandle->pI2Cx->TIMINGR |= tempreg; // Write the timing configuration to the TIMINGR register
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	6919      	ldr	r1, [r3, #16]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	68fa      	ldr	r2, [r7, #12]
 80009d6:	430a      	orrs	r2, r1
 80009d8:	611a      	str	r2, [r3, #16]
}
 80009da:	e01c      	b.n	8000a16 <I2C_Init+0xf2>
    } else if(pI2CHandle->I2C_Config.I2C_SCLSpeed == I2C_SCL_SPEED_FM4K) {
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	4a11      	ldr	r2, [pc, #68]	@ (8000a28 <I2C_Init+0x104>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d117      	bne.n	8000a16 <I2C_Init+0xf2>
        tempreg |= (0x03 << I2C_TIMINGR_SCLDEL); // Set the SCL low period
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80009ec:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x01 << I2C_TIMINGR_SDADEL); // Set the SCL high period
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009f4:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x09 << I2C_TIMINGR_SCLH); // Set the SCL high time
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	f443 6310 	orr.w	r3, r3, #2304	@ 0x900
 80009fc:	60fb      	str	r3, [r7, #12]
        tempreg |= (0x13 << I2C_TIMINGR_SCLL); // Set the SCL low time
 80009fe:	68fb      	ldr	r3, [r7, #12]
 8000a00:	f043 0313 	orr.w	r3, r3, #19
 8000a04:	60fb      	str	r3, [r7, #12]
        pI2CHandle->pI2Cx->TIMINGR |= tempreg; // Write the timing configuration to the TIMINGR register
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	6919      	ldr	r1, [r3, #16]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	68fa      	ldr	r2, [r7, #12]
 8000a12:	430a      	orrs	r2, r1
 8000a14:	611a      	str	r2, [r3, #16]
}
 8000a16:	bf00      	nop
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	000186a0 	.word	0x000186a0
 8000a24:	00030d40 	.word	0x00030d40
 8000a28:	00061a80 	.word	0x00061a80

08000a2c <I2C_MasterSendData>:

void I2C_MasterSendData(I2C_Handle_t *pI2CHandle, uint8_t *pTxBuffer, uint32_t Len, uint8_t SlaveAddr) {
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	60f8      	str	r0, [r7, #12]
 8000a34:	60b9      	str	r1, [r7, #8]
 8000a36:	607a      	str	r2, [r7, #4]
 8000a38:	70fb      	strb	r3, [r7, #3]

 // 1. Clear and configure CR2 with address, byte count, and direction
    uint32_t temp = pI2CHandle->pI2Cx->CR2;
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	685b      	ldr	r3, [r3, #4]
 8000a40:	613b      	str	r3, [r7, #16]
     * - SADD: 7 bits for slave address
     * - NBYTES: 8 bits for number of bytes to transfer
     * - RD_WRN: 1 (set) for read
     * - RD_WRN: 0 (clear) for write
     */
    temp &= ~((0x7F << I2C_CR2_SADD) | (0xFF << I2C_CR2_NBYTES) | (1 << I2C_CR2_RD_WRN));
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	4b21      	ldr	r3, [pc, #132]	@ (8000acc <I2C_MasterSendData+0xa0>)
 8000a46:	4013      	ands	r3, r2
 8000a48:	613b      	str	r3, [r7, #16]
    temp |= ((SlaveAddr << 1) << I2C_CR2_SADD); // 7-bit address shifted
 8000a4a:	78fb      	ldrb	r3, [r7, #3]
 8000a4c:	005b      	lsls	r3, r3, #1
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	4313      	orrs	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
   // temp |= (Len << I2C_CR2_NBYTES);            // Number of bytes
    temp |= (1 << I2C_CR2_AUTOEND);            // Auto-end mode
 8000a54:	693b      	ldr	r3, [r7, #16]
 8000a56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a5a:	613b      	str	r3, [r7, #16]
    pI2CHandle->pI2Cx->CR2 = temp;
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	693a      	ldr	r2, [r7, #16]
 8000a62:	605a      	str	r2, [r3, #4]

    // 2. Generate START condition
    I2C_GenerateStartCondition(pI2CHandle->pI2Cx);
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f000 f8bd 	bl	8000be8 <I2C_GenerateStartCondition>

    // 3. Send data bytes
    for(uint32_t i = 0; i < Len; i++) {
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
 8000a72:	e013      	b.n	8000a9c <I2C_MasterSendData+0x70>
        // Wait until TXE flag is set
        while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_TXE)) {
 8000a74:	bf00      	nop
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2101      	movs	r1, #1
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f000 f8d1 	bl	8000c24 <I2C_GetFlagStatus>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d0f6      	beq.n	8000a76 <I2C_MasterSendData+0x4a>
            // Consider adding a timeout here
        }
        // Send data byte
        pI2CHandle->pI2Cx->TXDR = pTxBuffer[i];
 8000a88:	68ba      	ldr	r2, [r7, #8]
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	781a      	ldrb	r2, [r3, #0]
 8000a90:	68fb      	ldr	r3, [r7, #12]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	629a      	str	r2, [r3, #40]	@ 0x28
    for(uint32_t i = 0; i < Len; i++) {
 8000a96:	697b      	ldr	r3, [r7, #20]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	617b      	str	r3, [r7, #20]
 8000a9c:	697a      	ldr	r2, [r7, #20]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	429a      	cmp	r2, r3
 8000aa2:	d3e7      	bcc.n	8000a74 <I2C_MasterSendData+0x48>
    }

    // 4. In auto-end mode, STOP is generated automatically after the last byte
    // Wait for STOPF flag
    while (!I2C_GetFlagStatus(pI2CHandle->pI2Cx, I2C_FLAG_STOPF));
 8000aa4:	bf00      	nop
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	2120      	movs	r1, #32
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 f8b9 	bl	8000c24 <I2C_GetFlagStatus>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d0f6      	beq.n	8000aa6 <I2C_MasterSendData+0x7a>
    
    I2C_GenerateStopCondition(pI2CHandle->pI2Cx);
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4618      	mov	r0, r3
 8000abe:	f000 f8a2 	bl	8000c06 <I2C_GenerateStopCondition>
//    pI2CHandle->pI2Cx->ICR |= (1 << 5); // STOPF bit position in ICR




}
 8000ac2:	bf00      	nop
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	ff00fb80 	.word	0xff00fb80

08000ad0 <I2C_PeripheralControl>:
void I2C_PeripheralControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi) {
 8000ad0:	b480      	push	{r7}
 8000ad2:	b083      	sub	sp, #12
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
 8000ad8:	460b      	mov	r3, r1
 8000ada:	70fb      	strb	r3, [r7, #3]
    if (EnorDi == ENABLE) {
 8000adc:	78fb      	ldrb	r3, [r7, #3]
 8000ade:	2b01      	cmp	r3, #1
 8000ae0:	d106      	bne.n	8000af0 <I2C_PeripheralControl+0x20>
        // Enable the I2C peripheral
        pI2Cx->CR1 |= (1 << 0); // Set the PE bit in CR1 register
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f043 0201 	orr.w	r2, r3, #1
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	601a      	str	r2, [r3, #0]
    } else {
        // Disable the I2C peripheral
        pI2Cx->CR1 &= ~(1 << 0); // Clear the PE bit in CR1 register
    }
}
 8000aee:	e005      	b.n	8000afc <I2C_PeripheralControl+0x2c>
        pI2Cx->CR1 &= ~(1 << 0); // Clear the PE bit in CR1 register
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f023 0201 	bic.w	r2, r3, #1
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	601a      	str	r2, [r3, #0]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr
	...

08000b08 <I2C_PeriClockControl>:

void I2C_PeriClockControl(I2C_RegDef_t *pI2Cx, uint8_t EnorDi) {
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	460b      	mov	r3, r1
 8000b12:	70fb      	strb	r3, [r7, #3]
    if (EnorDi == ENABLE) {
 8000b14:	78fb      	ldrb	r3, [r7, #3]
 8000b16:	2b01      	cmp	r3, #1
 8000b18:	d12b      	bne.n	8000b72 <I2C_PeriClockControl+0x6a>
        // Enable the clock for the I2C peripheral
        if (pI2Cx == I2C1) {
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4a2d      	ldr	r2, [pc, #180]	@ (8000bd4 <I2C_PeriClockControl+0xcc>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d106      	bne.n	8000b30 <I2C_PeriClockControl+0x28>
            I2C1_PCLK_EN();
 8000b22:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b26:	4a2c      	ldr	r2, [pc, #176]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b28:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b2c:	6413      	str	r3, [r2, #64]	@ 0x40
        }
        else if (pI2Cx == I2C4) {
            I2C4_PCLK_DI();
        }
    }
}
 8000b2e:	e04b      	b.n	8000bc8 <I2C_PeriClockControl+0xc0>
        else if (pI2Cx == I2C2) {
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	4a2a      	ldr	r2, [pc, #168]	@ (8000bdc <I2C_PeriClockControl+0xd4>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d106      	bne.n	8000b46 <I2C_PeriClockControl+0x3e>
            I2C2_PCLK_EN();
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b3c:	4a26      	ldr	r2, [pc, #152]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b42:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b44:	e040      	b.n	8000bc8 <I2C_PeriClockControl+0xc0>
        else if (pI2Cx == I2C3) {
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4a25      	ldr	r2, [pc, #148]	@ (8000be0 <I2C_PeriClockControl+0xd8>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d106      	bne.n	8000b5c <I2C_PeriClockControl+0x54>
            I2C3_PCLK_EN();
 8000b4e:	4b22      	ldr	r3, [pc, #136]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b52:	4a21      	ldr	r2, [pc, #132]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000b58:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b5a:	e035      	b.n	8000bc8 <I2C_PeriClockControl+0xc0>
        else if (pI2Cx == I2C4) {
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	4a21      	ldr	r2, [pc, #132]	@ (8000be4 <I2C_PeriClockControl+0xdc>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d131      	bne.n	8000bc8 <I2C_PeriClockControl+0xc0>
            I2C4_PCLK_EN();
 8000b64:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b68:	4a1b      	ldr	r2, [pc, #108]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b6e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b70:	e02a      	b.n	8000bc8 <I2C_PeriClockControl+0xc0>
        if (pI2Cx == I2C1) {
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	4a17      	ldr	r2, [pc, #92]	@ (8000bd4 <I2C_PeriClockControl+0xcc>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d106      	bne.n	8000b88 <I2C_PeriClockControl+0x80>
            I2C1_PCLK_DI();
 8000b7a:	4b17      	ldr	r3, [pc, #92]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7e:	4a16      	ldr	r2, [pc, #88]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b80:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8000b84:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b86:	e01f      	b.n	8000bc8 <I2C_PeriClockControl+0xc0>
        else if (pI2Cx == I2C2) {
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4a14      	ldr	r2, [pc, #80]	@ (8000bdc <I2C_PeriClockControl+0xd4>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d106      	bne.n	8000b9e <I2C_PeriClockControl+0x96>
            I2C2_PCLK_DI();
 8000b90:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b94:	4a10      	ldr	r2, [pc, #64]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000b96:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000b9a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b9c:	e014      	b.n	8000bc8 <I2C_PeriClockControl+0xc0>
        else if (pI2Cx == I2C3) {
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a0f      	ldr	r2, [pc, #60]	@ (8000be0 <I2C_PeriClockControl+0xd8>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d106      	bne.n	8000bb4 <I2C_PeriClockControl+0xac>
            I2C3_PCLK_DI();
 8000ba6:	4b0c      	ldr	r3, [pc, #48]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000baa:	4a0b      	ldr	r2, [pc, #44]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000bac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8000bb0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000bb2:	e009      	b.n	8000bc8 <I2C_PeriClockControl+0xc0>
        else if (pI2Cx == I2C4) {
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4a0b      	ldr	r2, [pc, #44]	@ (8000be4 <I2C_PeriClockControl+0xdc>)
 8000bb8:	4293      	cmp	r3, r2
 8000bba:	d105      	bne.n	8000bc8 <I2C_PeriClockControl+0xc0>
            I2C4_PCLK_DI();
 8000bbc:	4b06      	ldr	r3, [pc, #24]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc0:	4a05      	ldr	r2, [pc, #20]	@ (8000bd8 <I2C_PeriClockControl+0xd0>)
 8000bc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000bc6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bc80      	pop	{r7}
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	40005400 	.word	0x40005400
 8000bd8:	40023800 	.word	0x40023800
 8000bdc:	40005800 	.word	0x40005800
 8000be0:	40005c00 	.word	0x40005c00
 8000be4:	40006000 	.word	0x40006000

08000be8 <I2C_GenerateStartCondition>:
static void I2C_GenerateStartCondition(I2C_RegDef_t *pI2Cx) {
 8000be8:	b480      	push	{r7}
 8000bea:	b083      	sub	sp, #12
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    // Generate a START condition
    pI2Cx->CR2 |= (1 << I2C_CR2_START);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	605a      	str	r2, [r3, #4]
 
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bc80      	pop	{r7}
 8000c04:	4770      	bx	lr

08000c06 <I2C_GenerateStopCondition>:
    pI2Cx->CR2 |= SlaveAddr; // Set the address in the CR2 register


}

static void I2C_GenerateStopCondition(I2C_RegDef_t *pI2Cx) {
 8000c06:	b480      	push	{r7}
 8000c08:	b083      	sub	sp, #12
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
    // Generate a STOP condition
    pI2Cx->CR2 |= (1 << I2C_CR2_STOP);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	605a      	str	r2, [r3, #4]
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr

08000c24 <I2C_GetFlagStatus>:


uint8_t I2C_GetFlagStatus(I2C_RegDef_t *pI2Cx, uint32_t FlagName) {
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
    if (pI2Cx->ISR & FlagName) {
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	699a      	ldr	r2, [r3, #24]
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	4013      	ands	r3, r2
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <I2C_GetFlagStatus+0x1a>
        return 1; // Flag is set
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e000      	b.n	8000c40 <I2C_GetFlagStatus+0x1c>
    } else {
        return 0; // Flag is not set
 8000c3e:	2300      	movs	r3, #0
    }
 8000c40:	4618      	mov	r0, r3
 8000c42:	370c      	adds	r7, #12
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr
	...

08000c4c <__libc_init_array>:
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	4d0d      	ldr	r5, [pc, #52]	@ (8000c84 <__libc_init_array+0x38>)
 8000c50:	4c0d      	ldr	r4, [pc, #52]	@ (8000c88 <__libc_init_array+0x3c>)
 8000c52:	1b64      	subs	r4, r4, r5
 8000c54:	10a4      	asrs	r4, r4, #2
 8000c56:	2600      	movs	r6, #0
 8000c58:	42a6      	cmp	r6, r4
 8000c5a:	d109      	bne.n	8000c70 <__libc_init_array+0x24>
 8000c5c:	4d0b      	ldr	r5, [pc, #44]	@ (8000c8c <__libc_init_array+0x40>)
 8000c5e:	4c0c      	ldr	r4, [pc, #48]	@ (8000c90 <__libc_init_array+0x44>)
 8000c60:	f000 f818 	bl	8000c94 <_init>
 8000c64:	1b64      	subs	r4, r4, r5
 8000c66:	10a4      	asrs	r4, r4, #2
 8000c68:	2600      	movs	r6, #0
 8000c6a:	42a6      	cmp	r6, r4
 8000c6c:	d105      	bne.n	8000c7a <__libc_init_array+0x2e>
 8000c6e:	bd70      	pop	{r4, r5, r6, pc}
 8000c70:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c74:	4798      	blx	r3
 8000c76:	3601      	adds	r6, #1
 8000c78:	e7ee      	b.n	8000c58 <__libc_init_array+0xc>
 8000c7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c7e:	4798      	blx	r3
 8000c80:	3601      	adds	r6, #1
 8000c82:	e7f2      	b.n	8000c6a <__libc_init_array+0x1e>
 8000c84:	08000cb4 	.word	0x08000cb4
 8000c88:	08000cb4 	.word	0x08000cb4
 8000c8c:	08000cb4 	.word	0x08000cb4
 8000c90:	08000cb8 	.word	0x08000cb8

08000c94 <_init>:
 8000c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c96:	bf00      	nop
 8000c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000c9a:	bc08      	pop	{r3}
 8000c9c:	469e      	mov	lr, r3
 8000c9e:	4770      	bx	lr

08000ca0 <_fini>:
 8000ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ca2:	bf00      	nop
 8000ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000ca6:	bc08      	pop	{r3}
 8000ca8:	469e      	mov	lr, r3
 8000caa:	4770      	bx	lr
