Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 25 18:24:16 2019
| Host         : DESKTOP-AOQ4M3I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3881 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.174        0.000                      0                28504        0.020        0.000                      0                28504        3.000        0.000                       0                  3887  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_in                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.174        0.000                      0                28504        0.094        0.000                      0                28504        3.750        0.000                       0                  3883  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.175        0.000                      0                28504        0.094        0.000                      0                28504        3.750        0.000                       0                  3883  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.174        0.000                      0                28504        0.020        0.000                      0                28504  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.174        0.000                      0                28504        0.020        0.000                      0                28504  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_in
  To Clock:  clock_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.889    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.807    dap/bf/instMem_reg_r1_5952_6015_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.889    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.807    dap/bf/instMem_reg_r1_5952_6015_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.815    dap/bf/instMem_reg_r1_10944_11007_7_7/DP
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.815    dap/bf/instMem_reg_r1_10944_11007_7_7/SP
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.678    dap/bf/instMem_reg_r1_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.678    dap/bf/instMem_reg_r1_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.908    dap/bf/instMem_reg_r1_16256_16319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.908    dap/bf/instMem_reg_r1_16256_16319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5120_5183_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5120_5183_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dap/bf/stdoutData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.559    -0.588    dap/bf/clk_out1
    SLICE_X11Y20         FDRE                                         r  dap/bf/stdoutData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dap/bf/stdoutData_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.337    dap/fifoBfToUart/mem_reg_0_15_0_5/DIC0
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.827    -0.828    dap/fifoBfToUart/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.253    -0.575    
    SLICE_X10Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.431    dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y23     dap/bf/branchJump_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y34     dap/bf/branchStackData_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34     dap/bf/branchStackData_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y33     dap/bf/branchStackData_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y37     dap/bf/instMem_reg_r1_1088_1151_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y26     dap/bf/instMem_reg_r1_14400_14463_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y26     dap/bf/instMem_reg_r1_14400_14463_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y26     dap/bf/instMem_reg_r1_14400_14463_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y49     dap/bf/instMem_reg_r1_12096_12159_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y49     dap/bf/instMem_reg_r1_12096_12159_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y16     dap/bf/instMem_reg_r1_14400_14463_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y16     dap/bf/instMem_reg_r1_14400_14463_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y15     dap/bf/instMem_reg_r1_3200_3263_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y15     dap/bf/instMem_reg_r1_3200_3263_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     dap/bf/instMem_reg_r1_3200_3263_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     dap/bf/instMem_reg_r1_3200_3263_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5952_6015_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5952_6015_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.898    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.816    dap/bf/instMem_reg_r1_10944_11007_7_7/DP
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.898    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.816    dap/bf/instMem_reg_r1_10944_11007_7_7/SP
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.915    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.679    dap/bf/instMem_reg_r1_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.915    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.679    dap/bf/instMem_reg_r1_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.679    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.991    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.909    dap/bf/instMem_reg_r1_16256_16319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.991    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.909    dap/bf/instMem_reg_r1_16256_16319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.891    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.809    dap/bf/instMem_reg_r1_5120_5183_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.891    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.809    dap/bf/instMem_reg_r1_5120_5183_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.809    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dap/bf/stdoutData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.559    -0.588    dap/bf/clk_out1
    SLICE_X11Y20         FDRE                                         r  dap/bf/stdoutData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dap/bf/stdoutData_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.337    dap/fifoBfToUart/mem_reg_0_15_0_5/DIC0
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.827    -0.828    dap/fifoBfToUart/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.253    -0.575    
    SLICE_X10Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.431    dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.257    dap/bf/instMem_reg_r2_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.263    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y25     dap/bf/branchJumpNest_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y23     dap/bf/branchJump_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y34     dap/bf/branchStackData_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y34     dap/bf/branchStackData_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y33     dap/bf/branchStackData_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y28     dap/bf/instMem_reg_r1_1088_1151_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y37     dap/bf/instMem_reg_r1_1088_1151_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y26     dap/bf/instMem_reg_r1_14400_14463_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y26     dap/bf/instMem_reg_r1_14400_14463_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y26     dap/bf/instMem_reg_r1_14400_14463_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y49     dap/bf/instMem_reg_r1_12096_12159_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y49     dap/bf/instMem_reg_r1_12096_12159_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y11     dap/bf/instMem_reg_r1_13184_13247_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y16     dap/bf/instMem_reg_r1_14400_14463_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y16     dap/bf/instMem_reg_r1_14400_14463_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y15     dap/bf/instMem_reg_r1_3200_3263_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y15     dap/bf/instMem_reg_r1_3200_3263_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     dap/bf/instMem_reg_r1_3200_3263_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     dap/bf/instMem_reg_r1_3200_3263_7_7/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.889    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.807    dap/bf/instMem_reg_r1_5952_6015_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.889    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.807    dap/bf/instMem_reg_r1_5952_6015_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.815    dap/bf/instMem_reg_r1_10944_11007_7_7/DP
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.815    dap/bf/instMem_reg_r1_10944_11007_7_7/SP
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.678    dap/bf/instMem_reg_r1_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.678    dap/bf/instMem_reg_r1_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.908    dap/bf/instMem_reg_r1_16256_16319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.908    dap/bf/instMem_reg_r1_16256_16319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5120_5183_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5120_5183_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dap/bf/stdoutData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.559    -0.588    dap/bf/clk_out1
    SLICE_X11Y20         FDRE                                         r  dap/bf/stdoutData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dap/bf/stdoutData_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.337    dap/fifoBfToUart/mem_reg_0_15_0_5/DIC0
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.827    -0.828    dap/fifoBfToUart/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X10Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.357    dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/DP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.889    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.807    dap/bf/instMem_reg_r1_5952_6015_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.456ns (4.783%)  route 9.077ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 8.479 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         9.077     8.633    dap/bf/instMem_reg_r1_5952_6015_6_6/A3
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.431     8.479    dap/bf/instMem_reg_r1_5952_6015_6_6/WCLK
    SLICE_X14Y65         RAMD64E                                      r  dap/bf/instMem_reg_r1_5952_6015_6_6/SP/CLK
                         clock pessimism              0.485     8.964    
                         clock uncertainty           -0.074     8.889    
    SLICE_X14Y65         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.807    dap/bf/instMem_reg_r1_5952_6015_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.807    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/DP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.815    dap/bf/instMem_reg_r1_10944_11007_7_7/DP
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.532ns  (logic 0.456ns (4.784%)  route 9.076ns (95.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.076     8.637    dap/bf/instMem_reg_r1_10944_11007_7_7/A3
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.439     8.487    dap/bf/instMem_reg_r1_10944_11007_7_7/WCLK
    SLICE_X50Y54         RAMD64E                                      r  dap/bf/instMem_reg_r1_10944_11007_7_7/SP/CLK
                         clock pessimism              0.485     8.972    
                         clock uncertainty           -0.074     8.897    
    SLICE_X50Y54         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.815    dap/bf/instMem_reg_r1_10944_11007_7_7/SP
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/DP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.678    dap/bf/instMem_reg_r1_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 0.456ns (4.870%)  route 8.908ns (95.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.554    -0.913    dap/bf/clk_out1
    SLICE_X44Y51         FDRE                                         r  dap/bf/programAddr_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.457 r  dap/bf/programAddr_reg[5]_rep__0/Q
                         net (fo=442, routed)         8.908     8.451    dap/bf/instMem_reg_r1_256_319_6_6/A5
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.455     8.504    dap/bf/instMem_reg_r1_256_319_6_6/WCLK
    SLICE_X10Y49         RAMD64E                                      r  dap/bf/instMem_reg_r1_256_319_6_6/SP/CLK
                         clock pessimism              0.485     8.988    
                         clock uncertainty           -0.074     8.914    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236     8.678    dap/bf/instMem_reg_r1_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.678    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/DP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.908    dap/bf/instMem_reg_r1_16256_16319_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 0.456ns (4.777%)  route 9.089ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.572    -0.895    dap/bf/clk_out1
    SLICE_X48Y44         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.439 r  dap/bf/programAddr_reg[3]_rep__0/Q
                         net (fo=363, routed)         9.089     8.650    dap/bf/instMem_reg_r1_16256_16319_6_6/A3
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.452     8.501    dap/bf/instMem_reg_r1_16256_16319_6_6/WCLK
    SLICE_X56Y37         RAMD64E                                      r  dap/bf/instMem_reg_r1_16256_16319_6_6/SP/CLK
                         clock pessimism              0.564     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X56Y37         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.908    dap/bf/instMem_reg_r1_16256_16319_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.908    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/DP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5120_5183_6_6/DP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dap/bf/programAddr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 0.456ns (4.830%)  route 8.986ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.567    -0.900    dap/bf/clk_out1
    SLICE_X41Y42         FDRE                                         r  dap/bf/programAddr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  dap/bf/programAddr_reg[3]_rep__1/Q
                         net (fo=363, routed)         8.986     8.542    dap/bf/instMem_reg_r1_5120_5183_6_6/A3
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_in (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        1.432     8.480    dap/bf/instMem_reg_r1_5120_5183_6_6/WCLK
    SLICE_X14Y63         RAMD64E                                      r  dap/bf/instMem_reg_r1_5120_5183_6_6/SP/CLK
                         clock pessimism              0.485     8.965    
                         clock uncertainty           -0.074     8.890    
    SLICE_X14Y63         RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.082     8.808    dap/bf/instMem_reg_r1_5120_5183_6_6/SP
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dap/bf/stdoutData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.559    -0.588    dap/bf/clk_out1
    SLICE_X11Y20         FDRE                                         r  dap/bf/stdoutData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dap/bf/stdoutData_reg[4]/Q
                         net (fo=1, routed)           0.110    -0.337    dap/fifoBfToUart/mem_reg_0_15_0_5/DIC0
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.827    -0.828    dap/fifoBfToUart/mem_reg_0_15_0_5/WCLK
    SLICE_X10Y20         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.253    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X10Y20         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.357    dap/fifoBfToUart/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/DP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_6_6/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_6_6/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_6_6/SP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/DP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dap/bf/programAddr_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.419%)  route 0.281ns (66.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.564    -0.583    dap/bf/clk_out1
    SLICE_X43Y40         FDRE                                         r  dap/bf/programAddr_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  dap/bf/programAddr_reg[0]_rep__14/Q
                         net (fo=17, routed)          0.281    -0.161    dap/bf/instMem_reg_r2_0_63_7_7/A0
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.834    -0.821    dap/bf/instMem_reg_r2_0_63_7_7/WCLK
    SLICE_X42Y42         RAMD64E                                      r  dap/bf/instMem_reg_r2_0_63_7_7/SP/CLK
                         clock pessimism              0.254    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X42Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.183    dap/bf/instMem_reg_r2_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dap/fifoBfToUart/inPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.721%)  route 0.290ns (67.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.558    -0.589    dap/fifoBfToUart/clk_out1
    SLICE_X11Y21         FDSE                                         r  dap/fifoBfToUart/inPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDSE (Prop_fdse_C_Q)         0.141    -0.448 r  dap/fifoBfToUart/inPtr_reg[0]/Q
                         net (fo=24, routed)          0.290    -0.158    dap/fifoBfToUart/mem_reg_0_15_6_7/ADDRD0
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk0/inst/clkout1_buf/O
                         net (fo=3881, routed)        0.828    -0.827    dap/fifoBfToUart/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y19         RAMD32                                       r  dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X10Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.189    dap/fifoBfToUart/mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.030    





