#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec 25 17:04:34 2017
# Process ID: 128
# Current directory: D:/FPGA tech/examples/fifo_debug/fifo_debug.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/FPGA tech/examples/fifo_debug/fifo_debug.runs/synth_1/top.vds
# Journal file: D:/FPGA tech/examples/fifo_debug/fifo_debug.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
