#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d5e6ca4d60 .scope module, "register_bank_tb" "register_bank_tb" 2 4;
 .timescale 0 -3;
P_0x55d5e6c92a70 .param/l "AW" 0 2 8, +C4<00000000000000000000000000000011>;
P_0x55d5e6c92ab0 .param/l "DW" 0 2 8, +C4<00000000000000000000000000010000>;
v0x55d5e6cbc8f0_0 .var "clk", 0 0;
v0x55d5e6cbc9b0_0 .var/i "i", 31 0;
v0x55d5e6cbca70_0 .var "regb_addr_R", 2 0;
v0x55d5e6cbcb70_0 .var "regb_addr_W", 2 0;
v0x55d5e6cbcc40_0 .var "regb_in", 15 0;
v0x55d5e6cbcd30_0 .var "regb_ld", 0 0;
v0x55d5e6cbce00_0 .net "regb_out", 15 0, v0x55d5e6cbc750_0;  1 drivers
S_0x55d5e6c6c070 .scope module, "REGB_1" "register_bank" 2 15, 3 4 0, S_0x55d5e6ca4d60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /INPUT 1 "ld"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 3 "addr_R"
    .port_info 4 /INPUT 3 "addr_W"
    .port_info 5 /OUTPUT 16 "out"
P_0x55d5e6c6c240 .param/l "AW" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x55d5e6c6c280 .param/l "DW" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x55d5e6c6c2c0 .param/l "N_REGS" 1 3 14, +C4<00000000000000000000000000001000>;
v0x55d5e6ca5020_0 .net "addr_R", 2 0, v0x55d5e6cbca70_0;  1 drivers
v0x55d5e6cbc210_0 .net "addr_W", 2 0, v0x55d5e6cbcb70_0;  1 drivers
v0x55d5e6cbc2f0_0 .net "clk", 0 0, v0x55d5e6cbc8f0_0;  1 drivers
v0x55d5e6cbc3c0 .array "data", 7 0, 15 0;
v0x55d5e6cbc480_0 .var/i "i", 31 0;
v0x55d5e6cbc5b0_0 .net "in", 15 0, v0x55d5e6cbcc40_0;  1 drivers
v0x55d5e6cbc690_0 .net "ld", 0 0, v0x55d5e6cbcd30_0;  1 drivers
v0x55d5e6cbc750_0 .var "out", 15 0;
E_0x55d5e6ca31d0 .event posedge, v0x55d5e6cbc2f0_0;
    .scope S_0x55d5e6c6c070;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5e6cbc480_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d5e6cbc480_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x55d5e6cbc480_0;
    %store/vec4a v0x55d5e6cbc3c0, 4, 0;
    %load/vec4 v0x55d5e6cbc480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d5e6cbc480_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55d5e6c6c070;
T_1 ;
    %wait E_0x55d5e6ca31d0;
    %load/vec4 v0x55d5e6cbc690_0;
    %load/vec4 v0x55d5e6cbc210_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55d5e6cbc5b0_0;
    %load/vec4 v0x55d5e6cbc210_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d5e6cbc3c0, 0, 4;
T_1.0 ;
    %load/vec4 v0x55d5e6ca5020_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55d5e6cbc3c0, 4;
    %assign/vec4 v0x55d5e6cbc750_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d5e6ca4d60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5e6cbc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5e6cbcd30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55d5e6ca4d60;
T_3 ;
    %delay 500, 0;
    %load/vec4 v0x55d5e6cbc8f0_0;
    %inv;
    %store/vec4 v0x55d5e6cbc8f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d5e6ca4d60;
T_4 ;
    %vpi_call 2 29 "$dumpfile", "register_bank.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d5e6ca4d60 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5e6cbc9b0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x55d5e6cbc9b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x55d5e6cbc9b0_0;
    %pad/s 3;
    %store/vec4 v0x55d5e6cbca70_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v0x55d5e6cbc9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d5e6cbc9b0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x55d5e6cbcc40_0, 0, 16;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55d5e6cbcb70_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d5e6cbcd30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d5e6cbcb70_0, 0, 3;
    %delay 1000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55d5e6cbcb70_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d5e6cbcd30_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d5e6cbc9b0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x55d5e6cbc9b0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x55d5e6cbc9b0_0;
    %pad/s 3;
    %store/vec4 v0x55d5e6cbca70_0, 0, 3;
    %delay 1000, 0;
    %load/vec4 v0x55d5e6cbc9b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d5e6cbc9b0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_bank_tb.v";
    "./../register_bank.v";
