Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar  6 14:40:22 2023
| Host         : Tony-VPI4CJD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_top_control_sets_placed.rpt
| Design       : lab5_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            8 |
| No           | No                    | Yes                    |              28 |           12 |
| No           | Yes                   | No                     |              83 |           27 |
| Yes          | No                    | No                     |               5 |            3 |
| Yes          | No                    | Yes                    |              27 |           11 |
| Yes          | Yes                   | No                     |              53 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                 Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  clk                 |                                               |                                               |                2 |              2 |         1.00 |
|  clk                 |                                               | SW_IBUF[0]                                    |                2 |              3 |         1.50 |
|  clk                 | vga_controller/eqOp2_in                       |                                               |                3 |              5 |         1.67 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_R/counter[4]__0_i_2__2_n_0 | disp_generator/BTN_R/counter[4]__0_i_1__2_n_0 |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_U/counter[4]__0_i_2_n_0    | disp_generator/BTN_U/counter[4]__0_i_1_n_0    |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_D/counter[4]__0_i_2__0_n_0 | disp_generator/BTN_D/counter[4]__0_i_1__0_n_0 |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_L/counter[4]__0_i_2__1_n_0 | disp_generator/BTN_L/counter[4]__0_i_1__1_n_0 |                2 |              5 |         2.50 |
|  clk                 | vga_controller/eqOp2_in                       | vga_controller/vcounter0                      |                3 |              6 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                               |                                               |                6 |              7 |         1.17 |
|  clk                 |                                               | vga_controller/eqOp2_in                       |                4 |             11 |         2.75 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_D/E[0]                     | SW_IBUF[0]                                    |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG | disp_generator/BTN_R/E[0]                     | SW_IBUF[0]                                    |                7 |             14 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | count[0]_i_2_n_0                              | clk_out0                                      |                7 |             27 |         3.86 |
|  CLK100MHZ_IBUF_BUFG |                                               | SW_IBUF[0]                                    |               33 |             97 |         2.94 |
+----------------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


