#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Apr 12 23:42:53 2019
# Process ID: 5196
# Current directory: D:/Profiles/Administrator/Desktop/Tetris/main/main.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: D:/Profiles/Administrator/Desktop/Tetris/main/main.runs/synth_1/main.vds
# Journal file: D:/Profiles/Administrator/Desktop/Tetris/main/main.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7972 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 323.852 ; gain = 113.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/main.vhd:57]
INFO: [Synth 8-3491] module 'display' declared at 'D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/new/display.vhd:9' bound to instance 'PRINT' of component 'display' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/main.vhd:98]
INFO: [Synth 8-638] synthesizing module 'display' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/new/display.vhd:18]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/new/display.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'display' (1#1) [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/new/display.vhd:18]
INFO: [Synth 8-3491] module 'PmodKYPD' declared at 'D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/PmodKYPD.vhd:21' bound to instance 'KEYPAD' of component 'PmodKYPD' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/main.vhd:106]
INFO: [Synth 8-638] synthesizing module 'PmodKYPD' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/PmodKYPD.vhd:29]
INFO: [Synth 8-3491] module 'Decoder' declared at 'D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/Decoder.vhd:24' bound to instance 'C0' of component 'Decoder' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/PmodKYPD.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Decoder' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (2#1) [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/Decoder.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'PmodKYPD' (3#1) [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/PmodKYPD.vhd:29]
INFO: [Synth 8-3491] module 'DisplayController' declared at 'D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/DisplayController.vhd:23' bound to instance 'C1' of component 'DisplayController' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/main.vhd:112]
INFO: [Synth 8-638] synthesizing module 'DisplayController' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/DisplayController.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'DisplayController' (4#1) [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/keyboard/DisplayController.vhd:32]
INFO: [Synth 8-3491] module 'move' declared at 'D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/move.vhd:7' bound to instance 'MOV' of component 'move' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/main.vhd:114]
INFO: [Synth 8-638] synthesizing module 'move' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/move.vhd:14]
WARNING: [Synth 8-3848] Net key in module/entity move does not have driver. [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/move.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'move' (5#1) [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/move.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/new/main.vhd:57]
WARNING: [Synth 8-3331] design move has unconnected port key[3]
WARNING: [Synth 8-3331] design move has unconnected port key[2]
WARNING: [Synth 8-3331] design move has unconnected port key[1]
WARNING: [Synth 8-3331] design move has unconnected port key[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 360.691 ; gain = 149.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 360.691 ; gain = 149.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/constrs_1/imports/new/display.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/constrs_1/imports/new/display.xdc:21]
Finished Parsing XDC File [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/constrs_1/imports/new/display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/constrs_1/imports/new/display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 684.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DecodeOut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk1Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [D:/Profiles/Administrator/Desktop/Tetris/main/main.srcs/sources_1/imports/new/display.vhd:139]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  19 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	  19 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 20    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "MOV/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "MOV/clk1Hz" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MOV/myboard_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MOV/myboard_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MOV/myboard_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MOV/myboard_reg[3][2] )
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[31]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[29]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[28]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[27]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[26]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[25]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[24]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[23]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[22]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[21]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[20]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[19]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[18]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[17]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[16]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[15]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[14]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[13]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[12]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[11]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[10]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[8]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[7]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/counter_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/clk1Hz_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/myboard_reg[2][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/myboard_reg[3][1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/myboard_reg[3][2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (MOV/myboard_reg[4][2]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|DisplayController | led        | 32x8          | LUT            | 
|main              | C1/led     | 32x8          | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    66|
|3     |LUT1   |    84|
|4     |LUT2   |   179|
|5     |LUT3   |    21|
|6     |LUT4   |    48|
|7     |LUT5   |    29|
|8     |LUT6   |    39|
|9     |FDRE   |    55|
|10    |LD     |     1|
|11    |IBUF   |     5|
|12    |OBUF   |    26|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   554|
|2     |  KEYPAD |PmodKYPD |   103|
|3     |    C0   |Decoder  |   103|
|4     |  PRINT  |display  |   419|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 684.633 ; gain = 473.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 684.633 ; gain = 114.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 684.633 ; gain = 473.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 684.633 ; gain = 446.418
INFO: [Common 17-1381] The checkpoint 'D:/Profiles/Administrator/Desktop/Tetris/main/main.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 684.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 23:43:20 2019...
