Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o J:/Courses/ECEN 220/Labs/Lab7/Register4Word_isim_beh.exe -prj J:/Courses/ECEN 220/Labs/Lab7/Register4Word_beh.prj work.Register4Word work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab7/MUX21.v" into library work
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab7/fd_c.v" into library work
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab7/Register1Bit.v" into library work
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab7/Register4Bit.v" into library work
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab7/Decoder2_4.v" into library work
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab7/Register4Word.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 148464 KB
Fuse CPU Usage: 560 ms
Compiling module Decoder2_4
Compiling module fd_c
Compiling module MUX21
Compiling module Register1Bit
Compiling module Register4Bit
Compiling module Register4Word
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable J:/Courses/ECEN 220/Labs/Lab7/Register4Word_isim_beh.exe
Fuse Memory Usage: 172896 KB
Fuse CPU Usage: 998 ms
