// Seed: 2007158430
module module_0 (
    output uwire id_0,
    input tri id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    input tri module_0,
    input tri1 id_9,
    input tri id_10
);
  logic id_12;
  ;
  assign id_4 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wire id_2,
    input wire id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    output logic id_9,
    output supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    input wor id_13
);
  logic id_15 = 1;
  always_comb id_9 <= -1;
  assign id_7 = id_8;
  logic id_16;
  wire  id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_12,
      id_4,
      id_13,
      id_8,
      id_12,
      id_8,
      id_13,
      id_11
  );
  assign id_15 = 1;
  wire id_18 = id_3, id_19 = id_16;
  wire id_20;
  ;
endmodule
