{
  "design": {
    "design_info": {
      "boundary_crc": "0x14D6DAD7285803E0",
      "device": "xc7z020clg400-1",
      "name": "cv_ov5640",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "axi_iic_0": "",
      "axi_intc_0": "",
      "axi_smc": "",
      "axi_vdma_0": "",
      "axi_vdma_1": "",
      "clk_wiz_0": "",
      "image_processing": {
        "axis_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_ss_slidr": ""
          },
          "m01_couplers": {
            "auto_ss_slidr": ""
          },
          "m02_couplers": {
            "auto_ss_slidr": ""
          },
          "m03_couplers": {
            "auto_ss_slidr": ""
          },
          "m04_couplers": {
            "auto_ss_slidr": ""
          },
          "m05_couplers": {
            "auto_ss_slidr": ""
          },
          "m06_couplers": {
            "auto_ss_slidr": ""
          },
          "m07_couplers": {
            "auto_ss_k": "",
            "auto_ss_slidr": ""
          },
          "m08_couplers": {
            "auto_ss_k": "",
            "auto_ss_slidr": ""
          }
        },
        "axis_interconnect_1": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "s02_couplers": {},
          "s03_couplers": {},
          "s04_couplers": {},
          "s05_couplers": {},
          "s06_couplers": {},
          "s07_couplers": {
            "auto_ss_k": "",
            "auto_ss_slid": ""
          },
          "s08_couplers": {
            "auto_ss_k": "",
            "auto_ss_slid": ""
          },
          "m00_couplers": {
            "auto_ss_slidr": ""
          }
        },
        "axis_subset_converter_0": "",
        "axis_subset_converter_1": "",
        "axis_subset_converter_2": "",
        "axis_subset_converter_3": "",
        "canny_edge_0": "",
        "equalizeHist_0": "",
        "gaussian_0": "",
        "rgb2hsv_0": "",
        "sobelFilter_0": "",
        "subsample_0": "",
        "xf_dilation_accel_0": "",
        "xf_erosion_accel_0": "",
        "xlconstant_2": ""
      },
      "processing_system7_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {
          "auto_pc": ""
        },
        "m08_couplers": {
          "auto_pc": ""
        },
        "m09_couplers": {
          "auto_pc": ""
        },
        "m10_couplers": {
          "auto_pc": ""
        },
        "m11_couplers": {
          "auto_pc": ""
        },
        "m12_couplers": {},
        "m13_couplers": {
          "auto_pc": ""
        },
        "m14_couplers": {
          "auto_pc": ""
        },
        "m15_couplers": {
          "auto_pc": ""
        }
      },
      "rgb2dvi_0": "",
      "rst_ps7_0_100M": "",
      "v_axi4s_vid_out_0": "",
      "v_demosaic_0": "",
      "v_tc_0": "",
      "v_vid_in_axi4s_0": "",
      "xlconcat_0": "",
      "xlconstant_0": "",
      "xlconstant_1": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "TMDS_0": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "vid_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "ports": {
      "vid_data": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "vid_hsync": {
        "direction": "I"
      },
      "vid_pclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cv_ov5640_vid_pclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "74250000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "vid_pwd": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "vid_rst": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "vid_vsync": {
        "direction": "I"
      },
      "vid_xclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cv_ov5640_processing_system7_0_0_FCLK_CLK1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "23809525"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "cv_ov5640_axi_iic_0_0"
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "cv_ov5640_axi_intc_0_0",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "cv_ov5640_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "cv_ov5640_axi_vdma_0_0",
        "parameters": {
          "c_m_axis_mm2s_tdata_width": {
            "value": "24"
          }
        }
      },
      "axi_vdma_1": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "cv_ov5640_axi_vdma_1_0",
        "parameters": {
          "c_m_axis_mm2s_tdata_width": {
            "value": "24"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "cv_ov5640_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "337.616"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "322.999"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "74.25"
          },
          "CLKOUT2_JITTER": {
            "value": "258.703"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "322.999"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "371.25"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "37.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "2"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "image_processing": {
        "interface_ports": {
          "M00_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_CTRL": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS6": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_AXILiteS7": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_CONTROL_BUS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "S_AXI_CTRL_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_CTRL_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_interconnect_0": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "cv_ov5640_axis_interconnect_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M01_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M02_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M03_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M04_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M05_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M06_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M07_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M08_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_AXIS_ARESETN"
                  }
                }
              },
              "M01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_AXIS_ARESETN"
                  }
                }
              },
              "M02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_AXIS_ARESETN"
                  }
                }
              },
              "M03_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_AXIS_ARESETN"
                  }
                }
              },
              "M04_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_AXIS_ARESETN"
                  }
                }
              },
              "M05_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_AXIS_ARESETN"
                  }
                }
              },
              "M06_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_AXIS_ARESETN"
                  }
                }
              },
              "M07_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M08_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M08_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M08_AXIS_ARESETN"
                  }
                }
              },
              "M08_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "cv_ov5640_xbar_0",
                "parameters": {
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "M02_AXIS_BASETDEST": {
                    "value": "0x00000002"
                  },
                  "M02_AXIS_HIGHTDEST": {
                    "value": "0x00000002"
                  },
                  "M03_AXIS_BASETDEST": {
                    "value": "0x00000003"
                  },
                  "M03_AXIS_HIGHTDEST": {
                    "value": "0x00000003"
                  },
                  "M04_AXIS_BASETDEST": {
                    "value": "0x00000004"
                  },
                  "M04_AXIS_HIGHTDEST": {
                    "value": "0x00000004"
                  },
                  "M05_AXIS_BASETDEST": {
                    "value": "0x00000005"
                  },
                  "M05_AXIS_HIGHTDEST": {
                    "value": "0x00000005"
                  },
                  "M06_AXIS_BASETDEST": {
                    "value": "0x00000006"
                  },
                  "M06_AXIS_HIGHTDEST": {
                    "value": "0x00000006"
                  },
                  "M07_AXIS_BASETDEST": {
                    "value": "0x00000007"
                  },
                  "M07_AXIS_HIGHTDEST": {
                    "value": "0x00000007"
                  },
                  "M08_AXIS_BASETDEST": {
                    "value": "0x00000008"
                  },
                  "M08_AXIS_HIGHTDEST": {
                    "value": "0x00000008"
                  },
                  "NUM_MI": {
                    "value": "9"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_0",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_slidr_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  },
                  "m00_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_1",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_2",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m02_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_3",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_slidr_to_m03_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  },
                  "m03_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_4",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m04_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_5",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m05_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_6",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_slidr_to_m06_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  },
                  "m06_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_k_0",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "0"
                      },
                      "S_HAS_TKEEP": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_7",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_k_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "m07_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m07_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              },
              "m08_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_k_1",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "0"
                      },
                      "S_HAS_TKEEP": {
                        "value": "1"
                      }
                    }
                  },
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_8",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_ss_k_to_auto_ss_slidr": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "m08_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m08_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axis_interconnect_0_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              },
              "axis_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "m00_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "m01_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M01_AXIS",
                  "m01_couplers/M_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXIS",
                  "m01_couplers/S_AXIS"
                ]
              },
              "m03_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M03_AXIS",
                  "m03_couplers/M_AXIS"
                ]
              },
              "m02_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M02_AXIS",
                  "m02_couplers/M_AXIS"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXIS",
                  "m02_couplers/S_AXIS"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXIS",
                  "m03_couplers/S_AXIS"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXIS",
                  "m04_couplers/S_AXIS"
                ]
              },
              "m05_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M05_AXIS",
                  "m05_couplers/M_AXIS"
                ]
              },
              "m04_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M04_AXIS",
                  "m04_couplers/M_AXIS"
                ]
              },
              "m06_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M06_AXIS",
                  "m06_couplers/M_AXIS"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXIS",
                  "m05_couplers/S_AXIS"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXIS",
                  "m06_couplers/S_AXIS"
                ]
              },
              "m07_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M07_AXIS",
                  "m07_couplers/M_AXIS"
                ]
              },
              "xbar_to_m08_couplers": {
                "interface_ports": [
                  "xbar/M08_AXIS",
                  "m08_couplers/S_AXIS"
                ]
              },
              "m08_couplers_to_axis_interconnect_0": {
                "interface_ports": [
                  "M08_AXIS",
                  "m08_couplers/M_AXIS"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXIS",
                  "m07_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK",
                  "m01_couplers/M_AXIS_ACLK",
                  "m02_couplers/M_AXIS_ACLK",
                  "m03_couplers/M_AXIS_ACLK",
                  "m04_couplers/M_AXIS_ACLK",
                  "m05_couplers/M_AXIS_ACLK",
                  "m06_couplers/M_AXIS_ACLK",
                  "m07_couplers/M_AXIS_ACLK",
                  "m08_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK",
                  "m01_couplers/S_AXIS_ACLK",
                  "m02_couplers/S_AXIS_ACLK",
                  "m03_couplers/S_AXIS_ACLK",
                  "m04_couplers/S_AXIS_ACLK",
                  "m05_couplers/S_AXIS_ACLK",
                  "m06_couplers/S_AXIS_ACLK",
                  "m07_couplers/S_AXIS_ACLK",
                  "m08_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN",
                  "m01_couplers/M_AXIS_ARESETN",
                  "m02_couplers/M_AXIS_ARESETN",
                  "m03_couplers/M_AXIS_ARESETN",
                  "m04_couplers/M_AXIS_ARESETN",
                  "m05_couplers/M_AXIS_ARESETN",
                  "m06_couplers/M_AXIS_ARESETN",
                  "m07_couplers/M_AXIS_ARESETN",
                  "m08_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN",
                  "m01_couplers/S_AXIS_ARESETN",
                  "m02_couplers/S_AXIS_ARESETN",
                  "m03_couplers/S_AXIS_ARESETN",
                  "m04_couplers/S_AXIS_ARESETN",
                  "m05_couplers/S_AXIS_ARESETN",
                  "m06_couplers/S_AXIS_ARESETN",
                  "m07_couplers/S_AXIS_ARESETN",
                  "m08_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              }
            }
          },
          "axis_interconnect_1": {
            "vlnv": "xilinx.com:ip:axis_interconnect:2.1",
            "xci_name": "cv_ov5640_axis_interconnect_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "9"
              },
              "ROUTING_MODE": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M00_AXIS": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S01_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S02_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S03_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S04_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S05_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S06_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S07_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S08_AXIS": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_AXIS_ARESETN"
                  }
                }
              },
              "S00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_AXIS_ARESETN"
                  }
                }
              },
              "M00_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_AXIS_ARESETN"
                  }
                }
              },
              "S01_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_AXIS_ARESETN"
                  }
                }
              },
              "S02_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S03_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S03_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S03_AXIS_ARESETN"
                  }
                }
              },
              "S03_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S04_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S04_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S04_AXIS_ARESETN"
                  }
                }
              },
              "S04_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S05_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S05_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S05_AXIS_ARESETN"
                  }
                }
              },
              "S05_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S06_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S06_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S06_AXIS_ARESETN"
                  }
                }
              },
              "S06_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S07_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S07_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S07_AXIS_ARESETN"
                  }
                }
              },
              "S07_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S08_AXIS_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S08_AXIS"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S08_AXIS_ARESETN"
                  }
                }
              },
              "S08_AXIS_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S01_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S02_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S03_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S04_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S05_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S06_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S07_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S08_ARB_REQ_SUPPRESS": {
                "type": "data",
                "direction": "I"
              },
              "S_AXI_CTRL_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI_CTRL"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_AXI_CTRL_ARESETN"
                  }
                }
              },
              "S_AXI_CTRL_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axis_switch:1.1",
                "xci_name": "cv_ov5640_xbar_1",
                "parameters": {
                  "ARB_ALGORITHM": {
                    "value": "0"
                  },
                  "ARB_ON_MAX_XFERS": {
                    "value": "1"
                  },
                  "ARB_ON_TLAST": {
                    "value": "0"
                  },
                  "M00_AXIS_BASETDEST": {
                    "value": "0x00000000"
                  },
                  "M00_AXIS_HIGHTDEST": {
                    "value": "0x00000000"
                  },
                  "M01_AXIS_BASETDEST": {
                    "value": "0x00000001"
                  },
                  "M01_AXIS_HIGHTDEST": {
                    "value": "0x00000001"
                  },
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "9"
                  },
                  "ROUTING_MODE": {
                    "value": "1"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_s02_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s03_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s03_couplers_to_s03_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s04_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s04_couplers_to_s04_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s05_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s05_couplers_to_s05_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s06_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s06_couplers_to_s06_couplers": {
                    "interface_ports": [
                      "S_AXIS",
                      "M_AXIS"
                    ]
                  }
                }
              },
              "s07_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_k_2",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slid_0",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s07_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_auto_ss_slid": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s07_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  }
                }
              },
              "s08_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_k": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_k_3",
                    "parameters": {
                      "M_HAS_TKEEP": {
                        "value": "1"
                      },
                      "S_HAS_TKEEP": {
                        "value": "0"
                      }
                    }
                  },
                  "auto_ss_slid": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slid_1",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "1"
                      },
                      "M_TID_WIDTH": {
                        "value": "1"
                      },
                      "S_HAS_TSTRB": {
                        "value": "0"
                      },
                      "S_TID_WIDTH": {
                        "value": "0"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s08_couplers_to_auto_ss_k": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_k/S_AXIS"
                    ]
                  },
                  "auto_ss_k_to_auto_ss_slid": {
                    "interface_ports": [
                      "auto_ss_k/M_AXIS",
                      "auto_ss_slid/S_AXIS"
                    ]
                  },
                  "auto_ss_slid_to_s08_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slid/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_k/aclk",
                      "auto_ss_slid/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_k/aresetn",
                      "auto_ss_slid/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXIS": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "S_AXIS": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "ports": {
                  "M_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_AXIS_ARESETN"
                      }
                    }
                  },
                  "M_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_AXIS_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXIS"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_AXIS_ARESETN"
                      }
                    }
                  },
                  "S_AXIS_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_ss_slidr": {
                    "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                    "xci_name": "cv_ov5640_auto_ss_slidr_9",
                    "parameters": {
                      "M_HAS_TSTRB": {
                        "value": "0"
                      },
                      "M_TDEST_WIDTH": {
                        "value": "0"
                      },
                      "M_TID_WIDTH": {
                        "value": "0"
                      },
                      "S_HAS_TSTRB": {
                        "value": "1"
                      },
                      "S_TDEST_WIDTH": {
                        "value": "1"
                      },
                      "S_TID_WIDTH": {
                        "value": "1"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_ss_slidr": {
                    "interface_ports": [
                      "S_AXIS",
                      "auto_ss_slidr/S_AXIS"
                    ]
                  },
                  "auto_ss_slidr_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXIS",
                      "auto_ss_slidr/M_AXIS"
                    ]
                  }
                },
                "nets": {
                  "S_AXIS_ACLK_1": {
                    "ports": [
                      "S_AXIS_ACLK",
                      "auto_ss_slidr/aclk"
                    ]
                  },
                  "S_AXIS_ARESETN_1": {
                    "ports": [
                      "S_AXIS_ARESETN",
                      "auto_ss_slidr/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axis_interconnect_1": {
                "interface_ports": [
                  "M00_AXIS",
                  "m00_couplers/M_AXIS"
                ]
              },
              "s07_couplers_to_xbar": {
                "interface_ports": [
                  "s07_couplers/M_AXIS",
                  "xbar/S07_AXIS"
                ]
              },
              "axis_interconnect_1_to_s08_couplers": {
                "interface_ports": [
                  "S08_AXIS",
                  "s08_couplers/S_AXIS"
                ]
              },
              "s08_couplers_to_xbar": {
                "interface_ports": [
                  "s08_couplers/M_AXIS",
                  "xbar/S08_AXIS"
                ]
              },
              "axis_interconnect_1_to_xbar": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "xbar/S_AXI_CTRL"
                ]
              },
              "axis_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXIS",
                  "s00_couplers/S_AXIS"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXIS",
                  "xbar/S00_AXIS"
                ]
              },
              "axis_interconnect_1_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXIS",
                  "s02_couplers/S_AXIS"
                ]
              },
              "axis_interconnect_1_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXIS",
                  "s01_couplers/S_AXIS"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXIS",
                  "xbar/S01_AXIS"
                ]
              },
              "axis_interconnect_1_to_s03_couplers": {
                "interface_ports": [
                  "S03_AXIS",
                  "s03_couplers/S_AXIS"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXIS",
                  "xbar/S02_AXIS"
                ]
              },
              "axis_interconnect_1_to_s04_couplers": {
                "interface_ports": [
                  "S04_AXIS",
                  "s04_couplers/S_AXIS"
                ]
              },
              "s03_couplers_to_xbar": {
                "interface_ports": [
                  "s03_couplers/M_AXIS",
                  "xbar/S03_AXIS"
                ]
              },
              "axis_interconnect_1_to_s05_couplers": {
                "interface_ports": [
                  "S05_AXIS",
                  "s05_couplers/S_AXIS"
                ]
              },
              "s04_couplers_to_xbar": {
                "interface_ports": [
                  "s04_couplers/M_AXIS",
                  "xbar/S04_AXIS"
                ]
              },
              "s05_couplers_to_xbar": {
                "interface_ports": [
                  "s05_couplers/M_AXIS",
                  "xbar/S05_AXIS"
                ]
              },
              "axis_interconnect_1_to_s06_couplers": {
                "interface_ports": [
                  "S06_AXIS",
                  "s06_couplers/S_AXIS"
                ]
              },
              "s06_couplers_to_xbar": {
                "interface_ports": [
                  "s06_couplers/M_AXIS",
                  "xbar/S06_AXIS"
                ]
              },
              "axis_interconnect_1_to_s07_couplers": {
                "interface_ports": [
                  "S07_AXIS",
                  "s07_couplers/S_AXIS"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXIS",
                  "m00_couplers/S_AXIS"
                ]
              }
            },
            "nets": {
              "axis_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_AXIS_ACLK",
                  "s01_couplers/S_AXIS_ACLK",
                  "s02_couplers/S_AXIS_ACLK",
                  "s03_couplers/S_AXIS_ACLK",
                  "s04_couplers/S_AXIS_ACLK",
                  "s05_couplers/S_AXIS_ACLK",
                  "s06_couplers/S_AXIS_ACLK",
                  "s07_couplers/S_AXIS_ACLK",
                  "s08_couplers/S_AXIS_ACLK",
                  "s00_couplers/M_AXIS_ACLK",
                  "s01_couplers/M_AXIS_ACLK",
                  "s02_couplers/M_AXIS_ACLK",
                  "s03_couplers/M_AXIS_ACLK",
                  "s04_couplers/M_AXIS_ACLK",
                  "s05_couplers/M_AXIS_ACLK",
                  "s06_couplers/M_AXIS_ACLK",
                  "s07_couplers/M_AXIS_ACLK",
                  "s08_couplers/M_AXIS_ACLK",
                  "m00_couplers/M_AXIS_ACLK",
                  "m00_couplers/S_AXIS_ACLK"
                ]
              },
              "axis_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_AXIS_ARESETN",
                  "s01_couplers/S_AXIS_ARESETN",
                  "s02_couplers/S_AXIS_ARESETN",
                  "s03_couplers/S_AXIS_ARESETN",
                  "s04_couplers/S_AXIS_ARESETN",
                  "s05_couplers/S_AXIS_ARESETN",
                  "s06_couplers/S_AXIS_ARESETN",
                  "s07_couplers/S_AXIS_ARESETN",
                  "s08_couplers/S_AXIS_ARESETN",
                  "s00_couplers/M_AXIS_ARESETN",
                  "s01_couplers/M_AXIS_ARESETN",
                  "s02_couplers/M_AXIS_ARESETN",
                  "s03_couplers/M_AXIS_ARESETN",
                  "s04_couplers/M_AXIS_ARESETN",
                  "s05_couplers/M_AXIS_ARESETN",
                  "s06_couplers/M_AXIS_ARESETN",
                  "s07_couplers/M_AXIS_ARESETN",
                  "s08_couplers/M_AXIS_ARESETN",
                  "m00_couplers/M_AXIS_ARESETN",
                  "m00_couplers/S_AXIS_ARESETN"
                ]
              },
              "S_AXI_CTRL_ACLK_1": {
                "ports": [
                  "S_AXI_CTRL_ACLK",
                  "xbar/s_axi_ctrl_aclk"
                ]
              },
              "S_AXI_CTRL_ARESETN_1": {
                "ports": [
                  "S_AXI_CTRL_ARESETN",
                  "xbar/s_axi_ctrl_aresetn"
                ]
              }
            }
          },
          "axis_subset_converter_0": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "cv_ov5640_axis_subset_converter_0_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "0"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "0"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "1'b0"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_1": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "cv_ov5640_axis_subset_converter_1_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "0"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "0"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0],tdata[7:0],tdata[7:0]"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "1'b0"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_2": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "cv_ov5640_axis_subset_converter_2_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "0"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "0"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "1'b0"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "axis_subset_converter_3": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "cv_ov5640_axis_subset_converter_3_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "0"
              },
              "M_HAS_TSTRB": {
                "value": "0"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TID_WIDTH": {
                "value": "0"
              },
              "S_HAS_TKEEP": {
                "value": "0"
              },
              "S_HAS_TSTRB": {
                "value": "0"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "1"
              },
              "S_TID_WIDTH": {
                "value": "0"
              },
              "TDATA_REMAP": {
                "value": "tdata[7:0],tdata[7:0],tdata[7:0]"
              },
              "TID_REMAP": {
                "value": "1'b0"
              },
              "TKEEP_REMAP": {
                "value": "1'b0"
              },
              "TSTRB_REMAP": {
                "value": "1'b0"
              }
            }
          },
          "canny_edge_0": {
            "vlnv": "xilinx.com:hls:canny_edge:1.0",
            "xci_name": "cv_ov5640_canny_edge_0_0"
          },
          "equalizeHist_0": {
            "vlnv": "xilinx.com:hls:equalizeHist:1.0",
            "xci_name": "cv_ov5640_equalizeHist_0_0"
          },
          "gaussian_0": {
            "vlnv": "xilinx.com:hls:gaussian:1.0",
            "xci_name": "cv_ov5640_gaussian_0_0"
          },
          "rgb2hsv_0": {
            "vlnv": "xilinx.com:hls:rgb2hsv:1.0",
            "xci_name": "cv_ov5640_rgb2hsv_0_0"
          },
          "sobelFilter_0": {
            "vlnv": "xilinx.com:hls:sobelFilter:1.0",
            "xci_name": "cv_ov5640_sobelFilter_0_0"
          },
          "subsample_0": {
            "vlnv": "xilinx.com:hls:subsample:1.0",
            "xci_name": "cv_ov5640_subsample_0_0"
          },
          "xf_dilation_accel_0": {
            "vlnv": "xilinx.com:hls:xf_dilation_accel:1.0",
            "xci_name": "cv_ov5640_xf_dilation_accel_0_0"
          },
          "xf_erosion_accel_0": {
            "vlnv": "xilinx.com:hls:xf_erosion_accel:1.0",
            "xci_name": "cv_ov5640_xf_erosion_accel_0_0"
          },
          "xlconstant_2": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "cv_ov5640_xlconstant_2_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axi_AXILiteS6",
              "xf_dilation_accel_0/s_axi_AXILiteS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi_AXILiteS7",
              "xf_erosion_accel_0/s_axi_AXILiteS"
            ]
          },
          "S00_AXIS_1": {
            "interface_ports": [
              "S00_AXIS",
              "axis_interconnect_0/S00_AXIS"
            ]
          },
          "axis_interconnect_0_M02_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M02_AXIS",
              "subsample_0/in_r"
            ]
          },
          "axis_interconnect_0_M04_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M04_AXIS",
              "gaussian_0/in_r"
            ]
          },
          "axis_interconnect_0_M05_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M05_AXIS",
              "sobelFilter_0/in_r"
            ]
          },
          "axis_interconnect_0_M01_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M01_AXIS",
              "rgb2hsv_0/in_r"
            ]
          },
          "S06_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_1/S06_AXIS",
              "canny_edge_0/out_r"
            ]
          },
          "axis_interconnect_0_M00_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M00_AXIS",
              "axis_interconnect_1/S00_AXIS"
            ]
          },
          "axis_interconnect_0_M03_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M03_AXIS",
              "equalizeHist_0/in_r"
            ]
          },
          "S01_AXIS_1": {
            "interface_ports": [
              "axis_interconnect_1/S01_AXIS",
              "rgb2hsv_0/out_r"
            ]
          },
          "axis_subset_converter_0_M_AXIS": {
            "interface_ports": [
              "axis_subset_converter_0/M_AXIS",
              "xf_dilation_accel_0/p_src"
            ]
          },
          "axis_interconnect_0_M06_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M06_AXIS",
              "canny_edge_0/in_r"
            ]
          },
          "axis_interconnect_0_M07_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M07_AXIS",
              "axis_subset_converter_0/S_AXIS"
            ]
          },
          "axis_interconnect_0_M08_AXIS": {
            "interface_ports": [
              "axis_interconnect_0/M08_AXIS",
              "axis_subset_converter_2/S_AXIS"
            ]
          },
          "axis_interconnect_1_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "axis_interconnect_1/M00_AXIS"
            ]
          },
          "axis_subset_converter_2_M_AXIS": {
            "interface_ports": [
              "axis_subset_converter_2/M_AXIS",
              "xf_erosion_accel_0/p_src"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "s_axi_AXILiteS",
              "sobelFilter_0/s_axi_AXILiteS"
            ]
          },
          "gaussian_0_out_r": {
            "interface_ports": [
              "axis_interconnect_1/S04_AXIS",
              "gaussian_0/out_r"
            ]
          },
          "axis_subset_converter_3_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_1/S08_AXIS",
              "axis_subset_converter_3/M_AXIS"
            ]
          },
          "equalizeHist_0_out_r": {
            "interface_ports": [
              "axis_interconnect_1/S03_AXIS",
              "equalizeHist_0/out_r"
            ]
          },
          "axis_subset_converter_1_M_AXIS": {
            "interface_ports": [
              "axis_interconnect_1/S07_AXIS",
              "axis_subset_converter_1/M_AXIS"
            ]
          },
          "ps7_0_axi_periph_M07_AXI": {
            "interface_ports": [
              "S_AXI_CTRL1",
              "axis_interconnect_1/S_AXI_CTRL"
            ]
          },
          "ps7_0_axi_periph_M06_AXI": {
            "interface_ports": [
              "S_AXI_CTRL",
              "axis_interconnect_0/S_AXI_CTRL"
            ]
          },
          "ps7_0_axi_periph_M08_AXI": {
            "interface_ports": [
              "s_axi_AXILiteS4",
              "rgb2hsv_0/s_axi_AXILiteS"
            ]
          },
          "ps7_0_axi_periph_M09_AXI": {
            "interface_ports": [
              "s_axi_AXILiteS3",
              "subsample_0/s_axi_AXILiteS"
            ]
          },
          "ps7_0_axi_periph_M10_AXI": {
            "interface_ports": [
              "s_axi_AXILiteS1",
              "equalizeHist_0/s_axi_AXILiteS"
            ]
          },
          "s_axi_AXILiteS5_1": {
            "interface_ports": [
              "s_axi_AXILiteS5",
              "canny_edge_0/s_axi_AXILiteS"
            ]
          },
          "ps7_0_axi_periph_M11_AXI": {
            "interface_ports": [
              "s_axi_AXILiteS2",
              "gaussian_0/s_axi_AXILiteS"
            ]
          },
          "xf_erosion_accel_0_p_dst": {
            "interface_ports": [
              "axis_subset_converter_3/S_AXIS",
              "xf_erosion_accel_0/p_dst"
            ]
          },
          "subsample_0_out_r": {
            "interface_ports": [
              "axis_interconnect_1/S02_AXIS",
              "subsample_0/out_r"
            ]
          },
          "xf_dilation_accel_0_p_dst": {
            "interface_ports": [
              "axis_subset_converter_1/S_AXIS",
              "xf_dilation_accel_0/p_dst"
            ]
          },
          "sobelFilter_0_out_r": {
            "interface_ports": [
              "axis_interconnect_1/S05_AXIS",
              "sobelFilter_0/out_r"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "S_AXI_CTRL_ACLK",
              "axis_interconnect_0/ACLK",
              "axis_interconnect_0/M00_AXIS_ACLK",
              "axis_interconnect_0/M01_AXIS_ACLK",
              "axis_interconnect_0/M02_AXIS_ACLK",
              "axis_interconnect_0/M03_AXIS_ACLK",
              "axis_interconnect_0/M04_AXIS_ACLK",
              "axis_interconnect_0/M05_AXIS_ACLK",
              "axis_interconnect_0/M06_AXIS_ACLK",
              "axis_interconnect_0/M07_AXIS_ACLK",
              "axis_interconnect_0/M08_AXIS_ACLK",
              "axis_interconnect_0/S00_AXIS_ACLK",
              "axis_interconnect_0/S_AXI_CTRL_ACLK",
              "axis_interconnect_1/ACLK",
              "axis_interconnect_1/M00_AXIS_ACLK",
              "axis_interconnect_1/S00_AXIS_ACLK",
              "axis_interconnect_1/S01_AXIS_ACLK",
              "axis_interconnect_1/S02_AXIS_ACLK",
              "axis_interconnect_1/S03_AXIS_ACLK",
              "axis_interconnect_1/S04_AXIS_ACLK",
              "axis_interconnect_1/S05_AXIS_ACLK",
              "axis_interconnect_1/S06_AXIS_ACLK",
              "axis_interconnect_1/S07_AXIS_ACLK",
              "axis_interconnect_1/S08_AXIS_ACLK",
              "axis_interconnect_1/S_AXI_CTRL_ACLK",
              "axis_subset_converter_0/aclk",
              "axis_subset_converter_1/aclk",
              "axis_subset_converter_2/aclk",
              "axis_subset_converter_3/aclk",
              "canny_edge_0/ap_clk",
              "equalizeHist_0/ap_clk",
              "gaussian_0/ap_clk",
              "rgb2hsv_0/ap_clk",
              "sobelFilter_0/ap_clk",
              "subsample_0/ap_clk",
              "xf_dilation_accel_0/ap_clk",
              "xf_erosion_accel_0/ap_clk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "S_AXI_CTRL_ARESETN",
              "axis_interconnect_0/ARESETN",
              "axis_interconnect_0/M00_AXIS_ARESETN",
              "axis_interconnect_0/M01_AXIS_ARESETN",
              "axis_interconnect_0/M02_AXIS_ARESETN",
              "axis_interconnect_0/M03_AXIS_ARESETN",
              "axis_interconnect_0/M04_AXIS_ARESETN",
              "axis_interconnect_0/M05_AXIS_ARESETN",
              "axis_interconnect_0/M06_AXIS_ARESETN",
              "axis_interconnect_0/M07_AXIS_ARESETN",
              "axis_interconnect_0/M08_AXIS_ARESETN",
              "axis_interconnect_0/S00_AXIS_ARESETN",
              "axis_interconnect_0/S_AXI_CTRL_ARESETN",
              "axis_interconnect_1/ARESETN",
              "axis_interconnect_1/M00_AXIS_ARESETN",
              "axis_interconnect_1/S00_AXIS_ARESETN",
              "axis_interconnect_1/S01_AXIS_ARESETN",
              "axis_interconnect_1/S02_AXIS_ARESETN",
              "axis_interconnect_1/S03_AXIS_ARESETN",
              "axis_interconnect_1/S04_AXIS_ARESETN",
              "axis_interconnect_1/S05_AXIS_ARESETN",
              "axis_interconnect_1/S06_AXIS_ARESETN",
              "axis_interconnect_1/S07_AXIS_ARESETN",
              "axis_interconnect_1/S08_AXIS_ARESETN",
              "axis_interconnect_1/S_AXI_CTRL_ARESETN",
              "axis_subset_converter_0/aresetn",
              "axis_subset_converter_1/aresetn",
              "axis_subset_converter_2/aresetn",
              "axis_subset_converter_3/aresetn",
              "canny_edge_0/ap_rst_n",
              "equalizeHist_0/ap_rst_n",
              "gaussian_0/ap_rst_n",
              "rgb2hsv_0/ap_rst_n",
              "sobelFilter_0/ap_rst_n",
              "subsample_0/ap_rst_n",
              "xf_dilation_accel_0/ap_rst_n",
              "xf_erosion_accel_0/ap_rst_n"
            ]
          },
          "xlconstant_2_dout": {
            "ports": [
              "xlconstant_2/dout",
              "axis_interconnect_1/S00_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S01_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S02_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S03_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S04_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S05_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S06_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S07_ARB_REQ_SUPPRESS",
              "axis_interconnect_1/S08_ARB_REQ_SUPPRESS"
            ]
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "cv_ov5640_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "23.809525"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "23809525"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "FALSE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "24"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.14"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "31.12"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.2"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "31.08"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "cv_ov5640_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "cv_ov5640_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_15",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_6",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_7",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m07_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_8",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m08_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_9",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m09_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_10",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m10_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_11",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m11_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m11_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_12",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m13_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m13_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_13",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m14_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m14_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "cv_ov5640_auto_pc_14",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m15_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m15_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "xbar_to_m15_couplers": {
            "interface_ports": [
              "xbar/M15_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rgb2dvi_0": {
        "vlnv": "digilentinc.com:ip:rgb2dvi:1.2",
        "xci_name": "cv_ov5640_rgb2dvi_0_0",
        "parameters": {
          "kClkRange": {
            "value": "2"
          },
          "kGenerateSerialClk": {
            "value": "false"
          },
          "kRstActiveHigh": {
            "value": "false"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "cv_ov5640_rst_ps7_0_100M_0"
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "cv_ov5640_v_axi4s_vid_out_0_0",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "11"
          },
          "C_VTG_MASTER_SLAVE": {
            "value": "1"
          }
        }
      },
      "v_demosaic_0": {
        "vlnv": "xilinx.com:ip:v_demosaic:1.0",
        "xci_name": "cv_ov5640_v_demosaic_0_0"
      },
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.1",
        "xci_name": "cv_ov5640_v_tc_0_0",
        "parameters": {
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "enable_detection": {
            "value": "false"
          }
        }
      },
      "v_vid_in_axi4s_0": {
        "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
        "xci_name": "cv_ov5640_v_vid_in_axi4s_0_0",
        "parameters": {
          "C_ADDR_WIDTH": {
            "value": "11"
          },
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_M_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "cv_ov5640_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "cv_ov5640_xlconstant_0_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "cv_ov5640_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXIS_1": {
        "interface_ports": [
          "axi_vdma_0/M_AXIS_MM2S",
          "image_processing/S00_AXIS"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "vid_iic",
          "axi_iic_0/IIC"
        ]
      },
      "axi_vdma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_smc/S01_AXI",
          "axi_vdma_0/M_AXI_S2MM"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "processing_system7_0/S_AXI_HP0"
        ]
      },
      "axi_vdma_1_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_vdma_1/M_AXIS_MM2S",
          "v_axi4s_vid_out_0/video_in"
        ]
      },
      "axi_vdma_0_M_AXI_MM2S": {
        "interface_ports": [
          "axi_smc/S00_AXI",
          "axi_vdma_0/M_AXI_MM2S"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "v_demosaic_0/s_axi_CTRL"
        ]
      },
      "axi_vdma_1_M_AXI_MM2S": {
        "interface_ports": [
          "axi_smc/S02_AXI",
          "axi_vdma_1/M_AXI_MM2S"
        ]
      },
      "axis_interconnect_1_M00_AXIS": {
        "interface_ports": [
          "axi_vdma_1/S_AXIS_S2MM",
          "image_processing/M00_AXIS"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "axi_vdma_1_M_AXI_S2MM": {
        "interface_ports": [
          "axi_smc/S03_AXI",
          "axi_vdma_1/M_AXI_S2MM"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "axi_vdma_0/S_AXI_LITE",
          "ps7_0_axi_periph/M01_AXI"
        ]
      },
      "ps7_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS2",
          "ps7_0_axi_periph/M11_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "axi_intc_0/s_axi",
          "ps7_0_axi_periph/M05_AXI"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "axi_iic_0/S_AXI",
          "ps7_0_axi_periph/M04_AXI"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS",
          "ps7_0_axi_periph/M03_AXI"
        ]
      },
      "ps7_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "image_processing/S_AXI_CTRL1",
          "ps7_0_axi_periph/M07_AXI"
        ]
      },
      "ps7_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS4",
          "ps7_0_axi_periph/M08_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "axi_vdma_1/S_AXI_LITE",
          "ps7_0_axi_periph/M02_AXI"
        ]
      },
      "ps7_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS1",
          "ps7_0_axi_periph/M10_AXI"
        ]
      },
      "ps7_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS3",
          "ps7_0_axi_periph/M09_AXI"
        ]
      },
      "ps7_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "image_processing/S_AXI_CTRL",
          "ps7_0_axi_periph/M06_AXI"
        ]
      },
      "ps7_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "image_processing/s_axi_CONTROL_BUS",
          "ps7_0_axi_periph/M12_AXI"
        ]
      },
      "ps7_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS5",
          "ps7_0_axi_periph/M13_AXI"
        ]
      },
      "ps7_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS7",
          "ps7_0_axi_periph/M15_AXI"
        ]
      },
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_axi4s_vid_out_0/vtiming_in",
          "v_tc_0/vtiming_out"
        ]
      },
      "ps7_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "image_processing/s_axi_AXILiteS6",
          "ps7_0_axi_periph/M14_AXI"
        ]
      },
      "v_demosaic_0_m_axis_video": {
        "interface_ports": [
          "axi_vdma_0/S_AXIS_S2MM",
          "v_demosaic_0/m_axis_video"
        ]
      },
      "v_axi4s_vid_out_0_vid_io_out": {
        "interface_ports": [
          "rgb2dvi_0/RGB",
          "v_axi4s_vid_out_0/vid_io_out"
        ]
      },
      "v_vid_in_axi4s_0_video_out": {
        "interface_ports": [
          "v_demosaic_0/s_axis_video",
          "v_vid_in_axi4s_0/video_out"
        ]
      },
      "rgb2dvi_0_TMDS": {
        "interface_ports": [
          "TMDS_0",
          "rgb2dvi_0/TMDS"
        ]
      }
    },
    "nets": {
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "xlconcat_0/In4"
        ]
      },
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "axi_vdma_0_mm2s_introut": {
        "ports": [
          "axi_vdma_0/mm2s_introut",
          "xlconcat_0/In0"
        ]
      },
      "axi_vdma_0_s2mm_introut": {
        "ports": [
          "axi_vdma_0/s2mm_introut",
          "xlconcat_0/In1"
        ]
      },
      "axi_vdma_1_mm2s_introut": {
        "ports": [
          "axi_vdma_1/mm2s_introut",
          "xlconcat_0/In2"
        ]
      },
      "axi_vdma_1_s2mm_introut": {
        "ports": [
          "axi_vdma_1/s2mm_introut",
          "xlconcat_0/In3"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_vdma_1/m_axis_mm2s_aclk",
          "rgb2dvi_0/PixelClk",
          "v_axi4s_vid_out_0/aclk",
          "v_tc_0/clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "rgb2dvi_0/SerialClk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rgb2dvi_0/aRst_n"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_iic_0/s_axi_aclk",
          "axi_intc_0/s_axi_aclk",
          "axi_smc/aclk",
          "axi_vdma_0/m_axi_mm2s_aclk",
          "axi_vdma_0/m_axi_s2mm_aclk",
          "axi_vdma_0/m_axis_mm2s_aclk",
          "axi_vdma_0/s_axi_lite_aclk",
          "axi_vdma_0/s_axis_s2mm_aclk",
          "axi_vdma_1/m_axi_mm2s_aclk",
          "axi_vdma_1/m_axi_s2mm_aclk",
          "axi_vdma_1/s_axi_lite_aclk",
          "axi_vdma_1/s_axis_s2mm_aclk",
          "clk_wiz_0/clk_in1",
          "image_processing/S_AXI_CTRL_ACLK",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "ps7_0_axi_periph/M02_ACLK",
          "ps7_0_axi_periph/M03_ACLK",
          "ps7_0_axi_periph/M04_ACLK",
          "ps7_0_axi_periph/M05_ACLK",
          "ps7_0_axi_periph/M06_ACLK",
          "ps7_0_axi_periph/M07_ACLK",
          "ps7_0_axi_periph/M08_ACLK",
          "ps7_0_axi_periph/M09_ACLK",
          "ps7_0_axi_periph/M10_ACLK",
          "ps7_0_axi_periph/M11_ACLK",
          "ps7_0_axi_periph/M12_ACLK",
          "ps7_0_axi_periph/M13_ACLK",
          "ps7_0_axi_periph/M14_ACLK",
          "ps7_0_axi_periph/M15_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "v_demosaic_0/ap_clk",
          "v_vid_in_axi4s_0/aclk"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "vid_xclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "axi_smc/aresetn",
          "axi_vdma_0/axi_resetn",
          "axi_vdma_1/axi_resetn",
          "image_processing/S_AXI_CTRL_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "ps7_0_axi_periph/M02_ARESETN",
          "ps7_0_axi_periph/M03_ARESETN",
          "ps7_0_axi_periph/M04_ARESETN",
          "ps7_0_axi_periph/M05_ARESETN",
          "ps7_0_axi_periph/M06_ARESETN",
          "ps7_0_axi_periph/M07_ARESETN",
          "ps7_0_axi_periph/M08_ARESETN",
          "ps7_0_axi_periph/M09_ARESETN",
          "ps7_0_axi_periph/M10_ARESETN",
          "ps7_0_axi_periph/M11_ARESETN",
          "ps7_0_axi_periph/M12_ARESETN",
          "ps7_0_axi_periph/M13_ARESETN",
          "ps7_0_axi_periph/M14_ARESETN",
          "ps7_0_axi_periph/M15_ARESETN",
          "ps7_0_axi_periph/S00_ARESETN",
          "v_demosaic_0/ap_rst_n"
        ]
      },
      "vid_active_video_0_1": {
        "ports": [
          "vid_hsync",
          "v_vid_in_axi4s_0/vid_active_video"
        ]
      },
      "vid_data_0_1": {
        "ports": [
          "vid_data",
          "v_vid_in_axi4s_0/vid_data"
        ]
      },
      "vid_io_in_clk_0_1": {
        "ports": [
          "vid_pclk",
          "v_vid_in_axi4s_0/vid_io_in_clk"
        ]
      },
      "vid_vsync_0_1": {
        "ports": [
          "vid_vsync",
          "v_vid_in_axi4s_0/vid_vsync"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_0/intr"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "vid_rst"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "vid_pwd"
        ]
      }
    },
    "addressing": {
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_vdma_1": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x41800000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_axi_vdma_1_Reg": {
                "address_block": "/axi_vdma_1/S_AXI_LITE/Reg",
                "offset": "0x43010000",
                "range": "64K"
              },
              "SEG_canny_edge_0_Reg": {
                "address_block": "/image_processing/canny_edge_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C80000",
                "range": "64K"
              },
              "SEG_equalizeHist_0_Reg": {
                "address_block": "/image_processing/equalizeHist_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_gaussian_0_Reg": {
                "address_block": "/image_processing/gaussian_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C70000",
                "range": "64K"
              },
              "SEG_rgb2hsv_0_Reg": {
                "address_block": "/image_processing/rgb2hsv_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_sobelFilter_0_Reg": {
                "address_block": "/image_processing/sobelFilter_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_subsample_0_Reg": {
                "address_block": "/image_processing/subsample_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_v_demosaic_0_Reg": {
                "address_block": "/v_demosaic_0/s_axi_CTRL/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_xbar_Reg": {
                "address_block": "/image_processing/axis_interconnect_0/xbar/S_AXI_CTRL/Reg",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_xbar_Reg1": {
                "address_block": "/image_processing/axis_interconnect_1/xbar/S_AXI_CTRL/Reg",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_xf_dilation_accel_0_Reg": {
                "address_block": "/image_processing/xf_dilation_accel_0/s_axi_AXILiteS/Reg",
                "offset": "0x43C90000",
                "range": "64K"
              },
              "SEG_xf_erosion_accel_0_Reg": {
                "address_block": "/image_processing/xf_erosion_accel_0/s_axi_AXILiteS/Reg",
                "offset": "0x43CA0000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}