// Generated 09/02/2023 GMT

/*
 * Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
 * All rights reserved.
 * 
 * This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 * 
 * Redistribution and use in source and binary forms, with or without modification, are
 * permitted provided that the following conditions are met:
 * 
 *     1. Redistributions of source code must retain the above copyright notice, this list of
 *        conditions and the following disclaimer.
 * 
 *     2. Redistributions in binary form must reproduce the above copyright notice, this list
 *        of conditions and the following disclaimer in the documentation and/or other
 *        materials provided with the distribution. Publication is not required when
 *        this file is used in an embedded application.
 * 
 *     3. Microchip's name may not be used to endorse or promote products derived from this
 *        software without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PIC18F56Q43_INC_
#define _PIC18F56Q43_INC_

/*
 * Assembly Header file for the Microchip PIC Microcontroller
 * PIC18F56Q43
 */

/*
 * Device Registers
 */

// Register: CLKRCON
#define CLKRCON CLKRCON
CLKRCON                                  equ 0039h
// bitfield definitions
CLKRCON_DIV_POSN                         equ 0000h
CLKRCON_DIV_POSITION                     equ 0000h
CLKRCON_DIV_SIZE                         equ 0003h
CLKRCON_DIV_LENGTH                       equ 0003h
CLKRCON_DIV_MASK                         equ 0007h
CLKRCON_DC_POSN                          equ 0003h
CLKRCON_DC_POSITION                      equ 0003h
CLKRCON_DC_SIZE                          equ 0002h
CLKRCON_DC_LENGTH                        equ 0002h
CLKRCON_DC_MASK                          equ 0018h
CLKRCON_EN_POSN                          equ 0007h
CLKRCON_EN_POSITION                      equ 0007h
CLKRCON_EN_SIZE                          equ 0001h
CLKRCON_EN_LENGTH                        equ 0001h
CLKRCON_EN_MASK                          equ 0080h
CLKRCON_CLKRDIV0_POSN                    equ 0000h
CLKRCON_CLKRDIV0_POSITION                equ 0000h
CLKRCON_CLKRDIV0_SIZE                    equ 0001h
CLKRCON_CLKRDIV0_LENGTH                  equ 0001h
CLKRCON_CLKRDIV0_MASK                    equ 0001h
CLKRCON_CLKRDIV1_POSN                    equ 0001h
CLKRCON_CLKRDIV1_POSITION                equ 0001h
CLKRCON_CLKRDIV1_SIZE                    equ 0001h
CLKRCON_CLKRDIV1_LENGTH                  equ 0001h
CLKRCON_CLKRDIV1_MASK                    equ 0002h
CLKRCON_CLKRDIV2_POSN                    equ 0002h
CLKRCON_CLKRDIV2_POSITION                equ 0002h
CLKRCON_CLKRDIV2_SIZE                    equ 0001h
CLKRCON_CLKRDIV2_LENGTH                  equ 0001h
CLKRCON_CLKRDIV2_MASK                    equ 0004h
CLKRCON_CLKRDC0_POSN                     equ 0003h
CLKRCON_CLKRDC0_POSITION                 equ 0003h
CLKRCON_CLKRDC0_SIZE                     equ 0001h
CLKRCON_CLKRDC0_LENGTH                   equ 0001h
CLKRCON_CLKRDC0_MASK                     equ 0008h
CLKRCON_CLKRDC1_POSN                     equ 0004h
CLKRCON_CLKRDC1_POSITION                 equ 0004h
CLKRCON_CLKRDC1_SIZE                     equ 0001h
CLKRCON_CLKRDC1_LENGTH                   equ 0001h
CLKRCON_CLKRDC1_MASK                     equ 0010h
CLKRCON_CLKREN_POSN                      equ 0007h
CLKRCON_CLKREN_POSITION                  equ 0007h
CLKRCON_CLKREN_SIZE                      equ 0001h
CLKRCON_CLKREN_LENGTH                    equ 0001h
CLKRCON_CLKREN_MASK                      equ 0080h
CLKRCON_DIV0_POSN                        equ 0000h
CLKRCON_DIV0_POSITION                    equ 0000h
CLKRCON_DIV0_SIZE                        equ 0001h
CLKRCON_DIV0_LENGTH                      equ 0001h
CLKRCON_DIV0_MASK                        equ 0001h
CLKRCON_DIV1_POSN                        equ 0001h
CLKRCON_DIV1_POSITION                    equ 0001h
CLKRCON_DIV1_SIZE                        equ 0001h
CLKRCON_DIV1_LENGTH                      equ 0001h
CLKRCON_DIV1_MASK                        equ 0002h
CLKRCON_DIV2_POSN                        equ 0002h
CLKRCON_DIV2_POSITION                    equ 0002h
CLKRCON_DIV2_SIZE                        equ 0001h
CLKRCON_DIV2_LENGTH                      equ 0001h
CLKRCON_DIV2_MASK                        equ 0004h
CLKRCON_DC0_POSN                         equ 0003h
CLKRCON_DC0_POSITION                     equ 0003h
CLKRCON_DC0_SIZE                         equ 0001h
CLKRCON_DC0_LENGTH                       equ 0001h
CLKRCON_DC0_MASK                         equ 0008h
CLKRCON_DC1_POSN                         equ 0004h
CLKRCON_DC1_POSITION                     equ 0004h
CLKRCON_DC1_SIZE                         equ 0001h
CLKRCON_DC1_LENGTH                       equ 0001h
CLKRCON_DC1_MASK                         equ 0010h

// Register: CLKRCLK
#define CLKRCLK CLKRCLK
CLKRCLK                                  equ 003Ah
// bitfield definitions
CLKRCLK_CLK_POSN                         equ 0000h
CLKRCLK_CLK_POSITION                     equ 0000h
CLKRCLK_CLK_SIZE                         equ 0008h
CLKRCLK_CLK_LENGTH                       equ 0008h
CLKRCLK_CLK_MASK                         equ 00FFh
CLKRCLK_CLKRCLK0_POSN                    equ 0000h
CLKRCLK_CLKRCLK0_POSITION                equ 0000h
CLKRCLK_CLKRCLK0_SIZE                    equ 0001h
CLKRCLK_CLKRCLK0_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK0_MASK                    equ 0001h
CLKRCLK_CLKRCLK1_POSN                    equ 0001h
CLKRCLK_CLKRCLK1_POSITION                equ 0001h
CLKRCLK_CLKRCLK1_SIZE                    equ 0001h
CLKRCLK_CLKRCLK1_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK1_MASK                    equ 0002h
CLKRCLK_CLKRCLK2_POSN                    equ 0002h
CLKRCLK_CLKRCLK2_POSITION                equ 0002h
CLKRCLK_CLKRCLK2_SIZE                    equ 0001h
CLKRCLK_CLKRCLK2_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK2_MASK                    equ 0004h
CLKRCLK_CLKRCLK3_POSN                    equ 0003h
CLKRCLK_CLKRCLK3_POSITION                equ 0003h
CLKRCLK_CLKRCLK3_SIZE                    equ 0001h
CLKRCLK_CLKRCLK3_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK3_MASK                    equ 0008h
CLKRCLK_CLKRCLK4_POSN                    equ 0004h
CLKRCLK_CLKRCLK4_POSITION                equ 0004h
CLKRCLK_CLKRCLK4_SIZE                    equ 0001h
CLKRCLK_CLKRCLK4_LENGTH                  equ 0001h
CLKRCLK_CLKRCLK4_MASK                    equ 0010h
CLKRCLK_CLK0_POSN                        equ 0000h
CLKRCLK_CLK0_POSITION                    equ 0000h
CLKRCLK_CLK0_SIZE                        equ 0001h
CLKRCLK_CLK0_LENGTH                      equ 0001h
CLKRCLK_CLK0_MASK                        equ 0001h
CLKRCLK_CLK1_POSN                        equ 0001h
CLKRCLK_CLK1_POSITION                    equ 0001h
CLKRCLK_CLK1_SIZE                        equ 0001h
CLKRCLK_CLK1_LENGTH                      equ 0001h
CLKRCLK_CLK1_MASK                        equ 0002h
CLKRCLK_CLK2_POSN                        equ 0002h
CLKRCLK_CLK2_POSITION                    equ 0002h
CLKRCLK_CLK2_SIZE                        equ 0001h
CLKRCLK_CLK2_LENGTH                      equ 0001h
CLKRCLK_CLK2_MASK                        equ 0004h
CLKRCLK_CLK3_POSN                        equ 0003h
CLKRCLK_CLK3_POSITION                    equ 0003h
CLKRCLK_CLK3_SIZE                        equ 0001h
CLKRCLK_CLK3_LENGTH                      equ 0001h
CLKRCLK_CLK3_MASK                        equ 0008h
CLKRCLK_CLK4_POSN                        equ 0004h
CLKRCLK_CLK4_POSITION                    equ 0004h
CLKRCLK_CLK4_SIZE                        equ 0001h
CLKRCLK_CLK4_LENGTH                      equ 0001h
CLKRCLK_CLK4_MASK                        equ 0010h

// Register: NVMCON0
#define NVMCON0 NVMCON0
NVMCON0                                  equ 0040h
// bitfield definitions
NVMCON0_GO_POSN                          equ 0000h
NVMCON0_GO_POSITION                      equ 0000h
NVMCON0_GO_SIZE                          equ 0001h
NVMCON0_GO_LENGTH                        equ 0001h
NVMCON0_GO_MASK                          equ 0001h
NVMCON0_NOT_DONE_POSN                    equ 0000h
NVMCON0_NOT_DONE_POSITION                equ 0000h
NVMCON0_NOT_DONE_SIZE                    equ 0001h
NVMCON0_NOT_DONE_LENGTH                  equ 0001h
NVMCON0_NOT_DONE_MASK                    equ 0001h
NVMCON0_nDONE_POSN                       equ 0000h
NVMCON0_nDONE_POSITION                   equ 0000h
NVMCON0_nDONE_SIZE                       equ 0001h
NVMCON0_nDONE_LENGTH                     equ 0001h
NVMCON0_nDONE_MASK                       equ 0001h
NVMCON0_NVMGO_POSN                       equ 0000h
NVMCON0_NVMGO_POSITION                   equ 0000h
NVMCON0_NVMGO_SIZE                       equ 0001h
NVMCON0_NVMGO_LENGTH                     equ 0001h
NVMCON0_NVMGO_MASK                       equ 0001h

// Register: NVMCON1
#define NVMCON1 NVMCON1
NVMCON1                                  equ 0041h
// bitfield definitions
NVMCON1_CMD_POSN                         equ 0000h
NVMCON1_CMD_POSITION                     equ 0000h
NVMCON1_CMD_SIZE                         equ 0003h
NVMCON1_CMD_LENGTH                       equ 0003h
NVMCON1_CMD_MASK                         equ 0007h
NVMCON1_WRERR_POSN                       equ 0007h
NVMCON1_WRERR_POSITION                   equ 0007h
NVMCON1_WRERR_SIZE                       equ 0001h
NVMCON1_WRERR_LENGTH                     equ 0001h
NVMCON1_WRERR_MASK                       equ 0080h
NVMCON1_NVMCMD_POSN                      equ 0000h
NVMCON1_NVMCMD_POSITION                  equ 0000h
NVMCON1_NVMCMD_SIZE                      equ 0003h
NVMCON1_NVMCMD_LENGTH                    equ 0003h
NVMCON1_NVMCMD_MASK                      equ 0007h

// Register: NVMLOCK
#define NVMLOCK NVMLOCK
NVMLOCK                                  equ 0042h
// bitfield definitions
NVMLOCK_LOCK_POSN                        equ 0000h
NVMLOCK_LOCK_POSITION                    equ 0000h
NVMLOCK_LOCK_SIZE                        equ 0008h
NVMLOCK_LOCK_LENGTH                      equ 0008h
NVMLOCK_LOCK_MASK                        equ 00FFh

// Register: NVMADR
#define NVMADR NVMADR
NVMADR                                   equ 0043h

// Register: NVMADRL
#define NVMADRL NVMADRL
NVMADRL                                  equ 0043h
// bitfield definitions
NVMADRL_NVMADRL_POSN                     equ 0000h
NVMADRL_NVMADRL_POSITION                 equ 0000h
NVMADRL_NVMADRL_SIZE                     equ 0008h
NVMADRL_NVMADRL_LENGTH                   equ 0008h
NVMADRL_NVMADRL_MASK                     equ 00FFh
NVMADRL_NVMADR0_POSN                     equ 0000h
NVMADRL_NVMADR0_POSITION                 equ 0000h
NVMADRL_NVMADR0_SIZE                     equ 0001h
NVMADRL_NVMADR0_LENGTH                   equ 0001h
NVMADRL_NVMADR0_MASK                     equ 0001h
NVMADRL_NVMADR1_POSN                     equ 0001h
NVMADRL_NVMADR1_POSITION                 equ 0001h
NVMADRL_NVMADR1_SIZE                     equ 0001h
NVMADRL_NVMADR1_LENGTH                   equ 0001h
NVMADRL_NVMADR1_MASK                     equ 0002h
NVMADRL_NVMADR2_POSN                     equ 0002h
NVMADRL_NVMADR2_POSITION                 equ 0002h
NVMADRL_NVMADR2_SIZE                     equ 0001h
NVMADRL_NVMADR2_LENGTH                   equ 0001h
NVMADRL_NVMADR2_MASK                     equ 0004h
NVMADRL_NVMADR3_POSN                     equ 0003h
NVMADRL_NVMADR3_POSITION                 equ 0003h
NVMADRL_NVMADR3_SIZE                     equ 0001h
NVMADRL_NVMADR3_LENGTH                   equ 0001h
NVMADRL_NVMADR3_MASK                     equ 0008h
NVMADRL_NVMADR4_POSN                     equ 0004h
NVMADRL_NVMADR4_POSITION                 equ 0004h
NVMADRL_NVMADR4_SIZE                     equ 0001h
NVMADRL_NVMADR4_LENGTH                   equ 0001h
NVMADRL_NVMADR4_MASK                     equ 0010h
NVMADRL_NVMADR5_POSN                     equ 0005h
NVMADRL_NVMADR5_POSITION                 equ 0005h
NVMADRL_NVMADR5_SIZE                     equ 0001h
NVMADRL_NVMADR5_LENGTH                   equ 0001h
NVMADRL_NVMADR5_MASK                     equ 0020h
NVMADRL_NVMADR6_POSN                     equ 0006h
NVMADRL_NVMADR6_POSITION                 equ 0006h
NVMADRL_NVMADR6_SIZE                     equ 0001h
NVMADRL_NVMADR6_LENGTH                   equ 0001h
NVMADRL_NVMADR6_MASK                     equ 0040h
NVMADRL_NVMADR7_POSN                     equ 0007h
NVMADRL_NVMADR7_POSITION                 equ 0007h
NVMADRL_NVMADR7_SIZE                     equ 0001h
NVMADRL_NVMADR7_LENGTH                   equ 0001h
NVMADRL_NVMADR7_MASK                     equ 0080h

// Register: NVMADRH
#define NVMADRH NVMADRH
NVMADRH                                  equ 0044h
// bitfield definitions
NVMADRH_NVMADRH_POSN                     equ 0000h
NVMADRH_NVMADRH_POSITION                 equ 0000h
NVMADRH_NVMADRH_SIZE                     equ 0008h
NVMADRH_NVMADRH_LENGTH                   equ 0008h
NVMADRH_NVMADRH_MASK                     equ 00FFh
NVMADRH_NVMADR8_POSN                     equ 0000h
NVMADRH_NVMADR8_POSITION                 equ 0000h
NVMADRH_NVMADR8_SIZE                     equ 0001h
NVMADRH_NVMADR8_LENGTH                   equ 0001h
NVMADRH_NVMADR8_MASK                     equ 0001h
NVMADRH_NVMADR9_POSN                     equ 0001h
NVMADRH_NVMADR9_POSITION                 equ 0001h
NVMADRH_NVMADR9_SIZE                     equ 0001h
NVMADRH_NVMADR9_LENGTH                   equ 0001h
NVMADRH_NVMADR9_MASK                     equ 0002h
NVMADRH_NVMADR10_POSN                    equ 0002h
NVMADRH_NVMADR10_POSITION                equ 0002h
NVMADRH_NVMADR10_SIZE                    equ 0001h
NVMADRH_NVMADR10_LENGTH                  equ 0001h
NVMADRH_NVMADR10_MASK                    equ 0004h
NVMADRH_NVMADR11_POSN                    equ 0003h
NVMADRH_NVMADR11_POSITION                equ 0003h
NVMADRH_NVMADR11_SIZE                    equ 0001h
NVMADRH_NVMADR11_LENGTH                  equ 0001h
NVMADRH_NVMADR11_MASK                    equ 0008h
NVMADRH_NVMADR12_POSN                    equ 0004h
NVMADRH_NVMADR12_POSITION                equ 0004h
NVMADRH_NVMADR12_SIZE                    equ 0001h
NVMADRH_NVMADR12_LENGTH                  equ 0001h
NVMADRH_NVMADR12_MASK                    equ 0010h
NVMADRH_NVMADR13_POSN                    equ 0005h
NVMADRH_NVMADR13_POSITION                equ 0005h
NVMADRH_NVMADR13_SIZE                    equ 0001h
NVMADRH_NVMADR13_LENGTH                  equ 0001h
NVMADRH_NVMADR13_MASK                    equ 0020h
NVMADRH_NVMADR14_POSN                    equ 0006h
NVMADRH_NVMADR14_POSITION                equ 0006h
NVMADRH_NVMADR14_SIZE                    equ 0001h
NVMADRH_NVMADR14_LENGTH                  equ 0001h
NVMADRH_NVMADR14_MASK                    equ 0040h
NVMADRH_NVMADR15_POSN                    equ 0007h
NVMADRH_NVMADR15_POSITION                equ 0007h
NVMADRH_NVMADR15_SIZE                    equ 0001h
NVMADRH_NVMADR15_LENGTH                  equ 0001h
NVMADRH_NVMADR15_MASK                    equ 0080h

// Register: NVMADRU
#define NVMADRU NVMADRU
NVMADRU                                  equ 0045h
// bitfield definitions
NVMADRU_NVMADRU_POSN                     equ 0000h
NVMADRU_NVMADRU_POSITION                 equ 0000h
NVMADRU_NVMADRU_SIZE                     equ 0006h
NVMADRU_NVMADRU_LENGTH                   equ 0006h
NVMADRU_NVMADRU_MASK                     equ 003Fh
NVMADRU_NVMADR16_POSN                    equ 0000h
NVMADRU_NVMADR16_POSITION                equ 0000h
NVMADRU_NVMADR16_SIZE                    equ 0001h
NVMADRU_NVMADR16_LENGTH                  equ 0001h
NVMADRU_NVMADR16_MASK                    equ 0001h
NVMADRU_NVMADR17_POSN                    equ 0001h
NVMADRU_NVMADR17_POSITION                equ 0001h
NVMADRU_NVMADR17_SIZE                    equ 0001h
NVMADRU_NVMADR17_LENGTH                  equ 0001h
NVMADRU_NVMADR17_MASK                    equ 0002h
NVMADRU_NVMADR18_POSN                    equ 0002h
NVMADRU_NVMADR18_POSITION                equ 0002h
NVMADRU_NVMADR18_SIZE                    equ 0001h
NVMADRU_NVMADR18_LENGTH                  equ 0001h
NVMADRU_NVMADR18_MASK                    equ 0004h
NVMADRU_NVMADR19_POSN                    equ 0003h
NVMADRU_NVMADR19_POSITION                equ 0003h
NVMADRU_NVMADR19_SIZE                    equ 0001h
NVMADRU_NVMADR19_LENGTH                  equ 0001h
NVMADRU_NVMADR19_MASK                    equ 0008h
NVMADRU_NVMADR20_POSN                    equ 0004h
NVMADRU_NVMADR20_POSITION                equ 0004h
NVMADRU_NVMADR20_SIZE                    equ 0001h
NVMADRU_NVMADR20_LENGTH                  equ 0001h
NVMADRU_NVMADR20_MASK                    equ 0010h
NVMADRU_NVMADR21_POSN                    equ 0005h
NVMADRU_NVMADR21_POSITION                equ 0005h
NVMADRU_NVMADR21_SIZE                    equ 0001h
NVMADRU_NVMADR21_LENGTH                  equ 0001h
NVMADRU_NVMADR21_MASK                    equ 0020h

// Register: NVMDAT
#define NVMDAT NVMDAT
NVMDAT                                   equ 0046h

// Register: NVMDATL
#define NVMDATL NVMDATL
NVMDATL                                  equ 0046h
// bitfield definitions
NVMDATL_NVMDATL_POSN                     equ 0000h
NVMDATL_NVMDATL_POSITION                 equ 0000h
NVMDATL_NVMDATL_SIZE                     equ 0008h
NVMDATL_NVMDATL_LENGTH                   equ 0008h
NVMDATL_NVMDATL_MASK                     equ 00FFh
NVMDATL_NVMDAT0_POSN                     equ 0000h
NVMDATL_NVMDAT0_POSITION                 equ 0000h
NVMDATL_NVMDAT0_SIZE                     equ 0001h
NVMDATL_NVMDAT0_LENGTH                   equ 0001h
NVMDATL_NVMDAT0_MASK                     equ 0001h
NVMDATL_NVMDAT1_POSN                     equ 0001h
NVMDATL_NVMDAT1_POSITION                 equ 0001h
NVMDATL_NVMDAT1_SIZE                     equ 0001h
NVMDATL_NVMDAT1_LENGTH                   equ 0001h
NVMDATL_NVMDAT1_MASK                     equ 0002h
NVMDATL_NVMDAT2_POSN                     equ 0002h
NVMDATL_NVMDAT2_POSITION                 equ 0002h
NVMDATL_NVMDAT2_SIZE                     equ 0001h
NVMDATL_NVMDAT2_LENGTH                   equ 0001h
NVMDATL_NVMDAT2_MASK                     equ 0004h
NVMDATL_NVMDAT3_POSN                     equ 0003h
NVMDATL_NVMDAT3_POSITION                 equ 0003h
NVMDATL_NVMDAT3_SIZE                     equ 0001h
NVMDATL_NVMDAT3_LENGTH                   equ 0001h
NVMDATL_NVMDAT3_MASK                     equ 0008h
NVMDATL_NVMDAT4_POSN                     equ 0004h
NVMDATL_NVMDAT4_POSITION                 equ 0004h
NVMDATL_NVMDAT4_SIZE                     equ 0001h
NVMDATL_NVMDAT4_LENGTH                   equ 0001h
NVMDATL_NVMDAT4_MASK                     equ 0010h
NVMDATL_NVMDAT5_POSN                     equ 0005h
NVMDATL_NVMDAT5_POSITION                 equ 0005h
NVMDATL_NVMDAT5_SIZE                     equ 0001h
NVMDATL_NVMDAT5_LENGTH                   equ 0001h
NVMDATL_NVMDAT5_MASK                     equ 0020h
NVMDATL_NVMDAT6_POSN                     equ 0006h
NVMDATL_NVMDAT6_POSITION                 equ 0006h
NVMDATL_NVMDAT6_SIZE                     equ 0001h
NVMDATL_NVMDAT6_LENGTH                   equ 0001h
NVMDATL_NVMDAT6_MASK                     equ 0040h
NVMDATL_NVMDAT7_POSN                     equ 0007h
NVMDATL_NVMDAT7_POSITION                 equ 0007h
NVMDATL_NVMDAT7_SIZE                     equ 0001h
NVMDATL_NVMDAT7_LENGTH                   equ 0001h
NVMDATL_NVMDAT7_MASK                     equ 0080h

// Register: NVMDATH
#define NVMDATH NVMDATH
NVMDATH                                  equ 0047h
// bitfield definitions
NVMDATH_NVMDATH_POSN                     equ 0000h
NVMDATH_NVMDATH_POSITION                 equ 0000h
NVMDATH_NVMDATH_SIZE                     equ 0008h
NVMDATH_NVMDATH_LENGTH                   equ 0008h
NVMDATH_NVMDATH_MASK                     equ 00FFh
NVMDATH_NVMDAT8_POSN                     equ 0000h
NVMDATH_NVMDAT8_POSITION                 equ 0000h
NVMDATH_NVMDAT8_SIZE                     equ 0001h
NVMDATH_NVMDAT8_LENGTH                   equ 0001h
NVMDATH_NVMDAT8_MASK                     equ 0001h
NVMDATH_NVMDAT9_POSN                     equ 0001h
NVMDATH_NVMDAT9_POSITION                 equ 0001h
NVMDATH_NVMDAT9_SIZE                     equ 0001h
NVMDATH_NVMDAT9_LENGTH                   equ 0001h
NVMDATH_NVMDAT9_MASK                     equ 0002h
NVMDATH_NVMDAT10_POSN                    equ 0002h
NVMDATH_NVMDAT10_POSITION                equ 0002h
NVMDATH_NVMDAT10_SIZE                    equ 0001h
NVMDATH_NVMDAT10_LENGTH                  equ 0001h
NVMDATH_NVMDAT10_MASK                    equ 0004h
NVMDATH_NVMDAT11_POSN                    equ 0003h
NVMDATH_NVMDAT11_POSITION                equ 0003h
NVMDATH_NVMDAT11_SIZE                    equ 0001h
NVMDATH_NVMDAT11_LENGTH                  equ 0001h
NVMDATH_NVMDAT11_MASK                    equ 0008h
NVMDATH_NVMDAT12_POSN                    equ 0004h
NVMDATH_NVMDAT12_POSITION                equ 0004h
NVMDATH_NVMDAT12_SIZE                    equ 0001h
NVMDATH_NVMDAT12_LENGTH                  equ 0001h
NVMDATH_NVMDAT12_MASK                    equ 0010h
NVMDATH_NVMDAT13_POSN                    equ 0005h
NVMDATH_NVMDAT13_POSITION                equ 0005h
NVMDATH_NVMDAT13_SIZE                    equ 0001h
NVMDATH_NVMDAT13_LENGTH                  equ 0001h
NVMDATH_NVMDAT13_MASK                    equ 0020h
NVMDATH_NVMDAT14_POSN                    equ 0006h
NVMDATH_NVMDAT14_POSITION                equ 0006h
NVMDATH_NVMDAT14_SIZE                    equ 0001h
NVMDATH_NVMDAT14_LENGTH                  equ 0001h
NVMDATH_NVMDAT14_MASK                    equ 0040h
NVMDATH_NVMDAT15_POSN                    equ 0007h
NVMDATH_NVMDAT15_POSITION                equ 0007h
NVMDATH_NVMDAT15_SIZE                    equ 0001h
NVMDATH_NVMDAT15_LENGTH                  equ 0001h
NVMDATH_NVMDAT15_MASK                    equ 0080h

// Register: VREGCON
#define VREGCON VREGCON
VREGCON                                  equ 0048h
// bitfield definitions
VREGCON_VREGPM_POSN                      equ 0000h
VREGCON_VREGPM_POSITION                  equ 0000h
VREGCON_VREGPM_SIZE                      equ 0002h
VREGCON_VREGPM_LENGTH                    equ 0002h
VREGCON_VREGPM_MASK                      equ 0003h
VREGCON_PMSYS_POSN                       equ 0004h
VREGCON_PMSYS_POSITION                   equ 0004h
VREGCON_PMSYS_SIZE                       equ 0002h
VREGCON_PMSYS_LENGTH                     equ 0002h
VREGCON_PMSYS_MASK                       equ 0030h
VREGCON_VREGPM0_POSN                     equ 0000h
VREGCON_VREGPM0_POSITION                 equ 0000h
VREGCON_VREGPM0_SIZE                     equ 0001h
VREGCON_VREGPM0_LENGTH                   equ 0001h
VREGCON_VREGPM0_MASK                     equ 0001h
VREGCON_VREGPM1_POSN                     equ 0001h
VREGCON_VREGPM1_POSITION                 equ 0001h
VREGCON_VREGPM1_SIZE                     equ 0001h
VREGCON_VREGPM1_LENGTH                   equ 0001h
VREGCON_VREGPM1_MASK                     equ 0002h
VREGCON_PMSYS0_POSN                      equ 0004h
VREGCON_PMSYS0_POSITION                  equ 0004h
VREGCON_PMSYS0_SIZE                      equ 0001h
VREGCON_PMSYS0_LENGTH                    equ 0001h
VREGCON_PMSYS0_MASK                      equ 0010h
VREGCON_PMSYS1_POSN                      equ 0005h
VREGCON_PMSYS1_POSITION                  equ 0005h
VREGCON_PMSYS1_SIZE                      equ 0001h
VREGCON_PMSYS1_LENGTH                    equ 0001h
VREGCON_PMSYS1_MASK                      equ 0020h

// Register: BORCON
#define BORCON BORCON
BORCON                                   equ 0049h
// bitfield definitions
BORCON_BORRDY_POSN                       equ 0000h
BORCON_BORRDY_POSITION                   equ 0000h
BORCON_BORRDY_SIZE                       equ 0001h
BORCON_BORRDY_LENGTH                     equ 0001h
BORCON_BORRDY_MASK                       equ 0001h
BORCON_SBOREN_POSN                       equ 0007h
BORCON_SBOREN_POSITION                   equ 0007h
BORCON_SBOREN_SIZE                       equ 0001h
BORCON_SBOREN_LENGTH                     equ 0001h
BORCON_SBOREN_MASK                       equ 0080h

// Register: HLVDCON0
#define HLVDCON0 HLVDCON0
HLVDCON0                                 equ 004Ah
// bitfield definitions
HLVDCON0_INTL_POSN                       equ 0000h
HLVDCON0_INTL_POSITION                   equ 0000h
HLVDCON0_INTL_SIZE                       equ 0001h
HLVDCON0_INTL_LENGTH                     equ 0001h
HLVDCON0_INTL_MASK                       equ 0001h
HLVDCON0_INTH_POSN                       equ 0001h
HLVDCON0_INTH_POSITION                   equ 0001h
HLVDCON0_INTH_SIZE                       equ 0001h
HLVDCON0_INTH_LENGTH                     equ 0001h
HLVDCON0_INTH_MASK                       equ 0002h
HLVDCON0_RDY_POSN                        equ 0004h
HLVDCON0_RDY_POSITION                    equ 0004h
HLVDCON0_RDY_SIZE                        equ 0001h
HLVDCON0_RDY_LENGTH                      equ 0001h
HLVDCON0_RDY_MASK                        equ 0010h
HLVDCON0_OUT_POSN                        equ 0005h
HLVDCON0_OUT_POSITION                    equ 0005h
HLVDCON0_OUT_SIZE                        equ 0001h
HLVDCON0_OUT_LENGTH                      equ 0001h
HLVDCON0_OUT_MASK                        equ 0020h
HLVDCON0_EN_POSN                         equ 0007h
HLVDCON0_EN_POSITION                     equ 0007h
HLVDCON0_EN_SIZE                         equ 0001h
HLVDCON0_EN_LENGTH                       equ 0001h
HLVDCON0_EN_MASK                         equ 0080h
HLVDCON0_HLVDINTL_POSN                   equ 0000h
HLVDCON0_HLVDINTL_POSITION               equ 0000h
HLVDCON0_HLVDINTL_SIZE                   equ 0001h
HLVDCON0_HLVDINTL_LENGTH                 equ 0001h
HLVDCON0_HLVDINTL_MASK                   equ 0001h
HLVDCON0_HLVDINTH_POSN                   equ 0001h
HLVDCON0_HLVDINTH_POSITION               equ 0001h
HLVDCON0_HLVDINTH_SIZE                   equ 0001h
HLVDCON0_HLVDINTH_LENGTH                 equ 0001h
HLVDCON0_HLVDINTH_MASK                   equ 0002h
HLVDCON0_HLVDRDY_POSN                    equ 0004h
HLVDCON0_HLVDRDY_POSITION                equ 0004h
HLVDCON0_HLVDRDY_SIZE                    equ 0001h
HLVDCON0_HLVDRDY_LENGTH                  equ 0001h
HLVDCON0_HLVDRDY_MASK                    equ 0010h
HLVDCON0_HLVDOUT_POSN                    equ 0005h
HLVDCON0_HLVDOUT_POSITION                equ 0005h
HLVDCON0_HLVDOUT_SIZE                    equ 0001h
HLVDCON0_HLVDOUT_LENGTH                  equ 0001h
HLVDCON0_HLVDOUT_MASK                    equ 0020h
HLVDCON0_HLVDEN_POSN                     equ 0007h
HLVDCON0_HLVDEN_POSITION                 equ 0007h
HLVDCON0_HLVDEN_SIZE                     equ 0001h
HLVDCON0_HLVDEN_LENGTH                   equ 0001h
HLVDCON0_HLVDEN_MASK                     equ 0080h

// Register: HLVDCON1
#define HLVDCON1 HLVDCON1
HLVDCON1                                 equ 004Bh
// bitfield definitions
HLVDCON1_SEL_POSN                        equ 0000h
HLVDCON1_SEL_POSITION                    equ 0000h
HLVDCON1_SEL_SIZE                        equ 0004h
HLVDCON1_SEL_LENGTH                      equ 0004h
HLVDCON1_SEL_MASK                        equ 000Fh
HLVDCON1_SEL0_POSN                       equ 0000h
HLVDCON1_SEL0_POSITION                   equ 0000h
HLVDCON1_SEL0_SIZE                       equ 0001h
HLVDCON1_SEL0_LENGTH                     equ 0001h
HLVDCON1_SEL0_MASK                       equ 0001h
HLVDCON1_SEL1_POSN                       equ 0001h
HLVDCON1_SEL1_POSITION                   equ 0001h
HLVDCON1_SEL1_SIZE                       equ 0001h
HLVDCON1_SEL1_LENGTH                     equ 0001h
HLVDCON1_SEL1_MASK                       equ 0002h
HLVDCON1_SEL2_POSN                       equ 0002h
HLVDCON1_SEL2_POSITION                   equ 0002h
HLVDCON1_SEL2_SIZE                       equ 0001h
HLVDCON1_SEL2_LENGTH                     equ 0001h
HLVDCON1_SEL2_MASK                       equ 0004h
HLVDCON1_SEL3_POSN                       equ 0003h
HLVDCON1_SEL3_POSITION                   equ 0003h
HLVDCON1_SEL3_SIZE                       equ 0001h
HLVDCON1_SEL3_LENGTH                     equ 0001h
HLVDCON1_SEL3_MASK                       equ 0008h
HLVDCON1_HLVDSEL0_POSN                   equ 0000h
HLVDCON1_HLVDSEL0_POSITION               equ 0000h
HLVDCON1_HLVDSEL0_SIZE                   equ 0001h
HLVDCON1_HLVDSEL0_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL0_MASK                   equ 0001h
HLVDCON1_HLVDSEL1_POSN                   equ 0001h
HLVDCON1_HLVDSEL1_POSITION               equ 0001h
HLVDCON1_HLVDSEL1_SIZE                   equ 0001h
HLVDCON1_HLVDSEL1_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL1_MASK                   equ 0002h
HLVDCON1_HLVDSEL2_POSN                   equ 0002h
HLVDCON1_HLVDSEL2_POSITION               equ 0002h
HLVDCON1_HLVDSEL2_SIZE                   equ 0001h
HLVDCON1_HLVDSEL2_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL2_MASK                   equ 0004h
HLVDCON1_HLVDSEL3_POSN                   equ 0003h
HLVDCON1_HLVDSEL3_POSITION               equ 0003h
HLVDCON1_HLVDSEL3_SIZE                   equ 0001h
HLVDCON1_HLVDSEL3_LENGTH                 equ 0001h
HLVDCON1_HLVDSEL3_MASK                   equ 0008h

// Register: ZCDCON
#define ZCDCON ZCDCON
ZCDCON                                   equ 004Ch
// bitfield definitions
ZCDCON_INTN_POSN                         equ 0000h
ZCDCON_INTN_POSITION                     equ 0000h
ZCDCON_INTN_SIZE                         equ 0001h
ZCDCON_INTN_LENGTH                       equ 0001h
ZCDCON_INTN_MASK                         equ 0001h
ZCDCON_INTP_POSN                         equ 0001h
ZCDCON_INTP_POSITION                     equ 0001h
ZCDCON_INTP_SIZE                         equ 0001h
ZCDCON_INTP_LENGTH                       equ 0001h
ZCDCON_INTP_MASK                         equ 0002h
ZCDCON_POL_POSN                          equ 0004h
ZCDCON_POL_POSITION                      equ 0004h
ZCDCON_POL_SIZE                          equ 0001h
ZCDCON_POL_LENGTH                        equ 0001h
ZCDCON_POL_MASK                          equ 0010h
ZCDCON_OUT_POSN                          equ 0005h
ZCDCON_OUT_POSITION                      equ 0005h
ZCDCON_OUT_SIZE                          equ 0001h
ZCDCON_OUT_LENGTH                        equ 0001h
ZCDCON_OUT_MASK                          equ 0020h
ZCDCON_SEN_POSN                          equ 0007h
ZCDCON_SEN_POSITION                      equ 0007h
ZCDCON_SEN_SIZE                          equ 0001h
ZCDCON_SEN_LENGTH                        equ 0001h
ZCDCON_SEN_MASK                          equ 0080h
ZCDCON_ZCDINTN_POSN                      equ 0000h
ZCDCON_ZCDINTN_POSITION                  equ 0000h
ZCDCON_ZCDINTN_SIZE                      equ 0001h
ZCDCON_ZCDINTN_LENGTH                    equ 0001h
ZCDCON_ZCDINTN_MASK                      equ 0001h
ZCDCON_ZCDINTP_POSN                      equ 0001h
ZCDCON_ZCDINTP_POSITION                  equ 0001h
ZCDCON_ZCDINTP_SIZE                      equ 0001h
ZCDCON_ZCDINTP_LENGTH                    equ 0001h
ZCDCON_ZCDINTP_MASK                      equ 0002h
ZCDCON_ZCDPOL_POSN                       equ 0004h
ZCDCON_ZCDPOL_POSITION                   equ 0004h
ZCDCON_ZCDPOL_SIZE                       equ 0001h
ZCDCON_ZCDPOL_LENGTH                     equ 0001h
ZCDCON_ZCDPOL_MASK                       equ 0010h
ZCDCON_ZCDOUT_POSN                       equ 0005h
ZCDCON_ZCDOUT_POSITION                   equ 0005h
ZCDCON_ZCDOUT_SIZE                       equ 0001h
ZCDCON_ZCDOUT_LENGTH                     equ 0001h
ZCDCON_ZCDOUT_MASK                       equ 0020h
ZCDCON_ZCDSEN_POSN                       equ 0007h
ZCDCON_ZCDSEN_POSITION                   equ 0007h
ZCDCON_ZCDSEN_SIZE                       equ 0001h
ZCDCON_ZCDSEN_LENGTH                     equ 0001h
ZCDCON_ZCDSEN_MASK                       equ 0080h

// Register: PMD0
#define PMD0 PMD0
PMD0                                     equ 0060h
// bitfield definitions
PMD0_IOCMD_POSN                          equ 0000h
PMD0_IOCMD_POSITION                      equ 0000h
PMD0_IOCMD_SIZE                          equ 0001h
PMD0_IOCMD_LENGTH                        equ 0001h
PMD0_IOCMD_MASK                          equ 0001h
PMD0_CLKRMD_POSN                         equ 0001h
PMD0_CLKRMD_POSITION                     equ 0001h
PMD0_CLKRMD_SIZE                         equ 0001h
PMD0_CLKRMD_LENGTH                       equ 0001h
PMD0_CLKRMD_MASK                         equ 0002h
PMD0_SCANMD_POSN                         equ 0003h
PMD0_SCANMD_POSITION                     equ 0003h
PMD0_SCANMD_SIZE                         equ 0001h
PMD0_SCANMD_LENGTH                       equ 0001h
PMD0_SCANMD_MASK                         equ 0008h
PMD0_CRCMD_POSN                          equ 0004h
PMD0_CRCMD_POSITION                      equ 0004h
PMD0_CRCMD_SIZE                          equ 0001h
PMD0_CRCMD_LENGTH                        equ 0001h
PMD0_CRCMD_MASK                          equ 0010h
PMD0_HLVDMD_POSN                         equ 0005h
PMD0_HLVDMD_POSITION                     equ 0005h
PMD0_HLVDMD_SIZE                         equ 0001h
PMD0_HLVDMD_LENGTH                       equ 0001h
PMD0_HLVDMD_MASK                         equ 0020h
PMD0_FVRMD_POSN                          equ 0006h
PMD0_FVRMD_POSITION                      equ 0006h
PMD0_FVRMD_SIZE                          equ 0001h
PMD0_FVRMD_LENGTH                        equ 0001h
PMD0_FVRMD_MASK                          equ 0040h
PMD0_SYSCMD_POSN                         equ 0007h
PMD0_SYSCMD_POSITION                     equ 0007h
PMD0_SYSCMD_SIZE                         equ 0001h
PMD0_SYSCMD_LENGTH                       equ 0001h
PMD0_SYSCMD_MASK                         equ 0080h

// Register: PMD1
#define PMD1 PMD1
PMD1                                     equ 0061h
// bitfield definitions
PMD1_TMR0MD_POSN                         equ 0000h
PMD1_TMR0MD_POSITION                     equ 0000h
PMD1_TMR0MD_SIZE                         equ 0001h
PMD1_TMR0MD_LENGTH                       equ 0001h
PMD1_TMR0MD_MASK                         equ 0001h
PMD1_TMR1MD_POSN                         equ 0001h
PMD1_TMR1MD_POSITION                     equ 0001h
PMD1_TMR1MD_SIZE                         equ 0001h
PMD1_TMR1MD_LENGTH                       equ 0001h
PMD1_TMR1MD_MASK                         equ 0002h
PMD1_TMR2MD_POSN                         equ 0002h
PMD1_TMR2MD_POSITION                     equ 0002h
PMD1_TMR2MD_SIZE                         equ 0001h
PMD1_TMR2MD_LENGTH                       equ 0001h
PMD1_TMR2MD_MASK                         equ 0004h
PMD1_TMR3MD_POSN                         equ 0003h
PMD1_TMR3MD_POSITION                     equ 0003h
PMD1_TMR3MD_SIZE                         equ 0001h
PMD1_TMR3MD_LENGTH                       equ 0001h
PMD1_TMR3MD_MASK                         equ 0008h
PMD1_TMR4MD_POSN                         equ 0004h
PMD1_TMR4MD_POSITION                     equ 0004h
PMD1_TMR4MD_SIZE                         equ 0001h
PMD1_TMR4MD_LENGTH                       equ 0001h
PMD1_TMR4MD_MASK                         equ 0010h
PMD1_TMR5MD_POSN                         equ 0005h
PMD1_TMR5MD_POSITION                     equ 0005h
PMD1_TMR5MD_SIZE                         equ 0001h
PMD1_TMR5MD_LENGTH                       equ 0001h
PMD1_TMR5MD_MASK                         equ 0020h
PMD1_TMR6MD_POSN                         equ 0006h
PMD1_TMR6MD_POSITION                     equ 0006h
PMD1_TMR6MD_SIZE                         equ 0001h
PMD1_TMR6MD_LENGTH                       equ 0001h
PMD1_TMR6MD_MASK                         equ 0040h
PMD1_SMT1MD_POSN                         equ 0007h
PMD1_SMT1MD_POSITION                     equ 0007h
PMD1_SMT1MD_SIZE                         equ 0001h
PMD1_SMT1MD_LENGTH                       equ 0001h
PMD1_SMT1MD_MASK                         equ 0080h

// Register: PMD3
#define PMD3 PMD3
PMD3                                     equ 0063h
// bitfield definitions
PMD3_ZCDMD_POSN                          equ 0000h
PMD3_ZCDMD_POSITION                      equ 0000h
PMD3_ZCDMD_SIZE                          equ 0001h
PMD3_ZCDMD_LENGTH                        equ 0001h
PMD3_ZCDMD_MASK                          equ 0001h
PMD3_CM1MD_POSN                          equ 0001h
PMD3_CM1MD_POSITION                      equ 0001h
PMD3_CM1MD_SIZE                          equ 0001h
PMD3_CM1MD_LENGTH                        equ 0001h
PMD3_CM1MD_MASK                          equ 0002h
PMD3_CM2MD_POSN                          equ 0002h
PMD3_CM2MD_POSITION                      equ 0002h
PMD3_CM2MD_SIZE                          equ 0001h
PMD3_CM2MD_LENGTH                        equ 0001h
PMD3_CM2MD_MASK                          equ 0004h
PMD3_ADCMD_POSN                          equ 0005h
PMD3_ADCMD_POSITION                      equ 0005h
PMD3_ADCMD_SIZE                          equ 0001h
PMD3_ADCMD_LENGTH                        equ 0001h
PMD3_ADCMD_MASK                          equ 0020h
PMD3_DAC1MD_POSN                         equ 0006h
PMD3_DAC1MD_POSITION                     equ 0006h
PMD3_DAC1MD_SIZE                         equ 0001h
PMD3_DAC1MD_LENGTH                       equ 0001h
PMD3_DAC1MD_MASK                         equ 0040h
PMD3_ACTMD_POSN                          equ 0007h
PMD3_ACTMD_POSITION                      equ 0007h
PMD3_ACTMD_SIZE                          equ 0001h
PMD3_ACTMD_LENGTH                        equ 0001h
PMD3_ACTMD_MASK                          equ 0080h

// Register: PMD4
#define PMD4 PMD4
PMD4                                     equ 0064h
// bitfield definitions
PMD4_NCO1MD_POSN                         equ 0000h
PMD4_NCO1MD_POSITION                     equ 0000h
PMD4_NCO1MD_SIZE                         equ 0001h
PMD4_NCO1MD_LENGTH                       equ 0001h
PMD4_NCO1MD_MASK                         equ 0001h
PMD4_NCO2MD_POSN                         equ 0001h
PMD4_NCO2MD_POSITION                     equ 0001h
PMD4_NCO2MD_SIZE                         equ 0001h
PMD4_NCO2MD_LENGTH                       equ 0001h
PMD4_NCO2MD_MASK                         equ 0002h
PMD4_NCO3MD_POSN                         equ 0002h
PMD4_NCO3MD_POSITION                     equ 0002h
PMD4_NCO3MD_SIZE                         equ 0001h
PMD4_NCO3MD_LENGTH                       equ 0001h
PMD4_NCO3MD_MASK                         equ 0004h
PMD4_DSM1MD_POSN                         equ 0003h
PMD4_DSM1MD_POSITION                     equ 0003h
PMD4_DSM1MD_SIZE                         equ 0001h
PMD4_DSM1MD_LENGTH                       equ 0001h
PMD4_DSM1MD_MASK                         equ 0008h
PMD4_CWG1MD_POSN                         equ 0004h
PMD4_CWG1MD_POSITION                     equ 0004h
PMD4_CWG1MD_SIZE                         equ 0001h
PMD4_CWG1MD_LENGTH                       equ 0001h
PMD4_CWG1MD_MASK                         equ 0010h
PMD4_CWG2MD_POSN                         equ 0005h
PMD4_CWG2MD_POSITION                     equ 0005h
PMD4_CWG2MD_SIZE                         equ 0001h
PMD4_CWG2MD_LENGTH                       equ 0001h
PMD4_CWG2MD_MASK                         equ 0020h
PMD4_CWG3MD_POSN                         equ 0006h
PMD4_CWG3MD_POSITION                     equ 0006h
PMD4_CWG3MD_SIZE                         equ 0001h
PMD4_CWG3MD_LENGTH                       equ 0001h
PMD4_CWG3MD_MASK                         equ 0040h

// Register: PMD5
#define PMD5 PMD5
PMD5                                     equ 0065h
// bitfield definitions
PMD5_CCP1MD_POSN                         equ 0000h
PMD5_CCP1MD_POSITION                     equ 0000h
PMD5_CCP1MD_SIZE                         equ 0001h
PMD5_CCP1MD_LENGTH                       equ 0001h
PMD5_CCP1MD_MASK                         equ 0001h
PMD5_CCP2MD_POSN                         equ 0001h
PMD5_CCP2MD_POSITION                     equ 0001h
PMD5_CCP2MD_SIZE                         equ 0001h
PMD5_CCP2MD_LENGTH                       equ 0001h
PMD5_CCP2MD_MASK                         equ 0002h
PMD5_CCP3MD_POSN                         equ 0002h
PMD5_CCP3MD_POSITION                     equ 0002h
PMD5_CCP3MD_SIZE                         equ 0001h
PMD5_CCP3MD_LENGTH                       equ 0001h
PMD5_CCP3MD_MASK                         equ 0004h
PMD5_PWM1MD_POSN                         equ 0004h
PMD5_PWM1MD_POSITION                     equ 0004h
PMD5_PWM1MD_SIZE                         equ 0001h
PMD5_PWM1MD_LENGTH                       equ 0001h
PMD5_PWM1MD_MASK                         equ 0010h
PMD5_PWM2MD_POSN                         equ 0005h
PMD5_PWM2MD_POSITION                     equ 0005h
PMD5_PWM2MD_SIZE                         equ 0001h
PMD5_PWM2MD_LENGTH                       equ 0001h
PMD5_PWM2MD_MASK                         equ 0020h
PMD5_PWM3MD_POSN                         equ 0006h
PMD5_PWM3MD_POSITION                     equ 0006h
PMD5_PWM3MD_SIZE                         equ 0001h
PMD5_PWM3MD_LENGTH                       equ 0001h
PMD5_PWM3MD_MASK                         equ 0040h

// Register: PMD6
#define PMD6 PMD6
PMD6                                     equ 0066h
// bitfield definitions
PMD6_I2C1MD_POSN                         equ 0000h
PMD6_I2C1MD_POSITION                     equ 0000h
PMD6_I2C1MD_SIZE                         equ 0001h
PMD6_I2C1MD_LENGTH                       equ 0001h
PMD6_I2C1MD_MASK                         equ 0001h
PMD6_SPI1MD_POSN                         equ 0001h
PMD6_SPI1MD_POSITION                     equ 0001h
PMD6_SPI1MD_SIZE                         equ 0001h
PMD6_SPI1MD_LENGTH                       equ 0001h
PMD6_SPI1MD_MASK                         equ 0002h
PMD6_SPI2MD_POSN                         equ 0002h
PMD6_SPI2MD_POSITION                     equ 0002h
PMD6_SPI2MD_SIZE                         equ 0001h
PMD6_SPI2MD_LENGTH                       equ 0001h
PMD6_SPI2MD_MASK                         equ 0004h
PMD6_U1MD_POSN                           equ 0003h
PMD6_U1MD_POSITION                       equ 0003h
PMD6_U1MD_SIZE                           equ 0001h
PMD6_U1MD_LENGTH                         equ 0001h
PMD6_U1MD_MASK                           equ 0008h
PMD6_U2MD_POSN                           equ 0004h
PMD6_U2MD_POSITION                       equ 0004h
PMD6_U2MD_SIZE                           equ 0001h
PMD6_U2MD_LENGTH                         equ 0001h
PMD6_U2MD_MASK                           equ 0010h
PMD6_U3MD_POSN                           equ 0005h
PMD6_U3MD_POSITION                       equ 0005h
PMD6_U3MD_SIZE                           equ 0001h
PMD6_U3MD_LENGTH                         equ 0001h
PMD6_U3MD_MASK                           equ 0020h
PMD6_U4MD_POSN                           equ 0006h
PMD6_U4MD_POSITION                       equ 0006h
PMD6_U4MD_SIZE                           equ 0001h
PMD6_U4MD_LENGTH                         equ 0001h
PMD6_U4MD_MASK                           equ 0040h
PMD6_U5MD_POSN                           equ 0007h
PMD6_U5MD_POSITION                       equ 0007h
PMD6_U5MD_SIZE                           equ 0001h
PMD6_U5MD_LENGTH                         equ 0001h
PMD6_U5MD_MASK                           equ 0080h

// Register: PMD7
#define PMD7 PMD7
PMD7                                     equ 0067h
// bitfield definitions
PMD7_CLC1MD_POSN                         equ 0000h
PMD7_CLC1MD_POSITION                     equ 0000h
PMD7_CLC1MD_SIZE                         equ 0001h
PMD7_CLC1MD_LENGTH                       equ 0001h
PMD7_CLC1MD_MASK                         equ 0001h
PMD7_CLC2MD_POSN                         equ 0001h
PMD7_CLC2MD_POSITION                     equ 0001h
PMD7_CLC2MD_SIZE                         equ 0001h
PMD7_CLC2MD_LENGTH                       equ 0001h
PMD7_CLC2MD_MASK                         equ 0002h
PMD7_CLC3MD_POSN                         equ 0002h
PMD7_CLC3MD_POSITION                     equ 0002h
PMD7_CLC3MD_SIZE                         equ 0001h
PMD7_CLC3MD_LENGTH                       equ 0001h
PMD7_CLC3MD_MASK                         equ 0004h
PMD7_CLC4MD_POSN                         equ 0003h
PMD7_CLC4MD_POSITION                     equ 0003h
PMD7_CLC4MD_SIZE                         equ 0001h
PMD7_CLC4MD_LENGTH                       equ 0001h
PMD7_CLC4MD_MASK                         equ 0008h
PMD7_CLC5MD_POSN                         equ 0004h
PMD7_CLC5MD_POSITION                     equ 0004h
PMD7_CLC5MD_SIZE                         equ 0001h
PMD7_CLC5MD_LENGTH                       equ 0001h
PMD7_CLC5MD_MASK                         equ 0010h
PMD7_CLC6MD_POSN                         equ 0005h
PMD7_CLC6MD_POSITION                     equ 0005h
PMD7_CLC6MD_SIZE                         equ 0001h
PMD7_CLC6MD_LENGTH                       equ 0001h
PMD7_CLC6MD_MASK                         equ 0020h
PMD7_CLC7MD_POSN                         equ 0006h
PMD7_CLC7MD_POSITION                     equ 0006h
PMD7_CLC7MD_SIZE                         equ 0001h
PMD7_CLC7MD_LENGTH                       equ 0001h
PMD7_CLC7MD_MASK                         equ 0040h
PMD7_CLC8MD_POSN                         equ 0007h
PMD7_CLC8MD_POSITION                     equ 0007h
PMD7_CLC8MD_SIZE                         equ 0001h
PMD7_CLC8MD_LENGTH                       equ 0001h
PMD7_CLC8MD_MASK                         equ 0080h

// Register: PMD8
#define PMD8 PMD8
PMD8                                     equ 0068h
// bitfield definitions
PMD8_DMA1MD_POSN                         equ 0000h
PMD8_DMA1MD_POSITION                     equ 0000h
PMD8_DMA1MD_SIZE                         equ 0001h
PMD8_DMA1MD_LENGTH                       equ 0001h
PMD8_DMA1MD_MASK                         equ 0001h
PMD8_DMA2MD_POSN                         equ 0001h
PMD8_DMA2MD_POSITION                     equ 0001h
PMD8_DMA2MD_SIZE                         equ 0001h
PMD8_DMA2MD_LENGTH                       equ 0001h
PMD8_DMA2MD_MASK                         equ 0002h
PMD8_DMA3MD_POSN                         equ 0002h
PMD8_DMA3MD_POSITION                     equ 0002h
PMD8_DMA3MD_SIZE                         equ 0001h
PMD8_DMA3MD_LENGTH                       equ 0001h
PMD8_DMA3MD_MASK                         equ 0004h
PMD8_DMA4MD_POSN                         equ 0003h
PMD8_DMA4MD_POSITION                     equ 0003h
PMD8_DMA4MD_SIZE                         equ 0001h
PMD8_DMA4MD_LENGTH                       equ 0001h
PMD8_DMA4MD_MASK                         equ 0008h
PMD8_DMA5MD_POSN                         equ 0004h
PMD8_DMA5MD_POSITION                     equ 0004h
PMD8_DMA5MD_SIZE                         equ 0001h
PMD8_DMA5MD_LENGTH                       equ 0001h
PMD8_DMA5MD_MASK                         equ 0010h
PMD8_DMA6MD_POSN                         equ 0005h
PMD8_DMA6MD_POSITION                     equ 0005h
PMD8_DMA6MD_SIZE                         equ 0001h
PMD8_DMA6MD_LENGTH                       equ 0001h
PMD8_DMA6MD_MASK                         equ 0020h

// Register: MD1CON0
#define MD1CON0 MD1CON0
MD1CON0                                  equ 006Ah
// bitfield definitions
MD1CON0_BIT_POSN                         equ 0000h
MD1CON0_BIT_POSITION                     equ 0000h
MD1CON0_BIT_SIZE                         equ 0001h
MD1CON0_BIT_LENGTH                       equ 0001h
MD1CON0_BIT_MASK                         equ 0001h
MD1CON0_OPOL_POSN                        equ 0004h
MD1CON0_OPOL_POSITION                    equ 0004h
MD1CON0_OPOL_SIZE                        equ 0001h
MD1CON0_OPOL_LENGTH                      equ 0001h
MD1CON0_OPOL_MASK                        equ 0010h
MD1CON0_OUT_POSN                         equ 0005h
MD1CON0_OUT_POSITION                     equ 0005h
MD1CON0_OUT_SIZE                         equ 0001h
MD1CON0_OUT_LENGTH                       equ 0001h
MD1CON0_OUT_MASK                         equ 0020h
MD1CON0_EN_POSN                          equ 0007h
MD1CON0_EN_POSITION                      equ 0007h
MD1CON0_EN_SIZE                          equ 0001h
MD1CON0_EN_LENGTH                        equ 0001h
MD1CON0_EN_MASK                          equ 0080h
MD1CON0_MD1BIT_POSN                      equ 0000h
MD1CON0_MD1BIT_POSITION                  equ 0000h
MD1CON0_MD1BIT_SIZE                      equ 0001h
MD1CON0_MD1BIT_LENGTH                    equ 0001h
MD1CON0_MD1BIT_MASK                      equ 0001h
MD1CON0_MD1OPOL_POSN                     equ 0004h
MD1CON0_MD1OPOL_POSITION                 equ 0004h
MD1CON0_MD1OPOL_SIZE                     equ 0001h
MD1CON0_MD1OPOL_LENGTH                   equ 0001h
MD1CON0_MD1OPOL_MASK                     equ 0010h
MD1CON0_MD1OUT_POSN                      equ 0005h
MD1CON0_MD1OUT_POSITION                  equ 0005h
MD1CON0_MD1OUT_SIZE                      equ 0001h
MD1CON0_MD1OUT_LENGTH                    equ 0001h
MD1CON0_MD1OUT_MASK                      equ 0020h
MD1CON0_MD1EN_POSN                       equ 0007h
MD1CON0_MD1EN_POSITION                   equ 0007h
MD1CON0_MD1EN_SIZE                       equ 0001h
MD1CON0_MD1EN_LENGTH                     equ 0001h
MD1CON0_MD1EN_MASK                       equ 0080h

// Register: MD1CON1
#define MD1CON1 MD1CON1
MD1CON1                                  equ 006Bh
// bitfield definitions
MD1CON1_CLSYNC_POSN                      equ 0000h
MD1CON1_CLSYNC_POSITION                  equ 0000h
MD1CON1_CLSYNC_SIZE                      equ 0001h
MD1CON1_CLSYNC_LENGTH                    equ 0001h
MD1CON1_CLSYNC_MASK                      equ 0001h
MD1CON1_CLPOL_POSN                       equ 0001h
MD1CON1_CLPOL_POSITION                   equ 0001h
MD1CON1_CLPOL_SIZE                       equ 0001h
MD1CON1_CLPOL_LENGTH                     equ 0001h
MD1CON1_CLPOL_MASK                       equ 0002h
MD1CON1_CHSYNC_POSN                      equ 0004h
MD1CON1_CHSYNC_POSITION                  equ 0004h
MD1CON1_CHSYNC_SIZE                      equ 0001h
MD1CON1_CHSYNC_LENGTH                    equ 0001h
MD1CON1_CHSYNC_MASK                      equ 0010h
MD1CON1_CHPOL_POSN                       equ 0005h
MD1CON1_CHPOL_POSITION                   equ 0005h
MD1CON1_CHPOL_SIZE                       equ 0001h
MD1CON1_CHPOL_LENGTH                     equ 0001h
MD1CON1_CHPOL_MASK                       equ 0020h
MD1CON1_MD1CLSYNC_POSN                   equ 0000h
MD1CON1_MD1CLSYNC_POSITION               equ 0000h
MD1CON1_MD1CLSYNC_SIZE                   equ 0001h
MD1CON1_MD1CLSYNC_LENGTH                 equ 0001h
MD1CON1_MD1CLSYNC_MASK                   equ 0001h
MD1CON1_MD1CLPOL_POSN                    equ 0001h
MD1CON1_MD1CLPOL_POSITION                equ 0001h
MD1CON1_MD1CLPOL_SIZE                    equ 0001h
MD1CON1_MD1CLPOL_LENGTH                  equ 0001h
MD1CON1_MD1CLPOL_MASK                    equ 0002h
MD1CON1_MD1CHSYNC_POSN                   equ 0004h
MD1CON1_MD1CHSYNC_POSITION               equ 0004h
MD1CON1_MD1CHSYNC_SIZE                   equ 0001h
MD1CON1_MD1CHSYNC_LENGTH                 equ 0001h
MD1CON1_MD1CHSYNC_MASK                   equ 0010h
MD1CON1_MD1CHPOL_POSN                    equ 0005h
MD1CON1_MD1CHPOL_POSITION                equ 0005h
MD1CON1_MD1CHPOL_SIZE                    equ 0001h
MD1CON1_MD1CHPOL_LENGTH                  equ 0001h
MD1CON1_MD1CHPOL_MASK                    equ 0020h

// Register: MD1SRC
#define MD1SRC MD1SRC
MD1SRC                                   equ 006Ch
// bitfield definitions
MD1SRC_MS_POSN                           equ 0000h
MD1SRC_MS_POSITION                       equ 0000h
MD1SRC_MS_SIZE                           equ 0008h
MD1SRC_MS_LENGTH                         equ 0008h
MD1SRC_MS_MASK                           equ 00FFh
MD1SRC_MS0_POSN                          equ 0000h
MD1SRC_MS0_POSITION                      equ 0000h
MD1SRC_MS0_SIZE                          equ 0001h
MD1SRC_MS0_LENGTH                        equ 0001h
MD1SRC_MS0_MASK                          equ 0001h
MD1SRC_MS1_POSN                          equ 0001h
MD1SRC_MS1_POSITION                      equ 0001h
MD1SRC_MS1_SIZE                          equ 0001h
MD1SRC_MS1_LENGTH                        equ 0001h
MD1SRC_MS1_MASK                          equ 0002h
MD1SRC_MS2_POSN                          equ 0002h
MD1SRC_MS2_POSITION                      equ 0002h
MD1SRC_MS2_SIZE                          equ 0001h
MD1SRC_MS2_LENGTH                        equ 0001h
MD1SRC_MS2_MASK                          equ 0004h
MD1SRC_MS3_POSN                          equ 0003h
MD1SRC_MS3_POSITION                      equ 0003h
MD1SRC_MS3_SIZE                          equ 0001h
MD1SRC_MS3_LENGTH                        equ 0001h
MD1SRC_MS3_MASK                          equ 0008h
MD1SRC_MS4_POSN                          equ 0004h
MD1SRC_MS4_POSITION                      equ 0004h
MD1SRC_MS4_SIZE                          equ 0001h
MD1SRC_MS4_LENGTH                        equ 0001h
MD1SRC_MS4_MASK                          equ 0010h
MD1SRC_MS5_POSN                          equ 0005h
MD1SRC_MS5_POSITION                      equ 0005h
MD1SRC_MS5_SIZE                          equ 0001h
MD1SRC_MS5_LENGTH                        equ 0001h
MD1SRC_MS5_MASK                          equ 0020h
MD1SRC_MD1MS_POSN                        equ 0000h
MD1SRC_MD1MS_POSITION                    equ 0000h
MD1SRC_MD1MS_SIZE                        equ 0008h
MD1SRC_MD1MS_LENGTH                      equ 0008h
MD1SRC_MD1MS_MASK                        equ 00FFh
MD1SRC_MD1MS0_POSN                       equ 0000h
MD1SRC_MD1MS0_POSITION                   equ 0000h
MD1SRC_MD1MS0_SIZE                       equ 0001h
MD1SRC_MD1MS0_LENGTH                     equ 0001h
MD1SRC_MD1MS0_MASK                       equ 0001h
MD1SRC_MD1MS1_POSN                       equ 0001h
MD1SRC_MD1MS1_POSITION                   equ 0001h
MD1SRC_MD1MS1_SIZE                       equ 0001h
MD1SRC_MD1MS1_LENGTH                     equ 0001h
MD1SRC_MD1MS1_MASK                       equ 0002h
MD1SRC_MD1MS2_POSN                       equ 0002h
MD1SRC_MD1MS2_POSITION                   equ 0002h
MD1SRC_MD1MS2_SIZE                       equ 0001h
MD1SRC_MD1MS2_LENGTH                     equ 0001h
MD1SRC_MD1MS2_MASK                       equ 0004h
MD1SRC_MD1MS3_POSN                       equ 0003h
MD1SRC_MD1MS3_POSITION                   equ 0003h
MD1SRC_MD1MS3_SIZE                       equ 0001h
MD1SRC_MD1MS3_LENGTH                     equ 0001h
MD1SRC_MD1MS3_MASK                       equ 0008h
MD1SRC_MD1MS4_POSN                       equ 0004h
MD1SRC_MD1MS4_POSITION                   equ 0004h
MD1SRC_MD1MS4_SIZE                       equ 0001h
MD1SRC_MD1MS4_LENGTH                     equ 0001h
MD1SRC_MD1MS4_MASK                       equ 0010h
MD1SRC_MD1MS5_POSN                       equ 0005h
MD1SRC_MD1MS5_POSITION                   equ 0005h
MD1SRC_MD1MS5_SIZE                       equ 0001h
MD1SRC_MD1MS5_LENGTH                     equ 0001h
MD1SRC_MD1MS5_MASK                       equ 0020h

// Register: MD1CARL
#define MD1CARL MD1CARL
MD1CARL                                  equ 006Dh
// bitfield definitions
MD1CARL_CL_POSN                          equ 0000h
MD1CARL_CL_POSITION                      equ 0000h
MD1CARL_CL_SIZE                          equ 0008h
MD1CARL_CL_LENGTH                        equ 0008h
MD1CARL_CL_MASK                          equ 00FFh
MD1CARL_CL0_POSN                         equ 0000h
MD1CARL_CL0_POSITION                     equ 0000h
MD1CARL_CL0_SIZE                         equ 0001h
MD1CARL_CL0_LENGTH                       equ 0001h
MD1CARL_CL0_MASK                         equ 0001h
MD1CARL_CL1_POSN                         equ 0001h
MD1CARL_CL1_POSITION                     equ 0001h
MD1CARL_CL1_SIZE                         equ 0001h
MD1CARL_CL1_LENGTH                       equ 0001h
MD1CARL_CL1_MASK                         equ 0002h
MD1CARL_CL2_POSN                         equ 0002h
MD1CARL_CL2_POSITION                     equ 0002h
MD1CARL_CL2_SIZE                         equ 0001h
MD1CARL_CL2_LENGTH                       equ 0001h
MD1CARL_CL2_MASK                         equ 0004h
MD1CARL_CL3_POSN                         equ 0003h
MD1CARL_CL3_POSITION                     equ 0003h
MD1CARL_CL3_SIZE                         equ 0001h
MD1CARL_CL3_LENGTH                       equ 0001h
MD1CARL_CL3_MASK                         equ 0008h
MD1CARL_CL4_POSN                         equ 0004h
MD1CARL_CL4_POSITION                     equ 0004h
MD1CARL_CL4_SIZE                         equ 0001h
MD1CARL_CL4_LENGTH                       equ 0001h
MD1CARL_CL4_MASK                         equ 0010h
MD1CARL_MD1CL_POSN                       equ 0000h
MD1CARL_MD1CL_POSITION                   equ 0000h
MD1CARL_MD1CL_SIZE                       equ 0008h
MD1CARL_MD1CL_LENGTH                     equ 0008h
MD1CARL_MD1CL_MASK                       equ 00FFh
MD1CARL_MD1CL0_POSN                      equ 0000h
MD1CARL_MD1CL0_POSITION                  equ 0000h
MD1CARL_MD1CL0_SIZE                      equ 0001h
MD1CARL_MD1CL0_LENGTH                    equ 0001h
MD1CARL_MD1CL0_MASK                      equ 0001h
MD1CARL_MD1CL1_POSN                      equ 0001h
MD1CARL_MD1CL1_POSITION                  equ 0001h
MD1CARL_MD1CL1_SIZE                      equ 0001h
MD1CARL_MD1CL1_LENGTH                    equ 0001h
MD1CARL_MD1CL1_MASK                      equ 0002h
MD1CARL_MD1CL2_POSN                      equ 0002h
MD1CARL_MD1CL2_POSITION                  equ 0002h
MD1CARL_MD1CL2_SIZE                      equ 0001h
MD1CARL_MD1CL2_LENGTH                    equ 0001h
MD1CARL_MD1CL2_MASK                      equ 0004h
MD1CARL_MD1CL3_POSN                      equ 0003h
MD1CARL_MD1CL3_POSITION                  equ 0003h
MD1CARL_MD1CL3_SIZE                      equ 0001h
MD1CARL_MD1CL3_LENGTH                    equ 0001h
MD1CARL_MD1CL3_MASK                      equ 0008h
MD1CARL_MD1CL4_POSN                      equ 0004h
MD1CARL_MD1CL4_POSITION                  equ 0004h
MD1CARL_MD1CL4_SIZE                      equ 0001h
MD1CARL_MD1CL4_LENGTH                    equ 0001h
MD1CARL_MD1CL4_MASK                      equ 0010h

// Register: MD1CARH
#define MD1CARH MD1CARH
MD1CARH                                  equ 006Eh
// bitfield definitions
MD1CARH_CH_POSN                          equ 0000h
MD1CARH_CH_POSITION                      equ 0000h
MD1CARH_CH_SIZE                          equ 0008h
MD1CARH_CH_LENGTH                        equ 0008h
MD1CARH_CH_MASK                          equ 00FFh
MD1CARH_CH0_POSN                         equ 0000h
MD1CARH_CH0_POSITION                     equ 0000h
MD1CARH_CH0_SIZE                         equ 0001h
MD1CARH_CH0_LENGTH                       equ 0001h
MD1CARH_CH0_MASK                         equ 0001h
MD1CARH_CH1_POSN                         equ 0001h
MD1CARH_CH1_POSITION                     equ 0001h
MD1CARH_CH1_SIZE                         equ 0001h
MD1CARH_CH1_LENGTH                       equ 0001h
MD1CARH_CH1_MASK                         equ 0002h
MD1CARH_CH2_POSN                         equ 0002h
MD1CARH_CH2_POSITION                     equ 0002h
MD1CARH_CH2_SIZE                         equ 0001h
MD1CARH_CH2_LENGTH                       equ 0001h
MD1CARH_CH2_MASK                         equ 0004h
MD1CARH_CH3_POSN                         equ 0003h
MD1CARH_CH3_POSITION                     equ 0003h
MD1CARH_CH3_SIZE                         equ 0001h
MD1CARH_CH3_LENGTH                       equ 0001h
MD1CARH_CH3_MASK                         equ 0008h
MD1CARH_CH4_POSN                         equ 0004h
MD1CARH_CH4_POSITION                     equ 0004h
MD1CARH_CH4_SIZE                         equ 0001h
MD1CARH_CH4_LENGTH                       equ 0001h
MD1CARH_CH4_MASK                         equ 0010h
MD1CARH_MD1CH_POSN                       equ 0000h
MD1CARH_MD1CH_POSITION                   equ 0000h
MD1CARH_MD1CH_SIZE                       equ 0008h
MD1CARH_MD1CH_LENGTH                     equ 0008h
MD1CARH_MD1CH_MASK                       equ 00FFh
MD1CARH_MD1CH0_POSN                      equ 0000h
MD1CARH_MD1CH0_POSITION                  equ 0000h
MD1CARH_MD1CH0_SIZE                      equ 0001h
MD1CARH_MD1CH0_LENGTH                    equ 0001h
MD1CARH_MD1CH0_MASK                      equ 0001h
MD1CARH_MD1CH1_POSN                      equ 0001h
MD1CARH_MD1CH1_POSITION                  equ 0001h
MD1CARH_MD1CH1_SIZE                      equ 0001h
MD1CARH_MD1CH1_LENGTH                    equ 0001h
MD1CARH_MD1CH1_MASK                      equ 0002h
MD1CARH_MD1CH2_POSN                      equ 0002h
MD1CARH_MD1CH2_POSITION                  equ 0002h
MD1CARH_MD1CH2_SIZE                      equ 0001h
MD1CARH_MD1CH2_LENGTH                    equ 0001h
MD1CARH_MD1CH2_MASK                      equ 0004h
MD1CARH_MD1CH3_POSN                      equ 0003h
MD1CARH_MD1CH3_POSITION                  equ 0003h
MD1CARH_MD1CH3_SIZE                      equ 0001h
MD1CARH_MD1CH3_LENGTH                    equ 0001h
MD1CARH_MD1CH3_MASK                      equ 0008h
MD1CARH_MD1CH4_POSN                      equ 0004h
MD1CARH_MD1CH4_POSITION                  equ 0004h
MD1CARH_MD1CH4_SIZE                      equ 0001h
MD1CARH_MD1CH4_LENGTH                    equ 0001h
MD1CARH_MD1CH4_MASK                      equ 0010h

// Register: CMOUT
#define CMOUT CMOUT
CMOUT                                    equ 006Fh
// bitfield definitions
CMOUT_MC1OUT_POSN                        equ 0000h
CMOUT_MC1OUT_POSITION                    equ 0000h
CMOUT_MC1OUT_SIZE                        equ 0001h
CMOUT_MC1OUT_LENGTH                      equ 0001h
CMOUT_MC1OUT_MASK                        equ 0001h
CMOUT_MC2OUT_POSN                        equ 0001h
CMOUT_MC2OUT_POSITION                    equ 0001h
CMOUT_MC2OUT_SIZE                        equ 0001h
CMOUT_MC2OUT_LENGTH                      equ 0001h
CMOUT_MC2OUT_MASK                        equ 0002h

// Register: CM1CON0
#define CM1CON0 CM1CON0
CM1CON0                                  equ 0070h
// bitfield definitions
CM1CON0_SYNC_POSN                        equ 0000h
CM1CON0_SYNC_POSITION                    equ 0000h
CM1CON0_SYNC_SIZE                        equ 0001h
CM1CON0_SYNC_LENGTH                      equ 0001h
CM1CON0_SYNC_MASK                        equ 0001h
CM1CON0_HYS_POSN                         equ 0001h
CM1CON0_HYS_POSITION                     equ 0001h
CM1CON0_HYS_SIZE                         equ 0001h
CM1CON0_HYS_LENGTH                       equ 0001h
CM1CON0_HYS_MASK                         equ 0002h
CM1CON0_POL_POSN                         equ 0004h
CM1CON0_POL_POSITION                     equ 0004h
CM1CON0_POL_SIZE                         equ 0001h
CM1CON0_POL_LENGTH                       equ 0001h
CM1CON0_POL_MASK                         equ 0010h
CM1CON0_OUT_POSN                         equ 0006h
CM1CON0_OUT_POSITION                     equ 0006h
CM1CON0_OUT_SIZE                         equ 0001h
CM1CON0_OUT_LENGTH                       equ 0001h
CM1CON0_OUT_MASK                         equ 0040h
CM1CON0_EN_POSN                          equ 0007h
CM1CON0_EN_POSITION                      equ 0007h
CM1CON0_EN_SIZE                          equ 0001h
CM1CON0_EN_LENGTH                        equ 0001h
CM1CON0_EN_MASK                          equ 0080h
CM1CON0_C1SYNC_POSN                      equ 0000h
CM1CON0_C1SYNC_POSITION                  equ 0000h
CM1CON0_C1SYNC_SIZE                      equ 0001h
CM1CON0_C1SYNC_LENGTH                    equ 0001h
CM1CON0_C1SYNC_MASK                      equ 0001h
CM1CON0_C1HYS_POSN                       equ 0001h
CM1CON0_C1HYS_POSITION                   equ 0001h
CM1CON0_C1HYS_SIZE                       equ 0001h
CM1CON0_C1HYS_LENGTH                     equ 0001h
CM1CON0_C1HYS_MASK                       equ 0002h
CM1CON0_C1POL_POSN                       equ 0004h
CM1CON0_C1POL_POSITION                   equ 0004h
CM1CON0_C1POL_SIZE                       equ 0001h
CM1CON0_C1POL_LENGTH                     equ 0001h
CM1CON0_C1POL_MASK                       equ 0010h
CM1CON0_C1OUT_POSN                       equ 0006h
CM1CON0_C1OUT_POSITION                   equ 0006h
CM1CON0_C1OUT_SIZE                       equ 0001h
CM1CON0_C1OUT_LENGTH                     equ 0001h
CM1CON0_C1OUT_MASK                       equ 0040h
CM1CON0_C1EN_POSN                        equ 0007h
CM1CON0_C1EN_POSITION                    equ 0007h
CM1CON0_C1EN_SIZE                        equ 0001h
CM1CON0_C1EN_LENGTH                      equ 0001h
CM1CON0_C1EN_MASK                        equ 0080h

// Register: CM1CON1
#define CM1CON1 CM1CON1
CM1CON1                                  equ 0071h
// bitfield definitions
CM1CON1_INTN_POSN                        equ 0000h
CM1CON1_INTN_POSITION                    equ 0000h
CM1CON1_INTN_SIZE                        equ 0001h
CM1CON1_INTN_LENGTH                      equ 0001h
CM1CON1_INTN_MASK                        equ 0001h
CM1CON1_INTP_POSN                        equ 0001h
CM1CON1_INTP_POSITION                    equ 0001h
CM1CON1_INTP_SIZE                        equ 0001h
CM1CON1_INTP_LENGTH                      equ 0001h
CM1CON1_INTP_MASK                        equ 0002h
CM1CON1_C1INTN_POSN                      equ 0000h
CM1CON1_C1INTN_POSITION                  equ 0000h
CM1CON1_C1INTN_SIZE                      equ 0001h
CM1CON1_C1INTN_LENGTH                    equ 0001h
CM1CON1_C1INTN_MASK                      equ 0001h
CM1CON1_C1INTP_POSN                      equ 0001h
CM1CON1_C1INTP_POSITION                  equ 0001h
CM1CON1_C1INTP_SIZE                      equ 0001h
CM1CON1_C1INTP_LENGTH                    equ 0001h
CM1CON1_C1INTP_MASK                      equ 0002h

// Register: CM1NCH
#define CM1NCH CM1NCH
CM1NCH                                   equ 0072h
// bitfield definitions
CM1NCH_NCH_POSN                          equ 0000h
CM1NCH_NCH_POSITION                      equ 0000h
CM1NCH_NCH_SIZE                          equ 0003h
CM1NCH_NCH_LENGTH                        equ 0003h
CM1NCH_NCH_MASK                          equ 0007h
CM1NCH_NCH0_POSN                         equ 0000h
CM1NCH_NCH0_POSITION                     equ 0000h
CM1NCH_NCH0_SIZE                         equ 0001h
CM1NCH_NCH0_LENGTH                       equ 0001h
CM1NCH_NCH0_MASK                         equ 0001h
CM1NCH_NCH1_POSN                         equ 0001h
CM1NCH_NCH1_POSITION                     equ 0001h
CM1NCH_NCH1_SIZE                         equ 0001h
CM1NCH_NCH1_LENGTH                       equ 0001h
CM1NCH_NCH1_MASK                         equ 0002h
CM1NCH_NCH2_POSN                         equ 0002h
CM1NCH_NCH2_POSITION                     equ 0002h
CM1NCH_NCH2_SIZE                         equ 0001h
CM1NCH_NCH2_LENGTH                       equ 0001h
CM1NCH_NCH2_MASK                         equ 0004h
CM1NCH_C1NCH0_POSN                       equ 0000h
CM1NCH_C1NCH0_POSITION                   equ 0000h
CM1NCH_C1NCH0_SIZE                       equ 0001h
CM1NCH_C1NCH0_LENGTH                     equ 0001h
CM1NCH_C1NCH0_MASK                       equ 0001h
CM1NCH_C1NCH1_POSN                       equ 0001h
CM1NCH_C1NCH1_POSITION                   equ 0001h
CM1NCH_C1NCH1_SIZE                       equ 0001h
CM1NCH_C1NCH1_LENGTH                     equ 0001h
CM1NCH_C1NCH1_MASK                       equ 0002h
CM1NCH_C1NCH2_POSN                       equ 0002h
CM1NCH_C1NCH2_POSITION                   equ 0002h
CM1NCH_C1NCH2_SIZE                       equ 0001h
CM1NCH_C1NCH2_LENGTH                     equ 0001h
CM1NCH_C1NCH2_MASK                       equ 0004h

// Register: CM1PCH
#define CM1PCH CM1PCH
CM1PCH                                   equ 0073h
// bitfield definitions
CM1PCH_PCH_POSN                          equ 0000h
CM1PCH_PCH_POSITION                      equ 0000h
CM1PCH_PCH_SIZE                          equ 0003h
CM1PCH_PCH_LENGTH                        equ 0003h
CM1PCH_PCH_MASK                          equ 0007h
CM1PCH_PCH0_POSN                         equ 0000h
CM1PCH_PCH0_POSITION                     equ 0000h
CM1PCH_PCH0_SIZE                         equ 0001h
CM1PCH_PCH0_LENGTH                       equ 0001h
CM1PCH_PCH0_MASK                         equ 0001h
CM1PCH_PCH1_POSN                         equ 0001h
CM1PCH_PCH1_POSITION                     equ 0001h
CM1PCH_PCH1_SIZE                         equ 0001h
CM1PCH_PCH1_LENGTH                       equ 0001h
CM1PCH_PCH1_MASK                         equ 0002h
CM1PCH_PCH2_POSN                         equ 0002h
CM1PCH_PCH2_POSITION                     equ 0002h
CM1PCH_PCH2_SIZE                         equ 0001h
CM1PCH_PCH2_LENGTH                       equ 0001h
CM1PCH_PCH2_MASK                         equ 0004h
CM1PCH_C1PCH0_POSN                       equ 0000h
CM1PCH_C1PCH0_POSITION                   equ 0000h
CM1PCH_C1PCH0_SIZE                       equ 0001h
CM1PCH_C1PCH0_LENGTH                     equ 0001h
CM1PCH_C1PCH0_MASK                       equ 0001h
CM1PCH_C1PCH1_POSN                       equ 0001h
CM1PCH_C1PCH1_POSITION                   equ 0001h
CM1PCH_C1PCH1_SIZE                       equ 0001h
CM1PCH_C1PCH1_LENGTH                     equ 0001h
CM1PCH_C1PCH1_MASK                       equ 0002h
CM1PCH_C1PCH2_POSN                       equ 0002h
CM1PCH_C1PCH2_POSITION                   equ 0002h
CM1PCH_C1PCH2_SIZE                       equ 0001h
CM1PCH_C1PCH2_LENGTH                     equ 0001h
CM1PCH_C1PCH2_MASK                       equ 0004h

// Register: CM2CON0
#define CM2CON0 CM2CON0
CM2CON0                                  equ 0074h
// bitfield definitions
CM2CON0_SYNC_POSN                        equ 0000h
CM2CON0_SYNC_POSITION                    equ 0000h
CM2CON0_SYNC_SIZE                        equ 0001h
CM2CON0_SYNC_LENGTH                      equ 0001h
CM2CON0_SYNC_MASK                        equ 0001h
CM2CON0_HYS_POSN                         equ 0001h
CM2CON0_HYS_POSITION                     equ 0001h
CM2CON0_HYS_SIZE                         equ 0001h
CM2CON0_HYS_LENGTH                       equ 0001h
CM2CON0_HYS_MASK                         equ 0002h
CM2CON0_POL_POSN                         equ 0004h
CM2CON0_POL_POSITION                     equ 0004h
CM2CON0_POL_SIZE                         equ 0001h
CM2CON0_POL_LENGTH                       equ 0001h
CM2CON0_POL_MASK                         equ 0010h
CM2CON0_OUT_POSN                         equ 0006h
CM2CON0_OUT_POSITION                     equ 0006h
CM2CON0_OUT_SIZE                         equ 0001h
CM2CON0_OUT_LENGTH                       equ 0001h
CM2CON0_OUT_MASK                         equ 0040h
CM2CON0_EN_POSN                          equ 0007h
CM2CON0_EN_POSITION                      equ 0007h
CM2CON0_EN_SIZE                          equ 0001h
CM2CON0_EN_LENGTH                        equ 0001h
CM2CON0_EN_MASK                          equ 0080h
CM2CON0_C2SYNC_POSN                      equ 0000h
CM2CON0_C2SYNC_POSITION                  equ 0000h
CM2CON0_C2SYNC_SIZE                      equ 0001h
CM2CON0_C2SYNC_LENGTH                    equ 0001h
CM2CON0_C2SYNC_MASK                      equ 0001h
CM2CON0_C2HYS_POSN                       equ 0001h
CM2CON0_C2HYS_POSITION                   equ 0001h
CM2CON0_C2HYS_SIZE                       equ 0001h
CM2CON0_C2HYS_LENGTH                     equ 0001h
CM2CON0_C2HYS_MASK                       equ 0002h
CM2CON0_C2POL_POSN                       equ 0004h
CM2CON0_C2POL_POSITION                   equ 0004h
CM2CON0_C2POL_SIZE                       equ 0001h
CM2CON0_C2POL_LENGTH                     equ 0001h
CM2CON0_C2POL_MASK                       equ 0010h
CM2CON0_C2OUT_POSN                       equ 0006h
CM2CON0_C2OUT_POSITION                   equ 0006h
CM2CON0_C2OUT_SIZE                       equ 0001h
CM2CON0_C2OUT_LENGTH                     equ 0001h
CM2CON0_C2OUT_MASK                       equ 0040h
CM2CON0_C2EN_POSN                        equ 0007h
CM2CON0_C2EN_POSITION                    equ 0007h
CM2CON0_C2EN_SIZE                        equ 0001h
CM2CON0_C2EN_LENGTH                      equ 0001h
CM2CON0_C2EN_MASK                        equ 0080h

// Register: CM2CON1
#define CM2CON1 CM2CON1
CM2CON1                                  equ 0075h
// bitfield definitions
CM2CON1_INTN_POSN                        equ 0000h
CM2CON1_INTN_POSITION                    equ 0000h
CM2CON1_INTN_SIZE                        equ 0001h
CM2CON1_INTN_LENGTH                      equ 0001h
CM2CON1_INTN_MASK                        equ 0001h
CM2CON1_INTP_POSN                        equ 0001h
CM2CON1_INTP_POSITION                    equ 0001h
CM2CON1_INTP_SIZE                        equ 0001h
CM2CON1_INTP_LENGTH                      equ 0001h
CM2CON1_INTP_MASK                        equ 0002h
CM2CON1_C2INTN_POSN                      equ 0000h
CM2CON1_C2INTN_POSITION                  equ 0000h
CM2CON1_C2INTN_SIZE                      equ 0001h
CM2CON1_C2INTN_LENGTH                    equ 0001h
CM2CON1_C2INTN_MASK                      equ 0001h
CM2CON1_C2INTP_POSN                      equ 0001h
CM2CON1_C2INTP_POSITION                  equ 0001h
CM2CON1_C2INTP_SIZE                      equ 0001h
CM2CON1_C2INTP_LENGTH                    equ 0001h
CM2CON1_C2INTP_MASK                      equ 0002h

// Register: CM2NCH
#define CM2NCH CM2NCH
CM2NCH                                   equ 0076h
// bitfield definitions
CM2NCH_NCH_POSN                          equ 0000h
CM2NCH_NCH_POSITION                      equ 0000h
CM2NCH_NCH_SIZE                          equ 0003h
CM2NCH_NCH_LENGTH                        equ 0003h
CM2NCH_NCH_MASK                          equ 0007h
CM2NCH_NCH0_POSN                         equ 0000h
CM2NCH_NCH0_POSITION                     equ 0000h
CM2NCH_NCH0_SIZE                         equ 0001h
CM2NCH_NCH0_LENGTH                       equ 0001h
CM2NCH_NCH0_MASK                         equ 0001h
CM2NCH_NCH1_POSN                         equ 0001h
CM2NCH_NCH1_POSITION                     equ 0001h
CM2NCH_NCH1_SIZE                         equ 0001h
CM2NCH_NCH1_LENGTH                       equ 0001h
CM2NCH_NCH1_MASK                         equ 0002h
CM2NCH_NCH2_POSN                         equ 0002h
CM2NCH_NCH2_POSITION                     equ 0002h
CM2NCH_NCH2_SIZE                         equ 0001h
CM2NCH_NCH2_LENGTH                       equ 0001h
CM2NCH_NCH2_MASK                         equ 0004h
CM2NCH_C2NCH0_POSN                       equ 0000h
CM2NCH_C2NCH0_POSITION                   equ 0000h
CM2NCH_C2NCH0_SIZE                       equ 0001h
CM2NCH_C2NCH0_LENGTH                     equ 0001h
CM2NCH_C2NCH0_MASK                       equ 0001h
CM2NCH_C2NCH1_POSN                       equ 0001h
CM2NCH_C2NCH1_POSITION                   equ 0001h
CM2NCH_C2NCH1_SIZE                       equ 0001h
CM2NCH_C2NCH1_LENGTH                     equ 0001h
CM2NCH_C2NCH1_MASK                       equ 0002h
CM2NCH_C2NCH2_POSN                       equ 0002h
CM2NCH_C2NCH2_POSITION                   equ 0002h
CM2NCH_C2NCH2_SIZE                       equ 0001h
CM2NCH_C2NCH2_LENGTH                     equ 0001h
CM2NCH_C2NCH2_MASK                       equ 0004h

// Register: CM2PCH
#define CM2PCH CM2PCH
CM2PCH                                   equ 0077h
// bitfield definitions
CM2PCH_PCH_POSN                          equ 0000h
CM2PCH_PCH_POSITION                      equ 0000h
CM2PCH_PCH_SIZE                          equ 0003h
CM2PCH_PCH_LENGTH                        equ 0003h
CM2PCH_PCH_MASK                          equ 0007h
CM2PCH_PCH0_POSN                         equ 0000h
CM2PCH_PCH0_POSITION                     equ 0000h
CM2PCH_PCH0_SIZE                         equ 0001h
CM2PCH_PCH0_LENGTH                       equ 0001h
CM2PCH_PCH0_MASK                         equ 0001h
CM2PCH_PCH1_POSN                         equ 0001h
CM2PCH_PCH1_POSITION                     equ 0001h
CM2PCH_PCH1_SIZE                         equ 0001h
CM2PCH_PCH1_LENGTH                       equ 0001h
CM2PCH_PCH1_MASK                         equ 0002h
CM2PCH_PCH2_POSN                         equ 0002h
CM2PCH_PCH2_POSITION                     equ 0002h
CM2PCH_PCH2_SIZE                         equ 0001h
CM2PCH_PCH2_LENGTH                       equ 0001h
CM2PCH_PCH2_MASK                         equ 0004h
CM2PCH_C2PCH0_POSN                       equ 0000h
CM2PCH_C2PCH0_POSITION                   equ 0000h
CM2PCH_C2PCH0_SIZE                       equ 0001h
CM2PCH_C2PCH0_LENGTH                     equ 0001h
CM2PCH_C2PCH0_MASK                       equ 0001h
CM2PCH_C2PCH1_POSN                       equ 0001h
CM2PCH_C2PCH1_POSITION                   equ 0001h
CM2PCH_C2PCH1_SIZE                       equ 0001h
CM2PCH_C2PCH1_LENGTH                     equ 0001h
CM2PCH_C2PCH1_MASK                       equ 0002h
CM2PCH_C2PCH2_POSN                       equ 0002h
CM2PCH_C2PCH2_POSITION                   equ 0002h
CM2PCH_C2PCH2_SIZE                       equ 0001h
CM2PCH_C2PCH2_LENGTH                     equ 0001h
CM2PCH_C2PCH2_MASK                       equ 0004h

// Register: WDTCON0
#define WDTCON0 WDTCON0
WDTCON0                                  equ 0078h
// bitfield definitions
WDTCON0_SEN_POSN                         equ 0000h
WDTCON0_SEN_POSITION                     equ 0000h
WDTCON0_SEN_SIZE                         equ 0001h
WDTCON0_SEN_LENGTH                       equ 0001h
WDTCON0_SEN_MASK                         equ 0001h
WDTCON0_PS_POSN                          equ 0001h
WDTCON0_PS_POSITION                      equ 0001h
WDTCON0_PS_SIZE                          equ 0005h
WDTCON0_PS_LENGTH                        equ 0005h
WDTCON0_PS_MASK                          equ 003Eh
WDTCON0_SWDTEN_POSN                      equ 0000h
WDTCON0_SWDTEN_POSITION                  equ 0000h
WDTCON0_SWDTEN_SIZE                      equ 0001h
WDTCON0_SWDTEN_LENGTH                    equ 0001h
WDTCON0_SWDTEN_MASK                      equ 0001h
WDTCON0_WDTPS_POSN                       equ 0001h
WDTCON0_WDTPS_POSITION                   equ 0001h
WDTCON0_WDTPS_SIZE                       equ 0005h
WDTCON0_WDTPS_LENGTH                     equ 0005h
WDTCON0_WDTPS_MASK                       equ 003Eh
WDTCON0_WDTSEN_POSN                      equ 0000h
WDTCON0_WDTSEN_POSITION                  equ 0000h
WDTCON0_WDTSEN_SIZE                      equ 0001h
WDTCON0_WDTSEN_LENGTH                    equ 0001h
WDTCON0_WDTSEN_MASK                      equ 0001h
WDTCON0_PS0_POSN                         equ 0001h
WDTCON0_PS0_POSITION                     equ 0001h
WDTCON0_PS0_SIZE                         equ 0001h
WDTCON0_PS0_LENGTH                       equ 0001h
WDTCON0_PS0_MASK                         equ 0002h
WDTCON0_PS1_POSN                         equ 0002h
WDTCON0_PS1_POSITION                     equ 0002h
WDTCON0_PS1_SIZE                         equ 0001h
WDTCON0_PS1_LENGTH                       equ 0001h
WDTCON0_PS1_MASK                         equ 0004h
WDTCON0_PS2_POSN                         equ 0003h
WDTCON0_PS2_POSITION                     equ 0003h
WDTCON0_PS2_SIZE                         equ 0001h
WDTCON0_PS2_LENGTH                       equ 0001h
WDTCON0_PS2_MASK                         equ 0008h
WDTCON0_PS3_POSN                         equ 0004h
WDTCON0_PS3_POSITION                     equ 0004h
WDTCON0_PS3_SIZE                         equ 0001h
WDTCON0_PS3_LENGTH                       equ 0001h
WDTCON0_PS3_MASK                         equ 0010h
WDTCON0_PS4_POSN                         equ 0005h
WDTCON0_PS4_POSITION                     equ 0005h
WDTCON0_PS4_SIZE                         equ 0001h
WDTCON0_PS4_LENGTH                       equ 0001h
WDTCON0_PS4_MASK                         equ 0020h
WDTCON0_WDTPS0_POSN                      equ 0001h
WDTCON0_WDTPS0_POSITION                  equ 0001h
WDTCON0_WDTPS0_SIZE                      equ 0001h
WDTCON0_WDTPS0_LENGTH                    equ 0001h
WDTCON0_WDTPS0_MASK                      equ 0002h
WDTCON0_WDTPS1_POSN                      equ 0002h
WDTCON0_WDTPS1_POSITION                  equ 0002h
WDTCON0_WDTPS1_SIZE                      equ 0001h
WDTCON0_WDTPS1_LENGTH                    equ 0001h
WDTCON0_WDTPS1_MASK                      equ 0004h
WDTCON0_WDTPS2_POSN                      equ 0003h
WDTCON0_WDTPS2_POSITION                  equ 0003h
WDTCON0_WDTPS2_SIZE                      equ 0001h
WDTCON0_WDTPS2_LENGTH                    equ 0001h
WDTCON0_WDTPS2_MASK                      equ 0008h
WDTCON0_WDTPS3_POSN                      equ 0004h
WDTCON0_WDTPS3_POSITION                  equ 0004h
WDTCON0_WDTPS3_SIZE                      equ 0001h
WDTCON0_WDTPS3_LENGTH                    equ 0001h
WDTCON0_WDTPS3_MASK                      equ 0010h
WDTCON0_WDTPS4_POSN                      equ 0005h
WDTCON0_WDTPS4_POSITION                  equ 0005h
WDTCON0_WDTPS4_SIZE                      equ 0001h
WDTCON0_WDTPS4_LENGTH                    equ 0001h
WDTCON0_WDTPS4_MASK                      equ 0020h

// Register: WDTCON1
#define WDTCON1 WDTCON1
WDTCON1                                  equ 0079h
// bitfield definitions
WDTCON1_WINDOW_POSN                      equ 0000h
WDTCON1_WINDOW_POSITION                  equ 0000h
WDTCON1_WINDOW_SIZE                      equ 0003h
WDTCON1_WINDOW_LENGTH                    equ 0003h
WDTCON1_WINDOW_MASK                      equ 0007h
WDTCON1_CS_POSN                          equ 0004h
WDTCON1_CS_POSITION                      equ 0004h
WDTCON1_CS_SIZE                          equ 0003h
WDTCON1_CS_LENGTH                        equ 0003h
WDTCON1_CS_MASK                          equ 0070h
WDTCON1_WINDOW0_POSN                     equ 0000h
WDTCON1_WINDOW0_POSITION                 equ 0000h
WDTCON1_WINDOW0_SIZE                     equ 0001h
WDTCON1_WINDOW0_LENGTH                   equ 0001h
WDTCON1_WINDOW0_MASK                     equ 0001h
WDTCON1_WINDOW1_POSN                     equ 0001h
WDTCON1_WINDOW1_POSITION                 equ 0001h
WDTCON1_WINDOW1_SIZE                     equ 0001h
WDTCON1_WINDOW1_LENGTH                   equ 0001h
WDTCON1_WINDOW1_MASK                     equ 0002h
WDTCON1_WINDOW2_POSN                     equ 0002h
WDTCON1_WINDOW2_POSITION                 equ 0002h
WDTCON1_WINDOW2_SIZE                     equ 0001h
WDTCON1_WINDOW2_LENGTH                   equ 0001h
WDTCON1_WINDOW2_MASK                     equ 0004h
WDTCON1_WDTCS_POSN                       equ 0004h
WDTCON1_WDTCS_POSITION                   equ 0004h
WDTCON1_WDTCS_SIZE                       equ 0003h
WDTCON1_WDTCS_LENGTH                     equ 0003h
WDTCON1_WDTCS_MASK                       equ 0070h
WDTCON1_WDTWINDOW_POSN                   equ 0000h
WDTCON1_WDTWINDOW_POSITION               equ 0000h
WDTCON1_WDTWINDOW_SIZE                   equ 0003h
WDTCON1_WDTWINDOW_LENGTH                 equ 0003h
WDTCON1_WDTWINDOW_MASK                   equ 0007h
WDTCON1_CS0_POSN                         equ 0004h
WDTCON1_CS0_POSITION                     equ 0004h
WDTCON1_CS0_SIZE                         equ 0001h
WDTCON1_CS0_LENGTH                       equ 0001h
WDTCON1_CS0_MASK                         equ 0010h
WDTCON1_CS1_POSN                         equ 0005h
WDTCON1_CS1_POSITION                     equ 0005h
WDTCON1_CS1_SIZE                         equ 0001h
WDTCON1_CS1_LENGTH                       equ 0001h
WDTCON1_CS1_MASK                         equ 0020h
WDTCON1_CS2_POSN                         equ 0006h
WDTCON1_CS2_POSITION                     equ 0006h
WDTCON1_CS2_SIZE                         equ 0001h
WDTCON1_CS2_LENGTH                       equ 0001h
WDTCON1_CS2_MASK                         equ 0040h
WDTCON1_WDTWINDOW0_POSN                  equ 0000h
WDTCON1_WDTWINDOW0_POSITION              equ 0000h
WDTCON1_WDTWINDOW0_SIZE                  equ 0001h
WDTCON1_WDTWINDOW0_LENGTH                equ 0001h
WDTCON1_WDTWINDOW0_MASK                  equ 0001h
WDTCON1_WDTWINDOW1_POSN                  equ 0001h
WDTCON1_WDTWINDOW1_POSITION              equ 0001h
WDTCON1_WDTWINDOW1_SIZE                  equ 0001h
WDTCON1_WDTWINDOW1_LENGTH                equ 0001h
WDTCON1_WDTWINDOW1_MASK                  equ 0002h
WDTCON1_WDTWINDOW2_POSN                  equ 0002h
WDTCON1_WDTWINDOW2_POSITION              equ 0002h
WDTCON1_WDTWINDOW2_SIZE                  equ 0001h
WDTCON1_WDTWINDOW2_LENGTH                equ 0001h
WDTCON1_WDTWINDOW2_MASK                  equ 0004h
WDTCON1_WDTCS0_POSN                      equ 0004h
WDTCON1_WDTCS0_POSITION                  equ 0004h
WDTCON1_WDTCS0_SIZE                      equ 0001h
WDTCON1_WDTCS0_LENGTH                    equ 0001h
WDTCON1_WDTCS0_MASK                      equ 0010h
WDTCON1_WDTCS1_POSN                      equ 0005h
WDTCON1_WDTCS1_POSITION                  equ 0005h
WDTCON1_WDTCS1_SIZE                      equ 0001h
WDTCON1_WDTCS1_LENGTH                    equ 0001h
WDTCON1_WDTCS1_MASK                      equ 0020h
WDTCON1_WDTCS2_POSN                      equ 0006h
WDTCON1_WDTCS2_POSITION                  equ 0006h
WDTCON1_WDTCS2_SIZE                      equ 0001h
WDTCON1_WDTCS2_LENGTH                    equ 0001h
WDTCON1_WDTCS2_MASK                      equ 0040h

// Register: WDTPS
#define WDTPS WDTPS
WDTPS                                    equ 007Ah

// Register: WDTPSL
#define WDTPSL WDTPSL
WDTPSL                                   equ 007Ah
// bitfield definitions
WDTPSL_PSCNTL_POSN                       equ 0000h
WDTPSL_PSCNTL_POSITION                   equ 0000h
WDTPSL_PSCNTL_SIZE                       equ 0008h
WDTPSL_PSCNTL_LENGTH                     equ 0008h
WDTPSL_PSCNTL_MASK                       equ 00FFh
WDTPSL_WDTPSCNTL_POSN                    equ 0000h
WDTPSL_WDTPSCNTL_POSITION                equ 0000h
WDTPSL_WDTPSCNTL_SIZE                    equ 0008h
WDTPSL_WDTPSCNTL_LENGTH                  equ 0008h
WDTPSL_WDTPSCNTL_MASK                    equ 00FFh
WDTPSL_PSCNT0_POSN                       equ 0000h
WDTPSL_PSCNT0_POSITION                   equ 0000h
WDTPSL_PSCNT0_SIZE                       equ 0001h
WDTPSL_PSCNT0_LENGTH                     equ 0001h
WDTPSL_PSCNT0_MASK                       equ 0001h
WDTPSL_PSCNT1_POSN                       equ 0001h
WDTPSL_PSCNT1_POSITION                   equ 0001h
WDTPSL_PSCNT1_SIZE                       equ 0001h
WDTPSL_PSCNT1_LENGTH                     equ 0001h
WDTPSL_PSCNT1_MASK                       equ 0002h
WDTPSL_PSCNT2_POSN                       equ 0002h
WDTPSL_PSCNT2_POSITION                   equ 0002h
WDTPSL_PSCNT2_SIZE                       equ 0001h
WDTPSL_PSCNT2_LENGTH                     equ 0001h
WDTPSL_PSCNT2_MASK                       equ 0004h
WDTPSL_PSCNT3_POSN                       equ 0003h
WDTPSL_PSCNT3_POSITION                   equ 0003h
WDTPSL_PSCNT3_SIZE                       equ 0001h
WDTPSL_PSCNT3_LENGTH                     equ 0001h
WDTPSL_PSCNT3_MASK                       equ 0008h
WDTPSL_PSCNT4_POSN                       equ 0004h
WDTPSL_PSCNT4_POSITION                   equ 0004h
WDTPSL_PSCNT4_SIZE                       equ 0001h
WDTPSL_PSCNT4_LENGTH                     equ 0001h
WDTPSL_PSCNT4_MASK                       equ 0010h
WDTPSL_PSCNT5_POSN                       equ 0005h
WDTPSL_PSCNT5_POSITION                   equ 0005h
WDTPSL_PSCNT5_SIZE                       equ 0001h
WDTPSL_PSCNT5_LENGTH                     equ 0001h
WDTPSL_PSCNT5_MASK                       equ 0020h
WDTPSL_PSCNT6_POSN                       equ 0006h
WDTPSL_PSCNT6_POSITION                   equ 0006h
WDTPSL_PSCNT6_SIZE                       equ 0001h
WDTPSL_PSCNT6_LENGTH                     equ 0001h
WDTPSL_PSCNT6_MASK                       equ 0040h
WDTPSL_PSCNT7_POSN                       equ 0007h
WDTPSL_PSCNT7_POSITION                   equ 0007h
WDTPSL_PSCNT7_SIZE                       equ 0001h
WDTPSL_PSCNT7_LENGTH                     equ 0001h
WDTPSL_PSCNT7_MASK                       equ 0080h

// Register: WDTPSH
#define WDTPSH WDTPSH
WDTPSH                                   equ 007Bh
// bitfield definitions
WDTPSH_PSCNTH_POSN                       equ 0000h
WDTPSH_PSCNTH_POSITION                   equ 0000h
WDTPSH_PSCNTH_SIZE                       equ 0008h
WDTPSH_PSCNTH_LENGTH                     equ 0008h
WDTPSH_PSCNTH_MASK                       equ 00FFh
WDTPSH_WDTPSCNTH_POSN                    equ 0000h
WDTPSH_WDTPSCNTH_POSITION                equ 0000h
WDTPSH_WDTPSCNTH_SIZE                    equ 0008h
WDTPSH_WDTPSCNTH_LENGTH                  equ 0008h
WDTPSH_WDTPSCNTH_MASK                    equ 00FFh
WDTPSH_PSCNT8_POSN                       equ 0000h
WDTPSH_PSCNT8_POSITION                   equ 0000h
WDTPSH_PSCNT8_SIZE                       equ 0001h
WDTPSH_PSCNT8_LENGTH                     equ 0001h
WDTPSH_PSCNT8_MASK                       equ 0001h
WDTPSH_PSCNT9_POSN                       equ 0001h
WDTPSH_PSCNT9_POSITION                   equ 0001h
WDTPSH_PSCNT9_SIZE                       equ 0001h
WDTPSH_PSCNT9_LENGTH                     equ 0001h
WDTPSH_PSCNT9_MASK                       equ 0002h
WDTPSH_PSCNT10_POSN                      equ 0002h
WDTPSH_PSCNT10_POSITION                  equ 0002h
WDTPSH_PSCNT10_SIZE                      equ 0001h
WDTPSH_PSCNT10_LENGTH                    equ 0001h
WDTPSH_PSCNT10_MASK                      equ 0004h
WDTPSH_PSCNT11_POSN                      equ 0003h
WDTPSH_PSCNT11_POSITION                  equ 0003h
WDTPSH_PSCNT11_SIZE                      equ 0001h
WDTPSH_PSCNT11_LENGTH                    equ 0001h
WDTPSH_PSCNT11_MASK                      equ 0008h
WDTPSH_PSCNT12_POSN                      equ 0004h
WDTPSH_PSCNT12_POSITION                  equ 0004h
WDTPSH_PSCNT12_SIZE                      equ 0001h
WDTPSH_PSCNT12_LENGTH                    equ 0001h
WDTPSH_PSCNT12_MASK                      equ 0010h
WDTPSH_PSCNT13_POSN                      equ 0005h
WDTPSH_PSCNT13_POSITION                  equ 0005h
WDTPSH_PSCNT13_SIZE                      equ 0001h
WDTPSH_PSCNT13_LENGTH                    equ 0001h
WDTPSH_PSCNT13_MASK                      equ 0020h
WDTPSH_PSCNT14_POSN                      equ 0006h
WDTPSH_PSCNT14_POSITION                  equ 0006h
WDTPSH_PSCNT14_SIZE                      equ 0001h
WDTPSH_PSCNT14_LENGTH                    equ 0001h
WDTPSH_PSCNT14_MASK                      equ 0040h
WDTPSH_PSCNT15_POSN                      equ 0007h
WDTPSH_PSCNT15_POSITION                  equ 0007h
WDTPSH_PSCNT15_SIZE                      equ 0001h
WDTPSH_PSCNT15_LENGTH                    equ 0001h
WDTPSH_PSCNT15_MASK                      equ 0080h

// Register: WDTTMR
#define WDTTMR WDTTMR
WDTTMR                                   equ 007Ch
// bitfield definitions
WDTTMR_PSCNT16_POSN                      equ 0000h
WDTTMR_PSCNT16_POSITION                  equ 0000h
WDTTMR_PSCNT16_SIZE                      equ 0001h
WDTTMR_PSCNT16_LENGTH                    equ 0001h
WDTTMR_PSCNT16_MASK                      equ 0001h
WDTTMR_PSCNT17_POSN                      equ 0001h
WDTTMR_PSCNT17_POSITION                  equ 0001h
WDTTMR_PSCNT17_SIZE                      equ 0001h
WDTTMR_PSCNT17_LENGTH                    equ 0001h
WDTTMR_PSCNT17_MASK                      equ 0002h
WDTTMR_STATE_POSN                        equ 0002h
WDTTMR_STATE_POSITION                    equ 0002h
WDTTMR_STATE_SIZE                        equ 0001h
WDTTMR_STATE_LENGTH                      equ 0001h
WDTTMR_STATE_MASK                        equ 0004h
WDTTMR_TMR_POSN                          equ 0003h
WDTTMR_TMR_POSITION                      equ 0003h
WDTTMR_TMR_SIZE                          equ 0005h
WDTTMR_TMR_LENGTH                        equ 0005h
WDTTMR_TMR_MASK                          equ 00F8h
WDTTMR_WDTPSCNT16_POSN                   equ 0000h
WDTTMR_WDTPSCNT16_POSITION               equ 0000h
WDTTMR_WDTPSCNT16_SIZE                   equ 0001h
WDTTMR_WDTPSCNT16_LENGTH                 equ 0001h
WDTTMR_WDTPSCNT16_MASK                   equ 0001h
WDTTMR_WDTPSCNT17_POSN                   equ 0001h
WDTTMR_WDTPSCNT17_POSITION               equ 0001h
WDTTMR_WDTPSCNT17_SIZE                   equ 0001h
WDTTMR_WDTPSCNT17_LENGTH                 equ 0001h
WDTTMR_WDTPSCNT17_MASK                   equ 0002h
WDTTMR_WDTSTATE_POSN                     equ 0002h
WDTTMR_WDTSTATE_POSITION                 equ 0002h
WDTTMR_WDTSTATE_SIZE                     equ 0001h
WDTTMR_WDTSTATE_LENGTH                   equ 0001h
WDTTMR_WDTSTATE_MASK                     equ 0004h
WDTTMR_WDTTMR0_POSN                      equ 0003h
WDTTMR_WDTTMR0_POSITION                  equ 0003h
WDTTMR_WDTTMR0_SIZE                      equ 0001h
WDTTMR_WDTTMR0_LENGTH                    equ 0001h
WDTTMR_WDTTMR0_MASK                      equ 0008h
WDTTMR_WDTTMR1_POSN                      equ 0004h
WDTTMR_WDTTMR1_POSITION                  equ 0004h
WDTTMR_WDTTMR1_SIZE                      equ 0001h
WDTTMR_WDTTMR1_LENGTH                    equ 0001h
WDTTMR_WDTTMR1_MASK                      equ 0010h
WDTTMR_WDTTMR2_POSN                      equ 0005h
WDTTMR_WDTTMR2_POSITION                  equ 0005h
WDTTMR_WDTTMR2_SIZE                      equ 0001h
WDTTMR_WDTTMR2_LENGTH                    equ 0001h
WDTTMR_WDTTMR2_MASK                      equ 0020h
WDTTMR_WDTTMR3_POSN                      equ 0006h
WDTTMR_WDTTMR3_POSITION                  equ 0006h
WDTTMR_WDTTMR3_SIZE                      equ 0001h
WDTTMR_WDTTMR3_LENGTH                    equ 0001h
WDTTMR_WDTTMR3_MASK                      equ 0040h
WDTTMR_WDTTMR4_POSN                      equ 0007h
WDTTMR_WDTTMR4_POSITION                  equ 0007h
WDTTMR_WDTTMR4_SIZE                      equ 0001h
WDTTMR_WDTTMR4_LENGTH                    equ 0001h
WDTTMR_WDTTMR4_MASK                      equ 0080h
WDTTMR_WDTTMR_POSN                       equ 0003h
WDTTMR_WDTTMR_POSITION                   equ 0003h
WDTTMR_WDTTMR_SIZE                       equ 0005h
WDTTMR_WDTTMR_LENGTH                     equ 0005h
WDTTMR_WDTTMR_MASK                       equ 00F8h

// Register: DAC1DAT
#define DAC1DAT DAC1DAT
DAC1DAT                                  equ 007Dh

// Register: DAC1DATL
#define DAC1DATL DAC1DATL
DAC1DATL                                 equ 007Dh
// bitfield definitions
DAC1DATL_DAC1R_POSN                      equ 0000h
DAC1DATL_DAC1R_POSITION                  equ 0000h
DAC1DATL_DAC1R_SIZE                      equ 0008h
DAC1DATL_DAC1R_LENGTH                    equ 0008h
DAC1DATL_DAC1R_MASK                      equ 00FFh
DAC1DATL_DAC1R0_POSN                     equ 0000h
DAC1DATL_DAC1R0_POSITION                 equ 0000h
DAC1DATL_DAC1R0_SIZE                     equ 0001h
DAC1DATL_DAC1R0_LENGTH                   equ 0001h
DAC1DATL_DAC1R0_MASK                     equ 0001h
DAC1DATL_DAC1R1_POSN                     equ 0001h
DAC1DATL_DAC1R1_POSITION                 equ 0001h
DAC1DATL_DAC1R1_SIZE                     equ 0001h
DAC1DATL_DAC1R1_LENGTH                   equ 0001h
DAC1DATL_DAC1R1_MASK                     equ 0002h
DAC1DATL_DAC1R2_POSN                     equ 0002h
DAC1DATL_DAC1R2_POSITION                 equ 0002h
DAC1DATL_DAC1R2_SIZE                     equ 0001h
DAC1DATL_DAC1R2_LENGTH                   equ 0001h
DAC1DATL_DAC1R2_MASK                     equ 0004h
DAC1DATL_DAC1R3_POSN                     equ 0003h
DAC1DATL_DAC1R3_POSITION                 equ 0003h
DAC1DATL_DAC1R3_SIZE                     equ 0001h
DAC1DATL_DAC1R3_LENGTH                   equ 0001h
DAC1DATL_DAC1R3_MASK                     equ 0008h
DAC1DATL_DAC1R4_POSN                     equ 0004h
DAC1DATL_DAC1R4_POSITION                 equ 0004h
DAC1DATL_DAC1R4_SIZE                     equ 0001h
DAC1DATL_DAC1R4_LENGTH                   equ 0001h
DAC1DATL_DAC1R4_MASK                     equ 0010h
DAC1DATL_DAC1R5_POSN                     equ 0005h
DAC1DATL_DAC1R5_POSITION                 equ 0005h
DAC1DATL_DAC1R5_SIZE                     equ 0001h
DAC1DATL_DAC1R5_LENGTH                   equ 0001h
DAC1DATL_DAC1R5_MASK                     equ 0020h
DAC1DATL_DAC1R6_POSN                     equ 0006h
DAC1DATL_DAC1R6_POSITION                 equ 0006h
DAC1DATL_DAC1R6_SIZE                     equ 0001h
DAC1DATL_DAC1R6_LENGTH                   equ 0001h
DAC1DATL_DAC1R6_MASK                     equ 0040h
DAC1DATL_DAC1R7_POSN                     equ 0007h
DAC1DATL_DAC1R7_POSITION                 equ 0007h
DAC1DATL_DAC1R7_SIZE                     equ 0001h
DAC1DATL_DAC1R7_LENGTH                   equ 0001h
DAC1DATL_DAC1R7_MASK                     equ 0080h
DAC1DATL_DAC1RL_POSN                     equ 0000h
DAC1DATL_DAC1RL_POSITION                 equ 0000h
DAC1DATL_DAC1RL_SIZE                     equ 0008h
DAC1DATL_DAC1RL_LENGTH                   equ 0008h
DAC1DATL_DAC1RL_MASK                     equ 00FFh

// Register: DAC1CON
#define DAC1CON DAC1CON
DAC1CON                                  equ 007Fh
// bitfield definitions
DAC1CON_NSS_POSN                         equ 0000h
DAC1CON_NSS_POSITION                     equ 0000h
DAC1CON_NSS_SIZE                         equ 0002h
DAC1CON_NSS_LENGTH                       equ 0002h
DAC1CON_NSS_MASK                         equ 0003h
DAC1CON_PSS_POSN                         equ 0002h
DAC1CON_PSS_POSITION                     equ 0002h
DAC1CON_PSS_SIZE                         equ 0002h
DAC1CON_PSS_LENGTH                       equ 0002h
DAC1CON_PSS_MASK                         equ 000Ch
DAC1CON_OE_POSN                          equ 0004h
DAC1CON_OE_POSITION                      equ 0004h
DAC1CON_OE_SIZE                          equ 0003h
DAC1CON_OE_LENGTH                        equ 0003h
DAC1CON_OE_MASK                          equ 0070h
DAC1CON_EN_POSN                          equ 0007h
DAC1CON_EN_POSITION                      equ 0007h
DAC1CON_EN_SIZE                          equ 0001h
DAC1CON_EN_LENGTH                        equ 0001h
DAC1CON_EN_MASK                          equ 0080h
DAC1CON_DAC1NSS_POSN                     equ 0000h
DAC1CON_DAC1NSS_POSITION                 equ 0000h
DAC1CON_DAC1NSS_SIZE                     equ 0002h
DAC1CON_DAC1NSS_LENGTH                   equ 0002h
DAC1CON_DAC1NSS_MASK                     equ 0003h
DAC1CON_DAC1PSS0_POSN                    equ 0002h
DAC1CON_DAC1PSS0_POSITION                equ 0002h
DAC1CON_DAC1PSS0_SIZE                    equ 0001h
DAC1CON_DAC1PSS0_LENGTH                  equ 0001h
DAC1CON_DAC1PSS0_MASK                    equ 0004h
DAC1CON_DAC1PSS1_POSN                    equ 0003h
DAC1CON_DAC1PSS1_POSITION                equ 0003h
DAC1CON_DAC1PSS1_SIZE                    equ 0001h
DAC1CON_DAC1PSS1_LENGTH                  equ 0001h
DAC1CON_DAC1PSS1_MASK                    equ 0008h
DAC1CON_DAC1OE_POSN                      equ 0004h
DAC1CON_DAC1OE_POSITION                  equ 0004h
DAC1CON_DAC1OE_SIZE                      equ 0003h
DAC1CON_DAC1OE_LENGTH                    equ 0003h
DAC1CON_DAC1OE_MASK                      equ 0070h
DAC1CON_DAC1EN_POSN                      equ 0007h
DAC1CON_DAC1EN_POSITION                  equ 0007h
DAC1CON_DAC1EN_SIZE                      equ 0001h
DAC1CON_DAC1EN_LENGTH                    equ 0001h
DAC1CON_DAC1EN_MASK                      equ 0080h
DAC1CON_NSS0_POSN                        equ 0000h
DAC1CON_NSS0_POSITION                    equ 0000h
DAC1CON_NSS0_SIZE                        equ 0001h
DAC1CON_NSS0_LENGTH                      equ 0001h
DAC1CON_NSS0_MASK                        equ 0001h
DAC1CON_PSS0_POSN                        equ 0002h
DAC1CON_PSS0_POSITION                    equ 0002h
DAC1CON_PSS0_SIZE                        equ 0001h
DAC1CON_PSS0_LENGTH                      equ 0001h
DAC1CON_PSS0_MASK                        equ 0004h
DAC1CON_PSS1_POSN                        equ 0003h
DAC1CON_PSS1_POSITION                    equ 0003h
DAC1CON_PSS1_SIZE                        equ 0001h
DAC1CON_PSS1_LENGTH                      equ 0001h
DAC1CON_PSS1_MASK                        equ 0008h
DAC1CON_OE0_POSN                         equ 0004h
DAC1CON_OE0_POSITION                     equ 0004h
DAC1CON_OE0_SIZE                         equ 0001h
DAC1CON_OE0_LENGTH                       equ 0001h
DAC1CON_OE0_MASK                         equ 0010h
DAC1CON_OE1_POSN                         equ 0005h
DAC1CON_OE1_POSITION                     equ 0005h
DAC1CON_OE1_SIZE                         equ 0001h
DAC1CON_OE1_LENGTH                       equ 0001h
DAC1CON_OE1_MASK                         equ 0020h

// Register: SPI1RXB
#define SPI1RXB SPI1RXB
SPI1RXB                                  equ 0080h
// bitfield definitions
SPI1RXB_RXB_POSN                         equ 0000h
SPI1RXB_RXB_POSITION                     equ 0000h
SPI1RXB_RXB_SIZE                         equ 0008h
SPI1RXB_RXB_LENGTH                       equ 0008h
SPI1RXB_RXB_MASK                         equ 00FFh
SPI1RXB_RXB0_POSN                        equ 0000h
SPI1RXB_RXB0_POSITION                    equ 0000h
SPI1RXB_RXB0_SIZE                        equ 0001h
SPI1RXB_RXB0_LENGTH                      equ 0001h
SPI1RXB_RXB0_MASK                        equ 0001h
SPI1RXB_RXB1_POSN                        equ 0001h
SPI1RXB_RXB1_POSITION                    equ 0001h
SPI1RXB_RXB1_SIZE                        equ 0001h
SPI1RXB_RXB1_LENGTH                      equ 0001h
SPI1RXB_RXB1_MASK                        equ 0002h
SPI1RXB_RXB2_POSN                        equ 0002h
SPI1RXB_RXB2_POSITION                    equ 0002h
SPI1RXB_RXB2_SIZE                        equ 0001h
SPI1RXB_RXB2_LENGTH                      equ 0001h
SPI1RXB_RXB2_MASK                        equ 0004h
SPI1RXB_RXB3_POSN                        equ 0003h
SPI1RXB_RXB3_POSITION                    equ 0003h
SPI1RXB_RXB3_SIZE                        equ 0001h
SPI1RXB_RXB3_LENGTH                      equ 0001h
SPI1RXB_RXB3_MASK                        equ 0008h
SPI1RXB_RXB4_POSN                        equ 0004h
SPI1RXB_RXB4_POSITION                    equ 0004h
SPI1RXB_RXB4_SIZE                        equ 0001h
SPI1RXB_RXB4_LENGTH                      equ 0001h
SPI1RXB_RXB4_MASK                        equ 0010h
SPI1RXB_RXB5_POSN                        equ 0005h
SPI1RXB_RXB5_POSITION                    equ 0005h
SPI1RXB_RXB5_SIZE                        equ 0001h
SPI1RXB_RXB5_LENGTH                      equ 0001h
SPI1RXB_RXB5_MASK                        equ 0020h
SPI1RXB_RXB6_POSN                        equ 0006h
SPI1RXB_RXB6_POSITION                    equ 0006h
SPI1RXB_RXB6_SIZE                        equ 0001h
SPI1RXB_RXB6_LENGTH                      equ 0001h
SPI1RXB_RXB6_MASK                        equ 0040h
SPI1RXB_RXB7_POSN                        equ 0007h
SPI1RXB_RXB7_POSITION                    equ 0007h
SPI1RXB_RXB7_SIZE                        equ 0001h
SPI1RXB_RXB7_LENGTH                      equ 0001h
SPI1RXB_RXB7_MASK                        equ 0080h

// Register: SPI1TXB
#define SPI1TXB SPI1TXB
SPI1TXB                                  equ 0081h
// bitfield definitions
SPI1TXB_TXB_POSN                         equ 0000h
SPI1TXB_TXB_POSITION                     equ 0000h
SPI1TXB_TXB_SIZE                         equ 0008h
SPI1TXB_TXB_LENGTH                       equ 0008h
SPI1TXB_TXB_MASK                         equ 00FFh
SPI1TXB_TXB0_POSN                        equ 0000h
SPI1TXB_TXB0_POSITION                    equ 0000h
SPI1TXB_TXB0_SIZE                        equ 0001h
SPI1TXB_TXB0_LENGTH                      equ 0001h
SPI1TXB_TXB0_MASK                        equ 0001h
SPI1TXB_TXB1_POSN                        equ 0001h
SPI1TXB_TXB1_POSITION                    equ 0001h
SPI1TXB_TXB1_SIZE                        equ 0001h
SPI1TXB_TXB1_LENGTH                      equ 0001h
SPI1TXB_TXB1_MASK                        equ 0002h
SPI1TXB_TXB2_POSN                        equ 0002h
SPI1TXB_TXB2_POSITION                    equ 0002h
SPI1TXB_TXB2_SIZE                        equ 0001h
SPI1TXB_TXB2_LENGTH                      equ 0001h
SPI1TXB_TXB2_MASK                        equ 0004h
SPI1TXB_TXB3_POSN                        equ 0003h
SPI1TXB_TXB3_POSITION                    equ 0003h
SPI1TXB_TXB3_SIZE                        equ 0001h
SPI1TXB_TXB3_LENGTH                      equ 0001h
SPI1TXB_TXB3_MASK                        equ 0008h
SPI1TXB_TXB4_POSN                        equ 0004h
SPI1TXB_TXB4_POSITION                    equ 0004h
SPI1TXB_TXB4_SIZE                        equ 0001h
SPI1TXB_TXB4_LENGTH                      equ 0001h
SPI1TXB_TXB4_MASK                        equ 0010h
SPI1TXB_TXB5_POSN                        equ 0005h
SPI1TXB_TXB5_POSITION                    equ 0005h
SPI1TXB_TXB5_SIZE                        equ 0001h
SPI1TXB_TXB5_LENGTH                      equ 0001h
SPI1TXB_TXB5_MASK                        equ 0020h
SPI1TXB_TXB6_POSN                        equ 0006h
SPI1TXB_TXB6_POSITION                    equ 0006h
SPI1TXB_TXB6_SIZE                        equ 0001h
SPI1TXB_TXB6_LENGTH                      equ 0001h
SPI1TXB_TXB6_MASK                        equ 0040h
SPI1TXB_TXB7_POSN                        equ 0007h
SPI1TXB_TXB7_POSITION                    equ 0007h
SPI1TXB_TXB7_SIZE                        equ 0001h
SPI1TXB_TXB7_LENGTH                      equ 0001h
SPI1TXB_TXB7_MASK                        equ 0080h

// Register: SPI1TCNT
#define SPI1TCNT SPI1TCNT
SPI1TCNT                                 equ 0082h

// Register: SPI1TCNTL
#define SPI1TCNTL SPI1TCNTL
SPI1TCNTL                                equ 0082h
// bitfield definitions
SPI1TCNTL_TCNTL_POSN                     equ 0000h
SPI1TCNTL_TCNTL_POSITION                 equ 0000h
SPI1TCNTL_TCNTL_SIZE                     equ 0008h
SPI1TCNTL_TCNTL_LENGTH                   equ 0008h
SPI1TCNTL_TCNTL_MASK                     equ 00FFh

// Register: SPI1TCNTH
#define SPI1TCNTH SPI1TCNTH
SPI1TCNTH                                equ 0083h
// bitfield definitions
SPI1TCNTH_TCNTH_POSN                     equ 0000h
SPI1TCNTH_TCNTH_POSITION                 equ 0000h
SPI1TCNTH_TCNTH_SIZE                     equ 0003h
SPI1TCNTH_TCNTH_LENGTH                   equ 0003h
SPI1TCNTH_TCNTH_MASK                     equ 0007h

// Register: SPI1CON0
#define SPI1CON0 SPI1CON0
SPI1CON0                                 equ 0084h
// bitfield definitions
SPI1CON0_BMODE_POSN                      equ 0000h
SPI1CON0_BMODE_POSITION                  equ 0000h
SPI1CON0_BMODE_SIZE                      equ 0001h
SPI1CON0_BMODE_LENGTH                    equ 0001h
SPI1CON0_BMODE_MASK                      equ 0001h
SPI1CON0_MST_POSN                        equ 0001h
SPI1CON0_MST_POSITION                    equ 0001h
SPI1CON0_MST_SIZE                        equ 0001h
SPI1CON0_MST_LENGTH                      equ 0001h
SPI1CON0_MST_MASK                        equ 0002h
SPI1CON0_LSBF_POSN                       equ 0002h
SPI1CON0_LSBF_POSITION                   equ 0002h
SPI1CON0_LSBF_SIZE                       equ 0001h
SPI1CON0_LSBF_LENGTH                     equ 0001h
SPI1CON0_LSBF_MASK                       equ 0004h
SPI1CON0_EN_POSN                         equ 0007h
SPI1CON0_EN_POSITION                     equ 0007h
SPI1CON0_EN_SIZE                         equ 0001h
SPI1CON0_EN_LENGTH                       equ 0001h
SPI1CON0_EN_MASK                         equ 0080h
SPI1CON0_SPI1BMODE_POSN                  equ 0000h
SPI1CON0_SPI1BMODE_POSITION              equ 0000h
SPI1CON0_SPI1BMODE_SIZE                  equ 0001h
SPI1CON0_SPI1BMODE_LENGTH                equ 0001h
SPI1CON0_SPI1BMODE_MASK                  equ 0001h
SPI1CON0_SPI1MST_POSN                    equ 0001h
SPI1CON0_SPI1MST_POSITION                equ 0001h
SPI1CON0_SPI1MST_SIZE                    equ 0001h
SPI1CON0_SPI1MST_LENGTH                  equ 0001h
SPI1CON0_SPI1MST_MASK                    equ 0002h
SPI1CON0_SPI1LSBF_POSN                   equ 0002h
SPI1CON0_SPI1LSBF_POSITION               equ 0002h
SPI1CON0_SPI1LSBF_SIZE                   equ 0001h
SPI1CON0_SPI1LSBF_LENGTH                 equ 0001h
SPI1CON0_SPI1LSBF_MASK                   equ 0004h
SPI1CON0_SPI1SPIEN_POSN                  equ 0007h
SPI1CON0_SPI1SPIEN_POSITION              equ 0007h
SPI1CON0_SPI1SPIEN_SIZE                  equ 0001h
SPI1CON0_SPI1SPIEN_LENGTH                equ 0001h
SPI1CON0_SPI1SPIEN_MASK                  equ 0080h

// Register: SPI1CON1
#define SPI1CON1 SPI1CON1
SPI1CON1                                 equ 0085h
// bitfield definitions
SPI1CON1_SDOP_POSN                       equ 0000h
SPI1CON1_SDOP_POSITION                   equ 0000h
SPI1CON1_SDOP_SIZE                       equ 0001h
SPI1CON1_SDOP_LENGTH                     equ 0001h
SPI1CON1_SDOP_MASK                       equ 0001h
SPI1CON1_SDIP_POSN                       equ 0001h
SPI1CON1_SDIP_POSITION                   equ 0001h
SPI1CON1_SDIP_SIZE                       equ 0001h
SPI1CON1_SDIP_LENGTH                     equ 0001h
SPI1CON1_SDIP_MASK                       equ 0002h
SPI1CON1_SSP_POSN                        equ 0002h
SPI1CON1_SSP_POSITION                    equ 0002h
SPI1CON1_SSP_SIZE                        equ 0001h
SPI1CON1_SSP_LENGTH                      equ 0001h
SPI1CON1_SSP_MASK                        equ 0004h
SPI1CON1_FST_POSN                        equ 0004h
SPI1CON1_FST_POSITION                    equ 0004h
SPI1CON1_FST_SIZE                        equ 0001h
SPI1CON1_FST_LENGTH                      equ 0001h
SPI1CON1_FST_MASK                        equ 0010h
SPI1CON1_CKP_POSN                        equ 0005h
SPI1CON1_CKP_POSITION                    equ 0005h
SPI1CON1_CKP_SIZE                        equ 0001h
SPI1CON1_CKP_LENGTH                      equ 0001h
SPI1CON1_CKP_MASK                        equ 0020h
SPI1CON1_CKE_POSN                        equ 0006h
SPI1CON1_CKE_POSITION                    equ 0006h
SPI1CON1_CKE_SIZE                        equ 0001h
SPI1CON1_CKE_LENGTH                      equ 0001h
SPI1CON1_CKE_MASK                        equ 0040h
SPI1CON1_SMP_POSN                        equ 0007h
SPI1CON1_SMP_POSITION                    equ 0007h
SPI1CON1_SMP_SIZE                        equ 0001h
SPI1CON1_SMP_LENGTH                      equ 0001h
SPI1CON1_SMP_MASK                        equ 0080h
SPI1CON1_SPI1SDOP_POSN                   equ 0000h
SPI1CON1_SPI1SDOP_POSITION               equ 0000h
SPI1CON1_SPI1SDOP_SIZE                   equ 0001h
SPI1CON1_SPI1SDOP_LENGTH                 equ 0001h
SPI1CON1_SPI1SDOP_MASK                   equ 0001h
SPI1CON1_SPI1SDIP_POSN                   equ 0001h
SPI1CON1_SPI1SDIP_POSITION               equ 0001h
SPI1CON1_SPI1SDIP_SIZE                   equ 0001h
SPI1CON1_SPI1SDIP_LENGTH                 equ 0001h
SPI1CON1_SPI1SDIP_MASK                   equ 0002h
SPI1CON1_SPI1SSP_POSN                    equ 0002h
SPI1CON1_SPI1SSP_POSITION                equ 0002h
SPI1CON1_SPI1SSP_SIZE                    equ 0001h
SPI1CON1_SPI1SSP_LENGTH                  equ 0001h
SPI1CON1_SPI1SSP_MASK                    equ 0004h
SPI1CON1_SPI1FST_POSN                    equ 0004h
SPI1CON1_SPI1FST_POSITION                equ 0004h
SPI1CON1_SPI1FST_SIZE                    equ 0001h
SPI1CON1_SPI1FST_LENGTH                  equ 0001h
SPI1CON1_SPI1FST_MASK                    equ 0010h
SPI1CON1_SPI1CKP_POSN                    equ 0005h
SPI1CON1_SPI1CKP_POSITION                equ 0005h
SPI1CON1_SPI1CKP_SIZE                    equ 0001h
SPI1CON1_SPI1CKP_LENGTH                  equ 0001h
SPI1CON1_SPI1CKP_MASK                    equ 0020h
SPI1CON1_SPI1CKE_POSN                    equ 0006h
SPI1CON1_SPI1CKE_POSITION                equ 0006h
SPI1CON1_SPI1CKE_SIZE                    equ 0001h
SPI1CON1_SPI1CKE_LENGTH                  equ 0001h
SPI1CON1_SPI1CKE_MASK                    equ 0040h
SPI1CON1_SPI1SMP_POSN                    equ 0007h
SPI1CON1_SPI1SMP_POSITION                equ 0007h
SPI1CON1_SPI1SMP_SIZE                    equ 0001h
SPI1CON1_SPI1SMP_LENGTH                  equ 0001h
SPI1CON1_SPI1SMP_MASK                    equ 0080h

// Register: SPI1CON2
#define SPI1CON2 SPI1CON2
SPI1CON2                                 equ 0086h
// bitfield definitions
SPI1CON2_RXR_POSN                        equ 0000h
SPI1CON2_RXR_POSITION                    equ 0000h
SPI1CON2_RXR_SIZE                        equ 0001h
SPI1CON2_RXR_LENGTH                      equ 0001h
SPI1CON2_RXR_MASK                        equ 0001h
SPI1CON2_TXR_POSN                        equ 0001h
SPI1CON2_TXR_POSITION                    equ 0001h
SPI1CON2_TXR_SIZE                        equ 0001h
SPI1CON2_TXR_LENGTH                      equ 0001h
SPI1CON2_TXR_MASK                        equ 0002h
SPI1CON2_SSET_POSN                       equ 0002h
SPI1CON2_SSET_POSITION                   equ 0002h
SPI1CON2_SSET_SIZE                       equ 0001h
SPI1CON2_SSET_LENGTH                     equ 0001h
SPI1CON2_SSET_MASK                       equ 0004h
SPI1CON2_SSFLT_POSN                      equ 0006h
SPI1CON2_SSFLT_POSITION                  equ 0006h
SPI1CON2_SSFLT_SIZE                      equ 0001h
SPI1CON2_SSFLT_LENGTH                    equ 0001h
SPI1CON2_SSFLT_MASK                      equ 0040h
SPI1CON2_BUSY_POSN                       equ 0007h
SPI1CON2_BUSY_POSITION                   equ 0007h
SPI1CON2_BUSY_SIZE                       equ 0001h
SPI1CON2_BUSY_LENGTH                     equ 0001h
SPI1CON2_BUSY_MASK                       equ 0080h
SPI1CON2_SPI1RXR_POSN                    equ 0000h
SPI1CON2_SPI1RXR_POSITION                equ 0000h
SPI1CON2_SPI1RXR_SIZE                    equ 0001h
SPI1CON2_SPI1RXR_LENGTH                  equ 0001h
SPI1CON2_SPI1RXR_MASK                    equ 0001h
SPI1CON2_SPI1TXR_POSN                    equ 0001h
SPI1CON2_SPI1TXR_POSITION                equ 0001h
SPI1CON2_SPI1TXR_SIZE                    equ 0001h
SPI1CON2_SPI1TXR_LENGTH                  equ 0001h
SPI1CON2_SPI1TXR_MASK                    equ 0002h
SPI1CON2_SPI1SSET_POSN                   equ 0002h
SPI1CON2_SPI1SSET_POSITION               equ 0002h
SPI1CON2_SPI1SSET_SIZE                   equ 0001h
SPI1CON2_SPI1SSET_LENGTH                 equ 0001h
SPI1CON2_SPI1SSET_MASK                   equ 0004h
SPI1CON2_SPI1SSFLT_POSN                  equ 0006h
SPI1CON2_SPI1SSFLT_POSITION              equ 0006h
SPI1CON2_SPI1SSFLT_SIZE                  equ 0001h
SPI1CON2_SPI1SSFLT_LENGTH                equ 0001h
SPI1CON2_SPI1SSFLT_MASK                  equ 0040h
SPI1CON2_SPI1BUSY_POSN                   equ 0007h
SPI1CON2_SPI1BUSY_POSITION               equ 0007h
SPI1CON2_SPI1BUSY_SIZE                   equ 0001h
SPI1CON2_SPI1BUSY_LENGTH                 equ 0001h
SPI1CON2_SPI1BUSY_MASK                   equ 0080h

// Register: SPI1STATUS
#define SPI1STATUS SPI1STATUS
SPI1STATUS                               equ 0087h
// bitfield definitions
SPI1STATUS_RXBF_POSN                     equ 0000h
SPI1STATUS_RXBF_POSITION                 equ 0000h
SPI1STATUS_RXBF_SIZE                     equ 0001h
SPI1STATUS_RXBF_LENGTH                   equ 0001h
SPI1STATUS_RXBF_MASK                     equ 0001h
SPI1STATUS_CLRBF_POSN                    equ 0002h
SPI1STATUS_CLRBF_POSITION                equ 0002h
SPI1STATUS_CLRBF_SIZE                    equ 0001h
SPI1STATUS_CLRBF_LENGTH                  equ 0001h
SPI1STATUS_CLRBF_MASK                    equ 0004h
SPI1STATUS_RXRE_POSN                     equ 0003h
SPI1STATUS_RXRE_POSITION                 equ 0003h
SPI1STATUS_RXRE_SIZE                     equ 0001h
SPI1STATUS_RXRE_LENGTH                   equ 0001h
SPI1STATUS_RXRE_MASK                     equ 0008h
SPI1STATUS_TXBE_POSN                     equ 0005h
SPI1STATUS_TXBE_POSITION                 equ 0005h
SPI1STATUS_TXBE_SIZE                     equ 0001h
SPI1STATUS_TXBE_LENGTH                   equ 0001h
SPI1STATUS_TXBE_MASK                     equ 0020h
SPI1STATUS_TXWE_POSN                     equ 0007h
SPI1STATUS_TXWE_POSITION                 equ 0007h
SPI1STATUS_TXWE_SIZE                     equ 0001h
SPI1STATUS_TXWE_LENGTH                   equ 0001h
SPI1STATUS_TXWE_MASK                     equ 0080h
SPI1STATUS_SPI1RXBF_POSN                 equ 0000h
SPI1STATUS_SPI1RXBF_POSITION             equ 0000h
SPI1STATUS_SPI1RXBF_SIZE                 equ 0001h
SPI1STATUS_SPI1RXBF_LENGTH               equ 0001h
SPI1STATUS_SPI1RXBF_MASK                 equ 0001h
SPI1STATUS_SPI1CLRBF_POSN                equ 0002h
SPI1STATUS_SPI1CLRBF_POSITION            equ 0002h
SPI1STATUS_SPI1CLRBF_SIZE                equ 0001h
SPI1STATUS_SPI1CLRBF_LENGTH              equ 0001h
SPI1STATUS_SPI1CLRBF_MASK                equ 0004h
SPI1STATUS_SPI1RXRE_POSN                 equ 0003h
SPI1STATUS_SPI1RXRE_POSITION             equ 0003h
SPI1STATUS_SPI1RXRE_SIZE                 equ 0001h
SPI1STATUS_SPI1RXRE_LENGTH               equ 0001h
SPI1STATUS_SPI1RXRE_MASK                 equ 0008h
SPI1STATUS_SPI1TXBE_POSN                 equ 0005h
SPI1STATUS_SPI1TXBE_POSITION             equ 0005h
SPI1STATUS_SPI1TXBE_SIZE                 equ 0001h
SPI1STATUS_SPI1TXBE_LENGTH               equ 0001h
SPI1STATUS_SPI1TXBE_MASK                 equ 0020h
SPI1STATUS_SPI1TXWE_POSN                 equ 0007h
SPI1STATUS_SPI1TXWE_POSITION             equ 0007h
SPI1STATUS_SPI1TXWE_SIZE                 equ 0001h
SPI1STATUS_SPI1TXWE_LENGTH               equ 0001h
SPI1STATUS_SPI1TXWE_MASK                 equ 0080h

// Register: SPI1TWIDTH
#define SPI1TWIDTH SPI1TWIDTH
SPI1TWIDTH                               equ 0088h
// bitfield definitions
SPI1TWIDTH_TWIDTH_POSN                   equ 0000h
SPI1TWIDTH_TWIDTH_POSITION               equ 0000h
SPI1TWIDTH_TWIDTH_SIZE                   equ 0003h
SPI1TWIDTH_TWIDTH_LENGTH                 equ 0003h
SPI1TWIDTH_TWIDTH_MASK                   equ 0007h
SPI1TWIDTH_TWIDTH0_POSN                  equ 0000h
SPI1TWIDTH_TWIDTH0_POSITION              equ 0000h
SPI1TWIDTH_TWIDTH0_SIZE                  equ 0001h
SPI1TWIDTH_TWIDTH0_LENGTH                equ 0001h
SPI1TWIDTH_TWIDTH0_MASK                  equ 0001h
SPI1TWIDTH_TWIDTH1_POSN                  equ 0001h
SPI1TWIDTH_TWIDTH1_POSITION              equ 0001h
SPI1TWIDTH_TWIDTH1_SIZE                  equ 0001h
SPI1TWIDTH_TWIDTH1_LENGTH                equ 0001h
SPI1TWIDTH_TWIDTH1_MASK                  equ 0002h
SPI1TWIDTH_TWIDTH2_POSN                  equ 0002h
SPI1TWIDTH_TWIDTH2_POSITION              equ 0002h
SPI1TWIDTH_TWIDTH2_SIZE                  equ 0001h
SPI1TWIDTH_TWIDTH2_LENGTH                equ 0001h
SPI1TWIDTH_TWIDTH2_MASK                  equ 0004h

// Register: SPI1BAUD
#define SPI1BAUD SPI1BAUD
SPI1BAUD                                 equ 0089h
// bitfield definitions
SPI1BAUD_BAUD_POSN                       equ 0000h
SPI1BAUD_BAUD_POSITION                   equ 0000h
SPI1BAUD_BAUD_SIZE                       equ 0008h
SPI1BAUD_BAUD_LENGTH                     equ 0008h
SPI1BAUD_BAUD_MASK                       equ 00FFh
SPI1BAUD_BAUD0_POSN                      equ 0000h
SPI1BAUD_BAUD0_POSITION                  equ 0000h
SPI1BAUD_BAUD0_SIZE                      equ 0001h
SPI1BAUD_BAUD0_LENGTH                    equ 0001h
SPI1BAUD_BAUD0_MASK                      equ 0001h
SPI1BAUD_BAUD1_POSN                      equ 0001h
SPI1BAUD_BAUD1_POSITION                  equ 0001h
SPI1BAUD_BAUD1_SIZE                      equ 0001h
SPI1BAUD_BAUD1_LENGTH                    equ 0001h
SPI1BAUD_BAUD1_MASK                      equ 0002h
SPI1BAUD_BAUD2_POSN                      equ 0002h
SPI1BAUD_BAUD2_POSITION                  equ 0002h
SPI1BAUD_BAUD2_SIZE                      equ 0001h
SPI1BAUD_BAUD2_LENGTH                    equ 0001h
SPI1BAUD_BAUD2_MASK                      equ 0004h
SPI1BAUD_BAUD3_POSN                      equ 0003h
SPI1BAUD_BAUD3_POSITION                  equ 0003h
SPI1BAUD_BAUD3_SIZE                      equ 0001h
SPI1BAUD_BAUD3_LENGTH                    equ 0001h
SPI1BAUD_BAUD3_MASK                      equ 0008h
SPI1BAUD_BAUD4_POSN                      equ 0004h
SPI1BAUD_BAUD4_POSITION                  equ 0004h
SPI1BAUD_BAUD4_SIZE                      equ 0001h
SPI1BAUD_BAUD4_LENGTH                    equ 0001h
SPI1BAUD_BAUD4_MASK                      equ 0010h
SPI1BAUD_BAUD5_POSN                      equ 0005h
SPI1BAUD_BAUD5_POSITION                  equ 0005h
SPI1BAUD_BAUD5_SIZE                      equ 0001h
SPI1BAUD_BAUD5_LENGTH                    equ 0001h
SPI1BAUD_BAUD5_MASK                      equ 0020h
SPI1BAUD_BAUD6_POSN                      equ 0006h
SPI1BAUD_BAUD6_POSITION                  equ 0006h
SPI1BAUD_BAUD6_SIZE                      equ 0001h
SPI1BAUD_BAUD6_LENGTH                    equ 0001h
SPI1BAUD_BAUD6_MASK                      equ 0040h
SPI1BAUD_BAUD7_POSN                      equ 0007h
SPI1BAUD_BAUD7_POSITION                  equ 0007h
SPI1BAUD_BAUD7_SIZE                      equ 0001h
SPI1BAUD_BAUD7_LENGTH                    equ 0001h
SPI1BAUD_BAUD7_MASK                      equ 0080h

// Register: SPI1INTF
#define SPI1INTF SPI1INTF
SPI1INTF                                 equ 008Ah
// bitfield definitions
SPI1INTF_TXUIF_POSN                      equ 0001h
SPI1INTF_TXUIF_POSITION                  equ 0001h
SPI1INTF_TXUIF_SIZE                      equ 0001h
SPI1INTF_TXUIF_LENGTH                    equ 0001h
SPI1INTF_TXUIF_MASK                      equ 0002h
SPI1INTF_RXOIF_POSN                      equ 0002h
SPI1INTF_RXOIF_POSITION                  equ 0002h
SPI1INTF_RXOIF_SIZE                      equ 0001h
SPI1INTF_RXOIF_LENGTH                    equ 0001h
SPI1INTF_RXOIF_MASK                      equ 0004h
SPI1INTF_EOSIF_POSN                      equ 0004h
SPI1INTF_EOSIF_POSITION                  equ 0004h
SPI1INTF_EOSIF_SIZE                      equ 0001h
SPI1INTF_EOSIF_LENGTH                    equ 0001h
SPI1INTF_EOSIF_MASK                      equ 0010h
SPI1INTF_SOSIF_POSN                      equ 0005h
SPI1INTF_SOSIF_POSITION                  equ 0005h
SPI1INTF_SOSIF_SIZE                      equ 0001h
SPI1INTF_SOSIF_LENGTH                    equ 0001h
SPI1INTF_SOSIF_MASK                      equ 0020h
SPI1INTF_TCZIF_POSN                      equ 0006h
SPI1INTF_TCZIF_POSITION                  equ 0006h
SPI1INTF_TCZIF_SIZE                      equ 0001h
SPI1INTF_TCZIF_LENGTH                    equ 0001h
SPI1INTF_TCZIF_MASK                      equ 0040h
SPI1INTF_SRMTIF_POSN                     equ 0007h
SPI1INTF_SRMTIF_POSITION                 equ 0007h
SPI1INTF_SRMTIF_SIZE                     equ 0001h
SPI1INTF_SRMTIF_LENGTH                   equ 0001h
SPI1INTF_SRMTIF_MASK                     equ 0080h
SPI1INTF_SPI1TXUIF_POSN                  equ 0001h
SPI1INTF_SPI1TXUIF_POSITION              equ 0001h
SPI1INTF_SPI1TXUIF_SIZE                  equ 0001h
SPI1INTF_SPI1TXUIF_LENGTH                equ 0001h
SPI1INTF_SPI1TXUIF_MASK                  equ 0002h
SPI1INTF_SPI1RXOIF_POSN                  equ 0002h
SPI1INTF_SPI1RXOIF_POSITION              equ 0002h
SPI1INTF_SPI1RXOIF_SIZE                  equ 0001h
SPI1INTF_SPI1RXOIF_LENGTH                equ 0001h
SPI1INTF_SPI1RXOIF_MASK                  equ 0004h
SPI1INTF_SPI1EOSIF_POSN                  equ 0004h
SPI1INTF_SPI1EOSIF_POSITION              equ 0004h
SPI1INTF_SPI1EOSIF_SIZE                  equ 0001h
SPI1INTF_SPI1EOSIF_LENGTH                equ 0001h
SPI1INTF_SPI1EOSIF_MASK                  equ 0010h
SPI1INTF_SPI1SOSIF_POSN                  equ 0005h
SPI1INTF_SPI1SOSIF_POSITION              equ 0005h
SPI1INTF_SPI1SOSIF_SIZE                  equ 0001h
SPI1INTF_SPI1SOSIF_LENGTH                equ 0001h
SPI1INTF_SPI1SOSIF_MASK                  equ 0020h
SPI1INTF_SPI1TCZIF_POSN                  equ 0006h
SPI1INTF_SPI1TCZIF_POSITION              equ 0006h
SPI1INTF_SPI1TCZIF_SIZE                  equ 0001h
SPI1INTF_SPI1TCZIF_LENGTH                equ 0001h
SPI1INTF_SPI1TCZIF_MASK                  equ 0040h
SPI1INTF_SPI1SRMTIF_POSN                 equ 0007h
SPI1INTF_SPI1SRMTIF_POSITION             equ 0007h
SPI1INTF_SPI1SRMTIF_SIZE                 equ 0001h
SPI1INTF_SPI1SRMTIF_LENGTH               equ 0001h
SPI1INTF_SPI1SRMTIF_MASK                 equ 0080h

// Register: SPI1INTE
#define SPI1INTE SPI1INTE
SPI1INTE                                 equ 008Bh
// bitfield definitions
SPI1INTE_TXUIE_POSN                      equ 0001h
SPI1INTE_TXUIE_POSITION                  equ 0001h
SPI1INTE_TXUIE_SIZE                      equ 0001h
SPI1INTE_TXUIE_LENGTH                    equ 0001h
SPI1INTE_TXUIE_MASK                      equ 0002h
SPI1INTE_RXOIE_POSN                      equ 0002h
SPI1INTE_RXOIE_POSITION                  equ 0002h
SPI1INTE_RXOIE_SIZE                      equ 0001h
SPI1INTE_RXOIE_LENGTH                    equ 0001h
SPI1INTE_RXOIE_MASK                      equ 0004h
SPI1INTE_EOSIE_POSN                      equ 0004h
SPI1INTE_EOSIE_POSITION                  equ 0004h
SPI1INTE_EOSIE_SIZE                      equ 0001h
SPI1INTE_EOSIE_LENGTH                    equ 0001h
SPI1INTE_EOSIE_MASK                      equ 0010h
SPI1INTE_SOSIE_POSN                      equ 0005h
SPI1INTE_SOSIE_POSITION                  equ 0005h
SPI1INTE_SOSIE_SIZE                      equ 0001h
SPI1INTE_SOSIE_LENGTH                    equ 0001h
SPI1INTE_SOSIE_MASK                      equ 0020h
SPI1INTE_TCZIE_POSN                      equ 0006h
SPI1INTE_TCZIE_POSITION                  equ 0006h
SPI1INTE_TCZIE_SIZE                      equ 0001h
SPI1INTE_TCZIE_LENGTH                    equ 0001h
SPI1INTE_TCZIE_MASK                      equ 0040h
SPI1INTE_SRMTIE_POSN                     equ 0007h
SPI1INTE_SRMTIE_POSITION                 equ 0007h
SPI1INTE_SRMTIE_SIZE                     equ 0001h
SPI1INTE_SRMTIE_LENGTH                   equ 0001h
SPI1INTE_SRMTIE_MASK                     equ 0080h
SPI1INTE_SPI1TXUIE_POSN                  equ 0001h
SPI1INTE_SPI1TXUIE_POSITION              equ 0001h
SPI1INTE_SPI1TXUIE_SIZE                  equ 0001h
SPI1INTE_SPI1TXUIE_LENGTH                equ 0001h
SPI1INTE_SPI1TXUIE_MASK                  equ 0002h
SPI1INTE_SPI1RXOIE_POSN                  equ 0002h
SPI1INTE_SPI1RXOIE_POSITION              equ 0002h
SPI1INTE_SPI1RXOIE_SIZE                  equ 0001h
SPI1INTE_SPI1RXOIE_LENGTH                equ 0001h
SPI1INTE_SPI1RXOIE_MASK                  equ 0004h
SPI1INTE_SPI1EOSIE_POSN                  equ 0004h
SPI1INTE_SPI1EOSIE_POSITION              equ 0004h
SPI1INTE_SPI1EOSIE_SIZE                  equ 0001h
SPI1INTE_SPI1EOSIE_LENGTH                equ 0001h
SPI1INTE_SPI1EOSIE_MASK                  equ 0010h
SPI1INTE_SPI1SOSIE_POSN                  equ 0005h
SPI1INTE_SPI1SOSIE_POSITION              equ 0005h
SPI1INTE_SPI1SOSIE_SIZE                  equ 0001h
SPI1INTE_SPI1SOSIE_LENGTH                equ 0001h
SPI1INTE_SPI1SOSIE_MASK                  equ 0020h
SPI1INTE_SPI1TCZIE_POSN                  equ 0006h
SPI1INTE_SPI1TCZIE_POSITION              equ 0006h
SPI1INTE_SPI1TCZIE_SIZE                  equ 0001h
SPI1INTE_SPI1TCZIE_LENGTH                equ 0001h
SPI1INTE_SPI1TCZIE_MASK                  equ 0040h
SPI1INTE_SPI1SRMTIE_POSN                 equ 0007h
SPI1INTE_SPI1SRMTIE_POSITION             equ 0007h
SPI1INTE_SPI1SRMTIE_SIZE                 equ 0001h
SPI1INTE_SPI1SRMTIE_LENGTH               equ 0001h
SPI1INTE_SPI1SRMTIE_MASK                 equ 0080h

// Register: SPI1CLK
#define SPI1CLK SPI1CLK
SPI1CLK                                  equ 008Ch
// bitfield definitions
SPI1CLK_CLKSEL_POSN                      equ 0000h
SPI1CLK_CLKSEL_POSITION                  equ 0000h
SPI1CLK_CLKSEL_SIZE                      equ 0008h
SPI1CLK_CLKSEL_LENGTH                    equ 0008h
SPI1CLK_CLKSEL_MASK                      equ 00FFh
SPI1CLK_CLKSEL0_POSN                     equ 0000h
SPI1CLK_CLKSEL0_POSITION                 equ 0000h
SPI1CLK_CLKSEL0_SIZE                     equ 0001h
SPI1CLK_CLKSEL0_LENGTH                   equ 0001h
SPI1CLK_CLKSEL0_MASK                     equ 0001h
SPI1CLK_CLKSEL1_POSN                     equ 0001h
SPI1CLK_CLKSEL1_POSITION                 equ 0001h
SPI1CLK_CLKSEL1_SIZE                     equ 0001h
SPI1CLK_CLKSEL1_LENGTH                   equ 0001h
SPI1CLK_CLKSEL1_MASK                     equ 0002h
SPI1CLK_CLKSEL2_POSN                     equ 0002h
SPI1CLK_CLKSEL2_POSITION                 equ 0002h
SPI1CLK_CLKSEL2_SIZE                     equ 0001h
SPI1CLK_CLKSEL2_LENGTH                   equ 0001h
SPI1CLK_CLKSEL2_MASK                     equ 0004h
SPI1CLK_CLKSEL3_POSN                     equ 0003h
SPI1CLK_CLKSEL3_POSITION                 equ 0003h
SPI1CLK_CLKSEL3_SIZE                     equ 0001h
SPI1CLK_CLKSEL3_LENGTH                   equ 0001h
SPI1CLK_CLKSEL3_MASK                     equ 0008h
SPI1CLK_CLKSEL4_POSN                     equ 0004h
SPI1CLK_CLKSEL4_POSITION                 equ 0004h
SPI1CLK_CLKSEL4_SIZE                     equ 0001h
SPI1CLK_CLKSEL4_LENGTH                   equ 0001h
SPI1CLK_CLKSEL4_MASK                     equ 0010h
SPI1CLK_SPI1CLKSEL_POSN                  equ 0000h
SPI1CLK_SPI1CLKSEL_POSITION              equ 0000h
SPI1CLK_SPI1CLKSEL_SIZE                  equ 0008h
SPI1CLK_SPI1CLKSEL_LENGTH                equ 0008h
SPI1CLK_SPI1CLKSEL_MASK                  equ 00FFh
SPI1CLK_SPI1CLKSEL0_POSN                 equ 0000h
SPI1CLK_SPI1CLKSEL0_POSITION             equ 0000h
SPI1CLK_SPI1CLKSEL0_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL0_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL0_MASK                 equ 0001h
SPI1CLK_SPI1CLKSEL1_POSN                 equ 0001h
SPI1CLK_SPI1CLKSEL1_POSITION             equ 0001h
SPI1CLK_SPI1CLKSEL1_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL1_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL1_MASK                 equ 0002h
SPI1CLK_SPI1CLKSEL2_POSN                 equ 0002h
SPI1CLK_SPI1CLKSEL2_POSITION             equ 0002h
SPI1CLK_SPI1CLKSEL2_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL2_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL2_MASK                 equ 0004h
SPI1CLK_SPI1CLKSEL3_POSN                 equ 0003h
SPI1CLK_SPI1CLKSEL3_POSITION             equ 0003h
SPI1CLK_SPI1CLKSEL3_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL3_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL3_MASK                 equ 0008h
SPI1CLK_SPI1CLKSEL4_POSN                 equ 0004h
SPI1CLK_SPI1CLKSEL4_POSITION             equ 0004h
SPI1CLK_SPI1CLKSEL4_SIZE                 equ 0001h
SPI1CLK_SPI1CLKSEL4_LENGTH               equ 0001h
SPI1CLK_SPI1CLKSEL4_MASK                 equ 0010h

// Register: SPI2RXB
#define SPI2RXB SPI2RXB
SPI2RXB                                  equ 008Dh
// bitfield definitions
SPI2RXB_RXB_POSN                         equ 0000h
SPI2RXB_RXB_POSITION                     equ 0000h
SPI2RXB_RXB_SIZE                         equ 0008h
SPI2RXB_RXB_LENGTH                       equ 0008h
SPI2RXB_RXB_MASK                         equ 00FFh
SPI2RXB_RXB0_POSN                        equ 0000h
SPI2RXB_RXB0_POSITION                    equ 0000h
SPI2RXB_RXB0_SIZE                        equ 0001h
SPI2RXB_RXB0_LENGTH                      equ 0001h
SPI2RXB_RXB0_MASK                        equ 0001h
SPI2RXB_RXB1_POSN                        equ 0001h
SPI2RXB_RXB1_POSITION                    equ 0001h
SPI2RXB_RXB1_SIZE                        equ 0001h
SPI2RXB_RXB1_LENGTH                      equ 0001h
SPI2RXB_RXB1_MASK                        equ 0002h
SPI2RXB_RXB2_POSN                        equ 0002h
SPI2RXB_RXB2_POSITION                    equ 0002h
SPI2RXB_RXB2_SIZE                        equ 0001h
SPI2RXB_RXB2_LENGTH                      equ 0001h
SPI2RXB_RXB2_MASK                        equ 0004h
SPI2RXB_RXB3_POSN                        equ 0003h
SPI2RXB_RXB3_POSITION                    equ 0003h
SPI2RXB_RXB3_SIZE                        equ 0001h
SPI2RXB_RXB3_LENGTH                      equ 0001h
SPI2RXB_RXB3_MASK                        equ 0008h
SPI2RXB_RXB4_POSN                        equ 0004h
SPI2RXB_RXB4_POSITION                    equ 0004h
SPI2RXB_RXB4_SIZE                        equ 0001h
SPI2RXB_RXB4_LENGTH                      equ 0001h
SPI2RXB_RXB4_MASK                        equ 0010h
SPI2RXB_RXB5_POSN                        equ 0005h
SPI2RXB_RXB5_POSITION                    equ 0005h
SPI2RXB_RXB5_SIZE                        equ 0001h
SPI2RXB_RXB5_LENGTH                      equ 0001h
SPI2RXB_RXB5_MASK                        equ 0020h
SPI2RXB_RXB6_POSN                        equ 0006h
SPI2RXB_RXB6_POSITION                    equ 0006h
SPI2RXB_RXB6_SIZE                        equ 0001h
SPI2RXB_RXB6_LENGTH                      equ 0001h
SPI2RXB_RXB6_MASK                        equ 0040h
SPI2RXB_RXB7_POSN                        equ 0007h
SPI2RXB_RXB7_POSITION                    equ 0007h
SPI2RXB_RXB7_SIZE                        equ 0001h
SPI2RXB_RXB7_LENGTH                      equ 0001h
SPI2RXB_RXB7_MASK                        equ 0080h

// Register: SPI2TXB
#define SPI2TXB SPI2TXB
SPI2TXB                                  equ 008Eh
// bitfield definitions
SPI2TXB_TXB_POSN                         equ 0000h
SPI2TXB_TXB_POSITION                     equ 0000h
SPI2TXB_TXB_SIZE                         equ 0008h
SPI2TXB_TXB_LENGTH                       equ 0008h
SPI2TXB_TXB_MASK                         equ 00FFh
SPI2TXB_TXB0_POSN                        equ 0000h
SPI2TXB_TXB0_POSITION                    equ 0000h
SPI2TXB_TXB0_SIZE                        equ 0001h
SPI2TXB_TXB0_LENGTH                      equ 0001h
SPI2TXB_TXB0_MASK                        equ 0001h
SPI2TXB_TXB1_POSN                        equ 0001h
SPI2TXB_TXB1_POSITION                    equ 0001h
SPI2TXB_TXB1_SIZE                        equ 0001h
SPI2TXB_TXB1_LENGTH                      equ 0001h
SPI2TXB_TXB1_MASK                        equ 0002h
SPI2TXB_TXB2_POSN                        equ 0002h
SPI2TXB_TXB2_POSITION                    equ 0002h
SPI2TXB_TXB2_SIZE                        equ 0001h
SPI2TXB_TXB2_LENGTH                      equ 0001h
SPI2TXB_TXB2_MASK                        equ 0004h
SPI2TXB_TXB3_POSN                        equ 0003h
SPI2TXB_TXB3_POSITION                    equ 0003h
SPI2TXB_TXB3_SIZE                        equ 0001h
SPI2TXB_TXB3_LENGTH                      equ 0001h
SPI2TXB_TXB3_MASK                        equ 0008h
SPI2TXB_TXB4_POSN                        equ 0004h
SPI2TXB_TXB4_POSITION                    equ 0004h
SPI2TXB_TXB4_SIZE                        equ 0001h
SPI2TXB_TXB4_LENGTH                      equ 0001h
SPI2TXB_TXB4_MASK                        equ 0010h
SPI2TXB_TXB5_POSN                        equ 0005h
SPI2TXB_TXB5_POSITION                    equ 0005h
SPI2TXB_TXB5_SIZE                        equ 0001h
SPI2TXB_TXB5_LENGTH                      equ 0001h
SPI2TXB_TXB5_MASK                        equ 0020h
SPI2TXB_TXB6_POSN                        equ 0006h
SPI2TXB_TXB6_POSITION                    equ 0006h
SPI2TXB_TXB6_SIZE                        equ 0001h
SPI2TXB_TXB6_LENGTH                      equ 0001h
SPI2TXB_TXB6_MASK                        equ 0040h
SPI2TXB_TXB7_POSN                        equ 0007h
SPI2TXB_TXB7_POSITION                    equ 0007h
SPI2TXB_TXB7_SIZE                        equ 0001h
SPI2TXB_TXB7_LENGTH                      equ 0001h
SPI2TXB_TXB7_MASK                        equ 0080h

// Register: SPI2TCNT
#define SPI2TCNT SPI2TCNT
SPI2TCNT                                 equ 008Fh

// Register: SPI2TCNTL
#define SPI2TCNTL SPI2TCNTL
SPI2TCNTL                                equ 008Fh
// bitfield definitions
SPI2TCNTL_TCNTL_POSN                     equ 0000h
SPI2TCNTL_TCNTL_POSITION                 equ 0000h
SPI2TCNTL_TCNTL_SIZE                     equ 0008h
SPI2TCNTL_TCNTL_LENGTH                   equ 0008h
SPI2TCNTL_TCNTL_MASK                     equ 00FFh

// Register: SPI2TCNTH
#define SPI2TCNTH SPI2TCNTH
SPI2TCNTH                                equ 0090h
// bitfield definitions
SPI2TCNTH_TCNTH_POSN                     equ 0000h
SPI2TCNTH_TCNTH_POSITION                 equ 0000h
SPI2TCNTH_TCNTH_SIZE                     equ 0003h
SPI2TCNTH_TCNTH_LENGTH                   equ 0003h
SPI2TCNTH_TCNTH_MASK                     equ 0007h

// Register: SPI2CON0
#define SPI2CON0 SPI2CON0
SPI2CON0                                 equ 0091h
// bitfield definitions
SPI2CON0_BMODE_POSN                      equ 0000h
SPI2CON0_BMODE_POSITION                  equ 0000h
SPI2CON0_BMODE_SIZE                      equ 0001h
SPI2CON0_BMODE_LENGTH                    equ 0001h
SPI2CON0_BMODE_MASK                      equ 0001h
SPI2CON0_MST_POSN                        equ 0001h
SPI2CON0_MST_POSITION                    equ 0001h
SPI2CON0_MST_SIZE                        equ 0001h
SPI2CON0_MST_LENGTH                      equ 0001h
SPI2CON0_MST_MASK                        equ 0002h
SPI2CON0_LSBF_POSN                       equ 0002h
SPI2CON0_LSBF_POSITION                   equ 0002h
SPI2CON0_LSBF_SIZE                       equ 0001h
SPI2CON0_LSBF_LENGTH                     equ 0001h
SPI2CON0_LSBF_MASK                       equ 0004h
SPI2CON0_EN_POSN                         equ 0007h
SPI2CON0_EN_POSITION                     equ 0007h
SPI2CON0_EN_SIZE                         equ 0001h
SPI2CON0_EN_LENGTH                       equ 0001h
SPI2CON0_EN_MASK                         equ 0080h
SPI2CON0_SPI2BMODE_POSN                  equ 0000h
SPI2CON0_SPI2BMODE_POSITION              equ 0000h
SPI2CON0_SPI2BMODE_SIZE                  equ 0001h
SPI2CON0_SPI2BMODE_LENGTH                equ 0001h
SPI2CON0_SPI2BMODE_MASK                  equ 0001h
SPI2CON0_SPI2MST_POSN                    equ 0001h
SPI2CON0_SPI2MST_POSITION                equ 0001h
SPI2CON0_SPI2MST_SIZE                    equ 0001h
SPI2CON0_SPI2MST_LENGTH                  equ 0001h
SPI2CON0_SPI2MST_MASK                    equ 0002h
SPI2CON0_SPI2LSBF_POSN                   equ 0002h
SPI2CON0_SPI2LSBF_POSITION               equ 0002h
SPI2CON0_SPI2LSBF_SIZE                   equ 0001h
SPI2CON0_SPI2LSBF_LENGTH                 equ 0001h
SPI2CON0_SPI2LSBF_MASK                   equ 0004h
SPI2CON0_SPI2SPIEN_POSN                  equ 0007h
SPI2CON0_SPI2SPIEN_POSITION              equ 0007h
SPI2CON0_SPI2SPIEN_SIZE                  equ 0001h
SPI2CON0_SPI2SPIEN_LENGTH                equ 0001h
SPI2CON0_SPI2SPIEN_MASK                  equ 0080h

// Register: SPI2CON1
#define SPI2CON1 SPI2CON1
SPI2CON1                                 equ 0092h
// bitfield definitions
SPI2CON1_SDOP_POSN                       equ 0000h
SPI2CON1_SDOP_POSITION                   equ 0000h
SPI2CON1_SDOP_SIZE                       equ 0001h
SPI2CON1_SDOP_LENGTH                     equ 0001h
SPI2CON1_SDOP_MASK                       equ 0001h
SPI2CON1_SDIP_POSN                       equ 0001h
SPI2CON1_SDIP_POSITION                   equ 0001h
SPI2CON1_SDIP_SIZE                       equ 0001h
SPI2CON1_SDIP_LENGTH                     equ 0001h
SPI2CON1_SDIP_MASK                       equ 0002h
SPI2CON1_SSP_POSN                        equ 0002h
SPI2CON1_SSP_POSITION                    equ 0002h
SPI2CON1_SSP_SIZE                        equ 0001h
SPI2CON1_SSP_LENGTH                      equ 0001h
SPI2CON1_SSP_MASK                        equ 0004h
SPI2CON1_FST_POSN                        equ 0004h
SPI2CON1_FST_POSITION                    equ 0004h
SPI2CON1_FST_SIZE                        equ 0001h
SPI2CON1_FST_LENGTH                      equ 0001h
SPI2CON1_FST_MASK                        equ 0010h
SPI2CON1_CKP_POSN                        equ 0005h
SPI2CON1_CKP_POSITION                    equ 0005h
SPI2CON1_CKP_SIZE                        equ 0001h
SPI2CON1_CKP_LENGTH                      equ 0001h
SPI2CON1_CKP_MASK                        equ 0020h
SPI2CON1_CKE_POSN                        equ 0006h
SPI2CON1_CKE_POSITION                    equ 0006h
SPI2CON1_CKE_SIZE                        equ 0001h
SPI2CON1_CKE_LENGTH                      equ 0001h
SPI2CON1_CKE_MASK                        equ 0040h
SPI2CON1_SMP_POSN                        equ 0007h
SPI2CON1_SMP_POSITION                    equ 0007h
SPI2CON1_SMP_SIZE                        equ 0001h
SPI2CON1_SMP_LENGTH                      equ 0001h
SPI2CON1_SMP_MASK                        equ 0080h
SPI2CON1_SPI2SDOP_POSN                   equ 0000h
SPI2CON1_SPI2SDOP_POSITION               equ 0000h
SPI2CON1_SPI2SDOP_SIZE                   equ 0001h
SPI2CON1_SPI2SDOP_LENGTH                 equ 0001h
SPI2CON1_SPI2SDOP_MASK                   equ 0001h
SPI2CON1_SPI2SDIP_POSN                   equ 0001h
SPI2CON1_SPI2SDIP_POSITION               equ 0001h
SPI2CON1_SPI2SDIP_SIZE                   equ 0001h
SPI2CON1_SPI2SDIP_LENGTH                 equ 0001h
SPI2CON1_SPI2SDIP_MASK                   equ 0002h
SPI2CON1_SPI2SSP_POSN                    equ 0002h
SPI2CON1_SPI2SSP_POSITION                equ 0002h
SPI2CON1_SPI2SSP_SIZE                    equ 0001h
SPI2CON1_SPI2SSP_LENGTH                  equ 0001h
SPI2CON1_SPI2SSP_MASK                    equ 0004h
SPI2CON1_SPI2FST_POSN                    equ 0004h
SPI2CON1_SPI2FST_POSITION                equ 0004h
SPI2CON1_SPI2FST_SIZE                    equ 0001h
SPI2CON1_SPI2FST_LENGTH                  equ 0001h
SPI2CON1_SPI2FST_MASK                    equ 0010h
SPI2CON1_SPI2CKP_POSN                    equ 0005h
SPI2CON1_SPI2CKP_POSITION                equ 0005h
SPI2CON1_SPI2CKP_SIZE                    equ 0001h
SPI2CON1_SPI2CKP_LENGTH                  equ 0001h
SPI2CON1_SPI2CKP_MASK                    equ 0020h
SPI2CON1_SPI2CKE_POSN                    equ 0006h
SPI2CON1_SPI2CKE_POSITION                equ 0006h
SPI2CON1_SPI2CKE_SIZE                    equ 0001h
SPI2CON1_SPI2CKE_LENGTH                  equ 0001h
SPI2CON1_SPI2CKE_MASK                    equ 0040h
SPI2CON1_SPI2SMP_POSN                    equ 0007h
SPI2CON1_SPI2SMP_POSITION                equ 0007h
SPI2CON1_SPI2SMP_SIZE                    equ 0001h
SPI2CON1_SPI2SMP_LENGTH                  equ 0001h
SPI2CON1_SPI2SMP_MASK                    equ 0080h

// Register: SPI2CON2
#define SPI2CON2 SPI2CON2
SPI2CON2                                 equ 0093h
// bitfield definitions
SPI2CON2_RXR_POSN                        equ 0000h
SPI2CON2_RXR_POSITION                    equ 0000h
SPI2CON2_RXR_SIZE                        equ 0001h
SPI2CON2_RXR_LENGTH                      equ 0001h
SPI2CON2_RXR_MASK                        equ 0001h
SPI2CON2_TXR_POSN                        equ 0001h
SPI2CON2_TXR_POSITION                    equ 0001h
SPI2CON2_TXR_SIZE                        equ 0001h
SPI2CON2_TXR_LENGTH                      equ 0001h
SPI2CON2_TXR_MASK                        equ 0002h
SPI2CON2_SSET_POSN                       equ 0002h
SPI2CON2_SSET_POSITION                   equ 0002h
SPI2CON2_SSET_SIZE                       equ 0001h
SPI2CON2_SSET_LENGTH                     equ 0001h
SPI2CON2_SSET_MASK                       equ 0004h
SPI2CON2_SSFLT_POSN                      equ 0006h
SPI2CON2_SSFLT_POSITION                  equ 0006h
SPI2CON2_SSFLT_SIZE                      equ 0001h
SPI2CON2_SSFLT_LENGTH                    equ 0001h
SPI2CON2_SSFLT_MASK                      equ 0040h
SPI2CON2_BUSY_POSN                       equ 0007h
SPI2CON2_BUSY_POSITION                   equ 0007h
SPI2CON2_BUSY_SIZE                       equ 0001h
SPI2CON2_BUSY_LENGTH                     equ 0001h
SPI2CON2_BUSY_MASK                       equ 0080h
SPI2CON2_SPI2RXR_POSN                    equ 0000h
SPI2CON2_SPI2RXR_POSITION                equ 0000h
SPI2CON2_SPI2RXR_SIZE                    equ 0001h
SPI2CON2_SPI2RXR_LENGTH                  equ 0001h
SPI2CON2_SPI2RXR_MASK                    equ 0001h
SPI2CON2_SPI2TXR_POSN                    equ 0001h
SPI2CON2_SPI2TXR_POSITION                equ 0001h
SPI2CON2_SPI2TXR_SIZE                    equ 0001h
SPI2CON2_SPI2TXR_LENGTH                  equ 0001h
SPI2CON2_SPI2TXR_MASK                    equ 0002h
SPI2CON2_SPI2SSET_POSN                   equ 0002h
SPI2CON2_SPI2SSET_POSITION               equ 0002h
SPI2CON2_SPI2SSET_SIZE                   equ 0001h
SPI2CON2_SPI2SSET_LENGTH                 equ 0001h
SPI2CON2_SPI2SSET_MASK                   equ 0004h
SPI2CON2_SPI2SSFLT_POSN                  equ 0006h
SPI2CON2_SPI2SSFLT_POSITION              equ 0006h
SPI2CON2_SPI2SSFLT_SIZE                  equ 0001h
SPI2CON2_SPI2SSFLT_LENGTH                equ 0001h
SPI2CON2_SPI2SSFLT_MASK                  equ 0040h
SPI2CON2_SPI2BUSY_POSN                   equ 0007h
SPI2CON2_SPI2BUSY_POSITION               equ 0007h
SPI2CON2_SPI2BUSY_SIZE                   equ 0001h
SPI2CON2_SPI2BUSY_LENGTH                 equ 0001h
SPI2CON2_SPI2BUSY_MASK                   equ 0080h

// Register: SPI2STATUS
#define SPI2STATUS SPI2STATUS
SPI2STATUS                               equ 0094h
// bitfield definitions
SPI2STATUS_RXBF_POSN                     equ 0000h
SPI2STATUS_RXBF_POSITION                 equ 0000h
SPI2STATUS_RXBF_SIZE                     equ 0001h
SPI2STATUS_RXBF_LENGTH                   equ 0001h
SPI2STATUS_RXBF_MASK                     equ 0001h
SPI2STATUS_CLRBF_POSN                    equ 0002h
SPI2STATUS_CLRBF_POSITION                equ 0002h
SPI2STATUS_CLRBF_SIZE                    equ 0001h
SPI2STATUS_CLRBF_LENGTH                  equ 0001h
SPI2STATUS_CLRBF_MASK                    equ 0004h
SPI2STATUS_RXRE_POSN                     equ 0003h
SPI2STATUS_RXRE_POSITION                 equ 0003h
SPI2STATUS_RXRE_SIZE                     equ 0001h
SPI2STATUS_RXRE_LENGTH                   equ 0001h
SPI2STATUS_RXRE_MASK                     equ 0008h
SPI2STATUS_TXBE_POSN                     equ 0005h
SPI2STATUS_TXBE_POSITION                 equ 0005h
SPI2STATUS_TXBE_SIZE                     equ 0001h
SPI2STATUS_TXBE_LENGTH                   equ 0001h
SPI2STATUS_TXBE_MASK                     equ 0020h
SPI2STATUS_TXWE_POSN                     equ 0007h
SPI2STATUS_TXWE_POSITION                 equ 0007h
SPI2STATUS_TXWE_SIZE                     equ 0001h
SPI2STATUS_TXWE_LENGTH                   equ 0001h
SPI2STATUS_TXWE_MASK                     equ 0080h
SPI2STATUS_SPI2RXBF_POSN                 equ 0000h
SPI2STATUS_SPI2RXBF_POSITION             equ 0000h
SPI2STATUS_SPI2RXBF_SIZE                 equ 0001h
SPI2STATUS_SPI2RXBF_LENGTH               equ 0001h
SPI2STATUS_SPI2RXBF_MASK                 equ 0001h
SPI2STATUS_SPI2CLRBF_POSN                equ 0002h
SPI2STATUS_SPI2CLRBF_POSITION            equ 0002h
SPI2STATUS_SPI2CLRBF_SIZE                equ 0001h
SPI2STATUS_SPI2CLRBF_LENGTH              equ 0001h
SPI2STATUS_SPI2CLRBF_MASK                equ 0004h
SPI2STATUS_SPI2RXRE_POSN                 equ 0003h
SPI2STATUS_SPI2RXRE_POSITION             equ 0003h
SPI2STATUS_SPI2RXRE_SIZE                 equ 0001h
SPI2STATUS_SPI2RXRE_LENGTH               equ 0001h
SPI2STATUS_SPI2RXRE_MASK                 equ 0008h
SPI2STATUS_SPI2TXBE_POSN                 equ 0005h
SPI2STATUS_SPI2TXBE_POSITION             equ 0005h
SPI2STATUS_SPI2TXBE_SIZE                 equ 0001h
SPI2STATUS_SPI2TXBE_LENGTH               equ 0001h
SPI2STATUS_SPI2TXBE_MASK                 equ 0020h
SPI2STATUS_SPI2TXWE_POSN                 equ 0007h
SPI2STATUS_SPI2TXWE_POSITION             equ 0007h
SPI2STATUS_SPI2TXWE_SIZE                 equ 0001h
SPI2STATUS_SPI2TXWE_LENGTH               equ 0001h
SPI2STATUS_SPI2TXWE_MASK                 equ 0080h

// Register: SPI2TWIDTH
#define SPI2TWIDTH SPI2TWIDTH
SPI2TWIDTH                               equ 0095h
// bitfield definitions
SPI2TWIDTH_TWIDTH_POSN                   equ 0000h
SPI2TWIDTH_TWIDTH_POSITION               equ 0000h
SPI2TWIDTH_TWIDTH_SIZE                   equ 0003h
SPI2TWIDTH_TWIDTH_LENGTH                 equ 0003h
SPI2TWIDTH_TWIDTH_MASK                   equ 0007h
SPI2TWIDTH_TWIDTH0_POSN                  equ 0000h
SPI2TWIDTH_TWIDTH0_POSITION              equ 0000h
SPI2TWIDTH_TWIDTH0_SIZE                  equ 0001h
SPI2TWIDTH_TWIDTH0_LENGTH                equ 0001h
SPI2TWIDTH_TWIDTH0_MASK                  equ 0001h
SPI2TWIDTH_TWIDTH1_POSN                  equ 0001h
SPI2TWIDTH_TWIDTH1_POSITION              equ 0001h
SPI2TWIDTH_TWIDTH1_SIZE                  equ 0001h
SPI2TWIDTH_TWIDTH1_LENGTH                equ 0001h
SPI2TWIDTH_TWIDTH1_MASK                  equ 0002h
SPI2TWIDTH_TWIDTH2_POSN                  equ 0002h
SPI2TWIDTH_TWIDTH2_POSITION              equ 0002h
SPI2TWIDTH_TWIDTH2_SIZE                  equ 0001h
SPI2TWIDTH_TWIDTH2_LENGTH                equ 0001h
SPI2TWIDTH_TWIDTH2_MASK                  equ 0004h

// Register: SPI2BAUD
#define SPI2BAUD SPI2BAUD
SPI2BAUD                                 equ 0096h
// bitfield definitions
SPI2BAUD_BAUD_POSN                       equ 0000h
SPI2BAUD_BAUD_POSITION                   equ 0000h
SPI2BAUD_BAUD_SIZE                       equ 0008h
SPI2BAUD_BAUD_LENGTH                     equ 0008h
SPI2BAUD_BAUD_MASK                       equ 00FFh
SPI2BAUD_BAUD0_POSN                      equ 0000h
SPI2BAUD_BAUD0_POSITION                  equ 0000h
SPI2BAUD_BAUD0_SIZE                      equ 0001h
SPI2BAUD_BAUD0_LENGTH                    equ 0001h
SPI2BAUD_BAUD0_MASK                      equ 0001h
SPI2BAUD_BAUD1_POSN                      equ 0001h
SPI2BAUD_BAUD1_POSITION                  equ 0001h
SPI2BAUD_BAUD1_SIZE                      equ 0001h
SPI2BAUD_BAUD1_LENGTH                    equ 0001h
SPI2BAUD_BAUD1_MASK                      equ 0002h
SPI2BAUD_BAUD2_POSN                      equ 0002h
SPI2BAUD_BAUD2_POSITION                  equ 0002h
SPI2BAUD_BAUD2_SIZE                      equ 0001h
SPI2BAUD_BAUD2_LENGTH                    equ 0001h
SPI2BAUD_BAUD2_MASK                      equ 0004h
SPI2BAUD_BAUD3_POSN                      equ 0003h
SPI2BAUD_BAUD3_POSITION                  equ 0003h
SPI2BAUD_BAUD3_SIZE                      equ 0001h
SPI2BAUD_BAUD3_LENGTH                    equ 0001h
SPI2BAUD_BAUD3_MASK                      equ 0008h
SPI2BAUD_BAUD4_POSN                      equ 0004h
SPI2BAUD_BAUD4_POSITION                  equ 0004h
SPI2BAUD_BAUD4_SIZE                      equ 0001h
SPI2BAUD_BAUD4_LENGTH                    equ 0001h
SPI2BAUD_BAUD4_MASK                      equ 0010h
SPI2BAUD_BAUD5_POSN                      equ 0005h
SPI2BAUD_BAUD5_POSITION                  equ 0005h
SPI2BAUD_BAUD5_SIZE                      equ 0001h
SPI2BAUD_BAUD5_LENGTH                    equ 0001h
SPI2BAUD_BAUD5_MASK                      equ 0020h
SPI2BAUD_BAUD6_POSN                      equ 0006h
SPI2BAUD_BAUD6_POSITION                  equ 0006h
SPI2BAUD_BAUD6_SIZE                      equ 0001h
SPI2BAUD_BAUD6_LENGTH                    equ 0001h
SPI2BAUD_BAUD6_MASK                      equ 0040h
SPI2BAUD_BAUD7_POSN                      equ 0007h
SPI2BAUD_BAUD7_POSITION                  equ 0007h
SPI2BAUD_BAUD7_SIZE                      equ 0001h
SPI2BAUD_BAUD7_LENGTH                    equ 0001h
SPI2BAUD_BAUD7_MASK                      equ 0080h

// Register: SPI2INTF
#define SPI2INTF SPI2INTF
SPI2INTF                                 equ 0097h
// bitfield definitions
SPI2INTF_TXUIF_POSN                      equ 0001h
SPI2INTF_TXUIF_POSITION                  equ 0001h
SPI2INTF_TXUIF_SIZE                      equ 0001h
SPI2INTF_TXUIF_LENGTH                    equ 0001h
SPI2INTF_TXUIF_MASK                      equ 0002h
SPI2INTF_RXOIF_POSN                      equ 0002h
SPI2INTF_RXOIF_POSITION                  equ 0002h
SPI2INTF_RXOIF_SIZE                      equ 0001h
SPI2INTF_RXOIF_LENGTH                    equ 0001h
SPI2INTF_RXOIF_MASK                      equ 0004h
SPI2INTF_EOSIF_POSN                      equ 0004h
SPI2INTF_EOSIF_POSITION                  equ 0004h
SPI2INTF_EOSIF_SIZE                      equ 0001h
SPI2INTF_EOSIF_LENGTH                    equ 0001h
SPI2INTF_EOSIF_MASK                      equ 0010h
SPI2INTF_SOSIF_POSN                      equ 0005h
SPI2INTF_SOSIF_POSITION                  equ 0005h
SPI2INTF_SOSIF_SIZE                      equ 0001h
SPI2INTF_SOSIF_LENGTH                    equ 0001h
SPI2INTF_SOSIF_MASK                      equ 0020h
SPI2INTF_TCZIF_POSN                      equ 0006h
SPI2INTF_TCZIF_POSITION                  equ 0006h
SPI2INTF_TCZIF_SIZE                      equ 0001h
SPI2INTF_TCZIF_LENGTH                    equ 0001h
SPI2INTF_TCZIF_MASK                      equ 0040h
SPI2INTF_SRMTIF_POSN                     equ 0007h
SPI2INTF_SRMTIF_POSITION                 equ 0007h
SPI2INTF_SRMTIF_SIZE                     equ 0001h
SPI2INTF_SRMTIF_LENGTH                   equ 0001h
SPI2INTF_SRMTIF_MASK                     equ 0080h
SPI2INTF_SPI2TXUIF_POSN                  equ 0001h
SPI2INTF_SPI2TXUIF_POSITION              equ 0001h
SPI2INTF_SPI2TXUIF_SIZE                  equ 0001h
SPI2INTF_SPI2TXUIF_LENGTH                equ 0001h
SPI2INTF_SPI2TXUIF_MASK                  equ 0002h
SPI2INTF_SPI2RXOIF_POSN                  equ 0002h
SPI2INTF_SPI2RXOIF_POSITION              equ 0002h
SPI2INTF_SPI2RXOIF_SIZE                  equ 0001h
SPI2INTF_SPI2RXOIF_LENGTH                equ 0001h
SPI2INTF_SPI2RXOIF_MASK                  equ 0004h
SPI2INTF_SPI2EOSIF_POSN                  equ 0004h
SPI2INTF_SPI2EOSIF_POSITION              equ 0004h
SPI2INTF_SPI2EOSIF_SIZE                  equ 0001h
SPI2INTF_SPI2EOSIF_LENGTH                equ 0001h
SPI2INTF_SPI2EOSIF_MASK                  equ 0010h
SPI2INTF_SPI2SOSIF_POSN                  equ 0005h
SPI2INTF_SPI2SOSIF_POSITION              equ 0005h
SPI2INTF_SPI2SOSIF_SIZE                  equ 0001h
SPI2INTF_SPI2SOSIF_LENGTH                equ 0001h
SPI2INTF_SPI2SOSIF_MASK                  equ 0020h
SPI2INTF_SPI2TCZIF_POSN                  equ 0006h
SPI2INTF_SPI2TCZIF_POSITION              equ 0006h
SPI2INTF_SPI2TCZIF_SIZE                  equ 0001h
SPI2INTF_SPI2TCZIF_LENGTH                equ 0001h
SPI2INTF_SPI2TCZIF_MASK                  equ 0040h
SPI2INTF_SPI2SRMTIF_POSN                 equ 0007h
SPI2INTF_SPI2SRMTIF_POSITION             equ 0007h
SPI2INTF_SPI2SRMTIF_SIZE                 equ 0001h
SPI2INTF_SPI2SRMTIF_LENGTH               equ 0001h
SPI2INTF_SPI2SRMTIF_MASK                 equ 0080h

// Register: SPI2INTE
#define SPI2INTE SPI2INTE
SPI2INTE                                 equ 0098h
// bitfield definitions
SPI2INTE_TXUIE_POSN                      equ 0001h
SPI2INTE_TXUIE_POSITION                  equ 0001h
SPI2INTE_TXUIE_SIZE                      equ 0001h
SPI2INTE_TXUIE_LENGTH                    equ 0001h
SPI2INTE_TXUIE_MASK                      equ 0002h
SPI2INTE_RXOIE_POSN                      equ 0002h
SPI2INTE_RXOIE_POSITION                  equ 0002h
SPI2INTE_RXOIE_SIZE                      equ 0001h
SPI2INTE_RXOIE_LENGTH                    equ 0001h
SPI2INTE_RXOIE_MASK                      equ 0004h
SPI2INTE_EOSIE_POSN                      equ 0004h
SPI2INTE_EOSIE_POSITION                  equ 0004h
SPI2INTE_EOSIE_SIZE                      equ 0001h
SPI2INTE_EOSIE_LENGTH                    equ 0001h
SPI2INTE_EOSIE_MASK                      equ 0010h
SPI2INTE_SOSIE_POSN                      equ 0005h
SPI2INTE_SOSIE_POSITION                  equ 0005h
SPI2INTE_SOSIE_SIZE                      equ 0001h
SPI2INTE_SOSIE_LENGTH                    equ 0001h
SPI2INTE_SOSIE_MASK                      equ 0020h
SPI2INTE_TCZIE_POSN                      equ 0006h
SPI2INTE_TCZIE_POSITION                  equ 0006h
SPI2INTE_TCZIE_SIZE                      equ 0001h
SPI2INTE_TCZIE_LENGTH                    equ 0001h
SPI2INTE_TCZIE_MASK                      equ 0040h
SPI2INTE_SRMTIE_POSN                     equ 0007h
SPI2INTE_SRMTIE_POSITION                 equ 0007h
SPI2INTE_SRMTIE_SIZE                     equ 0001h
SPI2INTE_SRMTIE_LENGTH                   equ 0001h
SPI2INTE_SRMTIE_MASK                     equ 0080h
SPI2INTE_SPI2TXUIE_POSN                  equ 0001h
SPI2INTE_SPI2TXUIE_POSITION              equ 0001h
SPI2INTE_SPI2TXUIE_SIZE                  equ 0001h
SPI2INTE_SPI2TXUIE_LENGTH                equ 0001h
SPI2INTE_SPI2TXUIE_MASK                  equ 0002h
SPI2INTE_SPI2RXOIE_POSN                  equ 0002h
SPI2INTE_SPI2RXOIE_POSITION              equ 0002h
SPI2INTE_SPI2RXOIE_SIZE                  equ 0001h
SPI2INTE_SPI2RXOIE_LENGTH                equ 0001h
SPI2INTE_SPI2RXOIE_MASK                  equ 0004h
SPI2INTE_SPI2EOSIE_POSN                  equ 0004h
SPI2INTE_SPI2EOSIE_POSITION              equ 0004h
SPI2INTE_SPI2EOSIE_SIZE                  equ 0001h
SPI2INTE_SPI2EOSIE_LENGTH                equ 0001h
SPI2INTE_SPI2EOSIE_MASK                  equ 0010h
SPI2INTE_SPI2SOSIE_POSN                  equ 0005h
SPI2INTE_SPI2SOSIE_POSITION              equ 0005h
SPI2INTE_SPI2SOSIE_SIZE                  equ 0001h
SPI2INTE_SPI2SOSIE_LENGTH                equ 0001h
SPI2INTE_SPI2SOSIE_MASK                  equ 0020h
SPI2INTE_SPI2TCZIE_POSN                  equ 0006h
SPI2INTE_SPI2TCZIE_POSITION              equ 0006h
SPI2INTE_SPI2TCZIE_SIZE                  equ 0001h
SPI2INTE_SPI2TCZIE_LENGTH                equ 0001h
SPI2INTE_SPI2TCZIE_MASK                  equ 0040h
SPI2INTE_SPI2SRMTIE_POSN                 equ 0007h
SPI2INTE_SPI2SRMTIE_POSITION             equ 0007h
SPI2INTE_SPI2SRMTIE_SIZE                 equ 0001h
SPI2INTE_SPI2SRMTIE_LENGTH               equ 0001h
SPI2INTE_SPI2SRMTIE_MASK                 equ 0080h

// Register: SPI2CLK
#define SPI2CLK SPI2CLK
SPI2CLK                                  equ 0099h
// bitfield definitions
SPI2CLK_CLKSEL_POSN                      equ 0000h
SPI2CLK_CLKSEL_POSITION                  equ 0000h
SPI2CLK_CLKSEL_SIZE                      equ 0008h
SPI2CLK_CLKSEL_LENGTH                    equ 0008h
SPI2CLK_CLKSEL_MASK                      equ 00FFh
SPI2CLK_CLKSEL0_POSN                     equ 0000h
SPI2CLK_CLKSEL0_POSITION                 equ 0000h
SPI2CLK_CLKSEL0_SIZE                     equ 0001h
SPI2CLK_CLKSEL0_LENGTH                   equ 0001h
SPI2CLK_CLKSEL0_MASK                     equ 0001h
SPI2CLK_CLKSEL1_POSN                     equ 0001h
SPI2CLK_CLKSEL1_POSITION                 equ 0001h
SPI2CLK_CLKSEL1_SIZE                     equ 0001h
SPI2CLK_CLKSEL1_LENGTH                   equ 0001h
SPI2CLK_CLKSEL1_MASK                     equ 0002h
SPI2CLK_CLKSEL2_POSN                     equ 0002h
SPI2CLK_CLKSEL2_POSITION                 equ 0002h
SPI2CLK_CLKSEL2_SIZE                     equ 0001h
SPI2CLK_CLKSEL2_LENGTH                   equ 0001h
SPI2CLK_CLKSEL2_MASK                     equ 0004h
SPI2CLK_CLKSEL3_POSN                     equ 0003h
SPI2CLK_CLKSEL3_POSITION                 equ 0003h
SPI2CLK_CLKSEL3_SIZE                     equ 0001h
SPI2CLK_CLKSEL3_LENGTH                   equ 0001h
SPI2CLK_CLKSEL3_MASK                     equ 0008h
SPI2CLK_CLKSEL4_POSN                     equ 0004h
SPI2CLK_CLKSEL4_POSITION                 equ 0004h
SPI2CLK_CLKSEL4_SIZE                     equ 0001h
SPI2CLK_CLKSEL4_LENGTH                   equ 0001h
SPI2CLK_CLKSEL4_MASK                     equ 0010h
SPI2CLK_SPI2CLKSEL_POSN                  equ 0000h
SPI2CLK_SPI2CLKSEL_POSITION              equ 0000h
SPI2CLK_SPI2CLKSEL_SIZE                  equ 0008h
SPI2CLK_SPI2CLKSEL_LENGTH                equ 0008h
SPI2CLK_SPI2CLKSEL_MASK                  equ 00FFh
SPI2CLK_SPI2CLKSEL0_POSN                 equ 0000h
SPI2CLK_SPI2CLKSEL0_POSITION             equ 0000h
SPI2CLK_SPI2CLKSEL0_SIZE                 equ 0001h
SPI2CLK_SPI2CLKSEL0_LENGTH               equ 0001h
SPI2CLK_SPI2CLKSEL0_MASK                 equ 0001h
SPI2CLK_SPI2CLKSEL1_POSN                 equ 0001h
SPI2CLK_SPI2CLKSEL1_POSITION             equ 0001h
SPI2CLK_SPI2CLKSEL1_SIZE                 equ 0001h
SPI2CLK_SPI2CLKSEL1_LENGTH               equ 0001h
SPI2CLK_SPI2CLKSEL1_MASK                 equ 0002h
SPI2CLK_SPI2CLKSEL2_POSN                 equ 0002h
SPI2CLK_SPI2CLKSEL2_POSITION             equ 0002h
SPI2CLK_SPI2CLKSEL2_SIZE                 equ 0001h
SPI2CLK_SPI2CLKSEL2_LENGTH               equ 0001h
SPI2CLK_SPI2CLKSEL2_MASK                 equ 0004h
SPI2CLK_SPI2CLKSEL3_POSN                 equ 0003h
SPI2CLK_SPI2CLKSEL3_POSITION             equ 0003h
SPI2CLK_SPI2CLKSEL3_SIZE                 equ 0001h
SPI2CLK_SPI2CLKSEL3_LENGTH               equ 0001h
SPI2CLK_SPI2CLKSEL3_MASK                 equ 0008h
SPI2CLK_SPI2CLKSEL4_POSN                 equ 0004h
SPI2CLK_SPI2CLKSEL4_POSITION             equ 0004h
SPI2CLK_SPI2CLKSEL4_SIZE                 equ 0001h
SPI2CLK_SPI2CLKSEL4_LENGTH               equ 0001h
SPI2CLK_SPI2CLKSEL4_MASK                 equ 0010h

// Register: ACTCON
#define ACTCON ACTCON
ACTCON                                   equ 00ACh
// bitfield definitions
ACTCON_ORS_POSN                          equ 0001h
ACTCON_ORS_POSITION                      equ 0001h
ACTCON_ORS_SIZE                          equ 0001h
ACTCON_ORS_LENGTH                        equ 0001h
ACTCON_ORS_MASK                          equ 0002h
ACTCON_LOCK_POSN                         equ 0003h
ACTCON_LOCK_POSITION                     equ 0003h
ACTCON_LOCK_SIZE                         equ 0001h
ACTCON_LOCK_LENGTH                       equ 0001h
ACTCON_LOCK_MASK                         equ 0008h
ACTCON_UD_POSN                           equ 0006h
ACTCON_UD_POSITION                       equ 0006h
ACTCON_UD_SIZE                           equ 0001h
ACTCON_UD_LENGTH                         equ 0001h
ACTCON_UD_MASK                           equ 0040h
ACTCON_EN_POSN                           equ 0007h
ACTCON_EN_POSITION                       equ 0007h
ACTCON_EN_SIZE                           equ 0001h
ACTCON_EN_LENGTH                         equ 0001h
ACTCON_EN_MASK                           equ 0080h
ACTCON_ACTORS_POSN                       equ 0001h
ACTCON_ACTORS_POSITION                   equ 0001h
ACTCON_ACTORS_SIZE                       equ 0001h
ACTCON_ACTORS_LENGTH                     equ 0001h
ACTCON_ACTORS_MASK                       equ 0002h
ACTCON_ACTLOCK_POSN                      equ 0003h
ACTCON_ACTLOCK_POSITION                  equ 0003h
ACTCON_ACTLOCK_SIZE                      equ 0001h
ACTCON_ACTLOCK_LENGTH                    equ 0001h
ACTCON_ACTLOCK_MASK                      equ 0008h
ACTCON_ACTUD_POSN                        equ 0006h
ACTCON_ACTUD_POSITION                    equ 0006h
ACTCON_ACTUD_SIZE                        equ 0001h
ACTCON_ACTUD_LENGTH                      equ 0001h
ACTCON_ACTUD_MASK                        equ 0040h
ACTCON_ACTEN_POSN                        equ 0007h
ACTCON_ACTEN_POSITION                    equ 0007h
ACTCON_ACTEN_SIZE                        equ 0001h
ACTCON_ACTEN_LENGTH                      equ 0001h
ACTCON_ACTEN_MASK                        equ 0080h

// Register: OSCCON1
#define OSCCON1 OSCCON1
OSCCON1                                  equ 00ADh
// bitfield definitions
OSCCON1_NDIV_POSN                        equ 0000h
OSCCON1_NDIV_POSITION                    equ 0000h
OSCCON1_NDIV_SIZE                        equ 0004h
OSCCON1_NDIV_LENGTH                      equ 0004h
OSCCON1_NDIV_MASK                        equ 000Fh
OSCCON1_NOSC_POSN                        equ 0004h
OSCCON1_NOSC_POSITION                    equ 0004h
OSCCON1_NOSC_SIZE                        equ 0003h
OSCCON1_NOSC_LENGTH                      equ 0003h
OSCCON1_NOSC_MASK                        equ 0070h
OSCCON1_NDIV0_POSN                       equ 0000h
OSCCON1_NDIV0_POSITION                   equ 0000h
OSCCON1_NDIV0_SIZE                       equ 0001h
OSCCON1_NDIV0_LENGTH                     equ 0001h
OSCCON1_NDIV0_MASK                       equ 0001h
OSCCON1_NDIV1_POSN                       equ 0001h
OSCCON1_NDIV1_POSITION                   equ 0001h
OSCCON1_NDIV1_SIZE                       equ 0001h
OSCCON1_NDIV1_LENGTH                     equ 0001h
OSCCON1_NDIV1_MASK                       equ 0002h
OSCCON1_NDIV2_POSN                       equ 0002h
OSCCON1_NDIV2_POSITION                   equ 0002h
OSCCON1_NDIV2_SIZE                       equ 0001h
OSCCON1_NDIV2_LENGTH                     equ 0001h
OSCCON1_NDIV2_MASK                       equ 0004h
OSCCON1_NDIV3_POSN                       equ 0003h
OSCCON1_NDIV3_POSITION                   equ 0003h
OSCCON1_NDIV3_SIZE                       equ 0001h
OSCCON1_NDIV3_LENGTH                     equ 0001h
OSCCON1_NDIV3_MASK                       equ 0008h
OSCCON1_NOSC0_POSN                       equ 0004h
OSCCON1_NOSC0_POSITION                   equ 0004h
OSCCON1_NOSC0_SIZE                       equ 0001h
OSCCON1_NOSC0_LENGTH                     equ 0001h
OSCCON1_NOSC0_MASK                       equ 0010h
OSCCON1_NOSC1_POSN                       equ 0005h
OSCCON1_NOSC1_POSITION                   equ 0005h
OSCCON1_NOSC1_SIZE                       equ 0001h
OSCCON1_NOSC1_LENGTH                     equ 0001h
OSCCON1_NOSC1_MASK                       equ 0020h
OSCCON1_NOSC2_POSN                       equ 0006h
OSCCON1_NOSC2_POSITION                   equ 0006h
OSCCON1_NOSC2_SIZE                       equ 0001h
OSCCON1_NOSC2_LENGTH                     equ 0001h
OSCCON1_NOSC2_MASK                       equ 0040h

// Register: OSCCON2
#define OSCCON2 OSCCON2
OSCCON2                                  equ 00AEh
// bitfield definitions
OSCCON2_CDIV_POSN                        equ 0000h
OSCCON2_CDIV_POSITION                    equ 0000h
OSCCON2_CDIV_SIZE                        equ 0004h
OSCCON2_CDIV_LENGTH                      equ 0004h
OSCCON2_CDIV_MASK                        equ 000Fh
OSCCON2_COSC_POSN                        equ 0004h
OSCCON2_COSC_POSITION                    equ 0004h
OSCCON2_COSC_SIZE                        equ 0003h
OSCCON2_COSC_LENGTH                      equ 0003h
OSCCON2_COSC_MASK                        equ 0070h
OSCCON2_CDIV0_POSN                       equ 0000h
OSCCON2_CDIV0_POSITION                   equ 0000h
OSCCON2_CDIV0_SIZE                       equ 0001h
OSCCON2_CDIV0_LENGTH                     equ 0001h
OSCCON2_CDIV0_MASK                       equ 0001h
OSCCON2_CDIV1_POSN                       equ 0001h
OSCCON2_CDIV1_POSITION                   equ 0001h
OSCCON2_CDIV1_SIZE                       equ 0001h
OSCCON2_CDIV1_LENGTH                     equ 0001h
OSCCON2_CDIV1_MASK                       equ 0002h
OSCCON2_CDIV2_POSN                       equ 0002h
OSCCON2_CDIV2_POSITION                   equ 0002h
OSCCON2_CDIV2_SIZE                       equ 0001h
OSCCON2_CDIV2_LENGTH                     equ 0001h
OSCCON2_CDIV2_MASK                       equ 0004h
OSCCON2_CDIV3_POSN                       equ 0003h
OSCCON2_CDIV3_POSITION                   equ 0003h
OSCCON2_CDIV3_SIZE                       equ 0001h
OSCCON2_CDIV3_LENGTH                     equ 0001h
OSCCON2_CDIV3_MASK                       equ 0008h
OSCCON2_COSC0_POSN                       equ 0004h
OSCCON2_COSC0_POSITION                   equ 0004h
OSCCON2_COSC0_SIZE                       equ 0001h
OSCCON2_COSC0_LENGTH                     equ 0001h
OSCCON2_COSC0_MASK                       equ 0010h
OSCCON2_COSC1_POSN                       equ 0005h
OSCCON2_COSC1_POSITION                   equ 0005h
OSCCON2_COSC1_SIZE                       equ 0001h
OSCCON2_COSC1_LENGTH                     equ 0001h
OSCCON2_COSC1_MASK                       equ 0020h
OSCCON2_COSC2_POSN                       equ 0006h
OSCCON2_COSC2_POSITION                   equ 0006h
OSCCON2_COSC2_SIZE                       equ 0001h
OSCCON2_COSC2_LENGTH                     equ 0001h
OSCCON2_COSC2_MASK                       equ 0040h

// Register: OSCCON3
#define OSCCON3 OSCCON3
OSCCON3                                  equ 00AFh
// bitfield definitions
OSCCON3_NOSCR_POSN                       equ 0003h
OSCCON3_NOSCR_POSITION                   equ 0003h
OSCCON3_NOSCR_SIZE                       equ 0001h
OSCCON3_NOSCR_LENGTH                     equ 0001h
OSCCON3_NOSCR_MASK                       equ 0008h
OSCCON3_ORDY_POSN                        equ 0004h
OSCCON3_ORDY_POSITION                    equ 0004h
OSCCON3_ORDY_SIZE                        equ 0001h
OSCCON3_ORDY_LENGTH                      equ 0001h
OSCCON3_ORDY_MASK                        equ 0010h
OSCCON3_SOSCPWR_POSN                     equ 0006h
OSCCON3_SOSCPWR_POSITION                 equ 0006h
OSCCON3_SOSCPWR_SIZE                     equ 0001h
OSCCON3_SOSCPWR_LENGTH                   equ 0001h
OSCCON3_SOSCPWR_MASK                     equ 0040h
OSCCON3_CSWHOLD_POSN                     equ 0007h
OSCCON3_CSWHOLD_POSITION                 equ 0007h
OSCCON3_CSWHOLD_SIZE                     equ 0001h
OSCCON3_CSWHOLD_LENGTH                   equ 0001h
OSCCON3_CSWHOLD_MASK                     equ 0080h

// Register: OSCTUNE
#define OSCTUNE OSCTUNE
OSCTUNE                                  equ 00B0h
// bitfield definitions
OSCTUNE_TUN_POSN                         equ 0000h
OSCTUNE_TUN_POSITION                     equ 0000h
OSCTUNE_TUN_SIZE                         equ 0006h
OSCTUNE_TUN_LENGTH                       equ 0006h
OSCTUNE_TUN_MASK                         equ 003Fh
OSCTUNE_TUN0_POSN                        equ 0000h
OSCTUNE_TUN0_POSITION                    equ 0000h
OSCTUNE_TUN0_SIZE                        equ 0001h
OSCTUNE_TUN0_LENGTH                      equ 0001h
OSCTUNE_TUN0_MASK                        equ 0001h
OSCTUNE_TUN1_POSN                        equ 0001h
OSCTUNE_TUN1_POSITION                    equ 0001h
OSCTUNE_TUN1_SIZE                        equ 0001h
OSCTUNE_TUN1_LENGTH                      equ 0001h
OSCTUNE_TUN1_MASK                        equ 0002h
OSCTUNE_TUN2_POSN                        equ 0002h
OSCTUNE_TUN2_POSITION                    equ 0002h
OSCTUNE_TUN2_SIZE                        equ 0001h
OSCTUNE_TUN2_LENGTH                      equ 0001h
OSCTUNE_TUN2_MASK                        equ 0004h
OSCTUNE_TUN3_POSN                        equ 0003h
OSCTUNE_TUN3_POSITION                    equ 0003h
OSCTUNE_TUN3_SIZE                        equ 0001h
OSCTUNE_TUN3_LENGTH                      equ 0001h
OSCTUNE_TUN3_MASK                        equ 0008h
OSCTUNE_TUN4_POSN                        equ 0004h
OSCTUNE_TUN4_POSITION                    equ 0004h
OSCTUNE_TUN4_SIZE                        equ 0001h
OSCTUNE_TUN4_LENGTH                      equ 0001h
OSCTUNE_TUN4_MASK                        equ 0010h
OSCTUNE_TUN5_POSN                        equ 0005h
OSCTUNE_TUN5_POSITION                    equ 0005h
OSCTUNE_TUN5_SIZE                        equ 0001h
OSCTUNE_TUN5_LENGTH                      equ 0001h
OSCTUNE_TUN5_MASK                        equ 0020h

// Register: OSCFRQ
#define OSCFRQ OSCFRQ
OSCFRQ                                   equ 00B1h
// bitfield definitions
OSCFRQ_HFFRQ_POSN                        equ 0000h
OSCFRQ_HFFRQ_POSITION                    equ 0000h
OSCFRQ_HFFRQ_SIZE                        equ 0004h
OSCFRQ_HFFRQ_LENGTH                      equ 0004h
OSCFRQ_HFFRQ_MASK                        equ 000Fh
OSCFRQ_FRQ0_POSN                         equ 0000h
OSCFRQ_FRQ0_POSITION                     equ 0000h
OSCFRQ_FRQ0_SIZE                         equ 0001h
OSCFRQ_FRQ0_LENGTH                       equ 0001h
OSCFRQ_FRQ0_MASK                         equ 0001h
OSCFRQ_FRQ1_POSN                         equ 0001h
OSCFRQ_FRQ1_POSITION                     equ 0001h
OSCFRQ_FRQ1_SIZE                         equ 0001h
OSCFRQ_FRQ1_LENGTH                       equ 0001h
OSCFRQ_FRQ1_MASK                         equ 0002h
OSCFRQ_FRQ2_POSN                         equ 0002h
OSCFRQ_FRQ2_POSITION                     equ 0002h
OSCFRQ_FRQ2_SIZE                         equ 0001h
OSCFRQ_FRQ2_LENGTH                       equ 0001h
OSCFRQ_FRQ2_MASK                         equ 0004h
OSCFRQ_FRQ3_POSN                         equ 0003h
OSCFRQ_FRQ3_POSITION                     equ 0003h
OSCFRQ_FRQ3_SIZE                         equ 0001h
OSCFRQ_FRQ3_LENGTH                       equ 0001h
OSCFRQ_FRQ3_MASK                         equ 0008h

// Register: OSCSTAT
#define OSCSTAT OSCSTAT
OSCSTAT                                  equ 00B2h
// bitfield definitions
OSCSTAT_PLLR_POSN                        equ 0000h
OSCSTAT_PLLR_POSITION                    equ 0000h
OSCSTAT_PLLR_SIZE                        equ 0001h
OSCSTAT_PLLR_LENGTH                      equ 0001h
OSCSTAT_PLLR_MASK                        equ 0001h
OSCSTAT_ADOR_POSN                        equ 0002h
OSCSTAT_ADOR_POSITION                    equ 0002h
OSCSTAT_ADOR_SIZE                        equ 0001h
OSCSTAT_ADOR_LENGTH                      equ 0001h
OSCSTAT_ADOR_MASK                        equ 0004h
OSCSTAT_SOR_POSN                         equ 0003h
OSCSTAT_SOR_POSITION                     equ 0003h
OSCSTAT_SOR_SIZE                         equ 0001h
OSCSTAT_SOR_LENGTH                       equ 0001h
OSCSTAT_SOR_MASK                         equ 0008h
OSCSTAT_LFOR_POSN                        equ 0004h
OSCSTAT_LFOR_POSITION                    equ 0004h
OSCSTAT_LFOR_SIZE                        equ 0001h
OSCSTAT_LFOR_LENGTH                      equ 0001h
OSCSTAT_LFOR_MASK                        equ 0010h
OSCSTAT_MFOR_POSN                        equ 0005h
OSCSTAT_MFOR_POSITION                    equ 0005h
OSCSTAT_MFOR_SIZE                        equ 0001h
OSCSTAT_MFOR_LENGTH                      equ 0001h
OSCSTAT_MFOR_MASK                        equ 0020h
OSCSTAT_HFOR_POSN                        equ 0006h
OSCSTAT_HFOR_POSITION                    equ 0006h
OSCSTAT_HFOR_SIZE                        equ 0001h
OSCSTAT_HFOR_LENGTH                      equ 0001h
OSCSTAT_HFOR_MASK                        equ 0040h
OSCSTAT_EXTOR_POSN                       equ 0007h
OSCSTAT_EXTOR_POSITION                   equ 0007h
OSCSTAT_EXTOR_SIZE                       equ 0001h
OSCSTAT_EXTOR_LENGTH                     equ 0001h
OSCSTAT_EXTOR_MASK                       equ 0080h

// Register: OSCEN
#define OSCEN OSCEN
OSCEN                                    equ 00B3h
// bitfield definitions
OSCEN_PLLEN_POSN                         equ 0000h
OSCEN_PLLEN_POSITION                     equ 0000h
OSCEN_PLLEN_SIZE                         equ 0001h
OSCEN_PLLEN_LENGTH                       equ 0001h
OSCEN_PLLEN_MASK                         equ 0001h
OSCEN_ADOEN_POSN                         equ 0002h
OSCEN_ADOEN_POSITION                     equ 0002h
OSCEN_ADOEN_SIZE                         equ 0001h
OSCEN_ADOEN_LENGTH                       equ 0001h
OSCEN_ADOEN_MASK                         equ 0004h
OSCEN_SOSCEN_POSN                        equ 0003h
OSCEN_SOSCEN_POSITION                    equ 0003h
OSCEN_SOSCEN_SIZE                        equ 0001h
OSCEN_SOSCEN_LENGTH                      equ 0001h
OSCEN_SOSCEN_MASK                        equ 0008h
OSCEN_LFOEN_POSN                         equ 0004h
OSCEN_LFOEN_POSITION                     equ 0004h
OSCEN_LFOEN_SIZE                         equ 0001h
OSCEN_LFOEN_LENGTH                       equ 0001h
OSCEN_LFOEN_MASK                         equ 0010h
OSCEN_MFOEN_POSN                         equ 0005h
OSCEN_MFOEN_POSITION                     equ 0005h
OSCEN_MFOEN_SIZE                         equ 0001h
OSCEN_MFOEN_LENGTH                       equ 0001h
OSCEN_MFOEN_MASK                         equ 0020h
OSCEN_HFOEN_POSN                         equ 0006h
OSCEN_HFOEN_POSITION                     equ 0006h
OSCEN_HFOEN_SIZE                         equ 0001h
OSCEN_HFOEN_LENGTH                       equ 0001h
OSCEN_HFOEN_MASK                         equ 0040h
OSCEN_EXTOEN_POSN                        equ 0007h
OSCEN_EXTOEN_POSITION                    equ 0007h
OSCEN_EXTOEN_SIZE                        equ 0001h
OSCEN_EXTOEN_LENGTH                      equ 0001h
OSCEN_EXTOEN_MASK                        equ 0080h

// Register: PRLOCK
#define PRLOCK PRLOCK
PRLOCK                                   equ 00B4h
// bitfield definitions
PRLOCK_PRLOCKED_POSN                     equ 0000h
PRLOCK_PRLOCKED_POSITION                 equ 0000h
PRLOCK_PRLOCKED_SIZE                     equ 0001h
PRLOCK_PRLOCKED_LENGTH                   equ 0001h
PRLOCK_PRLOCKED_MASK                     equ 0001h

// Register: SCANPR
#define SCANPR SCANPR
SCANPR                                   equ 00B5h
// bitfield definitions
SCANPR_PR_POSN                           equ 0000h
SCANPR_PR_POSITION                       equ 0000h
SCANPR_PR_SIZE                           equ 0003h
SCANPR_PR_LENGTH                         equ 0003h
SCANPR_PR_MASK                           equ 0007h
SCANPR_PR0_POSN                          equ 0000h
SCANPR_PR0_POSITION                      equ 0000h
SCANPR_PR0_SIZE                          equ 0001h
SCANPR_PR0_LENGTH                        equ 0001h
SCANPR_PR0_MASK                          equ 0001h
SCANPR_PR1_POSN                          equ 0001h
SCANPR_PR1_POSITION                      equ 0001h
SCANPR_PR1_SIZE                          equ 0001h
SCANPR_PR1_LENGTH                        equ 0001h
SCANPR_PR1_MASK                          equ 0002h
SCANPR_PR2_POSN                          equ 0002h
SCANPR_PR2_POSITION                      equ 0002h
SCANPR_PR2_SIZE                          equ 0001h
SCANPR_PR2_LENGTH                        equ 0001h
SCANPR_PR2_MASK                          equ 0004h
SCANPR_SCANPR_POSN                       equ 0000h
SCANPR_SCANPR_POSITION                   equ 0000h
SCANPR_SCANPR_SIZE                       equ 0003h
SCANPR_SCANPR_LENGTH                     equ 0003h
SCANPR_SCANPR_MASK                       equ 0007h
SCANPR_SCANPR0_POSN                      equ 0000h
SCANPR_SCANPR0_POSITION                  equ 0000h
SCANPR_SCANPR0_SIZE                      equ 0001h
SCANPR_SCANPR0_LENGTH                    equ 0001h
SCANPR_SCANPR0_MASK                      equ 0001h
SCANPR_SCANPR1_POSN                      equ 0001h
SCANPR_SCANPR1_POSITION                  equ 0001h
SCANPR_SCANPR1_SIZE                      equ 0001h
SCANPR_SCANPR1_LENGTH                    equ 0001h
SCANPR_SCANPR1_MASK                      equ 0002h
SCANPR_SCANPR2_POSN                      equ 0002h
SCANPR_SCANPR2_POSITION                  equ 0002h
SCANPR_SCANPR2_SIZE                      equ 0001h
SCANPR_SCANPR2_LENGTH                    equ 0001h
SCANPR_SCANPR2_MASK                      equ 0004h

// Register: DMA1PR
#define DMA1PR DMA1PR
DMA1PR                                   equ 00B6h
// bitfield definitions
DMA1PR_PR_POSN                           equ 0000h
DMA1PR_PR_POSITION                       equ 0000h
DMA1PR_PR_SIZE                           equ 0003h
DMA1PR_PR_LENGTH                         equ 0003h
DMA1PR_PR_MASK                           equ 0007h
DMA1PR_PR0_POSN                          equ 0000h
DMA1PR_PR0_POSITION                      equ 0000h
DMA1PR_PR0_SIZE                          equ 0001h
DMA1PR_PR0_LENGTH                        equ 0001h
DMA1PR_PR0_MASK                          equ 0001h
DMA1PR_PR1_POSN                          equ 0001h
DMA1PR_PR1_POSITION                      equ 0001h
DMA1PR_PR1_SIZE                          equ 0001h
DMA1PR_PR1_LENGTH                        equ 0001h
DMA1PR_PR1_MASK                          equ 0002h
DMA1PR_PR2_POSN                          equ 0002h
DMA1PR_PR2_POSITION                      equ 0002h
DMA1PR_PR2_SIZE                          equ 0001h
DMA1PR_PR2_LENGTH                        equ 0001h
DMA1PR_PR2_MASK                          equ 0004h
DMA1PR_DMA1PR_POSN                       equ 0000h
DMA1PR_DMA1PR_POSITION                   equ 0000h
DMA1PR_DMA1PR_SIZE                       equ 0003h
DMA1PR_DMA1PR_LENGTH                     equ 0003h
DMA1PR_DMA1PR_MASK                       equ 0007h
DMA1PR_DMA1PR0_POSN                      equ 0000h
DMA1PR_DMA1PR0_POSITION                  equ 0000h
DMA1PR_DMA1PR0_SIZE                      equ 0001h
DMA1PR_DMA1PR0_LENGTH                    equ 0001h
DMA1PR_DMA1PR0_MASK                      equ 0001h
DMA1PR_DMA1PR1_POSN                      equ 0001h
DMA1PR_DMA1PR1_POSITION                  equ 0001h
DMA1PR_DMA1PR1_SIZE                      equ 0001h
DMA1PR_DMA1PR1_LENGTH                    equ 0001h
DMA1PR_DMA1PR1_MASK                      equ 0002h
DMA1PR_DMA1PR2_POSN                      equ 0002h
DMA1PR_DMA1PR2_POSITION                  equ 0002h
DMA1PR_DMA1PR2_SIZE                      equ 0001h
DMA1PR_DMA1PR2_LENGTH                    equ 0001h
DMA1PR_DMA1PR2_MASK                      equ 0004h

// Register: DMA2PR
#define DMA2PR DMA2PR
DMA2PR                                   equ 00B7h
// bitfield definitions
DMA2PR_PR_POSN                           equ 0000h
DMA2PR_PR_POSITION                       equ 0000h
DMA2PR_PR_SIZE                           equ 0003h
DMA2PR_PR_LENGTH                         equ 0003h
DMA2PR_PR_MASK                           equ 0007h
DMA2PR_PR0_POSN                          equ 0000h
DMA2PR_PR0_POSITION                      equ 0000h
DMA2PR_PR0_SIZE                          equ 0001h
DMA2PR_PR0_LENGTH                        equ 0001h
DMA2PR_PR0_MASK                          equ 0001h
DMA2PR_PR1_POSN                          equ 0001h
DMA2PR_PR1_POSITION                      equ 0001h
DMA2PR_PR1_SIZE                          equ 0001h
DMA2PR_PR1_LENGTH                        equ 0001h
DMA2PR_PR1_MASK                          equ 0002h
DMA2PR_PR2_POSN                          equ 0002h
DMA2PR_PR2_POSITION                      equ 0002h
DMA2PR_PR2_SIZE                          equ 0001h
DMA2PR_PR2_LENGTH                        equ 0001h
DMA2PR_PR2_MASK                          equ 0004h
DMA2PR_DMA2PR_POSN                       equ 0000h
DMA2PR_DMA2PR_POSITION                   equ 0000h
DMA2PR_DMA2PR_SIZE                       equ 0003h
DMA2PR_DMA2PR_LENGTH                     equ 0003h
DMA2PR_DMA2PR_MASK                       equ 0007h
DMA2PR_DMA2PR0_POSN                      equ 0000h
DMA2PR_DMA2PR0_POSITION                  equ 0000h
DMA2PR_DMA2PR0_SIZE                      equ 0001h
DMA2PR_DMA2PR0_LENGTH                    equ 0001h
DMA2PR_DMA2PR0_MASK                      equ 0001h
DMA2PR_DMA2PR1_POSN                      equ 0001h
DMA2PR_DMA2PR1_POSITION                  equ 0001h
DMA2PR_DMA2PR1_SIZE                      equ 0001h
DMA2PR_DMA2PR1_LENGTH                    equ 0001h
DMA2PR_DMA2PR1_MASK                      equ 0002h
DMA2PR_DMA2PR2_POSN                      equ 0002h
DMA2PR_DMA2PR2_POSITION                  equ 0002h
DMA2PR_DMA2PR2_SIZE                      equ 0001h
DMA2PR_DMA2PR2_LENGTH                    equ 0001h
DMA2PR_DMA2PR2_MASK                      equ 0004h

// Register: DMA3PR
#define DMA3PR DMA3PR
DMA3PR                                   equ 00B8h
// bitfield definitions
DMA3PR_PR_POSN                           equ 0000h
DMA3PR_PR_POSITION                       equ 0000h
DMA3PR_PR_SIZE                           equ 0003h
DMA3PR_PR_LENGTH                         equ 0003h
DMA3PR_PR_MASK                           equ 0007h
DMA3PR_PR0_POSN                          equ 0000h
DMA3PR_PR0_POSITION                      equ 0000h
DMA3PR_PR0_SIZE                          equ 0001h
DMA3PR_PR0_LENGTH                        equ 0001h
DMA3PR_PR0_MASK                          equ 0001h
DMA3PR_PR1_POSN                          equ 0001h
DMA3PR_PR1_POSITION                      equ 0001h
DMA3PR_PR1_SIZE                          equ 0001h
DMA3PR_PR1_LENGTH                        equ 0001h
DMA3PR_PR1_MASK                          equ 0002h
DMA3PR_PR2_POSN                          equ 0002h
DMA3PR_PR2_POSITION                      equ 0002h
DMA3PR_PR2_SIZE                          equ 0001h
DMA3PR_PR2_LENGTH                        equ 0001h
DMA3PR_PR2_MASK                          equ 0004h
DMA3PR_DMA3PR_POSN                       equ 0000h
DMA3PR_DMA3PR_POSITION                   equ 0000h
DMA3PR_DMA3PR_SIZE                       equ 0003h
DMA3PR_DMA3PR_LENGTH                     equ 0003h
DMA3PR_DMA3PR_MASK                       equ 0007h
DMA3PR_DMA3PR0_POSN                      equ 0000h
DMA3PR_DMA3PR0_POSITION                  equ 0000h
DMA3PR_DMA3PR0_SIZE                      equ 0001h
DMA3PR_DMA3PR0_LENGTH                    equ 0001h
DMA3PR_DMA3PR0_MASK                      equ 0001h
DMA3PR_DMA3PR1_POSN                      equ 0001h
DMA3PR_DMA3PR1_POSITION                  equ 0001h
DMA3PR_DMA3PR1_SIZE                      equ 0001h
DMA3PR_DMA3PR1_LENGTH                    equ 0001h
DMA3PR_DMA3PR1_MASK                      equ 0002h
DMA3PR_DMA3PR2_POSN                      equ 0002h
DMA3PR_DMA3PR2_POSITION                  equ 0002h
DMA3PR_DMA3PR2_SIZE                      equ 0001h
DMA3PR_DMA3PR2_LENGTH                    equ 0001h
DMA3PR_DMA3PR2_MASK                      equ 0004h

// Register: DMA4PR
#define DMA4PR DMA4PR
DMA4PR                                   equ 00B9h
// bitfield definitions
DMA4PR_PR_POSN                           equ 0000h
DMA4PR_PR_POSITION                       equ 0000h
DMA4PR_PR_SIZE                           equ 0003h
DMA4PR_PR_LENGTH                         equ 0003h
DMA4PR_PR_MASK                           equ 0007h
DMA4PR_PR0_POSN                          equ 0000h
DMA4PR_PR0_POSITION                      equ 0000h
DMA4PR_PR0_SIZE                          equ 0001h
DMA4PR_PR0_LENGTH                        equ 0001h
DMA4PR_PR0_MASK                          equ 0001h
DMA4PR_PR1_POSN                          equ 0001h
DMA4PR_PR1_POSITION                      equ 0001h
DMA4PR_PR1_SIZE                          equ 0001h
DMA4PR_PR1_LENGTH                        equ 0001h
DMA4PR_PR1_MASK                          equ 0002h
DMA4PR_PR2_POSN                          equ 0002h
DMA4PR_PR2_POSITION                      equ 0002h
DMA4PR_PR2_SIZE                          equ 0001h
DMA4PR_PR2_LENGTH                        equ 0001h
DMA4PR_PR2_MASK                          equ 0004h
DMA4PR_DMA4PR_POSN                       equ 0000h
DMA4PR_DMA4PR_POSITION                   equ 0000h
DMA4PR_DMA4PR_SIZE                       equ 0003h
DMA4PR_DMA4PR_LENGTH                     equ 0003h
DMA4PR_DMA4PR_MASK                       equ 0007h
DMA4PR_DMA4PR0_POSN                      equ 0000h
DMA4PR_DMA4PR0_POSITION                  equ 0000h
DMA4PR_DMA4PR0_SIZE                      equ 0001h
DMA4PR_DMA4PR0_LENGTH                    equ 0001h
DMA4PR_DMA4PR0_MASK                      equ 0001h
DMA4PR_DMA4PR1_POSN                      equ 0001h
DMA4PR_DMA4PR1_POSITION                  equ 0001h
DMA4PR_DMA4PR1_SIZE                      equ 0001h
DMA4PR_DMA4PR1_LENGTH                    equ 0001h
DMA4PR_DMA4PR1_MASK                      equ 0002h
DMA4PR_DMA4PR2_POSN                      equ 0002h
DMA4PR_DMA4PR2_POSITION                  equ 0002h
DMA4PR_DMA4PR2_SIZE                      equ 0001h
DMA4PR_DMA4PR2_LENGTH                    equ 0001h
DMA4PR_DMA4PR2_MASK                      equ 0004h

// Register: DMA5PR
#define DMA5PR DMA5PR
DMA5PR                                   equ 00BAh
// bitfield definitions
DMA5PR_PR_POSN                           equ 0000h
DMA5PR_PR_POSITION                       equ 0000h
DMA5PR_PR_SIZE                           equ 0003h
DMA5PR_PR_LENGTH                         equ 0003h
DMA5PR_PR_MASK                           equ 0007h
DMA5PR_PR0_POSN                          equ 0000h
DMA5PR_PR0_POSITION                      equ 0000h
DMA5PR_PR0_SIZE                          equ 0001h
DMA5PR_PR0_LENGTH                        equ 0001h
DMA5PR_PR0_MASK                          equ 0001h
DMA5PR_PR1_POSN                          equ 0001h
DMA5PR_PR1_POSITION                      equ 0001h
DMA5PR_PR1_SIZE                          equ 0001h
DMA5PR_PR1_LENGTH                        equ 0001h
DMA5PR_PR1_MASK                          equ 0002h
DMA5PR_PR2_POSN                          equ 0002h
DMA5PR_PR2_POSITION                      equ 0002h
DMA5PR_PR2_SIZE                          equ 0001h
DMA5PR_PR2_LENGTH                        equ 0001h
DMA5PR_PR2_MASK                          equ 0004h
DMA5PR_DMA5PR_POSN                       equ 0000h
DMA5PR_DMA5PR_POSITION                   equ 0000h
DMA5PR_DMA5PR_SIZE                       equ 0003h
DMA5PR_DMA5PR_LENGTH                     equ 0003h
DMA5PR_DMA5PR_MASK                       equ 0007h
DMA5PR_DMA5PR0_POSN                      equ 0000h
DMA5PR_DMA5PR0_POSITION                  equ 0000h
DMA5PR_DMA5PR0_SIZE                      equ 0001h
DMA5PR_DMA5PR0_LENGTH                    equ 0001h
DMA5PR_DMA5PR0_MASK                      equ 0001h
DMA5PR_DMA5PR1_POSN                      equ 0001h
DMA5PR_DMA5PR1_POSITION                  equ 0001h
DMA5PR_DMA5PR1_SIZE                      equ 0001h
DMA5PR_DMA5PR1_LENGTH                    equ 0001h
DMA5PR_DMA5PR1_MASK                      equ 0002h
DMA5PR_DMA5PR2_POSN                      equ 0002h
DMA5PR_DMA5PR2_POSITION                  equ 0002h
DMA5PR_DMA5PR2_SIZE                      equ 0001h
DMA5PR_DMA5PR2_LENGTH                    equ 0001h
DMA5PR_DMA5PR2_MASK                      equ 0004h

// Register: DMA6PR
#define DMA6PR DMA6PR
DMA6PR                                   equ 00BBh
// bitfield definitions
DMA6PR_PR_POSN                           equ 0000h
DMA6PR_PR_POSITION                       equ 0000h
DMA6PR_PR_SIZE                           equ 0003h
DMA6PR_PR_LENGTH                         equ 0003h
DMA6PR_PR_MASK                           equ 0007h
DMA6PR_PR0_POSN                          equ 0000h
DMA6PR_PR0_POSITION                      equ 0000h
DMA6PR_PR0_SIZE                          equ 0001h
DMA6PR_PR0_LENGTH                        equ 0001h
DMA6PR_PR0_MASK                          equ 0001h
DMA6PR_PR1_POSN                          equ 0001h
DMA6PR_PR1_POSITION                      equ 0001h
DMA6PR_PR1_SIZE                          equ 0001h
DMA6PR_PR1_LENGTH                        equ 0001h
DMA6PR_PR1_MASK                          equ 0002h
DMA6PR_PR2_POSN                          equ 0002h
DMA6PR_PR2_POSITION                      equ 0002h
DMA6PR_PR2_SIZE                          equ 0001h
DMA6PR_PR2_LENGTH                        equ 0001h
DMA6PR_PR2_MASK                          equ 0004h
DMA6PR_DMA6PR_POSN                       equ 0000h
DMA6PR_DMA6PR_POSITION                   equ 0000h
DMA6PR_DMA6PR_SIZE                       equ 0003h
DMA6PR_DMA6PR_LENGTH                     equ 0003h
DMA6PR_DMA6PR_MASK                       equ 0007h
DMA6PR_DMA6PR0_POSN                      equ 0000h
DMA6PR_DMA6PR0_POSITION                  equ 0000h
DMA6PR_DMA6PR0_SIZE                      equ 0001h
DMA6PR_DMA6PR0_LENGTH                    equ 0001h
DMA6PR_DMA6PR0_MASK                      equ 0001h
DMA6PR_DMA6PR1_POSN                      equ 0001h
DMA6PR_DMA6PR1_POSITION                  equ 0001h
DMA6PR_DMA6PR1_SIZE                      equ 0001h
DMA6PR_DMA6PR1_LENGTH                    equ 0001h
DMA6PR_DMA6PR1_MASK                      equ 0002h
DMA6PR_DMA6PR2_POSN                      equ 0002h
DMA6PR_DMA6PR2_POSITION                  equ 0002h
DMA6PR_DMA6PR2_SIZE                      equ 0001h
DMA6PR_DMA6PR2_LENGTH                    equ 0001h
DMA6PR_DMA6PR2_MASK                      equ 0004h

// Register: MAINPR
#define MAINPR MAINPR
MAINPR                                   equ 00BEh
// bitfield definitions
MAINPR_PR_POSN                           equ 0000h
MAINPR_PR_POSITION                       equ 0000h
MAINPR_PR_SIZE                           equ 0003h
MAINPR_PR_LENGTH                         equ 0003h
MAINPR_PR_MASK                           equ 0007h
MAINPR_PR0_POSN                          equ 0000h
MAINPR_PR0_POSITION                      equ 0000h
MAINPR_PR0_SIZE                          equ 0001h
MAINPR_PR0_LENGTH                        equ 0001h
MAINPR_PR0_MASK                          equ 0001h
MAINPR_PR1_POSN                          equ 0001h
MAINPR_PR1_POSITION                      equ 0001h
MAINPR_PR1_SIZE                          equ 0001h
MAINPR_PR1_LENGTH                        equ 0001h
MAINPR_PR1_MASK                          equ 0002h
MAINPR_PR2_POSN                          equ 0002h
MAINPR_PR2_POSITION                      equ 0002h
MAINPR_PR2_SIZE                          equ 0001h
MAINPR_PR2_LENGTH                        equ 0001h
MAINPR_PR2_MASK                          equ 0004h
MAINPR_MAINPR_POSN                       equ 0000h
MAINPR_MAINPR_POSITION                   equ 0000h
MAINPR_MAINPR_SIZE                       equ 0003h
MAINPR_MAINPR_LENGTH                     equ 0003h
MAINPR_MAINPR_MASK                       equ 0007h
MAINPR_MAINPR0_POSN                      equ 0000h
MAINPR_MAINPR0_POSITION                  equ 0000h
MAINPR_MAINPR0_SIZE                      equ 0001h
MAINPR_MAINPR0_LENGTH                    equ 0001h
MAINPR_MAINPR0_MASK                      equ 0001h
MAINPR_MAINPR1_POSN                      equ 0001h
MAINPR_MAINPR1_POSITION                  equ 0001h
MAINPR_MAINPR1_SIZE                      equ 0001h
MAINPR_MAINPR1_LENGTH                    equ 0001h
MAINPR_MAINPR1_MASK                      equ 0002h
MAINPR_MAINPR2_POSN                      equ 0002h
MAINPR_MAINPR2_POSITION                  equ 0002h
MAINPR_MAINPR2_SIZE                      equ 0001h
MAINPR_MAINPR2_LENGTH                    equ 0001h
MAINPR_MAINPR2_MASK                      equ 0004h

// Register: ISRPR
#define ISRPR ISRPR
ISRPR                                    equ 00BFh
// bitfield definitions
ISRPR_PR_POSN                            equ 0000h
ISRPR_PR_POSITION                        equ 0000h
ISRPR_PR_SIZE                            equ 0003h
ISRPR_PR_LENGTH                          equ 0003h
ISRPR_PR_MASK                            equ 0007h
ISRPR_PR0_POSN                           equ 0000h
ISRPR_PR0_POSITION                       equ 0000h
ISRPR_PR0_SIZE                           equ 0001h
ISRPR_PR0_LENGTH                         equ 0001h
ISRPR_PR0_MASK                           equ 0001h
ISRPR_PR1_POSN                           equ 0001h
ISRPR_PR1_POSITION                       equ 0001h
ISRPR_PR1_SIZE                           equ 0001h
ISRPR_PR1_LENGTH                         equ 0001h
ISRPR_PR1_MASK                           equ 0002h
ISRPR_PR2_POSN                           equ 0002h
ISRPR_PR2_POSITION                       equ 0002h
ISRPR_PR2_SIZE                           equ 0001h
ISRPR_PR2_LENGTH                         equ 0001h
ISRPR_PR2_MASK                           equ 0004h
ISRPR_ISRPR_POSN                         equ 0000h
ISRPR_ISRPR_POSITION                     equ 0000h
ISRPR_ISRPR_SIZE                         equ 0003h
ISRPR_ISRPR_LENGTH                       equ 0003h
ISRPR_ISRPR_MASK                         equ 0007h
ISRPR_ISRPR0_POSN                        equ 0000h
ISRPR_ISRPR0_POSITION                    equ 0000h
ISRPR_ISRPR0_SIZE                        equ 0001h
ISRPR_ISRPR0_LENGTH                      equ 0001h
ISRPR_ISRPR0_MASK                        equ 0001h
ISRPR_ISRPR1_POSN                        equ 0001h
ISRPR_ISRPR1_POSITION                    equ 0001h
ISRPR_ISRPR1_SIZE                        equ 0001h
ISRPR_ISRPR1_LENGTH                      equ 0001h
ISRPR_ISRPR1_MASK                        equ 0002h
ISRPR_ISRPR2_POSN                        equ 0002h
ISRPR_ISRPR2_POSITION                    equ 0002h
ISRPR_ISRPR2_SIZE                        equ 0001h
ISRPR_ISRPR2_LENGTH                      equ 0001h
ISRPR_ISRPR2_MASK                        equ 0004h

// Register: CLCDATA
#define CLCDATA CLCDATA
CLCDATA                                  equ 00D4h
// bitfield definitions
CLCDATA_CLC1OUT_POSN                     equ 0000h
CLCDATA_CLC1OUT_POSITION                 equ 0000h
CLCDATA_CLC1OUT_SIZE                     equ 0001h
CLCDATA_CLC1OUT_LENGTH                   equ 0001h
CLCDATA_CLC1OUT_MASK                     equ 0001h
CLCDATA_CLC2OUT_POSN                     equ 0001h
CLCDATA_CLC2OUT_POSITION                 equ 0001h
CLCDATA_CLC2OUT_SIZE                     equ 0001h
CLCDATA_CLC2OUT_LENGTH                   equ 0001h
CLCDATA_CLC2OUT_MASK                     equ 0002h
CLCDATA_CLC3OUT_POSN                     equ 0002h
CLCDATA_CLC3OUT_POSITION                 equ 0002h
CLCDATA_CLC3OUT_SIZE                     equ 0001h
CLCDATA_CLC3OUT_LENGTH                   equ 0001h
CLCDATA_CLC3OUT_MASK                     equ 0004h
CLCDATA_CLC4OUT_POSN                     equ 0003h
CLCDATA_CLC4OUT_POSITION                 equ 0003h
CLCDATA_CLC4OUT_SIZE                     equ 0001h
CLCDATA_CLC4OUT_LENGTH                   equ 0001h
CLCDATA_CLC4OUT_MASK                     equ 0008h
CLCDATA_CLC5OUT_POSN                     equ 0004h
CLCDATA_CLC5OUT_POSITION                 equ 0004h
CLCDATA_CLC5OUT_SIZE                     equ 0001h
CLCDATA_CLC5OUT_LENGTH                   equ 0001h
CLCDATA_CLC5OUT_MASK                     equ 0010h
CLCDATA_CLC6OUT_POSN                     equ 0005h
CLCDATA_CLC6OUT_POSITION                 equ 0005h
CLCDATA_CLC6OUT_SIZE                     equ 0001h
CLCDATA_CLC6OUT_LENGTH                   equ 0001h
CLCDATA_CLC6OUT_MASK                     equ 0020h
CLCDATA_CLC7OUT_POSN                     equ 0006h
CLCDATA_CLC7OUT_POSITION                 equ 0006h
CLCDATA_CLC7OUT_SIZE                     equ 0001h
CLCDATA_CLC7OUT_LENGTH                   equ 0001h
CLCDATA_CLC7OUT_MASK                     equ 0040h
CLCDATA_CLC8OUT_POSN                     equ 0007h
CLCDATA_CLC8OUT_POSITION                 equ 0007h
CLCDATA_CLC8OUT_SIZE                     equ 0001h
CLCDATA_CLC8OUT_LENGTH                   equ 0001h
CLCDATA_CLC8OUT_MASK                     equ 0080h

// Register: CLCSELECT
#define CLCSELECT CLCSELECT
CLCSELECT                                equ 00D5h
// bitfield definitions
CLCSELECT_SLCT_POSN                      equ 0000h
CLCSELECT_SLCT_POSITION                  equ 0000h
CLCSELECT_SLCT_SIZE                      equ 0008h
CLCSELECT_SLCT_LENGTH                    equ 0008h
CLCSELECT_SLCT_MASK                      equ 00FFh
CLCSELECT_SLCT0_POSN                     equ 0000h
CLCSELECT_SLCT0_POSITION                 equ 0000h
CLCSELECT_SLCT0_SIZE                     equ 0001h
CLCSELECT_SLCT0_LENGTH                   equ 0001h
CLCSELECT_SLCT0_MASK                     equ 0001h
CLCSELECT_SLCT1_POSN                     equ 0001h
CLCSELECT_SLCT1_POSITION                 equ 0001h
CLCSELECT_SLCT1_SIZE                     equ 0001h
CLCSELECT_SLCT1_LENGTH                   equ 0001h
CLCSELECT_SLCT1_MASK                     equ 0002h
CLCSELECT_SLCT2_POSN                     equ 0002h
CLCSELECT_SLCT2_POSITION                 equ 0002h
CLCSELECT_SLCT2_SIZE                     equ 0001h
CLCSELECT_SLCT2_LENGTH                   equ 0001h
CLCSELECT_SLCT2_MASK                     equ 0004h

// Register: CLCnCON
#define CLCnCON CLCnCON
CLCnCON                                  equ 00D6h
// bitfield definitions
CLCnCON_MODE_POSN                        equ 0000h
CLCnCON_MODE_POSITION                    equ 0000h
CLCnCON_MODE_SIZE                        equ 0003h
CLCnCON_MODE_LENGTH                      equ 0003h
CLCnCON_MODE_MASK                        equ 0007h
CLCnCON_INTN_POSN                        equ 0003h
CLCnCON_INTN_POSITION                    equ 0003h
CLCnCON_INTN_SIZE                        equ 0001h
CLCnCON_INTN_LENGTH                      equ 0001h
CLCnCON_INTN_MASK                        equ 0008h
CLCnCON_INTP_POSN                        equ 0004h
CLCnCON_INTP_POSITION                    equ 0004h
CLCnCON_INTP_SIZE                        equ 0001h
CLCnCON_INTP_LENGTH                      equ 0001h
CLCnCON_INTP_MASK                        equ 0010h
CLCnCON_OUT_POSN                         equ 0005h
CLCnCON_OUT_POSITION                     equ 0005h
CLCnCON_OUT_SIZE                         equ 0001h
CLCnCON_OUT_LENGTH                       equ 0001h
CLCnCON_OUT_MASK                         equ 0020h
CLCnCON_OE_POSN                          equ 0006h
CLCnCON_OE_POSITION                      equ 0006h
CLCnCON_OE_SIZE                          equ 0001h
CLCnCON_OE_LENGTH                        equ 0001h
CLCnCON_OE_MASK                          equ 0040h
CLCnCON_EN_POSN                          equ 0007h
CLCnCON_EN_POSITION                      equ 0007h
CLCnCON_EN_SIZE                          equ 0001h
CLCnCON_EN_LENGTH                        equ 0001h
CLCnCON_EN_MASK                          equ 0080h
CLCnCON_MODE0_POSN                       equ 0000h
CLCnCON_MODE0_POSITION                   equ 0000h
CLCnCON_MODE0_SIZE                       equ 0001h
CLCnCON_MODE0_LENGTH                     equ 0001h
CLCnCON_MODE0_MASK                       equ 0001h
CLCnCON_MODE1_POSN                       equ 0001h
CLCnCON_MODE1_POSITION                   equ 0001h
CLCnCON_MODE1_SIZE                       equ 0001h
CLCnCON_MODE1_LENGTH                     equ 0001h
CLCnCON_MODE1_MASK                       equ 0002h
CLCnCON_MODE2_POSN                       equ 0002h
CLCnCON_MODE2_POSITION                   equ 0002h
CLCnCON_MODE2_SIZE                       equ 0001h
CLCnCON_MODE2_LENGTH                     equ 0001h
CLCnCON_MODE2_MASK                       equ 0004h

// Register: CLCnPOL
#define CLCnPOL CLCnPOL
CLCnPOL                                  equ 00D7h
// bitfield definitions
CLCnPOL_G1POL_POSN                       equ 0000h
CLCnPOL_G1POL_POSITION                   equ 0000h
CLCnPOL_G1POL_SIZE                       equ 0001h
CLCnPOL_G1POL_LENGTH                     equ 0001h
CLCnPOL_G1POL_MASK                       equ 0001h
CLCnPOL_G2POL_POSN                       equ 0001h
CLCnPOL_G2POL_POSITION                   equ 0001h
CLCnPOL_G2POL_SIZE                       equ 0001h
CLCnPOL_G2POL_LENGTH                     equ 0001h
CLCnPOL_G2POL_MASK                       equ 0002h
CLCnPOL_G3POL_POSN                       equ 0002h
CLCnPOL_G3POL_POSITION                   equ 0002h
CLCnPOL_G3POL_SIZE                       equ 0001h
CLCnPOL_G3POL_LENGTH                     equ 0001h
CLCnPOL_G3POL_MASK                       equ 0004h
CLCnPOL_G4POL_POSN                       equ 0003h
CLCnPOL_G4POL_POSITION                   equ 0003h
CLCnPOL_G4POL_SIZE                       equ 0001h
CLCnPOL_G4POL_LENGTH                     equ 0001h
CLCnPOL_G4POL_MASK                       equ 0008h
CLCnPOL_POL_POSN                         equ 0007h
CLCnPOL_POL_POSITION                     equ 0007h
CLCnPOL_POL_SIZE                         equ 0001h
CLCnPOL_POL_LENGTH                       equ 0001h
CLCnPOL_POL_MASK                         equ 0080h

// Register: CLCnSEL0
#define CLCnSEL0 CLCnSEL0
CLCnSEL0                                 equ 00D8h
// bitfield definitions
CLCnSEL0_D1S_POSN                        equ 0000h
CLCnSEL0_D1S_POSITION                    equ 0000h
CLCnSEL0_D1S_SIZE                        equ 0008h
CLCnSEL0_D1S_LENGTH                      equ 0008h
CLCnSEL0_D1S_MASK                        equ 00FFh
CLCnSEL0_D1S0_POSN                       equ 0000h
CLCnSEL0_D1S0_POSITION                   equ 0000h
CLCnSEL0_D1S0_SIZE                       equ 0001h
CLCnSEL0_D1S0_LENGTH                     equ 0001h
CLCnSEL0_D1S0_MASK                       equ 0001h
CLCnSEL0_D1S1_POSN                       equ 0001h
CLCnSEL0_D1S1_POSITION                   equ 0001h
CLCnSEL0_D1S1_SIZE                       equ 0001h
CLCnSEL0_D1S1_LENGTH                     equ 0001h
CLCnSEL0_D1S1_MASK                       equ 0002h
CLCnSEL0_D1S2_POSN                       equ 0002h
CLCnSEL0_D1S2_POSITION                   equ 0002h
CLCnSEL0_D1S2_SIZE                       equ 0001h
CLCnSEL0_D1S2_LENGTH                     equ 0001h
CLCnSEL0_D1S2_MASK                       equ 0004h
CLCnSEL0_D1S3_POSN                       equ 0003h
CLCnSEL0_D1S3_POSITION                   equ 0003h
CLCnSEL0_D1S3_SIZE                       equ 0001h
CLCnSEL0_D1S3_LENGTH                     equ 0001h
CLCnSEL0_D1S3_MASK                       equ 0008h
CLCnSEL0_D1S4_POSN                       equ 0004h
CLCnSEL0_D1S4_POSITION                   equ 0004h
CLCnSEL0_D1S4_SIZE                       equ 0001h
CLCnSEL0_D1S4_LENGTH                     equ 0001h
CLCnSEL0_D1S4_MASK                       equ 0010h
CLCnSEL0_D1S5_POSN                       equ 0005h
CLCnSEL0_D1S5_POSITION                   equ 0005h
CLCnSEL0_D1S5_SIZE                       equ 0001h
CLCnSEL0_D1S5_LENGTH                     equ 0001h
CLCnSEL0_D1S5_MASK                       equ 0020h
CLCnSEL0_D1S6_POSN                       equ 0006h
CLCnSEL0_D1S6_POSITION                   equ 0006h
CLCnSEL0_D1S6_SIZE                       equ 0001h
CLCnSEL0_D1S6_LENGTH                     equ 0001h
CLCnSEL0_D1S6_MASK                       equ 0040h
CLCnSEL0_D1S7_POSN                       equ 0007h
CLCnSEL0_D1S7_POSITION                   equ 0007h
CLCnSEL0_D1S7_SIZE                       equ 0001h
CLCnSEL0_D1S7_LENGTH                     equ 0001h
CLCnSEL0_D1S7_MASK                       equ 0080h

// Register: CLCnSEL1
#define CLCnSEL1 CLCnSEL1
CLCnSEL1                                 equ 00D9h
// bitfield definitions
CLCnSEL1_D2S_POSN                        equ 0000h
CLCnSEL1_D2S_POSITION                    equ 0000h
CLCnSEL1_D2S_SIZE                        equ 0008h
CLCnSEL1_D2S_LENGTH                      equ 0008h
CLCnSEL1_D2S_MASK                        equ 00FFh
CLCnSEL1_D2S0_POSN                       equ 0000h
CLCnSEL1_D2S0_POSITION                   equ 0000h
CLCnSEL1_D2S0_SIZE                       equ 0001h
CLCnSEL1_D2S0_LENGTH                     equ 0001h
CLCnSEL1_D2S0_MASK                       equ 0001h
CLCnSEL1_D2S1_POSN                       equ 0001h
CLCnSEL1_D2S1_POSITION                   equ 0001h
CLCnSEL1_D2S1_SIZE                       equ 0001h
CLCnSEL1_D2S1_LENGTH                     equ 0001h
CLCnSEL1_D2S1_MASK                       equ 0002h
CLCnSEL1_D2S2_POSN                       equ 0002h
CLCnSEL1_D2S2_POSITION                   equ 0002h
CLCnSEL1_D2S2_SIZE                       equ 0001h
CLCnSEL1_D2S2_LENGTH                     equ 0001h
CLCnSEL1_D2S2_MASK                       equ 0004h
CLCnSEL1_D2S3_POSN                       equ 0003h
CLCnSEL1_D2S3_POSITION                   equ 0003h
CLCnSEL1_D2S3_SIZE                       equ 0001h
CLCnSEL1_D2S3_LENGTH                     equ 0001h
CLCnSEL1_D2S3_MASK                       equ 0008h
CLCnSEL1_D2S4_POSN                       equ 0004h
CLCnSEL1_D2S4_POSITION                   equ 0004h
CLCnSEL1_D2S4_SIZE                       equ 0001h
CLCnSEL1_D2S4_LENGTH                     equ 0001h
CLCnSEL1_D2S4_MASK                       equ 0010h
CLCnSEL1_D2S5_POSN                       equ 0005h
CLCnSEL1_D2S5_POSITION                   equ 0005h
CLCnSEL1_D2S5_SIZE                       equ 0001h
CLCnSEL1_D2S5_LENGTH                     equ 0001h
CLCnSEL1_D2S5_MASK                       equ 0020h
CLCnSEL1_D2S6_POSN                       equ 0006h
CLCnSEL1_D2S6_POSITION                   equ 0006h
CLCnSEL1_D2S6_SIZE                       equ 0001h
CLCnSEL1_D2S6_LENGTH                     equ 0001h
CLCnSEL1_D2S6_MASK                       equ 0040h
CLCnSEL1_D2S7_POSN                       equ 0007h
CLCnSEL1_D2S7_POSITION                   equ 0007h
CLCnSEL1_D2S7_SIZE                       equ 0001h
CLCnSEL1_D2S7_LENGTH                     equ 0001h
CLCnSEL1_D2S7_MASK                       equ 0080h

// Register: CLCnSEL2
#define CLCnSEL2 CLCnSEL2
CLCnSEL2                                 equ 00DAh
// bitfield definitions
CLCnSEL2_D3S_POSN                        equ 0000h
CLCnSEL2_D3S_POSITION                    equ 0000h
CLCnSEL2_D3S_SIZE                        equ 0008h
CLCnSEL2_D3S_LENGTH                      equ 0008h
CLCnSEL2_D3S_MASK                        equ 00FFh
CLCnSEL2_D3S0_POSN                       equ 0000h
CLCnSEL2_D3S0_POSITION                   equ 0000h
CLCnSEL2_D3S0_SIZE                       equ 0001h
CLCnSEL2_D3S0_LENGTH                     equ 0001h
CLCnSEL2_D3S0_MASK                       equ 0001h
CLCnSEL2_D3S1_POSN                       equ 0001h
CLCnSEL2_D3S1_POSITION                   equ 0001h
CLCnSEL2_D3S1_SIZE                       equ 0001h
CLCnSEL2_D3S1_LENGTH                     equ 0001h
CLCnSEL2_D3S1_MASK                       equ 0002h
CLCnSEL2_D3S2_POSN                       equ 0002h
CLCnSEL2_D3S2_POSITION                   equ 0002h
CLCnSEL2_D3S2_SIZE                       equ 0001h
CLCnSEL2_D3S2_LENGTH                     equ 0001h
CLCnSEL2_D3S2_MASK                       equ 0004h
CLCnSEL2_D3S3_POSN                       equ 0003h
CLCnSEL2_D3S3_POSITION                   equ 0003h
CLCnSEL2_D3S3_SIZE                       equ 0001h
CLCnSEL2_D3S3_LENGTH                     equ 0001h
CLCnSEL2_D3S3_MASK                       equ 0008h
CLCnSEL2_D3S4_POSN                       equ 0004h
CLCnSEL2_D3S4_POSITION                   equ 0004h
CLCnSEL2_D3S4_SIZE                       equ 0001h
CLCnSEL2_D3S4_LENGTH                     equ 0001h
CLCnSEL2_D3S4_MASK                       equ 0010h
CLCnSEL2_D3S5_POSN                       equ 0005h
CLCnSEL2_D3S5_POSITION                   equ 0005h
CLCnSEL2_D3S5_SIZE                       equ 0001h
CLCnSEL2_D3S5_LENGTH                     equ 0001h
CLCnSEL2_D3S5_MASK                       equ 0020h
CLCnSEL2_D3S6_POSN                       equ 0006h
CLCnSEL2_D3S6_POSITION                   equ 0006h
CLCnSEL2_D3S6_SIZE                       equ 0001h
CLCnSEL2_D3S6_LENGTH                     equ 0001h
CLCnSEL2_D3S6_MASK                       equ 0040h
CLCnSEL2_D3S7_POSN                       equ 0007h
CLCnSEL2_D3S7_POSITION                   equ 0007h
CLCnSEL2_D3S7_SIZE                       equ 0001h
CLCnSEL2_D3S7_LENGTH                     equ 0001h
CLCnSEL2_D3S7_MASK                       equ 0080h

// Register: CLCnSEL3
#define CLCnSEL3 CLCnSEL3
CLCnSEL3                                 equ 00DBh
// bitfield definitions
CLCnSEL3_D4S_POSN                        equ 0000h
CLCnSEL3_D4S_POSITION                    equ 0000h
CLCnSEL3_D4S_SIZE                        equ 0008h
CLCnSEL3_D4S_LENGTH                      equ 0008h
CLCnSEL3_D4S_MASK                        equ 00FFh
CLCnSEL3_D4S0_POSN                       equ 0000h
CLCnSEL3_D4S0_POSITION                   equ 0000h
CLCnSEL3_D4S0_SIZE                       equ 0001h
CLCnSEL3_D4S0_LENGTH                     equ 0001h
CLCnSEL3_D4S0_MASK                       equ 0001h
CLCnSEL3_D4S1_POSN                       equ 0001h
CLCnSEL3_D4S1_POSITION                   equ 0001h
CLCnSEL3_D4S1_SIZE                       equ 0001h
CLCnSEL3_D4S1_LENGTH                     equ 0001h
CLCnSEL3_D4S1_MASK                       equ 0002h
CLCnSEL3_D4S2_POSN                       equ 0002h
CLCnSEL3_D4S2_POSITION                   equ 0002h
CLCnSEL3_D4S2_SIZE                       equ 0001h
CLCnSEL3_D4S2_LENGTH                     equ 0001h
CLCnSEL3_D4S2_MASK                       equ 0004h
CLCnSEL3_D4S3_POSN                       equ 0003h
CLCnSEL3_D4S3_POSITION                   equ 0003h
CLCnSEL3_D4S3_SIZE                       equ 0001h
CLCnSEL3_D4S3_LENGTH                     equ 0001h
CLCnSEL3_D4S3_MASK                       equ 0008h
CLCnSEL3_D4S4_POSN                       equ 0004h
CLCnSEL3_D4S4_POSITION                   equ 0004h
CLCnSEL3_D4S4_SIZE                       equ 0001h
CLCnSEL3_D4S4_LENGTH                     equ 0001h
CLCnSEL3_D4S4_MASK                       equ 0010h
CLCnSEL3_D4S5_POSN                       equ 0005h
CLCnSEL3_D4S5_POSITION                   equ 0005h
CLCnSEL3_D4S5_SIZE                       equ 0001h
CLCnSEL3_D4S5_LENGTH                     equ 0001h
CLCnSEL3_D4S5_MASK                       equ 0020h
CLCnSEL3_D4S6_POSN                       equ 0006h
CLCnSEL3_D4S6_POSITION                   equ 0006h
CLCnSEL3_D4S6_SIZE                       equ 0001h
CLCnSEL3_D4S6_LENGTH                     equ 0001h
CLCnSEL3_D4S6_MASK                       equ 0040h
CLCnSEL3_D4S7_POSN                       equ 0007h
CLCnSEL3_D4S7_POSITION                   equ 0007h
CLCnSEL3_D4S7_SIZE                       equ 0001h
CLCnSEL3_D4S7_LENGTH                     equ 0001h
CLCnSEL3_D4S7_MASK                       equ 0080h

// Register: CLCnGLS0
#define CLCnGLS0 CLCnGLS0
CLCnGLS0                                 equ 00DCh
// bitfield definitions
CLCnGLS0_G1D1N_POSN                      equ 0000h
CLCnGLS0_G1D1N_POSITION                  equ 0000h
CLCnGLS0_G1D1N_SIZE                      equ 0001h
CLCnGLS0_G1D1N_LENGTH                    equ 0001h
CLCnGLS0_G1D1N_MASK                      equ 0001h
CLCnGLS0_G1D1T_POSN                      equ 0001h
CLCnGLS0_G1D1T_POSITION                  equ 0001h
CLCnGLS0_G1D1T_SIZE                      equ 0001h
CLCnGLS0_G1D1T_LENGTH                    equ 0001h
CLCnGLS0_G1D1T_MASK                      equ 0002h
CLCnGLS0_G1D2N_POSN                      equ 0002h
CLCnGLS0_G1D2N_POSITION                  equ 0002h
CLCnGLS0_G1D2N_SIZE                      equ 0001h
CLCnGLS0_G1D2N_LENGTH                    equ 0001h
CLCnGLS0_G1D2N_MASK                      equ 0004h
CLCnGLS0_G1D2T_POSN                      equ 0003h
CLCnGLS0_G1D2T_POSITION                  equ 0003h
CLCnGLS0_G1D2T_SIZE                      equ 0001h
CLCnGLS0_G1D2T_LENGTH                    equ 0001h
CLCnGLS0_G1D2T_MASK                      equ 0008h
CLCnGLS0_G1D3N_POSN                      equ 0004h
CLCnGLS0_G1D3N_POSITION                  equ 0004h
CLCnGLS0_G1D3N_SIZE                      equ 0001h
CLCnGLS0_G1D3N_LENGTH                    equ 0001h
CLCnGLS0_G1D3N_MASK                      equ 0010h
CLCnGLS0_G1D3T_POSN                      equ 0005h
CLCnGLS0_G1D3T_POSITION                  equ 0005h
CLCnGLS0_G1D3T_SIZE                      equ 0001h
CLCnGLS0_G1D3T_LENGTH                    equ 0001h
CLCnGLS0_G1D3T_MASK                      equ 0020h
CLCnGLS0_G1D4N_POSN                      equ 0006h
CLCnGLS0_G1D4N_POSITION                  equ 0006h
CLCnGLS0_G1D4N_SIZE                      equ 0001h
CLCnGLS0_G1D4N_LENGTH                    equ 0001h
CLCnGLS0_G1D4N_MASK                      equ 0040h
CLCnGLS0_G1D4T_POSN                      equ 0007h
CLCnGLS0_G1D4T_POSITION                  equ 0007h
CLCnGLS0_G1D4T_SIZE                      equ 0001h
CLCnGLS0_G1D4T_LENGTH                    equ 0001h
CLCnGLS0_G1D4T_MASK                      equ 0080h

// Register: CLCnGLS1
#define CLCnGLS1 CLCnGLS1
CLCnGLS1                                 equ 00DDh
// bitfield definitions
CLCnGLS1_G2D1N_POSN                      equ 0000h
CLCnGLS1_G2D1N_POSITION                  equ 0000h
CLCnGLS1_G2D1N_SIZE                      equ 0001h
CLCnGLS1_G2D1N_LENGTH                    equ 0001h
CLCnGLS1_G2D1N_MASK                      equ 0001h
CLCnGLS1_G2D1T_POSN                      equ 0001h
CLCnGLS1_G2D1T_POSITION                  equ 0001h
CLCnGLS1_G2D1T_SIZE                      equ 0001h
CLCnGLS1_G2D1T_LENGTH                    equ 0001h
CLCnGLS1_G2D1T_MASK                      equ 0002h
CLCnGLS1_G2D2N_POSN                      equ 0002h
CLCnGLS1_G2D2N_POSITION                  equ 0002h
CLCnGLS1_G2D2N_SIZE                      equ 0001h
CLCnGLS1_G2D2N_LENGTH                    equ 0001h
CLCnGLS1_G2D2N_MASK                      equ 0004h
CLCnGLS1_G2D2T_POSN                      equ 0003h
CLCnGLS1_G2D2T_POSITION                  equ 0003h
CLCnGLS1_G2D2T_SIZE                      equ 0001h
CLCnGLS1_G2D2T_LENGTH                    equ 0001h
CLCnGLS1_G2D2T_MASK                      equ 0008h
CLCnGLS1_G2D3N_POSN                      equ 0004h
CLCnGLS1_G2D3N_POSITION                  equ 0004h
CLCnGLS1_G2D3N_SIZE                      equ 0001h
CLCnGLS1_G2D3N_LENGTH                    equ 0001h
CLCnGLS1_G2D3N_MASK                      equ 0010h
CLCnGLS1_G2D3T_POSN                      equ 0005h
CLCnGLS1_G2D3T_POSITION                  equ 0005h
CLCnGLS1_G2D3T_SIZE                      equ 0001h
CLCnGLS1_G2D3T_LENGTH                    equ 0001h
CLCnGLS1_G2D3T_MASK                      equ 0020h
CLCnGLS1_G2D4N_POSN                      equ 0006h
CLCnGLS1_G2D4N_POSITION                  equ 0006h
CLCnGLS1_G2D4N_SIZE                      equ 0001h
CLCnGLS1_G2D4N_LENGTH                    equ 0001h
CLCnGLS1_G2D4N_MASK                      equ 0040h
CLCnGLS1_G2D4T_POSN                      equ 0007h
CLCnGLS1_G2D4T_POSITION                  equ 0007h
CLCnGLS1_G2D4T_SIZE                      equ 0001h
CLCnGLS1_G2D4T_LENGTH                    equ 0001h
CLCnGLS1_G2D4T_MASK                      equ 0080h

// Register: CLCnGLS2
#define CLCnGLS2 CLCnGLS2
CLCnGLS2                                 equ 00DEh
// bitfield definitions
CLCnGLS2_G3D1N_POSN                      equ 0000h
CLCnGLS2_G3D1N_POSITION                  equ 0000h
CLCnGLS2_G3D1N_SIZE                      equ 0001h
CLCnGLS2_G3D1N_LENGTH                    equ 0001h
CLCnGLS2_G3D1N_MASK                      equ 0001h
CLCnGLS2_G3D1T_POSN                      equ 0001h
CLCnGLS2_G3D1T_POSITION                  equ 0001h
CLCnGLS2_G3D1T_SIZE                      equ 0001h
CLCnGLS2_G3D1T_LENGTH                    equ 0001h
CLCnGLS2_G3D1T_MASK                      equ 0002h
CLCnGLS2_G3D2N_POSN                      equ 0002h
CLCnGLS2_G3D2N_POSITION                  equ 0002h
CLCnGLS2_G3D2N_SIZE                      equ 0001h
CLCnGLS2_G3D2N_LENGTH                    equ 0001h
CLCnGLS2_G3D2N_MASK                      equ 0004h
CLCnGLS2_G3D2T_POSN                      equ 0003h
CLCnGLS2_G3D2T_POSITION                  equ 0003h
CLCnGLS2_G3D2T_SIZE                      equ 0001h
CLCnGLS2_G3D2T_LENGTH                    equ 0001h
CLCnGLS2_G3D2T_MASK                      equ 0008h
CLCnGLS2_G3D3N_POSN                      equ 0004h
CLCnGLS2_G3D3N_POSITION                  equ 0004h
CLCnGLS2_G3D3N_SIZE                      equ 0001h
CLCnGLS2_G3D3N_LENGTH                    equ 0001h
CLCnGLS2_G3D3N_MASK                      equ 0010h
CLCnGLS2_G3D3T_POSN                      equ 0005h
CLCnGLS2_G3D3T_POSITION                  equ 0005h
CLCnGLS2_G3D3T_SIZE                      equ 0001h
CLCnGLS2_G3D3T_LENGTH                    equ 0001h
CLCnGLS2_G3D3T_MASK                      equ 0020h
CLCnGLS2_G3D4N_POSN                      equ 0006h
CLCnGLS2_G3D4N_POSITION                  equ 0006h
CLCnGLS2_G3D4N_SIZE                      equ 0001h
CLCnGLS2_G3D4N_LENGTH                    equ 0001h
CLCnGLS2_G3D4N_MASK                      equ 0040h
CLCnGLS2_G3D4T_POSN                      equ 0007h
CLCnGLS2_G3D4T_POSITION                  equ 0007h
CLCnGLS2_G3D4T_SIZE                      equ 0001h
CLCnGLS2_G3D4T_LENGTH                    equ 0001h
CLCnGLS2_G3D4T_MASK                      equ 0080h

// Register: CLCnGLS3
#define CLCnGLS3 CLCnGLS3
CLCnGLS3                                 equ 00DFh
// bitfield definitions
CLCnGLS3_G4D1N_POSN                      equ 0000h
CLCnGLS3_G4D1N_POSITION                  equ 0000h
CLCnGLS3_G4D1N_SIZE                      equ 0001h
CLCnGLS3_G4D1N_LENGTH                    equ 0001h
CLCnGLS3_G4D1N_MASK                      equ 0001h
CLCnGLS3_G4D1T_POSN                      equ 0001h
CLCnGLS3_G4D1T_POSITION                  equ 0001h
CLCnGLS3_G4D1T_SIZE                      equ 0001h
CLCnGLS3_G4D1T_LENGTH                    equ 0001h
CLCnGLS3_G4D1T_MASK                      equ 0002h
CLCnGLS3_G4D2N_POSN                      equ 0002h
CLCnGLS3_G4D2N_POSITION                  equ 0002h
CLCnGLS3_G4D2N_SIZE                      equ 0001h
CLCnGLS3_G4D2N_LENGTH                    equ 0001h
CLCnGLS3_G4D2N_MASK                      equ 0004h
CLCnGLS3_G4D2T_POSN                      equ 0003h
CLCnGLS3_G4D2T_POSITION                  equ 0003h
CLCnGLS3_G4D2T_SIZE                      equ 0001h
CLCnGLS3_G4D2T_LENGTH                    equ 0001h
CLCnGLS3_G4D2T_MASK                      equ 0008h
CLCnGLS3_G4D3N_POSN                      equ 0004h
CLCnGLS3_G4D3N_POSITION                  equ 0004h
CLCnGLS3_G4D3N_SIZE                      equ 0001h
CLCnGLS3_G4D3N_LENGTH                    equ 0001h
CLCnGLS3_G4D3N_MASK                      equ 0010h
CLCnGLS3_G4D3T_POSN                      equ 0005h
CLCnGLS3_G4D3T_POSITION                  equ 0005h
CLCnGLS3_G4D3T_SIZE                      equ 0001h
CLCnGLS3_G4D3T_LENGTH                    equ 0001h
CLCnGLS3_G4D3T_MASK                      equ 0020h
CLCnGLS3_G4D4N_POSN                      equ 0006h
CLCnGLS3_G4D4N_POSITION                  equ 0006h
CLCnGLS3_G4D4N_SIZE                      equ 0001h
CLCnGLS3_G4D4N_LENGTH                    equ 0001h
CLCnGLS3_G4D4N_MASK                      equ 0040h
CLCnGLS3_G4D4T_POSN                      equ 0007h
CLCnGLS3_G4D4T_POSITION                  equ 0007h
CLCnGLS3_G4D4T_SIZE                      equ 0001h
CLCnGLS3_G4D4T_LENGTH                    equ 0001h
CLCnGLS3_G4D4T_MASK                      equ 0080h

// Register: DMASELECT
#define DMASELECT DMASELECT
DMASELECT                                equ 00E8h
// bitfield definitions
DMASELECT_SLCT_POSN                      equ 0000h
DMASELECT_SLCT_POSITION                  equ 0000h
DMASELECT_SLCT_SIZE                      equ 0008h
DMASELECT_SLCT_LENGTH                    equ 0008h
DMASELECT_SLCT_MASK                      equ 00FFh
DMASELECT_SLCT0_POSN                     equ 0000h
DMASELECT_SLCT0_POSITION                 equ 0000h
DMASELECT_SLCT0_SIZE                     equ 0001h
DMASELECT_SLCT0_LENGTH                   equ 0001h
DMASELECT_SLCT0_MASK                     equ 0001h
DMASELECT_SLCT1_POSN                     equ 0001h
DMASELECT_SLCT1_POSITION                 equ 0001h
DMASELECT_SLCT1_SIZE                     equ 0001h
DMASELECT_SLCT1_LENGTH                   equ 0001h
DMASELECT_SLCT1_MASK                     equ 0002h
DMASELECT_SLCT2_POSN                     equ 0002h
DMASELECT_SLCT2_POSITION                 equ 0002h
DMASELECT_SLCT2_SIZE                     equ 0001h
DMASELECT_SLCT2_LENGTH                   equ 0001h
DMASELECT_SLCT2_MASK                     equ 0004h

// Register: DMAnBUF
#define DMAnBUF DMAnBUF
DMAnBUF                                  equ 00E9h
// bitfield definitions
DMAnBUF_BUF_POSN                         equ 0000h
DMAnBUF_BUF_POSITION                     equ 0000h
DMAnBUF_BUF_SIZE                         equ 0008h
DMAnBUF_BUF_LENGTH                       equ 0008h
DMAnBUF_BUF_MASK                         equ 00FFh
DMAnBUF_BUF0_POSN                        equ 0000h
DMAnBUF_BUF0_POSITION                    equ 0000h
DMAnBUF_BUF0_SIZE                        equ 0001h
DMAnBUF_BUF0_LENGTH                      equ 0001h
DMAnBUF_BUF0_MASK                        equ 0001h
DMAnBUF_BUF1_POSN                        equ 0001h
DMAnBUF_BUF1_POSITION                    equ 0001h
DMAnBUF_BUF1_SIZE                        equ 0001h
DMAnBUF_BUF1_LENGTH                      equ 0001h
DMAnBUF_BUF1_MASK                        equ 0002h
DMAnBUF_BUF2_POSN                        equ 0002h
DMAnBUF_BUF2_POSITION                    equ 0002h
DMAnBUF_BUF2_SIZE                        equ 0001h
DMAnBUF_BUF2_LENGTH                      equ 0001h
DMAnBUF_BUF2_MASK                        equ 0004h
DMAnBUF_BUF3_POSN                        equ 0003h
DMAnBUF_BUF3_POSITION                    equ 0003h
DMAnBUF_BUF3_SIZE                        equ 0001h
DMAnBUF_BUF3_LENGTH                      equ 0001h
DMAnBUF_BUF3_MASK                        equ 0008h
DMAnBUF_BUF4_POSN                        equ 0004h
DMAnBUF_BUF4_POSITION                    equ 0004h
DMAnBUF_BUF4_SIZE                        equ 0001h
DMAnBUF_BUF4_LENGTH                      equ 0001h
DMAnBUF_BUF4_MASK                        equ 0010h
DMAnBUF_BUF5_POSN                        equ 0005h
DMAnBUF_BUF5_POSITION                    equ 0005h
DMAnBUF_BUF5_SIZE                        equ 0001h
DMAnBUF_BUF5_LENGTH                      equ 0001h
DMAnBUF_BUF5_MASK                        equ 0020h
DMAnBUF_BUF6_POSN                        equ 0006h
DMAnBUF_BUF6_POSITION                    equ 0006h
DMAnBUF_BUF6_SIZE                        equ 0001h
DMAnBUF_BUF6_LENGTH                      equ 0001h
DMAnBUF_BUF6_MASK                        equ 0040h
DMAnBUF_BUF7_POSN                        equ 0007h
DMAnBUF_BUF7_POSITION                    equ 0007h
DMAnBUF_BUF7_SIZE                        equ 0001h
DMAnBUF_BUF7_LENGTH                      equ 0001h
DMAnBUF_BUF7_MASK                        equ 0080h

// Register: DMAnDCNT
#define DMAnDCNT DMAnDCNT
DMAnDCNT                                 equ 00EAh

// Register: DMAnDCNTL
#define DMAnDCNTL DMAnDCNTL
DMAnDCNTL                                equ 00EAh
// bitfield definitions
DMAnDCNTL_DCNT_POSN                      equ 0000h
DMAnDCNTL_DCNT_POSITION                  equ 0000h
DMAnDCNTL_DCNT_SIZE                      equ 0008h
DMAnDCNTL_DCNT_LENGTH                    equ 0008h
DMAnDCNTL_DCNT_MASK                      equ 00FFh
DMAnDCNTL_DCNT0_POSN                     equ 0000h
DMAnDCNTL_DCNT0_POSITION                 equ 0000h
DMAnDCNTL_DCNT0_SIZE                     equ 0001h
DMAnDCNTL_DCNT0_LENGTH                   equ 0001h
DMAnDCNTL_DCNT0_MASK                     equ 0001h
DMAnDCNTL_DCNT1_POSN                     equ 0001h
DMAnDCNTL_DCNT1_POSITION                 equ 0001h
DMAnDCNTL_DCNT1_SIZE                     equ 0001h
DMAnDCNTL_DCNT1_LENGTH                   equ 0001h
DMAnDCNTL_DCNT1_MASK                     equ 0002h
DMAnDCNTL_DCNT2_POSN                     equ 0002h
DMAnDCNTL_DCNT2_POSITION                 equ 0002h
DMAnDCNTL_DCNT2_SIZE                     equ 0001h
DMAnDCNTL_DCNT2_LENGTH                   equ 0001h
DMAnDCNTL_DCNT2_MASK                     equ 0004h
DMAnDCNTL_DCNT3_POSN                     equ 0003h
DMAnDCNTL_DCNT3_POSITION                 equ 0003h
DMAnDCNTL_DCNT3_SIZE                     equ 0001h
DMAnDCNTL_DCNT3_LENGTH                   equ 0001h
DMAnDCNTL_DCNT3_MASK                     equ 0008h
DMAnDCNTL_DCNT4_POSN                     equ 0004h
DMAnDCNTL_DCNT4_POSITION                 equ 0004h
DMAnDCNTL_DCNT4_SIZE                     equ 0001h
DMAnDCNTL_DCNT4_LENGTH                   equ 0001h
DMAnDCNTL_DCNT4_MASK                     equ 0010h
DMAnDCNTL_DCNT5_POSN                     equ 0005h
DMAnDCNTL_DCNT5_POSITION                 equ 0005h
DMAnDCNTL_DCNT5_SIZE                     equ 0001h
DMAnDCNTL_DCNT5_LENGTH                   equ 0001h
DMAnDCNTL_DCNT5_MASK                     equ 0020h
DMAnDCNTL_DCNT6_POSN                     equ 0006h
DMAnDCNTL_DCNT6_POSITION                 equ 0006h
DMAnDCNTL_DCNT6_SIZE                     equ 0001h
DMAnDCNTL_DCNT6_LENGTH                   equ 0001h
DMAnDCNTL_DCNT6_MASK                     equ 0040h
DMAnDCNTL_DCNT7_POSN                     equ 0007h
DMAnDCNTL_DCNT7_POSITION                 equ 0007h
DMAnDCNTL_DCNT7_SIZE                     equ 0001h
DMAnDCNTL_DCNT7_LENGTH                   equ 0001h
DMAnDCNTL_DCNT7_MASK                     equ 0080h

// Register: DMAnDCNTH
#define DMAnDCNTH DMAnDCNTH
DMAnDCNTH                                equ 00EBh
// bitfield definitions
DMAnDCNTH_DCNT_POSN                      equ 0000h
DMAnDCNTH_DCNT_POSITION                  equ 0000h
DMAnDCNTH_DCNT_SIZE                      equ 0008h
DMAnDCNTH_DCNT_LENGTH                    equ 0008h
DMAnDCNTH_DCNT_MASK                      equ 00FFh
DMAnDCNTH_DCNT8_POSN                     equ 0000h
DMAnDCNTH_DCNT8_POSITION                 equ 0000h
DMAnDCNTH_DCNT8_SIZE                     equ 0001h
DMAnDCNTH_DCNT8_LENGTH                   equ 0001h
DMAnDCNTH_DCNT8_MASK                     equ 0001h
DMAnDCNTH_DCNT9_POSN                     equ 0001h
DMAnDCNTH_DCNT9_POSITION                 equ 0001h
DMAnDCNTH_DCNT9_SIZE                     equ 0001h
DMAnDCNTH_DCNT9_LENGTH                   equ 0001h
DMAnDCNTH_DCNT9_MASK                     equ 0002h
DMAnDCNTH_DCNT10_POSN                    equ 0002h
DMAnDCNTH_DCNT10_POSITION                equ 0002h
DMAnDCNTH_DCNT10_SIZE                    equ 0001h
DMAnDCNTH_DCNT10_LENGTH                  equ 0001h
DMAnDCNTH_DCNT10_MASK                    equ 0004h
DMAnDCNTH_DCNT11_POSN                    equ 0003h
DMAnDCNTH_DCNT11_POSITION                equ 0003h
DMAnDCNTH_DCNT11_SIZE                    equ 0001h
DMAnDCNTH_DCNT11_LENGTH                  equ 0001h
DMAnDCNTH_DCNT11_MASK                    equ 0008h

// Register: DMAnDPTR
#define DMAnDPTR DMAnDPTR
DMAnDPTR                                 equ 00ECh

// Register: DMAnDPTRL
#define DMAnDPTRL DMAnDPTRL
DMAnDPTRL                                equ 00ECh
// bitfield definitions
DMAnDPTRL_DPTR_POSN                      equ 0000h
DMAnDPTRL_DPTR_POSITION                  equ 0000h
DMAnDPTRL_DPTR_SIZE                      equ 0008h
DMAnDPTRL_DPTR_LENGTH                    equ 0008h
DMAnDPTRL_DPTR_MASK                      equ 00FFh
DMAnDPTRL_DPTR0_POSN                     equ 0000h
DMAnDPTRL_DPTR0_POSITION                 equ 0000h
DMAnDPTRL_DPTR0_SIZE                     equ 0001h
DMAnDPTRL_DPTR0_LENGTH                   equ 0001h
DMAnDPTRL_DPTR0_MASK                     equ 0001h
DMAnDPTRL_DPTR1_POSN                     equ 0001h
DMAnDPTRL_DPTR1_POSITION                 equ 0001h
DMAnDPTRL_DPTR1_SIZE                     equ 0001h
DMAnDPTRL_DPTR1_LENGTH                   equ 0001h
DMAnDPTRL_DPTR1_MASK                     equ 0002h
DMAnDPTRL_DPTR2_POSN                     equ 0002h
DMAnDPTRL_DPTR2_POSITION                 equ 0002h
DMAnDPTRL_DPTR2_SIZE                     equ 0001h
DMAnDPTRL_DPTR2_LENGTH                   equ 0001h
DMAnDPTRL_DPTR2_MASK                     equ 0004h
DMAnDPTRL_DPTR3_POSN                     equ 0003h
DMAnDPTRL_DPTR3_POSITION                 equ 0003h
DMAnDPTRL_DPTR3_SIZE                     equ 0001h
DMAnDPTRL_DPTR3_LENGTH                   equ 0001h
DMAnDPTRL_DPTR3_MASK                     equ 0008h
DMAnDPTRL_DPTR4_POSN                     equ 0004h
DMAnDPTRL_DPTR4_POSITION                 equ 0004h
DMAnDPTRL_DPTR4_SIZE                     equ 0001h
DMAnDPTRL_DPTR4_LENGTH                   equ 0001h
DMAnDPTRL_DPTR4_MASK                     equ 0010h
DMAnDPTRL_DPTR5_POSN                     equ 0005h
DMAnDPTRL_DPTR5_POSITION                 equ 0005h
DMAnDPTRL_DPTR5_SIZE                     equ 0001h
DMAnDPTRL_DPTR5_LENGTH                   equ 0001h
DMAnDPTRL_DPTR5_MASK                     equ 0020h
DMAnDPTRL_DPTR6_POSN                     equ 0006h
DMAnDPTRL_DPTR6_POSITION                 equ 0006h
DMAnDPTRL_DPTR6_SIZE                     equ 0001h
DMAnDPTRL_DPTR6_LENGTH                   equ 0001h
DMAnDPTRL_DPTR6_MASK                     equ 0040h
DMAnDPTRL_DPTR7_POSN                     equ 0007h
DMAnDPTRL_DPTR7_POSITION                 equ 0007h
DMAnDPTRL_DPTR7_SIZE                     equ 0001h
DMAnDPTRL_DPTR7_LENGTH                   equ 0001h
DMAnDPTRL_DPTR7_MASK                     equ 0080h

// Register: DMAnDPTRH
#define DMAnDPTRH DMAnDPTRH
DMAnDPTRH                                equ 00EDh
// bitfield definitions
DMAnDPTRH_DPTR_POSN                      equ 0000h
DMAnDPTRH_DPTR_POSITION                  equ 0000h
DMAnDPTRH_DPTR_SIZE                      equ 0008h
DMAnDPTRH_DPTR_LENGTH                    equ 0008h
DMAnDPTRH_DPTR_MASK                      equ 00FFh
DMAnDPTRH_DPTR8_POSN                     equ 0000h
DMAnDPTRH_DPTR8_POSITION                 equ 0000h
DMAnDPTRH_DPTR8_SIZE                     equ 0001h
DMAnDPTRH_DPTR8_LENGTH                   equ 0001h
DMAnDPTRH_DPTR8_MASK                     equ 0001h
DMAnDPTRH_DPTR9_POSN                     equ 0001h
DMAnDPTRH_DPTR9_POSITION                 equ 0001h
DMAnDPTRH_DPTR9_SIZE                     equ 0001h
DMAnDPTRH_DPTR9_LENGTH                   equ 0001h
DMAnDPTRH_DPTR9_MASK                     equ 0002h
DMAnDPTRH_DPTR10_POSN                    equ 0002h
DMAnDPTRH_DPTR10_POSITION                equ 0002h
DMAnDPTRH_DPTR10_SIZE                    equ 0001h
DMAnDPTRH_DPTR10_LENGTH                  equ 0001h
DMAnDPTRH_DPTR10_MASK                    equ 0004h
DMAnDPTRH_DPTR11_POSN                    equ 0003h
DMAnDPTRH_DPTR11_POSITION                equ 0003h
DMAnDPTRH_DPTR11_SIZE                    equ 0001h
DMAnDPTRH_DPTR11_LENGTH                  equ 0001h
DMAnDPTRH_DPTR11_MASK                    equ 0008h
DMAnDPTRH_DPTR12_POSN                    equ 0004h
DMAnDPTRH_DPTR12_POSITION                equ 0004h
DMAnDPTRH_DPTR12_SIZE                    equ 0001h
DMAnDPTRH_DPTR12_LENGTH                  equ 0001h
DMAnDPTRH_DPTR12_MASK                    equ 0010h
DMAnDPTRH_DPTR13_POSN                    equ 0005h
DMAnDPTRH_DPTR13_POSITION                equ 0005h
DMAnDPTRH_DPTR13_SIZE                    equ 0001h
DMAnDPTRH_DPTR13_LENGTH                  equ 0001h
DMAnDPTRH_DPTR13_MASK                    equ 0020h
DMAnDPTRH_DPTR14_POSN                    equ 0006h
DMAnDPTRH_DPTR14_POSITION                equ 0006h
DMAnDPTRH_DPTR14_SIZE                    equ 0001h
DMAnDPTRH_DPTR14_LENGTH                  equ 0001h
DMAnDPTRH_DPTR14_MASK                    equ 0040h
DMAnDPTRH_DPTR15_POSN                    equ 0007h
DMAnDPTRH_DPTR15_POSITION                equ 0007h
DMAnDPTRH_DPTR15_SIZE                    equ 0001h
DMAnDPTRH_DPTR15_LENGTH                  equ 0001h
DMAnDPTRH_DPTR15_MASK                    equ 0080h

// Register: DMAnDSZ
#define DMAnDSZ DMAnDSZ
DMAnDSZ                                  equ 00EEh

// Register: DMAnDSZL
#define DMAnDSZL DMAnDSZL
DMAnDSZL                                 equ 00EEh
// bitfield definitions
DMAnDSZL_DSZ_POSN                        equ 0000h
DMAnDSZL_DSZ_POSITION                    equ 0000h
DMAnDSZL_DSZ_SIZE                        equ 0008h
DMAnDSZL_DSZ_LENGTH                      equ 0008h
DMAnDSZL_DSZ_MASK                        equ 00FFh
DMAnDSZL_DSZ0_POSN                       equ 0000h
DMAnDSZL_DSZ0_POSITION                   equ 0000h
DMAnDSZL_DSZ0_SIZE                       equ 0001h
DMAnDSZL_DSZ0_LENGTH                     equ 0001h
DMAnDSZL_DSZ0_MASK                       equ 0001h
DMAnDSZL_DSZ1_POSN                       equ 0001h
DMAnDSZL_DSZ1_POSITION                   equ 0001h
DMAnDSZL_DSZ1_SIZE                       equ 0001h
DMAnDSZL_DSZ1_LENGTH                     equ 0001h
DMAnDSZL_DSZ1_MASK                       equ 0002h
DMAnDSZL_DSZ2_POSN                       equ 0002h
DMAnDSZL_DSZ2_POSITION                   equ 0002h
DMAnDSZL_DSZ2_SIZE                       equ 0001h
DMAnDSZL_DSZ2_LENGTH                     equ 0001h
DMAnDSZL_DSZ2_MASK                       equ 0004h
DMAnDSZL_DSZ3_POSN                       equ 0003h
DMAnDSZL_DSZ3_POSITION                   equ 0003h
DMAnDSZL_DSZ3_SIZE                       equ 0001h
DMAnDSZL_DSZ3_LENGTH                     equ 0001h
DMAnDSZL_DSZ3_MASK                       equ 0008h
DMAnDSZL_DSZ4_POSN                       equ 0004h
DMAnDSZL_DSZ4_POSITION                   equ 0004h
DMAnDSZL_DSZ4_SIZE                       equ 0001h
DMAnDSZL_DSZ4_LENGTH                     equ 0001h
DMAnDSZL_DSZ4_MASK                       equ 0010h
DMAnDSZL_DSZ5_POSN                       equ 0005h
DMAnDSZL_DSZ5_POSITION                   equ 0005h
DMAnDSZL_DSZ5_SIZE                       equ 0001h
DMAnDSZL_DSZ5_LENGTH                     equ 0001h
DMAnDSZL_DSZ5_MASK                       equ 0020h
DMAnDSZL_DSZ6_POSN                       equ 0006h
DMAnDSZL_DSZ6_POSITION                   equ 0006h
DMAnDSZL_DSZ6_SIZE                       equ 0001h
DMAnDSZL_DSZ6_LENGTH                     equ 0001h
DMAnDSZL_DSZ6_MASK                       equ 0040h
DMAnDSZL_DSZ7_POSN                       equ 0007h
DMAnDSZL_DSZ7_POSITION                   equ 0007h
DMAnDSZL_DSZ7_SIZE                       equ 0001h
DMAnDSZL_DSZ7_LENGTH                     equ 0001h
DMAnDSZL_DSZ7_MASK                       equ 0080h

// Register: DMAnDSZH
#define DMAnDSZH DMAnDSZH
DMAnDSZH                                 equ 00EFh
// bitfield definitions
DMAnDSZH_DSZ_POSN                        equ 0000h
DMAnDSZH_DSZ_POSITION                    equ 0000h
DMAnDSZH_DSZ_SIZE                        equ 0008h
DMAnDSZH_DSZ_LENGTH                      equ 0008h
DMAnDSZH_DSZ_MASK                        equ 00FFh
DMAnDSZH_DSZ8_POSN                       equ 0000h
DMAnDSZH_DSZ8_POSITION                   equ 0000h
DMAnDSZH_DSZ8_SIZE                       equ 0001h
DMAnDSZH_DSZ8_LENGTH                     equ 0001h
DMAnDSZH_DSZ8_MASK                       equ 0001h
DMAnDSZH_DSZ9_POSN                       equ 0001h
DMAnDSZH_DSZ9_POSITION                   equ 0001h
DMAnDSZH_DSZ9_SIZE                       equ 0001h
DMAnDSZH_DSZ9_LENGTH                     equ 0001h
DMAnDSZH_DSZ9_MASK                       equ 0002h
DMAnDSZH_DSZ10_POSN                      equ 0002h
DMAnDSZH_DSZ10_POSITION                  equ 0002h
DMAnDSZH_DSZ10_SIZE                      equ 0001h
DMAnDSZH_DSZ10_LENGTH                    equ 0001h
DMAnDSZH_DSZ10_MASK                      equ 0004h
DMAnDSZH_DSZ11_POSN                      equ 0003h
DMAnDSZH_DSZ11_POSITION                  equ 0003h
DMAnDSZH_DSZ11_SIZE                      equ 0001h
DMAnDSZH_DSZ11_LENGTH                    equ 0001h
DMAnDSZH_DSZ11_MASK                      equ 0008h

// Register: DMAnDSA
#define DMAnDSA DMAnDSA
DMAnDSA                                  equ 00F0h

// Register: DMAnDSAL
#define DMAnDSAL DMAnDSAL
DMAnDSAL                                 equ 00F0h
// bitfield definitions
DMAnDSAL_DSA_POSN                        equ 0000h
DMAnDSAL_DSA_POSITION                    equ 0000h
DMAnDSAL_DSA_SIZE                        equ 0008h
DMAnDSAL_DSA_LENGTH                      equ 0008h
DMAnDSAL_DSA_MASK                        equ 00FFh
DMAnDSAL_DSA0_POSN                       equ 0000h
DMAnDSAL_DSA0_POSITION                   equ 0000h
DMAnDSAL_DSA0_SIZE                       equ 0001h
DMAnDSAL_DSA0_LENGTH                     equ 0001h
DMAnDSAL_DSA0_MASK                       equ 0001h
DMAnDSAL_DSA1_POSN                       equ 0001h
DMAnDSAL_DSA1_POSITION                   equ 0001h
DMAnDSAL_DSA1_SIZE                       equ 0001h
DMAnDSAL_DSA1_LENGTH                     equ 0001h
DMAnDSAL_DSA1_MASK                       equ 0002h
DMAnDSAL_DSA2_POSN                       equ 0002h
DMAnDSAL_DSA2_POSITION                   equ 0002h
DMAnDSAL_DSA2_SIZE                       equ 0001h
DMAnDSAL_DSA2_LENGTH                     equ 0001h
DMAnDSAL_DSA2_MASK                       equ 0004h
DMAnDSAL_DSA3_POSN                       equ 0003h
DMAnDSAL_DSA3_POSITION                   equ 0003h
DMAnDSAL_DSA3_SIZE                       equ 0001h
DMAnDSAL_DSA3_LENGTH                     equ 0001h
DMAnDSAL_DSA3_MASK                       equ 0008h
DMAnDSAL_DSA4_POSN                       equ 0004h
DMAnDSAL_DSA4_POSITION                   equ 0004h
DMAnDSAL_DSA4_SIZE                       equ 0001h
DMAnDSAL_DSA4_LENGTH                     equ 0001h
DMAnDSAL_DSA4_MASK                       equ 0010h
DMAnDSAL_DSA5_POSN                       equ 0005h
DMAnDSAL_DSA5_POSITION                   equ 0005h
DMAnDSAL_DSA5_SIZE                       equ 0001h
DMAnDSAL_DSA5_LENGTH                     equ 0001h
DMAnDSAL_DSA5_MASK                       equ 0020h
DMAnDSAL_DSA6_POSN                       equ 0006h
DMAnDSAL_DSA6_POSITION                   equ 0006h
DMAnDSAL_DSA6_SIZE                       equ 0001h
DMAnDSAL_DSA6_LENGTH                     equ 0001h
DMAnDSAL_DSA6_MASK                       equ 0040h
DMAnDSAL_DSA7_POSN                       equ 0007h
DMAnDSAL_DSA7_POSITION                   equ 0007h
DMAnDSAL_DSA7_SIZE                       equ 0001h
DMAnDSAL_DSA7_LENGTH                     equ 0001h
DMAnDSAL_DSA7_MASK                       equ 0080h

// Register: DMAnDSAH
#define DMAnDSAH DMAnDSAH
DMAnDSAH                                 equ 00F1h
// bitfield definitions
DMAnDSAH_DSA_POSN                        equ 0000h
DMAnDSAH_DSA_POSITION                    equ 0000h
DMAnDSAH_DSA_SIZE                        equ 0008h
DMAnDSAH_DSA_LENGTH                      equ 0008h
DMAnDSAH_DSA_MASK                        equ 00FFh
DMAnDSAH_DSA8_POSN                       equ 0000h
DMAnDSAH_DSA8_POSITION                   equ 0000h
DMAnDSAH_DSA8_SIZE                       equ 0001h
DMAnDSAH_DSA8_LENGTH                     equ 0001h
DMAnDSAH_DSA8_MASK                       equ 0001h
DMAnDSAH_DSA9_POSN                       equ 0001h
DMAnDSAH_DSA9_POSITION                   equ 0001h
DMAnDSAH_DSA9_SIZE                       equ 0001h
DMAnDSAH_DSA9_LENGTH                     equ 0001h
DMAnDSAH_DSA9_MASK                       equ 0002h
DMAnDSAH_DSA10_POSN                      equ 0002h
DMAnDSAH_DSA10_POSITION                  equ 0002h
DMAnDSAH_DSA10_SIZE                      equ 0001h
DMAnDSAH_DSA10_LENGTH                    equ 0001h
DMAnDSAH_DSA10_MASK                      equ 0004h
DMAnDSAH_DSA11_POSN                      equ 0003h
DMAnDSAH_DSA11_POSITION                  equ 0003h
DMAnDSAH_DSA11_SIZE                      equ 0001h
DMAnDSAH_DSA11_LENGTH                    equ 0001h
DMAnDSAH_DSA11_MASK                      equ 0008h
DMAnDSAH_DSA12_POSN                      equ 0004h
DMAnDSAH_DSA12_POSITION                  equ 0004h
DMAnDSAH_DSA12_SIZE                      equ 0001h
DMAnDSAH_DSA12_LENGTH                    equ 0001h
DMAnDSAH_DSA12_MASK                      equ 0010h
DMAnDSAH_DSA13_POSN                      equ 0005h
DMAnDSAH_DSA13_POSITION                  equ 0005h
DMAnDSAH_DSA13_SIZE                      equ 0001h
DMAnDSAH_DSA13_LENGTH                    equ 0001h
DMAnDSAH_DSA13_MASK                      equ 0020h
DMAnDSAH_DSA14_POSN                      equ 0006h
DMAnDSAH_DSA14_POSITION                  equ 0006h
DMAnDSAH_DSA14_SIZE                      equ 0001h
DMAnDSAH_DSA14_LENGTH                    equ 0001h
DMAnDSAH_DSA14_MASK                      equ 0040h
DMAnDSAH_DSA15_POSN                      equ 0007h
DMAnDSAH_DSA15_POSITION                  equ 0007h
DMAnDSAH_DSA15_SIZE                      equ 0001h
DMAnDSAH_DSA15_LENGTH                    equ 0001h
DMAnDSAH_DSA15_MASK                      equ 0080h

// Register: DMAnSCNT
#define DMAnSCNT DMAnSCNT
DMAnSCNT                                 equ 00F2h

// Register: DMAnSCNTL
#define DMAnSCNTL DMAnSCNTL
DMAnSCNTL                                equ 00F2h
// bitfield definitions
DMAnSCNTL_SCNT_POSN                      equ 0000h
DMAnSCNTL_SCNT_POSITION                  equ 0000h
DMAnSCNTL_SCNT_SIZE                      equ 0008h
DMAnSCNTL_SCNT_LENGTH                    equ 0008h
DMAnSCNTL_SCNT_MASK                      equ 00FFh
DMAnSCNTL_SCNT0_POSN                     equ 0000h
DMAnSCNTL_SCNT0_POSITION                 equ 0000h
DMAnSCNTL_SCNT0_SIZE                     equ 0001h
DMAnSCNTL_SCNT0_LENGTH                   equ 0001h
DMAnSCNTL_SCNT0_MASK                     equ 0001h
DMAnSCNTL_SCNT1_POSN                     equ 0001h
DMAnSCNTL_SCNT1_POSITION                 equ 0001h
DMAnSCNTL_SCNT1_SIZE                     equ 0001h
DMAnSCNTL_SCNT1_LENGTH                   equ 0001h
DMAnSCNTL_SCNT1_MASK                     equ 0002h
DMAnSCNTL_SCNT2_POSN                     equ 0002h
DMAnSCNTL_SCNT2_POSITION                 equ 0002h
DMAnSCNTL_SCNT2_SIZE                     equ 0001h
DMAnSCNTL_SCNT2_LENGTH                   equ 0001h
DMAnSCNTL_SCNT2_MASK                     equ 0004h
DMAnSCNTL_SCNT3_POSN                     equ 0003h
DMAnSCNTL_SCNT3_POSITION                 equ 0003h
DMAnSCNTL_SCNT3_SIZE                     equ 0001h
DMAnSCNTL_SCNT3_LENGTH                   equ 0001h
DMAnSCNTL_SCNT3_MASK                     equ 0008h
DMAnSCNTL_SCNT4_POSN                     equ 0004h
DMAnSCNTL_SCNT4_POSITION                 equ 0004h
DMAnSCNTL_SCNT4_SIZE                     equ 0001h
DMAnSCNTL_SCNT4_LENGTH                   equ 0001h
DMAnSCNTL_SCNT4_MASK                     equ 0010h
DMAnSCNTL_SCNT5_POSN                     equ 0005h
DMAnSCNTL_SCNT5_POSITION                 equ 0005h
DMAnSCNTL_SCNT5_SIZE                     equ 0001h
DMAnSCNTL_SCNT5_LENGTH                   equ 0001h
DMAnSCNTL_SCNT5_MASK                     equ 0020h
DMAnSCNTL_SCNT6_POSN                     equ 0006h
DMAnSCNTL_SCNT6_POSITION                 equ 0006h
DMAnSCNTL_SCNT6_SIZE                     equ 0001h
DMAnSCNTL_SCNT6_LENGTH                   equ 0001h
DMAnSCNTL_SCNT6_MASK                     equ 0040h
DMAnSCNTL_SCNT7_POSN                     equ 0007h
DMAnSCNTL_SCNT7_POSITION                 equ 0007h
DMAnSCNTL_SCNT7_SIZE                     equ 0001h
DMAnSCNTL_SCNT7_LENGTH                   equ 0001h
DMAnSCNTL_SCNT7_MASK                     equ 0080h

// Register: DMAnSCNTH
#define DMAnSCNTH DMAnSCNTH
DMAnSCNTH                                equ 00F3h
// bitfield definitions
DMAnSCNTH_SCNT_POSN                      equ 0000h
DMAnSCNTH_SCNT_POSITION                  equ 0000h
DMAnSCNTH_SCNT_SIZE                      equ 0008h
DMAnSCNTH_SCNT_LENGTH                    equ 0008h
DMAnSCNTH_SCNT_MASK                      equ 00FFh
DMAnSCNTH_SCNT8_POSN                     equ 0000h
DMAnSCNTH_SCNT8_POSITION                 equ 0000h
DMAnSCNTH_SCNT8_SIZE                     equ 0001h
DMAnSCNTH_SCNT8_LENGTH                   equ 0001h
DMAnSCNTH_SCNT8_MASK                     equ 0001h
DMAnSCNTH_SCNT9_POSN                     equ 0001h
DMAnSCNTH_SCNT9_POSITION                 equ 0001h
DMAnSCNTH_SCNT9_SIZE                     equ 0001h
DMAnSCNTH_SCNT9_LENGTH                   equ 0001h
DMAnSCNTH_SCNT9_MASK                     equ 0002h
DMAnSCNTH_SCNT10_POSN                    equ 0002h
DMAnSCNTH_SCNT10_POSITION                equ 0002h
DMAnSCNTH_SCNT10_SIZE                    equ 0001h
DMAnSCNTH_SCNT10_LENGTH                  equ 0001h
DMAnSCNTH_SCNT10_MASK                    equ 0004h
DMAnSCNTH_SCNT11_POSN                    equ 0003h
DMAnSCNTH_SCNT11_POSITION                equ 0003h
DMAnSCNTH_SCNT11_SIZE                    equ 0001h
DMAnSCNTH_SCNT11_LENGTH                  equ 0001h
DMAnSCNTH_SCNT11_MASK                    equ 0008h

// Register: DMAnSPTR
#define DMAnSPTR DMAnSPTR
DMAnSPTR                                 equ 00F4h

// Register: DMAnSPTRL
#define DMAnSPTRL DMAnSPTRL
DMAnSPTRL                                equ 00F4h
// bitfield definitions
DMAnSPTRL_SPTR_POSN                      equ 0000h
DMAnSPTRL_SPTR_POSITION                  equ 0000h
DMAnSPTRL_SPTR_SIZE                      equ 0008h
DMAnSPTRL_SPTR_LENGTH                    equ 0008h
DMAnSPTRL_SPTR_MASK                      equ 00FFh
DMAnSPTRL_SPTR0_POSN                     equ 0000h
DMAnSPTRL_SPTR0_POSITION                 equ 0000h
DMAnSPTRL_SPTR0_SIZE                     equ 0001h
DMAnSPTRL_SPTR0_LENGTH                   equ 0001h
DMAnSPTRL_SPTR0_MASK                     equ 0001h
DMAnSPTRL_SPTR1_POSN                     equ 0001h
DMAnSPTRL_SPTR1_POSITION                 equ 0001h
DMAnSPTRL_SPTR1_SIZE                     equ 0001h
DMAnSPTRL_SPTR1_LENGTH                   equ 0001h
DMAnSPTRL_SPTR1_MASK                     equ 0002h
DMAnSPTRL_SPTR2_POSN                     equ 0002h
DMAnSPTRL_SPTR2_POSITION                 equ 0002h
DMAnSPTRL_SPTR2_SIZE                     equ 0001h
DMAnSPTRL_SPTR2_LENGTH                   equ 0001h
DMAnSPTRL_SPTR2_MASK                     equ 0004h
DMAnSPTRL_SPTR3_POSN                     equ 0003h
DMAnSPTRL_SPTR3_POSITION                 equ 0003h
DMAnSPTRL_SPTR3_SIZE                     equ 0001h
DMAnSPTRL_SPTR3_LENGTH                   equ 0001h
DMAnSPTRL_SPTR3_MASK                     equ 0008h
DMAnSPTRL_SPTR4_POSN                     equ 0004h
DMAnSPTRL_SPTR4_POSITION                 equ 0004h
DMAnSPTRL_SPTR4_SIZE                     equ 0001h
DMAnSPTRL_SPTR4_LENGTH                   equ 0001h
DMAnSPTRL_SPTR4_MASK                     equ 0010h
DMAnSPTRL_SPTR5_POSN                     equ 0005h
DMAnSPTRL_SPTR5_POSITION                 equ 0005h
DMAnSPTRL_SPTR5_SIZE                     equ 0001h
DMAnSPTRL_SPTR5_LENGTH                   equ 0001h
DMAnSPTRL_SPTR5_MASK                     equ 0020h
DMAnSPTRL_SPTR6_POSN                     equ 0006h
DMAnSPTRL_SPTR6_POSITION                 equ 0006h
DMAnSPTRL_SPTR6_SIZE                     equ 0001h
DMAnSPTRL_SPTR6_LENGTH                   equ 0001h
DMAnSPTRL_SPTR6_MASK                     equ 0040h
DMAnSPTRL_SPTR7_POSN                     equ 0007h
DMAnSPTRL_SPTR7_POSITION                 equ 0007h
DMAnSPTRL_SPTR7_SIZE                     equ 0001h
DMAnSPTRL_SPTR7_LENGTH                   equ 0001h
DMAnSPTRL_SPTR7_MASK                     equ 0080h

// Register: DMAnSPTRH
#define DMAnSPTRH DMAnSPTRH
DMAnSPTRH                                equ 00F5h
// bitfield definitions
DMAnSPTRH_SPTR_POSN                      equ 0000h
DMAnSPTRH_SPTR_POSITION                  equ 0000h
DMAnSPTRH_SPTR_SIZE                      equ 0008h
DMAnSPTRH_SPTR_LENGTH                    equ 0008h
DMAnSPTRH_SPTR_MASK                      equ 00FFh
DMAnSPTRH_SPTR8_POSN                     equ 0000h
DMAnSPTRH_SPTR8_POSITION                 equ 0000h
DMAnSPTRH_SPTR8_SIZE                     equ 0001h
DMAnSPTRH_SPTR8_LENGTH                   equ 0001h
DMAnSPTRH_SPTR8_MASK                     equ 0001h
DMAnSPTRH_SPTR9_POSN                     equ 0001h
DMAnSPTRH_SPTR9_POSITION                 equ 0001h
DMAnSPTRH_SPTR9_SIZE                     equ 0001h
DMAnSPTRH_SPTR9_LENGTH                   equ 0001h
DMAnSPTRH_SPTR9_MASK                     equ 0002h
DMAnSPTRH_SPTR10_POSN                    equ 0002h
DMAnSPTRH_SPTR10_POSITION                equ 0002h
DMAnSPTRH_SPTR10_SIZE                    equ 0001h
DMAnSPTRH_SPTR10_LENGTH                  equ 0001h
DMAnSPTRH_SPTR10_MASK                    equ 0004h
DMAnSPTRH_SPTR11_POSN                    equ 0003h
DMAnSPTRH_SPTR11_POSITION                equ 0003h
DMAnSPTRH_SPTR11_SIZE                    equ 0001h
DMAnSPTRH_SPTR11_LENGTH                  equ 0001h
DMAnSPTRH_SPTR11_MASK                    equ 0008h
DMAnSPTRH_SPTR12_POSN                    equ 0004h
DMAnSPTRH_SPTR12_POSITION                equ 0004h
DMAnSPTRH_SPTR12_SIZE                    equ 0001h
DMAnSPTRH_SPTR12_LENGTH                  equ 0001h
DMAnSPTRH_SPTR12_MASK                    equ 0010h
DMAnSPTRH_SPTR13_POSN                    equ 0005h
DMAnSPTRH_SPTR13_POSITION                equ 0005h
DMAnSPTRH_SPTR13_SIZE                    equ 0001h
DMAnSPTRH_SPTR13_LENGTH                  equ 0001h
DMAnSPTRH_SPTR13_MASK                    equ 0020h
DMAnSPTRH_SPTR14_POSN                    equ 0006h
DMAnSPTRH_SPTR14_POSITION                equ 0006h
DMAnSPTRH_SPTR14_SIZE                    equ 0001h
DMAnSPTRH_SPTR14_LENGTH                  equ 0001h
DMAnSPTRH_SPTR14_MASK                    equ 0040h
DMAnSPTRH_SPTR15_POSN                    equ 0007h
DMAnSPTRH_SPTR15_POSITION                equ 0007h
DMAnSPTRH_SPTR15_SIZE                    equ 0001h
DMAnSPTRH_SPTR15_LENGTH                  equ 0001h
DMAnSPTRH_SPTR15_MASK                    equ 0080h

// Register: DMAnSPTRU
#define DMAnSPTRU DMAnSPTRU
DMAnSPTRU                                equ 00F6h
// bitfield definitions
DMAnSPTRU_SPTR_POSN                      equ 0000h
DMAnSPTRU_SPTR_POSITION                  equ 0000h
DMAnSPTRU_SPTR_SIZE                      equ 0008h
DMAnSPTRU_SPTR_LENGTH                    equ 0008h
DMAnSPTRU_SPTR_MASK                      equ 00FFh
DMAnSPTRU_SPTR16_POSN                    equ 0000h
DMAnSPTRU_SPTR16_POSITION                equ 0000h
DMAnSPTRU_SPTR16_SIZE                    equ 0001h
DMAnSPTRU_SPTR16_LENGTH                  equ 0001h
DMAnSPTRU_SPTR16_MASK                    equ 0001h
DMAnSPTRU_SPTR17_POSN                    equ 0001h
DMAnSPTRU_SPTR17_POSITION                equ 0001h
DMAnSPTRU_SPTR17_SIZE                    equ 0001h
DMAnSPTRU_SPTR17_LENGTH                  equ 0001h
DMAnSPTRU_SPTR17_MASK                    equ 0002h
DMAnSPTRU_SPTR18_POSN                    equ 0002h
DMAnSPTRU_SPTR18_POSITION                equ 0002h
DMAnSPTRU_SPTR18_SIZE                    equ 0001h
DMAnSPTRU_SPTR18_LENGTH                  equ 0001h
DMAnSPTRU_SPTR18_MASK                    equ 0004h
DMAnSPTRU_SPTR19_POSN                    equ 0003h
DMAnSPTRU_SPTR19_POSITION                equ 0003h
DMAnSPTRU_SPTR19_SIZE                    equ 0001h
DMAnSPTRU_SPTR19_LENGTH                  equ 0001h
DMAnSPTRU_SPTR19_MASK                    equ 0008h
DMAnSPTRU_SPTR20_POSN                    equ 0004h
DMAnSPTRU_SPTR20_POSITION                equ 0004h
DMAnSPTRU_SPTR20_SIZE                    equ 0001h
DMAnSPTRU_SPTR20_LENGTH                  equ 0001h
DMAnSPTRU_SPTR20_MASK                    equ 0010h
DMAnSPTRU_SPTR21_POSN                    equ 0005h
DMAnSPTRU_SPTR21_POSITION                equ 0005h
DMAnSPTRU_SPTR21_SIZE                    equ 0001h
DMAnSPTRU_SPTR21_LENGTH                  equ 0001h
DMAnSPTRU_SPTR21_MASK                    equ 0020h

// Register: DMAnSSZ
#define DMAnSSZ DMAnSSZ
DMAnSSZ                                  equ 00F7h

// Register: DMAnSSZL
#define DMAnSSZL DMAnSSZL
DMAnSSZL                                 equ 00F7h
// bitfield definitions
DMAnSSZL_SSZ_POSN                        equ 0000h
DMAnSSZL_SSZ_POSITION                    equ 0000h
DMAnSSZL_SSZ_SIZE                        equ 0008h
DMAnSSZL_SSZ_LENGTH                      equ 0008h
DMAnSSZL_SSZ_MASK                        equ 00FFh
DMAnSSZL_SSZ0_POSN                       equ 0000h
DMAnSSZL_SSZ0_POSITION                   equ 0000h
DMAnSSZL_SSZ0_SIZE                       equ 0001h
DMAnSSZL_SSZ0_LENGTH                     equ 0001h
DMAnSSZL_SSZ0_MASK                       equ 0001h
DMAnSSZL_SSZ1_POSN                       equ 0001h
DMAnSSZL_SSZ1_POSITION                   equ 0001h
DMAnSSZL_SSZ1_SIZE                       equ 0001h
DMAnSSZL_SSZ1_LENGTH                     equ 0001h
DMAnSSZL_SSZ1_MASK                       equ 0002h
DMAnSSZL_SSZ2_POSN                       equ 0002h
DMAnSSZL_SSZ2_POSITION                   equ 0002h
DMAnSSZL_SSZ2_SIZE                       equ 0001h
DMAnSSZL_SSZ2_LENGTH                     equ 0001h
DMAnSSZL_SSZ2_MASK                       equ 0004h
DMAnSSZL_SSZ3_POSN                       equ 0003h
DMAnSSZL_SSZ3_POSITION                   equ 0003h
DMAnSSZL_SSZ3_SIZE                       equ 0001h
DMAnSSZL_SSZ3_LENGTH                     equ 0001h
DMAnSSZL_SSZ3_MASK                       equ 0008h
DMAnSSZL_SSZ4_POSN                       equ 0004h
DMAnSSZL_SSZ4_POSITION                   equ 0004h
DMAnSSZL_SSZ4_SIZE                       equ 0001h
DMAnSSZL_SSZ4_LENGTH                     equ 0001h
DMAnSSZL_SSZ4_MASK                       equ 0010h
DMAnSSZL_SSZ5_POSN                       equ 0005h
DMAnSSZL_SSZ5_POSITION                   equ 0005h
DMAnSSZL_SSZ5_SIZE                       equ 0001h
DMAnSSZL_SSZ5_LENGTH                     equ 0001h
DMAnSSZL_SSZ5_MASK                       equ 0020h
DMAnSSZL_SSZ6_POSN                       equ 0006h
DMAnSSZL_SSZ6_POSITION                   equ 0006h
DMAnSSZL_SSZ6_SIZE                       equ 0001h
DMAnSSZL_SSZ6_LENGTH                     equ 0001h
DMAnSSZL_SSZ6_MASK                       equ 0040h
DMAnSSZL_SSZ7_POSN                       equ 0007h
DMAnSSZL_SSZ7_POSITION                   equ 0007h
DMAnSSZL_SSZ7_SIZE                       equ 0001h
DMAnSSZL_SSZ7_LENGTH                     equ 0001h
DMAnSSZL_SSZ7_MASK                       equ 0080h

// Register: DMAnSSZH
#define DMAnSSZH DMAnSSZH
DMAnSSZH                                 equ 00F8h
// bitfield definitions
DMAnSSZH_SSZ_POSN                        equ 0000h
DMAnSSZH_SSZ_POSITION                    equ 0000h
DMAnSSZH_SSZ_SIZE                        equ 0008h
DMAnSSZH_SSZ_LENGTH                      equ 0008h
DMAnSSZH_SSZ_MASK                        equ 00FFh
DMAnSSZH_SSZ8_POSN                       equ 0000h
DMAnSSZH_SSZ8_POSITION                   equ 0000h
DMAnSSZH_SSZ8_SIZE                       equ 0001h
DMAnSSZH_SSZ8_LENGTH                     equ 0001h
DMAnSSZH_SSZ8_MASK                       equ 0001h
DMAnSSZH_SSZ9_POSN                       equ 0001h
DMAnSSZH_SSZ9_POSITION                   equ 0001h
DMAnSSZH_SSZ9_SIZE                       equ 0001h
DMAnSSZH_SSZ9_LENGTH                     equ 0001h
DMAnSSZH_SSZ9_MASK                       equ 0002h
DMAnSSZH_SSZ10_POSN                      equ 0002h
DMAnSSZH_SSZ10_POSITION                  equ 0002h
DMAnSSZH_SSZ10_SIZE                      equ 0001h
DMAnSSZH_SSZ10_LENGTH                    equ 0001h
DMAnSSZH_SSZ10_MASK                      equ 0004h
DMAnSSZH_SSZ11_POSN                      equ 0003h
DMAnSSZH_SSZ11_POSITION                  equ 0003h
DMAnSSZH_SSZ11_SIZE                      equ 0001h
DMAnSSZH_SSZ11_LENGTH                    equ 0001h
DMAnSSZH_SSZ11_MASK                      equ 0008h

// Register: DMAnSSA
#define DMAnSSA DMAnSSA
DMAnSSA                                  equ 00F9h

// Register: DMAnSSAL
#define DMAnSSAL DMAnSSAL
DMAnSSAL                                 equ 00F9h
// bitfield definitions
DMAnSSAL_SSA_POSN                        equ 0000h
DMAnSSAL_SSA_POSITION                    equ 0000h
DMAnSSAL_SSA_SIZE                        equ 0008h
DMAnSSAL_SSA_LENGTH                      equ 0008h
DMAnSSAL_SSA_MASK                        equ 00FFh
DMAnSSAL_SSA0_POSN                       equ 0000h
DMAnSSAL_SSA0_POSITION                   equ 0000h
DMAnSSAL_SSA0_SIZE                       equ 0001h
DMAnSSAL_SSA0_LENGTH                     equ 0001h
DMAnSSAL_SSA0_MASK                       equ 0001h
DMAnSSAL_SSA1_POSN                       equ 0001h
DMAnSSAL_SSA1_POSITION                   equ 0001h
DMAnSSAL_SSA1_SIZE                       equ 0001h
DMAnSSAL_SSA1_LENGTH                     equ 0001h
DMAnSSAL_SSA1_MASK                       equ 0002h
DMAnSSAL_SSA2_POSN                       equ 0002h
DMAnSSAL_SSA2_POSITION                   equ 0002h
DMAnSSAL_SSA2_SIZE                       equ 0001h
DMAnSSAL_SSA2_LENGTH                     equ 0001h
DMAnSSAL_SSA2_MASK                       equ 0004h
DMAnSSAL_SSA3_POSN                       equ 0003h
DMAnSSAL_SSA3_POSITION                   equ 0003h
DMAnSSAL_SSA3_SIZE                       equ 0001h
DMAnSSAL_SSA3_LENGTH                     equ 0001h
DMAnSSAL_SSA3_MASK                       equ 0008h
DMAnSSAL_SSA4_POSN                       equ 0004h
DMAnSSAL_SSA4_POSITION                   equ 0004h
DMAnSSAL_SSA4_SIZE                       equ 0001h
DMAnSSAL_SSA4_LENGTH                     equ 0001h
DMAnSSAL_SSA4_MASK                       equ 0010h
DMAnSSAL_SSA5_POSN                       equ 0005h
DMAnSSAL_SSA5_POSITION                   equ 0005h
DMAnSSAL_SSA5_SIZE                       equ 0001h
DMAnSSAL_SSA5_LENGTH                     equ 0001h
DMAnSSAL_SSA5_MASK                       equ 0020h
DMAnSSAL_SSA6_POSN                       equ 0006h
DMAnSSAL_SSA6_POSITION                   equ 0006h
DMAnSSAL_SSA6_SIZE                       equ 0001h
DMAnSSAL_SSA6_LENGTH                     equ 0001h
DMAnSSAL_SSA6_MASK                       equ 0040h
DMAnSSAL_SSA7_POSN                       equ 0007h
DMAnSSAL_SSA7_POSITION                   equ 0007h
DMAnSSAL_SSA7_SIZE                       equ 0001h
DMAnSSAL_SSA7_LENGTH                     equ 0001h
DMAnSSAL_SSA7_MASK                       equ 0080h

// Register: DMAnSSAH
#define DMAnSSAH DMAnSSAH
DMAnSSAH                                 equ 00FAh
// bitfield definitions
DMAnSSAH_SSA_POSN                        equ 0000h
DMAnSSAH_SSA_POSITION                    equ 0000h
DMAnSSAH_SSA_SIZE                        equ 0008h
DMAnSSAH_SSA_LENGTH                      equ 0008h
DMAnSSAH_SSA_MASK                        equ 00FFh
DMAnSSAH_SSA8_POSN                       equ 0000h
DMAnSSAH_SSA8_POSITION                   equ 0000h
DMAnSSAH_SSA8_SIZE                       equ 0001h
DMAnSSAH_SSA8_LENGTH                     equ 0001h
DMAnSSAH_SSA8_MASK                       equ 0001h
DMAnSSAH_SSA9_POSN                       equ 0001h
DMAnSSAH_SSA9_POSITION                   equ 0001h
DMAnSSAH_SSA9_SIZE                       equ 0001h
DMAnSSAH_SSA9_LENGTH                     equ 0001h
DMAnSSAH_SSA9_MASK                       equ 0002h
DMAnSSAH_SSA10_POSN                      equ 0002h
DMAnSSAH_SSA10_POSITION                  equ 0002h
DMAnSSAH_SSA10_SIZE                      equ 0001h
DMAnSSAH_SSA10_LENGTH                    equ 0001h
DMAnSSAH_SSA10_MASK                      equ 0004h
DMAnSSAH_SSA11_POSN                      equ 0003h
DMAnSSAH_SSA11_POSITION                  equ 0003h
DMAnSSAH_SSA11_SIZE                      equ 0001h
DMAnSSAH_SSA11_LENGTH                    equ 0001h
DMAnSSAH_SSA11_MASK                      equ 0008h
DMAnSSAH_SSA12_POSN                      equ 0004h
DMAnSSAH_SSA12_POSITION                  equ 0004h
DMAnSSAH_SSA12_SIZE                      equ 0001h
DMAnSSAH_SSA12_LENGTH                    equ 0001h
DMAnSSAH_SSA12_MASK                      equ 0010h
DMAnSSAH_SSA13_POSN                      equ 0005h
DMAnSSAH_SSA13_POSITION                  equ 0005h
DMAnSSAH_SSA13_SIZE                      equ 0001h
DMAnSSAH_SSA13_LENGTH                    equ 0001h
DMAnSSAH_SSA13_MASK                      equ 0020h
DMAnSSAH_SSA14_POSN                      equ 0006h
DMAnSSAH_SSA14_POSITION                  equ 0006h
DMAnSSAH_SSA14_SIZE                      equ 0001h
DMAnSSAH_SSA14_LENGTH                    equ 0001h
DMAnSSAH_SSA14_MASK                      equ 0040h
DMAnSSAH_SSA15_POSN                      equ 0007h
DMAnSSAH_SSA15_POSITION                  equ 0007h
DMAnSSAH_SSA15_SIZE                      equ 0001h
DMAnSSAH_SSA15_LENGTH                    equ 0001h
DMAnSSAH_SSA15_MASK                      equ 0080h

// Register: DMAnSSAU
#define DMAnSSAU DMAnSSAU
DMAnSSAU                                 equ 00FBh
// bitfield definitions
DMAnSSAU_SSA_POSN                        equ 0000h
DMAnSSAU_SSA_POSITION                    equ 0000h
DMAnSSAU_SSA_SIZE                        equ 0008h
DMAnSSAU_SSA_LENGTH                      equ 0008h
DMAnSSAU_SSA_MASK                        equ 00FFh
DMAnSSAU_SSA16_POSN                      equ 0000h
DMAnSSAU_SSA16_POSITION                  equ 0000h
DMAnSSAU_SSA16_SIZE                      equ 0001h
DMAnSSAU_SSA16_LENGTH                    equ 0001h
DMAnSSAU_SSA16_MASK                      equ 0001h
DMAnSSAU_SSA17_POSN                      equ 0001h
DMAnSSAU_SSA17_POSITION                  equ 0001h
DMAnSSAU_SSA17_SIZE                      equ 0001h
DMAnSSAU_SSA17_LENGTH                    equ 0001h
DMAnSSAU_SSA17_MASK                      equ 0002h
DMAnSSAU_SSA18_POSN                      equ 0002h
DMAnSSAU_SSA18_POSITION                  equ 0002h
DMAnSSAU_SSA18_SIZE                      equ 0001h
DMAnSSAU_SSA18_LENGTH                    equ 0001h
DMAnSSAU_SSA18_MASK                      equ 0004h
DMAnSSAU_SSA19_POSN                      equ 0003h
DMAnSSAU_SSA19_POSITION                  equ 0003h
DMAnSSAU_SSA19_SIZE                      equ 0001h
DMAnSSAU_SSA19_LENGTH                    equ 0001h
DMAnSSAU_SSA19_MASK                      equ 0008h
DMAnSSAU_SSA20_POSN                      equ 0004h
DMAnSSAU_SSA20_POSITION                  equ 0004h
DMAnSSAU_SSA20_SIZE                      equ 0001h
DMAnSSAU_SSA20_LENGTH                    equ 0001h
DMAnSSAU_SSA20_MASK                      equ 0010h
DMAnSSAU_SSA21_POSN                      equ 0005h
DMAnSSAU_SSA21_POSITION                  equ 0005h
DMAnSSAU_SSA21_SIZE                      equ 0001h
DMAnSSAU_SSA21_LENGTH                    equ 0001h
DMAnSSAU_SSA21_MASK                      equ 0020h

// Register: DMAnCON0
#define DMAnCON0 DMAnCON0
DMAnCON0                                 equ 00FCh
// bitfield definitions
DMAnCON0_XIP_POSN                        equ 0000h
DMAnCON0_XIP_POSITION                    equ 0000h
DMAnCON0_XIP_SIZE                        equ 0001h
DMAnCON0_XIP_LENGTH                      equ 0001h
DMAnCON0_XIP_MASK                        equ 0001h
DMAnCON0_AIRQEN_POSN                     equ 0002h
DMAnCON0_AIRQEN_POSITION                 equ 0002h
DMAnCON0_AIRQEN_SIZE                     equ 0001h
DMAnCON0_AIRQEN_LENGTH                   equ 0001h
DMAnCON0_AIRQEN_MASK                     equ 0004h
DMAnCON0_DGO_POSN                        equ 0005h
DMAnCON0_DGO_POSITION                    equ 0005h
DMAnCON0_DGO_SIZE                        equ 0001h
DMAnCON0_DGO_LENGTH                      equ 0001h
DMAnCON0_DGO_MASK                        equ 0020h
DMAnCON0_SIRQEN_POSN                     equ 0006h
DMAnCON0_SIRQEN_POSITION                 equ 0006h
DMAnCON0_SIRQEN_SIZE                     equ 0001h
DMAnCON0_SIRQEN_LENGTH                   equ 0001h
DMAnCON0_SIRQEN_MASK                     equ 0040h
DMAnCON0_EN_POSN                         equ 0007h
DMAnCON0_EN_POSITION                     equ 0007h
DMAnCON0_EN_SIZE                         equ 0001h
DMAnCON0_EN_LENGTH                       equ 0001h
DMAnCON0_EN_MASK                         equ 0080h

// Register: DMAnCON1
#define DMAnCON1 DMAnCON1
DMAnCON1                                 equ 00FDh
// bitfield definitions
DMAnCON1_SSTP_POSN                       equ 0000h
DMAnCON1_SSTP_POSITION                   equ 0000h
DMAnCON1_SSTP_SIZE                       equ 0001h
DMAnCON1_SSTP_LENGTH                     equ 0001h
DMAnCON1_SSTP_MASK                       equ 0001h
DMAnCON1_SMODE_POSN                      equ 0001h
DMAnCON1_SMODE_POSITION                  equ 0001h
DMAnCON1_SMODE_SIZE                      equ 0002h
DMAnCON1_SMODE_LENGTH                    equ 0002h
DMAnCON1_SMODE_MASK                      equ 0006h
DMAnCON1_SMR_POSN                        equ 0003h
DMAnCON1_SMR_POSITION                    equ 0003h
DMAnCON1_SMR_SIZE                        equ 0002h
DMAnCON1_SMR_LENGTH                      equ 0002h
DMAnCON1_SMR_MASK                        equ 0018h
DMAnCON1_DSTP_POSN                       equ 0005h
DMAnCON1_DSTP_POSITION                   equ 0005h
DMAnCON1_DSTP_SIZE                       equ 0001h
DMAnCON1_DSTP_LENGTH                     equ 0001h
DMAnCON1_DSTP_MASK                       equ 0020h
DMAnCON1_DMODE_POSN                      equ 0006h
DMAnCON1_DMODE_POSITION                  equ 0006h
DMAnCON1_DMODE_SIZE                      equ 0002h
DMAnCON1_DMODE_LENGTH                    equ 0002h
DMAnCON1_DMODE_MASK                      equ 00C0h

// Register: DMAnAIRQ
#define DMAnAIRQ DMAnAIRQ
DMAnAIRQ                                 equ 00FEh
// bitfield definitions
DMAnAIRQ_AIRQ_POSN                       equ 0000h
DMAnAIRQ_AIRQ_POSITION                   equ 0000h
DMAnAIRQ_AIRQ_SIZE                       equ 0008h
DMAnAIRQ_AIRQ_LENGTH                     equ 0008h
DMAnAIRQ_AIRQ_MASK                       equ 00FFh
DMAnAIRQ_AIRQ0_POSN                      equ 0000h
DMAnAIRQ_AIRQ0_POSITION                  equ 0000h
DMAnAIRQ_AIRQ0_SIZE                      equ 0001h
DMAnAIRQ_AIRQ0_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ0_MASK                      equ 0001h
DMAnAIRQ_AIRQ1_POSN                      equ 0001h
DMAnAIRQ_AIRQ1_POSITION                  equ 0001h
DMAnAIRQ_AIRQ1_SIZE                      equ 0001h
DMAnAIRQ_AIRQ1_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ1_MASK                      equ 0002h
DMAnAIRQ_AIRQ2_POSN                      equ 0002h
DMAnAIRQ_AIRQ2_POSITION                  equ 0002h
DMAnAIRQ_AIRQ2_SIZE                      equ 0001h
DMAnAIRQ_AIRQ2_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ2_MASK                      equ 0004h
DMAnAIRQ_AIRQ3_POSN                      equ 0003h
DMAnAIRQ_AIRQ3_POSITION                  equ 0003h
DMAnAIRQ_AIRQ3_SIZE                      equ 0001h
DMAnAIRQ_AIRQ3_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ3_MASK                      equ 0008h
DMAnAIRQ_AIRQ4_POSN                      equ 0004h
DMAnAIRQ_AIRQ4_POSITION                  equ 0004h
DMAnAIRQ_AIRQ4_SIZE                      equ 0001h
DMAnAIRQ_AIRQ4_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ4_MASK                      equ 0010h
DMAnAIRQ_AIRQ5_POSN                      equ 0005h
DMAnAIRQ_AIRQ5_POSITION                  equ 0005h
DMAnAIRQ_AIRQ5_SIZE                      equ 0001h
DMAnAIRQ_AIRQ5_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ5_MASK                      equ 0020h
DMAnAIRQ_AIRQ6_POSN                      equ 0006h
DMAnAIRQ_AIRQ6_POSITION                  equ 0006h
DMAnAIRQ_AIRQ6_SIZE                      equ 0001h
DMAnAIRQ_AIRQ6_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ6_MASK                      equ 0040h
DMAnAIRQ_AIRQ7_POSN                      equ 0007h
DMAnAIRQ_AIRQ7_POSITION                  equ 0007h
DMAnAIRQ_AIRQ7_SIZE                      equ 0001h
DMAnAIRQ_AIRQ7_LENGTH                    equ 0001h
DMAnAIRQ_AIRQ7_MASK                      equ 0080h

// Register: DMAnSIRQ
#define DMAnSIRQ DMAnSIRQ
DMAnSIRQ                                 equ 00FFh
// bitfield definitions
DMAnSIRQ_SIRQ_POSN                       equ 0000h
DMAnSIRQ_SIRQ_POSITION                   equ 0000h
DMAnSIRQ_SIRQ_SIZE                       equ 0008h
DMAnSIRQ_SIRQ_LENGTH                     equ 0008h
DMAnSIRQ_SIRQ_MASK                       equ 00FFh
DMAnSIRQ_SIRQ0_POSN                      equ 0000h
DMAnSIRQ_SIRQ0_POSITION                  equ 0000h
DMAnSIRQ_SIRQ0_SIZE                      equ 0001h
DMAnSIRQ_SIRQ0_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ0_MASK                      equ 0001h
DMAnSIRQ_SIRQ1_POSN                      equ 0001h
DMAnSIRQ_SIRQ1_POSITION                  equ 0001h
DMAnSIRQ_SIRQ1_SIZE                      equ 0001h
DMAnSIRQ_SIRQ1_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ1_MASK                      equ 0002h
DMAnSIRQ_SIRQ2_POSN                      equ 0002h
DMAnSIRQ_SIRQ2_POSITION                  equ 0002h
DMAnSIRQ_SIRQ2_SIZE                      equ 0001h
DMAnSIRQ_SIRQ2_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ2_MASK                      equ 0004h
DMAnSIRQ_SIRQ3_POSN                      equ 0003h
DMAnSIRQ_SIRQ3_POSITION                  equ 0003h
DMAnSIRQ_SIRQ3_SIZE                      equ 0001h
DMAnSIRQ_SIRQ3_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ3_MASK                      equ 0008h
DMAnSIRQ_SIRQ4_POSN                      equ 0004h
DMAnSIRQ_SIRQ4_POSITION                  equ 0004h
DMAnSIRQ_SIRQ4_SIZE                      equ 0001h
DMAnSIRQ_SIRQ4_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ4_MASK                      equ 0010h
DMAnSIRQ_SIRQ5_POSN                      equ 0005h
DMAnSIRQ_SIRQ5_POSITION                  equ 0005h
DMAnSIRQ_SIRQ5_SIZE                      equ 0001h
DMAnSIRQ_SIRQ5_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ5_MASK                      equ 0020h
DMAnSIRQ_SIRQ6_POSN                      equ 0006h
DMAnSIRQ_SIRQ6_POSITION                  equ 0006h
DMAnSIRQ_SIRQ6_SIZE                      equ 0001h
DMAnSIRQ_SIRQ6_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ6_MASK                      equ 0040h
DMAnSIRQ_SIRQ7_POSN                      equ 0007h
DMAnSIRQ_SIRQ7_POSITION                  equ 0007h
DMAnSIRQ_SIRQ7_SIZE                      equ 0001h
DMAnSIRQ_SIRQ7_LENGTH                    equ 0001h
DMAnSIRQ_SIRQ7_MASK                      equ 0080h

// Register: PPSLOCK
#define PPSLOCK PPSLOCK
PPSLOCK                                  equ 0200h
// bitfield definitions
PPSLOCK_PPSLOCKED_POSN                   equ 0000h
PPSLOCK_PPSLOCKED_POSITION               equ 0000h
PPSLOCK_PPSLOCKED_SIZE                   equ 0001h
PPSLOCK_PPSLOCKED_LENGTH                 equ 0001h
PPSLOCK_PPSLOCKED_MASK                   equ 0001h

// Register: RA0PPS
#define RA0PPS RA0PPS
RA0PPS                                   equ 0201h
// bitfield definitions
RA0PPS_RA0PPS0_POSN                      equ 0000h
RA0PPS_RA0PPS0_POSITION                  equ 0000h
RA0PPS_RA0PPS0_SIZE                      equ 0001h
RA0PPS_RA0PPS0_LENGTH                    equ 0001h
RA0PPS_RA0PPS0_MASK                      equ 0001h
RA0PPS_RA0PPS1_POSN                      equ 0001h
RA0PPS_RA0PPS1_POSITION                  equ 0001h
RA0PPS_RA0PPS1_SIZE                      equ 0001h
RA0PPS_RA0PPS1_LENGTH                    equ 0001h
RA0PPS_RA0PPS1_MASK                      equ 0002h
RA0PPS_RA0PPS2_POSN                      equ 0002h
RA0PPS_RA0PPS2_POSITION                  equ 0002h
RA0PPS_RA0PPS2_SIZE                      equ 0001h
RA0PPS_RA0PPS2_LENGTH                    equ 0001h
RA0PPS_RA0PPS2_MASK                      equ 0004h
RA0PPS_RA0PPS3_POSN                      equ 0003h
RA0PPS_RA0PPS3_POSITION                  equ 0003h
RA0PPS_RA0PPS3_SIZE                      equ 0001h
RA0PPS_RA0PPS3_LENGTH                    equ 0001h
RA0PPS_RA0PPS3_MASK                      equ 0008h
RA0PPS_RA0PPS4_POSN                      equ 0004h
RA0PPS_RA0PPS4_POSITION                  equ 0004h
RA0PPS_RA0PPS4_SIZE                      equ 0001h
RA0PPS_RA0PPS4_LENGTH                    equ 0001h
RA0PPS_RA0PPS4_MASK                      equ 0010h
RA0PPS_RA0PPS5_POSN                      equ 0005h
RA0PPS_RA0PPS5_POSITION                  equ 0005h
RA0PPS_RA0PPS5_SIZE                      equ 0001h
RA0PPS_RA0PPS5_LENGTH                    equ 0001h
RA0PPS_RA0PPS5_MASK                      equ 0020h
RA0PPS_RA0PPS6_POSN                      equ 0006h
RA0PPS_RA0PPS6_POSITION                  equ 0006h
RA0PPS_RA0PPS6_SIZE                      equ 0001h
RA0PPS_RA0PPS6_LENGTH                    equ 0001h
RA0PPS_RA0PPS6_MASK                      equ 0040h

// Register: RA1PPS
#define RA1PPS RA1PPS
RA1PPS                                   equ 0202h
// bitfield definitions
RA1PPS_RA1PPS0_POSN                      equ 0000h
RA1PPS_RA1PPS0_POSITION                  equ 0000h
RA1PPS_RA1PPS0_SIZE                      equ 0001h
RA1PPS_RA1PPS0_LENGTH                    equ 0001h
RA1PPS_RA1PPS0_MASK                      equ 0001h
RA1PPS_RA1PPS1_POSN                      equ 0001h
RA1PPS_RA1PPS1_POSITION                  equ 0001h
RA1PPS_RA1PPS1_SIZE                      equ 0001h
RA1PPS_RA1PPS1_LENGTH                    equ 0001h
RA1PPS_RA1PPS1_MASK                      equ 0002h
RA1PPS_RA1PPS2_POSN                      equ 0002h
RA1PPS_RA1PPS2_POSITION                  equ 0002h
RA1PPS_RA1PPS2_SIZE                      equ 0001h
RA1PPS_RA1PPS2_LENGTH                    equ 0001h
RA1PPS_RA1PPS2_MASK                      equ 0004h
RA1PPS_RA1PPS3_POSN                      equ 0003h
RA1PPS_RA1PPS3_POSITION                  equ 0003h
RA1PPS_RA1PPS3_SIZE                      equ 0001h
RA1PPS_RA1PPS3_LENGTH                    equ 0001h
RA1PPS_RA1PPS3_MASK                      equ 0008h
RA1PPS_RA1PPS4_POSN                      equ 0004h
RA1PPS_RA1PPS4_POSITION                  equ 0004h
RA1PPS_RA1PPS4_SIZE                      equ 0001h
RA1PPS_RA1PPS4_LENGTH                    equ 0001h
RA1PPS_RA1PPS4_MASK                      equ 0010h
RA1PPS_RA1PPS5_POSN                      equ 0005h
RA1PPS_RA1PPS5_POSITION                  equ 0005h
RA1PPS_RA1PPS5_SIZE                      equ 0001h
RA1PPS_RA1PPS5_LENGTH                    equ 0001h
RA1PPS_RA1PPS5_MASK                      equ 0020h
RA1PPS_RA1PPS6_POSN                      equ 0006h
RA1PPS_RA1PPS6_POSITION                  equ 0006h
RA1PPS_RA1PPS6_SIZE                      equ 0001h
RA1PPS_RA1PPS6_LENGTH                    equ 0001h
RA1PPS_RA1PPS6_MASK                      equ 0040h

// Register: RA2PPS
#define RA2PPS RA2PPS
RA2PPS                                   equ 0203h
// bitfield definitions
RA2PPS_RA2PPS0_POSN                      equ 0000h
RA2PPS_RA2PPS0_POSITION                  equ 0000h
RA2PPS_RA2PPS0_SIZE                      equ 0001h
RA2PPS_RA2PPS0_LENGTH                    equ 0001h
RA2PPS_RA2PPS0_MASK                      equ 0001h
RA2PPS_RA2PPS1_POSN                      equ 0001h
RA2PPS_RA2PPS1_POSITION                  equ 0001h
RA2PPS_RA2PPS1_SIZE                      equ 0001h
RA2PPS_RA2PPS1_LENGTH                    equ 0001h
RA2PPS_RA2PPS1_MASK                      equ 0002h
RA2PPS_RA2PPS2_POSN                      equ 0002h
RA2PPS_RA2PPS2_POSITION                  equ 0002h
RA2PPS_RA2PPS2_SIZE                      equ 0001h
RA2PPS_RA2PPS2_LENGTH                    equ 0001h
RA2PPS_RA2PPS2_MASK                      equ 0004h
RA2PPS_RA2PPS3_POSN                      equ 0003h
RA2PPS_RA2PPS3_POSITION                  equ 0003h
RA2PPS_RA2PPS3_SIZE                      equ 0001h
RA2PPS_RA2PPS3_LENGTH                    equ 0001h
RA2PPS_RA2PPS3_MASK                      equ 0008h
RA2PPS_RA2PPS4_POSN                      equ 0004h
RA2PPS_RA2PPS4_POSITION                  equ 0004h
RA2PPS_RA2PPS4_SIZE                      equ 0001h
RA2PPS_RA2PPS4_LENGTH                    equ 0001h
RA2PPS_RA2PPS4_MASK                      equ 0010h
RA2PPS_RA2PPS5_POSN                      equ 0005h
RA2PPS_RA2PPS5_POSITION                  equ 0005h
RA2PPS_RA2PPS5_SIZE                      equ 0001h
RA2PPS_RA2PPS5_LENGTH                    equ 0001h
RA2PPS_RA2PPS5_MASK                      equ 0020h
RA2PPS_RA2PPS6_POSN                      equ 0006h
RA2PPS_RA2PPS6_POSITION                  equ 0006h
RA2PPS_RA2PPS6_SIZE                      equ 0001h
RA2PPS_RA2PPS6_LENGTH                    equ 0001h
RA2PPS_RA2PPS6_MASK                      equ 0040h

// Register: RA3PPS
#define RA3PPS RA3PPS
RA3PPS                                   equ 0204h
// bitfield definitions
RA3PPS_RA3PPS0_POSN                      equ 0000h
RA3PPS_RA3PPS0_POSITION                  equ 0000h
RA3PPS_RA3PPS0_SIZE                      equ 0001h
RA3PPS_RA3PPS0_LENGTH                    equ 0001h
RA3PPS_RA3PPS0_MASK                      equ 0001h
RA3PPS_RA3PPS1_POSN                      equ 0001h
RA3PPS_RA3PPS1_POSITION                  equ 0001h
RA3PPS_RA3PPS1_SIZE                      equ 0001h
RA3PPS_RA3PPS1_LENGTH                    equ 0001h
RA3PPS_RA3PPS1_MASK                      equ 0002h
RA3PPS_RA3PPS2_POSN                      equ 0002h
RA3PPS_RA3PPS2_POSITION                  equ 0002h
RA3PPS_RA3PPS2_SIZE                      equ 0001h
RA3PPS_RA3PPS2_LENGTH                    equ 0001h
RA3PPS_RA3PPS2_MASK                      equ 0004h
RA3PPS_RA3PPS3_POSN                      equ 0003h
RA3PPS_RA3PPS3_POSITION                  equ 0003h
RA3PPS_RA3PPS3_SIZE                      equ 0001h
RA3PPS_RA3PPS3_LENGTH                    equ 0001h
RA3PPS_RA3PPS3_MASK                      equ 0008h
RA3PPS_RA3PPS4_POSN                      equ 0004h
RA3PPS_RA3PPS4_POSITION                  equ 0004h
RA3PPS_RA3PPS4_SIZE                      equ 0001h
RA3PPS_RA3PPS4_LENGTH                    equ 0001h
RA3PPS_RA3PPS4_MASK                      equ 0010h
RA3PPS_RA3PPS5_POSN                      equ 0005h
RA3PPS_RA3PPS5_POSITION                  equ 0005h
RA3PPS_RA3PPS5_SIZE                      equ 0001h
RA3PPS_RA3PPS5_LENGTH                    equ 0001h
RA3PPS_RA3PPS5_MASK                      equ 0020h
RA3PPS_RA3PPS6_POSN                      equ 0006h
RA3PPS_RA3PPS6_POSITION                  equ 0006h
RA3PPS_RA3PPS6_SIZE                      equ 0001h
RA3PPS_RA3PPS6_LENGTH                    equ 0001h
RA3PPS_RA3PPS6_MASK                      equ 0040h

// Register: RA4PPS
#define RA4PPS RA4PPS
RA4PPS                                   equ 0205h
// bitfield definitions
RA4PPS_RA4PPS0_POSN                      equ 0000h
RA4PPS_RA4PPS0_POSITION                  equ 0000h
RA4PPS_RA4PPS0_SIZE                      equ 0001h
RA4PPS_RA4PPS0_LENGTH                    equ 0001h
RA4PPS_RA4PPS0_MASK                      equ 0001h
RA4PPS_RA4PPS1_POSN                      equ 0001h
RA4PPS_RA4PPS1_POSITION                  equ 0001h
RA4PPS_RA4PPS1_SIZE                      equ 0001h
RA4PPS_RA4PPS1_LENGTH                    equ 0001h
RA4PPS_RA4PPS1_MASK                      equ 0002h
RA4PPS_RA4PPS2_POSN                      equ 0002h
RA4PPS_RA4PPS2_POSITION                  equ 0002h
RA4PPS_RA4PPS2_SIZE                      equ 0001h
RA4PPS_RA4PPS2_LENGTH                    equ 0001h
RA4PPS_RA4PPS2_MASK                      equ 0004h
RA4PPS_RA4PPS3_POSN                      equ 0003h
RA4PPS_RA4PPS3_POSITION                  equ 0003h
RA4PPS_RA4PPS3_SIZE                      equ 0001h
RA4PPS_RA4PPS3_LENGTH                    equ 0001h
RA4PPS_RA4PPS3_MASK                      equ 0008h
RA4PPS_RA4PPS4_POSN                      equ 0004h
RA4PPS_RA4PPS4_POSITION                  equ 0004h
RA4PPS_RA4PPS4_SIZE                      equ 0001h
RA4PPS_RA4PPS4_LENGTH                    equ 0001h
RA4PPS_RA4PPS4_MASK                      equ 0010h
RA4PPS_RA4PPS5_POSN                      equ 0005h
RA4PPS_RA4PPS5_POSITION                  equ 0005h
RA4PPS_RA4PPS5_SIZE                      equ 0001h
RA4PPS_RA4PPS5_LENGTH                    equ 0001h
RA4PPS_RA4PPS5_MASK                      equ 0020h
RA4PPS_RA4PPS6_POSN                      equ 0006h
RA4PPS_RA4PPS6_POSITION                  equ 0006h
RA4PPS_RA4PPS6_SIZE                      equ 0001h
RA4PPS_RA4PPS6_LENGTH                    equ 0001h
RA4PPS_RA4PPS6_MASK                      equ 0040h

// Register: RA5PPS
#define RA5PPS RA5PPS
RA5PPS                                   equ 0206h
// bitfield definitions
RA5PPS_RA5PPS0_POSN                      equ 0000h
RA5PPS_RA5PPS0_POSITION                  equ 0000h
RA5PPS_RA5PPS0_SIZE                      equ 0001h
RA5PPS_RA5PPS0_LENGTH                    equ 0001h
RA5PPS_RA5PPS0_MASK                      equ 0001h
RA5PPS_RA5PPS1_POSN                      equ 0001h
RA5PPS_RA5PPS1_POSITION                  equ 0001h
RA5PPS_RA5PPS1_SIZE                      equ 0001h
RA5PPS_RA5PPS1_LENGTH                    equ 0001h
RA5PPS_RA5PPS1_MASK                      equ 0002h
RA5PPS_RA5PPS2_POSN                      equ 0002h
RA5PPS_RA5PPS2_POSITION                  equ 0002h
RA5PPS_RA5PPS2_SIZE                      equ 0001h
RA5PPS_RA5PPS2_LENGTH                    equ 0001h
RA5PPS_RA5PPS2_MASK                      equ 0004h
RA5PPS_RA5PPS3_POSN                      equ 0003h
RA5PPS_RA5PPS3_POSITION                  equ 0003h
RA5PPS_RA5PPS3_SIZE                      equ 0001h
RA5PPS_RA5PPS3_LENGTH                    equ 0001h
RA5PPS_RA5PPS3_MASK                      equ 0008h
RA5PPS_RA5PPS4_POSN                      equ 0004h
RA5PPS_RA5PPS4_POSITION                  equ 0004h
RA5PPS_RA5PPS4_SIZE                      equ 0001h
RA5PPS_RA5PPS4_LENGTH                    equ 0001h
RA5PPS_RA5PPS4_MASK                      equ 0010h
RA5PPS_RA5PPS5_POSN                      equ 0005h
RA5PPS_RA5PPS5_POSITION                  equ 0005h
RA5PPS_RA5PPS5_SIZE                      equ 0001h
RA5PPS_RA5PPS5_LENGTH                    equ 0001h
RA5PPS_RA5PPS5_MASK                      equ 0020h
RA5PPS_RA5PPS6_POSN                      equ 0006h
RA5PPS_RA5PPS6_POSITION                  equ 0006h
RA5PPS_RA5PPS6_SIZE                      equ 0001h
RA5PPS_RA5PPS6_LENGTH                    equ 0001h
RA5PPS_RA5PPS6_MASK                      equ 0040h

// Register: RA6PPS
#define RA6PPS RA6PPS
RA6PPS                                   equ 0207h
// bitfield definitions
RA6PPS_RA6PPS0_POSN                      equ 0000h
RA6PPS_RA6PPS0_POSITION                  equ 0000h
RA6PPS_RA6PPS0_SIZE                      equ 0001h
RA6PPS_RA6PPS0_LENGTH                    equ 0001h
RA6PPS_RA6PPS0_MASK                      equ 0001h
RA6PPS_RA6PPS1_POSN                      equ 0001h
RA6PPS_RA6PPS1_POSITION                  equ 0001h
RA6PPS_RA6PPS1_SIZE                      equ 0001h
RA6PPS_RA6PPS1_LENGTH                    equ 0001h
RA6PPS_RA6PPS1_MASK                      equ 0002h
RA6PPS_RA6PPS2_POSN                      equ 0002h
RA6PPS_RA6PPS2_POSITION                  equ 0002h
RA6PPS_RA6PPS2_SIZE                      equ 0001h
RA6PPS_RA6PPS2_LENGTH                    equ 0001h
RA6PPS_RA6PPS2_MASK                      equ 0004h
RA6PPS_RA6PPS3_POSN                      equ 0003h
RA6PPS_RA6PPS3_POSITION                  equ 0003h
RA6PPS_RA6PPS3_SIZE                      equ 0001h
RA6PPS_RA6PPS3_LENGTH                    equ 0001h
RA6PPS_RA6PPS3_MASK                      equ 0008h
RA6PPS_RA6PPS4_POSN                      equ 0004h
RA6PPS_RA6PPS4_POSITION                  equ 0004h
RA6PPS_RA6PPS4_SIZE                      equ 0001h
RA6PPS_RA6PPS4_LENGTH                    equ 0001h
RA6PPS_RA6PPS4_MASK                      equ 0010h
RA6PPS_RA6PPS5_POSN                      equ 0005h
RA6PPS_RA6PPS5_POSITION                  equ 0005h
RA6PPS_RA6PPS5_SIZE                      equ 0001h
RA6PPS_RA6PPS5_LENGTH                    equ 0001h
RA6PPS_RA6PPS5_MASK                      equ 0020h
RA6PPS_RA6PPS6_POSN                      equ 0006h
RA6PPS_RA6PPS6_POSITION                  equ 0006h
RA6PPS_RA6PPS6_SIZE                      equ 0001h
RA6PPS_RA6PPS6_LENGTH                    equ 0001h
RA6PPS_RA6PPS6_MASK                      equ 0040h

// Register: RA7PPS
#define RA7PPS RA7PPS
RA7PPS                                   equ 0208h
// bitfield definitions
RA7PPS_RA7PPS0_POSN                      equ 0000h
RA7PPS_RA7PPS0_POSITION                  equ 0000h
RA7PPS_RA7PPS0_SIZE                      equ 0001h
RA7PPS_RA7PPS0_LENGTH                    equ 0001h
RA7PPS_RA7PPS0_MASK                      equ 0001h
RA7PPS_RA7PPS1_POSN                      equ 0001h
RA7PPS_RA7PPS1_POSITION                  equ 0001h
RA7PPS_RA7PPS1_SIZE                      equ 0001h
RA7PPS_RA7PPS1_LENGTH                    equ 0001h
RA7PPS_RA7PPS1_MASK                      equ 0002h
RA7PPS_RA7PPS2_POSN                      equ 0002h
RA7PPS_RA7PPS2_POSITION                  equ 0002h
RA7PPS_RA7PPS2_SIZE                      equ 0001h
RA7PPS_RA7PPS2_LENGTH                    equ 0001h
RA7PPS_RA7PPS2_MASK                      equ 0004h
RA7PPS_RA7PPS3_POSN                      equ 0003h
RA7PPS_RA7PPS3_POSITION                  equ 0003h
RA7PPS_RA7PPS3_SIZE                      equ 0001h
RA7PPS_RA7PPS3_LENGTH                    equ 0001h
RA7PPS_RA7PPS3_MASK                      equ 0008h
RA7PPS_RA7PPS4_POSN                      equ 0004h
RA7PPS_RA7PPS4_POSITION                  equ 0004h
RA7PPS_RA7PPS4_SIZE                      equ 0001h
RA7PPS_RA7PPS4_LENGTH                    equ 0001h
RA7PPS_RA7PPS4_MASK                      equ 0010h
RA7PPS_RA7PPS5_POSN                      equ 0005h
RA7PPS_RA7PPS5_POSITION                  equ 0005h
RA7PPS_RA7PPS5_SIZE                      equ 0001h
RA7PPS_RA7PPS5_LENGTH                    equ 0001h
RA7PPS_RA7PPS5_MASK                      equ 0020h
RA7PPS_RA7PPS6_POSN                      equ 0006h
RA7PPS_RA7PPS6_POSITION                  equ 0006h
RA7PPS_RA7PPS6_SIZE                      equ 0001h
RA7PPS_RA7PPS6_LENGTH                    equ 0001h
RA7PPS_RA7PPS6_MASK                      equ 0040h

// Register: RB0PPS
#define RB0PPS RB0PPS
RB0PPS                                   equ 0209h
// bitfield definitions
RB0PPS_RB0PPS0_POSN                      equ 0000h
RB0PPS_RB0PPS0_POSITION                  equ 0000h
RB0PPS_RB0PPS0_SIZE                      equ 0001h
RB0PPS_RB0PPS0_LENGTH                    equ 0001h
RB0PPS_RB0PPS0_MASK                      equ 0001h
RB0PPS_RB0PPS1_POSN                      equ 0001h
RB0PPS_RB0PPS1_POSITION                  equ 0001h
RB0PPS_RB0PPS1_SIZE                      equ 0001h
RB0PPS_RB0PPS1_LENGTH                    equ 0001h
RB0PPS_RB0PPS1_MASK                      equ 0002h
RB0PPS_RB0PPS2_POSN                      equ 0002h
RB0PPS_RB0PPS2_POSITION                  equ 0002h
RB0PPS_RB0PPS2_SIZE                      equ 0001h
RB0PPS_RB0PPS2_LENGTH                    equ 0001h
RB0PPS_RB0PPS2_MASK                      equ 0004h
RB0PPS_RB0PPS3_POSN                      equ 0003h
RB0PPS_RB0PPS3_POSITION                  equ 0003h
RB0PPS_RB0PPS3_SIZE                      equ 0001h
RB0PPS_RB0PPS3_LENGTH                    equ 0001h
RB0PPS_RB0PPS3_MASK                      equ 0008h
RB0PPS_RB0PPS4_POSN                      equ 0004h
RB0PPS_RB0PPS4_POSITION                  equ 0004h
RB0PPS_RB0PPS4_SIZE                      equ 0001h
RB0PPS_RB0PPS4_LENGTH                    equ 0001h
RB0PPS_RB0PPS4_MASK                      equ 0010h
RB0PPS_RB0PPS5_POSN                      equ 0005h
RB0PPS_RB0PPS5_POSITION                  equ 0005h
RB0PPS_RB0PPS5_SIZE                      equ 0001h
RB0PPS_RB0PPS5_LENGTH                    equ 0001h
RB0PPS_RB0PPS5_MASK                      equ 0020h
RB0PPS_RB0PPS6_POSN                      equ 0006h
RB0PPS_RB0PPS6_POSITION                  equ 0006h
RB0PPS_RB0PPS6_SIZE                      equ 0001h
RB0PPS_RB0PPS6_LENGTH                    equ 0001h
RB0PPS_RB0PPS6_MASK                      equ 0040h

// Register: RB1PPS
#define RB1PPS RB1PPS
RB1PPS                                   equ 020Ah
// bitfield definitions
RB1PPS_RB1PPS0_POSN                      equ 0000h
RB1PPS_RB1PPS0_POSITION                  equ 0000h
RB1PPS_RB1PPS0_SIZE                      equ 0001h
RB1PPS_RB1PPS0_LENGTH                    equ 0001h
RB1PPS_RB1PPS0_MASK                      equ 0001h
RB1PPS_RB1PPS1_POSN                      equ 0001h
RB1PPS_RB1PPS1_POSITION                  equ 0001h
RB1PPS_RB1PPS1_SIZE                      equ 0001h
RB1PPS_RB1PPS1_LENGTH                    equ 0001h
RB1PPS_RB1PPS1_MASK                      equ 0002h
RB1PPS_RB1PPS2_POSN                      equ 0002h
RB1PPS_RB1PPS2_POSITION                  equ 0002h
RB1PPS_RB1PPS2_SIZE                      equ 0001h
RB1PPS_RB1PPS2_LENGTH                    equ 0001h
RB1PPS_RB1PPS2_MASK                      equ 0004h
RB1PPS_RB1PPS3_POSN                      equ 0003h
RB1PPS_RB1PPS3_POSITION                  equ 0003h
RB1PPS_RB1PPS3_SIZE                      equ 0001h
RB1PPS_RB1PPS3_LENGTH                    equ 0001h
RB1PPS_RB1PPS3_MASK                      equ 0008h
RB1PPS_RB1PPS4_POSN                      equ 0004h
RB1PPS_RB1PPS4_POSITION                  equ 0004h
RB1PPS_RB1PPS4_SIZE                      equ 0001h
RB1PPS_RB1PPS4_LENGTH                    equ 0001h
RB1PPS_RB1PPS4_MASK                      equ 0010h
RB1PPS_RB1PPS5_POSN                      equ 0005h
RB1PPS_RB1PPS5_POSITION                  equ 0005h
RB1PPS_RB1PPS5_SIZE                      equ 0001h
RB1PPS_RB1PPS5_LENGTH                    equ 0001h
RB1PPS_RB1PPS5_MASK                      equ 0020h
RB1PPS_RB1PPS6_POSN                      equ 0006h
RB1PPS_RB1PPS6_POSITION                  equ 0006h
RB1PPS_RB1PPS6_SIZE                      equ 0001h
RB1PPS_RB1PPS6_LENGTH                    equ 0001h
RB1PPS_RB1PPS6_MASK                      equ 0040h

// Register: RB2PPS
#define RB2PPS RB2PPS
RB2PPS                                   equ 020Bh
// bitfield definitions
RB2PPS_RB2PPS0_POSN                      equ 0000h
RB2PPS_RB2PPS0_POSITION                  equ 0000h
RB2PPS_RB2PPS0_SIZE                      equ 0001h
RB2PPS_RB2PPS0_LENGTH                    equ 0001h
RB2PPS_RB2PPS0_MASK                      equ 0001h
RB2PPS_RB2PPS1_POSN                      equ 0001h
RB2PPS_RB2PPS1_POSITION                  equ 0001h
RB2PPS_RB2PPS1_SIZE                      equ 0001h
RB2PPS_RB2PPS1_LENGTH                    equ 0001h
RB2PPS_RB2PPS1_MASK                      equ 0002h
RB2PPS_RB2PPS2_POSN                      equ 0002h
RB2PPS_RB2PPS2_POSITION                  equ 0002h
RB2PPS_RB2PPS2_SIZE                      equ 0001h
RB2PPS_RB2PPS2_LENGTH                    equ 0001h
RB2PPS_RB2PPS2_MASK                      equ 0004h
RB2PPS_RB2PPS3_POSN                      equ 0003h
RB2PPS_RB2PPS3_POSITION                  equ 0003h
RB2PPS_RB2PPS3_SIZE                      equ 0001h
RB2PPS_RB2PPS3_LENGTH                    equ 0001h
RB2PPS_RB2PPS3_MASK                      equ 0008h
RB2PPS_RB2PPS4_POSN                      equ 0004h
RB2PPS_RB2PPS4_POSITION                  equ 0004h
RB2PPS_RB2PPS4_SIZE                      equ 0001h
RB2PPS_RB2PPS4_LENGTH                    equ 0001h
RB2PPS_RB2PPS4_MASK                      equ 0010h
RB2PPS_RB2PPS5_POSN                      equ 0005h
RB2PPS_RB2PPS5_POSITION                  equ 0005h
RB2PPS_RB2PPS5_SIZE                      equ 0001h
RB2PPS_RB2PPS5_LENGTH                    equ 0001h
RB2PPS_RB2PPS5_MASK                      equ 0020h
RB2PPS_RB2PPS6_POSN                      equ 0006h
RB2PPS_RB2PPS6_POSITION                  equ 0006h
RB2PPS_RB2PPS6_SIZE                      equ 0001h
RB2PPS_RB2PPS6_LENGTH                    equ 0001h
RB2PPS_RB2PPS6_MASK                      equ 0040h

// Register: RB3PPS
#define RB3PPS RB3PPS
RB3PPS                                   equ 020Ch
// bitfield definitions
RB3PPS_RB3PPS0_POSN                      equ 0000h
RB3PPS_RB3PPS0_POSITION                  equ 0000h
RB3PPS_RB3PPS0_SIZE                      equ 0001h
RB3PPS_RB3PPS0_LENGTH                    equ 0001h
RB3PPS_RB3PPS0_MASK                      equ 0001h
RB3PPS_RB3PPS1_POSN                      equ 0001h
RB3PPS_RB3PPS1_POSITION                  equ 0001h
RB3PPS_RB3PPS1_SIZE                      equ 0001h
RB3PPS_RB3PPS1_LENGTH                    equ 0001h
RB3PPS_RB3PPS1_MASK                      equ 0002h
RB3PPS_RB3PPS2_POSN                      equ 0002h
RB3PPS_RB3PPS2_POSITION                  equ 0002h
RB3PPS_RB3PPS2_SIZE                      equ 0001h
RB3PPS_RB3PPS2_LENGTH                    equ 0001h
RB3PPS_RB3PPS2_MASK                      equ 0004h
RB3PPS_RB3PPS3_POSN                      equ 0003h
RB3PPS_RB3PPS3_POSITION                  equ 0003h
RB3PPS_RB3PPS3_SIZE                      equ 0001h
RB3PPS_RB3PPS3_LENGTH                    equ 0001h
RB3PPS_RB3PPS3_MASK                      equ 0008h
RB3PPS_RB3PPS4_POSN                      equ 0004h
RB3PPS_RB3PPS4_POSITION                  equ 0004h
RB3PPS_RB3PPS4_SIZE                      equ 0001h
RB3PPS_RB3PPS4_LENGTH                    equ 0001h
RB3PPS_RB3PPS4_MASK                      equ 0010h
RB3PPS_RB3PPS5_POSN                      equ 0005h
RB3PPS_RB3PPS5_POSITION                  equ 0005h
RB3PPS_RB3PPS5_SIZE                      equ 0001h
RB3PPS_RB3PPS5_LENGTH                    equ 0001h
RB3PPS_RB3PPS5_MASK                      equ 0020h
RB3PPS_RB3PPS6_POSN                      equ 0006h
RB3PPS_RB3PPS6_POSITION                  equ 0006h
RB3PPS_RB3PPS6_SIZE                      equ 0001h
RB3PPS_RB3PPS6_LENGTH                    equ 0001h
RB3PPS_RB3PPS6_MASK                      equ 0040h

// Register: RB4PPS
#define RB4PPS RB4PPS
RB4PPS                                   equ 020Dh
// bitfield definitions
RB4PPS_RB4PPS0_POSN                      equ 0000h
RB4PPS_RB4PPS0_POSITION                  equ 0000h
RB4PPS_RB4PPS0_SIZE                      equ 0001h
RB4PPS_RB4PPS0_LENGTH                    equ 0001h
RB4PPS_RB4PPS0_MASK                      equ 0001h
RB4PPS_RB4PPS1_POSN                      equ 0001h
RB4PPS_RB4PPS1_POSITION                  equ 0001h
RB4PPS_RB4PPS1_SIZE                      equ 0001h
RB4PPS_RB4PPS1_LENGTH                    equ 0001h
RB4PPS_RB4PPS1_MASK                      equ 0002h
RB4PPS_RB4PPS2_POSN                      equ 0002h
RB4PPS_RB4PPS2_POSITION                  equ 0002h
RB4PPS_RB4PPS2_SIZE                      equ 0001h
RB4PPS_RB4PPS2_LENGTH                    equ 0001h
RB4PPS_RB4PPS2_MASK                      equ 0004h
RB4PPS_RB4PPS3_POSN                      equ 0003h
RB4PPS_RB4PPS3_POSITION                  equ 0003h
RB4PPS_RB4PPS3_SIZE                      equ 0001h
RB4PPS_RB4PPS3_LENGTH                    equ 0001h
RB4PPS_RB4PPS3_MASK                      equ 0008h
RB4PPS_RB4PPS4_POSN                      equ 0004h
RB4PPS_RB4PPS4_POSITION                  equ 0004h
RB4PPS_RB4PPS4_SIZE                      equ 0001h
RB4PPS_RB4PPS4_LENGTH                    equ 0001h
RB4PPS_RB4PPS4_MASK                      equ 0010h
RB4PPS_RB4PPS5_POSN                      equ 0005h
RB4PPS_RB4PPS5_POSITION                  equ 0005h
RB4PPS_RB4PPS5_SIZE                      equ 0001h
RB4PPS_RB4PPS5_LENGTH                    equ 0001h
RB4PPS_RB4PPS5_MASK                      equ 0020h
RB4PPS_RB4PPS6_POSN                      equ 0006h
RB4PPS_RB4PPS6_POSITION                  equ 0006h
RB4PPS_RB4PPS6_SIZE                      equ 0001h
RB4PPS_RB4PPS6_LENGTH                    equ 0001h
RB4PPS_RB4PPS6_MASK                      equ 0040h

// Register: RB5PPS
#define RB5PPS RB5PPS
RB5PPS                                   equ 020Eh
// bitfield definitions
RB5PPS_RB5PPS0_POSN                      equ 0000h
RB5PPS_RB5PPS0_POSITION                  equ 0000h
RB5PPS_RB5PPS0_SIZE                      equ 0001h
RB5PPS_RB5PPS0_LENGTH                    equ 0001h
RB5PPS_RB5PPS0_MASK                      equ 0001h
RB5PPS_RB5PPS1_POSN                      equ 0001h
RB5PPS_RB5PPS1_POSITION                  equ 0001h
RB5PPS_RB5PPS1_SIZE                      equ 0001h
RB5PPS_RB5PPS1_LENGTH                    equ 0001h
RB5PPS_RB5PPS1_MASK                      equ 0002h
RB5PPS_RB5PPS2_POSN                      equ 0002h
RB5PPS_RB5PPS2_POSITION                  equ 0002h
RB5PPS_RB5PPS2_SIZE                      equ 0001h
RB5PPS_RB5PPS2_LENGTH                    equ 0001h
RB5PPS_RB5PPS2_MASK                      equ 0004h
RB5PPS_RB5PPS3_POSN                      equ 0003h
RB5PPS_RB5PPS3_POSITION                  equ 0003h
RB5PPS_RB5PPS3_SIZE                      equ 0001h
RB5PPS_RB5PPS3_LENGTH                    equ 0001h
RB5PPS_RB5PPS3_MASK                      equ 0008h
RB5PPS_RB5PPS4_POSN                      equ 0004h
RB5PPS_RB5PPS4_POSITION                  equ 0004h
RB5PPS_RB5PPS4_SIZE                      equ 0001h
RB5PPS_RB5PPS4_LENGTH                    equ 0001h
RB5PPS_RB5PPS4_MASK                      equ 0010h
RB5PPS_RB5PPS5_POSN                      equ 0005h
RB5PPS_RB5PPS5_POSITION                  equ 0005h
RB5PPS_RB5PPS5_SIZE                      equ 0001h
RB5PPS_RB5PPS5_LENGTH                    equ 0001h
RB5PPS_RB5PPS5_MASK                      equ 0020h
RB5PPS_RB5PPS6_POSN                      equ 0006h
RB5PPS_RB5PPS6_POSITION                  equ 0006h
RB5PPS_RB5PPS6_SIZE                      equ 0001h
RB5PPS_RB5PPS6_LENGTH                    equ 0001h
RB5PPS_RB5PPS6_MASK                      equ 0040h

// Register: RB6PPS
#define RB6PPS RB6PPS
RB6PPS                                   equ 020Fh
// bitfield definitions
RB6PPS_RB6PPS0_POSN                      equ 0000h
RB6PPS_RB6PPS0_POSITION                  equ 0000h
RB6PPS_RB6PPS0_SIZE                      equ 0001h
RB6PPS_RB6PPS0_LENGTH                    equ 0001h
RB6PPS_RB6PPS0_MASK                      equ 0001h
RB6PPS_RB6PPS1_POSN                      equ 0001h
RB6PPS_RB6PPS1_POSITION                  equ 0001h
RB6PPS_RB6PPS1_SIZE                      equ 0001h
RB6PPS_RB6PPS1_LENGTH                    equ 0001h
RB6PPS_RB6PPS1_MASK                      equ 0002h
RB6PPS_RB6PPS2_POSN                      equ 0002h
RB6PPS_RB6PPS2_POSITION                  equ 0002h
RB6PPS_RB6PPS2_SIZE                      equ 0001h
RB6PPS_RB6PPS2_LENGTH                    equ 0001h
RB6PPS_RB6PPS2_MASK                      equ 0004h
RB6PPS_RB6PPS3_POSN                      equ 0003h
RB6PPS_RB6PPS3_POSITION                  equ 0003h
RB6PPS_RB6PPS3_SIZE                      equ 0001h
RB6PPS_RB6PPS3_LENGTH                    equ 0001h
RB6PPS_RB6PPS3_MASK                      equ 0008h
RB6PPS_RB6PPS4_POSN                      equ 0004h
RB6PPS_RB6PPS4_POSITION                  equ 0004h
RB6PPS_RB6PPS4_SIZE                      equ 0001h
RB6PPS_RB6PPS4_LENGTH                    equ 0001h
RB6PPS_RB6PPS4_MASK                      equ 0010h
RB6PPS_RB6PPS5_POSN                      equ 0005h
RB6PPS_RB6PPS5_POSITION                  equ 0005h
RB6PPS_RB6PPS5_SIZE                      equ 0001h
RB6PPS_RB6PPS5_LENGTH                    equ 0001h
RB6PPS_RB6PPS5_MASK                      equ 0020h
RB6PPS_RB6PPS6_POSN                      equ 0006h
RB6PPS_RB6PPS6_POSITION                  equ 0006h
RB6PPS_RB6PPS6_SIZE                      equ 0001h
RB6PPS_RB6PPS6_LENGTH                    equ 0001h
RB6PPS_RB6PPS6_MASK                      equ 0040h

// Register: RB7PPS
#define RB7PPS RB7PPS
RB7PPS                                   equ 0210h
// bitfield definitions
RB7PPS_RB7PPS0_POSN                      equ 0000h
RB7PPS_RB7PPS0_POSITION                  equ 0000h
RB7PPS_RB7PPS0_SIZE                      equ 0001h
RB7PPS_RB7PPS0_LENGTH                    equ 0001h
RB7PPS_RB7PPS0_MASK                      equ 0001h
RB7PPS_RB7PPS1_POSN                      equ 0001h
RB7PPS_RB7PPS1_POSITION                  equ 0001h
RB7PPS_RB7PPS1_SIZE                      equ 0001h
RB7PPS_RB7PPS1_LENGTH                    equ 0001h
RB7PPS_RB7PPS1_MASK                      equ 0002h
RB7PPS_RB7PPS2_POSN                      equ 0002h
RB7PPS_RB7PPS2_POSITION                  equ 0002h
RB7PPS_RB7PPS2_SIZE                      equ 0001h
RB7PPS_RB7PPS2_LENGTH                    equ 0001h
RB7PPS_RB7PPS2_MASK                      equ 0004h
RB7PPS_RB7PPS3_POSN                      equ 0003h
RB7PPS_RB7PPS3_POSITION                  equ 0003h
RB7PPS_RB7PPS3_SIZE                      equ 0001h
RB7PPS_RB7PPS3_LENGTH                    equ 0001h
RB7PPS_RB7PPS3_MASK                      equ 0008h
RB7PPS_RB7PPS4_POSN                      equ 0004h
RB7PPS_RB7PPS4_POSITION                  equ 0004h
RB7PPS_RB7PPS4_SIZE                      equ 0001h
RB7PPS_RB7PPS4_LENGTH                    equ 0001h
RB7PPS_RB7PPS4_MASK                      equ 0010h
RB7PPS_RB7PPS5_POSN                      equ 0005h
RB7PPS_RB7PPS5_POSITION                  equ 0005h
RB7PPS_RB7PPS5_SIZE                      equ 0001h
RB7PPS_RB7PPS5_LENGTH                    equ 0001h
RB7PPS_RB7PPS5_MASK                      equ 0020h
RB7PPS_RB7PPS6_POSN                      equ 0006h
RB7PPS_RB7PPS6_POSITION                  equ 0006h
RB7PPS_RB7PPS6_SIZE                      equ 0001h
RB7PPS_RB7PPS6_LENGTH                    equ 0001h
RB7PPS_RB7PPS6_MASK                      equ 0040h

// Register: RC0PPS
#define RC0PPS RC0PPS
RC0PPS                                   equ 0211h
// bitfield definitions
RC0PPS_RC0PPS0_POSN                      equ 0000h
RC0PPS_RC0PPS0_POSITION                  equ 0000h
RC0PPS_RC0PPS0_SIZE                      equ 0001h
RC0PPS_RC0PPS0_LENGTH                    equ 0001h
RC0PPS_RC0PPS0_MASK                      equ 0001h
RC0PPS_RC0PPS1_POSN                      equ 0001h
RC0PPS_RC0PPS1_POSITION                  equ 0001h
RC0PPS_RC0PPS1_SIZE                      equ 0001h
RC0PPS_RC0PPS1_LENGTH                    equ 0001h
RC0PPS_RC0PPS1_MASK                      equ 0002h
RC0PPS_RC0PPS2_POSN                      equ 0002h
RC0PPS_RC0PPS2_POSITION                  equ 0002h
RC0PPS_RC0PPS2_SIZE                      equ 0001h
RC0PPS_RC0PPS2_LENGTH                    equ 0001h
RC0PPS_RC0PPS2_MASK                      equ 0004h
RC0PPS_RC0PPS3_POSN                      equ 0003h
RC0PPS_RC0PPS3_POSITION                  equ 0003h
RC0PPS_RC0PPS3_SIZE                      equ 0001h
RC0PPS_RC0PPS3_LENGTH                    equ 0001h
RC0PPS_RC0PPS3_MASK                      equ 0008h
RC0PPS_RC0PPS4_POSN                      equ 0004h
RC0PPS_RC0PPS4_POSITION                  equ 0004h
RC0PPS_RC0PPS4_SIZE                      equ 0001h
RC0PPS_RC0PPS4_LENGTH                    equ 0001h
RC0PPS_RC0PPS4_MASK                      equ 0010h
RC0PPS_RC0PPS5_POSN                      equ 0005h
RC0PPS_RC0PPS5_POSITION                  equ 0005h
RC0PPS_RC0PPS5_SIZE                      equ 0001h
RC0PPS_RC0PPS5_LENGTH                    equ 0001h
RC0PPS_RC0PPS5_MASK                      equ 0020h
RC0PPS_RC0PPS6_POSN                      equ 0006h
RC0PPS_RC0PPS6_POSITION                  equ 0006h
RC0PPS_RC0PPS6_SIZE                      equ 0001h
RC0PPS_RC0PPS6_LENGTH                    equ 0001h
RC0PPS_RC0PPS6_MASK                      equ 0040h

// Register: RC1PPS
#define RC1PPS RC1PPS
RC1PPS                                   equ 0212h
// bitfield definitions
RC1PPS_RC1PPS0_POSN                      equ 0000h
RC1PPS_RC1PPS0_POSITION                  equ 0000h
RC1PPS_RC1PPS0_SIZE                      equ 0001h
RC1PPS_RC1PPS0_LENGTH                    equ 0001h
RC1PPS_RC1PPS0_MASK                      equ 0001h
RC1PPS_RC1PPS1_POSN                      equ 0001h
RC1PPS_RC1PPS1_POSITION                  equ 0001h
RC1PPS_RC1PPS1_SIZE                      equ 0001h
RC1PPS_RC1PPS1_LENGTH                    equ 0001h
RC1PPS_RC1PPS1_MASK                      equ 0002h
RC1PPS_RC1PPS2_POSN                      equ 0002h
RC1PPS_RC1PPS2_POSITION                  equ 0002h
RC1PPS_RC1PPS2_SIZE                      equ 0001h
RC1PPS_RC1PPS2_LENGTH                    equ 0001h
RC1PPS_RC1PPS2_MASK                      equ 0004h
RC1PPS_RC1PPS3_POSN                      equ 0003h
RC1PPS_RC1PPS3_POSITION                  equ 0003h
RC1PPS_RC1PPS3_SIZE                      equ 0001h
RC1PPS_RC1PPS3_LENGTH                    equ 0001h
RC1PPS_RC1PPS3_MASK                      equ 0008h
RC1PPS_RC1PPS4_POSN                      equ 0004h
RC1PPS_RC1PPS4_POSITION                  equ 0004h
RC1PPS_RC1PPS4_SIZE                      equ 0001h
RC1PPS_RC1PPS4_LENGTH                    equ 0001h
RC1PPS_RC1PPS4_MASK                      equ 0010h
RC1PPS_RC1PPS5_POSN                      equ 0005h
RC1PPS_RC1PPS5_POSITION                  equ 0005h
RC1PPS_RC1PPS5_SIZE                      equ 0001h
RC1PPS_RC1PPS5_LENGTH                    equ 0001h
RC1PPS_RC1PPS5_MASK                      equ 0020h
RC1PPS_RC1PPS6_POSN                      equ 0006h
RC1PPS_RC1PPS6_POSITION                  equ 0006h
RC1PPS_RC1PPS6_SIZE                      equ 0001h
RC1PPS_RC1PPS6_LENGTH                    equ 0001h
RC1PPS_RC1PPS6_MASK                      equ 0040h

// Register: RC2PPS
#define RC2PPS RC2PPS
RC2PPS                                   equ 0213h
// bitfield definitions
RC2PPS_RC2PPS0_POSN                      equ 0000h
RC2PPS_RC2PPS0_POSITION                  equ 0000h
RC2PPS_RC2PPS0_SIZE                      equ 0001h
RC2PPS_RC2PPS0_LENGTH                    equ 0001h
RC2PPS_RC2PPS0_MASK                      equ 0001h
RC2PPS_RC2PPS1_POSN                      equ 0001h
RC2PPS_RC2PPS1_POSITION                  equ 0001h
RC2PPS_RC2PPS1_SIZE                      equ 0001h
RC2PPS_RC2PPS1_LENGTH                    equ 0001h
RC2PPS_RC2PPS1_MASK                      equ 0002h
RC2PPS_RC2PPS2_POSN                      equ 0002h
RC2PPS_RC2PPS2_POSITION                  equ 0002h
RC2PPS_RC2PPS2_SIZE                      equ 0001h
RC2PPS_RC2PPS2_LENGTH                    equ 0001h
RC2PPS_RC2PPS2_MASK                      equ 0004h
RC2PPS_RC2PPS3_POSN                      equ 0003h
RC2PPS_RC2PPS3_POSITION                  equ 0003h
RC2PPS_RC2PPS3_SIZE                      equ 0001h
RC2PPS_RC2PPS3_LENGTH                    equ 0001h
RC2PPS_RC2PPS3_MASK                      equ 0008h
RC2PPS_RC2PPS4_POSN                      equ 0004h
RC2PPS_RC2PPS4_POSITION                  equ 0004h
RC2PPS_RC2PPS4_SIZE                      equ 0001h
RC2PPS_RC2PPS4_LENGTH                    equ 0001h
RC2PPS_RC2PPS4_MASK                      equ 0010h
RC2PPS_RC2PPS5_POSN                      equ 0005h
RC2PPS_RC2PPS5_POSITION                  equ 0005h
RC2PPS_RC2PPS5_SIZE                      equ 0001h
RC2PPS_RC2PPS5_LENGTH                    equ 0001h
RC2PPS_RC2PPS5_MASK                      equ 0020h
RC2PPS_RC2PPS6_POSN                      equ 0006h
RC2PPS_RC2PPS6_POSITION                  equ 0006h
RC2PPS_RC2PPS6_SIZE                      equ 0001h
RC2PPS_RC2PPS6_LENGTH                    equ 0001h
RC2PPS_RC2PPS6_MASK                      equ 0040h

// Register: RC3PPS
#define RC3PPS RC3PPS
RC3PPS                                   equ 0214h
// bitfield definitions
RC3PPS_RC3PPS0_POSN                      equ 0000h
RC3PPS_RC3PPS0_POSITION                  equ 0000h
RC3PPS_RC3PPS0_SIZE                      equ 0001h
RC3PPS_RC3PPS0_LENGTH                    equ 0001h
RC3PPS_RC3PPS0_MASK                      equ 0001h
RC3PPS_RC3PPS1_POSN                      equ 0001h
RC3PPS_RC3PPS1_POSITION                  equ 0001h
RC3PPS_RC3PPS1_SIZE                      equ 0001h
RC3PPS_RC3PPS1_LENGTH                    equ 0001h
RC3PPS_RC3PPS1_MASK                      equ 0002h
RC3PPS_RC3PPS2_POSN                      equ 0002h
RC3PPS_RC3PPS2_POSITION                  equ 0002h
RC3PPS_RC3PPS2_SIZE                      equ 0001h
RC3PPS_RC3PPS2_LENGTH                    equ 0001h
RC3PPS_RC3PPS2_MASK                      equ 0004h
RC3PPS_RC3PPS3_POSN                      equ 0003h
RC3PPS_RC3PPS3_POSITION                  equ 0003h
RC3PPS_RC3PPS3_SIZE                      equ 0001h
RC3PPS_RC3PPS3_LENGTH                    equ 0001h
RC3PPS_RC3PPS3_MASK                      equ 0008h
RC3PPS_RC3PPS4_POSN                      equ 0004h
RC3PPS_RC3PPS4_POSITION                  equ 0004h
RC3PPS_RC3PPS4_SIZE                      equ 0001h
RC3PPS_RC3PPS4_LENGTH                    equ 0001h
RC3PPS_RC3PPS4_MASK                      equ 0010h
RC3PPS_RC3PPS5_POSN                      equ 0005h
RC3PPS_RC3PPS5_POSITION                  equ 0005h
RC3PPS_RC3PPS5_SIZE                      equ 0001h
RC3PPS_RC3PPS5_LENGTH                    equ 0001h
RC3PPS_RC3PPS5_MASK                      equ 0020h
RC3PPS_RC3PPS6_POSN                      equ 0006h
RC3PPS_RC3PPS6_POSITION                  equ 0006h
RC3PPS_RC3PPS6_SIZE                      equ 0001h
RC3PPS_RC3PPS6_LENGTH                    equ 0001h
RC3PPS_RC3PPS6_MASK                      equ 0040h

// Register: RC4PPS
#define RC4PPS RC4PPS
RC4PPS                                   equ 0215h
// bitfield definitions
RC4PPS_RC4PPS0_POSN                      equ 0000h
RC4PPS_RC4PPS0_POSITION                  equ 0000h
RC4PPS_RC4PPS0_SIZE                      equ 0001h
RC4PPS_RC4PPS0_LENGTH                    equ 0001h
RC4PPS_RC4PPS0_MASK                      equ 0001h
RC4PPS_RC4PPS1_POSN                      equ 0001h
RC4PPS_RC4PPS1_POSITION                  equ 0001h
RC4PPS_RC4PPS1_SIZE                      equ 0001h
RC4PPS_RC4PPS1_LENGTH                    equ 0001h
RC4PPS_RC4PPS1_MASK                      equ 0002h
RC4PPS_RC4PPS2_POSN                      equ 0002h
RC4PPS_RC4PPS2_POSITION                  equ 0002h
RC4PPS_RC4PPS2_SIZE                      equ 0001h
RC4PPS_RC4PPS2_LENGTH                    equ 0001h
RC4PPS_RC4PPS2_MASK                      equ 0004h
RC4PPS_RC4PPS3_POSN                      equ 0003h
RC4PPS_RC4PPS3_POSITION                  equ 0003h
RC4PPS_RC4PPS3_SIZE                      equ 0001h
RC4PPS_RC4PPS3_LENGTH                    equ 0001h
RC4PPS_RC4PPS3_MASK                      equ 0008h
RC4PPS_RC4PPS4_POSN                      equ 0004h
RC4PPS_RC4PPS4_POSITION                  equ 0004h
RC4PPS_RC4PPS4_SIZE                      equ 0001h
RC4PPS_RC4PPS4_LENGTH                    equ 0001h
RC4PPS_RC4PPS4_MASK                      equ 0010h
RC4PPS_RC4PPS5_POSN                      equ 0005h
RC4PPS_RC4PPS5_POSITION                  equ 0005h
RC4PPS_RC4PPS5_SIZE                      equ 0001h
RC4PPS_RC4PPS5_LENGTH                    equ 0001h
RC4PPS_RC4PPS5_MASK                      equ 0020h
RC4PPS_RC4PPS6_POSN                      equ 0006h
RC4PPS_RC4PPS6_POSITION                  equ 0006h
RC4PPS_RC4PPS6_SIZE                      equ 0001h
RC4PPS_RC4PPS6_LENGTH                    equ 0001h
RC4PPS_RC4PPS6_MASK                      equ 0040h

// Register: RC5PPS
#define RC5PPS RC5PPS
RC5PPS                                   equ 0216h
// bitfield definitions
RC5PPS_RC5PPS0_POSN                      equ 0000h
RC5PPS_RC5PPS0_POSITION                  equ 0000h
RC5PPS_RC5PPS0_SIZE                      equ 0001h
RC5PPS_RC5PPS0_LENGTH                    equ 0001h
RC5PPS_RC5PPS0_MASK                      equ 0001h
RC5PPS_RC5PPS1_POSN                      equ 0001h
RC5PPS_RC5PPS1_POSITION                  equ 0001h
RC5PPS_RC5PPS1_SIZE                      equ 0001h
RC5PPS_RC5PPS1_LENGTH                    equ 0001h
RC5PPS_RC5PPS1_MASK                      equ 0002h
RC5PPS_RC5PPS2_POSN                      equ 0002h
RC5PPS_RC5PPS2_POSITION                  equ 0002h
RC5PPS_RC5PPS2_SIZE                      equ 0001h
RC5PPS_RC5PPS2_LENGTH                    equ 0001h
RC5PPS_RC5PPS2_MASK                      equ 0004h
RC5PPS_RC5PPS3_POSN                      equ 0003h
RC5PPS_RC5PPS3_POSITION                  equ 0003h
RC5PPS_RC5PPS3_SIZE                      equ 0001h
RC5PPS_RC5PPS3_LENGTH                    equ 0001h
RC5PPS_RC5PPS3_MASK                      equ 0008h
RC5PPS_RC5PPS4_POSN                      equ 0004h
RC5PPS_RC5PPS4_POSITION                  equ 0004h
RC5PPS_RC5PPS4_SIZE                      equ 0001h
RC5PPS_RC5PPS4_LENGTH                    equ 0001h
RC5PPS_RC5PPS4_MASK                      equ 0010h
RC5PPS_RC5PPS5_POSN                      equ 0005h
RC5PPS_RC5PPS5_POSITION                  equ 0005h
RC5PPS_RC5PPS5_SIZE                      equ 0001h
RC5PPS_RC5PPS5_LENGTH                    equ 0001h
RC5PPS_RC5PPS5_MASK                      equ 0020h
RC5PPS_RC5PPS6_POSN                      equ 0006h
RC5PPS_RC5PPS6_POSITION                  equ 0006h
RC5PPS_RC5PPS6_SIZE                      equ 0001h
RC5PPS_RC5PPS6_LENGTH                    equ 0001h
RC5PPS_RC5PPS6_MASK                      equ 0040h

// Register: RC6PPS
#define RC6PPS RC6PPS
RC6PPS                                   equ 0217h
// bitfield definitions
RC6PPS_RC6PPS0_POSN                      equ 0000h
RC6PPS_RC6PPS0_POSITION                  equ 0000h
RC6PPS_RC6PPS0_SIZE                      equ 0001h
RC6PPS_RC6PPS0_LENGTH                    equ 0001h
RC6PPS_RC6PPS0_MASK                      equ 0001h
RC6PPS_RC6PPS1_POSN                      equ 0001h
RC6PPS_RC6PPS1_POSITION                  equ 0001h
RC6PPS_RC6PPS1_SIZE                      equ 0001h
RC6PPS_RC6PPS1_LENGTH                    equ 0001h
RC6PPS_RC6PPS1_MASK                      equ 0002h
RC6PPS_RC6PPS2_POSN                      equ 0002h
RC6PPS_RC6PPS2_POSITION                  equ 0002h
RC6PPS_RC6PPS2_SIZE                      equ 0001h
RC6PPS_RC6PPS2_LENGTH                    equ 0001h
RC6PPS_RC6PPS2_MASK                      equ 0004h
RC6PPS_RC6PPS3_POSN                      equ 0003h
RC6PPS_RC6PPS3_POSITION                  equ 0003h
RC6PPS_RC6PPS3_SIZE                      equ 0001h
RC6PPS_RC6PPS3_LENGTH                    equ 0001h
RC6PPS_RC6PPS3_MASK                      equ 0008h
RC6PPS_RC6PPS4_POSN                      equ 0004h
RC6PPS_RC6PPS4_POSITION                  equ 0004h
RC6PPS_RC6PPS4_SIZE                      equ 0001h
RC6PPS_RC6PPS4_LENGTH                    equ 0001h
RC6PPS_RC6PPS4_MASK                      equ 0010h
RC6PPS_RC6PPS5_POSN                      equ 0005h
RC6PPS_RC6PPS5_POSITION                  equ 0005h
RC6PPS_RC6PPS5_SIZE                      equ 0001h
RC6PPS_RC6PPS5_LENGTH                    equ 0001h
RC6PPS_RC6PPS5_MASK                      equ 0020h
RC6PPS_RC6PPS6_POSN                      equ 0006h
RC6PPS_RC6PPS6_POSITION                  equ 0006h
RC6PPS_RC6PPS6_SIZE                      equ 0001h
RC6PPS_RC6PPS6_LENGTH                    equ 0001h
RC6PPS_RC6PPS6_MASK                      equ 0040h

// Register: RC7PPS
#define RC7PPS RC7PPS
RC7PPS                                   equ 0218h
// bitfield definitions
RC7PPS_RC7PPS0_POSN                      equ 0000h
RC7PPS_RC7PPS0_POSITION                  equ 0000h
RC7PPS_RC7PPS0_SIZE                      equ 0001h
RC7PPS_RC7PPS0_LENGTH                    equ 0001h
RC7PPS_RC7PPS0_MASK                      equ 0001h
RC7PPS_RC7PPS1_POSN                      equ 0001h
RC7PPS_RC7PPS1_POSITION                  equ 0001h
RC7PPS_RC7PPS1_SIZE                      equ 0001h
RC7PPS_RC7PPS1_LENGTH                    equ 0001h
RC7PPS_RC7PPS1_MASK                      equ 0002h
RC7PPS_RC7PPS2_POSN                      equ 0002h
RC7PPS_RC7PPS2_POSITION                  equ 0002h
RC7PPS_RC7PPS2_SIZE                      equ 0001h
RC7PPS_RC7PPS2_LENGTH                    equ 0001h
RC7PPS_RC7PPS2_MASK                      equ 0004h
RC7PPS_RC7PPS3_POSN                      equ 0003h
RC7PPS_RC7PPS3_POSITION                  equ 0003h
RC7PPS_RC7PPS3_SIZE                      equ 0001h
RC7PPS_RC7PPS3_LENGTH                    equ 0001h
RC7PPS_RC7PPS3_MASK                      equ 0008h
RC7PPS_RC7PPS4_POSN                      equ 0004h
RC7PPS_RC7PPS4_POSITION                  equ 0004h
RC7PPS_RC7PPS4_SIZE                      equ 0001h
RC7PPS_RC7PPS4_LENGTH                    equ 0001h
RC7PPS_RC7PPS4_MASK                      equ 0010h
RC7PPS_RC7PPS5_POSN                      equ 0005h
RC7PPS_RC7PPS5_POSITION                  equ 0005h
RC7PPS_RC7PPS5_SIZE                      equ 0001h
RC7PPS_RC7PPS5_LENGTH                    equ 0001h
RC7PPS_RC7PPS5_MASK                      equ 0020h
RC7PPS_RC7PPS6_POSN                      equ 0006h
RC7PPS_RC7PPS6_POSITION                  equ 0006h
RC7PPS_RC7PPS6_SIZE                      equ 0001h
RC7PPS_RC7PPS6_LENGTH                    equ 0001h
RC7PPS_RC7PPS6_MASK                      equ 0040h

// Register: RD0PPS
#define RD0PPS RD0PPS
RD0PPS                                   equ 0219h
// bitfield definitions
RD0PPS_RD0PPS0_POSN                      equ 0000h
RD0PPS_RD0PPS0_POSITION                  equ 0000h
RD0PPS_RD0PPS0_SIZE                      equ 0001h
RD0PPS_RD0PPS0_LENGTH                    equ 0001h
RD0PPS_RD0PPS0_MASK                      equ 0001h
RD0PPS_RD0PPS1_POSN                      equ 0001h
RD0PPS_RD0PPS1_POSITION                  equ 0001h
RD0PPS_RD0PPS1_SIZE                      equ 0001h
RD0PPS_RD0PPS1_LENGTH                    equ 0001h
RD0PPS_RD0PPS1_MASK                      equ 0002h
RD0PPS_RD0PPS2_POSN                      equ 0002h
RD0PPS_RD0PPS2_POSITION                  equ 0002h
RD0PPS_RD0PPS2_SIZE                      equ 0001h
RD0PPS_RD0PPS2_LENGTH                    equ 0001h
RD0PPS_RD0PPS2_MASK                      equ 0004h
RD0PPS_RD0PPS3_POSN                      equ 0003h
RD0PPS_RD0PPS3_POSITION                  equ 0003h
RD0PPS_RD0PPS3_SIZE                      equ 0001h
RD0PPS_RD0PPS3_LENGTH                    equ 0001h
RD0PPS_RD0PPS3_MASK                      equ 0008h
RD0PPS_RD0PPS4_POSN                      equ 0004h
RD0PPS_RD0PPS4_POSITION                  equ 0004h
RD0PPS_RD0PPS4_SIZE                      equ 0001h
RD0PPS_RD0PPS4_LENGTH                    equ 0001h
RD0PPS_RD0PPS4_MASK                      equ 0010h
RD0PPS_RD0PPS5_POSN                      equ 0005h
RD0PPS_RD0PPS5_POSITION                  equ 0005h
RD0PPS_RD0PPS5_SIZE                      equ 0001h
RD0PPS_RD0PPS5_LENGTH                    equ 0001h
RD0PPS_RD0PPS5_MASK                      equ 0020h
RD0PPS_RD0PPS6_POSN                      equ 0006h
RD0PPS_RD0PPS6_POSITION                  equ 0006h
RD0PPS_RD0PPS6_SIZE                      equ 0001h
RD0PPS_RD0PPS6_LENGTH                    equ 0001h
RD0PPS_RD0PPS6_MASK                      equ 0040h

// Register: RD1PPS
#define RD1PPS RD1PPS
RD1PPS                                   equ 021Ah
// bitfield definitions
RD1PPS_RD1PPS0_POSN                      equ 0000h
RD1PPS_RD1PPS0_POSITION                  equ 0000h
RD1PPS_RD1PPS0_SIZE                      equ 0001h
RD1PPS_RD1PPS0_LENGTH                    equ 0001h
RD1PPS_RD1PPS0_MASK                      equ 0001h
RD1PPS_RD1PPS1_POSN                      equ 0001h
RD1PPS_RD1PPS1_POSITION                  equ 0001h
RD1PPS_RD1PPS1_SIZE                      equ 0001h
RD1PPS_RD1PPS1_LENGTH                    equ 0001h
RD1PPS_RD1PPS1_MASK                      equ 0002h
RD1PPS_RD1PPS2_POSN                      equ 0002h
RD1PPS_RD1PPS2_POSITION                  equ 0002h
RD1PPS_RD1PPS2_SIZE                      equ 0001h
RD1PPS_RD1PPS2_LENGTH                    equ 0001h
RD1PPS_RD1PPS2_MASK                      equ 0004h
RD1PPS_RD1PPS3_POSN                      equ 0003h
RD1PPS_RD1PPS3_POSITION                  equ 0003h
RD1PPS_RD1PPS3_SIZE                      equ 0001h
RD1PPS_RD1PPS3_LENGTH                    equ 0001h
RD1PPS_RD1PPS3_MASK                      equ 0008h
RD1PPS_RD1PPS4_POSN                      equ 0004h
RD1PPS_RD1PPS4_POSITION                  equ 0004h
RD1PPS_RD1PPS4_SIZE                      equ 0001h
RD1PPS_RD1PPS4_LENGTH                    equ 0001h
RD1PPS_RD1PPS4_MASK                      equ 0010h
RD1PPS_RD1PPS5_POSN                      equ 0005h
RD1PPS_RD1PPS5_POSITION                  equ 0005h
RD1PPS_RD1PPS5_SIZE                      equ 0001h
RD1PPS_RD1PPS5_LENGTH                    equ 0001h
RD1PPS_RD1PPS5_MASK                      equ 0020h
RD1PPS_RD1PPS6_POSN                      equ 0006h
RD1PPS_RD1PPS6_POSITION                  equ 0006h
RD1PPS_RD1PPS6_SIZE                      equ 0001h
RD1PPS_RD1PPS6_LENGTH                    equ 0001h
RD1PPS_RD1PPS6_MASK                      equ 0040h

// Register: RD2PPS
#define RD2PPS RD2PPS
RD2PPS                                   equ 021Bh
// bitfield definitions
RD2PPS_RD2PPS0_POSN                      equ 0000h
RD2PPS_RD2PPS0_POSITION                  equ 0000h
RD2PPS_RD2PPS0_SIZE                      equ 0001h
RD2PPS_RD2PPS0_LENGTH                    equ 0001h
RD2PPS_RD2PPS0_MASK                      equ 0001h
RD2PPS_RD2PPS1_POSN                      equ 0001h
RD2PPS_RD2PPS1_POSITION                  equ 0001h
RD2PPS_RD2PPS1_SIZE                      equ 0001h
RD2PPS_RD2PPS1_LENGTH                    equ 0001h
RD2PPS_RD2PPS1_MASK                      equ 0002h
RD2PPS_RD2PPS2_POSN                      equ 0002h
RD2PPS_RD2PPS2_POSITION                  equ 0002h
RD2PPS_RD2PPS2_SIZE                      equ 0001h
RD2PPS_RD2PPS2_LENGTH                    equ 0001h
RD2PPS_RD2PPS2_MASK                      equ 0004h
RD2PPS_RD2PPS3_POSN                      equ 0003h
RD2PPS_RD2PPS3_POSITION                  equ 0003h
RD2PPS_RD2PPS3_SIZE                      equ 0001h
RD2PPS_RD2PPS3_LENGTH                    equ 0001h
RD2PPS_RD2PPS3_MASK                      equ 0008h
RD2PPS_RD2PPS4_POSN                      equ 0004h
RD2PPS_RD2PPS4_POSITION                  equ 0004h
RD2PPS_RD2PPS4_SIZE                      equ 0001h
RD2PPS_RD2PPS4_LENGTH                    equ 0001h
RD2PPS_RD2PPS4_MASK                      equ 0010h
RD2PPS_RD2PPS5_POSN                      equ 0005h
RD2PPS_RD2PPS5_POSITION                  equ 0005h
RD2PPS_RD2PPS5_SIZE                      equ 0001h
RD2PPS_RD2PPS5_LENGTH                    equ 0001h
RD2PPS_RD2PPS5_MASK                      equ 0020h
RD2PPS_RD2PPS6_POSN                      equ 0006h
RD2PPS_RD2PPS6_POSITION                  equ 0006h
RD2PPS_RD2PPS6_SIZE                      equ 0001h
RD2PPS_RD2PPS6_LENGTH                    equ 0001h
RD2PPS_RD2PPS6_MASK                      equ 0040h

// Register: RD3PPS
#define RD3PPS RD3PPS
RD3PPS                                   equ 021Ch
// bitfield definitions
RD3PPS_RD3PPS0_POSN                      equ 0000h
RD3PPS_RD3PPS0_POSITION                  equ 0000h
RD3PPS_RD3PPS0_SIZE                      equ 0001h
RD3PPS_RD3PPS0_LENGTH                    equ 0001h
RD3PPS_RD3PPS0_MASK                      equ 0001h
RD3PPS_RD3PPS1_POSN                      equ 0001h
RD3PPS_RD3PPS1_POSITION                  equ 0001h
RD3PPS_RD3PPS1_SIZE                      equ 0001h
RD3PPS_RD3PPS1_LENGTH                    equ 0001h
RD3PPS_RD3PPS1_MASK                      equ 0002h
RD3PPS_RD3PPS2_POSN                      equ 0002h
RD3PPS_RD3PPS2_POSITION                  equ 0002h
RD3PPS_RD3PPS2_SIZE                      equ 0001h
RD3PPS_RD3PPS2_LENGTH                    equ 0001h
RD3PPS_RD3PPS2_MASK                      equ 0004h
RD3PPS_RD3PPS3_POSN                      equ 0003h
RD3PPS_RD3PPS3_POSITION                  equ 0003h
RD3PPS_RD3PPS3_SIZE                      equ 0001h
RD3PPS_RD3PPS3_LENGTH                    equ 0001h
RD3PPS_RD3PPS3_MASK                      equ 0008h
RD3PPS_RD3PPS4_POSN                      equ 0004h
RD3PPS_RD3PPS4_POSITION                  equ 0004h
RD3PPS_RD3PPS4_SIZE                      equ 0001h
RD3PPS_RD3PPS4_LENGTH                    equ 0001h
RD3PPS_RD3PPS4_MASK                      equ 0010h
RD3PPS_RD3PPS5_POSN                      equ 0005h
RD3PPS_RD3PPS5_POSITION                  equ 0005h
RD3PPS_RD3PPS5_SIZE                      equ 0001h
RD3PPS_RD3PPS5_LENGTH                    equ 0001h
RD3PPS_RD3PPS5_MASK                      equ 0020h
RD3PPS_RD3PPS6_POSN                      equ 0006h
RD3PPS_RD3PPS6_POSITION                  equ 0006h
RD3PPS_RD3PPS6_SIZE                      equ 0001h
RD3PPS_RD3PPS6_LENGTH                    equ 0001h
RD3PPS_RD3PPS6_MASK                      equ 0040h

// Register: RD4PPS
#define RD4PPS RD4PPS
RD4PPS                                   equ 021Dh
// bitfield definitions
RD4PPS_RD4PPS0_POSN                      equ 0000h
RD4PPS_RD4PPS0_POSITION                  equ 0000h
RD4PPS_RD4PPS0_SIZE                      equ 0001h
RD4PPS_RD4PPS0_LENGTH                    equ 0001h
RD4PPS_RD4PPS0_MASK                      equ 0001h
RD4PPS_RD4PPS1_POSN                      equ 0001h
RD4PPS_RD4PPS1_POSITION                  equ 0001h
RD4PPS_RD4PPS1_SIZE                      equ 0001h
RD4PPS_RD4PPS1_LENGTH                    equ 0001h
RD4PPS_RD4PPS1_MASK                      equ 0002h
RD4PPS_RD4PPS2_POSN                      equ 0002h
RD4PPS_RD4PPS2_POSITION                  equ 0002h
RD4PPS_RD4PPS2_SIZE                      equ 0001h
RD4PPS_RD4PPS2_LENGTH                    equ 0001h
RD4PPS_RD4PPS2_MASK                      equ 0004h
RD4PPS_RD4PPS3_POSN                      equ 0003h
RD4PPS_RD4PPS3_POSITION                  equ 0003h
RD4PPS_RD4PPS3_SIZE                      equ 0001h
RD4PPS_RD4PPS3_LENGTH                    equ 0001h
RD4PPS_RD4PPS3_MASK                      equ 0008h
RD4PPS_RD4PPS4_POSN                      equ 0004h
RD4PPS_RD4PPS4_POSITION                  equ 0004h
RD4PPS_RD4PPS4_SIZE                      equ 0001h
RD4PPS_RD4PPS4_LENGTH                    equ 0001h
RD4PPS_RD4PPS4_MASK                      equ 0010h
RD4PPS_RD4PPS5_POSN                      equ 0005h
RD4PPS_RD4PPS5_POSITION                  equ 0005h
RD4PPS_RD4PPS5_SIZE                      equ 0001h
RD4PPS_RD4PPS5_LENGTH                    equ 0001h
RD4PPS_RD4PPS5_MASK                      equ 0020h
RD4PPS_RD4PPS6_POSN                      equ 0006h
RD4PPS_RD4PPS6_POSITION                  equ 0006h
RD4PPS_RD4PPS6_SIZE                      equ 0001h
RD4PPS_RD4PPS6_LENGTH                    equ 0001h
RD4PPS_RD4PPS6_MASK                      equ 0040h

// Register: RD5PPS
#define RD5PPS RD5PPS
RD5PPS                                   equ 021Eh
// bitfield definitions
RD5PPS_RD5PPS0_POSN                      equ 0000h
RD5PPS_RD5PPS0_POSITION                  equ 0000h
RD5PPS_RD5PPS0_SIZE                      equ 0001h
RD5PPS_RD5PPS0_LENGTH                    equ 0001h
RD5PPS_RD5PPS0_MASK                      equ 0001h
RD5PPS_RD5PPS1_POSN                      equ 0001h
RD5PPS_RD5PPS1_POSITION                  equ 0001h
RD5PPS_RD5PPS1_SIZE                      equ 0001h
RD5PPS_RD5PPS1_LENGTH                    equ 0001h
RD5PPS_RD5PPS1_MASK                      equ 0002h
RD5PPS_RD5PPS2_POSN                      equ 0002h
RD5PPS_RD5PPS2_POSITION                  equ 0002h
RD5PPS_RD5PPS2_SIZE                      equ 0001h
RD5PPS_RD5PPS2_LENGTH                    equ 0001h
RD5PPS_RD5PPS2_MASK                      equ 0004h
RD5PPS_RD5PPS3_POSN                      equ 0003h
RD5PPS_RD5PPS3_POSITION                  equ 0003h
RD5PPS_RD5PPS3_SIZE                      equ 0001h
RD5PPS_RD5PPS3_LENGTH                    equ 0001h
RD5PPS_RD5PPS3_MASK                      equ 0008h
RD5PPS_RD5PPS4_POSN                      equ 0004h
RD5PPS_RD5PPS4_POSITION                  equ 0004h
RD5PPS_RD5PPS4_SIZE                      equ 0001h
RD5PPS_RD5PPS4_LENGTH                    equ 0001h
RD5PPS_RD5PPS4_MASK                      equ 0010h
RD5PPS_RD5PPS5_POSN                      equ 0005h
RD5PPS_RD5PPS5_POSITION                  equ 0005h
RD5PPS_RD5PPS5_SIZE                      equ 0001h
RD5PPS_RD5PPS5_LENGTH                    equ 0001h
RD5PPS_RD5PPS5_MASK                      equ 0020h
RD5PPS_RD5PPS6_POSN                      equ 0006h
RD5PPS_RD5PPS6_POSITION                  equ 0006h
RD5PPS_RD5PPS6_SIZE                      equ 0001h
RD5PPS_RD5PPS6_LENGTH                    equ 0001h
RD5PPS_RD5PPS6_MASK                      equ 0040h

// Register: RD6PPS
#define RD6PPS RD6PPS
RD6PPS                                   equ 021Fh
// bitfield definitions
RD6PPS_RD6PPS0_POSN                      equ 0000h
RD6PPS_RD6PPS0_POSITION                  equ 0000h
RD6PPS_RD6PPS0_SIZE                      equ 0001h
RD6PPS_RD6PPS0_LENGTH                    equ 0001h
RD6PPS_RD6PPS0_MASK                      equ 0001h
RD6PPS_RD6PPS1_POSN                      equ 0001h
RD6PPS_RD6PPS1_POSITION                  equ 0001h
RD6PPS_RD6PPS1_SIZE                      equ 0001h
RD6PPS_RD6PPS1_LENGTH                    equ 0001h
RD6PPS_RD6PPS1_MASK                      equ 0002h
RD6PPS_RD6PPS2_POSN                      equ 0002h
RD6PPS_RD6PPS2_POSITION                  equ 0002h
RD6PPS_RD6PPS2_SIZE                      equ 0001h
RD6PPS_RD6PPS2_LENGTH                    equ 0001h
RD6PPS_RD6PPS2_MASK                      equ 0004h
RD6PPS_RD6PPS3_POSN                      equ 0003h
RD6PPS_RD6PPS3_POSITION                  equ 0003h
RD6PPS_RD6PPS3_SIZE                      equ 0001h
RD6PPS_RD6PPS3_LENGTH                    equ 0001h
RD6PPS_RD6PPS3_MASK                      equ 0008h
RD6PPS_RD6PPS4_POSN                      equ 0004h
RD6PPS_RD6PPS4_POSITION                  equ 0004h
RD6PPS_RD6PPS4_SIZE                      equ 0001h
RD6PPS_RD6PPS4_LENGTH                    equ 0001h
RD6PPS_RD6PPS4_MASK                      equ 0010h
RD6PPS_RD6PPS5_POSN                      equ 0005h
RD6PPS_RD6PPS5_POSITION                  equ 0005h
RD6PPS_RD6PPS5_SIZE                      equ 0001h
RD6PPS_RD6PPS5_LENGTH                    equ 0001h
RD6PPS_RD6PPS5_MASK                      equ 0020h
RD6PPS_RD6PPS6_POSN                      equ 0006h
RD6PPS_RD6PPS6_POSITION                  equ 0006h
RD6PPS_RD6PPS6_SIZE                      equ 0001h
RD6PPS_RD6PPS6_LENGTH                    equ 0001h
RD6PPS_RD6PPS6_MASK                      equ 0040h

// Register: RD7PPS
#define RD7PPS RD7PPS
RD7PPS                                   equ 0220h
// bitfield definitions
RD7PPS_RD7PPS0_POSN                      equ 0000h
RD7PPS_RD7PPS0_POSITION                  equ 0000h
RD7PPS_RD7PPS0_SIZE                      equ 0001h
RD7PPS_RD7PPS0_LENGTH                    equ 0001h
RD7PPS_RD7PPS0_MASK                      equ 0001h
RD7PPS_RD7PPS1_POSN                      equ 0001h
RD7PPS_RD7PPS1_POSITION                  equ 0001h
RD7PPS_RD7PPS1_SIZE                      equ 0001h
RD7PPS_RD7PPS1_LENGTH                    equ 0001h
RD7PPS_RD7PPS1_MASK                      equ 0002h
RD7PPS_RD7PPS2_POSN                      equ 0002h
RD7PPS_RD7PPS2_POSITION                  equ 0002h
RD7PPS_RD7PPS2_SIZE                      equ 0001h
RD7PPS_RD7PPS2_LENGTH                    equ 0001h
RD7PPS_RD7PPS2_MASK                      equ 0004h
RD7PPS_RD7PPS3_POSN                      equ 0003h
RD7PPS_RD7PPS3_POSITION                  equ 0003h
RD7PPS_RD7PPS3_SIZE                      equ 0001h
RD7PPS_RD7PPS3_LENGTH                    equ 0001h
RD7PPS_RD7PPS3_MASK                      equ 0008h
RD7PPS_RD7PPS4_POSN                      equ 0004h
RD7PPS_RD7PPS4_POSITION                  equ 0004h
RD7PPS_RD7PPS4_SIZE                      equ 0001h
RD7PPS_RD7PPS4_LENGTH                    equ 0001h
RD7PPS_RD7PPS4_MASK                      equ 0010h
RD7PPS_RD7PPS5_POSN                      equ 0005h
RD7PPS_RD7PPS5_POSITION                  equ 0005h
RD7PPS_RD7PPS5_SIZE                      equ 0001h
RD7PPS_RD7PPS5_LENGTH                    equ 0001h
RD7PPS_RD7PPS5_MASK                      equ 0020h
RD7PPS_RD7PPS6_POSN                      equ 0006h
RD7PPS_RD7PPS6_POSITION                  equ 0006h
RD7PPS_RD7PPS6_SIZE                      equ 0001h
RD7PPS_RD7PPS6_LENGTH                    equ 0001h
RD7PPS_RD7PPS6_MASK                      equ 0040h

// Register: RE0PPS
#define RE0PPS RE0PPS
RE0PPS                                   equ 0221h
// bitfield definitions
RE0PPS_RE0PPS0_POSN                      equ 0000h
RE0PPS_RE0PPS0_POSITION                  equ 0000h
RE0PPS_RE0PPS0_SIZE                      equ 0001h
RE0PPS_RE0PPS0_LENGTH                    equ 0001h
RE0PPS_RE0PPS0_MASK                      equ 0001h
RE0PPS_RE0PPS1_POSN                      equ 0001h
RE0PPS_RE0PPS1_POSITION                  equ 0001h
RE0PPS_RE0PPS1_SIZE                      equ 0001h
RE0PPS_RE0PPS1_LENGTH                    equ 0001h
RE0PPS_RE0PPS1_MASK                      equ 0002h
RE0PPS_RE0PPS2_POSN                      equ 0002h
RE0PPS_RE0PPS2_POSITION                  equ 0002h
RE0PPS_RE0PPS2_SIZE                      equ 0001h
RE0PPS_RE0PPS2_LENGTH                    equ 0001h
RE0PPS_RE0PPS2_MASK                      equ 0004h
RE0PPS_RE0PPS3_POSN                      equ 0003h
RE0PPS_RE0PPS3_POSITION                  equ 0003h
RE0PPS_RE0PPS3_SIZE                      equ 0001h
RE0PPS_RE0PPS3_LENGTH                    equ 0001h
RE0PPS_RE0PPS3_MASK                      equ 0008h
RE0PPS_RE0PPS4_POSN                      equ 0004h
RE0PPS_RE0PPS4_POSITION                  equ 0004h
RE0PPS_RE0PPS4_SIZE                      equ 0001h
RE0PPS_RE0PPS4_LENGTH                    equ 0001h
RE0PPS_RE0PPS4_MASK                      equ 0010h
RE0PPS_RE0PPS5_POSN                      equ 0005h
RE0PPS_RE0PPS5_POSITION                  equ 0005h
RE0PPS_RE0PPS5_SIZE                      equ 0001h
RE0PPS_RE0PPS5_LENGTH                    equ 0001h
RE0PPS_RE0PPS5_MASK                      equ 0020h
RE0PPS_RE0PPS6_POSN                      equ 0006h
RE0PPS_RE0PPS6_POSITION                  equ 0006h
RE0PPS_RE0PPS6_SIZE                      equ 0001h
RE0PPS_RE0PPS6_LENGTH                    equ 0001h
RE0PPS_RE0PPS6_MASK                      equ 0040h

// Register: RE1PPS
#define RE1PPS RE1PPS
RE1PPS                                   equ 0222h
// bitfield definitions
RE1PPS_RE1PPS0_POSN                      equ 0000h
RE1PPS_RE1PPS0_POSITION                  equ 0000h
RE1PPS_RE1PPS0_SIZE                      equ 0001h
RE1PPS_RE1PPS0_LENGTH                    equ 0001h
RE1PPS_RE1PPS0_MASK                      equ 0001h
RE1PPS_RE1PPS1_POSN                      equ 0001h
RE1PPS_RE1PPS1_POSITION                  equ 0001h
RE1PPS_RE1PPS1_SIZE                      equ 0001h
RE1PPS_RE1PPS1_LENGTH                    equ 0001h
RE1PPS_RE1PPS1_MASK                      equ 0002h
RE1PPS_RE1PPS2_POSN                      equ 0002h
RE1PPS_RE1PPS2_POSITION                  equ 0002h
RE1PPS_RE1PPS2_SIZE                      equ 0001h
RE1PPS_RE1PPS2_LENGTH                    equ 0001h
RE1PPS_RE1PPS2_MASK                      equ 0004h
RE1PPS_RE1PPS3_POSN                      equ 0003h
RE1PPS_RE1PPS3_POSITION                  equ 0003h
RE1PPS_RE1PPS3_SIZE                      equ 0001h
RE1PPS_RE1PPS3_LENGTH                    equ 0001h
RE1PPS_RE1PPS3_MASK                      equ 0008h
RE1PPS_RE1PPS4_POSN                      equ 0004h
RE1PPS_RE1PPS4_POSITION                  equ 0004h
RE1PPS_RE1PPS4_SIZE                      equ 0001h
RE1PPS_RE1PPS4_LENGTH                    equ 0001h
RE1PPS_RE1PPS4_MASK                      equ 0010h
RE1PPS_RE1PPS5_POSN                      equ 0005h
RE1PPS_RE1PPS5_POSITION                  equ 0005h
RE1PPS_RE1PPS5_SIZE                      equ 0001h
RE1PPS_RE1PPS5_LENGTH                    equ 0001h
RE1PPS_RE1PPS5_MASK                      equ 0020h
RE1PPS_RE1PPS6_POSN                      equ 0006h
RE1PPS_RE1PPS6_POSITION                  equ 0006h
RE1PPS_RE1PPS6_SIZE                      equ 0001h
RE1PPS_RE1PPS6_LENGTH                    equ 0001h
RE1PPS_RE1PPS6_MASK                      equ 0040h

// Register: RE2PPS
#define RE2PPS RE2PPS
RE2PPS                                   equ 0223h
// bitfield definitions
RE2PPS_RE2PPS0_POSN                      equ 0000h
RE2PPS_RE2PPS0_POSITION                  equ 0000h
RE2PPS_RE2PPS0_SIZE                      equ 0001h
RE2PPS_RE2PPS0_LENGTH                    equ 0001h
RE2PPS_RE2PPS0_MASK                      equ 0001h
RE2PPS_RE2PPS1_POSN                      equ 0001h
RE2PPS_RE2PPS1_POSITION                  equ 0001h
RE2PPS_RE2PPS1_SIZE                      equ 0001h
RE2PPS_RE2PPS1_LENGTH                    equ 0001h
RE2PPS_RE2PPS1_MASK                      equ 0002h
RE2PPS_RE2PPS2_POSN                      equ 0002h
RE2PPS_RE2PPS2_POSITION                  equ 0002h
RE2PPS_RE2PPS2_SIZE                      equ 0001h
RE2PPS_RE2PPS2_LENGTH                    equ 0001h
RE2PPS_RE2PPS2_MASK                      equ 0004h
RE2PPS_RE2PPS3_POSN                      equ 0003h
RE2PPS_RE2PPS3_POSITION                  equ 0003h
RE2PPS_RE2PPS3_SIZE                      equ 0001h
RE2PPS_RE2PPS3_LENGTH                    equ 0001h
RE2PPS_RE2PPS3_MASK                      equ 0008h
RE2PPS_RE2PPS4_POSN                      equ 0004h
RE2PPS_RE2PPS4_POSITION                  equ 0004h
RE2PPS_RE2PPS4_SIZE                      equ 0001h
RE2PPS_RE2PPS4_LENGTH                    equ 0001h
RE2PPS_RE2PPS4_MASK                      equ 0010h
RE2PPS_RE2PPS5_POSN                      equ 0005h
RE2PPS_RE2PPS5_POSITION                  equ 0005h
RE2PPS_RE2PPS5_SIZE                      equ 0001h
RE2PPS_RE2PPS5_LENGTH                    equ 0001h
RE2PPS_RE2PPS5_MASK                      equ 0020h
RE2PPS_RE2PPS6_POSN                      equ 0006h
RE2PPS_RE2PPS6_POSITION                  equ 0006h
RE2PPS_RE2PPS6_SIZE                      equ 0001h
RE2PPS_RE2PPS6_LENGTH                    equ 0001h
RE2PPS_RE2PPS6_MASK                      equ 0040h

// Register: RF0PPS
#define RF0PPS RF0PPS
RF0PPS                                   equ 0229h
// bitfield definitions
RF0PPS_RF0PPS0_POSN                      equ 0000h
RF0PPS_RF0PPS0_POSITION                  equ 0000h
RF0PPS_RF0PPS0_SIZE                      equ 0001h
RF0PPS_RF0PPS0_LENGTH                    equ 0001h
RF0PPS_RF0PPS0_MASK                      equ 0001h
RF0PPS_RF0PPS1_POSN                      equ 0001h
RF0PPS_RF0PPS1_POSITION                  equ 0001h
RF0PPS_RF0PPS1_SIZE                      equ 0001h
RF0PPS_RF0PPS1_LENGTH                    equ 0001h
RF0PPS_RF0PPS1_MASK                      equ 0002h
RF0PPS_RF0PPS2_POSN                      equ 0002h
RF0PPS_RF0PPS2_POSITION                  equ 0002h
RF0PPS_RF0PPS2_SIZE                      equ 0001h
RF0PPS_RF0PPS2_LENGTH                    equ 0001h
RF0PPS_RF0PPS2_MASK                      equ 0004h
RF0PPS_RF0PPS3_POSN                      equ 0003h
RF0PPS_RF0PPS3_POSITION                  equ 0003h
RF0PPS_RF0PPS3_SIZE                      equ 0001h
RF0PPS_RF0PPS3_LENGTH                    equ 0001h
RF0PPS_RF0PPS3_MASK                      equ 0008h
RF0PPS_RF0PPS4_POSN                      equ 0004h
RF0PPS_RF0PPS4_POSITION                  equ 0004h
RF0PPS_RF0PPS4_SIZE                      equ 0001h
RF0PPS_RF0PPS4_LENGTH                    equ 0001h
RF0PPS_RF0PPS4_MASK                      equ 0010h
RF0PPS_RF0PPS5_POSN                      equ 0005h
RF0PPS_RF0PPS5_POSITION                  equ 0005h
RF0PPS_RF0PPS5_SIZE                      equ 0001h
RF0PPS_RF0PPS5_LENGTH                    equ 0001h
RF0PPS_RF0PPS5_MASK                      equ 0020h
RF0PPS_RF0PPS6_POSN                      equ 0006h
RF0PPS_RF0PPS6_POSITION                  equ 0006h
RF0PPS_RF0PPS6_SIZE                      equ 0001h
RF0PPS_RF0PPS6_LENGTH                    equ 0001h
RF0PPS_RF0PPS6_MASK                      equ 0040h

// Register: RF1PPS
#define RF1PPS RF1PPS
RF1PPS                                   equ 022Ah
// bitfield definitions
RF1PPS_RF1PPS0_POSN                      equ 0000h
RF1PPS_RF1PPS0_POSITION                  equ 0000h
RF1PPS_RF1PPS0_SIZE                      equ 0001h
RF1PPS_RF1PPS0_LENGTH                    equ 0001h
RF1PPS_RF1PPS0_MASK                      equ 0001h
RF1PPS_RF1PPS1_POSN                      equ 0001h
RF1PPS_RF1PPS1_POSITION                  equ 0001h
RF1PPS_RF1PPS1_SIZE                      equ 0001h
RF1PPS_RF1PPS1_LENGTH                    equ 0001h
RF1PPS_RF1PPS1_MASK                      equ 0002h
RF1PPS_RF1PPS2_POSN                      equ 0002h
RF1PPS_RF1PPS2_POSITION                  equ 0002h
RF1PPS_RF1PPS2_SIZE                      equ 0001h
RF1PPS_RF1PPS2_LENGTH                    equ 0001h
RF1PPS_RF1PPS2_MASK                      equ 0004h
RF1PPS_RF1PPS3_POSN                      equ 0003h
RF1PPS_RF1PPS3_POSITION                  equ 0003h
RF1PPS_RF1PPS3_SIZE                      equ 0001h
RF1PPS_RF1PPS3_LENGTH                    equ 0001h
RF1PPS_RF1PPS3_MASK                      equ 0008h
RF1PPS_RF1PPS4_POSN                      equ 0004h
RF1PPS_RF1PPS4_POSITION                  equ 0004h
RF1PPS_RF1PPS4_SIZE                      equ 0001h
RF1PPS_RF1PPS4_LENGTH                    equ 0001h
RF1PPS_RF1PPS4_MASK                      equ 0010h
RF1PPS_RF1PPS5_POSN                      equ 0005h
RF1PPS_RF1PPS5_POSITION                  equ 0005h
RF1PPS_RF1PPS5_SIZE                      equ 0001h
RF1PPS_RF1PPS5_LENGTH                    equ 0001h
RF1PPS_RF1PPS5_MASK                      equ 0020h
RF1PPS_RF1PPS6_POSN                      equ 0006h
RF1PPS_RF1PPS6_POSITION                  equ 0006h
RF1PPS_RF1PPS6_SIZE                      equ 0001h
RF1PPS_RF1PPS6_LENGTH                    equ 0001h
RF1PPS_RF1PPS6_MASK                      equ 0040h

// Register: RF2PPS
#define RF2PPS RF2PPS
RF2PPS                                   equ 022Bh
// bitfield definitions
RF2PPS_RF2PPS0_POSN                      equ 0000h
RF2PPS_RF2PPS0_POSITION                  equ 0000h
RF2PPS_RF2PPS0_SIZE                      equ 0001h
RF2PPS_RF2PPS0_LENGTH                    equ 0001h
RF2PPS_RF2PPS0_MASK                      equ 0001h
RF2PPS_RF2PPS1_POSN                      equ 0001h
RF2PPS_RF2PPS1_POSITION                  equ 0001h
RF2PPS_RF2PPS1_SIZE                      equ 0001h
RF2PPS_RF2PPS1_LENGTH                    equ 0001h
RF2PPS_RF2PPS1_MASK                      equ 0002h
RF2PPS_RF2PPS2_POSN                      equ 0002h
RF2PPS_RF2PPS2_POSITION                  equ 0002h
RF2PPS_RF2PPS2_SIZE                      equ 0001h
RF2PPS_RF2PPS2_LENGTH                    equ 0001h
RF2PPS_RF2PPS2_MASK                      equ 0004h
RF2PPS_RF2PPS3_POSN                      equ 0003h
RF2PPS_RF2PPS3_POSITION                  equ 0003h
RF2PPS_RF2PPS3_SIZE                      equ 0001h
RF2PPS_RF2PPS3_LENGTH                    equ 0001h
RF2PPS_RF2PPS3_MASK                      equ 0008h
RF2PPS_RF2PPS4_POSN                      equ 0004h
RF2PPS_RF2PPS4_POSITION                  equ 0004h
RF2PPS_RF2PPS4_SIZE                      equ 0001h
RF2PPS_RF2PPS4_LENGTH                    equ 0001h
RF2PPS_RF2PPS4_MASK                      equ 0010h
RF2PPS_RF2PPS5_POSN                      equ 0005h
RF2PPS_RF2PPS5_POSITION                  equ 0005h
RF2PPS_RF2PPS5_SIZE                      equ 0001h
RF2PPS_RF2PPS5_LENGTH                    equ 0001h
RF2PPS_RF2PPS5_MASK                      equ 0020h
RF2PPS_RF2PPS6_POSN                      equ 0006h
RF2PPS_RF2PPS6_POSITION                  equ 0006h
RF2PPS_RF2PPS6_SIZE                      equ 0001h
RF2PPS_RF2PPS6_LENGTH                    equ 0001h
RF2PPS_RF2PPS6_MASK                      equ 0040h

// Register: RF3PPS
#define RF3PPS RF3PPS
RF3PPS                                   equ 022Ch
// bitfield definitions
RF3PPS_RF3PPS0_POSN                      equ 0000h
RF3PPS_RF3PPS0_POSITION                  equ 0000h
RF3PPS_RF3PPS0_SIZE                      equ 0001h
RF3PPS_RF3PPS0_LENGTH                    equ 0001h
RF3PPS_RF3PPS0_MASK                      equ 0001h
RF3PPS_RF3PPS1_POSN                      equ 0001h
RF3PPS_RF3PPS1_POSITION                  equ 0001h
RF3PPS_RF3PPS1_SIZE                      equ 0001h
RF3PPS_RF3PPS1_LENGTH                    equ 0001h
RF3PPS_RF3PPS1_MASK                      equ 0002h
RF3PPS_RF3PPS2_POSN                      equ 0002h
RF3PPS_RF3PPS2_POSITION                  equ 0002h
RF3PPS_RF3PPS2_SIZE                      equ 0001h
RF3PPS_RF3PPS2_LENGTH                    equ 0001h
RF3PPS_RF3PPS2_MASK                      equ 0004h
RF3PPS_RF3PPS3_POSN                      equ 0003h
RF3PPS_RF3PPS3_POSITION                  equ 0003h
RF3PPS_RF3PPS3_SIZE                      equ 0001h
RF3PPS_RF3PPS3_LENGTH                    equ 0001h
RF3PPS_RF3PPS3_MASK                      equ 0008h
RF3PPS_RF3PPS4_POSN                      equ 0004h
RF3PPS_RF3PPS4_POSITION                  equ 0004h
RF3PPS_RF3PPS4_SIZE                      equ 0001h
RF3PPS_RF3PPS4_LENGTH                    equ 0001h
RF3PPS_RF3PPS4_MASK                      equ 0010h
RF3PPS_RF3PPS5_POSN                      equ 0005h
RF3PPS_RF3PPS5_POSITION                  equ 0005h
RF3PPS_RF3PPS5_SIZE                      equ 0001h
RF3PPS_RF3PPS5_LENGTH                    equ 0001h
RF3PPS_RF3PPS5_MASK                      equ 0020h
RF3PPS_RF3PPS6_POSN                      equ 0006h
RF3PPS_RF3PPS6_POSITION                  equ 0006h
RF3PPS_RF3PPS6_SIZE                      equ 0001h
RF3PPS_RF3PPS6_LENGTH                    equ 0001h
RF3PPS_RF3PPS6_MASK                      equ 0040h

// Register: RF4PPS
#define RF4PPS RF4PPS
RF4PPS                                   equ 022Dh
// bitfield definitions
RF4PPS_RF4PPS0_POSN                      equ 0000h
RF4PPS_RF4PPS0_POSITION                  equ 0000h
RF4PPS_RF4PPS0_SIZE                      equ 0001h
RF4PPS_RF4PPS0_LENGTH                    equ 0001h
RF4PPS_RF4PPS0_MASK                      equ 0001h
RF4PPS_RF4PPS1_POSN                      equ 0001h
RF4PPS_RF4PPS1_POSITION                  equ 0001h
RF4PPS_RF4PPS1_SIZE                      equ 0001h
RF4PPS_RF4PPS1_LENGTH                    equ 0001h
RF4PPS_RF4PPS1_MASK                      equ 0002h
RF4PPS_RF4PPS2_POSN                      equ 0002h
RF4PPS_RF4PPS2_POSITION                  equ 0002h
RF4PPS_RF4PPS2_SIZE                      equ 0001h
RF4PPS_RF4PPS2_LENGTH                    equ 0001h
RF4PPS_RF4PPS2_MASK                      equ 0004h
RF4PPS_RF4PPS3_POSN                      equ 0003h
RF4PPS_RF4PPS3_POSITION                  equ 0003h
RF4PPS_RF4PPS3_SIZE                      equ 0001h
RF4PPS_RF4PPS3_LENGTH                    equ 0001h
RF4PPS_RF4PPS3_MASK                      equ 0008h
RF4PPS_RF4PPS4_POSN                      equ 0004h
RF4PPS_RF4PPS4_POSITION                  equ 0004h
RF4PPS_RF4PPS4_SIZE                      equ 0001h
RF4PPS_RF4PPS4_LENGTH                    equ 0001h
RF4PPS_RF4PPS4_MASK                      equ 0010h
RF4PPS_RF4PPS5_POSN                      equ 0005h
RF4PPS_RF4PPS5_POSITION                  equ 0005h
RF4PPS_RF4PPS5_SIZE                      equ 0001h
RF4PPS_RF4PPS5_LENGTH                    equ 0001h
RF4PPS_RF4PPS5_MASK                      equ 0020h
RF4PPS_RF4PPS6_POSN                      equ 0006h
RF4PPS_RF4PPS6_POSITION                  equ 0006h
RF4PPS_RF4PPS6_SIZE                      equ 0001h
RF4PPS_RF4PPS6_LENGTH                    equ 0001h
RF4PPS_RF4PPS6_MASK                      equ 0040h

// Register: RF5PPS
#define RF5PPS RF5PPS
RF5PPS                                   equ 022Eh
// bitfield definitions
RF5PPS_RF5PPS0_POSN                      equ 0000h
RF5PPS_RF5PPS0_POSITION                  equ 0000h
RF5PPS_RF5PPS0_SIZE                      equ 0001h
RF5PPS_RF5PPS0_LENGTH                    equ 0001h
RF5PPS_RF5PPS0_MASK                      equ 0001h
RF5PPS_RF5PPS1_POSN                      equ 0001h
RF5PPS_RF5PPS1_POSITION                  equ 0001h
RF5PPS_RF5PPS1_SIZE                      equ 0001h
RF5PPS_RF5PPS1_LENGTH                    equ 0001h
RF5PPS_RF5PPS1_MASK                      equ 0002h
RF5PPS_RF5PPS2_POSN                      equ 0002h
RF5PPS_RF5PPS2_POSITION                  equ 0002h
RF5PPS_RF5PPS2_SIZE                      equ 0001h
RF5PPS_RF5PPS2_LENGTH                    equ 0001h
RF5PPS_RF5PPS2_MASK                      equ 0004h
RF5PPS_RF5PPS3_POSN                      equ 0003h
RF5PPS_RF5PPS3_POSITION                  equ 0003h
RF5PPS_RF5PPS3_SIZE                      equ 0001h
RF5PPS_RF5PPS3_LENGTH                    equ 0001h
RF5PPS_RF5PPS3_MASK                      equ 0008h
RF5PPS_RF5PPS4_POSN                      equ 0004h
RF5PPS_RF5PPS4_POSITION                  equ 0004h
RF5PPS_RF5PPS4_SIZE                      equ 0001h
RF5PPS_RF5PPS4_LENGTH                    equ 0001h
RF5PPS_RF5PPS4_MASK                      equ 0010h
RF5PPS_RF5PPS5_POSN                      equ 0005h
RF5PPS_RF5PPS5_POSITION                  equ 0005h
RF5PPS_RF5PPS5_SIZE                      equ 0001h
RF5PPS_RF5PPS5_LENGTH                    equ 0001h
RF5PPS_RF5PPS5_MASK                      equ 0020h
RF5PPS_RF5PPS6_POSN                      equ 0006h
RF5PPS_RF5PPS6_POSITION                  equ 0006h
RF5PPS_RF5PPS6_SIZE                      equ 0001h
RF5PPS_RF5PPS6_LENGTH                    equ 0001h
RF5PPS_RF5PPS6_MASK                      equ 0040h

// Register: RF6PPS
#define RF6PPS RF6PPS
RF6PPS                                   equ 022Fh
// bitfield definitions
RF6PPS_RF6PPS0_POSN                      equ 0000h
RF6PPS_RF6PPS0_POSITION                  equ 0000h
RF6PPS_RF6PPS0_SIZE                      equ 0001h
RF6PPS_RF6PPS0_LENGTH                    equ 0001h
RF6PPS_RF6PPS0_MASK                      equ 0001h
RF6PPS_RF6PPS1_POSN                      equ 0001h
RF6PPS_RF6PPS1_POSITION                  equ 0001h
RF6PPS_RF6PPS1_SIZE                      equ 0001h
RF6PPS_RF6PPS1_LENGTH                    equ 0001h
RF6PPS_RF6PPS1_MASK                      equ 0002h
RF6PPS_RF6PPS2_POSN                      equ 0002h
RF6PPS_RF6PPS2_POSITION                  equ 0002h
RF6PPS_RF6PPS2_SIZE                      equ 0001h
RF6PPS_RF6PPS2_LENGTH                    equ 0001h
RF6PPS_RF6PPS2_MASK                      equ 0004h
RF6PPS_RF6PPS3_POSN                      equ 0003h
RF6PPS_RF6PPS3_POSITION                  equ 0003h
RF6PPS_RF6PPS3_SIZE                      equ 0001h
RF6PPS_RF6PPS3_LENGTH                    equ 0001h
RF6PPS_RF6PPS3_MASK                      equ 0008h
RF6PPS_RF6PPS4_POSN                      equ 0004h
RF6PPS_RF6PPS4_POSITION                  equ 0004h
RF6PPS_RF6PPS4_SIZE                      equ 0001h
RF6PPS_RF6PPS4_LENGTH                    equ 0001h
RF6PPS_RF6PPS4_MASK                      equ 0010h
RF6PPS_RF6PPS5_POSN                      equ 0005h
RF6PPS_RF6PPS5_POSITION                  equ 0005h
RF6PPS_RF6PPS5_SIZE                      equ 0001h
RF6PPS_RF6PPS5_LENGTH                    equ 0001h
RF6PPS_RF6PPS5_MASK                      equ 0020h
RF6PPS_RF6PPS6_POSN                      equ 0006h
RF6PPS_RF6PPS6_POSITION                  equ 0006h
RF6PPS_RF6PPS6_SIZE                      equ 0001h
RF6PPS_RF6PPS6_LENGTH                    equ 0001h
RF6PPS_RF6PPS6_MASK                      equ 0040h

// Register: RF7PPS
#define RF7PPS RF7PPS
RF7PPS                                   equ 0230h
// bitfield definitions
RF7PPS_RF7PPS0_POSN                      equ 0000h
RF7PPS_RF7PPS0_POSITION                  equ 0000h
RF7PPS_RF7PPS0_SIZE                      equ 0001h
RF7PPS_RF7PPS0_LENGTH                    equ 0001h
RF7PPS_RF7PPS0_MASK                      equ 0001h
RF7PPS_RF7PPS1_POSN                      equ 0001h
RF7PPS_RF7PPS1_POSITION                  equ 0001h
RF7PPS_RF7PPS1_SIZE                      equ 0001h
RF7PPS_RF7PPS1_LENGTH                    equ 0001h
RF7PPS_RF7PPS1_MASK                      equ 0002h
RF7PPS_RF7PPS2_POSN                      equ 0002h
RF7PPS_RF7PPS2_POSITION                  equ 0002h
RF7PPS_RF7PPS2_SIZE                      equ 0001h
RF7PPS_RF7PPS2_LENGTH                    equ 0001h
RF7PPS_RF7PPS2_MASK                      equ 0004h
RF7PPS_RF7PPS3_POSN                      equ 0003h
RF7PPS_RF7PPS3_POSITION                  equ 0003h
RF7PPS_RF7PPS3_SIZE                      equ 0001h
RF7PPS_RF7PPS3_LENGTH                    equ 0001h
RF7PPS_RF7PPS3_MASK                      equ 0008h
RF7PPS_RF7PPS4_POSN                      equ 0004h
RF7PPS_RF7PPS4_POSITION                  equ 0004h
RF7PPS_RF7PPS4_SIZE                      equ 0001h
RF7PPS_RF7PPS4_LENGTH                    equ 0001h
RF7PPS_RF7PPS4_MASK                      equ 0010h
RF7PPS_RF7PPS5_POSN                      equ 0005h
RF7PPS_RF7PPS5_POSITION                  equ 0005h
RF7PPS_RF7PPS5_SIZE                      equ 0001h
RF7PPS_RF7PPS5_LENGTH                    equ 0001h
RF7PPS_RF7PPS5_MASK                      equ 0020h
RF7PPS_RF7PPS6_POSN                      equ 0006h
RF7PPS_RF7PPS6_POSITION                  equ 0006h
RF7PPS_RF7PPS6_SIZE                      equ 0001h
RF7PPS_RF7PPS6_LENGTH                    equ 0001h
RF7PPS_RF7PPS6_MASK                      equ 0040h

// Register: INT0PPS
#define INT0PPS INT0PPS
INT0PPS                                  equ 023Eh
// bitfield definitions
INT0PPS_PIN_POSN                         equ 0000h
INT0PPS_PIN_POSITION                     equ 0000h
INT0PPS_PIN_SIZE                         equ 0003h
INT0PPS_PIN_LENGTH                       equ 0003h
INT0PPS_PIN_MASK                         equ 0007h
INT0PPS_PORT_POSN                        equ 0003h
INT0PPS_PORT_POSITION                    equ 0003h
INT0PPS_PORT_SIZE                        equ 0001h
INT0PPS_PORT_LENGTH                      equ 0001h
INT0PPS_PORT_MASK                        equ 0008h
INT0PPS_INT0PPS0_POSN                    equ 0000h
INT0PPS_INT0PPS0_POSITION                equ 0000h
INT0PPS_INT0PPS0_SIZE                    equ 0001h
INT0PPS_INT0PPS0_LENGTH                  equ 0001h
INT0PPS_INT0PPS0_MASK                    equ 0001h
INT0PPS_INT0PPS1_POSN                    equ 0001h
INT0PPS_INT0PPS1_POSITION                equ 0001h
INT0PPS_INT0PPS1_SIZE                    equ 0001h
INT0PPS_INT0PPS1_LENGTH                  equ 0001h
INT0PPS_INT0PPS1_MASK                    equ 0002h
INT0PPS_INT0PPS2_POSN                    equ 0002h
INT0PPS_INT0PPS2_POSITION                equ 0002h
INT0PPS_INT0PPS2_SIZE                    equ 0001h
INT0PPS_INT0PPS2_LENGTH                  equ 0001h
INT0PPS_INT0PPS2_MASK                    equ 0004h
INT0PPS_INT0PPS3_POSN                    equ 0003h
INT0PPS_INT0PPS3_POSITION                equ 0003h
INT0PPS_INT0PPS3_SIZE                    equ 0001h
INT0PPS_INT0PPS3_LENGTH                  equ 0001h
INT0PPS_INT0PPS3_MASK                    equ 0008h
INT0PPS_INT0PPS_POSN                     equ 0000h
INT0PPS_INT0PPS_POSITION                 equ 0000h
INT0PPS_INT0PPS_SIZE                     equ 0004h
INT0PPS_INT0PPS_LENGTH                   equ 0004h
INT0PPS_INT0PPS_MASK                     equ 000Fh

// Register: INT1PPS
#define INT1PPS INT1PPS
INT1PPS                                  equ 023Fh
// bitfield definitions
INT1PPS_PIN_POSN                         equ 0000h
INT1PPS_PIN_POSITION                     equ 0000h
INT1PPS_PIN_SIZE                         equ 0003h
INT1PPS_PIN_LENGTH                       equ 0003h
INT1PPS_PIN_MASK                         equ 0007h
INT1PPS_PORT_POSN                        equ 0003h
INT1PPS_PORT_POSITION                    equ 0003h
INT1PPS_PORT_SIZE                        equ 0002h
INT1PPS_PORT_LENGTH                      equ 0002h
INT1PPS_PORT_MASK                        equ 0018h
INT1PPS_INT1PPS0_POSN                    equ 0000h
INT1PPS_INT1PPS0_POSITION                equ 0000h
INT1PPS_INT1PPS0_SIZE                    equ 0001h
INT1PPS_INT1PPS0_LENGTH                  equ 0001h
INT1PPS_INT1PPS0_MASK                    equ 0001h
INT1PPS_INT1PPS1_POSN                    equ 0001h
INT1PPS_INT1PPS1_POSITION                equ 0001h
INT1PPS_INT1PPS1_SIZE                    equ 0001h
INT1PPS_INT1PPS1_LENGTH                  equ 0001h
INT1PPS_INT1PPS1_MASK                    equ 0002h
INT1PPS_INT1PPS2_POSN                    equ 0002h
INT1PPS_INT1PPS2_POSITION                equ 0002h
INT1PPS_INT1PPS2_SIZE                    equ 0001h
INT1PPS_INT1PPS2_LENGTH                  equ 0001h
INT1PPS_INT1PPS2_MASK                    equ 0004h
INT1PPS_INT1PPS3_POSN                    equ 0003h
INT1PPS_INT1PPS3_POSITION                equ 0003h
INT1PPS_INT1PPS3_SIZE                    equ 0001h
INT1PPS_INT1PPS3_LENGTH                  equ 0001h
INT1PPS_INT1PPS3_MASK                    equ 0008h
INT1PPS_INT1PPS4_POSN                    equ 0004h
INT1PPS_INT1PPS4_POSITION                equ 0004h
INT1PPS_INT1PPS4_SIZE                    equ 0001h
INT1PPS_INT1PPS4_LENGTH                  equ 0001h
INT1PPS_INT1PPS4_MASK                    equ 0010h
INT1PPS_INT1PPS_POSN                     equ 0000h
INT1PPS_INT1PPS_POSITION                 equ 0000h
INT1PPS_INT1PPS_SIZE                     equ 0005h
INT1PPS_INT1PPS_LENGTH                   equ 0005h
INT1PPS_INT1PPS_MASK                     equ 001Fh

// Register: INT2PPS
#define INT2PPS INT2PPS
INT2PPS                                  equ 0240h
// bitfield definitions
INT2PPS_PIN_POSN                         equ 0000h
INT2PPS_PIN_POSITION                     equ 0000h
INT2PPS_PIN_SIZE                         equ 0003h
INT2PPS_PIN_LENGTH                       equ 0003h
INT2PPS_PIN_MASK                         equ 0007h
INT2PPS_PORT_POSN                        equ 0003h
INT2PPS_PORT_POSITION                    equ 0003h
INT2PPS_PORT_SIZE                        equ 0003h
INT2PPS_PORT_LENGTH                      equ 0003h
INT2PPS_PORT_MASK                        equ 0038h
INT2PPS_INT2PPS0_POSN                    equ 0000h
INT2PPS_INT2PPS0_POSITION                equ 0000h
INT2PPS_INT2PPS0_SIZE                    equ 0001h
INT2PPS_INT2PPS0_LENGTH                  equ 0001h
INT2PPS_INT2PPS0_MASK                    equ 0001h
INT2PPS_INT2PPS1_POSN                    equ 0001h
INT2PPS_INT2PPS1_POSITION                equ 0001h
INT2PPS_INT2PPS1_SIZE                    equ 0001h
INT2PPS_INT2PPS1_LENGTH                  equ 0001h
INT2PPS_INT2PPS1_MASK                    equ 0002h
INT2PPS_INT2PPS2_POSN                    equ 0002h
INT2PPS_INT2PPS2_POSITION                equ 0002h
INT2PPS_INT2PPS2_SIZE                    equ 0001h
INT2PPS_INT2PPS2_LENGTH                  equ 0001h
INT2PPS_INT2PPS2_MASK                    equ 0004h
INT2PPS_INT2PPS3_POSN                    equ 0003h
INT2PPS_INT2PPS3_POSITION                equ 0003h
INT2PPS_INT2PPS3_SIZE                    equ 0001h
INT2PPS_INT2PPS3_LENGTH                  equ 0001h
INT2PPS_INT2PPS3_MASK                    equ 0008h
INT2PPS_INT2PPS4_POSN                    equ 0004h
INT2PPS_INT2PPS4_POSITION                equ 0004h
INT2PPS_INT2PPS4_SIZE                    equ 0001h
INT2PPS_INT2PPS4_LENGTH                  equ 0001h
INT2PPS_INT2PPS4_MASK                    equ 0010h
INT2PPS_INT2PPS5_POSN                    equ 0005h
INT2PPS_INT2PPS5_POSITION                equ 0005h
INT2PPS_INT2PPS5_SIZE                    equ 0001h
INT2PPS_INT2PPS5_LENGTH                  equ 0001h
INT2PPS_INT2PPS5_MASK                    equ 0020h
INT2PPS_INT2PPS_POSN                     equ 0000h
INT2PPS_INT2PPS_POSITION                 equ 0000h
INT2PPS_INT2PPS_SIZE                     equ 0006h
INT2PPS_INT2PPS_LENGTH                   equ 0006h
INT2PPS_INT2PPS_MASK                     equ 003Fh

// Register: T0CKIPPS
#define T0CKIPPS T0CKIPPS
T0CKIPPS                                 equ 0241h
// bitfield definitions
T0CKIPPS_PIN_POSN                        equ 0000h
T0CKIPPS_PIN_POSITION                    equ 0000h
T0CKIPPS_PIN_SIZE                        equ 0003h
T0CKIPPS_PIN_LENGTH                      equ 0003h
T0CKIPPS_PIN_MASK                        equ 0007h
T0CKIPPS_PORT_POSN                       equ 0003h
T0CKIPPS_PORT_POSITION                   equ 0003h
T0CKIPPS_PORT_SIZE                       equ 0003h
T0CKIPPS_PORT_LENGTH                     equ 0003h
T0CKIPPS_PORT_MASK                       equ 0038h
T0CKIPPS_T0CKIPPS_POSN                   equ 0000h
T0CKIPPS_T0CKIPPS_POSITION               equ 0000h
T0CKIPPS_T0CKIPPS_SIZE                   equ 0006h
T0CKIPPS_T0CKIPPS_LENGTH                 equ 0006h
T0CKIPPS_T0CKIPPS_MASK                   equ 003Fh
T0CKIPPS_T0CKIPPS0_POSN                  equ 0000h
T0CKIPPS_T0CKIPPS0_POSITION              equ 0000h
T0CKIPPS_T0CKIPPS0_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS0_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS0_MASK                  equ 0001h
T0CKIPPS_T0CKIPPS1_POSN                  equ 0001h
T0CKIPPS_T0CKIPPS1_POSITION              equ 0001h
T0CKIPPS_T0CKIPPS1_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS1_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS1_MASK                  equ 0002h
T0CKIPPS_T0CKIPPS2_POSN                  equ 0002h
T0CKIPPS_T0CKIPPS2_POSITION              equ 0002h
T0CKIPPS_T0CKIPPS2_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS2_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS2_MASK                  equ 0004h
T0CKIPPS_T0CKIPPS3_POSN                  equ 0003h
T0CKIPPS_T0CKIPPS3_POSITION              equ 0003h
T0CKIPPS_T0CKIPPS3_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS3_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS3_MASK                  equ 0008h
T0CKIPPS_T0CKIPPS4_POSN                  equ 0004h
T0CKIPPS_T0CKIPPS4_POSITION              equ 0004h
T0CKIPPS_T0CKIPPS4_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS4_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS4_MASK                  equ 0010h
T0CKIPPS_T0CKIPPS5_POSN                  equ 0005h
T0CKIPPS_T0CKIPPS5_POSITION              equ 0005h
T0CKIPPS_T0CKIPPS5_SIZE                  equ 0001h
T0CKIPPS_T0CKIPPS5_LENGTH                equ 0001h
T0CKIPPS_T0CKIPPS5_MASK                  equ 0020h

// Register: T1CKIPPS
#define T1CKIPPS T1CKIPPS
T1CKIPPS                                 equ 0242h
// bitfield definitions
T1CKIPPS_PIN_POSN                        equ 0000h
T1CKIPPS_PIN_POSITION                    equ 0000h
T1CKIPPS_PIN_SIZE                        equ 0003h
T1CKIPPS_PIN_LENGTH                      equ 0003h
T1CKIPPS_PIN_MASK                        equ 0007h
T1CKIPPS_PORT_POSN                       equ 0003h
T1CKIPPS_PORT_POSITION                   equ 0003h
T1CKIPPS_PORT_SIZE                       equ 0003h
T1CKIPPS_PORT_LENGTH                     equ 0003h
T1CKIPPS_PORT_MASK                       equ 0038h
T1CKIPPS_T1CKIPPS0_POSN                  equ 0000h
T1CKIPPS_T1CKIPPS0_POSITION              equ 0000h
T1CKIPPS_T1CKIPPS0_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS0_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS0_MASK                  equ 0001h
T1CKIPPS_T1CKIPPS1_POSN                  equ 0001h
T1CKIPPS_T1CKIPPS1_POSITION              equ 0001h
T1CKIPPS_T1CKIPPS1_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS1_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS1_MASK                  equ 0002h
T1CKIPPS_T1CKIPPS2_POSN                  equ 0002h
T1CKIPPS_T1CKIPPS2_POSITION              equ 0002h
T1CKIPPS_T1CKIPPS2_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS2_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS2_MASK                  equ 0004h
T1CKIPPS_T1CKIPPS3_POSN                  equ 0003h
T1CKIPPS_T1CKIPPS3_POSITION              equ 0003h
T1CKIPPS_T1CKIPPS3_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS3_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS3_MASK                  equ 0008h
T1CKIPPS_T1CKIPPS4_POSN                  equ 0004h
T1CKIPPS_T1CKIPPS4_POSITION              equ 0004h
T1CKIPPS_T1CKIPPS4_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS4_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS4_MASK                  equ 0010h
T1CKIPPS_T1CKIPPS5_POSN                  equ 0005h
T1CKIPPS_T1CKIPPS5_POSITION              equ 0005h
T1CKIPPS_T1CKIPPS5_SIZE                  equ 0001h
T1CKIPPS_T1CKIPPS5_LENGTH                equ 0001h
T1CKIPPS_T1CKIPPS5_MASK                  equ 0020h
T1CKIPPS_T1CKIPPS_POSN                   equ 0000h
T1CKIPPS_T1CKIPPS_POSITION               equ 0000h
T1CKIPPS_T1CKIPPS_SIZE                   equ 0006h
T1CKIPPS_T1CKIPPS_LENGTH                 equ 0006h
T1CKIPPS_T1CKIPPS_MASK                   equ 003Fh

// Register: T1GPPS
#define T1GPPS T1GPPS
T1GPPS                                   equ 0243h
// bitfield definitions
T1GPPS_PIN_POSN                          equ 0000h
T1GPPS_PIN_POSITION                      equ 0000h
T1GPPS_PIN_SIZE                          equ 0003h
T1GPPS_PIN_LENGTH                        equ 0003h
T1GPPS_PIN_MASK                          equ 0007h
T1GPPS_PORT_POSN                         equ 0003h
T1GPPS_PORT_POSITION                     equ 0003h
T1GPPS_PORT_SIZE                         equ 0002h
T1GPPS_PORT_LENGTH                       equ 0002h
T1GPPS_PORT_MASK                         equ 0018h
T1GPPS_T1GPPS0_POSN                      equ 0000h
T1GPPS_T1GPPS0_POSITION                  equ 0000h
T1GPPS_T1GPPS0_SIZE                      equ 0001h
T1GPPS_T1GPPS0_LENGTH                    equ 0001h
T1GPPS_T1GPPS0_MASK                      equ 0001h
T1GPPS_T1GPPS1_POSN                      equ 0001h
T1GPPS_T1GPPS1_POSITION                  equ 0001h
T1GPPS_T1GPPS1_SIZE                      equ 0001h
T1GPPS_T1GPPS1_LENGTH                    equ 0001h
T1GPPS_T1GPPS1_MASK                      equ 0002h
T1GPPS_T1GPPS2_POSN                      equ 0002h
T1GPPS_T1GPPS2_POSITION                  equ 0002h
T1GPPS_T1GPPS2_SIZE                      equ 0001h
T1GPPS_T1GPPS2_LENGTH                    equ 0001h
T1GPPS_T1GPPS2_MASK                      equ 0004h
T1GPPS_T1GPPS3_POSN                      equ 0003h
T1GPPS_T1GPPS3_POSITION                  equ 0003h
T1GPPS_T1GPPS3_SIZE                      equ 0001h
T1GPPS_T1GPPS3_LENGTH                    equ 0001h
T1GPPS_T1GPPS3_MASK                      equ 0008h
T1GPPS_T1GPPS4_POSN                      equ 0004h
T1GPPS_T1GPPS4_POSITION                  equ 0004h
T1GPPS_T1GPPS4_SIZE                      equ 0001h
T1GPPS_T1GPPS4_LENGTH                    equ 0001h
T1GPPS_T1GPPS4_MASK                      equ 0010h
T1GPPS_T1GPPS_POSN                       equ 0000h
T1GPPS_T1GPPS_POSITION                   equ 0000h
T1GPPS_T1GPPS_SIZE                       equ 0005h
T1GPPS_T1GPPS_LENGTH                     equ 0005h
T1GPPS_T1GPPS_MASK                       equ 001Fh

// Register: T3CKIPPS
#define T3CKIPPS T3CKIPPS
T3CKIPPS                                 equ 0244h
// bitfield definitions
T3CKIPPS_PIN_POSN                        equ 0000h
T3CKIPPS_PIN_POSITION                    equ 0000h
T3CKIPPS_PIN_SIZE                        equ 0003h
T3CKIPPS_PIN_LENGTH                      equ 0003h
T3CKIPPS_PIN_MASK                        equ 0007h
T3CKIPPS_PORT_POSN                       equ 0003h
T3CKIPPS_PORT_POSITION                   equ 0003h
T3CKIPPS_PORT_SIZE                       equ 0003h
T3CKIPPS_PORT_LENGTH                     equ 0003h
T3CKIPPS_PORT_MASK                       equ 0038h
T3CKIPPS_T3CKIPPS0_POSN                  equ 0000h
T3CKIPPS_T3CKIPPS0_POSITION              equ 0000h
T3CKIPPS_T3CKIPPS0_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS0_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS0_MASK                  equ 0001h
T3CKIPPS_T3CKIPPS1_POSN                  equ 0001h
T3CKIPPS_T3CKIPPS1_POSITION              equ 0001h
T3CKIPPS_T3CKIPPS1_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS1_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS1_MASK                  equ 0002h
T3CKIPPS_T3CKIPPS2_POSN                  equ 0002h
T3CKIPPS_T3CKIPPS2_POSITION              equ 0002h
T3CKIPPS_T3CKIPPS2_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS2_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS2_MASK                  equ 0004h
T3CKIPPS_T3CKIPPS3_POSN                  equ 0003h
T3CKIPPS_T3CKIPPS3_POSITION              equ 0003h
T3CKIPPS_T3CKIPPS3_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS3_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS3_MASK                  equ 0008h
T3CKIPPS_T3CKIPPS4_POSN                  equ 0004h
T3CKIPPS_T3CKIPPS4_POSITION              equ 0004h
T3CKIPPS_T3CKIPPS4_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS4_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS4_MASK                  equ 0010h
T3CKIPPS_T3CKIPPS5_POSN                  equ 0005h
T3CKIPPS_T3CKIPPS5_POSITION              equ 0005h
T3CKIPPS_T3CKIPPS5_SIZE                  equ 0001h
T3CKIPPS_T3CKIPPS5_LENGTH                equ 0001h
T3CKIPPS_T3CKIPPS5_MASK                  equ 0020h
T3CKIPPS_T3CKIPPS_POSN                   equ 0000h
T3CKIPPS_T3CKIPPS_POSITION               equ 0000h
T3CKIPPS_T3CKIPPS_SIZE                   equ 0006h
T3CKIPPS_T3CKIPPS_LENGTH                 equ 0006h
T3CKIPPS_T3CKIPPS_MASK                   equ 003Fh

// Register: T3GPPS
#define T3GPPS T3GPPS
T3GPPS                                   equ 0245h
// bitfield definitions
T3GPPS_PIN_POSN                          equ 0000h
T3GPPS_PIN_POSITION                      equ 0000h
T3GPPS_PIN_SIZE                          equ 0003h
T3GPPS_PIN_LENGTH                        equ 0003h
T3GPPS_PIN_MASK                          equ 0007h
T3GPPS_PORT_POSN                         equ 0003h
T3GPPS_PORT_POSITION                     equ 0003h
T3GPPS_PORT_SIZE                         equ 0002h
T3GPPS_PORT_LENGTH                       equ 0002h
T3GPPS_PORT_MASK                         equ 0018h
T3GPPS_T3GPPS0_POSN                      equ 0000h
T3GPPS_T3GPPS0_POSITION                  equ 0000h
T3GPPS_T3GPPS0_SIZE                      equ 0001h
T3GPPS_T3GPPS0_LENGTH                    equ 0001h
T3GPPS_T3GPPS0_MASK                      equ 0001h
T3GPPS_T3GPPS1_POSN                      equ 0001h
T3GPPS_T3GPPS1_POSITION                  equ 0001h
T3GPPS_T3GPPS1_SIZE                      equ 0001h
T3GPPS_T3GPPS1_LENGTH                    equ 0001h
T3GPPS_T3GPPS1_MASK                      equ 0002h
T3GPPS_T3GPPS2_POSN                      equ 0002h
T3GPPS_T3GPPS2_POSITION                  equ 0002h
T3GPPS_T3GPPS2_SIZE                      equ 0001h
T3GPPS_T3GPPS2_LENGTH                    equ 0001h
T3GPPS_T3GPPS2_MASK                      equ 0004h
T3GPPS_T3GPPS3_POSN                      equ 0003h
T3GPPS_T3GPPS3_POSITION                  equ 0003h
T3GPPS_T3GPPS3_SIZE                      equ 0001h
T3GPPS_T3GPPS3_LENGTH                    equ 0001h
T3GPPS_T3GPPS3_MASK                      equ 0008h
T3GPPS_T3GPPS4_POSN                      equ 0004h
T3GPPS_T3GPPS4_POSITION                  equ 0004h
T3GPPS_T3GPPS4_SIZE                      equ 0001h
T3GPPS_T3GPPS4_LENGTH                    equ 0001h
T3GPPS_T3GPPS4_MASK                      equ 0010h
T3GPPS_T3GPPS_POSN                       equ 0000h
T3GPPS_T3GPPS_POSITION                   equ 0000h
T3GPPS_T3GPPS_SIZE                       equ 0005h
T3GPPS_T3GPPS_LENGTH                     equ 0005h
T3GPPS_T3GPPS_MASK                       equ 001Fh

// Register: T5CKIPPS
#define T5CKIPPS T5CKIPPS
T5CKIPPS                                 equ 0246h
// bitfield definitions
T5CKIPPS_PIN_POSN                        equ 0000h
T5CKIPPS_PIN_POSITION                    equ 0000h
T5CKIPPS_PIN_SIZE                        equ 0003h
T5CKIPPS_PIN_LENGTH                      equ 0003h
T5CKIPPS_PIN_MASK                        equ 0007h
T5CKIPPS_PORT_POSN                       equ 0003h
T5CKIPPS_PORT_POSITION                   equ 0003h
T5CKIPPS_PORT_SIZE                       equ 0003h
T5CKIPPS_PORT_LENGTH                     equ 0003h
T5CKIPPS_PORT_MASK                       equ 0038h
T5CKIPPS_T5CKIPPS0_POSN                  equ 0000h
T5CKIPPS_T5CKIPPS0_POSITION              equ 0000h
T5CKIPPS_T5CKIPPS0_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS0_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS0_MASK                  equ 0001h
T5CKIPPS_T5CKIPPS1_POSN                  equ 0001h
T5CKIPPS_T5CKIPPS1_POSITION              equ 0001h
T5CKIPPS_T5CKIPPS1_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS1_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS1_MASK                  equ 0002h
T5CKIPPS_T5CKIPPS2_POSN                  equ 0002h
T5CKIPPS_T5CKIPPS2_POSITION              equ 0002h
T5CKIPPS_T5CKIPPS2_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS2_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS2_MASK                  equ 0004h
T5CKIPPS_T5CKIPPS3_POSN                  equ 0003h
T5CKIPPS_T5CKIPPS3_POSITION              equ 0003h
T5CKIPPS_T5CKIPPS3_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS3_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS3_MASK                  equ 0008h
T5CKIPPS_T5CKIPPS4_POSN                  equ 0004h
T5CKIPPS_T5CKIPPS4_POSITION              equ 0004h
T5CKIPPS_T5CKIPPS4_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS4_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS4_MASK                  equ 0010h
T5CKIPPS_T5CKIPPS5_POSN                  equ 0005h
T5CKIPPS_T5CKIPPS5_POSITION              equ 0005h
T5CKIPPS_T5CKIPPS5_SIZE                  equ 0001h
T5CKIPPS_T5CKIPPS5_LENGTH                equ 0001h
T5CKIPPS_T5CKIPPS5_MASK                  equ 0020h
T5CKIPPS_T5CKIPPS_POSN                   equ 0000h
T5CKIPPS_T5CKIPPS_POSITION               equ 0000h
T5CKIPPS_T5CKIPPS_SIZE                   equ 0006h
T5CKIPPS_T5CKIPPS_LENGTH                 equ 0006h
T5CKIPPS_T5CKIPPS_MASK                   equ 003Fh

// Register: T5GPPS
#define T5GPPS T5GPPS
T5GPPS                                   equ 0247h
// bitfield definitions
T5GPPS_PIN_POSN                          equ 0000h
T5GPPS_PIN_POSITION                      equ 0000h
T5GPPS_PIN_SIZE                          equ 0003h
T5GPPS_PIN_LENGTH                        equ 0003h
T5GPPS_PIN_MASK                          equ 0007h
T5GPPS_PORT_POSN                         equ 0003h
T5GPPS_PORT_POSITION                     equ 0003h
T5GPPS_PORT_SIZE                         equ 0002h
T5GPPS_PORT_LENGTH                       equ 0002h
T5GPPS_PORT_MASK                         equ 0018h
T5GPPS_T5GPPS0_POSN                      equ 0000h
T5GPPS_T5GPPS0_POSITION                  equ 0000h
T5GPPS_T5GPPS0_SIZE                      equ 0001h
T5GPPS_T5GPPS0_LENGTH                    equ 0001h
T5GPPS_T5GPPS0_MASK                      equ 0001h
T5GPPS_T5GPPS1_POSN                      equ 0001h
T5GPPS_T5GPPS1_POSITION                  equ 0001h
T5GPPS_T5GPPS1_SIZE                      equ 0001h
T5GPPS_T5GPPS1_LENGTH                    equ 0001h
T5GPPS_T5GPPS1_MASK                      equ 0002h
T5GPPS_T5GPPS2_POSN                      equ 0002h
T5GPPS_T5GPPS2_POSITION                  equ 0002h
T5GPPS_T5GPPS2_SIZE                      equ 0001h
T5GPPS_T5GPPS2_LENGTH                    equ 0001h
T5GPPS_T5GPPS2_MASK                      equ 0004h
T5GPPS_T5GPPS3_POSN                      equ 0003h
T5GPPS_T5GPPS3_POSITION                  equ 0003h
T5GPPS_T5GPPS3_SIZE                      equ 0001h
T5GPPS_T5GPPS3_LENGTH                    equ 0001h
T5GPPS_T5GPPS3_MASK                      equ 0008h
T5GPPS_T5GPPS4_POSN                      equ 0004h
T5GPPS_T5GPPS4_POSITION                  equ 0004h
T5GPPS_T5GPPS4_SIZE                      equ 0001h
T5GPPS_T5GPPS4_LENGTH                    equ 0001h
T5GPPS_T5GPPS4_MASK                      equ 0010h
T5GPPS_T5GPPS_POSN                       equ 0000h
T5GPPS_T5GPPS_POSITION                   equ 0000h
T5GPPS_T5GPPS_SIZE                       equ 0005h
T5GPPS_T5GPPS_LENGTH                     equ 0005h
T5GPPS_T5GPPS_MASK                       equ 001Fh

// Register: T2INPPS
#define T2INPPS T2INPPS
T2INPPS                                  equ 0248h
// bitfield definitions
T2INPPS_PIN_POSN                         equ 0000h
T2INPPS_PIN_POSITION                     equ 0000h
T2INPPS_PIN_SIZE                         equ 0003h
T2INPPS_PIN_LENGTH                       equ 0003h
T2INPPS_PIN_MASK                         equ 0007h
T2INPPS_PORT_POSN                        equ 0003h
T2INPPS_PORT_POSITION                    equ 0003h
T2INPPS_PORT_SIZE                        equ 0002h
T2INPPS_PORT_LENGTH                      equ 0002h
T2INPPS_PORT_MASK                        equ 0018h
T2INPPS_T2INPPS0_POSN                    equ 0000h
T2INPPS_T2INPPS0_POSITION                equ 0000h
T2INPPS_T2INPPS0_SIZE                    equ 0001h
T2INPPS_T2INPPS0_LENGTH                  equ 0001h
T2INPPS_T2INPPS0_MASK                    equ 0001h
T2INPPS_T2INPPS1_POSN                    equ 0001h
T2INPPS_T2INPPS1_POSITION                equ 0001h
T2INPPS_T2INPPS1_SIZE                    equ 0001h
T2INPPS_T2INPPS1_LENGTH                  equ 0001h
T2INPPS_T2INPPS1_MASK                    equ 0002h
T2INPPS_T2INPPS2_POSN                    equ 0002h
T2INPPS_T2INPPS2_POSITION                equ 0002h
T2INPPS_T2INPPS2_SIZE                    equ 0001h
T2INPPS_T2INPPS2_LENGTH                  equ 0001h
T2INPPS_T2INPPS2_MASK                    equ 0004h
T2INPPS_T2INPPS3_POSN                    equ 0003h
T2INPPS_T2INPPS3_POSITION                equ 0003h
T2INPPS_T2INPPS3_SIZE                    equ 0001h
T2INPPS_T2INPPS3_LENGTH                  equ 0001h
T2INPPS_T2INPPS3_MASK                    equ 0008h
T2INPPS_T2INPPS4_POSN                    equ 0004h
T2INPPS_T2INPPS4_POSITION                equ 0004h
T2INPPS_T2INPPS4_SIZE                    equ 0001h
T2INPPS_T2INPPS4_LENGTH                  equ 0001h
T2INPPS_T2INPPS4_MASK                    equ 0010h
T2INPPS_T2INPPS_POSN                     equ 0000h
T2INPPS_T2INPPS_POSITION                 equ 0000h
T2INPPS_T2INPPS_SIZE                     equ 0005h
T2INPPS_T2INPPS_LENGTH                   equ 0005h
T2INPPS_T2INPPS_MASK                     equ 001Fh

// Register: T4INPPS
#define T4INPPS T4INPPS
T4INPPS                                  equ 0249h
// bitfield definitions
T4INPPS_PIN_POSN                         equ 0000h
T4INPPS_PIN_POSITION                     equ 0000h
T4INPPS_PIN_SIZE                         equ 0003h
T4INPPS_PIN_LENGTH                       equ 0003h
T4INPPS_PIN_MASK                         equ 0007h
T4INPPS_PORT_POSN                        equ 0003h
T4INPPS_PORT_POSITION                    equ 0003h
T4INPPS_PORT_SIZE                        equ 0002h
T4INPPS_PORT_LENGTH                      equ 0002h
T4INPPS_PORT_MASK                        equ 0018h
T4INPPS_T4INPPS0_POSN                    equ 0000h
T4INPPS_T4INPPS0_POSITION                equ 0000h
T4INPPS_T4INPPS0_SIZE                    equ 0001h
T4INPPS_T4INPPS0_LENGTH                  equ 0001h
T4INPPS_T4INPPS0_MASK                    equ 0001h
T4INPPS_T4INPPS1_POSN                    equ 0001h
T4INPPS_T4INPPS1_POSITION                equ 0001h
T4INPPS_T4INPPS1_SIZE                    equ 0001h
T4INPPS_T4INPPS1_LENGTH                  equ 0001h
T4INPPS_T4INPPS1_MASK                    equ 0002h
T4INPPS_T4INPPS2_POSN                    equ 0002h
T4INPPS_T4INPPS2_POSITION                equ 0002h
T4INPPS_T4INPPS2_SIZE                    equ 0001h
T4INPPS_T4INPPS2_LENGTH                  equ 0001h
T4INPPS_T4INPPS2_MASK                    equ 0004h
T4INPPS_T4INPPS3_POSN                    equ 0003h
T4INPPS_T4INPPS3_POSITION                equ 0003h
T4INPPS_T4INPPS3_SIZE                    equ 0001h
T4INPPS_T4INPPS3_LENGTH                  equ 0001h
T4INPPS_T4INPPS3_MASK                    equ 0008h
T4INPPS_T4INPPS4_POSN                    equ 0004h
T4INPPS_T4INPPS4_POSITION                equ 0004h
T4INPPS_T4INPPS4_SIZE                    equ 0001h
T4INPPS_T4INPPS4_LENGTH                  equ 0001h
T4INPPS_T4INPPS4_MASK                    equ 0010h
T4INPPS_T4INPPS_POSN                     equ 0000h
T4INPPS_T4INPPS_POSITION                 equ 0000h
T4INPPS_T4INPPS_SIZE                     equ 0005h
T4INPPS_T4INPPS_LENGTH                   equ 0005h
T4INPPS_T4INPPS_MASK                     equ 001Fh

// Register: T6INPPS
#define T6INPPS T6INPPS
T6INPPS                                  equ 024Ah
// bitfield definitions
T6INPPS_PIN_POSN                         equ 0000h
T6INPPS_PIN_POSITION                     equ 0000h
T6INPPS_PIN_SIZE                         equ 0003h
T6INPPS_PIN_LENGTH                       equ 0003h
T6INPPS_PIN_MASK                         equ 0007h
T6INPPS_PORT_POSN                        equ 0003h
T6INPPS_PORT_POSITION                    equ 0003h
T6INPPS_PORT_SIZE                        equ 0002h
T6INPPS_PORT_LENGTH                      equ 0002h
T6INPPS_PORT_MASK                        equ 0018h
T6INPPS_T6INPPS0_POSN                    equ 0000h
T6INPPS_T6INPPS0_POSITION                equ 0000h
T6INPPS_T6INPPS0_SIZE                    equ 0001h
T6INPPS_T6INPPS0_LENGTH                  equ 0001h
T6INPPS_T6INPPS0_MASK                    equ 0001h
T6INPPS_T6INPPS1_POSN                    equ 0001h
T6INPPS_T6INPPS1_POSITION                equ 0001h
T6INPPS_T6INPPS1_SIZE                    equ 0001h
T6INPPS_T6INPPS1_LENGTH                  equ 0001h
T6INPPS_T6INPPS1_MASK                    equ 0002h
T6INPPS_T6INPPS2_POSN                    equ 0002h
T6INPPS_T6INPPS2_POSITION                equ 0002h
T6INPPS_T6INPPS2_SIZE                    equ 0001h
T6INPPS_T6INPPS2_LENGTH                  equ 0001h
T6INPPS_T6INPPS2_MASK                    equ 0004h
T6INPPS_T6INPPS3_POSN                    equ 0003h
T6INPPS_T6INPPS3_POSITION                equ 0003h
T6INPPS_T6INPPS3_SIZE                    equ 0001h
T6INPPS_T6INPPS3_LENGTH                  equ 0001h
T6INPPS_T6INPPS3_MASK                    equ 0008h
T6INPPS_T6INPPS4_POSN                    equ 0004h
T6INPPS_T6INPPS4_POSITION                equ 0004h
T6INPPS_T6INPPS4_SIZE                    equ 0001h
T6INPPS_T6INPPS4_LENGTH                  equ 0001h
T6INPPS_T6INPPS4_MASK                    equ 0010h
T6INPPS_T6INPPS_POSN                     equ 0000h
T6INPPS_T6INPPS_POSITION                 equ 0000h
T6INPPS_T6INPPS_SIZE                     equ 0005h
T6INPPS_T6INPPS_LENGTH                   equ 0005h
T6INPPS_T6INPPS_MASK                     equ 001Fh

// Register: CCP1PPS
#define CCP1PPS CCP1PPS
CCP1PPS                                  equ 024Fh
// bitfield definitions
CCP1PPS_PIN_POSN                         equ 0000h
CCP1PPS_PIN_POSITION                     equ 0000h
CCP1PPS_PIN_SIZE                         equ 0003h
CCP1PPS_PIN_LENGTH                       equ 0003h
CCP1PPS_PIN_MASK                         equ 0007h
CCP1PPS_PORT_POSN                        equ 0003h
CCP1PPS_PORT_POSITION                    equ 0003h
CCP1PPS_PORT_SIZE                        equ 0003h
CCP1PPS_PORT_LENGTH                      equ 0003h
CCP1PPS_PORT_MASK                        equ 0038h
CCP1PPS_CCP1PPS0_POSN                    equ 0000h
CCP1PPS_CCP1PPS0_POSITION                equ 0000h
CCP1PPS_CCP1PPS0_SIZE                    equ 0001h
CCP1PPS_CCP1PPS0_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS0_MASK                    equ 0001h
CCP1PPS_CCP1PPS1_POSN                    equ 0001h
CCP1PPS_CCP1PPS1_POSITION                equ 0001h
CCP1PPS_CCP1PPS1_SIZE                    equ 0001h
CCP1PPS_CCP1PPS1_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS1_MASK                    equ 0002h
CCP1PPS_CCP1PPS2_POSN                    equ 0002h
CCP1PPS_CCP1PPS2_POSITION                equ 0002h
CCP1PPS_CCP1PPS2_SIZE                    equ 0001h
CCP1PPS_CCP1PPS2_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS2_MASK                    equ 0004h
CCP1PPS_CCP1PPS3_POSN                    equ 0003h
CCP1PPS_CCP1PPS3_POSITION                equ 0003h
CCP1PPS_CCP1PPS3_SIZE                    equ 0001h
CCP1PPS_CCP1PPS3_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS3_MASK                    equ 0008h
CCP1PPS_CCP1PPS4_POSN                    equ 0004h
CCP1PPS_CCP1PPS4_POSITION                equ 0004h
CCP1PPS_CCP1PPS4_SIZE                    equ 0001h
CCP1PPS_CCP1PPS4_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS4_MASK                    equ 0010h
CCP1PPS_CCP1PPS5_POSN                    equ 0005h
CCP1PPS_CCP1PPS5_POSITION                equ 0005h
CCP1PPS_CCP1PPS5_SIZE                    equ 0001h
CCP1PPS_CCP1PPS5_LENGTH                  equ 0001h
CCP1PPS_CCP1PPS5_MASK                    equ 0020h
CCP1PPS_CCP1PPS_POSN                     equ 0000h
CCP1PPS_CCP1PPS_POSITION                 equ 0000h
CCP1PPS_CCP1PPS_SIZE                     equ 0006h
CCP1PPS_CCP1PPS_LENGTH                   equ 0006h
CCP1PPS_CCP1PPS_MASK                     equ 003Fh

// Register: CCP2PPS
#define CCP2PPS CCP2PPS
CCP2PPS                                  equ 0250h
// bitfield definitions
CCP2PPS_PIN_POSN                         equ 0000h
CCP2PPS_PIN_POSITION                     equ 0000h
CCP2PPS_PIN_SIZE                         equ 0003h
CCP2PPS_PIN_LENGTH                       equ 0003h
CCP2PPS_PIN_MASK                         equ 0007h
CCP2PPS_PORT_POSN                        equ 0003h
CCP2PPS_PORT_POSITION                    equ 0003h
CCP2PPS_PORT_SIZE                        equ 0003h
CCP2PPS_PORT_LENGTH                      equ 0003h
CCP2PPS_PORT_MASK                        equ 0038h
CCP2PPS_CCP2PPS0_POSN                    equ 0000h
CCP2PPS_CCP2PPS0_POSITION                equ 0000h
CCP2PPS_CCP2PPS0_SIZE                    equ 0001h
CCP2PPS_CCP2PPS0_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS0_MASK                    equ 0001h
CCP2PPS_CCP2PPS1_POSN                    equ 0001h
CCP2PPS_CCP2PPS1_POSITION                equ 0001h
CCP2PPS_CCP2PPS1_SIZE                    equ 0001h
CCP2PPS_CCP2PPS1_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS1_MASK                    equ 0002h
CCP2PPS_CCP2PPS2_POSN                    equ 0002h
CCP2PPS_CCP2PPS2_POSITION                equ 0002h
CCP2PPS_CCP2PPS2_SIZE                    equ 0001h
CCP2PPS_CCP2PPS2_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS2_MASK                    equ 0004h
CCP2PPS_CCP2PPS3_POSN                    equ 0003h
CCP2PPS_CCP2PPS3_POSITION                equ 0003h
CCP2PPS_CCP2PPS3_SIZE                    equ 0001h
CCP2PPS_CCP2PPS3_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS3_MASK                    equ 0008h
CCP2PPS_CCP2PPS4_POSN                    equ 0004h
CCP2PPS_CCP2PPS4_POSITION                equ 0004h
CCP2PPS_CCP2PPS4_SIZE                    equ 0001h
CCP2PPS_CCP2PPS4_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS4_MASK                    equ 0010h
CCP2PPS_CCP2PPS5_POSN                    equ 0005h
CCP2PPS_CCP2PPS5_POSITION                equ 0005h
CCP2PPS_CCP2PPS5_SIZE                    equ 0001h
CCP2PPS_CCP2PPS5_LENGTH                  equ 0001h
CCP2PPS_CCP2PPS5_MASK                    equ 0020h
CCP2PPS_CCP2PPS_POSN                     equ 0000h
CCP2PPS_CCP2PPS_POSITION                 equ 0000h
CCP2PPS_CCP2PPS_SIZE                     equ 0006h
CCP2PPS_CCP2PPS_LENGTH                   equ 0006h
CCP2PPS_CCP2PPS_MASK                     equ 003Fh

// Register: CCP3PPS
#define CCP3PPS CCP3PPS
CCP3PPS                                  equ 0251h
// bitfield definitions
CCP3PPS_PIN_POSN                         equ 0000h
CCP3PPS_PIN_POSITION                     equ 0000h
CCP3PPS_PIN_SIZE                         equ 0003h
CCP3PPS_PIN_LENGTH                       equ 0003h
CCP3PPS_PIN_MASK                         equ 0007h
CCP3PPS_PORT_POSN                        equ 0003h
CCP3PPS_PORT_POSITION                    equ 0003h
CCP3PPS_PORT_SIZE                        equ 0002h
CCP3PPS_PORT_LENGTH                      equ 0002h
CCP3PPS_PORT_MASK                        equ 0018h
CCP3PPS_CCP3PPS0_POSN                    equ 0000h
CCP3PPS_CCP3PPS0_POSITION                equ 0000h
CCP3PPS_CCP3PPS0_SIZE                    equ 0001h
CCP3PPS_CCP3PPS0_LENGTH                  equ 0001h
CCP3PPS_CCP3PPS0_MASK                    equ 0001h
CCP3PPS_CCP3PPS1_POSN                    equ 0001h
CCP3PPS_CCP3PPS1_POSITION                equ 0001h
CCP3PPS_CCP3PPS1_SIZE                    equ 0001h
CCP3PPS_CCP3PPS1_LENGTH                  equ 0001h
CCP3PPS_CCP3PPS1_MASK                    equ 0002h
CCP3PPS_CCP3PPS2_POSN                    equ 0002h
CCP3PPS_CCP3PPS2_POSITION                equ 0002h
CCP3PPS_CCP3PPS2_SIZE                    equ 0001h
CCP3PPS_CCP3PPS2_LENGTH                  equ 0001h
CCP3PPS_CCP3PPS2_MASK                    equ 0004h
CCP3PPS_CCP3PPS3_POSN                    equ 0003h
CCP3PPS_CCP3PPS3_POSITION                equ 0003h
CCP3PPS_CCP3PPS3_SIZE                    equ 0001h
CCP3PPS_CCP3PPS3_LENGTH                  equ 0001h
CCP3PPS_CCP3PPS3_MASK                    equ 0008h
CCP3PPS_CCP3PPS4_POSN                    equ 0004h
CCP3PPS_CCP3PPS4_POSITION                equ 0004h
CCP3PPS_CCP3PPS4_SIZE                    equ 0001h
CCP3PPS_CCP3PPS4_LENGTH                  equ 0001h
CCP3PPS_CCP3PPS4_MASK                    equ 0010h
CCP3PPS_CCP3PPS_POSN                     equ 0000h
CCP3PPS_CCP3PPS_POSITION                 equ 0000h
CCP3PPS_CCP3PPS_SIZE                     equ 0005h
CCP3PPS_CCP3PPS_LENGTH                   equ 0005h
CCP3PPS_CCP3PPS_MASK                     equ 001Fh

// Register: PWM1ERSPPS
#define PWM1ERSPPS PWM1ERSPPS
PWM1ERSPPS                               equ 0253h
// bitfield definitions
PWM1ERSPPS_PIN_POSN                      equ 0000h
PWM1ERSPPS_PIN_POSITION                  equ 0000h
PWM1ERSPPS_PIN_SIZE                      equ 0003h
PWM1ERSPPS_PIN_LENGTH                    equ 0003h
PWM1ERSPPS_PIN_MASK                      equ 0007h
PWM1ERSPPS_PORT_POSN                     equ 0003h
PWM1ERSPPS_PORT_POSITION                 equ 0003h
PWM1ERSPPS_PORT_SIZE                     equ 0002h
PWM1ERSPPS_PORT_LENGTH                   equ 0002h
PWM1ERSPPS_PORT_MASK                     equ 0018h
PWM1ERSPPS_PWM1ERSPPS_POSN               equ 0000h
PWM1ERSPPS_PWM1ERSPPS_POSITION           equ 0000h
PWM1ERSPPS_PWM1ERSPPS_SIZE               equ 0005h
PWM1ERSPPS_PWM1ERSPPS_LENGTH             equ 0005h
PWM1ERSPPS_PWM1ERSPPS_MASK               equ 001Fh
PWM1ERSPPS_PWM1ERSPPS0_POSN              equ 0000h
PWM1ERSPPS_PWM1ERSPPS0_POSITION          equ 0000h
PWM1ERSPPS_PWM1ERSPPS0_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS0_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS0_MASK              equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_POSN              equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_POSITION          equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS1_MASK              equ 0002h
PWM1ERSPPS_PWM1ERSPPS2_POSN              equ 0002h
PWM1ERSPPS_PWM1ERSPPS2_POSITION          equ 0002h
PWM1ERSPPS_PWM1ERSPPS2_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS2_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS2_MASK              equ 0004h
PWM1ERSPPS_PWM1ERSPPS3_POSN              equ 0003h
PWM1ERSPPS_PWM1ERSPPS3_POSITION          equ 0003h
PWM1ERSPPS_PWM1ERSPPS3_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS3_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS3_MASK              equ 0008h
PWM1ERSPPS_PWM1ERSPPS4_POSN              equ 0004h
PWM1ERSPPS_PWM1ERSPPS4_POSITION          equ 0004h
PWM1ERSPPS_PWM1ERSPPS4_SIZE              equ 0001h
PWM1ERSPPS_PWM1ERSPPS4_LENGTH            equ 0001h
PWM1ERSPPS_PWM1ERSPPS4_MASK              equ 0010h

// Register: PWM2ERSPPS
#define PWM2ERSPPS PWM2ERSPPS
PWM2ERSPPS                               equ 0254h
// bitfield definitions
PWM2ERSPPS_PIN_POSN                      equ 0000h
PWM2ERSPPS_PIN_POSITION                  equ 0000h
PWM2ERSPPS_PIN_SIZE                      equ 0003h
PWM2ERSPPS_PIN_LENGTH                    equ 0003h
PWM2ERSPPS_PIN_MASK                      equ 0007h
PWM2ERSPPS_PORT_POSN                     equ 0003h
PWM2ERSPPS_PORT_POSITION                 equ 0003h
PWM2ERSPPS_PORT_SIZE                     equ 0003h
PWM2ERSPPS_PORT_LENGTH                   equ 0003h
PWM2ERSPPS_PORT_MASK                     equ 0038h
PWM2ERSPPS_PWM2ERSPPS_POSN               equ 0000h
PWM2ERSPPS_PWM2ERSPPS_POSITION           equ 0000h
PWM2ERSPPS_PWM2ERSPPS_SIZE               equ 0006h
PWM2ERSPPS_PWM2ERSPPS_LENGTH             equ 0006h
PWM2ERSPPS_PWM2ERSPPS_MASK               equ 003Fh
PWM2ERSPPS_PWM2ERSPPS0_POSN              equ 0000h
PWM2ERSPPS_PWM2ERSPPS0_POSITION          equ 0000h
PWM2ERSPPS_PWM2ERSPPS0_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS0_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS0_MASK              equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_POSN              equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_POSITION          equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS1_MASK              equ 0002h
PWM2ERSPPS_PWM2ERSPPS2_POSN              equ 0002h
PWM2ERSPPS_PWM2ERSPPS2_POSITION          equ 0002h
PWM2ERSPPS_PWM2ERSPPS2_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS2_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS2_MASK              equ 0004h
PWM2ERSPPS_PWM2ERSPPS3_POSN              equ 0003h
PWM2ERSPPS_PWM2ERSPPS3_POSITION          equ 0003h
PWM2ERSPPS_PWM2ERSPPS3_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS3_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS3_MASK              equ 0008h
PWM2ERSPPS_PWM2ERSPPS4_POSN              equ 0004h
PWM2ERSPPS_PWM2ERSPPS4_POSITION          equ 0004h
PWM2ERSPPS_PWM2ERSPPS4_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS4_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS4_MASK              equ 0010h
PWM2ERSPPS_PWM2ERSPPS5_POSN              equ 0005h
PWM2ERSPPS_PWM2ERSPPS5_POSITION          equ 0005h
PWM2ERSPPS_PWM2ERSPPS5_SIZE              equ 0001h
PWM2ERSPPS_PWM2ERSPPS5_LENGTH            equ 0001h
PWM2ERSPPS_PWM2ERSPPS5_MASK              equ 0020h

// Register: PWM3ERSPPS
#define PWM3ERSPPS PWM3ERSPPS
PWM3ERSPPS                               equ 0255h
// bitfield definitions
PWM3ERSPPS_PIN_POSN                      equ 0000h
PWM3ERSPPS_PIN_POSITION                  equ 0000h
PWM3ERSPPS_PIN_SIZE                      equ 0003h
PWM3ERSPPS_PIN_LENGTH                    equ 0003h
PWM3ERSPPS_PIN_MASK                      equ 0007h
PWM3ERSPPS_PORT_POSN                     equ 0003h
PWM3ERSPPS_PORT_POSITION                 equ 0003h
PWM3ERSPPS_PORT_SIZE                     equ 0002h
PWM3ERSPPS_PORT_LENGTH                   equ 0002h
PWM3ERSPPS_PORT_MASK                     equ 0018h
PWM3ERSPPS_PWM3ERSPPS_POSN               equ 0000h
PWM3ERSPPS_PWM3ERSPPS_POSITION           equ 0000h
PWM3ERSPPS_PWM3ERSPPS_SIZE               equ 0005h
PWM3ERSPPS_PWM3ERSPPS_LENGTH             equ 0005h
PWM3ERSPPS_PWM3ERSPPS_MASK               equ 001Fh
PWM3ERSPPS_PWM3ERSPPS0_POSN              equ 0000h
PWM3ERSPPS_PWM3ERSPPS0_POSITION          equ 0000h
PWM3ERSPPS_PWM3ERSPPS0_SIZE              equ 0001h
PWM3ERSPPS_PWM3ERSPPS0_LENGTH            equ 0001h
PWM3ERSPPS_PWM3ERSPPS0_MASK              equ 0001h
PWM3ERSPPS_PWM3ERSPPS1_POSN              equ 0001h
PWM3ERSPPS_PWM3ERSPPS1_POSITION          equ 0001h
PWM3ERSPPS_PWM3ERSPPS1_SIZE              equ 0001h
PWM3ERSPPS_PWM3ERSPPS1_LENGTH            equ 0001h
PWM3ERSPPS_PWM3ERSPPS1_MASK              equ 0002h
PWM3ERSPPS_PWM3ERSPPS2_POSN              equ 0002h
PWM3ERSPPS_PWM3ERSPPS2_POSITION          equ 0002h
PWM3ERSPPS_PWM3ERSPPS2_SIZE              equ 0001h
PWM3ERSPPS_PWM3ERSPPS2_LENGTH            equ 0001h
PWM3ERSPPS_PWM3ERSPPS2_MASK              equ 0004h
PWM3ERSPPS_PWM3ERSPPS3_POSN              equ 0003h
PWM3ERSPPS_PWM3ERSPPS3_POSITION          equ 0003h
PWM3ERSPPS_PWM3ERSPPS3_SIZE              equ 0001h
PWM3ERSPPS_PWM3ERSPPS3_LENGTH            equ 0001h
PWM3ERSPPS_PWM3ERSPPS3_MASK              equ 0008h
PWM3ERSPPS_PWM3ERSPPS4_POSN              equ 0004h
PWM3ERSPPS_PWM3ERSPPS4_POSITION          equ 0004h
PWM3ERSPPS_PWM3ERSPPS4_SIZE              equ 0001h
PWM3ERSPPS_PWM3ERSPPS4_LENGTH            equ 0001h
PWM3ERSPPS_PWM3ERSPPS4_MASK              equ 0010h

// Register: PWMIN0PPS
#define PWMIN0PPS PWMIN0PPS
PWMIN0PPS                                equ 0257h
// bitfield definitions
PWMIN0PPS_PIN_POSN                       equ 0000h
PWMIN0PPS_PIN_POSITION                   equ 0000h
PWMIN0PPS_PIN_SIZE                       equ 0003h
PWMIN0PPS_PIN_LENGTH                     equ 0003h
PWMIN0PPS_PIN_MASK                       equ 0007h
PWMIN0PPS_PORT_POSN                      equ 0003h
PWMIN0PPS_PORT_POSITION                  equ 0003h
PWMIN0PPS_PORT_SIZE                      equ 0003h
PWMIN0PPS_PORT_LENGTH                    equ 0003h
PWMIN0PPS_PORT_MASK                      equ 0038h
PWMIN0PPS_PWMIN0PPS_POSN                 equ 0000h
PWMIN0PPS_PWMIN0PPS_POSITION             equ 0000h
PWMIN0PPS_PWMIN0PPS_SIZE                 equ 0006h
PWMIN0PPS_PWMIN0PPS_LENGTH               equ 0006h
PWMIN0PPS_PWMIN0PPS_MASK                 equ 003Fh
PWMIN0PPS_PWMIN0PPS0_POSN                equ 0000h
PWMIN0PPS_PWMIN0PPS0_POSITION            equ 0000h
PWMIN0PPS_PWMIN0PPS0_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS0_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS0_MASK                equ 0001h
PWMIN0PPS_PWMIN0PPS1_POSN                equ 0001h
PWMIN0PPS_PWMIN0PPS1_POSITION            equ 0001h
PWMIN0PPS_PWMIN0PPS1_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS1_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS1_MASK                equ 0002h
PWMIN0PPS_PWMIN0PPS2_POSN                equ 0002h
PWMIN0PPS_PWMIN0PPS2_POSITION            equ 0002h
PWMIN0PPS_PWMIN0PPS2_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS2_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS2_MASK                equ 0004h
PWMIN0PPS_PWMIN0PPS3_POSN                equ 0003h
PWMIN0PPS_PWMIN0PPS3_POSITION            equ 0003h
PWMIN0PPS_PWMIN0PPS3_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS3_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS3_MASK                equ 0008h
PWMIN0PPS_PWMIN0PPS4_POSN                equ 0004h
PWMIN0PPS_PWMIN0PPS4_POSITION            equ 0004h
PWMIN0PPS_PWMIN0PPS4_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS4_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS4_MASK                equ 0010h
PWMIN0PPS_PWMIN0PPS5_POSN                equ 0005h
PWMIN0PPS_PWMIN0PPS5_POSITION            equ 0005h
PWMIN0PPS_PWMIN0PPS5_SIZE                equ 0001h
PWMIN0PPS_PWMIN0PPS5_LENGTH              equ 0001h
PWMIN0PPS_PWMIN0PPS5_MASK                equ 0020h

// Register: PWMIN1PPS
#define PWMIN1PPS PWMIN1PPS
PWMIN1PPS                                equ 0258h
// bitfield definitions
PWMIN1PPS_PIN_POSN                       equ 0000h
PWMIN1PPS_PIN_POSITION                   equ 0000h
PWMIN1PPS_PIN_SIZE                       equ 0003h
PWMIN1PPS_PIN_LENGTH                     equ 0003h
PWMIN1PPS_PIN_MASK                       equ 0007h
PWMIN1PPS_PORT_POSN                      equ 0003h
PWMIN1PPS_PORT_POSITION                  equ 0003h
PWMIN1PPS_PORT_SIZE                      equ 0003h
PWMIN1PPS_PORT_LENGTH                    equ 0003h
PWMIN1PPS_PORT_MASK                      equ 0038h
PWMIN1PPS_PWMIN1PPS_POSN                 equ 0000h
PWMIN1PPS_PWMIN1PPS_POSITION             equ 0000h
PWMIN1PPS_PWMIN1PPS_SIZE                 equ 0006h
PWMIN1PPS_PWMIN1PPS_LENGTH               equ 0006h
PWMIN1PPS_PWMIN1PPS_MASK                 equ 003Fh
PWMIN1PPS_PWMIN1PPS0_POSN                equ 0000h
PWMIN1PPS_PWMIN1PPS0_POSITION            equ 0000h
PWMIN1PPS_PWMIN1PPS0_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS0_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS0_MASK                equ 0001h
PWMIN1PPS_PWMIN1PPS1_POSN                equ 0001h
PWMIN1PPS_PWMIN1PPS1_POSITION            equ 0001h
PWMIN1PPS_PWMIN1PPS1_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS1_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS1_MASK                equ 0002h
PWMIN1PPS_PWMIN1PPS2_POSN                equ 0002h
PWMIN1PPS_PWMIN1PPS2_POSITION            equ 0002h
PWMIN1PPS_PWMIN1PPS2_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS2_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS2_MASK                equ 0004h
PWMIN1PPS_PWMIN1PPS3_POSN                equ 0003h
PWMIN1PPS_PWMIN1PPS3_POSITION            equ 0003h
PWMIN1PPS_PWMIN1PPS3_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS3_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS3_MASK                equ 0008h
PWMIN1PPS_PWMIN1PPS4_POSN                equ 0004h
PWMIN1PPS_PWMIN1PPS4_POSITION            equ 0004h
PWMIN1PPS_PWMIN1PPS4_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS4_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS4_MASK                equ 0010h
PWMIN1PPS_PWMIN1PPS5_POSN                equ 0005h
PWMIN1PPS_PWMIN1PPS5_POSITION            equ 0005h
PWMIN1PPS_PWMIN1PPS5_SIZE                equ 0001h
PWMIN1PPS_PWMIN1PPS5_LENGTH              equ 0001h
PWMIN1PPS_PWMIN1PPS5_MASK                equ 0020h

// Register: SMT1WINPPS
#define SMT1WINPPS SMT1WINPPS
SMT1WINPPS                               equ 0259h
// bitfield definitions
SMT1WINPPS_PIN_POSN                      equ 0000h
SMT1WINPPS_PIN_POSITION                  equ 0000h
SMT1WINPPS_PIN_SIZE                      equ 0003h
SMT1WINPPS_PIN_LENGTH                    equ 0003h
SMT1WINPPS_PIN_MASK                      equ 0007h
SMT1WINPPS_PORT_POSN                     equ 0003h
SMT1WINPPS_PORT_POSITION                 equ 0003h
SMT1WINPPS_PORT_SIZE                     equ 0003h
SMT1WINPPS_PORT_LENGTH                   equ 0003h
SMT1WINPPS_PORT_MASK                     equ 0038h
SMT1WINPPS_SMT1WINPPS_POSN               equ 0000h
SMT1WINPPS_SMT1WINPPS_POSITION           equ 0000h
SMT1WINPPS_SMT1WINPPS_SIZE               equ 0006h
SMT1WINPPS_SMT1WINPPS_LENGTH             equ 0006h
SMT1WINPPS_SMT1WINPPS_MASK               equ 003Fh
SMT1WINPPS_SMT1WINPPS0_POSN              equ 0000h
SMT1WINPPS_SMT1WINPPS0_POSITION          equ 0000h
SMT1WINPPS_SMT1WINPPS0_SIZE              equ 0001h
SMT1WINPPS_SMT1WINPPS0_LENGTH            equ 0001h
SMT1WINPPS_SMT1WINPPS0_MASK              equ 0001h
SMT1WINPPS_SMT1WINPPS1_POSN              equ 0001h
SMT1WINPPS_SMT1WINPPS1_POSITION          equ 0001h
SMT1WINPPS_SMT1WINPPS1_SIZE              equ 0001h
SMT1WINPPS_SMT1WINPPS1_LENGTH            equ 0001h
SMT1WINPPS_SMT1WINPPS1_MASK              equ 0002h
SMT1WINPPS_SMT1WINPPS2_POSN              equ 0002h
SMT1WINPPS_SMT1WINPPS2_POSITION          equ 0002h
SMT1WINPPS_SMT1WINPPS2_SIZE              equ 0001h
SMT1WINPPS_SMT1WINPPS2_LENGTH            equ 0001h
SMT1WINPPS_SMT1WINPPS2_MASK              equ 0004h
SMT1WINPPS_SMT1WINPPS3_POSN              equ 0003h
SMT1WINPPS_SMT1WINPPS3_POSITION          equ 0003h
SMT1WINPPS_SMT1WINPPS3_SIZE              equ 0001h
SMT1WINPPS_SMT1WINPPS3_LENGTH            equ 0001h
SMT1WINPPS_SMT1WINPPS3_MASK              equ 0008h
SMT1WINPPS_SMT1WINPPS4_POSN              equ 0004h
SMT1WINPPS_SMT1WINPPS4_POSITION          equ 0004h
SMT1WINPPS_SMT1WINPPS4_SIZE              equ 0001h
SMT1WINPPS_SMT1WINPPS4_LENGTH            equ 0001h
SMT1WINPPS_SMT1WINPPS4_MASK              equ 0010h
SMT1WINPPS_SMT1WINPPS5_POSN              equ 0005h
SMT1WINPPS_SMT1WINPPS5_POSITION          equ 0005h
SMT1WINPPS_SMT1WINPPS5_SIZE              equ 0001h
SMT1WINPPS_SMT1WINPPS5_LENGTH            equ 0001h
SMT1WINPPS_SMT1WINPPS5_MASK              equ 0020h

// Register: SMT1SIGPPS
#define SMT1SIGPPS SMT1SIGPPS
SMT1SIGPPS                               equ 025Ah
// bitfield definitions
SMT1SIGPPS_PIN_POSN                      equ 0000h
SMT1SIGPPS_PIN_POSITION                  equ 0000h
SMT1SIGPPS_PIN_SIZE                      equ 0003h
SMT1SIGPPS_PIN_LENGTH                    equ 0003h
SMT1SIGPPS_PIN_MASK                      equ 0007h
SMT1SIGPPS_PORT_POSN                     equ 0003h
SMT1SIGPPS_PORT_POSITION                 equ 0003h
SMT1SIGPPS_PORT_SIZE                     equ 0003h
SMT1SIGPPS_PORT_LENGTH                   equ 0003h
SMT1SIGPPS_PORT_MASK                     equ 0038h
SMT1SIGPPS_SMT1SIGPPS_POSN               equ 0000h
SMT1SIGPPS_SMT1SIGPPS_POSITION           equ 0000h
SMT1SIGPPS_SMT1SIGPPS_SIZE               equ 0006h
SMT1SIGPPS_SMT1SIGPPS_LENGTH             equ 0006h
SMT1SIGPPS_SMT1SIGPPS_MASK               equ 003Fh
SMT1SIGPPS_SMT1SIGPPS0_POSN              equ 0000h
SMT1SIGPPS_SMT1SIGPPS0_POSITION          equ 0000h
SMT1SIGPPS_SMT1SIGPPS0_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS0_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS0_MASK              equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_POSN              equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_POSITION          equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS1_MASK              equ 0002h
SMT1SIGPPS_SMT1SIGPPS2_POSN              equ 0002h
SMT1SIGPPS_SMT1SIGPPS2_POSITION          equ 0002h
SMT1SIGPPS_SMT1SIGPPS2_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS2_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS2_MASK              equ 0004h
SMT1SIGPPS_SMT1SIGPPS3_POSN              equ 0003h
SMT1SIGPPS_SMT1SIGPPS3_POSITION          equ 0003h
SMT1SIGPPS_SMT1SIGPPS3_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS3_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS3_MASK              equ 0008h
SMT1SIGPPS_SMT1SIGPPS4_POSN              equ 0004h
SMT1SIGPPS_SMT1SIGPPS4_POSITION          equ 0004h
SMT1SIGPPS_SMT1SIGPPS4_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS4_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS4_MASK              equ 0010h
SMT1SIGPPS_SMT1SIGPPS5_POSN              equ 0005h
SMT1SIGPPS_SMT1SIGPPS5_POSITION          equ 0005h
SMT1SIGPPS_SMT1SIGPPS5_SIZE              equ 0001h
SMT1SIGPPS_SMT1SIGPPS5_LENGTH            equ 0001h
SMT1SIGPPS_SMT1SIGPPS5_MASK              equ 0020h

// Register: CWG1PPS
#define CWG1PPS CWG1PPS
CWG1PPS                                  equ 025Bh
// bitfield definitions
CWG1PPS_PIN_POSN                         equ 0000h
CWG1PPS_PIN_POSITION                     equ 0000h
CWG1PPS_PIN_SIZE                         equ 0003h
CWG1PPS_PIN_LENGTH                       equ 0003h
CWG1PPS_PIN_MASK                         equ 0007h
CWG1PPS_PORT_POSN                        equ 0003h
CWG1PPS_PORT_POSITION                    equ 0003h
CWG1PPS_PORT_SIZE                        equ 0002h
CWG1PPS_PORT_LENGTH                      equ 0002h
CWG1PPS_PORT_MASK                        equ 0018h
CWG1PPS_CWGINPPS0_POSN                   equ 0000h
CWG1PPS_CWGINPPS0_POSITION               equ 0000h
CWG1PPS_CWGINPPS0_SIZE                   equ 0001h
CWG1PPS_CWGINPPS0_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS0_MASK                   equ 0001h
CWG1PPS_CWGINPPS1_POSN                   equ 0001h
CWG1PPS_CWGINPPS1_POSITION               equ 0001h
CWG1PPS_CWGINPPS1_SIZE                   equ 0001h
CWG1PPS_CWGINPPS1_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS1_MASK                   equ 0002h
CWG1PPS_CWGINPPS2_POSN                   equ 0002h
CWG1PPS_CWGINPPS2_POSITION               equ 0002h
CWG1PPS_CWGINPPS2_SIZE                   equ 0001h
CWG1PPS_CWGINPPS2_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS2_MASK                   equ 0004h
CWG1PPS_CWGINPPS3_POSN                   equ 0003h
CWG1PPS_CWGINPPS3_POSITION               equ 0003h
CWG1PPS_CWGINPPS3_SIZE                   equ 0001h
CWG1PPS_CWGINPPS3_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS3_MASK                   equ 0008h
CWG1PPS_CWGINPPS4_POSN                   equ 0004h
CWG1PPS_CWGINPPS4_POSITION               equ 0004h
CWG1PPS_CWGINPPS4_SIZE                   equ 0001h
CWG1PPS_CWGINPPS4_LENGTH                 equ 0001h
CWG1PPS_CWGINPPS4_MASK                   equ 0010h
CWG1PPS_CWG1INPPS_POSN                   equ 0000h
CWG1PPS_CWG1INPPS_POSITION               equ 0000h
CWG1PPS_CWG1INPPS_SIZE                   equ 0005h
CWG1PPS_CWG1INPPS_LENGTH                 equ 0005h
CWG1PPS_CWG1INPPS_MASK                   equ 001Fh
CWG1PPS_CWG1INPPS0_POSN                  equ 0000h
CWG1PPS_CWG1INPPS0_POSITION              equ 0000h
CWG1PPS_CWG1INPPS0_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS0_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS0_MASK                  equ 0001h
CWG1PPS_CWG1INPPS1_POSN                  equ 0001h
CWG1PPS_CWG1INPPS1_POSITION              equ 0001h
CWG1PPS_CWG1INPPS1_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS1_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS1_MASK                  equ 0002h
CWG1PPS_CWG1INPPS2_POSN                  equ 0002h
CWG1PPS_CWG1INPPS2_POSITION              equ 0002h
CWG1PPS_CWG1INPPS2_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS2_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS2_MASK                  equ 0004h
CWG1PPS_CWG1INPPS3_POSN                  equ 0003h
CWG1PPS_CWG1INPPS3_POSITION              equ 0003h
CWG1PPS_CWG1INPPS3_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS3_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS3_MASK                  equ 0008h
CWG1PPS_CWG1INPPS4_POSN                  equ 0004h
CWG1PPS_CWG1INPPS4_POSITION              equ 0004h
CWG1PPS_CWG1INPPS4_SIZE                  equ 0001h
CWG1PPS_CWG1INPPS4_LENGTH                equ 0001h
CWG1PPS_CWG1INPPS4_MASK                  equ 0010h
CWG1PPS_CWGINPPS_POSN                    equ 0000h
CWG1PPS_CWGINPPS_POSITION                equ 0000h
CWG1PPS_CWGINPPS_SIZE                    equ 0005h
CWG1PPS_CWGINPPS_LENGTH                  equ 0005h
CWG1PPS_CWGINPPS_MASK                    equ 001Fh

// Register: CWG2PPS
#define CWG2PPS CWG2PPS
CWG2PPS                                  equ 025Ch
// bitfield definitions
CWG2PPS_PIN_POSN                         equ 0000h
CWG2PPS_PIN_POSITION                     equ 0000h
CWG2PPS_PIN_SIZE                         equ 0003h
CWG2PPS_PIN_LENGTH                       equ 0003h
CWG2PPS_PIN_MASK                         equ 0007h
CWG2PPS_PORT_POSN                        equ 0003h
CWG2PPS_PORT_POSITION                    equ 0003h
CWG2PPS_PORT_SIZE                        equ 0002h
CWG2PPS_PORT_LENGTH                      equ 0002h
CWG2PPS_PORT_MASK                        equ 0018h
CWG2PPS_CWGINPPS0_POSN                   equ 0000h
CWG2PPS_CWGINPPS0_POSITION               equ 0000h
CWG2PPS_CWGINPPS0_SIZE                   equ 0001h
CWG2PPS_CWGINPPS0_LENGTH                 equ 0001h
CWG2PPS_CWGINPPS0_MASK                   equ 0001h
CWG2PPS_CWGINPPS1_POSN                   equ 0001h
CWG2PPS_CWGINPPS1_POSITION               equ 0001h
CWG2PPS_CWGINPPS1_SIZE                   equ 0001h
CWG2PPS_CWGINPPS1_LENGTH                 equ 0001h
CWG2PPS_CWGINPPS1_MASK                   equ 0002h
CWG2PPS_CWGINPPS2_POSN                   equ 0002h
CWG2PPS_CWGINPPS2_POSITION               equ 0002h
CWG2PPS_CWGINPPS2_SIZE                   equ 0001h
CWG2PPS_CWGINPPS2_LENGTH                 equ 0001h
CWG2PPS_CWGINPPS2_MASK                   equ 0004h
CWG2PPS_CWGINPPS3_POSN                   equ 0003h
CWG2PPS_CWGINPPS3_POSITION               equ 0003h
CWG2PPS_CWGINPPS3_SIZE                   equ 0001h
CWG2PPS_CWGINPPS3_LENGTH                 equ 0001h
CWG2PPS_CWGINPPS3_MASK                   equ 0008h
CWG2PPS_CWGINPPS4_POSN                   equ 0004h
CWG2PPS_CWGINPPS4_POSITION               equ 0004h
CWG2PPS_CWGINPPS4_SIZE                   equ 0001h
CWG2PPS_CWGINPPS4_LENGTH                 equ 0001h
CWG2PPS_CWGINPPS4_MASK                   equ 0010h
CWG2PPS_CWG2INPPS_POSN                   equ 0000h
CWG2PPS_CWG2INPPS_POSITION               equ 0000h
CWG2PPS_CWG2INPPS_SIZE                   equ 0005h
CWG2PPS_CWG2INPPS_LENGTH                 equ 0005h
CWG2PPS_CWG2INPPS_MASK                   equ 001Fh
CWG2PPS_CWG2INPPS0_POSN                  equ 0000h
CWG2PPS_CWG2INPPS0_POSITION              equ 0000h
CWG2PPS_CWG2INPPS0_SIZE                  equ 0001h
CWG2PPS_CWG2INPPS0_LENGTH                equ 0001h
CWG2PPS_CWG2INPPS0_MASK                  equ 0001h
CWG2PPS_CWG2INPPS1_POSN                  equ 0001h
CWG2PPS_CWG2INPPS1_POSITION              equ 0001h
CWG2PPS_CWG2INPPS1_SIZE                  equ 0001h
CWG2PPS_CWG2INPPS1_LENGTH                equ 0001h
CWG2PPS_CWG2INPPS1_MASK                  equ 0002h
CWG2PPS_CWG2INPPS2_POSN                  equ 0002h
CWG2PPS_CWG2INPPS2_POSITION              equ 0002h
CWG2PPS_CWG2INPPS2_SIZE                  equ 0001h
CWG2PPS_CWG2INPPS2_LENGTH                equ 0001h
CWG2PPS_CWG2INPPS2_MASK                  equ 0004h
CWG2PPS_CWG2INPPS3_POSN                  equ 0003h
CWG2PPS_CWG2INPPS3_POSITION              equ 0003h
CWG2PPS_CWG2INPPS3_SIZE                  equ 0001h
CWG2PPS_CWG2INPPS3_LENGTH                equ 0001h
CWG2PPS_CWG2INPPS3_MASK                  equ 0008h
CWG2PPS_CWG2INPPS4_POSN                  equ 0004h
CWG2PPS_CWG2INPPS4_POSITION              equ 0004h
CWG2PPS_CWG2INPPS4_SIZE                  equ 0001h
CWG2PPS_CWG2INPPS4_LENGTH                equ 0001h
CWG2PPS_CWG2INPPS4_MASK                  equ 0010h
CWG2PPS_CWGINPPS_POSN                    equ 0000h
CWG2PPS_CWGINPPS_POSITION                equ 0000h
CWG2PPS_CWGINPPS_SIZE                    equ 0005h
CWG2PPS_CWGINPPS_LENGTH                  equ 0005h
CWG2PPS_CWGINPPS_MASK                    equ 001Fh

// Register: CWG3PPS
#define CWG3PPS CWG3PPS
CWG3PPS                                  equ 025Dh
// bitfield definitions
CWG3PPS_PIN_POSN                         equ 0000h
CWG3PPS_PIN_POSITION                     equ 0000h
CWG3PPS_PIN_SIZE                         equ 0003h
CWG3PPS_PIN_LENGTH                       equ 0003h
CWG3PPS_PIN_MASK                         equ 0007h
CWG3PPS_PORT_POSN                        equ 0003h
CWG3PPS_PORT_POSITION                    equ 0003h
CWG3PPS_PORT_SIZE                        equ 0002h
CWG3PPS_PORT_LENGTH                      equ 0002h
CWG3PPS_PORT_MASK                        equ 0018h
CWG3PPS_CWGINPPS0_POSN                   equ 0000h
CWG3PPS_CWGINPPS0_POSITION               equ 0000h
CWG3PPS_CWGINPPS0_SIZE                   equ 0001h
CWG3PPS_CWGINPPS0_LENGTH                 equ 0001h
CWG3PPS_CWGINPPS0_MASK                   equ 0001h
CWG3PPS_CWGINPPS1_POSN                   equ 0001h
CWG3PPS_CWGINPPS1_POSITION               equ 0001h
CWG3PPS_CWGINPPS1_SIZE                   equ 0001h
CWG3PPS_CWGINPPS1_LENGTH                 equ 0001h
CWG3PPS_CWGINPPS1_MASK                   equ 0002h
CWG3PPS_CWGINPPS2_POSN                   equ 0002h
CWG3PPS_CWGINPPS2_POSITION               equ 0002h
CWG3PPS_CWGINPPS2_SIZE                   equ 0001h
CWG3PPS_CWGINPPS2_LENGTH                 equ 0001h
CWG3PPS_CWGINPPS2_MASK                   equ 0004h
CWG3PPS_CWGINPPS3_POSN                   equ 0003h
CWG3PPS_CWGINPPS3_POSITION               equ 0003h
CWG3PPS_CWGINPPS3_SIZE                   equ 0001h
CWG3PPS_CWGINPPS3_LENGTH                 equ 0001h
CWG3PPS_CWGINPPS3_MASK                   equ 0008h
CWG3PPS_CWGINPPS4_POSN                   equ 0004h
CWG3PPS_CWGINPPS4_POSITION               equ 0004h
CWG3PPS_CWGINPPS4_SIZE                   equ 0001h
CWG3PPS_CWGINPPS4_LENGTH                 equ 0001h
CWG3PPS_CWGINPPS4_MASK                   equ 0010h
CWG3PPS_CWG3INPPS_POSN                   equ 0000h
CWG3PPS_CWG3INPPS_POSITION               equ 0000h
CWG3PPS_CWG3INPPS_SIZE                   equ 0005h
CWG3PPS_CWG3INPPS_LENGTH                 equ 0005h
CWG3PPS_CWG3INPPS_MASK                   equ 001Fh
CWG3PPS_CWG3INPPS0_POSN                  equ 0000h
CWG3PPS_CWG3INPPS0_POSITION              equ 0000h
CWG3PPS_CWG3INPPS0_SIZE                  equ 0001h
CWG3PPS_CWG3INPPS0_LENGTH                equ 0001h
CWG3PPS_CWG3INPPS0_MASK                  equ 0001h
CWG3PPS_CWG3INPPS1_POSN                  equ 0001h
CWG3PPS_CWG3INPPS1_POSITION              equ 0001h
CWG3PPS_CWG3INPPS1_SIZE                  equ 0001h
CWG3PPS_CWG3INPPS1_LENGTH                equ 0001h
CWG3PPS_CWG3INPPS1_MASK                  equ 0002h
CWG3PPS_CWG3INPPS2_POSN                  equ 0002h
CWG3PPS_CWG3INPPS2_POSITION              equ 0002h
CWG3PPS_CWG3INPPS2_SIZE                  equ 0001h
CWG3PPS_CWG3INPPS2_LENGTH                equ 0001h
CWG3PPS_CWG3INPPS2_MASK                  equ 0004h
CWG3PPS_CWG3INPPS3_POSN                  equ 0003h
CWG3PPS_CWG3INPPS3_POSITION              equ 0003h
CWG3PPS_CWG3INPPS3_SIZE                  equ 0001h
CWG3PPS_CWG3INPPS3_LENGTH                equ 0001h
CWG3PPS_CWG3INPPS3_MASK                  equ 0008h
CWG3PPS_CWG3INPPS4_POSN                  equ 0004h
CWG3PPS_CWG3INPPS4_POSITION              equ 0004h
CWG3PPS_CWG3INPPS4_SIZE                  equ 0001h
CWG3PPS_CWG3INPPS4_LENGTH                equ 0001h
CWG3PPS_CWG3INPPS4_MASK                  equ 0010h
CWG3PPS_CWGINPPS_POSN                    equ 0000h
CWG3PPS_CWGINPPS_POSITION                equ 0000h
CWG3PPS_CWGINPPS_SIZE                    equ 0005h
CWG3PPS_CWGINPPS_LENGTH                  equ 0005h
CWG3PPS_CWGINPPS_MASK                    equ 001Fh

// Register: MD1CARLPPS
#define MD1CARLPPS MD1CARLPPS
MD1CARLPPS                               equ 025Eh
// bitfield definitions
MD1CARLPPS_PIN_POSN                      equ 0000h
MD1CARLPPS_PIN_POSITION                  equ 0000h
MD1CARLPPS_PIN_SIZE                      equ 0003h
MD1CARLPPS_PIN_LENGTH                    equ 0003h
MD1CARLPPS_PIN_MASK                      equ 0007h
MD1CARLPPS_PORT_POSN                     equ 0003h
MD1CARLPPS_PORT_POSITION                 equ 0003h
MD1CARLPPS_PORT_SIZE                     equ 0002h
MD1CARLPPS_PORT_LENGTH                   equ 0002h
MD1CARLPPS_PORT_MASK                     equ 0018h
MD1CARLPPS_MDCARLPPS0_POSN               equ 0000h
MD1CARLPPS_MDCARLPPS0_POSITION           equ 0000h
MD1CARLPPS_MDCARLPPS0_SIZE               equ 0001h
MD1CARLPPS_MDCARLPPS0_LENGTH             equ 0001h
MD1CARLPPS_MDCARLPPS0_MASK               equ 0001h
MD1CARLPPS_MDCARLPPS1_POSN               equ 0001h
MD1CARLPPS_MDCARLPPS1_POSITION           equ 0001h
MD1CARLPPS_MDCARLPPS1_SIZE               equ 0001h
MD1CARLPPS_MDCARLPPS1_LENGTH             equ 0001h
MD1CARLPPS_MDCARLPPS1_MASK               equ 0002h
MD1CARLPPS_MDCARLPPS2_POSN               equ 0002h
MD1CARLPPS_MDCARLPPS2_POSITION           equ 0002h
MD1CARLPPS_MDCARLPPS2_SIZE               equ 0001h
MD1CARLPPS_MDCARLPPS2_LENGTH             equ 0001h
MD1CARLPPS_MDCARLPPS2_MASK               equ 0004h
MD1CARLPPS_MDCARLPPS3_POSN               equ 0003h
MD1CARLPPS_MDCARLPPS3_POSITION           equ 0003h
MD1CARLPPS_MDCARLPPS3_SIZE               equ 0001h
MD1CARLPPS_MDCARLPPS3_LENGTH             equ 0001h
MD1CARLPPS_MDCARLPPS3_MASK               equ 0008h
MD1CARLPPS_MDCARLPPS4_POSN               equ 0004h
MD1CARLPPS_MDCARLPPS4_POSITION           equ 0004h
MD1CARLPPS_MDCARLPPS4_SIZE               equ 0001h
MD1CARLPPS_MDCARLPPS4_LENGTH             equ 0001h
MD1CARLPPS_MDCARLPPS4_MASK               equ 0010h
MD1CARLPPS_MDCARLPPS_POSN                equ 0000h
MD1CARLPPS_MDCARLPPS_POSITION            equ 0000h
MD1CARLPPS_MDCARLPPS_SIZE                equ 0005h
MD1CARLPPS_MDCARLPPS_LENGTH              equ 0005h
MD1CARLPPS_MDCARLPPS_MASK                equ 001Fh

// Register: MD1CARHPPS
#define MD1CARHPPS MD1CARHPPS
MD1CARHPPS                               equ 025Fh
// bitfield definitions
MD1CARHPPS_PIN_POSN                      equ 0000h
MD1CARHPPS_PIN_POSITION                  equ 0000h
MD1CARHPPS_PIN_SIZE                      equ 0003h
MD1CARHPPS_PIN_LENGTH                    equ 0003h
MD1CARHPPS_PIN_MASK                      equ 0007h
MD1CARHPPS_PORT_POSN                     equ 0003h
MD1CARHPPS_PORT_POSITION                 equ 0003h
MD1CARHPPS_PORT_SIZE                     equ 0002h
MD1CARHPPS_PORT_LENGTH                   equ 0002h
MD1CARHPPS_PORT_MASK                     equ 0018h
MD1CARHPPS_MDCARHPPS0_POSN               equ 0000h
MD1CARHPPS_MDCARHPPS0_POSITION           equ 0000h
MD1CARHPPS_MDCARHPPS0_SIZE               equ 0001h
MD1CARHPPS_MDCARHPPS0_LENGTH             equ 0001h
MD1CARHPPS_MDCARHPPS0_MASK               equ 0001h
MD1CARHPPS_MDCARHPPS1_POSN               equ 0001h
MD1CARHPPS_MDCARHPPS1_POSITION           equ 0001h
MD1CARHPPS_MDCARHPPS1_SIZE               equ 0001h
MD1CARHPPS_MDCARHPPS1_LENGTH             equ 0001h
MD1CARHPPS_MDCARHPPS1_MASK               equ 0002h
MD1CARHPPS_MDCARHPPS2_POSN               equ 0002h
MD1CARHPPS_MDCARHPPS2_POSITION           equ 0002h
MD1CARHPPS_MDCARHPPS2_SIZE               equ 0001h
MD1CARHPPS_MDCARHPPS2_LENGTH             equ 0001h
MD1CARHPPS_MDCARHPPS2_MASK               equ 0004h
MD1CARHPPS_MDCARHPPS3_POSN               equ 0003h
MD1CARHPPS_MDCARHPPS3_POSITION           equ 0003h
MD1CARHPPS_MDCARHPPS3_SIZE               equ 0001h
MD1CARHPPS_MDCARHPPS3_LENGTH             equ 0001h
MD1CARHPPS_MDCARHPPS3_MASK               equ 0008h
MD1CARHPPS_MDCARHPPS4_POSN               equ 0004h
MD1CARHPPS_MDCARHPPS4_POSITION           equ 0004h
MD1CARHPPS_MDCARHPPS4_SIZE               equ 0001h
MD1CARHPPS_MDCARHPPS4_LENGTH             equ 0001h
MD1CARHPPS_MDCARHPPS4_MASK               equ 0010h
MD1CARHPPS_MDCARHPPS_POSN                equ 0000h
MD1CARHPPS_MDCARHPPS_POSITION            equ 0000h
MD1CARHPPS_MDCARHPPS_SIZE                equ 0005h
MD1CARHPPS_MDCARHPPS_LENGTH              equ 0005h
MD1CARHPPS_MDCARHPPS_MASK                equ 001Fh

// Register: MD1SRCPPS
#define MD1SRCPPS MD1SRCPPS
MD1SRCPPS                                equ 0260h
// bitfield definitions
MD1SRCPPS_PIN_POSN                       equ 0000h
MD1SRCPPS_PIN_POSITION                   equ 0000h
MD1SRCPPS_PIN_SIZE                       equ 0003h
MD1SRCPPS_PIN_LENGTH                     equ 0003h
MD1SRCPPS_PIN_MASK                       equ 0007h
MD1SRCPPS_PORT_POSN                      equ 0003h
MD1SRCPPS_PORT_POSITION                  equ 0003h
MD1SRCPPS_PORT_SIZE                      equ 0002h
MD1SRCPPS_PORT_LENGTH                    equ 0002h
MD1SRCPPS_PORT_MASK                      equ 0018h
MD1SRCPPS_MDSRCPPS0_POSN                 equ 0000h
MD1SRCPPS_MDSRCPPS0_POSITION             equ 0000h
MD1SRCPPS_MDSRCPPS0_SIZE                 equ 0001h
MD1SRCPPS_MDSRCPPS0_LENGTH               equ 0001h
MD1SRCPPS_MDSRCPPS0_MASK                 equ 0001h
MD1SRCPPS_MDSRCPPS1_POSN                 equ 0001h
MD1SRCPPS_MDSRCPPS1_POSITION             equ 0001h
MD1SRCPPS_MDSRCPPS1_SIZE                 equ 0001h
MD1SRCPPS_MDSRCPPS1_LENGTH               equ 0001h
MD1SRCPPS_MDSRCPPS1_MASK                 equ 0002h
MD1SRCPPS_MDSRCPPS2_POSN                 equ 0002h
MD1SRCPPS_MDSRCPPS2_POSITION             equ 0002h
MD1SRCPPS_MDSRCPPS2_SIZE                 equ 0001h
MD1SRCPPS_MDSRCPPS2_LENGTH               equ 0001h
MD1SRCPPS_MDSRCPPS2_MASK                 equ 0004h
MD1SRCPPS_MDSRCPPS3_POSN                 equ 0003h
MD1SRCPPS_MDSRCPPS3_POSITION             equ 0003h
MD1SRCPPS_MDSRCPPS3_SIZE                 equ 0001h
MD1SRCPPS_MDSRCPPS3_LENGTH               equ 0001h
MD1SRCPPS_MDSRCPPS3_MASK                 equ 0008h
MD1SRCPPS_MDSRCPPS4_POSN                 equ 0004h
MD1SRCPPS_MDSRCPPS4_POSITION             equ 0004h
MD1SRCPPS_MDSRCPPS4_SIZE                 equ 0001h
MD1SRCPPS_MDSRCPPS4_LENGTH               equ 0001h
MD1SRCPPS_MDSRCPPS4_MASK                 equ 0010h
MD1SRCPPS_MDSRCPPS_POSN                  equ 0000h
MD1SRCPPS_MDSRCPPS_POSITION              equ 0000h
MD1SRCPPS_MDSRCPPS_SIZE                  equ 0005h
MD1SRCPPS_MDSRCPPS_LENGTH                equ 0005h
MD1SRCPPS_MDSRCPPS_MASK                  equ 001Fh

// Register: CLCIN0PPS
#define CLCIN0PPS CLCIN0PPS
CLCIN0PPS                                equ 0261h
// bitfield definitions
CLCIN0PPS_PIN_POSN                       equ 0000h
CLCIN0PPS_PIN_POSITION                   equ 0000h
CLCIN0PPS_PIN_SIZE                       equ 0003h
CLCIN0PPS_PIN_LENGTH                     equ 0003h
CLCIN0PPS_PIN_MASK                       equ 0007h
CLCIN0PPS_PORT_POSN                      equ 0003h
CLCIN0PPS_PORT_POSITION                  equ 0003h
CLCIN0PPS_PORT_SIZE                      equ 0002h
CLCIN0PPS_PORT_LENGTH                    equ 0002h
CLCIN0PPS_PORT_MASK                      equ 0018h
CLCIN0PPS_CLCIN0PPS0_POSN                equ 0000h
CLCIN0PPS_CLCIN0PPS0_POSITION            equ 0000h
CLCIN0PPS_CLCIN0PPS0_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS0_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS0_MASK                equ 0001h
CLCIN0PPS_CLCIN0PPS1_POSN                equ 0001h
CLCIN0PPS_CLCIN0PPS1_POSITION            equ 0001h
CLCIN0PPS_CLCIN0PPS1_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS1_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS1_MASK                equ 0002h
CLCIN0PPS_CLCIN0PPS2_POSN                equ 0002h
CLCIN0PPS_CLCIN0PPS2_POSITION            equ 0002h
CLCIN0PPS_CLCIN0PPS2_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS2_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS2_MASK                equ 0004h
CLCIN0PPS_CLCIN0PPS3_POSN                equ 0003h
CLCIN0PPS_CLCIN0PPS3_POSITION            equ 0003h
CLCIN0PPS_CLCIN0PPS3_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS3_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS3_MASK                equ 0008h
CLCIN0PPS_CLCIN0PPS4_POSN                equ 0004h
CLCIN0PPS_CLCIN0PPS4_POSITION            equ 0004h
CLCIN0PPS_CLCIN0PPS4_SIZE                equ 0001h
CLCIN0PPS_CLCIN0PPS4_LENGTH              equ 0001h
CLCIN0PPS_CLCIN0PPS4_MASK                equ 0010h
CLCIN0PPS_CLCIN0PPS_POSN                 equ 0000h
CLCIN0PPS_CLCIN0PPS_POSITION             equ 0000h
CLCIN0PPS_CLCIN0PPS_SIZE                 equ 0005h
CLCIN0PPS_CLCIN0PPS_LENGTH               equ 0005h
CLCIN0PPS_CLCIN0PPS_MASK                 equ 001Fh

// Register: CLCIN1PPS
#define CLCIN1PPS CLCIN1PPS
CLCIN1PPS                                equ 0262h
// bitfield definitions
CLCIN1PPS_PIN_POSN                       equ 0000h
CLCIN1PPS_PIN_POSITION                   equ 0000h
CLCIN1PPS_PIN_SIZE                       equ 0003h
CLCIN1PPS_PIN_LENGTH                     equ 0003h
CLCIN1PPS_PIN_MASK                       equ 0007h
CLCIN1PPS_PORT_POSN                      equ 0003h
CLCIN1PPS_PORT_POSITION                  equ 0003h
CLCIN1PPS_PORT_SIZE                      equ 0002h
CLCIN1PPS_PORT_LENGTH                    equ 0002h
CLCIN1PPS_PORT_MASK                      equ 0018h
CLCIN1PPS_CLCIN1PPS0_POSN                equ 0000h
CLCIN1PPS_CLCIN1PPS0_POSITION            equ 0000h
CLCIN1PPS_CLCIN1PPS0_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS0_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS0_MASK                equ 0001h
CLCIN1PPS_CLCIN1PPS1_POSN                equ 0001h
CLCIN1PPS_CLCIN1PPS1_POSITION            equ 0001h
CLCIN1PPS_CLCIN1PPS1_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS1_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS1_MASK                equ 0002h
CLCIN1PPS_CLCIN1PPS2_POSN                equ 0002h
CLCIN1PPS_CLCIN1PPS2_POSITION            equ 0002h
CLCIN1PPS_CLCIN1PPS2_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS2_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS2_MASK                equ 0004h
CLCIN1PPS_CLCIN1PPS3_POSN                equ 0003h
CLCIN1PPS_CLCIN1PPS3_POSITION            equ 0003h
CLCIN1PPS_CLCIN1PPS3_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS3_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS3_MASK                equ 0008h
CLCIN1PPS_CLCIN1PPS4_POSN                equ 0004h
CLCIN1PPS_CLCIN1PPS4_POSITION            equ 0004h
CLCIN1PPS_CLCIN1PPS4_SIZE                equ 0001h
CLCIN1PPS_CLCIN1PPS4_LENGTH              equ 0001h
CLCIN1PPS_CLCIN1PPS4_MASK                equ 0010h
CLCIN1PPS_CLCIN1PPS_POSN                 equ 0000h
CLCIN1PPS_CLCIN1PPS_POSITION             equ 0000h
CLCIN1PPS_CLCIN1PPS_SIZE                 equ 0005h
CLCIN1PPS_CLCIN1PPS_LENGTH               equ 0005h
CLCIN1PPS_CLCIN1PPS_MASK                 equ 001Fh

// Register: CLCIN2PPS
#define CLCIN2PPS CLCIN2PPS
CLCIN2PPS                                equ 0263h
// bitfield definitions
CLCIN2PPS_PIN_POSN                       equ 0000h
CLCIN2PPS_PIN_POSITION                   equ 0000h
CLCIN2PPS_PIN_SIZE                       equ 0003h
CLCIN2PPS_PIN_LENGTH                     equ 0003h
CLCIN2PPS_PIN_MASK                       equ 0007h
CLCIN2PPS_PORT_POSN                      equ 0003h
CLCIN2PPS_PORT_POSITION                  equ 0003h
CLCIN2PPS_PORT_SIZE                      equ 0002h
CLCIN2PPS_PORT_LENGTH                    equ 0002h
CLCIN2PPS_PORT_MASK                      equ 0018h
CLCIN2PPS_CLCIN2PPS0_POSN                equ 0000h
CLCIN2PPS_CLCIN2PPS0_POSITION            equ 0000h
CLCIN2PPS_CLCIN2PPS0_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS0_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS0_MASK                equ 0001h
CLCIN2PPS_CLCIN2PPS1_POSN                equ 0001h
CLCIN2PPS_CLCIN2PPS1_POSITION            equ 0001h
CLCIN2PPS_CLCIN2PPS1_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS1_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS1_MASK                equ 0002h
CLCIN2PPS_CLCIN2PPS2_POSN                equ 0002h
CLCIN2PPS_CLCIN2PPS2_POSITION            equ 0002h
CLCIN2PPS_CLCIN2PPS2_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS2_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS2_MASK                equ 0004h
CLCIN2PPS_CLCIN2PPS3_POSN                equ 0003h
CLCIN2PPS_CLCIN2PPS3_POSITION            equ 0003h
CLCIN2PPS_CLCIN2PPS3_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS3_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS3_MASK                equ 0008h
CLCIN2PPS_CLCIN2PPS4_POSN                equ 0004h
CLCIN2PPS_CLCIN2PPS4_POSITION            equ 0004h
CLCIN2PPS_CLCIN2PPS4_SIZE                equ 0001h
CLCIN2PPS_CLCIN2PPS4_LENGTH              equ 0001h
CLCIN2PPS_CLCIN2PPS4_MASK                equ 0010h
CLCIN2PPS_CLCIN2PPS_POSN                 equ 0000h
CLCIN2PPS_CLCIN2PPS_POSITION             equ 0000h
CLCIN2PPS_CLCIN2PPS_SIZE                 equ 0005h
CLCIN2PPS_CLCIN2PPS_LENGTH               equ 0005h
CLCIN2PPS_CLCIN2PPS_MASK                 equ 001Fh

// Register: CLCIN3PPS
#define CLCIN3PPS CLCIN3PPS
CLCIN3PPS                                equ 0264h
// bitfield definitions
CLCIN3PPS_PIN_POSN                       equ 0000h
CLCIN3PPS_PIN_POSITION                   equ 0000h
CLCIN3PPS_PIN_SIZE                       equ 0003h
CLCIN3PPS_PIN_LENGTH                     equ 0003h
CLCIN3PPS_PIN_MASK                       equ 0007h
CLCIN3PPS_PORT_POSN                      equ 0003h
CLCIN3PPS_PORT_POSITION                  equ 0003h
CLCIN3PPS_PORT_SIZE                      equ 0002h
CLCIN3PPS_PORT_LENGTH                    equ 0002h
CLCIN3PPS_PORT_MASK                      equ 0018h
CLCIN3PPS_CLCIN3PPS0_POSN                equ 0000h
CLCIN3PPS_CLCIN3PPS0_POSITION            equ 0000h
CLCIN3PPS_CLCIN3PPS0_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS0_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS0_MASK                equ 0001h
CLCIN3PPS_CLCIN3PPS1_POSN                equ 0001h
CLCIN3PPS_CLCIN3PPS1_POSITION            equ 0001h
CLCIN3PPS_CLCIN3PPS1_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS1_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS1_MASK                equ 0002h
CLCIN3PPS_CLCIN3PPS2_POSN                equ 0002h
CLCIN3PPS_CLCIN3PPS2_POSITION            equ 0002h
CLCIN3PPS_CLCIN3PPS2_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS2_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS2_MASK                equ 0004h
CLCIN3PPS_CLCIN3PPS3_POSN                equ 0003h
CLCIN3PPS_CLCIN3PPS3_POSITION            equ 0003h
CLCIN3PPS_CLCIN3PPS3_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS3_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS3_MASK                equ 0008h
CLCIN3PPS_CLCIN3PPS4_POSN                equ 0004h
CLCIN3PPS_CLCIN3PPS4_POSITION            equ 0004h
CLCIN3PPS_CLCIN3PPS4_SIZE                equ 0001h
CLCIN3PPS_CLCIN3PPS4_LENGTH              equ 0001h
CLCIN3PPS_CLCIN3PPS4_MASK                equ 0010h
CLCIN3PPS_CLCIN3PPS_POSN                 equ 0000h
CLCIN3PPS_CLCIN3PPS_POSITION             equ 0000h
CLCIN3PPS_CLCIN3PPS_SIZE                 equ 0005h
CLCIN3PPS_CLCIN3PPS_LENGTH               equ 0005h
CLCIN3PPS_CLCIN3PPS_MASK                 equ 001Fh

// Register: CLCIN4PPS
#define CLCIN4PPS CLCIN4PPS
CLCIN4PPS                                equ 0265h
// bitfield definitions
CLCIN4PPS_PIN_POSN                       equ 0000h
CLCIN4PPS_PIN_POSITION                   equ 0000h
CLCIN4PPS_PIN_SIZE                       equ 0003h
CLCIN4PPS_PIN_LENGTH                     equ 0003h
CLCIN4PPS_PIN_MASK                       equ 0007h
CLCIN4PPS_PORT_POSN                      equ 0003h
CLCIN4PPS_PORT_POSITION                  equ 0003h
CLCIN4PPS_PORT_SIZE                      equ 0002h
CLCIN4PPS_PORT_LENGTH                    equ 0002h
CLCIN4PPS_PORT_MASK                      equ 0018h
CLCIN4PPS_CLCIN4PPS0_POSN                equ 0000h
CLCIN4PPS_CLCIN4PPS0_POSITION            equ 0000h
CLCIN4PPS_CLCIN4PPS0_SIZE                equ 0001h
CLCIN4PPS_CLCIN4PPS0_LENGTH              equ 0001h
CLCIN4PPS_CLCIN4PPS0_MASK                equ 0001h
CLCIN4PPS_CLCIN4PPS1_POSN                equ 0001h
CLCIN4PPS_CLCIN4PPS1_POSITION            equ 0001h
CLCIN4PPS_CLCIN4PPS1_SIZE                equ 0001h
CLCIN4PPS_CLCIN4PPS1_LENGTH              equ 0001h
CLCIN4PPS_CLCIN4PPS1_MASK                equ 0002h
CLCIN4PPS_CLCIN4PPS2_POSN                equ 0002h
CLCIN4PPS_CLCIN4PPS2_POSITION            equ 0002h
CLCIN4PPS_CLCIN4PPS2_SIZE                equ 0001h
CLCIN4PPS_CLCIN4PPS2_LENGTH              equ 0001h
CLCIN4PPS_CLCIN4PPS2_MASK                equ 0004h
CLCIN4PPS_CLCIN4PPS3_POSN                equ 0003h
CLCIN4PPS_CLCIN4PPS3_POSITION            equ 0003h
CLCIN4PPS_CLCIN4PPS3_SIZE                equ 0001h
CLCIN4PPS_CLCIN4PPS3_LENGTH              equ 0001h
CLCIN4PPS_CLCIN4PPS3_MASK                equ 0008h
CLCIN4PPS_CLCIN4PPS4_POSN                equ 0004h
CLCIN4PPS_CLCIN4PPS4_POSITION            equ 0004h
CLCIN4PPS_CLCIN4PPS4_SIZE                equ 0001h
CLCIN4PPS_CLCIN4PPS4_LENGTH              equ 0001h
CLCIN4PPS_CLCIN4PPS4_MASK                equ 0010h
CLCIN4PPS_CLCIN4PPS_POSN                 equ 0000h
CLCIN4PPS_CLCIN4PPS_POSITION             equ 0000h
CLCIN4PPS_CLCIN4PPS_SIZE                 equ 0005h
CLCIN4PPS_CLCIN4PPS_LENGTH               equ 0005h
CLCIN4PPS_CLCIN4PPS_MASK                 equ 001Fh

// Register: CLCIN5PPS
#define CLCIN5PPS CLCIN5PPS
CLCIN5PPS                                equ 0266h
// bitfield definitions
CLCIN5PPS_PIN_POSN                       equ 0000h
CLCIN5PPS_PIN_POSITION                   equ 0000h
CLCIN5PPS_PIN_SIZE                       equ 0003h
CLCIN5PPS_PIN_LENGTH                     equ 0003h
CLCIN5PPS_PIN_MASK                       equ 0007h
CLCIN5PPS_PORT_POSN                      equ 0003h
CLCIN5PPS_PORT_POSITION                  equ 0003h
CLCIN5PPS_PORT_SIZE                      equ 0002h
CLCIN5PPS_PORT_LENGTH                    equ 0002h
CLCIN5PPS_PORT_MASK                      equ 0018h
CLCIN5PPS_CLCIN5PPS0_POSN                equ 0000h
CLCIN5PPS_CLCIN5PPS0_POSITION            equ 0000h
CLCIN5PPS_CLCIN5PPS0_SIZE                equ 0001h
CLCIN5PPS_CLCIN5PPS0_LENGTH              equ 0001h
CLCIN5PPS_CLCIN5PPS0_MASK                equ 0001h
CLCIN5PPS_CLCIN5PPS1_POSN                equ 0001h
CLCIN5PPS_CLCIN5PPS1_POSITION            equ 0001h
CLCIN5PPS_CLCIN5PPS1_SIZE                equ 0001h
CLCIN5PPS_CLCIN5PPS1_LENGTH              equ 0001h
CLCIN5PPS_CLCIN5PPS1_MASK                equ 0002h
CLCIN5PPS_CLCIN5PPS2_POSN                equ 0002h
CLCIN5PPS_CLCIN5PPS2_POSITION            equ 0002h
CLCIN5PPS_CLCIN5PPS2_SIZE                equ 0001h
CLCIN5PPS_CLCIN5PPS2_LENGTH              equ 0001h
CLCIN5PPS_CLCIN5PPS2_MASK                equ 0004h
CLCIN5PPS_CLCIN5PPS3_POSN                equ 0003h
CLCIN5PPS_CLCIN5PPS3_POSITION            equ 0003h
CLCIN5PPS_CLCIN5PPS3_SIZE                equ 0001h
CLCIN5PPS_CLCIN5PPS3_LENGTH              equ 0001h
CLCIN5PPS_CLCIN5PPS3_MASK                equ 0008h
CLCIN5PPS_CLCIN5PPS4_POSN                equ 0004h
CLCIN5PPS_CLCIN5PPS4_POSITION            equ 0004h
CLCIN5PPS_CLCIN5PPS4_SIZE                equ 0001h
CLCIN5PPS_CLCIN5PPS4_LENGTH              equ 0001h
CLCIN5PPS_CLCIN5PPS4_MASK                equ 0010h
CLCIN5PPS_CLCIN5PPS_POSN                 equ 0000h
CLCIN5PPS_CLCIN5PPS_POSITION             equ 0000h
CLCIN5PPS_CLCIN5PPS_SIZE                 equ 0005h
CLCIN5PPS_CLCIN5PPS_LENGTH               equ 0005h
CLCIN5PPS_CLCIN5PPS_MASK                 equ 001Fh

// Register: CLCIN6PPS
#define CLCIN6PPS CLCIN6PPS
CLCIN6PPS                                equ 0267h
// bitfield definitions
CLCIN6PPS_PIN_POSN                       equ 0000h
CLCIN6PPS_PIN_POSITION                   equ 0000h
CLCIN6PPS_PIN_SIZE                       equ 0003h
CLCIN6PPS_PIN_LENGTH                     equ 0003h
CLCIN6PPS_PIN_MASK                       equ 0007h
CLCIN6PPS_PORT_POSN                      equ 0003h
CLCIN6PPS_PORT_POSITION                  equ 0003h
CLCIN6PPS_PORT_SIZE                      equ 0002h
CLCIN6PPS_PORT_LENGTH                    equ 0002h
CLCIN6PPS_PORT_MASK                      equ 0018h
CLCIN6PPS_CLCIN6PPS0_POSN                equ 0000h
CLCIN6PPS_CLCIN6PPS0_POSITION            equ 0000h
CLCIN6PPS_CLCIN6PPS0_SIZE                equ 0001h
CLCIN6PPS_CLCIN6PPS0_LENGTH              equ 0001h
CLCIN6PPS_CLCIN6PPS0_MASK                equ 0001h
CLCIN6PPS_CLCIN6PPS1_POSN                equ 0001h
CLCIN6PPS_CLCIN6PPS1_POSITION            equ 0001h
CLCIN6PPS_CLCIN6PPS1_SIZE                equ 0001h
CLCIN6PPS_CLCIN6PPS1_LENGTH              equ 0001h
CLCIN6PPS_CLCIN6PPS1_MASK                equ 0002h
CLCIN6PPS_CLCIN6PPS2_POSN                equ 0002h
CLCIN6PPS_CLCIN6PPS2_POSITION            equ 0002h
CLCIN6PPS_CLCIN6PPS2_SIZE                equ 0001h
CLCIN6PPS_CLCIN6PPS2_LENGTH              equ 0001h
CLCIN6PPS_CLCIN6PPS2_MASK                equ 0004h
CLCIN6PPS_CLCIN6PPS3_POSN                equ 0003h
CLCIN6PPS_CLCIN6PPS3_POSITION            equ 0003h
CLCIN6PPS_CLCIN6PPS3_SIZE                equ 0001h
CLCIN6PPS_CLCIN6PPS3_LENGTH              equ 0001h
CLCIN6PPS_CLCIN6PPS3_MASK                equ 0008h
CLCIN6PPS_CLCIN6PPS4_POSN                equ 0004h
CLCIN6PPS_CLCIN6PPS4_POSITION            equ 0004h
CLCIN6PPS_CLCIN6PPS4_SIZE                equ 0001h
CLCIN6PPS_CLCIN6PPS4_LENGTH              equ 0001h
CLCIN6PPS_CLCIN6PPS4_MASK                equ 0010h
CLCIN6PPS_CLCIN6PPS_POSN                 equ 0000h
CLCIN6PPS_CLCIN6PPS_POSITION             equ 0000h
CLCIN6PPS_CLCIN6PPS_SIZE                 equ 0005h
CLCIN6PPS_CLCIN6PPS_LENGTH               equ 0005h
CLCIN6PPS_CLCIN6PPS_MASK                 equ 001Fh

// Register: CLCIN7PPS
#define CLCIN7PPS CLCIN7PPS
CLCIN7PPS                                equ 0268h
// bitfield definitions
CLCIN7PPS_PIN_POSN                       equ 0000h
CLCIN7PPS_PIN_POSITION                   equ 0000h
CLCIN7PPS_PIN_SIZE                       equ 0003h
CLCIN7PPS_PIN_LENGTH                     equ 0003h
CLCIN7PPS_PIN_MASK                       equ 0007h
CLCIN7PPS_PORT_POSN                      equ 0003h
CLCIN7PPS_PORT_POSITION                  equ 0003h
CLCIN7PPS_PORT_SIZE                      equ 0002h
CLCIN7PPS_PORT_LENGTH                    equ 0002h
CLCIN7PPS_PORT_MASK                      equ 0018h
CLCIN7PPS_CLCIN7PPS0_POSN                equ 0000h
CLCIN7PPS_CLCIN7PPS0_POSITION            equ 0000h
CLCIN7PPS_CLCIN7PPS0_SIZE                equ 0001h
CLCIN7PPS_CLCIN7PPS0_LENGTH              equ 0001h
CLCIN7PPS_CLCIN7PPS0_MASK                equ 0001h
CLCIN7PPS_CLCIN7PPS1_POSN                equ 0001h
CLCIN7PPS_CLCIN7PPS1_POSITION            equ 0001h
CLCIN7PPS_CLCIN7PPS1_SIZE                equ 0001h
CLCIN7PPS_CLCIN7PPS1_LENGTH              equ 0001h
CLCIN7PPS_CLCIN7PPS1_MASK                equ 0002h
CLCIN7PPS_CLCIN7PPS2_POSN                equ 0002h
CLCIN7PPS_CLCIN7PPS2_POSITION            equ 0002h
CLCIN7PPS_CLCIN7PPS2_SIZE                equ 0001h
CLCIN7PPS_CLCIN7PPS2_LENGTH              equ 0001h
CLCIN7PPS_CLCIN7PPS2_MASK                equ 0004h
CLCIN7PPS_CLCIN7PPS3_POSN                equ 0003h
CLCIN7PPS_CLCIN7PPS3_POSITION            equ 0003h
CLCIN7PPS_CLCIN7PPS3_SIZE                equ 0001h
CLCIN7PPS_CLCIN7PPS3_LENGTH              equ 0001h
CLCIN7PPS_CLCIN7PPS3_MASK                equ 0008h
CLCIN7PPS_CLCIN7PPS4_POSN                equ 0004h
CLCIN7PPS_CLCIN7PPS4_POSITION            equ 0004h
CLCIN7PPS_CLCIN7PPS4_SIZE                equ 0001h
CLCIN7PPS_CLCIN7PPS4_LENGTH              equ 0001h
CLCIN7PPS_CLCIN7PPS4_MASK                equ 0010h
CLCIN7PPS_CLCIN7PPS_POSN                 equ 0000h
CLCIN7PPS_CLCIN7PPS_POSITION             equ 0000h
CLCIN7PPS_CLCIN7PPS_SIZE                 equ 0005h
CLCIN7PPS_CLCIN7PPS_LENGTH               equ 0005h
CLCIN7PPS_CLCIN7PPS_MASK                 equ 001Fh

// Register: ADACTPPS
#define ADACTPPS ADACTPPS
ADACTPPS                                 equ 0269h
// bitfield definitions
ADACTPPS_PIN_POSN                        equ 0000h
ADACTPPS_PIN_POSITION                    equ 0000h
ADACTPPS_PIN_SIZE                        equ 0003h
ADACTPPS_PIN_LENGTH                      equ 0003h
ADACTPPS_PIN_MASK                        equ 0007h
ADACTPPS_PORT_POSN                       equ 0003h
ADACTPPS_PORT_POSITION                   equ 0003h
ADACTPPS_PORT_SIZE                       equ 0002h
ADACTPPS_PORT_LENGTH                     equ 0002h
ADACTPPS_PORT_MASK                       equ 0018h
ADACTPPS_ADACTPPS0_POSN                  equ 0000h
ADACTPPS_ADACTPPS0_POSITION              equ 0000h
ADACTPPS_ADACTPPS0_SIZE                  equ 0001h
ADACTPPS_ADACTPPS0_LENGTH                equ 0001h
ADACTPPS_ADACTPPS0_MASK                  equ 0001h
ADACTPPS_ADACTPPS1_POSN                  equ 0001h
ADACTPPS_ADACTPPS1_POSITION              equ 0001h
ADACTPPS_ADACTPPS1_SIZE                  equ 0001h
ADACTPPS_ADACTPPS1_LENGTH                equ 0001h
ADACTPPS_ADACTPPS1_MASK                  equ 0002h
ADACTPPS_ADACTPPS2_POSN                  equ 0002h
ADACTPPS_ADACTPPS2_POSITION              equ 0002h
ADACTPPS_ADACTPPS2_SIZE                  equ 0001h
ADACTPPS_ADACTPPS2_LENGTH                equ 0001h
ADACTPPS_ADACTPPS2_MASK                  equ 0004h
ADACTPPS_ADACTPPS3_POSN                  equ 0003h
ADACTPPS_ADACTPPS3_POSITION              equ 0003h
ADACTPPS_ADACTPPS3_SIZE                  equ 0001h
ADACTPPS_ADACTPPS3_LENGTH                equ 0001h
ADACTPPS_ADACTPPS3_MASK                  equ 0008h
ADACTPPS_ADACTPPS4_POSN                  equ 0004h
ADACTPPS_ADACTPPS4_POSITION              equ 0004h
ADACTPPS_ADACTPPS4_SIZE                  equ 0001h
ADACTPPS_ADACTPPS4_LENGTH                equ 0001h
ADACTPPS_ADACTPPS4_MASK                  equ 0010h
ADACTPPS_ADACTPPS_POSN                   equ 0000h
ADACTPPS_ADACTPPS_POSITION               equ 0000h
ADACTPPS_ADACTPPS_SIZE                   equ 0005h
ADACTPPS_ADACTPPS_LENGTH                 equ 0005h
ADACTPPS_ADACTPPS_MASK                   equ 001Fh

// Register: SPI1SCKPPS
#define SPI1SCKPPS SPI1SCKPPS
SPI1SCKPPS                               equ 026Ah
// bitfield definitions
SPI1SCKPPS_PIN_POSN                      equ 0000h
SPI1SCKPPS_PIN_POSITION                  equ 0000h
SPI1SCKPPS_PIN_SIZE                      equ 0003h
SPI1SCKPPS_PIN_LENGTH                    equ 0003h
SPI1SCKPPS_PIN_MASK                      equ 0007h
SPI1SCKPPS_PORT_POSN                     equ 0003h
SPI1SCKPPS_PORT_POSITION                 equ 0003h
SPI1SCKPPS_PORT_SIZE                     equ 0002h
SPI1SCKPPS_PORT_LENGTH                   equ 0002h
SPI1SCKPPS_PORT_MASK                     equ 0018h
SPI1SCKPPS_SPI1SCKPPS_POSN               equ 0000h
SPI1SCKPPS_SPI1SCKPPS_POSITION           equ 0000h
SPI1SCKPPS_SPI1SCKPPS_SIZE               equ 0005h
SPI1SCKPPS_SPI1SCKPPS_LENGTH             equ 0005h
SPI1SCKPPS_SPI1SCKPPS_MASK               equ 001Fh
SPI1SCKPPS_SPI1SCKPPS0_POSN              equ 0000h
SPI1SCKPPS_SPI1SCKPPS0_POSITION          equ 0000h
SPI1SCKPPS_SPI1SCKPPS0_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS0_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS0_MASK              equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_POSN              equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_POSITION          equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS1_MASK              equ 0002h
SPI1SCKPPS_SPI1SCKPPS2_POSN              equ 0002h
SPI1SCKPPS_SPI1SCKPPS2_POSITION          equ 0002h
SPI1SCKPPS_SPI1SCKPPS2_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS2_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS2_MASK              equ 0004h
SPI1SCKPPS_SPI1SCKPPS3_POSN              equ 0003h
SPI1SCKPPS_SPI1SCKPPS3_POSITION          equ 0003h
SPI1SCKPPS_SPI1SCKPPS3_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS3_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS3_MASK              equ 0008h
SPI1SCKPPS_SPI1SCKPPS4_POSN              equ 0004h
SPI1SCKPPS_SPI1SCKPPS4_POSITION          equ 0004h
SPI1SCKPPS_SPI1SCKPPS4_SIZE              equ 0001h
SPI1SCKPPS_SPI1SCKPPS4_LENGTH            equ 0001h
SPI1SCKPPS_SPI1SCKPPS4_MASK              equ 0010h

// Register: SPI1SDIPPS
#define SPI1SDIPPS SPI1SDIPPS
SPI1SDIPPS                               equ 026Bh
// bitfield definitions
SPI1SDIPPS_PIN_POSN                      equ 0000h
SPI1SDIPPS_PIN_POSITION                  equ 0000h
SPI1SDIPPS_PIN_SIZE                      equ 0003h
SPI1SDIPPS_PIN_LENGTH                    equ 0003h
SPI1SDIPPS_PIN_MASK                      equ 0007h
SPI1SDIPPS_PORT_POSN                     equ 0003h
SPI1SDIPPS_PORT_POSITION                 equ 0003h
SPI1SDIPPS_PORT_SIZE                     equ 0002h
SPI1SDIPPS_PORT_LENGTH                   equ 0002h
SPI1SDIPPS_PORT_MASK                     equ 0018h
SPI1SDIPPS_SPI1SDIPPS_POSN               equ 0000h
SPI1SDIPPS_SPI1SDIPPS_POSITION           equ 0000h
SPI1SDIPPS_SPI1SDIPPS_SIZE               equ 0005h
SPI1SDIPPS_SPI1SDIPPS_LENGTH             equ 0005h
SPI1SDIPPS_SPI1SDIPPS_MASK               equ 001Fh
SPI1SDIPPS_SPI1SDIPPS0_POSN              equ 0000h
SPI1SDIPPS_SPI1SDIPPS0_POSITION          equ 0000h
SPI1SDIPPS_SPI1SDIPPS0_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS0_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS0_MASK              equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_POSN              equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_POSITION          equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS1_MASK              equ 0002h
SPI1SDIPPS_SPI1SDIPPS2_POSN              equ 0002h
SPI1SDIPPS_SPI1SDIPPS2_POSITION          equ 0002h
SPI1SDIPPS_SPI1SDIPPS2_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS2_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS2_MASK              equ 0004h
SPI1SDIPPS_SPI1SDIPPS3_POSN              equ 0003h
SPI1SDIPPS_SPI1SDIPPS3_POSITION          equ 0003h
SPI1SDIPPS_SPI1SDIPPS3_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS3_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS3_MASK              equ 0008h
SPI1SDIPPS_SPI1SDIPPS4_POSN              equ 0004h
SPI1SDIPPS_SPI1SDIPPS4_POSITION          equ 0004h
SPI1SDIPPS_SPI1SDIPPS4_SIZE              equ 0001h
SPI1SDIPPS_SPI1SDIPPS4_LENGTH            equ 0001h
SPI1SDIPPS_SPI1SDIPPS4_MASK              equ 0010h

// Register: SPI1SSPPS
#define SPI1SSPPS SPI1SSPPS
SPI1SSPPS                                equ 026Ch
// bitfield definitions
SPI1SSPPS_PIN_POSN                       equ 0000h
SPI1SSPPS_PIN_POSITION                   equ 0000h
SPI1SSPPS_PIN_SIZE                       equ 0003h
SPI1SSPPS_PIN_LENGTH                     equ 0003h
SPI1SSPPS_PIN_MASK                       equ 0007h
SPI1SSPPS_PORT_POSN                      equ 0003h
SPI1SSPPS_PORT_POSITION                  equ 0003h
SPI1SSPPS_PORT_SIZE                      equ 0002h
SPI1SSPPS_PORT_LENGTH                    equ 0002h
SPI1SSPPS_PORT_MASK                      equ 0018h
SPI1SSPPS_SPI1SSPPS_POSN                 equ 0000h
SPI1SSPPS_SPI1SSPPS_POSITION             equ 0000h
SPI1SSPPS_SPI1SSPPS_SIZE                 equ 0005h
SPI1SSPPS_SPI1SSPPS_LENGTH               equ 0005h
SPI1SSPPS_SPI1SSPPS_MASK                 equ 001Fh
SPI1SSPPS_SPI1SSPPS0_POSN                equ 0000h
SPI1SSPPS_SPI1SSPPS0_POSITION            equ 0000h
SPI1SSPPS_SPI1SSPPS0_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS0_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS0_MASK                equ 0001h
SPI1SSPPS_SPI1SSPPS1_POSN                equ 0001h
SPI1SSPPS_SPI1SSPPS1_POSITION            equ 0001h
SPI1SSPPS_SPI1SSPPS1_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS1_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS1_MASK                equ 0002h
SPI1SSPPS_SPI1SSPPS2_POSN                equ 0002h
SPI1SSPPS_SPI1SSPPS2_POSITION            equ 0002h
SPI1SSPPS_SPI1SSPPS2_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS2_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS2_MASK                equ 0004h
SPI1SSPPS_SPI1SSPPS3_POSN                equ 0003h
SPI1SSPPS_SPI1SSPPS3_POSITION            equ 0003h
SPI1SSPPS_SPI1SSPPS3_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS3_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS3_MASK                equ 0008h
SPI1SSPPS_SPI1SSPPS4_POSN                equ 0004h
SPI1SSPPS_SPI1SSPPS4_POSITION            equ 0004h
SPI1SSPPS_SPI1SSPPS4_SIZE                equ 0001h
SPI1SSPPS_SPI1SSPPS4_LENGTH              equ 0001h
SPI1SSPPS_SPI1SSPPS4_MASK                equ 0010h

// Register: SPI2SCKPPS
#define SPI2SCKPPS SPI2SCKPPS
SPI2SCKPPS                               equ 026Dh
// bitfield definitions
SPI2SCKPPS_PIN_POSN                      equ 0000h
SPI2SCKPPS_PIN_POSITION                  equ 0000h
SPI2SCKPPS_PIN_SIZE                      equ 0003h
SPI2SCKPPS_PIN_LENGTH                    equ 0003h
SPI2SCKPPS_PIN_MASK                      equ 0007h
SPI2SCKPPS_PORT_POSN                     equ 0003h
SPI2SCKPPS_PORT_POSITION                 equ 0003h
SPI2SCKPPS_PORT_SIZE                     equ 0002h
SPI2SCKPPS_PORT_LENGTH                   equ 0002h
SPI2SCKPPS_PORT_MASK                     equ 0018h
SPI2SCKPPS_SPI2SCKPPS_POSN               equ 0000h
SPI2SCKPPS_SPI2SCKPPS_POSITION           equ 0000h
SPI2SCKPPS_SPI2SCKPPS_SIZE               equ 0005h
SPI2SCKPPS_SPI2SCKPPS_LENGTH             equ 0005h
SPI2SCKPPS_SPI2SCKPPS_MASK               equ 001Fh
SPI2SCKPPS_SPI2SCKPPS0_POSN              equ 0000h
SPI2SCKPPS_SPI2SCKPPS0_POSITION          equ 0000h
SPI2SCKPPS_SPI2SCKPPS0_SIZE              equ 0001h
SPI2SCKPPS_SPI2SCKPPS0_LENGTH            equ 0001h
SPI2SCKPPS_SPI2SCKPPS0_MASK              equ 0001h
SPI2SCKPPS_SPI2SCKPPS1_POSN              equ 0001h
SPI2SCKPPS_SPI2SCKPPS1_POSITION          equ 0001h
SPI2SCKPPS_SPI2SCKPPS1_SIZE              equ 0001h
SPI2SCKPPS_SPI2SCKPPS1_LENGTH            equ 0001h
SPI2SCKPPS_SPI2SCKPPS1_MASK              equ 0002h
SPI2SCKPPS_SPI2SCKPPS2_POSN              equ 0002h
SPI2SCKPPS_SPI2SCKPPS2_POSITION          equ 0002h
SPI2SCKPPS_SPI2SCKPPS2_SIZE              equ 0001h
SPI2SCKPPS_SPI2SCKPPS2_LENGTH            equ 0001h
SPI2SCKPPS_SPI2SCKPPS2_MASK              equ 0004h
SPI2SCKPPS_SPI2SCKPPS3_POSN              equ 0003h
SPI2SCKPPS_SPI2SCKPPS3_POSITION          equ 0003h
SPI2SCKPPS_SPI2SCKPPS3_SIZE              equ 0001h
SPI2SCKPPS_SPI2SCKPPS3_LENGTH            equ 0001h
SPI2SCKPPS_SPI2SCKPPS3_MASK              equ 0008h
SPI2SCKPPS_SPI2SCKPPS4_POSN              equ 0004h
SPI2SCKPPS_SPI2SCKPPS4_POSITION          equ 0004h
SPI2SCKPPS_SPI2SCKPPS4_SIZE              equ 0001h
SPI2SCKPPS_SPI2SCKPPS4_LENGTH            equ 0001h
SPI2SCKPPS_SPI2SCKPPS4_MASK              equ 0010h

// Register: SPI2SDIPPS
#define SPI2SDIPPS SPI2SDIPPS
SPI2SDIPPS                               equ 026Eh
// bitfield definitions
SPI2SDIPPS_PIN_POSN                      equ 0000h
SPI2SDIPPS_PIN_POSITION                  equ 0000h
SPI2SDIPPS_PIN_SIZE                      equ 0003h
SPI2SDIPPS_PIN_LENGTH                    equ 0003h
SPI2SDIPPS_PIN_MASK                      equ 0007h
SPI2SDIPPS_PORT_POSN                     equ 0003h
SPI2SDIPPS_PORT_POSITION                 equ 0003h
SPI2SDIPPS_PORT_SIZE                     equ 0002h
SPI2SDIPPS_PORT_LENGTH                   equ 0002h
SPI2SDIPPS_PORT_MASK                     equ 0018h
SPI2SDIPPS_SPI2SDIPPS_POSN               equ 0000h
SPI2SDIPPS_SPI2SDIPPS_POSITION           equ 0000h
SPI2SDIPPS_SPI2SDIPPS_SIZE               equ 0005h
SPI2SDIPPS_SPI2SDIPPS_LENGTH             equ 0005h
SPI2SDIPPS_SPI2SDIPPS_MASK               equ 001Fh
SPI2SDIPPS_SPI2SDIPPS0_POSN              equ 0000h
SPI2SDIPPS_SPI2SDIPPS0_POSITION          equ 0000h
SPI2SDIPPS_SPI2SDIPPS0_SIZE              equ 0001h
SPI2SDIPPS_SPI2SDIPPS0_LENGTH            equ 0001h
SPI2SDIPPS_SPI2SDIPPS0_MASK              equ 0001h
SPI2SDIPPS_SPI2SDIPPS1_POSN              equ 0001h
SPI2SDIPPS_SPI2SDIPPS1_POSITION          equ 0001h
SPI2SDIPPS_SPI2SDIPPS1_SIZE              equ 0001h
SPI2SDIPPS_SPI2SDIPPS1_LENGTH            equ 0001h
SPI2SDIPPS_SPI2SDIPPS1_MASK              equ 0002h
SPI2SDIPPS_SPI2SDIPPS2_POSN              equ 0002h
SPI2SDIPPS_SPI2SDIPPS2_POSITION          equ 0002h
SPI2SDIPPS_SPI2SDIPPS2_SIZE              equ 0001h
SPI2SDIPPS_SPI2SDIPPS2_LENGTH            equ 0001h
SPI2SDIPPS_SPI2SDIPPS2_MASK              equ 0004h
SPI2SDIPPS_SPI2SDIPPS3_POSN              equ 0003h
SPI2SDIPPS_SPI2SDIPPS3_POSITION          equ 0003h
SPI2SDIPPS_SPI2SDIPPS3_SIZE              equ 0001h
SPI2SDIPPS_SPI2SDIPPS3_LENGTH            equ 0001h
SPI2SDIPPS_SPI2SDIPPS3_MASK              equ 0008h
SPI2SDIPPS_SPI2SDIPPS4_POSN              equ 0004h
SPI2SDIPPS_SPI2SDIPPS4_POSITION          equ 0004h
SPI2SDIPPS_SPI2SDIPPS4_SIZE              equ 0001h
SPI2SDIPPS_SPI2SDIPPS4_LENGTH            equ 0001h
SPI2SDIPPS_SPI2SDIPPS4_MASK              equ 0010h

// Register: SPI2SSPPS
#define SPI2SSPPS SPI2SSPPS
SPI2SSPPS                                equ 026Fh
// bitfield definitions
SPI2SSPPS_PIN_POSN                       equ 0000h
SPI2SSPPS_PIN_POSITION                   equ 0000h
SPI2SSPPS_PIN_SIZE                       equ 0003h
SPI2SSPPS_PIN_LENGTH                     equ 0003h
SPI2SSPPS_PIN_MASK                       equ 0007h
SPI2SSPPS_PORT_POSN                      equ 0003h
SPI2SSPPS_PORT_POSITION                  equ 0003h
SPI2SSPPS_PORT_SIZE                      equ 0002h
SPI2SSPPS_PORT_LENGTH                    equ 0002h
SPI2SSPPS_PORT_MASK                      equ 0018h
SPI2SSPPS_SPI2SSPPS_POSN                 equ 0000h
SPI2SSPPS_SPI2SSPPS_POSITION             equ 0000h
SPI2SSPPS_SPI2SSPPS_SIZE                 equ 0005h
SPI2SSPPS_SPI2SSPPS_LENGTH               equ 0005h
SPI2SSPPS_SPI2SSPPS_MASK                 equ 001Fh
SPI2SSPPS_SPI2SSPPS0_POSN                equ 0000h
SPI2SSPPS_SPI2SSPPS0_POSITION            equ 0000h
SPI2SSPPS_SPI2SSPPS0_SIZE                equ 0001h
SPI2SSPPS_SPI2SSPPS0_LENGTH              equ 0001h
SPI2SSPPS_SPI2SSPPS0_MASK                equ 0001h
SPI2SSPPS_SPI2SSPPS1_POSN                equ 0001h
SPI2SSPPS_SPI2SSPPS1_POSITION            equ 0001h
SPI2SSPPS_SPI2SSPPS1_SIZE                equ 0001h
SPI2SSPPS_SPI2SSPPS1_LENGTH              equ 0001h
SPI2SSPPS_SPI2SSPPS1_MASK                equ 0002h
SPI2SSPPS_SPI2SSPPS2_POSN                equ 0002h
SPI2SSPPS_SPI2SSPPS2_POSITION            equ 0002h
SPI2SSPPS_SPI2SSPPS2_SIZE                equ 0001h
SPI2SSPPS_SPI2SSPPS2_LENGTH              equ 0001h
SPI2SSPPS_SPI2SSPPS2_MASK                equ 0004h
SPI2SSPPS_SPI2SSPPS3_POSN                equ 0003h
SPI2SSPPS_SPI2SSPPS3_POSITION            equ 0003h
SPI2SSPPS_SPI2SSPPS3_SIZE                equ 0001h
SPI2SSPPS_SPI2SSPPS3_LENGTH              equ 0001h
SPI2SSPPS_SPI2SSPPS3_MASK                equ 0008h
SPI2SSPPS_SPI2SSPPS4_POSN                equ 0004h
SPI2SSPPS_SPI2SSPPS4_POSITION            equ 0004h
SPI2SSPPS_SPI2SSPPS4_SIZE                equ 0001h
SPI2SSPPS_SPI2SSPPS4_LENGTH              equ 0001h
SPI2SSPPS_SPI2SSPPS4_MASK                equ 0010h

// Register: I2C1SDAPPS
#define I2C1SDAPPS I2C1SDAPPS
I2C1SDAPPS                               equ 0270h
// bitfield definitions
I2C1SDAPPS_PIN_POSN                      equ 0000h
I2C1SDAPPS_PIN_POSITION                  equ 0000h
I2C1SDAPPS_PIN_SIZE                      equ 0003h
I2C1SDAPPS_PIN_LENGTH                    equ 0003h
I2C1SDAPPS_PIN_MASK                      equ 0007h
I2C1SDAPPS_PORT_POSN                     equ 0003h
I2C1SDAPPS_PORT_POSITION                 equ 0003h
I2C1SDAPPS_PORT_SIZE                     equ 0002h
I2C1SDAPPS_PORT_LENGTH                   equ 0002h
I2C1SDAPPS_PORT_MASK                     equ 0018h
I2C1SDAPPS_I2C1SDAPPS_POSN               equ 0000h
I2C1SDAPPS_I2C1SDAPPS_POSITION           equ 0000h
I2C1SDAPPS_I2C1SDAPPS_SIZE               equ 0005h
I2C1SDAPPS_I2C1SDAPPS_LENGTH             equ 0005h
I2C1SDAPPS_I2C1SDAPPS_MASK               equ 001Fh
I2C1SDAPPS_I2C1SDAPPS0_POSN              equ 0000h
I2C1SDAPPS_I2C1SDAPPS0_POSITION          equ 0000h
I2C1SDAPPS_I2C1SDAPPS0_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS0_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS0_MASK              equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_POSN              equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_POSITION          equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS1_MASK              equ 0002h
I2C1SDAPPS_I2C1SDAPPS2_POSN              equ 0002h
I2C1SDAPPS_I2C1SDAPPS2_POSITION          equ 0002h
I2C1SDAPPS_I2C1SDAPPS2_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS2_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS2_MASK              equ 0004h
I2C1SDAPPS_I2C1SDAPPS3_POSN              equ 0003h
I2C1SDAPPS_I2C1SDAPPS3_POSITION          equ 0003h
I2C1SDAPPS_I2C1SDAPPS3_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS3_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS3_MASK              equ 0008h
I2C1SDAPPS_I2C1SDAPPS4_POSN              equ 0004h
I2C1SDAPPS_I2C1SDAPPS4_POSITION          equ 0004h
I2C1SDAPPS_I2C1SDAPPS4_SIZE              equ 0001h
I2C1SDAPPS_I2C1SDAPPS4_LENGTH            equ 0001h
I2C1SDAPPS_I2C1SDAPPS4_MASK              equ 0010h

// Register: I2C1SCLPPS
#define I2C1SCLPPS I2C1SCLPPS
I2C1SCLPPS                               equ 0271h
// bitfield definitions
I2C1SCLPPS_PIN_POSN                      equ 0000h
I2C1SCLPPS_PIN_POSITION                  equ 0000h
I2C1SCLPPS_PIN_SIZE                      equ 0003h
I2C1SCLPPS_PIN_LENGTH                    equ 0003h
I2C1SCLPPS_PIN_MASK                      equ 0007h
I2C1SCLPPS_PORT_POSN                     equ 0003h
I2C1SCLPPS_PORT_POSITION                 equ 0003h
I2C1SCLPPS_PORT_SIZE                     equ 0002h
I2C1SCLPPS_PORT_LENGTH                   equ 0002h
I2C1SCLPPS_PORT_MASK                     equ 0018h
I2C1SCLPPS_I2C1SCLPPS_POSN               equ 0000h
I2C1SCLPPS_I2C1SCLPPS_POSITION           equ 0000h
I2C1SCLPPS_I2C1SCLPPS_SIZE               equ 0005h
I2C1SCLPPS_I2C1SCLPPS_LENGTH             equ 0005h
I2C1SCLPPS_I2C1SCLPPS_MASK               equ 001Fh
I2C1SCLPPS_I2C1SCLPPS0_POSN              equ 0000h
I2C1SCLPPS_I2C1SCLPPS0_POSITION          equ 0000h
I2C1SCLPPS_I2C1SCLPPS0_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS0_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS0_MASK              equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_POSN              equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_POSITION          equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS1_MASK              equ 0002h
I2C1SCLPPS_I2C1SCLPPS2_POSN              equ 0002h
I2C1SCLPPS_I2C1SCLPPS2_POSITION          equ 0002h
I2C1SCLPPS_I2C1SCLPPS2_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS2_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS2_MASK              equ 0004h
I2C1SCLPPS_I2C1SCLPPS3_POSN              equ 0003h
I2C1SCLPPS_I2C1SCLPPS3_POSITION          equ 0003h
I2C1SCLPPS_I2C1SCLPPS3_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS3_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS3_MASK              equ 0008h
I2C1SCLPPS_I2C1SCLPPS4_POSN              equ 0004h
I2C1SCLPPS_I2C1SCLPPS4_POSITION          equ 0004h
I2C1SCLPPS_I2C1SCLPPS4_SIZE              equ 0001h
I2C1SCLPPS_I2C1SCLPPS4_LENGTH            equ 0001h
I2C1SCLPPS_I2C1SCLPPS4_MASK              equ 0010h

// Register: U1RXPPS
#define U1RXPPS U1RXPPS
U1RXPPS                                  equ 0272h
// bitfield definitions
U1RXPPS_PIN_POSN                         equ 0000h
U1RXPPS_PIN_POSITION                     equ 0000h
U1RXPPS_PIN_SIZE                         equ 0003h
U1RXPPS_PIN_LENGTH                       equ 0003h
U1RXPPS_PIN_MASK                         equ 0007h
U1RXPPS_PORT_POSN                        equ 0003h
U1RXPPS_PORT_POSITION                    equ 0003h
U1RXPPS_PORT_SIZE                        equ 0003h
U1RXPPS_PORT_LENGTH                      equ 0003h
U1RXPPS_PORT_MASK                        equ 0038h
U1RXPPS_U1RXPPS_POSN                     equ 0000h
U1RXPPS_U1RXPPS_POSITION                 equ 0000h
U1RXPPS_U1RXPPS_SIZE                     equ 0006h
U1RXPPS_U1RXPPS_LENGTH                   equ 0006h
U1RXPPS_U1RXPPS_MASK                     equ 003Fh
U1RXPPS_U1RXPPS0_POSN                    equ 0000h
U1RXPPS_U1RXPPS0_POSITION                equ 0000h
U1RXPPS_U1RXPPS0_SIZE                    equ 0001h
U1RXPPS_U1RXPPS0_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS0_MASK                    equ 0001h
U1RXPPS_U1RXPPS1_POSN                    equ 0001h
U1RXPPS_U1RXPPS1_POSITION                equ 0001h
U1RXPPS_U1RXPPS1_SIZE                    equ 0001h
U1RXPPS_U1RXPPS1_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS1_MASK                    equ 0002h
U1RXPPS_U1RXPPS2_POSN                    equ 0002h
U1RXPPS_U1RXPPS2_POSITION                equ 0002h
U1RXPPS_U1RXPPS2_SIZE                    equ 0001h
U1RXPPS_U1RXPPS2_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS2_MASK                    equ 0004h
U1RXPPS_U1RXPPS3_POSN                    equ 0003h
U1RXPPS_U1RXPPS3_POSITION                equ 0003h
U1RXPPS_U1RXPPS3_SIZE                    equ 0001h
U1RXPPS_U1RXPPS3_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS3_MASK                    equ 0008h
U1RXPPS_U1RXPPS4_POSN                    equ 0004h
U1RXPPS_U1RXPPS4_POSITION                equ 0004h
U1RXPPS_U1RXPPS4_SIZE                    equ 0001h
U1RXPPS_U1RXPPS4_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS4_MASK                    equ 0010h
U1RXPPS_U1RXPPS5_POSN                    equ 0005h
U1RXPPS_U1RXPPS5_POSITION                equ 0005h
U1RXPPS_U1RXPPS5_SIZE                    equ 0001h
U1RXPPS_U1RXPPS5_LENGTH                  equ 0001h
U1RXPPS_U1RXPPS5_MASK                    equ 0020h

// Register: U1CTSPPS
#define U1CTSPPS U1CTSPPS
U1CTSPPS                                 equ 0273h
// bitfield definitions
U1CTSPPS_PIN_POSN                        equ 0000h
U1CTSPPS_PIN_POSITION                    equ 0000h
U1CTSPPS_PIN_SIZE                        equ 0003h
U1CTSPPS_PIN_LENGTH                      equ 0003h
U1CTSPPS_PIN_MASK                        equ 0007h
U1CTSPPS_PORT_POSN                       equ 0003h
U1CTSPPS_PORT_POSITION                   equ 0003h
U1CTSPPS_PORT_SIZE                       equ 0003h
U1CTSPPS_PORT_LENGTH                     equ 0003h
U1CTSPPS_PORT_MASK                       equ 0038h
U1CTSPPS_U1CTSPPS_POSN                   equ 0000h
U1CTSPPS_U1CTSPPS_POSITION               equ 0000h
U1CTSPPS_U1CTSPPS_SIZE                   equ 0006h
U1CTSPPS_U1CTSPPS_LENGTH                 equ 0006h
U1CTSPPS_U1CTSPPS_MASK                   equ 003Fh
U1CTSPPS_U1CTSPPS0_POSN                  equ 0000h
U1CTSPPS_U1CTSPPS0_POSITION              equ 0000h
U1CTSPPS_U1CTSPPS0_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS0_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS0_MASK                  equ 0001h
U1CTSPPS_U1CTSPPS1_POSN                  equ 0001h
U1CTSPPS_U1CTSPPS1_POSITION              equ 0001h
U1CTSPPS_U1CTSPPS1_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS1_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS1_MASK                  equ 0002h
U1CTSPPS_U1CTSPPS2_POSN                  equ 0002h
U1CTSPPS_U1CTSPPS2_POSITION              equ 0002h
U1CTSPPS_U1CTSPPS2_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS2_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS2_MASK                  equ 0004h
U1CTSPPS_U1CTSPPS3_POSN                  equ 0003h
U1CTSPPS_U1CTSPPS3_POSITION              equ 0003h
U1CTSPPS_U1CTSPPS3_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS3_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS3_MASK                  equ 0008h
U1CTSPPS_U1CTSPPS4_POSN                  equ 0004h
U1CTSPPS_U1CTSPPS4_POSITION              equ 0004h
U1CTSPPS_U1CTSPPS4_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS4_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS4_MASK                  equ 0010h
U1CTSPPS_U1CTSPPS5_POSN                  equ 0005h
U1CTSPPS_U1CTSPPS5_POSITION              equ 0005h
U1CTSPPS_U1CTSPPS5_SIZE                  equ 0001h
U1CTSPPS_U1CTSPPS5_LENGTH                equ 0001h
U1CTSPPS_U1CTSPPS5_MASK                  equ 0020h

// Register: U2RXPPS
#define U2RXPPS U2RXPPS
U2RXPPS                                  equ 0274h
// bitfield definitions
U2RXPPS_PIN_POSN                         equ 0000h
U2RXPPS_PIN_POSITION                     equ 0000h
U2RXPPS_PIN_SIZE                         equ 0003h
U2RXPPS_PIN_LENGTH                       equ 0003h
U2RXPPS_PIN_MASK                         equ 0007h
U2RXPPS_PORT_POSN                        equ 0003h
U2RXPPS_PORT_POSITION                    equ 0003h
U2RXPPS_PORT_SIZE                        equ 0002h
U2RXPPS_PORT_LENGTH                      equ 0002h
U2RXPPS_PORT_MASK                        equ 0018h
U2RXPPS_U2RXPPS_POSN                     equ 0000h
U2RXPPS_U2RXPPS_POSITION                 equ 0000h
U2RXPPS_U2RXPPS_SIZE                     equ 0005h
U2RXPPS_U2RXPPS_LENGTH                   equ 0005h
U2RXPPS_U2RXPPS_MASK                     equ 001Fh
U2RXPPS_U2RXPPS0_POSN                    equ 0000h
U2RXPPS_U2RXPPS0_POSITION                equ 0000h
U2RXPPS_U2RXPPS0_SIZE                    equ 0001h
U2RXPPS_U2RXPPS0_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS0_MASK                    equ 0001h
U2RXPPS_U2RXPPS1_POSN                    equ 0001h
U2RXPPS_U2RXPPS1_POSITION                equ 0001h
U2RXPPS_U2RXPPS1_SIZE                    equ 0001h
U2RXPPS_U2RXPPS1_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS1_MASK                    equ 0002h
U2RXPPS_U2RXPPS2_POSN                    equ 0002h
U2RXPPS_U2RXPPS2_POSITION                equ 0002h
U2RXPPS_U2RXPPS2_SIZE                    equ 0001h
U2RXPPS_U2RXPPS2_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS2_MASK                    equ 0004h
U2RXPPS_U2RXPPS3_POSN                    equ 0003h
U2RXPPS_U2RXPPS3_POSITION                equ 0003h
U2RXPPS_U2RXPPS3_SIZE                    equ 0001h
U2RXPPS_U2RXPPS3_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS3_MASK                    equ 0008h
U2RXPPS_U2RXPPS4_POSN                    equ 0004h
U2RXPPS_U2RXPPS4_POSITION                equ 0004h
U2RXPPS_U2RXPPS4_SIZE                    equ 0001h
U2RXPPS_U2RXPPS4_LENGTH                  equ 0001h
U2RXPPS_U2RXPPS4_MASK                    equ 0010h

// Register: U2CTSPPS
#define U2CTSPPS U2CTSPPS
U2CTSPPS                                 equ 0275h
// bitfield definitions
U2CTSPPS_PIN_POSN                        equ 0000h
U2CTSPPS_PIN_POSITION                    equ 0000h
U2CTSPPS_PIN_SIZE                        equ 0003h
U2CTSPPS_PIN_LENGTH                      equ 0003h
U2CTSPPS_PIN_MASK                        equ 0007h
U2CTSPPS_PORT_POSN                       equ 0003h
U2CTSPPS_PORT_POSITION                   equ 0003h
U2CTSPPS_PORT_SIZE                       equ 0002h
U2CTSPPS_PORT_LENGTH                     equ 0002h
U2CTSPPS_PORT_MASK                       equ 0018h
U2CTSPPS_U2CTSPPS_POSN                   equ 0000h
U2CTSPPS_U2CTSPPS_POSITION               equ 0000h
U2CTSPPS_U2CTSPPS_SIZE                   equ 0005h
U2CTSPPS_U2CTSPPS_LENGTH                 equ 0005h
U2CTSPPS_U2CTSPPS_MASK                   equ 001Fh
U2CTSPPS_U2CTSPPS0_POSN                  equ 0000h
U2CTSPPS_U2CTSPPS0_POSITION              equ 0000h
U2CTSPPS_U2CTSPPS0_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS0_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS0_MASK                  equ 0001h
U2CTSPPS_U2CTSPPS1_POSN                  equ 0001h
U2CTSPPS_U2CTSPPS1_POSITION              equ 0001h
U2CTSPPS_U2CTSPPS1_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS1_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS1_MASK                  equ 0002h
U2CTSPPS_U2CTSPPS2_POSN                  equ 0002h
U2CTSPPS_U2CTSPPS2_POSITION              equ 0002h
U2CTSPPS_U2CTSPPS2_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS2_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS2_MASK                  equ 0004h
U2CTSPPS_U2CTSPPS3_POSN                  equ 0003h
U2CTSPPS_U2CTSPPS3_POSITION              equ 0003h
U2CTSPPS_U2CTSPPS3_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS3_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS3_MASK                  equ 0008h
U2CTSPPS_U2CTSPPS4_POSN                  equ 0004h
U2CTSPPS_U2CTSPPS4_POSITION              equ 0004h
U2CTSPPS_U2CTSPPS4_SIZE                  equ 0001h
U2CTSPPS_U2CTSPPS4_LENGTH                equ 0001h
U2CTSPPS_U2CTSPPS4_MASK                  equ 0010h

// Register: U3RXPPS
#define U3RXPPS U3RXPPS
U3RXPPS                                  equ 0276h
// bitfield definitions
U3RXPPS_PIN_POSN                         equ 0000h
U3RXPPS_PIN_POSITION                     equ 0000h
U3RXPPS_PIN_SIZE                         equ 0003h
U3RXPPS_PIN_LENGTH                       equ 0003h
U3RXPPS_PIN_MASK                         equ 0007h
U3RXPPS_PORT_POSN                        equ 0003h
U3RXPPS_PORT_POSITION                    equ 0003h
U3RXPPS_PORT_SIZE                        equ 0003h
U3RXPPS_PORT_LENGTH                      equ 0003h
U3RXPPS_PORT_MASK                        equ 0038h
U3RXPPS_U3RXPPS_POSN                     equ 0000h
U3RXPPS_U3RXPPS_POSITION                 equ 0000h
U3RXPPS_U3RXPPS_SIZE                     equ 0006h
U3RXPPS_U3RXPPS_LENGTH                   equ 0006h
U3RXPPS_U3RXPPS_MASK                     equ 003Fh
U3RXPPS_U3RXPPS0_POSN                    equ 0000h
U3RXPPS_U3RXPPS0_POSITION                equ 0000h
U3RXPPS_U3RXPPS0_SIZE                    equ 0001h
U3RXPPS_U3RXPPS0_LENGTH                  equ 0001h
U3RXPPS_U3RXPPS0_MASK                    equ 0001h
U3RXPPS_U3RXPPS1_POSN                    equ 0001h
U3RXPPS_U3RXPPS1_POSITION                equ 0001h
U3RXPPS_U3RXPPS1_SIZE                    equ 0001h
U3RXPPS_U3RXPPS1_LENGTH                  equ 0001h
U3RXPPS_U3RXPPS1_MASK                    equ 0002h
U3RXPPS_U3RXPPS2_POSN                    equ 0002h
U3RXPPS_U3RXPPS2_POSITION                equ 0002h
U3RXPPS_U3RXPPS2_SIZE                    equ 0001h
U3RXPPS_U3RXPPS2_LENGTH                  equ 0001h
U3RXPPS_U3RXPPS2_MASK                    equ 0004h
U3RXPPS_U3RXPPS3_POSN                    equ 0003h
U3RXPPS_U3RXPPS3_POSITION                equ 0003h
U3RXPPS_U3RXPPS3_SIZE                    equ 0001h
U3RXPPS_U3RXPPS3_LENGTH                  equ 0001h
U3RXPPS_U3RXPPS3_MASK                    equ 0008h
U3RXPPS_U3RXPPS4_POSN                    equ 0004h
U3RXPPS_U3RXPPS4_POSITION                equ 0004h
U3RXPPS_U3RXPPS4_SIZE                    equ 0001h
U3RXPPS_U3RXPPS4_LENGTH                  equ 0001h
U3RXPPS_U3RXPPS4_MASK                    equ 0010h
U3RXPPS_U3RXPPS5_POSN                    equ 0005h
U3RXPPS_U3RXPPS5_POSITION                equ 0005h
U3RXPPS_U3RXPPS5_SIZE                    equ 0001h
U3RXPPS_U3RXPPS5_LENGTH                  equ 0001h
U3RXPPS_U3RXPPS5_MASK                    equ 0020h

// Register: U3CTSPPS
#define U3CTSPPS U3CTSPPS
U3CTSPPS                                 equ 0277h
// bitfield definitions
U3CTSPPS_PIN_POSN                        equ 0000h
U3CTSPPS_PIN_POSITION                    equ 0000h
U3CTSPPS_PIN_SIZE                        equ 0003h
U3CTSPPS_PIN_LENGTH                      equ 0003h
U3CTSPPS_PIN_MASK                        equ 0007h
U3CTSPPS_PORT_POSN                       equ 0003h
U3CTSPPS_PORT_POSITION                   equ 0003h
U3CTSPPS_PORT_SIZE                       equ 0003h
U3CTSPPS_PORT_LENGTH                     equ 0003h
U3CTSPPS_PORT_MASK                       equ 0038h
U3CTSPPS_U3CTSPPS_POSN                   equ 0000h
U3CTSPPS_U3CTSPPS_POSITION               equ 0000h
U3CTSPPS_U3CTSPPS_SIZE                   equ 0006h
U3CTSPPS_U3CTSPPS_LENGTH                 equ 0006h
U3CTSPPS_U3CTSPPS_MASK                   equ 003Fh
U3CTSPPS_U3CTSPPS0_POSN                  equ 0000h
U3CTSPPS_U3CTSPPS0_POSITION              equ 0000h
U3CTSPPS_U3CTSPPS0_SIZE                  equ 0001h
U3CTSPPS_U3CTSPPS0_LENGTH                equ 0001h
U3CTSPPS_U3CTSPPS0_MASK                  equ 0001h
U3CTSPPS_U3CTSPPS1_POSN                  equ 0001h
U3CTSPPS_U3CTSPPS1_POSITION              equ 0001h
U3CTSPPS_U3CTSPPS1_SIZE                  equ 0001h
U3CTSPPS_U3CTSPPS1_LENGTH                equ 0001h
U3CTSPPS_U3CTSPPS1_MASK                  equ 0002h
U3CTSPPS_U3CTSPPS2_POSN                  equ 0002h
U3CTSPPS_U3CTSPPS2_POSITION              equ 0002h
U3CTSPPS_U3CTSPPS2_SIZE                  equ 0001h
U3CTSPPS_U3CTSPPS2_LENGTH                equ 0001h
U3CTSPPS_U3CTSPPS2_MASK                  equ 0004h
U3CTSPPS_U3CTSPPS3_POSN                  equ 0003h
U3CTSPPS_U3CTSPPS3_POSITION              equ 0003h
U3CTSPPS_U3CTSPPS3_SIZE                  equ 0001h
U3CTSPPS_U3CTSPPS3_LENGTH                equ 0001h
U3CTSPPS_U3CTSPPS3_MASK                  equ 0008h
U3CTSPPS_U3CTSPPS4_POSN                  equ 0004h
U3CTSPPS_U3CTSPPS4_POSITION              equ 0004h
U3CTSPPS_U3CTSPPS4_SIZE                  equ 0001h
U3CTSPPS_U3CTSPPS4_LENGTH                equ 0001h
U3CTSPPS_U3CTSPPS4_MASK                  equ 0010h
U3CTSPPS_U3CTSPPS5_POSN                  equ 0005h
U3CTSPPS_U3CTSPPS5_POSITION              equ 0005h
U3CTSPPS_U3CTSPPS5_SIZE                  equ 0001h
U3CTSPPS_U3CTSPPS5_LENGTH                equ 0001h
U3CTSPPS_U3CTSPPS5_MASK                  equ 0020h

// Register: U4RXPPS
#define U4RXPPS U4RXPPS
U4RXPPS                                  equ 0278h
// bitfield definitions
U4RXPPS_PIN_POSN                         equ 0000h
U4RXPPS_PIN_POSITION                     equ 0000h
U4RXPPS_PIN_SIZE                         equ 0003h
U4RXPPS_PIN_LENGTH                       equ 0003h
U4RXPPS_PIN_MASK                         equ 0007h
U4RXPPS_PORT_POSN                        equ 0003h
U4RXPPS_PORT_POSITION                    equ 0003h
U4RXPPS_PORT_SIZE                        equ 0002h
U4RXPPS_PORT_LENGTH                      equ 0002h
U4RXPPS_PORT_MASK                        equ 0018h
U4RXPPS_U4RXPPS_POSN                     equ 0000h
U4RXPPS_U4RXPPS_POSITION                 equ 0000h
U4RXPPS_U4RXPPS_SIZE                     equ 0005h
U4RXPPS_U4RXPPS_LENGTH                   equ 0005h
U4RXPPS_U4RXPPS_MASK                     equ 001Fh
U4RXPPS_U4RXPPS0_POSN                    equ 0000h
U4RXPPS_U4RXPPS0_POSITION                equ 0000h
U4RXPPS_U4RXPPS0_SIZE                    equ 0001h
U4RXPPS_U4RXPPS0_LENGTH                  equ 0001h
U4RXPPS_U4RXPPS0_MASK                    equ 0001h
U4RXPPS_U4RXPPS1_POSN                    equ 0001h
U4RXPPS_U4RXPPS1_POSITION                equ 0001h
U4RXPPS_U4RXPPS1_SIZE                    equ 0001h
U4RXPPS_U4RXPPS1_LENGTH                  equ 0001h
U4RXPPS_U4RXPPS1_MASK                    equ 0002h
U4RXPPS_U4RXPPS2_POSN                    equ 0002h
U4RXPPS_U4RXPPS2_POSITION                equ 0002h
U4RXPPS_U4RXPPS2_SIZE                    equ 0001h
U4RXPPS_U4RXPPS2_LENGTH                  equ 0001h
U4RXPPS_U4RXPPS2_MASK                    equ 0004h
U4RXPPS_U4RXPPS3_POSN                    equ 0003h
U4RXPPS_U4RXPPS3_POSITION                equ 0003h
U4RXPPS_U4RXPPS3_SIZE                    equ 0001h
U4RXPPS_U4RXPPS3_LENGTH                  equ 0001h
U4RXPPS_U4RXPPS3_MASK                    equ 0008h
U4RXPPS_U4RXPPS4_POSN                    equ 0004h
U4RXPPS_U4RXPPS4_POSITION                equ 0004h
U4RXPPS_U4RXPPS4_SIZE                    equ 0001h
U4RXPPS_U4RXPPS4_LENGTH                  equ 0001h
U4RXPPS_U4RXPPS4_MASK                    equ 0010h

// Register: U4CTSPPS
#define U4CTSPPS U4CTSPPS
U4CTSPPS                                 equ 0279h
// bitfield definitions
U4CTSPPS_PIN_POSN                        equ 0000h
U4CTSPPS_PIN_POSITION                    equ 0000h
U4CTSPPS_PIN_SIZE                        equ 0003h
U4CTSPPS_PIN_LENGTH                      equ 0003h
U4CTSPPS_PIN_MASK                        equ 0007h
U4CTSPPS_PORT_POSN                       equ 0003h
U4CTSPPS_PORT_POSITION                   equ 0003h
U4CTSPPS_PORT_SIZE                       equ 0002h
U4CTSPPS_PORT_LENGTH                     equ 0002h
U4CTSPPS_PORT_MASK                       equ 0018h
U4CTSPPS_U4CTSPPS_POSN                   equ 0000h
U4CTSPPS_U4CTSPPS_POSITION               equ 0000h
U4CTSPPS_U4CTSPPS_SIZE                   equ 0005h
U4CTSPPS_U4CTSPPS_LENGTH                 equ 0005h
U4CTSPPS_U4CTSPPS_MASK                   equ 001Fh
U4CTSPPS_U4CTSPPS0_POSN                  equ 0000h
U4CTSPPS_U4CTSPPS0_POSITION              equ 0000h
U4CTSPPS_U4CTSPPS0_SIZE                  equ 0001h
U4CTSPPS_U4CTSPPS0_LENGTH                equ 0001h
U4CTSPPS_U4CTSPPS0_MASK                  equ 0001h
U4CTSPPS_U4CTSPPS1_POSN                  equ 0001h
U4CTSPPS_U4CTSPPS1_POSITION              equ 0001h
U4CTSPPS_U4CTSPPS1_SIZE                  equ 0001h
U4CTSPPS_U4CTSPPS1_LENGTH                equ 0001h
U4CTSPPS_U4CTSPPS1_MASK                  equ 0002h
U4CTSPPS_U4CTSPPS2_POSN                  equ 0002h
U4CTSPPS_U4CTSPPS2_POSITION              equ 0002h
U4CTSPPS_U4CTSPPS2_SIZE                  equ 0001h
U4CTSPPS_U4CTSPPS2_LENGTH                equ 0001h
U4CTSPPS_U4CTSPPS2_MASK                  equ 0004h
U4CTSPPS_U4CTSPPS3_POSN                  equ 0003h
U4CTSPPS_U4CTSPPS3_POSITION              equ 0003h
U4CTSPPS_U4CTSPPS3_SIZE                  equ 0001h
U4CTSPPS_U4CTSPPS3_LENGTH                equ 0001h
U4CTSPPS_U4CTSPPS3_MASK                  equ 0008h
U4CTSPPS_U4CTSPPS4_POSN                  equ 0004h
U4CTSPPS_U4CTSPPS4_POSITION              equ 0004h
U4CTSPPS_U4CTSPPS4_SIZE                  equ 0001h
U4CTSPPS_U4CTSPPS4_LENGTH                equ 0001h
U4CTSPPS_U4CTSPPS4_MASK                  equ 0010h

// Register: U5RXPPS
#define U5RXPPS U5RXPPS
U5RXPPS                                  equ 027Ah
// bitfield definitions
U5RXPPS_PIN_POSN                         equ 0000h
U5RXPPS_PIN_POSITION                     equ 0000h
U5RXPPS_PIN_SIZE                         equ 0003h
U5RXPPS_PIN_LENGTH                       equ 0003h
U5RXPPS_PIN_MASK                         equ 0007h
U5RXPPS_PORT_POSN                        equ 0003h
U5RXPPS_PORT_POSITION                    equ 0003h
U5RXPPS_PORT_SIZE                        equ 0003h
U5RXPPS_PORT_LENGTH                      equ 0003h
U5RXPPS_PORT_MASK                        equ 0038h
U5RXPPS_U5RXPPS_POSN                     equ 0000h
U5RXPPS_U5RXPPS_POSITION                 equ 0000h
U5RXPPS_U5RXPPS_SIZE                     equ 0006h
U5RXPPS_U5RXPPS_LENGTH                   equ 0006h
U5RXPPS_U5RXPPS_MASK                     equ 003Fh
U5RXPPS_U5RXPPS0_POSN                    equ 0000h
U5RXPPS_U5RXPPS0_POSITION                equ 0000h
U5RXPPS_U5RXPPS0_SIZE                    equ 0001h
U5RXPPS_U5RXPPS0_LENGTH                  equ 0001h
U5RXPPS_U5RXPPS0_MASK                    equ 0001h
U5RXPPS_U5RXPPS1_POSN                    equ 0001h
U5RXPPS_U5RXPPS1_POSITION                equ 0001h
U5RXPPS_U5RXPPS1_SIZE                    equ 0001h
U5RXPPS_U5RXPPS1_LENGTH                  equ 0001h
U5RXPPS_U5RXPPS1_MASK                    equ 0002h
U5RXPPS_U5RXPPS2_POSN                    equ 0002h
U5RXPPS_U5RXPPS2_POSITION                equ 0002h
U5RXPPS_U5RXPPS2_SIZE                    equ 0001h
U5RXPPS_U5RXPPS2_LENGTH                  equ 0001h
U5RXPPS_U5RXPPS2_MASK                    equ 0004h
U5RXPPS_U5RXPPS3_POSN                    equ 0003h
U5RXPPS_U5RXPPS3_POSITION                equ 0003h
U5RXPPS_U5RXPPS3_SIZE                    equ 0001h
U5RXPPS_U5RXPPS3_LENGTH                  equ 0001h
U5RXPPS_U5RXPPS3_MASK                    equ 0008h
U5RXPPS_U5RXPPS4_POSN                    equ 0004h
U5RXPPS_U5RXPPS4_POSITION                equ 0004h
U5RXPPS_U5RXPPS4_SIZE                    equ 0001h
U5RXPPS_U5RXPPS4_LENGTH                  equ 0001h
U5RXPPS_U5RXPPS4_MASK                    equ 0010h
U5RXPPS_U5RXPPS5_POSN                    equ 0005h
U5RXPPS_U5RXPPS5_POSITION                equ 0005h
U5RXPPS_U5RXPPS5_SIZE                    equ 0001h
U5RXPPS_U5RXPPS5_LENGTH                  equ 0001h
U5RXPPS_U5RXPPS5_MASK                    equ 0020h

// Register: U5CTSPPS
#define U5CTSPPS U5CTSPPS
U5CTSPPS                                 equ 027Bh
// bitfield definitions
U5CTSPPS_PIN_POSN                        equ 0000h
U5CTSPPS_PIN_POSITION                    equ 0000h
U5CTSPPS_PIN_SIZE                        equ 0003h
U5CTSPPS_PIN_LENGTH                      equ 0003h
U5CTSPPS_PIN_MASK                        equ 0007h
U5CTSPPS_PORT_POSN                       equ 0003h
U5CTSPPS_PORT_POSITION                   equ 0003h
U5CTSPPS_PORT_SIZE                       equ 0003h
U5CTSPPS_PORT_LENGTH                     equ 0003h
U5CTSPPS_PORT_MASK                       equ 0038h
U5CTSPPS_U5CTSPPS_POSN                   equ 0000h
U5CTSPPS_U5CTSPPS_POSITION               equ 0000h
U5CTSPPS_U5CTSPPS_SIZE                   equ 0006h
U5CTSPPS_U5CTSPPS_LENGTH                 equ 0006h
U5CTSPPS_U5CTSPPS_MASK                   equ 003Fh
U5CTSPPS_U5CTSPPS0_POSN                  equ 0000h
U5CTSPPS_U5CTSPPS0_POSITION              equ 0000h
U5CTSPPS_U5CTSPPS0_SIZE                  equ 0001h
U5CTSPPS_U5CTSPPS0_LENGTH                equ 0001h
U5CTSPPS_U5CTSPPS0_MASK                  equ 0001h
U5CTSPPS_U5CTSPPS1_POSN                  equ 0001h
U5CTSPPS_U5CTSPPS1_POSITION              equ 0001h
U5CTSPPS_U5CTSPPS1_SIZE                  equ 0001h
U5CTSPPS_U5CTSPPS1_LENGTH                equ 0001h
U5CTSPPS_U5CTSPPS1_MASK                  equ 0002h
U5CTSPPS_U5CTSPPS2_POSN                  equ 0002h
U5CTSPPS_U5CTSPPS2_POSITION              equ 0002h
U5CTSPPS_U5CTSPPS2_SIZE                  equ 0001h
U5CTSPPS_U5CTSPPS2_LENGTH                equ 0001h
U5CTSPPS_U5CTSPPS2_MASK                  equ 0004h
U5CTSPPS_U5CTSPPS3_POSN                  equ 0003h
U5CTSPPS_U5CTSPPS3_POSITION              equ 0003h
U5CTSPPS_U5CTSPPS3_SIZE                  equ 0001h
U5CTSPPS_U5CTSPPS3_LENGTH                equ 0001h
U5CTSPPS_U5CTSPPS3_MASK                  equ 0008h
U5CTSPPS_U5CTSPPS4_POSN                  equ 0004h
U5CTSPPS_U5CTSPPS4_POSITION              equ 0004h
U5CTSPPS_U5CTSPPS4_SIZE                  equ 0001h
U5CTSPPS_U5CTSPPS4_LENGTH                equ 0001h
U5CTSPPS_U5CTSPPS4_MASK                  equ 0010h
U5CTSPPS_U5CTSPPS5_POSN                  equ 0005h
U5CTSPPS_U5CTSPPS5_POSITION              equ 0005h
U5CTSPPS_U5CTSPPS5_SIZE                  equ 0001h
U5CTSPPS_U5CTSPPS5_LENGTH                equ 0001h
U5CTSPPS_U5CTSPPS5_MASK                  equ 0020h

// Register: RC4I2C
#define RC4I2C RC4I2C
RC4I2C                                   equ 0286h
// bitfield definitions
RC4I2C_TH_POSN                           equ 0000h
RC4I2C_TH_POSITION                       equ 0000h
RC4I2C_TH_SIZE                           equ 0002h
RC4I2C_TH_LENGTH                         equ 0002h
RC4I2C_TH_MASK                           equ 0003h
RC4I2C_PU_POSN                           equ 0004h
RC4I2C_PU_POSITION                       equ 0004h
RC4I2C_PU_SIZE                           equ 0002h
RC4I2C_PU_LENGTH                         equ 0002h
RC4I2C_PU_MASK                           equ 0030h
RC4I2C_SLEW_POSN                         equ 0006h
RC4I2C_SLEW_POSITION                     equ 0006h
RC4I2C_SLEW_SIZE                         equ 0002h
RC4I2C_SLEW_LENGTH                       equ 0002h
RC4I2C_SLEW_MASK                         equ 00C0h
RC4I2C_TH0_POSN                          equ 0000h
RC4I2C_TH0_POSITION                      equ 0000h
RC4I2C_TH0_SIZE                          equ 0001h
RC4I2C_TH0_LENGTH                        equ 0001h
RC4I2C_TH0_MASK                          equ 0001h
RC4I2C_TH1_POSN                          equ 0001h
RC4I2C_TH1_POSITION                      equ 0001h
RC4I2C_TH1_SIZE                          equ 0001h
RC4I2C_TH1_LENGTH                        equ 0001h
RC4I2C_TH1_MASK                          equ 0002h
RC4I2C_PU0_POSN                          equ 0004h
RC4I2C_PU0_POSITION                      equ 0004h
RC4I2C_PU0_SIZE                          equ 0001h
RC4I2C_PU0_LENGTH                        equ 0001h
RC4I2C_PU0_MASK                          equ 0010h
RC4I2C_PU1_POSN                          equ 0005h
RC4I2C_PU1_POSITION                      equ 0005h
RC4I2C_PU1_SIZE                          equ 0001h
RC4I2C_PU1_LENGTH                        equ 0001h
RC4I2C_PU1_MASK                          equ 0020h
RC4I2C_SLEW0_POSN                        equ 0006h
RC4I2C_SLEW0_POSITION                    equ 0006h
RC4I2C_SLEW0_SIZE                        equ 0001h
RC4I2C_SLEW0_LENGTH                      equ 0001h
RC4I2C_SLEW0_MASK                        equ 0040h
RC4I2C_SLEW1_POSN                        equ 0007h
RC4I2C_SLEW1_POSITION                    equ 0007h
RC4I2C_SLEW1_SIZE                        equ 0001h
RC4I2C_SLEW1_LENGTH                      equ 0001h
RC4I2C_SLEW1_MASK                        equ 0080h
RC4I2C_I2CTH_POSN                        equ 0000h
RC4I2C_I2CTH_POSITION                    equ 0000h
RC4I2C_I2CTH_SIZE                        equ 0002h
RC4I2C_I2CTH_LENGTH                      equ 0002h
RC4I2C_I2CTH_MASK                        equ 0003h
RC4I2C_I2CPU_POSN                        equ 0004h
RC4I2C_I2CPU_POSITION                    equ 0004h
RC4I2C_I2CPU_SIZE                        equ 0002h
RC4I2C_I2CPU_LENGTH                      equ 0002h
RC4I2C_I2CPU_MASK                        equ 0030h
RC4I2C_I2CSLEW_POSN                      equ 0006h
RC4I2C_I2CSLEW_POSITION                  equ 0006h
RC4I2C_I2CSLEW_SIZE                      equ 0002h
RC4I2C_I2CSLEW_LENGTH                    equ 0002h
RC4I2C_I2CSLEW_MASK                      equ 00C0h
RC4I2C_I2CTH0_POSN                       equ 0000h
RC4I2C_I2CTH0_POSITION                   equ 0000h
RC4I2C_I2CTH0_SIZE                       equ 0001h
RC4I2C_I2CTH0_LENGTH                     equ 0001h
RC4I2C_I2CTH0_MASK                       equ 0001h
RC4I2C_I2CTH1_POSN                       equ 0001h
RC4I2C_I2CTH1_POSITION                   equ 0001h
RC4I2C_I2CTH1_SIZE                       equ 0001h
RC4I2C_I2CTH1_LENGTH                     equ 0001h
RC4I2C_I2CTH1_MASK                       equ 0002h
RC4I2C_I2CPU0_POSN                       equ 0004h
RC4I2C_I2CPU0_POSITION                   equ 0004h
RC4I2C_I2CPU0_SIZE                       equ 0001h
RC4I2C_I2CPU0_LENGTH                     equ 0001h
RC4I2C_I2CPU0_MASK                       equ 0010h
RC4I2C_I2CPU1_POSN                       equ 0005h
RC4I2C_I2CPU1_POSITION                   equ 0005h
RC4I2C_I2CPU1_SIZE                       equ 0001h
RC4I2C_I2CPU1_LENGTH                     equ 0001h
RC4I2C_I2CPU1_MASK                       equ 0020h
RC4I2C_I2CSLEW0_POSN                     equ 0006h
RC4I2C_I2CSLEW0_POSITION                 equ 0006h
RC4I2C_I2CSLEW0_SIZE                     equ 0001h
RC4I2C_I2CSLEW0_LENGTH                   equ 0001h
RC4I2C_I2CSLEW0_MASK                     equ 0040h
RC4I2C_I2CSLEW1_POSN                     equ 0007h
RC4I2C_I2CSLEW1_POSITION                 equ 0007h
RC4I2C_I2CSLEW1_SIZE                     equ 0001h
RC4I2C_I2CSLEW1_LENGTH                   equ 0001h
RC4I2C_I2CSLEW1_MASK                     equ 0080h

// Register: RC3I2C
#define RC3I2C RC3I2C
RC3I2C                                   equ 0287h
// bitfield definitions
RC3I2C_TH_POSN                           equ 0000h
RC3I2C_TH_POSITION                       equ 0000h
RC3I2C_TH_SIZE                           equ 0002h
RC3I2C_TH_LENGTH                         equ 0002h
RC3I2C_TH_MASK                           equ 0003h
RC3I2C_PU_POSN                           equ 0004h
RC3I2C_PU_POSITION                       equ 0004h
RC3I2C_PU_SIZE                           equ 0002h
RC3I2C_PU_LENGTH                         equ 0002h
RC3I2C_PU_MASK                           equ 0030h
RC3I2C_SLEW_POSN                         equ 0006h
RC3I2C_SLEW_POSITION                     equ 0006h
RC3I2C_SLEW_SIZE                         equ 0002h
RC3I2C_SLEW_LENGTH                       equ 0002h
RC3I2C_SLEW_MASK                         equ 00C0h
RC3I2C_TH0_POSN                          equ 0000h
RC3I2C_TH0_POSITION                      equ 0000h
RC3I2C_TH0_SIZE                          equ 0001h
RC3I2C_TH0_LENGTH                        equ 0001h
RC3I2C_TH0_MASK                          equ 0001h
RC3I2C_TH1_POSN                          equ 0001h
RC3I2C_TH1_POSITION                      equ 0001h
RC3I2C_TH1_SIZE                          equ 0001h
RC3I2C_TH1_LENGTH                        equ 0001h
RC3I2C_TH1_MASK                          equ 0002h
RC3I2C_PU0_POSN                          equ 0004h
RC3I2C_PU0_POSITION                      equ 0004h
RC3I2C_PU0_SIZE                          equ 0001h
RC3I2C_PU0_LENGTH                        equ 0001h
RC3I2C_PU0_MASK                          equ 0010h
RC3I2C_PU1_POSN                          equ 0005h
RC3I2C_PU1_POSITION                      equ 0005h
RC3I2C_PU1_SIZE                          equ 0001h
RC3I2C_PU1_LENGTH                        equ 0001h
RC3I2C_PU1_MASK                          equ 0020h
RC3I2C_SLEW0_POSN                        equ 0006h
RC3I2C_SLEW0_POSITION                    equ 0006h
RC3I2C_SLEW0_SIZE                        equ 0001h
RC3I2C_SLEW0_LENGTH                      equ 0001h
RC3I2C_SLEW0_MASK                        equ 0040h
RC3I2C_SLEW1_POSN                        equ 0007h
RC3I2C_SLEW1_POSITION                    equ 0007h
RC3I2C_SLEW1_SIZE                        equ 0001h
RC3I2C_SLEW1_LENGTH                      equ 0001h
RC3I2C_SLEW1_MASK                        equ 0080h
RC3I2C_I2CTH_POSN                        equ 0000h
RC3I2C_I2CTH_POSITION                    equ 0000h
RC3I2C_I2CTH_SIZE                        equ 0002h
RC3I2C_I2CTH_LENGTH                      equ 0002h
RC3I2C_I2CTH_MASK                        equ 0003h
RC3I2C_I2CPU_POSN                        equ 0004h
RC3I2C_I2CPU_POSITION                    equ 0004h
RC3I2C_I2CPU_SIZE                        equ 0002h
RC3I2C_I2CPU_LENGTH                      equ 0002h
RC3I2C_I2CPU_MASK                        equ 0030h
RC3I2C_I2CSLEW_POSN                      equ 0006h
RC3I2C_I2CSLEW_POSITION                  equ 0006h
RC3I2C_I2CSLEW_SIZE                      equ 0002h
RC3I2C_I2CSLEW_LENGTH                    equ 0002h
RC3I2C_I2CSLEW_MASK                      equ 00C0h
RC3I2C_I2CTH0_POSN                       equ 0000h
RC3I2C_I2CTH0_POSITION                   equ 0000h
RC3I2C_I2CTH0_SIZE                       equ 0001h
RC3I2C_I2CTH0_LENGTH                     equ 0001h
RC3I2C_I2CTH0_MASK                       equ 0001h
RC3I2C_I2CTH1_POSN                       equ 0001h
RC3I2C_I2CTH1_POSITION                   equ 0001h
RC3I2C_I2CTH1_SIZE                       equ 0001h
RC3I2C_I2CTH1_LENGTH                     equ 0001h
RC3I2C_I2CTH1_MASK                       equ 0002h
RC3I2C_I2CPU0_POSN                       equ 0004h
RC3I2C_I2CPU0_POSITION                   equ 0004h
RC3I2C_I2CPU0_SIZE                       equ 0001h
RC3I2C_I2CPU0_LENGTH                     equ 0001h
RC3I2C_I2CPU0_MASK                       equ 0010h
RC3I2C_I2CPU1_POSN                       equ 0005h
RC3I2C_I2CPU1_POSITION                   equ 0005h
RC3I2C_I2CPU1_SIZE                       equ 0001h
RC3I2C_I2CPU1_LENGTH                     equ 0001h
RC3I2C_I2CPU1_MASK                       equ 0020h
RC3I2C_I2CSLEW0_POSN                     equ 0006h
RC3I2C_I2CSLEW0_POSITION                 equ 0006h
RC3I2C_I2CSLEW0_SIZE                     equ 0001h
RC3I2C_I2CSLEW0_LENGTH                   equ 0001h
RC3I2C_I2CSLEW0_MASK                     equ 0040h
RC3I2C_I2CSLEW1_POSN                     equ 0007h
RC3I2C_I2CSLEW1_POSITION                 equ 0007h
RC3I2C_I2CSLEW1_SIZE                     equ 0001h
RC3I2C_I2CSLEW1_LENGTH                   equ 0001h
RC3I2C_I2CSLEW1_MASK                     equ 0080h

// Register: RB2I2C
#define RB2I2C RB2I2C
RB2I2C                                   equ 0288h
// bitfield definitions
RB2I2C_TH_POSN                           equ 0000h
RB2I2C_TH_POSITION                       equ 0000h
RB2I2C_TH_SIZE                           equ 0002h
RB2I2C_TH_LENGTH                         equ 0002h
RB2I2C_TH_MASK                           equ 0003h
RB2I2C_PU_POSN                           equ 0004h
RB2I2C_PU_POSITION                       equ 0004h
RB2I2C_PU_SIZE                           equ 0002h
RB2I2C_PU_LENGTH                         equ 0002h
RB2I2C_PU_MASK                           equ 0030h
RB2I2C_SLEW_POSN                         equ 0006h
RB2I2C_SLEW_POSITION                     equ 0006h
RB2I2C_SLEW_SIZE                         equ 0002h
RB2I2C_SLEW_LENGTH                       equ 0002h
RB2I2C_SLEW_MASK                         equ 00C0h
RB2I2C_TH0_POSN                          equ 0000h
RB2I2C_TH0_POSITION                      equ 0000h
RB2I2C_TH0_SIZE                          equ 0001h
RB2I2C_TH0_LENGTH                        equ 0001h
RB2I2C_TH0_MASK                          equ 0001h
RB2I2C_TH1_POSN                          equ 0001h
RB2I2C_TH1_POSITION                      equ 0001h
RB2I2C_TH1_SIZE                          equ 0001h
RB2I2C_TH1_LENGTH                        equ 0001h
RB2I2C_TH1_MASK                          equ 0002h
RB2I2C_PU0_POSN                          equ 0004h
RB2I2C_PU0_POSITION                      equ 0004h
RB2I2C_PU0_SIZE                          equ 0001h
RB2I2C_PU0_LENGTH                        equ 0001h
RB2I2C_PU0_MASK                          equ 0010h
RB2I2C_PU1_POSN                          equ 0005h
RB2I2C_PU1_POSITION                      equ 0005h
RB2I2C_PU1_SIZE                          equ 0001h
RB2I2C_PU1_LENGTH                        equ 0001h
RB2I2C_PU1_MASK                          equ 0020h
RB2I2C_SLEW0_POSN                        equ 0006h
RB2I2C_SLEW0_POSITION                    equ 0006h
RB2I2C_SLEW0_SIZE                        equ 0001h
RB2I2C_SLEW0_LENGTH                      equ 0001h
RB2I2C_SLEW0_MASK                        equ 0040h
RB2I2C_SLEW1_POSN                        equ 0007h
RB2I2C_SLEW1_POSITION                    equ 0007h
RB2I2C_SLEW1_SIZE                        equ 0001h
RB2I2C_SLEW1_LENGTH                      equ 0001h
RB2I2C_SLEW1_MASK                        equ 0080h
RB2I2C_I2CTH_POSN                        equ 0000h
RB2I2C_I2CTH_POSITION                    equ 0000h
RB2I2C_I2CTH_SIZE                        equ 0002h
RB2I2C_I2CTH_LENGTH                      equ 0002h
RB2I2C_I2CTH_MASK                        equ 0003h
RB2I2C_I2CPU_POSN                        equ 0004h
RB2I2C_I2CPU_POSITION                    equ 0004h
RB2I2C_I2CPU_SIZE                        equ 0002h
RB2I2C_I2CPU_LENGTH                      equ 0002h
RB2I2C_I2CPU_MASK                        equ 0030h
RB2I2C_I2CSLEW_POSN                      equ 0006h
RB2I2C_I2CSLEW_POSITION                  equ 0006h
RB2I2C_I2CSLEW_SIZE                      equ 0002h
RB2I2C_I2CSLEW_LENGTH                    equ 0002h
RB2I2C_I2CSLEW_MASK                      equ 00C0h
RB2I2C_I2CTH0_POSN                       equ 0000h
RB2I2C_I2CTH0_POSITION                   equ 0000h
RB2I2C_I2CTH0_SIZE                       equ 0001h
RB2I2C_I2CTH0_LENGTH                     equ 0001h
RB2I2C_I2CTH0_MASK                       equ 0001h
RB2I2C_I2CTH1_POSN                       equ 0001h
RB2I2C_I2CTH1_POSITION                   equ 0001h
RB2I2C_I2CTH1_SIZE                       equ 0001h
RB2I2C_I2CTH1_LENGTH                     equ 0001h
RB2I2C_I2CTH1_MASK                       equ 0002h
RB2I2C_I2CPU0_POSN                       equ 0004h
RB2I2C_I2CPU0_POSITION                   equ 0004h
RB2I2C_I2CPU0_SIZE                       equ 0001h
RB2I2C_I2CPU0_LENGTH                     equ 0001h
RB2I2C_I2CPU0_MASK                       equ 0010h
RB2I2C_I2CPU1_POSN                       equ 0005h
RB2I2C_I2CPU1_POSITION                   equ 0005h
RB2I2C_I2CPU1_SIZE                       equ 0001h
RB2I2C_I2CPU1_LENGTH                     equ 0001h
RB2I2C_I2CPU1_MASK                       equ 0020h
RB2I2C_I2CSLEW0_POSN                     equ 0006h
RB2I2C_I2CSLEW0_POSITION                 equ 0006h
RB2I2C_I2CSLEW0_SIZE                     equ 0001h
RB2I2C_I2CSLEW0_LENGTH                   equ 0001h
RB2I2C_I2CSLEW0_MASK                     equ 0040h
RB2I2C_I2CSLEW1_POSN                     equ 0007h
RB2I2C_I2CSLEW1_POSITION                 equ 0007h
RB2I2C_I2CSLEW1_SIZE                     equ 0001h
RB2I2C_I2CSLEW1_LENGTH                   equ 0001h
RB2I2C_I2CSLEW1_MASK                     equ 0080h

// Register: RB1I2C
#define RB1I2C RB1I2C
RB1I2C                                   equ 0289h
// bitfield definitions
RB1I2C_TH_POSN                           equ 0000h
RB1I2C_TH_POSITION                       equ 0000h
RB1I2C_TH_SIZE                           equ 0002h
RB1I2C_TH_LENGTH                         equ 0002h
RB1I2C_TH_MASK                           equ 0003h
RB1I2C_PU_POSN                           equ 0004h
RB1I2C_PU_POSITION                       equ 0004h
RB1I2C_PU_SIZE                           equ 0002h
RB1I2C_PU_LENGTH                         equ 0002h
RB1I2C_PU_MASK                           equ 0030h
RB1I2C_SLEW_POSN                         equ 0006h
RB1I2C_SLEW_POSITION                     equ 0006h
RB1I2C_SLEW_SIZE                         equ 0002h
RB1I2C_SLEW_LENGTH                       equ 0002h
RB1I2C_SLEW_MASK                         equ 00C0h
RB1I2C_TH0_POSN                          equ 0000h
RB1I2C_TH0_POSITION                      equ 0000h
RB1I2C_TH0_SIZE                          equ 0001h
RB1I2C_TH0_LENGTH                        equ 0001h
RB1I2C_TH0_MASK                          equ 0001h
RB1I2C_TH1_POSN                          equ 0001h
RB1I2C_TH1_POSITION                      equ 0001h
RB1I2C_TH1_SIZE                          equ 0001h
RB1I2C_TH1_LENGTH                        equ 0001h
RB1I2C_TH1_MASK                          equ 0002h
RB1I2C_PU0_POSN                          equ 0004h
RB1I2C_PU0_POSITION                      equ 0004h
RB1I2C_PU0_SIZE                          equ 0001h
RB1I2C_PU0_LENGTH                        equ 0001h
RB1I2C_PU0_MASK                          equ 0010h
RB1I2C_PU1_POSN                          equ 0005h
RB1I2C_PU1_POSITION                      equ 0005h
RB1I2C_PU1_SIZE                          equ 0001h
RB1I2C_PU1_LENGTH                        equ 0001h
RB1I2C_PU1_MASK                          equ 0020h
RB1I2C_SLEW0_POSN                        equ 0006h
RB1I2C_SLEW0_POSITION                    equ 0006h
RB1I2C_SLEW0_SIZE                        equ 0001h
RB1I2C_SLEW0_LENGTH                      equ 0001h
RB1I2C_SLEW0_MASK                        equ 0040h
RB1I2C_SLEW1_POSN                        equ 0007h
RB1I2C_SLEW1_POSITION                    equ 0007h
RB1I2C_SLEW1_SIZE                        equ 0001h
RB1I2C_SLEW1_LENGTH                      equ 0001h
RB1I2C_SLEW1_MASK                        equ 0080h
RB1I2C_I2CTH_POSN                        equ 0000h
RB1I2C_I2CTH_POSITION                    equ 0000h
RB1I2C_I2CTH_SIZE                        equ 0002h
RB1I2C_I2CTH_LENGTH                      equ 0002h
RB1I2C_I2CTH_MASK                        equ 0003h
RB1I2C_I2CPU_POSN                        equ 0004h
RB1I2C_I2CPU_POSITION                    equ 0004h
RB1I2C_I2CPU_SIZE                        equ 0002h
RB1I2C_I2CPU_LENGTH                      equ 0002h
RB1I2C_I2CPU_MASK                        equ 0030h
RB1I2C_I2CSLEW_POSN                      equ 0006h
RB1I2C_I2CSLEW_POSITION                  equ 0006h
RB1I2C_I2CSLEW_SIZE                      equ 0002h
RB1I2C_I2CSLEW_LENGTH                    equ 0002h
RB1I2C_I2CSLEW_MASK                      equ 00C0h
RB1I2C_I2CTH0_POSN                       equ 0000h
RB1I2C_I2CTH0_POSITION                   equ 0000h
RB1I2C_I2CTH0_SIZE                       equ 0001h
RB1I2C_I2CTH0_LENGTH                     equ 0001h
RB1I2C_I2CTH0_MASK                       equ 0001h
RB1I2C_I2CTH1_POSN                       equ 0001h
RB1I2C_I2CTH1_POSITION                   equ 0001h
RB1I2C_I2CTH1_SIZE                       equ 0001h
RB1I2C_I2CTH1_LENGTH                     equ 0001h
RB1I2C_I2CTH1_MASK                       equ 0002h
RB1I2C_I2CPU0_POSN                       equ 0004h
RB1I2C_I2CPU0_POSITION                   equ 0004h
RB1I2C_I2CPU0_SIZE                       equ 0001h
RB1I2C_I2CPU0_LENGTH                     equ 0001h
RB1I2C_I2CPU0_MASK                       equ 0010h
RB1I2C_I2CPU1_POSN                       equ 0005h
RB1I2C_I2CPU1_POSITION                   equ 0005h
RB1I2C_I2CPU1_SIZE                       equ 0001h
RB1I2C_I2CPU1_LENGTH                     equ 0001h
RB1I2C_I2CPU1_MASK                       equ 0020h
RB1I2C_I2CSLEW0_POSN                     equ 0006h
RB1I2C_I2CSLEW0_POSITION                 equ 0006h
RB1I2C_I2CSLEW0_SIZE                     equ 0001h
RB1I2C_I2CSLEW0_LENGTH                   equ 0001h
RB1I2C_I2CSLEW0_MASK                     equ 0040h
RB1I2C_I2CSLEW1_POSN                     equ 0007h
RB1I2C_I2CSLEW1_POSITION                 equ 0007h
RB1I2C_I2CSLEW1_SIZE                     equ 0001h
RB1I2C_I2CSLEW1_LENGTH                   equ 0001h
RB1I2C_I2CSLEW1_MASK                     equ 0080h

// Register: I2C1RXB
#define I2C1RXB I2C1RXB
I2C1RXB                                  equ 028Bh
// bitfield definitions
I2C1RXB_RXB_POSN                         equ 0000h
I2C1RXB_RXB_POSITION                     equ 0000h
I2C1RXB_RXB_SIZE                         equ 0008h
I2C1RXB_RXB_LENGTH                       equ 0008h
I2C1RXB_RXB_MASK                         equ 00FFh

// Register: I2C1TXB
#define I2C1TXB I2C1TXB
I2C1TXB                                  equ 028Ch
// bitfield definitions
I2C1TXB_TXB_POSN                         equ 0000h
I2C1TXB_TXB_POSITION                     equ 0000h
I2C1TXB_TXB_SIZE                         equ 0008h
I2C1TXB_TXB_LENGTH                       equ 0008h
I2C1TXB_TXB_MASK                         equ 00FFh

// Register: I2C1CNT
#define I2C1CNT I2C1CNT
I2C1CNT                                  equ 028Dh
// bitfield definitions
I2C1CNT_CNT_POSN                         equ 0000h
I2C1CNT_CNT_POSITION                     equ 0000h
I2C1CNT_CNT_SIZE                         equ 0008h
I2C1CNT_CNT_LENGTH                       equ 0008h
I2C1CNT_CNT_MASK                         equ 00FFh
I2C1CNT_CNT0_POSN                        equ 0000h
I2C1CNT_CNT0_POSITION                    equ 0000h
I2C1CNT_CNT0_SIZE                        equ 0001h
I2C1CNT_CNT0_LENGTH                      equ 0001h
I2C1CNT_CNT0_MASK                        equ 0001h
I2C1CNT_CNT1_POSN                        equ 0001h
I2C1CNT_CNT1_POSITION                    equ 0001h
I2C1CNT_CNT1_SIZE                        equ 0001h
I2C1CNT_CNT1_LENGTH                      equ 0001h
I2C1CNT_CNT1_MASK                        equ 0002h
I2C1CNT_CNT2_POSN                        equ 0002h
I2C1CNT_CNT2_POSITION                    equ 0002h
I2C1CNT_CNT2_SIZE                        equ 0001h
I2C1CNT_CNT2_LENGTH                      equ 0001h
I2C1CNT_CNT2_MASK                        equ 0004h
I2C1CNT_CNT3_POSN                        equ 0003h
I2C1CNT_CNT3_POSITION                    equ 0003h
I2C1CNT_CNT3_SIZE                        equ 0001h
I2C1CNT_CNT3_LENGTH                      equ 0001h
I2C1CNT_CNT3_MASK                        equ 0008h
I2C1CNT_CNT4_POSN                        equ 0004h
I2C1CNT_CNT4_POSITION                    equ 0004h
I2C1CNT_CNT4_SIZE                        equ 0001h
I2C1CNT_CNT4_LENGTH                      equ 0001h
I2C1CNT_CNT4_MASK                        equ 0010h
I2C1CNT_CNT5_POSN                        equ 0005h
I2C1CNT_CNT5_POSITION                    equ 0005h
I2C1CNT_CNT5_SIZE                        equ 0001h
I2C1CNT_CNT5_LENGTH                      equ 0001h
I2C1CNT_CNT5_MASK                        equ 0020h
I2C1CNT_CNT6_POSN                        equ 0006h
I2C1CNT_CNT6_POSITION                    equ 0006h
I2C1CNT_CNT6_SIZE                        equ 0001h
I2C1CNT_CNT6_LENGTH                      equ 0001h
I2C1CNT_CNT6_MASK                        equ 0040h
I2C1CNT_CNT7_POSN                        equ 0007h
I2C1CNT_CNT7_POSITION                    equ 0007h
I2C1CNT_CNT7_SIZE                        equ 0001h
I2C1CNT_CNT7_LENGTH                      equ 0001h
I2C1CNT_CNT7_MASK                        equ 0080h

// Register: I2C1ADB0
#define I2C1ADB0 I2C1ADB0
I2C1ADB0                                 equ 028Eh
// bitfield definitions
I2C1ADB0_ADB_POSN                        equ 0000h
I2C1ADB0_ADB_POSITION                    equ 0000h
I2C1ADB0_ADB_SIZE                        equ 0008h
I2C1ADB0_ADB_LENGTH                      equ 0008h
I2C1ADB0_ADB_MASK                        equ 00FFh

// Register: I2C1ADB1
#define I2C1ADB1 I2C1ADB1
I2C1ADB1                                 equ 028Fh
// bitfield definitions
I2C1ADB1_ADB_POSN                        equ 0000h
I2C1ADB1_ADB_POSITION                    equ 0000h
I2C1ADB1_ADB_SIZE                        equ 0008h
I2C1ADB1_ADB_LENGTH                      equ 0008h
I2C1ADB1_ADB_MASK                        equ 00FFh

// Register: I2C1ADR0
#define I2C1ADR0 I2C1ADR0
I2C1ADR0                                 equ 0290h
// bitfield definitions
I2C1ADR0_ADR_POSN                        equ 0000h
I2C1ADR0_ADR_POSITION                    equ 0000h
I2C1ADR0_ADR_SIZE                        equ 0008h
I2C1ADR0_ADR_LENGTH                      equ 0008h
I2C1ADR0_ADR_MASK                        equ 00FFh

// Register: I2C1ADR1
#define I2C1ADR1 I2C1ADR1
I2C1ADR1                                 equ 0291h
// bitfield definitions
I2C1ADR1_ADR_POSN                        equ 0001h
I2C1ADR1_ADR_POSITION                    equ 0001h
I2C1ADR1_ADR_SIZE                        equ 0007h
I2C1ADR1_ADR_LENGTH                      equ 0007h
I2C1ADR1_ADR_MASK                        equ 00FEh

// Register: I2C1ADR2
#define I2C1ADR2 I2C1ADR2
I2C1ADR2                                 equ 0292h
// bitfield definitions
I2C1ADR2_ADR_POSN                        equ 0000h
I2C1ADR2_ADR_POSITION                    equ 0000h
I2C1ADR2_ADR_SIZE                        equ 0008h
I2C1ADR2_ADR_LENGTH                      equ 0008h
I2C1ADR2_ADR_MASK                        equ 00FFh

// Register: I2C1ADR3
#define I2C1ADR3 I2C1ADR3
I2C1ADR3                                 equ 0293h
// bitfield definitions
I2C1ADR3_ADR_POSN                        equ 0001h
I2C1ADR3_ADR_POSITION                    equ 0001h
I2C1ADR3_ADR_SIZE                        equ 0007h
I2C1ADR3_ADR_LENGTH                      equ 0007h
I2C1ADR3_ADR_MASK                        equ 00FEh

// Register: I2C1CON0
#define I2C1CON0 I2C1CON0
I2C1CON0                                 equ 0294h
// bitfield definitions
I2C1CON0_MODE_POSN                       equ 0000h
I2C1CON0_MODE_POSITION                   equ 0000h
I2C1CON0_MODE_SIZE                       equ 0003h
I2C1CON0_MODE_LENGTH                     equ 0003h
I2C1CON0_MODE_MASK                       equ 0007h
I2C1CON0_MDR_POSN                        equ 0003h
I2C1CON0_MDR_POSITION                    equ 0003h
I2C1CON0_MDR_SIZE                        equ 0001h
I2C1CON0_MDR_LENGTH                      equ 0001h
I2C1CON0_MDR_MASK                        equ 0008h
I2C1CON0_CSTR_POSN                       equ 0004h
I2C1CON0_CSTR_POSITION                   equ 0004h
I2C1CON0_CSTR_SIZE                       equ 0001h
I2C1CON0_CSTR_LENGTH                     equ 0001h
I2C1CON0_CSTR_MASK                       equ 0010h
I2C1CON0_S_POSN                          equ 0005h
I2C1CON0_S_POSITION                      equ 0005h
I2C1CON0_S_SIZE                          equ 0001h
I2C1CON0_S_LENGTH                        equ 0001h
I2C1CON0_S_MASK                          equ 0020h
I2C1CON0_RSEN_POSN                       equ 0006h
I2C1CON0_RSEN_POSITION                   equ 0006h
I2C1CON0_RSEN_SIZE                       equ 0001h
I2C1CON0_RSEN_LENGTH                     equ 0001h
I2C1CON0_RSEN_MASK                       equ 0040h
I2C1CON0_EN_POSN                         equ 0007h
I2C1CON0_EN_POSITION                     equ 0007h
I2C1CON0_EN_SIZE                         equ 0001h
I2C1CON0_EN_LENGTH                       equ 0001h
I2C1CON0_EN_MASK                         equ 0080h
I2C1CON0_MODE0_POSN                      equ 0000h
I2C1CON0_MODE0_POSITION                  equ 0000h
I2C1CON0_MODE0_SIZE                      equ 0001h
I2C1CON0_MODE0_LENGTH                    equ 0001h
I2C1CON0_MODE0_MASK                      equ 0001h
I2C1CON0_MODE1_POSN                      equ 0001h
I2C1CON0_MODE1_POSITION                  equ 0001h
I2C1CON0_MODE1_SIZE                      equ 0001h
I2C1CON0_MODE1_LENGTH                    equ 0001h
I2C1CON0_MODE1_MASK                      equ 0002h
I2C1CON0_MODE2_POSN                      equ 0002h
I2C1CON0_MODE2_POSITION                  equ 0002h
I2C1CON0_MODE2_SIZE                      equ 0001h
I2C1CON0_MODE2_LENGTH                    equ 0001h
I2C1CON0_MODE2_MASK                      equ 0004h
I2C1CON0_I2CEN_POSN                      equ 0007h
I2C1CON0_I2CEN_POSITION                  equ 0007h
I2C1CON0_I2CEN_SIZE                      equ 0001h
I2C1CON0_I2CEN_LENGTH                    equ 0001h
I2C1CON0_I2CEN_MASK                      equ 0080h

// Register: I2C1CON1
#define I2C1CON1 I2C1CON1
I2C1CON1                                 equ 0295h
// bitfield definitions
I2C1CON1_CSD_POSN                        equ 0000h
I2C1CON1_CSD_POSITION                    equ 0000h
I2C1CON1_CSD_SIZE                        equ 0001h
I2C1CON1_CSD_LENGTH                      equ 0001h
I2C1CON1_CSD_MASK                        equ 0001h
I2C1CON1_TXU_POSN                        equ 0001h
I2C1CON1_TXU_POSITION                    equ 0001h
I2C1CON1_TXU_SIZE                        equ 0001h
I2C1CON1_TXU_LENGTH                      equ 0001h
I2C1CON1_TXU_MASK                        equ 0002h
I2C1CON1_RXO_POSN                        equ 0002h
I2C1CON1_RXO_POSITION                    equ 0002h
I2C1CON1_RXO_SIZE                        equ 0001h
I2C1CON1_RXO_LENGTH                      equ 0001h
I2C1CON1_RXO_MASK                        equ 0004h
I2C1CON1_ACKT_POSN                       equ 0004h
I2C1CON1_ACKT_POSITION                   equ 0004h
I2C1CON1_ACKT_SIZE                       equ 0001h
I2C1CON1_ACKT_LENGTH                     equ 0001h
I2C1CON1_ACKT_MASK                       equ 0010h
I2C1CON1_ACKSTAT_POSN                    equ 0005h
I2C1CON1_ACKSTAT_POSITION                equ 0005h
I2C1CON1_ACKSTAT_SIZE                    equ 0001h
I2C1CON1_ACKSTAT_LENGTH                  equ 0001h
I2C1CON1_ACKSTAT_MASK                    equ 0020h
I2C1CON1_ACKDT_POSN                      equ 0006h
I2C1CON1_ACKDT_POSITION                  equ 0006h
I2C1CON1_ACKDT_SIZE                      equ 0001h
I2C1CON1_ACKDT_LENGTH                    equ 0001h
I2C1CON1_ACKDT_MASK                      equ 0040h
I2C1CON1_ACKCNT_POSN                     equ 0007h
I2C1CON1_ACKCNT_POSITION                 equ 0007h
I2C1CON1_ACKCNT_SIZE                     equ 0001h
I2C1CON1_ACKCNT_LENGTH                   equ 0001h
I2C1CON1_ACKCNT_MASK                     equ 0080h

// Register: I2C1CON2
#define I2C1CON2 I2C1CON2
I2C1CON2                                 equ 0296h
// bitfield definitions
I2C1CON2_BFRET_POSN                      equ 0000h
I2C1CON2_BFRET_POSITION                  equ 0000h
I2C1CON2_BFRET_SIZE                      equ 0002h
I2C1CON2_BFRET_LENGTH                    equ 0002h
I2C1CON2_BFRET_MASK                      equ 0003h
I2C1CON2_SDAHT_POSN                      equ 0002h
I2C1CON2_SDAHT_POSITION                  equ 0002h
I2C1CON2_SDAHT_SIZE                      equ 0002h
I2C1CON2_SDAHT_LENGTH                    equ 0002h
I2C1CON2_SDAHT_MASK                      equ 000Ch
I2C1CON2_ABD_POSN                        equ 0004h
I2C1CON2_ABD_POSITION                    equ 0004h
I2C1CON2_ABD_SIZE                        equ 0001h
I2C1CON2_ABD_LENGTH                      equ 0001h
I2C1CON2_ABD_MASK                        equ 0010h
I2C1CON2_FME_POSN                        equ 0005h
I2C1CON2_FME_POSITION                    equ 0005h
I2C1CON2_FME_SIZE                        equ 0001h
I2C1CON2_FME_LENGTH                      equ 0001h
I2C1CON2_FME_MASK                        equ 0020h
I2C1CON2_GCEN_POSN                       equ 0006h
I2C1CON2_GCEN_POSITION                   equ 0006h
I2C1CON2_GCEN_SIZE                       equ 0001h
I2C1CON2_GCEN_LENGTH                     equ 0001h
I2C1CON2_GCEN_MASK                       equ 0040h
I2C1CON2_ACNT_POSN                       equ 0007h
I2C1CON2_ACNT_POSITION                   equ 0007h
I2C1CON2_ACNT_SIZE                       equ 0001h
I2C1CON2_ACNT_LENGTH                     equ 0001h
I2C1CON2_ACNT_MASK                       equ 0080h
I2C1CON2_BFRET0_POSN                     equ 0000h
I2C1CON2_BFRET0_POSITION                 equ 0000h
I2C1CON2_BFRET0_SIZE                     equ 0001h
I2C1CON2_BFRET0_LENGTH                   equ 0001h
I2C1CON2_BFRET0_MASK                     equ 0001h
I2C1CON2_BFRET1_POSN                     equ 0001h
I2C1CON2_BFRET1_POSITION                 equ 0001h
I2C1CON2_BFRET1_SIZE                     equ 0001h
I2C1CON2_BFRET1_LENGTH                   equ 0001h
I2C1CON2_BFRET1_MASK                     equ 0002h
I2C1CON2_SDAHT0_POSN                     equ 0002h
I2C1CON2_SDAHT0_POSITION                 equ 0002h
I2C1CON2_SDAHT0_SIZE                     equ 0001h
I2C1CON2_SDAHT0_LENGTH                   equ 0001h
I2C1CON2_SDAHT0_MASK                     equ 0004h
I2C1CON2_SDAHT1_POSN                     equ 0003h
I2C1CON2_SDAHT1_POSITION                 equ 0003h
I2C1CON2_SDAHT1_SIZE                     equ 0001h
I2C1CON2_SDAHT1_LENGTH                   equ 0001h
I2C1CON2_SDAHT1_MASK                     equ 0008h

// Register: I2C1ERR
#define I2C1ERR I2C1ERR
I2C1ERR                                  equ 0297h
// bitfield definitions
I2C1ERR_NACKIE_POSN                      equ 0000h
I2C1ERR_NACKIE_POSITION                  equ 0000h
I2C1ERR_NACKIE_SIZE                      equ 0001h
I2C1ERR_NACKIE_LENGTH                    equ 0001h
I2C1ERR_NACKIE_MASK                      equ 0001h
I2C1ERR_BCLIE_POSN                       equ 0001h
I2C1ERR_BCLIE_POSITION                   equ 0001h
I2C1ERR_BCLIE_SIZE                       equ 0001h
I2C1ERR_BCLIE_LENGTH                     equ 0001h
I2C1ERR_BCLIE_MASK                       equ 0002h
I2C1ERR_BTOIE_POSN                       equ 0002h
I2C1ERR_BTOIE_POSITION                   equ 0002h
I2C1ERR_BTOIE_SIZE                       equ 0001h
I2C1ERR_BTOIE_LENGTH                     equ 0001h
I2C1ERR_BTOIE_MASK                       equ 0004h
I2C1ERR_NACKIF_POSN                      equ 0004h
I2C1ERR_NACKIF_POSITION                  equ 0004h
I2C1ERR_NACKIF_SIZE                      equ 0001h
I2C1ERR_NACKIF_LENGTH                    equ 0001h
I2C1ERR_NACKIF_MASK                      equ 0010h
I2C1ERR_BCLIF_POSN                       equ 0005h
I2C1ERR_BCLIF_POSITION                   equ 0005h
I2C1ERR_BCLIF_SIZE                       equ 0001h
I2C1ERR_BCLIF_LENGTH                     equ 0001h
I2C1ERR_BCLIF_MASK                       equ 0020h
I2C1ERR_BTOIF_POSN                       equ 0006h
I2C1ERR_BTOIF_POSITION                   equ 0006h
I2C1ERR_BTOIF_SIZE                       equ 0001h
I2C1ERR_BTOIF_LENGTH                     equ 0001h
I2C1ERR_BTOIF_MASK                       equ 0040h
I2C1ERR_NACK1IE_POSN                     equ 0000h
I2C1ERR_NACK1IE_POSITION                 equ 0000h
I2C1ERR_NACK1IE_SIZE                     equ 0001h
I2C1ERR_NACK1IE_LENGTH                   equ 0001h
I2C1ERR_NACK1IE_MASK                     equ 0001h
I2C1ERR_BCL1IE_POSN                      equ 0001h
I2C1ERR_BCL1IE_POSITION                  equ 0001h
I2C1ERR_BCL1IE_SIZE                      equ 0001h
I2C1ERR_BCL1IE_LENGTH                    equ 0001h
I2C1ERR_BCL1IE_MASK                      equ 0002h
I2C1ERR_BTO1IE_POSN                      equ 0002h
I2C1ERR_BTO1IE_POSITION                  equ 0002h
I2C1ERR_BTO1IE_SIZE                      equ 0001h
I2C1ERR_BTO1IE_LENGTH                    equ 0001h
I2C1ERR_BTO1IE_MASK                      equ 0004h
I2C1ERR_NACK1IF_POSN                     equ 0004h
I2C1ERR_NACK1IF_POSITION                 equ 0004h
I2C1ERR_NACK1IF_SIZE                     equ 0001h
I2C1ERR_NACK1IF_LENGTH                   equ 0001h
I2C1ERR_NACK1IF_MASK                     equ 0010h
I2C1ERR_BCL1IF_POSN                      equ 0005h
I2C1ERR_BCL1IF_POSITION                  equ 0005h
I2C1ERR_BCL1IF_SIZE                      equ 0001h
I2C1ERR_BCL1IF_LENGTH                    equ 0001h
I2C1ERR_BCL1IF_MASK                      equ 0020h
I2C1ERR_BTO1IF_POSN                      equ 0006h
I2C1ERR_BTO1IF_POSITION                  equ 0006h
I2C1ERR_BTO1IF_SIZE                      equ 0001h
I2C1ERR_BTO1IF_LENGTH                    equ 0001h
I2C1ERR_BTO1IF_MASK                      equ 0040h

// Register: I2C1STAT0
#define I2C1STAT0 I2C1STAT0
I2C1STAT0                                equ 0298h
// bitfield definitions
I2C1STAT0_D_POSN                         equ 0003h
I2C1STAT0_D_POSITION                     equ 0003h
I2C1STAT0_D_SIZE                         equ 0001h
I2C1STAT0_D_LENGTH                       equ 0001h
I2C1STAT0_D_MASK                         equ 0008h
I2C1STAT0_R_POSN                         equ 0004h
I2C1STAT0_R_POSITION                     equ 0004h
I2C1STAT0_R_SIZE                         equ 0001h
I2C1STAT0_R_LENGTH                       equ 0001h
I2C1STAT0_R_MASK                         equ 0010h
I2C1STAT0_MMA_POSN                       equ 0005h
I2C1STAT0_MMA_POSITION                   equ 0005h
I2C1STAT0_MMA_SIZE                       equ 0001h
I2C1STAT0_MMA_LENGTH                     equ 0001h
I2C1STAT0_MMA_MASK                       equ 0020h
I2C1STAT0_SMA_POSN                       equ 0006h
I2C1STAT0_SMA_POSITION                   equ 0006h
I2C1STAT0_SMA_SIZE                       equ 0001h
I2C1STAT0_SMA_LENGTH                     equ 0001h
I2C1STAT0_SMA_MASK                       equ 0040h
I2C1STAT0_BFRE_POSN                      equ 0007h
I2C1STAT0_BFRE_POSITION                  equ 0007h
I2C1STAT0_BFRE_SIZE                      equ 0001h
I2C1STAT0_BFRE_LENGTH                    equ 0001h
I2C1STAT0_BFRE_MASK                      equ 0080h
I2C1STAT0_DATA_POSN                      equ 0003h
I2C1STAT0_DATA_POSITION                  equ 0003h
I2C1STAT0_DATA_SIZE                      equ 0001h
I2C1STAT0_DATA_LENGTH                    equ 0001h
I2C1STAT0_DATA_MASK                      equ 0008h
I2C1STAT0_READ_POSN                      equ 0004h
I2C1STAT0_READ_POSITION                  equ 0004h
I2C1STAT0_READ_SIZE                      equ 0001h
I2C1STAT0_READ_LENGTH                    equ 0001h
I2C1STAT0_READ_MASK                      equ 0010h
I2C1STAT0_NOT_ADDRESS_POSN               equ 0003h
I2C1STAT0_NOT_ADDRESS_POSITION           equ 0003h
I2C1STAT0_NOT_ADDRESS_SIZE               equ 0001h
I2C1STAT0_NOT_ADDRESS_LENGTH             equ 0001h
I2C1STAT0_NOT_ADDRESS_MASK               equ 0008h
I2C1STAT0_NOT_WRITE_POSN                 equ 0004h
I2C1STAT0_NOT_WRITE_POSITION             equ 0004h
I2C1STAT0_NOT_WRITE_SIZE                 equ 0001h
I2C1STAT0_NOT_WRITE_LENGTH               equ 0001h
I2C1STAT0_NOT_WRITE_MASK                 equ 0010h
I2C1STAT0_NOT_A_POSN                     equ 0003h
I2C1STAT0_NOT_A_POSITION                 equ 0003h
I2C1STAT0_NOT_A_SIZE                     equ 0001h
I2C1STAT0_NOT_A_LENGTH                   equ 0001h
I2C1STAT0_NOT_A_MASK                     equ 0008h
I2C1STAT0_NOT_W_POSN                     equ 0004h
I2C1STAT0_NOT_W_POSITION                 equ 0004h
I2C1STAT0_NOT_W_SIZE                     equ 0001h
I2C1STAT0_NOT_W_LENGTH                   equ 0001h
I2C1STAT0_NOT_W_MASK                     equ 0010h

// Register: I2C1STAT1
#define I2C1STAT1 I2C1STAT1
I2C1STAT1                                equ 0299h
// bitfield definitions
I2C1STAT1_RXBF_POSN                      equ 0000h
I2C1STAT1_RXBF_POSITION                  equ 0000h
I2C1STAT1_RXBF_SIZE                      equ 0001h
I2C1STAT1_RXBF_LENGTH                    equ 0001h
I2C1STAT1_RXBF_MASK                      equ 0001h
I2C1STAT1_CLRBF_POSN                     equ 0002h
I2C1STAT1_CLRBF_POSITION                 equ 0002h
I2C1STAT1_CLRBF_SIZE                     equ 0001h
I2C1STAT1_CLRBF_LENGTH                   equ 0001h
I2C1STAT1_CLRBF_MASK                     equ 0004h
I2C1STAT1_RXRE_POSN                      equ 0003h
I2C1STAT1_RXRE_POSITION                  equ 0003h
I2C1STAT1_RXRE_SIZE                      equ 0001h
I2C1STAT1_RXRE_LENGTH                    equ 0001h
I2C1STAT1_RXRE_MASK                      equ 0008h
I2C1STAT1_TXBE_POSN                      equ 0005h
I2C1STAT1_TXBE_POSITION                  equ 0005h
I2C1STAT1_TXBE_SIZE                      equ 0001h
I2C1STAT1_TXBE_LENGTH                    equ 0001h
I2C1STAT1_TXBE_MASK                      equ 0020h
I2C1STAT1_TXWE_POSN                      equ 0007h
I2C1STAT1_TXWE_POSITION                  equ 0007h
I2C1STAT1_TXWE_SIZE                      equ 0001h
I2C1STAT1_TXWE_LENGTH                    equ 0001h
I2C1STAT1_TXWE_MASK                      equ 0080h

// Register: I2C1PIR
#define I2C1PIR I2C1PIR
I2C1PIR                                  equ 029Ah
// bitfield definitions
I2C1PIR_SCIF_POSN                        equ 0000h
I2C1PIR_SCIF_POSITION                    equ 0000h
I2C1PIR_SCIF_SIZE                        equ 0001h
I2C1PIR_SCIF_LENGTH                      equ 0001h
I2C1PIR_SCIF_MASK                        equ 0001h
I2C1PIR_RSCIF_POSN                       equ 0001h
I2C1PIR_RSCIF_POSITION                   equ 0001h
I2C1PIR_RSCIF_SIZE                       equ 0001h
I2C1PIR_RSCIF_LENGTH                     equ 0001h
I2C1PIR_RSCIF_MASK                       equ 0002h
I2C1PIR_PCIF_POSN                        equ 0002h
I2C1PIR_PCIF_POSITION                    equ 0002h
I2C1PIR_PCIF_SIZE                        equ 0001h
I2C1PIR_PCIF_LENGTH                      equ 0001h
I2C1PIR_PCIF_MASK                        equ 0004h
I2C1PIR_ADRIF_POSN                       equ 0003h
I2C1PIR_ADRIF_POSITION                   equ 0003h
I2C1PIR_ADRIF_SIZE                       equ 0001h
I2C1PIR_ADRIF_LENGTH                     equ 0001h
I2C1PIR_ADRIF_MASK                       equ 0008h
I2C1PIR_WRIF_POSN                        equ 0004h
I2C1PIR_WRIF_POSITION                    equ 0004h
I2C1PIR_WRIF_SIZE                        equ 0001h
I2C1PIR_WRIF_LENGTH                      equ 0001h
I2C1PIR_WRIF_MASK                        equ 0010h
I2C1PIR_ACKTIF_POSN                      equ 0006h
I2C1PIR_ACKTIF_POSITION                  equ 0006h
I2C1PIR_ACKTIF_SIZE                      equ 0001h
I2C1PIR_ACKTIF_LENGTH                    equ 0001h
I2C1PIR_ACKTIF_MASK                      equ 0040h
I2C1PIR_CNTIF_POSN                       equ 0007h
I2C1PIR_CNTIF_POSITION                   equ 0007h
I2C1PIR_CNTIF_SIZE                       equ 0001h
I2C1PIR_CNTIF_LENGTH                     equ 0001h
I2C1PIR_CNTIF_MASK                       equ 0080h
I2C1PIR_SC1IF_POSN                       equ 0000h
I2C1PIR_SC1IF_POSITION                   equ 0000h
I2C1PIR_SC1IF_SIZE                       equ 0001h
I2C1PIR_SC1IF_LENGTH                     equ 0001h
I2C1PIR_SC1IF_MASK                       equ 0001h
I2C1PIR_RSC1IF_POSN                      equ 0001h
I2C1PIR_RSC1IF_POSITION                  equ 0001h
I2C1PIR_RSC1IF_SIZE                      equ 0001h
I2C1PIR_RSC1IF_LENGTH                    equ 0001h
I2C1PIR_RSC1IF_MASK                      equ 0002h
I2C1PIR_PC1IF_POSN                       equ 0002h
I2C1PIR_PC1IF_POSITION                   equ 0002h
I2C1PIR_PC1IF_SIZE                       equ 0001h
I2C1PIR_PC1IF_LENGTH                     equ 0001h
I2C1PIR_PC1IF_MASK                       equ 0004h
I2C1PIR_ADR1IF_POSN                      equ 0003h
I2C1PIR_ADR1IF_POSITION                  equ 0003h
I2C1PIR_ADR1IF_SIZE                      equ 0001h
I2C1PIR_ADR1IF_LENGTH                    equ 0001h
I2C1PIR_ADR1IF_MASK                      equ 0008h
I2C1PIR_WR1IF_POSN                       equ 0004h
I2C1PIR_WR1IF_POSITION                   equ 0004h
I2C1PIR_WR1IF_SIZE                       equ 0001h
I2C1PIR_WR1IF_LENGTH                     equ 0001h
I2C1PIR_WR1IF_MASK                       equ 0010h
I2C1PIR_ACKT1IF_POSN                     equ 0006h
I2C1PIR_ACKT1IF_POSITION                 equ 0006h
I2C1PIR_ACKT1IF_SIZE                     equ 0001h
I2C1PIR_ACKT1IF_LENGTH                   equ 0001h
I2C1PIR_ACKT1IF_MASK                     equ 0040h
I2C1PIR_CNT1IF_POSN                      equ 0007h
I2C1PIR_CNT1IF_POSITION                  equ 0007h
I2C1PIR_CNT1IF_SIZE                      equ 0001h
I2C1PIR_CNT1IF_LENGTH                    equ 0001h
I2C1PIR_CNT1IF_MASK                      equ 0080h

// Register: I2C1PIE
#define I2C1PIE I2C1PIE
I2C1PIE                                  equ 029Bh
// bitfield definitions
I2C1PIE_SCIE_POSN                        equ 0000h
I2C1PIE_SCIE_POSITION                    equ 0000h
I2C1PIE_SCIE_SIZE                        equ 0001h
I2C1PIE_SCIE_LENGTH                      equ 0001h
I2C1PIE_SCIE_MASK                        equ 0001h
I2C1PIE_RSCIE_POSN                       equ 0001h
I2C1PIE_RSCIE_POSITION                   equ 0001h
I2C1PIE_RSCIE_SIZE                       equ 0001h
I2C1PIE_RSCIE_LENGTH                     equ 0001h
I2C1PIE_RSCIE_MASK                       equ 0002h
I2C1PIE_PCIE_POSN                        equ 0002h
I2C1PIE_PCIE_POSITION                    equ 0002h
I2C1PIE_PCIE_SIZE                        equ 0001h
I2C1PIE_PCIE_LENGTH                      equ 0001h
I2C1PIE_PCIE_MASK                        equ 0004h
I2C1PIE_ADRIE_POSN                       equ 0003h
I2C1PIE_ADRIE_POSITION                   equ 0003h
I2C1PIE_ADRIE_SIZE                       equ 0001h
I2C1PIE_ADRIE_LENGTH                     equ 0001h
I2C1PIE_ADRIE_MASK                       equ 0008h
I2C1PIE_WRIE_POSN                        equ 0004h
I2C1PIE_WRIE_POSITION                    equ 0004h
I2C1PIE_WRIE_SIZE                        equ 0001h
I2C1PIE_WRIE_LENGTH                      equ 0001h
I2C1PIE_WRIE_MASK                        equ 0010h
I2C1PIE_ACKTIE_POSN                      equ 0006h
I2C1PIE_ACKTIE_POSITION                  equ 0006h
I2C1PIE_ACKTIE_SIZE                      equ 0001h
I2C1PIE_ACKTIE_LENGTH                    equ 0001h
I2C1PIE_ACKTIE_MASK                      equ 0040h
I2C1PIE_CNTIE_POSN                       equ 0007h
I2C1PIE_CNTIE_POSITION                   equ 0007h
I2C1PIE_CNTIE_SIZE                       equ 0001h
I2C1PIE_CNTIE_LENGTH                     equ 0001h
I2C1PIE_CNTIE_MASK                       equ 0080h
I2C1PIE_SC1IE_POSN                       equ 0000h
I2C1PIE_SC1IE_POSITION                   equ 0000h
I2C1PIE_SC1IE_SIZE                       equ 0001h
I2C1PIE_SC1IE_LENGTH                     equ 0001h
I2C1PIE_SC1IE_MASK                       equ 0001h
I2C1PIE_RSC1IE_POSN                      equ 0001h
I2C1PIE_RSC1IE_POSITION                  equ 0001h
I2C1PIE_RSC1IE_SIZE                      equ 0001h
I2C1PIE_RSC1IE_LENGTH                    equ 0001h
I2C1PIE_RSC1IE_MASK                      equ 0002h
I2C1PIE_PC1IE_POSN                       equ 0002h
I2C1PIE_PC1IE_POSITION                   equ 0002h
I2C1PIE_PC1IE_SIZE                       equ 0001h
I2C1PIE_PC1IE_LENGTH                     equ 0001h
I2C1PIE_PC1IE_MASK                       equ 0004h
I2C1PIE_ADR1IE_POSN                      equ 0003h
I2C1PIE_ADR1IE_POSITION                  equ 0003h
I2C1PIE_ADR1IE_SIZE                      equ 0001h
I2C1PIE_ADR1IE_LENGTH                    equ 0001h
I2C1PIE_ADR1IE_MASK                      equ 0008h
I2C1PIE_WR1IE_POSN                       equ 0004h
I2C1PIE_WR1IE_POSITION                   equ 0004h
I2C1PIE_WR1IE_SIZE                       equ 0001h
I2C1PIE_WR1IE_LENGTH                     equ 0001h
I2C1PIE_WR1IE_MASK                       equ 0010h
I2C1PIE_ACKT1IE_POSN                     equ 0006h
I2C1PIE_ACKT1IE_POSITION                 equ 0006h
I2C1PIE_ACKT1IE_SIZE                     equ 0001h
I2C1PIE_ACKT1IE_LENGTH                   equ 0001h
I2C1PIE_ACKT1IE_MASK                     equ 0040h
I2C1PIE_CNT1IE_POSN                      equ 0007h
I2C1PIE_CNT1IE_POSITION                  equ 0007h
I2C1PIE_CNT1IE_SIZE                      equ 0001h
I2C1PIE_CNT1IE_LENGTH                    equ 0001h
I2C1PIE_CNT1IE_MASK                      equ 0080h

// Register: I2C1CLK
#define I2C1CLK I2C1CLK
I2C1CLK                                  equ 029Ch
// bitfield definitions
I2C1CLK_CLK_POSN                         equ 0000h
I2C1CLK_CLK_POSITION                     equ 0000h
I2C1CLK_CLK_SIZE                         equ 0008h
I2C1CLK_CLK_LENGTH                       equ 0008h
I2C1CLK_CLK_MASK                         equ 00FFh
I2C1CLK_I2CCLK_POSN                      equ 0000h
I2C1CLK_I2CCLK_POSITION                  equ 0000h
I2C1CLK_I2CCLK_SIZE                      equ 0008h
I2C1CLK_I2CCLK_LENGTH                    equ 0008h
I2C1CLK_I2CCLK_MASK                      equ 00FFh
I2C1CLK_CLK0_POSN                        equ 0000h
I2C1CLK_CLK0_POSITION                    equ 0000h
I2C1CLK_CLK0_SIZE                        equ 0001h
I2C1CLK_CLK0_LENGTH                      equ 0001h
I2C1CLK_CLK0_MASK                        equ 0001h
I2C1CLK_CLK1_POSN                        equ 0001h
I2C1CLK_CLK1_POSITION                    equ 0001h
I2C1CLK_CLK1_SIZE                        equ 0001h
I2C1CLK_CLK1_LENGTH                      equ 0001h
I2C1CLK_CLK1_MASK                        equ 0002h
I2C1CLK_CLK2_POSN                        equ 0002h
I2C1CLK_CLK2_POSITION                    equ 0002h
I2C1CLK_CLK2_SIZE                        equ 0001h
I2C1CLK_CLK2_LENGTH                      equ 0001h
I2C1CLK_CLK2_MASK                        equ 0004h
I2C1CLK_CLK3_POSN                        equ 0003h
I2C1CLK_CLK3_POSITION                    equ 0003h
I2C1CLK_CLK3_SIZE                        equ 0001h
I2C1CLK_CLK3_LENGTH                      equ 0001h
I2C1CLK_CLK3_MASK                        equ 0008h
I2C1CLK_CLK4_POSN                        equ 0004h
I2C1CLK_CLK4_POSITION                    equ 0004h
I2C1CLK_CLK4_SIZE                        equ 0001h
I2C1CLK_CLK4_LENGTH                      equ 0001h
I2C1CLK_CLK4_MASK                        equ 0010h
I2C1CLK_I2CCLK0_POSN                     equ 0000h
I2C1CLK_I2CCLK0_POSITION                 equ 0000h
I2C1CLK_I2CCLK0_SIZE                     equ 0001h
I2C1CLK_I2CCLK0_LENGTH                   equ 0001h
I2C1CLK_I2CCLK0_MASK                     equ 0001h
I2C1CLK_I2CCLK1_POSN                     equ 0001h
I2C1CLK_I2CCLK1_POSITION                 equ 0001h
I2C1CLK_I2CCLK1_SIZE                     equ 0001h
I2C1CLK_I2CCLK1_LENGTH                   equ 0001h
I2C1CLK_I2CCLK1_MASK                     equ 0002h
I2C1CLK_I2CCLK2_POSN                     equ 0002h
I2C1CLK_I2CCLK2_POSITION                 equ 0002h
I2C1CLK_I2CCLK2_SIZE                     equ 0001h
I2C1CLK_I2CCLK2_LENGTH                   equ 0001h
I2C1CLK_I2CCLK2_MASK                     equ 0004h
I2C1CLK_I2CCLK3_POSN                     equ 0003h
I2C1CLK_I2CCLK3_POSITION                 equ 0003h
I2C1CLK_I2CCLK3_SIZE                     equ 0001h
I2C1CLK_I2CCLK3_LENGTH                   equ 0001h
I2C1CLK_I2CCLK3_MASK                     equ 0008h
I2C1CLK_I2CCLK4_POSN                     equ 0004h
I2C1CLK_I2CCLK4_POSITION                 equ 0004h
I2C1CLK_I2CCLK4_SIZE                     equ 0001h
I2C1CLK_I2CCLK4_LENGTH                   equ 0001h
I2C1CLK_I2CCLK4_MASK                     equ 0010h

// Register: I2C1BTO
#define I2C1BTO I2C1BTO
I2C1BTO                                  equ 029Dh
// bitfield definitions
I2C1BTO_BTO_POSN                         equ 0000h
I2C1BTO_BTO_POSITION                     equ 0000h
I2C1BTO_BTO_SIZE                         equ 0008h
I2C1BTO_BTO_LENGTH                       equ 0008h
I2C1BTO_BTO_MASK                         equ 00FFh
I2C1BTO_I2CBTO_POSN                      equ 0000h
I2C1BTO_I2CBTO_POSITION                  equ 0000h
I2C1BTO_I2CBTO_SIZE                      equ 0008h
I2C1BTO_I2CBTO_LENGTH                    equ 0008h
I2C1BTO_I2CBTO_MASK                      equ 00FFh
I2C1BTO_BTO0_POSN                        equ 0000h
I2C1BTO_BTO0_POSITION                    equ 0000h
I2C1BTO_BTO0_SIZE                        equ 0001h
I2C1BTO_BTO0_LENGTH                      equ 0001h
I2C1BTO_BTO0_MASK                        equ 0001h
I2C1BTO_BTO1_POSN                        equ 0001h
I2C1BTO_BTO1_POSITION                    equ 0001h
I2C1BTO_BTO1_SIZE                        equ 0001h
I2C1BTO_BTO1_LENGTH                      equ 0001h
I2C1BTO_BTO1_MASK                        equ 0002h
I2C1BTO_BTO2_POSN                        equ 0002h
I2C1BTO_BTO2_POSITION                    equ 0002h
I2C1BTO_BTO2_SIZE                        equ 0001h
I2C1BTO_BTO2_LENGTH                      equ 0001h
I2C1BTO_BTO2_MASK                        equ 0004h
I2C1BTO_BTO3_POSN                        equ 0003h
I2C1BTO_BTO3_POSITION                    equ 0003h
I2C1BTO_BTO3_SIZE                        equ 0001h
I2C1BTO_BTO3_LENGTH                      equ 0001h
I2C1BTO_BTO3_MASK                        equ 0008h
I2C1BTO_I2CBTO0_POSN                     equ 0000h
I2C1BTO_I2CBTO0_POSITION                 equ 0000h
I2C1BTO_I2CBTO0_SIZE                     equ 0001h
I2C1BTO_I2CBTO0_LENGTH                   equ 0001h
I2C1BTO_I2CBTO0_MASK                     equ 0001h
I2C1BTO_I2CBTO1_POSN                     equ 0001h
I2C1BTO_I2CBTO1_POSITION                 equ 0001h
I2C1BTO_I2CBTO1_SIZE                     equ 0001h
I2C1BTO_I2CBTO1_LENGTH                   equ 0001h
I2C1BTO_I2CBTO1_MASK                     equ 0002h
I2C1BTO_I2CBTO2_POSN                     equ 0002h
I2C1BTO_I2CBTO2_POSITION                 equ 0002h
I2C1BTO_I2CBTO2_SIZE                     equ 0001h
I2C1BTO_I2CBTO2_LENGTH                   equ 0001h
I2C1BTO_I2CBTO2_MASK                     equ 0004h
I2C1BTO_I2CBTO3_POSN                     equ 0003h
I2C1BTO_I2CBTO3_POSITION                 equ 0003h
I2C1BTO_I2CBTO3_SIZE                     equ 0001h
I2C1BTO_I2CBTO3_LENGTH                   equ 0001h
I2C1BTO_I2CBTO3_MASK                     equ 0008h

// Register: U1RXB
#define U1RXB U1RXB
U1RXB                                    equ 02A1h
// bitfield definitions
U1RXB_RXB_POSN                           equ 0000h
U1RXB_RXB_POSITION                       equ 0000h
U1RXB_RXB_SIZE                           equ 0008h
U1RXB_RXB_LENGTH                         equ 0008h
U1RXB_RXB_MASK                           equ 00FFh

// Register: U1RXCHK
#define U1RXCHK U1RXCHK
U1RXCHK                                  equ 02A2h
// bitfield definitions
U1RXCHK_RXCHK_POSN                       equ 0000h
U1RXCHK_RXCHK_POSITION                   equ 0000h
U1RXCHK_RXCHK_SIZE                       equ 0008h
U1RXCHK_RXCHK_LENGTH                     equ 0008h
U1RXCHK_RXCHK_MASK                       equ 00FFh

// Register: U1TXB
#define U1TXB U1TXB
U1TXB                                    equ 02A3h
// bitfield definitions
U1TXB_TXB_POSN                           equ 0000h
U1TXB_TXB_POSITION                       equ 0000h
U1TXB_TXB_SIZE                           equ 0008h
U1TXB_TXB_LENGTH                         equ 0008h
U1TXB_TXB_MASK                           equ 00FFh

// Register: U1TXCHK
#define U1TXCHK U1TXCHK
U1TXCHK                                  equ 02A4h
// bitfield definitions
U1TXCHK_TXCHK_POSN                       equ 0000h
U1TXCHK_TXCHK_POSITION                   equ 0000h
U1TXCHK_TXCHK_SIZE                       equ 0008h
U1TXCHK_TXCHK_LENGTH                     equ 0008h
U1TXCHK_TXCHK_MASK                       equ 00FFh

// Register: U1P1
#define U1P1 U1P1
U1P1                                     equ 02A5h

// Register: U1P1L
#define U1P1L U1P1L
U1P1L                                    equ 02A5h
// bitfield definitions
U1P1L_P1L_POSN                           equ 0000h
U1P1L_P1L_POSITION                       equ 0000h
U1P1L_P1L_SIZE                           equ 0008h
U1P1L_P1L_LENGTH                         equ 0008h
U1P1L_P1L_MASK                           equ 00FFh

// Register: U1P1H
#define U1P1H U1P1H
U1P1H                                    equ 02A6h
// bitfield definitions
U1P1H_P1H_POSN                           equ 0000h
U1P1H_P1H_POSITION                       equ 0000h
U1P1H_P1H_SIZE                           equ 0001h
U1P1H_P1H_LENGTH                         equ 0001h
U1P1H_P1H_MASK                           equ 0001h

// Register: U1P2
#define U1P2 U1P2
U1P2                                     equ 02A7h

// Register: U1P2L
#define U1P2L U1P2L
U1P2L                                    equ 02A7h
// bitfield definitions
U1P2L_P2L_POSN                           equ 0000h
U1P2L_P2L_POSITION                       equ 0000h
U1P2L_P2L_SIZE                           equ 0008h
U1P2L_P2L_LENGTH                         equ 0008h
U1P2L_P2L_MASK                           equ 00FFh

// Register: U1P2H
#define U1P2H U1P2H
U1P2H                                    equ 02A8h
// bitfield definitions
U1P2H_P2H_POSN                           equ 0000h
U1P2H_P2H_POSITION                       equ 0000h
U1P2H_P2H_SIZE                           equ 0001h
U1P2H_P2H_LENGTH                         equ 0001h
U1P2H_P2H_MASK                           equ 0001h

// Register: U1P3
#define U1P3 U1P3
U1P3                                     equ 02A9h

// Register: U1P3L
#define U1P3L U1P3L
U1P3L                                    equ 02A9h
// bitfield definitions
U1P3L_P3L_POSN                           equ 0000h
U1P3L_P3L_POSITION                       equ 0000h
U1P3L_P3L_SIZE                           equ 0008h
U1P3L_P3L_LENGTH                         equ 0008h
U1P3L_P3L_MASK                           equ 00FFh

// Register: U1P3H
#define U1P3H U1P3H
U1P3H                                    equ 02AAh
// bitfield definitions
U1P3H_P3H_POSN                           equ 0000h
U1P3H_P3H_POSITION                       equ 0000h
U1P3H_P3H_SIZE                           equ 0001h
U1P3H_P3H_LENGTH                         equ 0001h
U1P3H_P3H_MASK                           equ 0001h

// Register: U1CON0
#define U1CON0 U1CON0
U1CON0                                   equ 02ABh
// bitfield definitions
U1CON0_MODE0_POSN                        equ 0000h
U1CON0_MODE0_POSITION                    equ 0000h
U1CON0_MODE0_SIZE                        equ 0001h
U1CON0_MODE0_LENGTH                      equ 0001h
U1CON0_MODE0_MASK                        equ 0001h
U1CON0_MODE1_POSN                        equ 0001h
U1CON0_MODE1_POSITION                    equ 0001h
U1CON0_MODE1_SIZE                        equ 0001h
U1CON0_MODE1_LENGTH                      equ 0001h
U1CON0_MODE1_MASK                        equ 0002h
U1CON0_MODE2_POSN                        equ 0002h
U1CON0_MODE2_POSITION                    equ 0002h
U1CON0_MODE2_SIZE                        equ 0001h
U1CON0_MODE2_LENGTH                      equ 0001h
U1CON0_MODE2_MASK                        equ 0004h
U1CON0_MODE3_POSN                        equ 0003h
U1CON0_MODE3_POSITION                    equ 0003h
U1CON0_MODE3_SIZE                        equ 0001h
U1CON0_MODE3_LENGTH                      equ 0001h
U1CON0_MODE3_MASK                        equ 0008h
U1CON0_U1MODE_POSN                       equ 0000h
U1CON0_U1MODE_POSITION                   equ 0000h
U1CON0_U1MODE_SIZE                       equ 0004h
U1CON0_U1MODE_LENGTH                     equ 0004h
U1CON0_U1MODE_MASK                       equ 000Fh
U1CON0_U1RXEN_POSN                       equ 0004h
U1CON0_U1RXEN_POSITION                   equ 0004h
U1CON0_U1RXEN_SIZE                       equ 0001h
U1CON0_U1RXEN_LENGTH                     equ 0001h
U1CON0_U1RXEN_MASK                       equ 0010h
U1CON0_U1TXEN_POSN                       equ 0005h
U1CON0_U1TXEN_POSITION                   equ 0005h
U1CON0_U1TXEN_SIZE                       equ 0001h
U1CON0_U1TXEN_LENGTH                     equ 0001h
U1CON0_U1TXEN_MASK                       equ 0020h
U1CON0_U1ABDEN_POSN                      equ 0006h
U1CON0_U1ABDEN_POSITION                  equ 0006h
U1CON0_U1ABDEN_SIZE                      equ 0001h
U1CON0_U1ABDEN_LENGTH                    equ 0001h
U1CON0_U1ABDEN_MASK                      equ 0040h
U1CON0_U1BRGS_POSN                       equ 0007h
U1CON0_U1BRGS_POSITION                   equ 0007h
U1CON0_U1BRGS_SIZE                       equ 0001h
U1CON0_U1BRGS_LENGTH                     equ 0001h
U1CON0_U1BRGS_MASK                       equ 0080h
U1CON0_U1MODE0_POSN                      equ 0000h
U1CON0_U1MODE0_POSITION                  equ 0000h
U1CON0_U1MODE0_SIZE                      equ 0001h
U1CON0_U1MODE0_LENGTH                    equ 0001h
U1CON0_U1MODE0_MASK                      equ 0001h
U1CON0_U1MODE1_POSN                      equ 0001h
U1CON0_U1MODE1_POSITION                  equ 0001h
U1CON0_U1MODE1_SIZE                      equ 0001h
U1CON0_U1MODE1_LENGTH                    equ 0001h
U1CON0_U1MODE1_MASK                      equ 0002h
U1CON0_U1MODE2_POSN                      equ 0002h
U1CON0_U1MODE2_POSITION                  equ 0002h
U1CON0_U1MODE2_SIZE                      equ 0001h
U1CON0_U1MODE2_LENGTH                    equ 0001h
U1CON0_U1MODE2_MASK                      equ 0004h
U1CON0_U1MODE3_POSN                      equ 0003h
U1CON0_U1MODE3_POSITION                  equ 0003h
U1CON0_U1MODE3_SIZE                      equ 0001h
U1CON0_U1MODE3_LENGTH                    equ 0001h
U1CON0_U1MODE3_MASK                      equ 0008h
U1CON0_MODE_POSN                         equ 0000h
U1CON0_MODE_POSITION                     equ 0000h
U1CON0_MODE_SIZE                         equ 0004h
U1CON0_MODE_LENGTH                       equ 0004h
U1CON0_MODE_MASK                         equ 000Fh
U1CON0_RXEN_POSN                         equ 0004h
U1CON0_RXEN_POSITION                     equ 0004h
U1CON0_RXEN_SIZE                         equ 0001h
U1CON0_RXEN_LENGTH                       equ 0001h
U1CON0_RXEN_MASK                         equ 0010h
U1CON0_TXEN_POSN                         equ 0005h
U1CON0_TXEN_POSITION                     equ 0005h
U1CON0_TXEN_SIZE                         equ 0001h
U1CON0_TXEN_LENGTH                       equ 0001h
U1CON0_TXEN_MASK                         equ 0020h
U1CON0_ABDEN_POSN                        equ 0006h
U1CON0_ABDEN_POSITION                    equ 0006h
U1CON0_ABDEN_SIZE                        equ 0001h
U1CON0_ABDEN_LENGTH                      equ 0001h
U1CON0_ABDEN_MASK                        equ 0040h
U1CON0_BRGS_POSN                         equ 0007h
U1CON0_BRGS_POSITION                     equ 0007h
U1CON0_BRGS_SIZE                         equ 0001h
U1CON0_BRGS_LENGTH                       equ 0001h
U1CON0_BRGS_MASK                         equ 0080h

// Register: U1CON1
#define U1CON1 U1CON1
U1CON1                                   equ 02ACh
// bitfield definitions
U1CON1_SENDB_POSN                        equ 0000h
U1CON1_SENDB_POSITION                    equ 0000h
U1CON1_SENDB_SIZE                        equ 0001h
U1CON1_SENDB_LENGTH                      equ 0001h
U1CON1_SENDB_MASK                        equ 0001h
U1CON1_BRKOVR_POSN                       equ 0001h
U1CON1_BRKOVR_POSITION                   equ 0001h
U1CON1_BRKOVR_SIZE                       equ 0001h
U1CON1_BRKOVR_LENGTH                     equ 0001h
U1CON1_BRKOVR_MASK                       equ 0002h
U1CON1_RXBIMD_POSN                       equ 0003h
U1CON1_RXBIMD_POSITION                   equ 0003h
U1CON1_RXBIMD_SIZE                       equ 0001h
U1CON1_RXBIMD_LENGTH                     equ 0001h
U1CON1_RXBIMD_MASK                       equ 0008h
U1CON1_WUE_POSN                          equ 0004h
U1CON1_WUE_POSITION                      equ 0004h
U1CON1_WUE_SIZE                          equ 0001h
U1CON1_WUE_LENGTH                        equ 0001h
U1CON1_WUE_MASK                          equ 0010h
U1CON1_ON_POSN                           equ 0007h
U1CON1_ON_POSITION                       equ 0007h
U1CON1_ON_SIZE                           equ 0001h
U1CON1_ON_LENGTH                         equ 0001h
U1CON1_ON_MASK                           equ 0080h
U1CON1_U1SENDB_POSN                      equ 0000h
U1CON1_U1SENDB_POSITION                  equ 0000h
U1CON1_U1SENDB_SIZE                      equ 0001h
U1CON1_U1SENDB_LENGTH                    equ 0001h
U1CON1_U1SENDB_MASK                      equ 0001h
U1CON1_U1BRKOVR_POSN                     equ 0001h
U1CON1_U1BRKOVR_POSITION                 equ 0001h
U1CON1_U1BRKOVR_SIZE                     equ 0001h
U1CON1_U1BRKOVR_LENGTH                   equ 0001h
U1CON1_U1BRKOVR_MASK                     equ 0002h
U1CON1_U1RXBIMD_POSN                     equ 0003h
U1CON1_U1RXBIMD_POSITION                 equ 0003h
U1CON1_U1RXBIMD_SIZE                     equ 0001h
U1CON1_U1RXBIMD_LENGTH                   equ 0001h
U1CON1_U1RXBIMD_MASK                     equ 0008h
U1CON1_U1WUE_POSN                        equ 0004h
U1CON1_U1WUE_POSITION                    equ 0004h
U1CON1_U1WUE_SIZE                        equ 0001h
U1CON1_U1WUE_LENGTH                      equ 0001h
U1CON1_U1WUE_MASK                        equ 0010h
U1CON1_U1ON_POSN                         equ 0007h
U1CON1_U1ON_POSITION                     equ 0007h
U1CON1_U1ON_SIZE                         equ 0001h
U1CON1_U1ON_LENGTH                       equ 0001h
U1CON1_U1ON_MASK                         equ 0080h

// Register: U1CON2
#define U1CON2 U1CON2
U1CON2                                   equ 02ADh
// bitfield definitions
U1CON2_FLO_POSN                          equ 0000h
U1CON2_FLO_POSITION                      equ 0000h
U1CON2_FLO_SIZE                          equ 0002h
U1CON2_FLO_LENGTH                        equ 0002h
U1CON2_FLO_MASK                          equ 0003h
U1CON2_TXPOL_POSN                        equ 0002h
U1CON2_TXPOL_POSITION                    equ 0002h
U1CON2_TXPOL_SIZE                        equ 0001h
U1CON2_TXPOL_LENGTH                      equ 0001h
U1CON2_TXPOL_MASK                        equ 0004h
U1CON2_C0EN_POSN                         equ 0003h
U1CON2_C0EN_POSITION                     equ 0003h
U1CON2_C0EN_SIZE                         equ 0001h
U1CON2_C0EN_LENGTH                       equ 0001h
U1CON2_C0EN_MASK                         equ 0008h
U1CON2_STP_POSN                          equ 0004h
U1CON2_STP_POSITION                      equ 0004h
U1CON2_STP_SIZE                          equ 0002h
U1CON2_STP_LENGTH                        equ 0002h
U1CON2_STP_MASK                          equ 0030h
U1CON2_RXPOL_POSN                        equ 0006h
U1CON2_RXPOL_POSITION                    equ 0006h
U1CON2_RXPOL_SIZE                        equ 0001h
U1CON2_RXPOL_LENGTH                      equ 0001h
U1CON2_RXPOL_MASK                        equ 0040h
U1CON2_RUNOVF_POSN                       equ 0007h
U1CON2_RUNOVF_POSITION                   equ 0007h
U1CON2_RUNOVF_SIZE                       equ 0001h
U1CON2_RUNOVF_LENGTH                     equ 0001h
U1CON2_RUNOVF_MASK                       equ 0080h
U1CON2_FLO0_POSN                         equ 0000h
U1CON2_FLO0_POSITION                     equ 0000h
U1CON2_FLO0_SIZE                         equ 0001h
U1CON2_FLO0_LENGTH                       equ 0001h
U1CON2_FLO0_MASK                         equ 0001h
U1CON2_FLO1_POSN                         equ 0001h
U1CON2_FLO1_POSITION                     equ 0001h
U1CON2_FLO1_SIZE                         equ 0001h
U1CON2_FLO1_LENGTH                       equ 0001h
U1CON2_FLO1_MASK                         equ 0002h
U1CON2_STP0_POSN                         equ 0004h
U1CON2_STP0_POSITION                     equ 0004h
U1CON2_STP0_SIZE                         equ 0001h
U1CON2_STP0_LENGTH                       equ 0001h
U1CON2_STP0_MASK                         equ 0010h
U1CON2_STP1_POSN                         equ 0005h
U1CON2_STP1_POSITION                     equ 0005h
U1CON2_STP1_SIZE                         equ 0001h
U1CON2_STP1_LENGTH                       equ 0001h
U1CON2_STP1_MASK                         equ 0020h
U1CON2_U1FLO_POSN                        equ 0000h
U1CON2_U1FLO_POSITION                    equ 0000h
U1CON2_U1FLO_SIZE                        equ 0002h
U1CON2_U1FLO_LENGTH                      equ 0002h
U1CON2_U1FLO_MASK                        equ 0003h
U1CON2_U1TXPOL_POSN                      equ 0002h
U1CON2_U1TXPOL_POSITION                  equ 0002h
U1CON2_U1TXPOL_SIZE                      equ 0001h
U1CON2_U1TXPOL_LENGTH                    equ 0001h
U1CON2_U1TXPOL_MASK                      equ 0004h
U1CON2_U1C0EN_POSN                       equ 0003h
U1CON2_U1C0EN_POSITION                   equ 0003h
U1CON2_U1C0EN_SIZE                       equ 0001h
U1CON2_U1C0EN_LENGTH                     equ 0001h
U1CON2_U1C0EN_MASK                       equ 0008h
U1CON2_U1STP_POSN                        equ 0004h
U1CON2_U1STP_POSITION                    equ 0004h
U1CON2_U1STP_SIZE                        equ 0002h
U1CON2_U1STP_LENGTH                      equ 0002h
U1CON2_U1STP_MASK                        equ 0030h
U1CON2_U1RXPOL_POSN                      equ 0006h
U1CON2_U1RXPOL_POSITION                  equ 0006h
U1CON2_U1RXPOL_SIZE                      equ 0001h
U1CON2_U1RXPOL_LENGTH                    equ 0001h
U1CON2_U1RXPOL_MASK                      equ 0040h
U1CON2_U1RUNOVF_POSN                     equ 0007h
U1CON2_U1RUNOVF_POSITION                 equ 0007h
U1CON2_U1RUNOVF_SIZE                     equ 0001h
U1CON2_U1RUNOVF_LENGTH                   equ 0001h
U1CON2_U1RUNOVF_MASK                     equ 0080h
U1CON2_U1FLO0_POSN                       equ 0000h
U1CON2_U1FLO0_POSITION                   equ 0000h
U1CON2_U1FLO0_SIZE                       equ 0001h
U1CON2_U1FLO0_LENGTH                     equ 0001h
U1CON2_U1FLO0_MASK                       equ 0001h
U1CON2_U1FLO1_POSN                       equ 0001h
U1CON2_U1FLO1_POSITION                   equ 0001h
U1CON2_U1FLO1_SIZE                       equ 0001h
U1CON2_U1FLO1_LENGTH                     equ 0001h
U1CON2_U1FLO1_MASK                       equ 0002h
U1CON2_U1STP0_POSN                       equ 0004h
U1CON2_U1STP0_POSITION                   equ 0004h
U1CON2_U1STP0_SIZE                       equ 0001h
U1CON2_U1STP0_LENGTH                     equ 0001h
U1CON2_U1STP0_MASK                       equ 0010h
U1CON2_U1STP1_POSN                       equ 0005h
U1CON2_U1STP1_POSITION                   equ 0005h
U1CON2_U1STP1_SIZE                       equ 0001h
U1CON2_U1STP1_LENGTH                     equ 0001h
U1CON2_U1STP1_MASK                       equ 0020h

// Register: U1BRG
#define U1BRG U1BRG
U1BRG                                    equ 02AEh

// Register: U1BRGL
#define U1BRGL U1BRGL
U1BRGL                                   equ 02AEh
// bitfield definitions
U1BRGL_BRGL_POSN                         equ 0000h
U1BRGL_BRGL_POSITION                     equ 0000h
U1BRGL_BRGL_SIZE                         equ 0008h
U1BRGL_BRGL_LENGTH                       equ 0008h
U1BRGL_BRGL_MASK                         equ 00FFh

// Register: U1BRGH
#define U1BRGH U1BRGH
U1BRGH                                   equ 02AFh
// bitfield definitions
U1BRGH_BRGH_POSN                         equ 0000h
U1BRGH_BRGH_POSITION                     equ 0000h
U1BRGH_BRGH_SIZE                         equ 0008h
U1BRGH_BRGH_LENGTH                       equ 0008h
U1BRGH_BRGH_MASK                         equ 00FFh

// Register: U1FIFO
#define U1FIFO U1FIFO
U1FIFO                                   equ 02B0h
// bitfield definitions
U1FIFO_RXBF_POSN                         equ 0000h
U1FIFO_RXBF_POSITION                     equ 0000h
U1FIFO_RXBF_SIZE                         equ 0001h
U1FIFO_RXBF_LENGTH                       equ 0001h
U1FIFO_RXBF_MASK                         equ 0001h
U1FIFO_RXBE_POSN                         equ 0001h
U1FIFO_RXBE_POSITION                     equ 0001h
U1FIFO_RXBE_SIZE                         equ 0001h
U1FIFO_RXBE_LENGTH                       equ 0001h
U1FIFO_RXBE_MASK                         equ 0002h
U1FIFO_XON_POSN                          equ 0002h
U1FIFO_XON_POSITION                      equ 0002h
U1FIFO_XON_SIZE                          equ 0001h
U1FIFO_XON_LENGTH                        equ 0001h
U1FIFO_XON_MASK                          equ 0004h
U1FIFO_RXIDL_POSN                        equ 0003h
U1FIFO_RXIDL_POSITION                    equ 0003h
U1FIFO_RXIDL_SIZE                        equ 0001h
U1FIFO_RXIDL_LENGTH                      equ 0001h
U1FIFO_RXIDL_MASK                        equ 0008h
U1FIFO_TXBF_POSN                         equ 0004h
U1FIFO_TXBF_POSITION                     equ 0004h
U1FIFO_TXBF_SIZE                         equ 0001h
U1FIFO_TXBF_LENGTH                       equ 0001h
U1FIFO_TXBF_MASK                         equ 0010h
U1FIFO_TXBE_POSN                         equ 0005h
U1FIFO_TXBE_POSITION                     equ 0005h
U1FIFO_TXBE_SIZE                         equ 0001h
U1FIFO_TXBE_LENGTH                       equ 0001h
U1FIFO_TXBE_MASK                         equ 0020h
U1FIFO_STPMD_POSN                        equ 0006h
U1FIFO_STPMD_POSITION                    equ 0006h
U1FIFO_STPMD_SIZE                        equ 0001h
U1FIFO_STPMD_LENGTH                      equ 0001h
U1FIFO_STPMD_MASK                        equ 0040h
U1FIFO_TXWRE_POSN                        equ 0007h
U1FIFO_TXWRE_POSITION                    equ 0007h
U1FIFO_TXWRE_SIZE                        equ 0001h
U1FIFO_TXWRE_LENGTH                      equ 0001h
U1FIFO_TXWRE_MASK                        equ 0080h
U1FIFO_U1RXBF_POSN                       equ 0000h
U1FIFO_U1RXBF_POSITION                   equ 0000h
U1FIFO_U1RXBF_SIZE                       equ 0001h
U1FIFO_U1RXBF_LENGTH                     equ 0001h
U1FIFO_U1RXBF_MASK                       equ 0001h
U1FIFO_U1RXBE_POSN                       equ 0001h
U1FIFO_U1RXBE_POSITION                   equ 0001h
U1FIFO_U1RXBE_SIZE                       equ 0001h
U1FIFO_U1RXBE_LENGTH                     equ 0001h
U1FIFO_U1RXBE_MASK                       equ 0002h
U1FIFO_U1XON_POSN                        equ 0002h
U1FIFO_U1XON_POSITION                    equ 0002h
U1FIFO_U1XON_SIZE                        equ 0001h
U1FIFO_U1XON_LENGTH                      equ 0001h
U1FIFO_U1XON_MASK                        equ 0004h
U1FIFO_U1RXIDL_POSN                      equ 0003h
U1FIFO_U1RXIDL_POSITION                  equ 0003h
U1FIFO_U1RXIDL_SIZE                      equ 0001h
U1FIFO_U1RXIDL_LENGTH                    equ 0001h
U1FIFO_U1RXIDL_MASK                      equ 0008h
U1FIFO_U1TXBF_POSN                       equ 0004h
U1FIFO_U1TXBF_POSITION                   equ 0004h
U1FIFO_U1TXBF_SIZE                       equ 0001h
U1FIFO_U1TXBF_LENGTH                     equ 0001h
U1FIFO_U1TXBF_MASK                       equ 0010h
U1FIFO_U1TXBE_POSN                       equ 0005h
U1FIFO_U1TXBE_POSITION                   equ 0005h
U1FIFO_U1TXBE_SIZE                       equ 0001h
U1FIFO_U1TXBE_LENGTH                     equ 0001h
U1FIFO_U1TXBE_MASK                       equ 0020h
U1FIFO_U1STPMD_POSN                      equ 0006h
U1FIFO_U1STPMD_POSITION                  equ 0006h
U1FIFO_U1STPMD_SIZE                      equ 0001h
U1FIFO_U1STPMD_LENGTH                    equ 0001h
U1FIFO_U1STPMD_MASK                      equ 0040h
U1FIFO_U1TXWRE_POSN                      equ 0007h
U1FIFO_U1TXWRE_POSITION                  equ 0007h
U1FIFO_U1TXWRE_SIZE                      equ 0001h
U1FIFO_U1TXWRE_LENGTH                    equ 0001h
U1FIFO_U1TXWRE_MASK                      equ 0080h
U1FIFO_U1RCIDL_POSN                      equ 0003h
U1FIFO_U1RCIDL_POSITION                  equ 0003h
U1FIFO_U1RCIDL_SIZE                      equ 0001h
U1FIFO_U1RCIDL_LENGTH                    equ 0001h
U1FIFO_U1RCIDL_MASK                      equ 0008h
U1FIFO_RCIDL_POSN                        equ 0003h
U1FIFO_RCIDL_POSITION                    equ 0003h
U1FIFO_RCIDL_SIZE                        equ 0001h
U1FIFO_RCIDL_LENGTH                      equ 0001h
U1FIFO_RCIDL_MASK                        equ 0008h

// Register: U1UIR
#define U1UIR U1UIR
U1UIR                                    equ 02B1h
// bitfield definitions
U1UIR_ABDIE_POSN                         equ 0002h
U1UIR_ABDIE_POSITION                     equ 0002h
U1UIR_ABDIE_SIZE                         equ 0001h
U1UIR_ABDIE_LENGTH                       equ 0001h
U1UIR_ABDIE_MASK                         equ 0004h
U1UIR_ABDIF_POSN                         equ 0006h
U1UIR_ABDIF_POSITION                     equ 0006h
U1UIR_ABDIF_SIZE                         equ 0001h
U1UIR_ABDIF_LENGTH                       equ 0001h
U1UIR_ABDIF_MASK                         equ 0040h
U1UIR_WUIF_POSN                          equ 0007h
U1UIR_WUIF_POSITION                      equ 0007h
U1UIR_WUIF_SIZE                          equ 0001h
U1UIR_WUIF_LENGTH                        equ 0001h
U1UIR_WUIF_MASK                          equ 0080h
U1UIR_U1ABDIE_POSN                       equ 0002h
U1UIR_U1ABDIE_POSITION                   equ 0002h
U1UIR_U1ABDIE_SIZE                       equ 0001h
U1UIR_U1ABDIE_LENGTH                     equ 0001h
U1UIR_U1ABDIE_MASK                       equ 0004h
U1UIR_U1ABDIF_POSN                       equ 0006h
U1UIR_U1ABDIF_POSITION                   equ 0006h
U1UIR_U1ABDIF_SIZE                       equ 0001h
U1UIR_U1ABDIF_LENGTH                     equ 0001h
U1UIR_U1ABDIF_MASK                       equ 0040h
U1UIR_U1WUIF_POSN                        equ 0007h
U1UIR_U1WUIF_POSITION                    equ 0007h
U1UIR_U1WUIF_SIZE                        equ 0001h
U1UIR_U1WUIF_LENGTH                      equ 0001h
U1UIR_U1WUIF_MASK                        equ 0080h

// Register: U1ERRIR
#define U1ERRIR U1ERRIR
U1ERRIR                                  equ 02B2h
// bitfield definitions
U1ERRIR_TXCIF_POSN                       equ 0000h
U1ERRIR_TXCIF_POSITION                   equ 0000h
U1ERRIR_TXCIF_SIZE                       equ 0001h
U1ERRIR_TXCIF_LENGTH                     equ 0001h
U1ERRIR_TXCIF_MASK                       equ 0001h
U1ERRIR_RXFOIF_POSN                      equ 0001h
U1ERRIR_RXFOIF_POSITION                  equ 0001h
U1ERRIR_RXFOIF_SIZE                      equ 0001h
U1ERRIR_RXFOIF_LENGTH                    equ 0001h
U1ERRIR_RXFOIF_MASK                      equ 0002h
U1ERRIR_RXBKIF_POSN                      equ 0002h
U1ERRIR_RXBKIF_POSITION                  equ 0002h
U1ERRIR_RXBKIF_SIZE                      equ 0001h
U1ERRIR_RXBKIF_LENGTH                    equ 0001h
U1ERRIR_RXBKIF_MASK                      equ 0004h
U1ERRIR_FERIF_POSN                       equ 0003h
U1ERRIR_FERIF_POSITION                   equ 0003h
U1ERRIR_FERIF_SIZE                       equ 0001h
U1ERRIR_FERIF_LENGTH                     equ 0001h
U1ERRIR_FERIF_MASK                       equ 0008h
U1ERRIR_CERIF_POSN                       equ 0004h
U1ERRIR_CERIF_POSITION                   equ 0004h
U1ERRIR_CERIF_SIZE                       equ 0001h
U1ERRIR_CERIF_LENGTH                     equ 0001h
U1ERRIR_CERIF_MASK                       equ 0010h
U1ERRIR_ABDOVF_POSN                      equ 0005h
U1ERRIR_ABDOVF_POSITION                  equ 0005h
U1ERRIR_ABDOVF_SIZE                      equ 0001h
U1ERRIR_ABDOVF_LENGTH                    equ 0001h
U1ERRIR_ABDOVF_MASK                      equ 0020h
U1ERRIR_PERIF_POSN                       equ 0006h
U1ERRIR_PERIF_POSITION                   equ 0006h
U1ERRIR_PERIF_SIZE                       equ 0001h
U1ERRIR_PERIF_LENGTH                     equ 0001h
U1ERRIR_PERIF_MASK                       equ 0040h
U1ERRIR_TXMTIF_POSN                      equ 0007h
U1ERRIR_TXMTIF_POSITION                  equ 0007h
U1ERRIR_TXMTIF_SIZE                      equ 0001h
U1ERRIR_TXMTIF_LENGTH                    equ 0001h
U1ERRIR_TXMTIF_MASK                      equ 0080h
U1ERRIR_U1TXCIF_POSN                     equ 0000h
U1ERRIR_U1TXCIF_POSITION                 equ 0000h
U1ERRIR_U1TXCIF_SIZE                     equ 0001h
U1ERRIR_U1TXCIF_LENGTH                   equ 0001h
U1ERRIR_U1TXCIF_MASK                     equ 0001h
U1ERRIR_U1RXFOIF_POSN                    equ 0001h
U1ERRIR_U1RXFOIF_POSITION                equ 0001h
U1ERRIR_U1RXFOIF_SIZE                    equ 0001h
U1ERRIR_U1RXFOIF_LENGTH                  equ 0001h
U1ERRIR_U1RXFOIF_MASK                    equ 0002h
U1ERRIR_U1RXBKIF_POSN                    equ 0002h
U1ERRIR_U1RXBKIF_POSITION                equ 0002h
U1ERRIR_U1RXBKIF_SIZE                    equ 0001h
U1ERRIR_U1RXBKIF_LENGTH                  equ 0001h
U1ERRIR_U1RXBKIF_MASK                    equ 0004h
U1ERRIR_U1FERIF_POSN                     equ 0003h
U1ERRIR_U1FERIF_POSITION                 equ 0003h
U1ERRIR_U1FERIF_SIZE                     equ 0001h
U1ERRIR_U1FERIF_LENGTH                   equ 0001h
U1ERRIR_U1FERIF_MASK                     equ 0008h
U1ERRIR_U1CERIF_POSN                     equ 0004h
U1ERRIR_U1CERIF_POSITION                 equ 0004h
U1ERRIR_U1CERIF_SIZE                     equ 0001h
U1ERRIR_U1CERIF_LENGTH                   equ 0001h
U1ERRIR_U1CERIF_MASK                     equ 0010h
U1ERRIR_U1ABDOVF_POSN                    equ 0005h
U1ERRIR_U1ABDOVF_POSITION                equ 0005h
U1ERRIR_U1ABDOVF_SIZE                    equ 0001h
U1ERRIR_U1ABDOVF_LENGTH                  equ 0001h
U1ERRIR_U1ABDOVF_MASK                    equ 0020h
U1ERRIR_U1PERIF_POSN                     equ 0006h
U1ERRIR_U1PERIF_POSITION                 equ 0006h
U1ERRIR_U1PERIF_SIZE                     equ 0001h
U1ERRIR_U1PERIF_LENGTH                   equ 0001h
U1ERRIR_U1PERIF_MASK                     equ 0040h
U1ERRIR_U1TXMTIF_POSN                    equ 0007h
U1ERRIR_U1TXMTIF_POSITION                equ 0007h
U1ERRIR_U1TXMTIF_SIZE                    equ 0001h
U1ERRIR_U1TXMTIF_LENGTH                  equ 0001h
U1ERRIR_U1TXMTIF_MASK                    equ 0080h

// Register: U1ERRIE
#define U1ERRIE U1ERRIE
U1ERRIE                                  equ 02B3h
// bitfield definitions
U1ERRIE_TXCIE_POSN                       equ 0000h
U1ERRIE_TXCIE_POSITION                   equ 0000h
U1ERRIE_TXCIE_SIZE                       equ 0001h
U1ERRIE_TXCIE_LENGTH                     equ 0001h
U1ERRIE_TXCIE_MASK                       equ 0001h
U1ERRIE_RXFOIE_POSN                      equ 0001h
U1ERRIE_RXFOIE_POSITION                  equ 0001h
U1ERRIE_RXFOIE_SIZE                      equ 0001h
U1ERRIE_RXFOIE_LENGTH                    equ 0001h
U1ERRIE_RXFOIE_MASK                      equ 0002h
U1ERRIE_RXBKIE_POSN                      equ 0002h
U1ERRIE_RXBKIE_POSITION                  equ 0002h
U1ERRIE_RXBKIE_SIZE                      equ 0001h
U1ERRIE_RXBKIE_LENGTH                    equ 0001h
U1ERRIE_RXBKIE_MASK                      equ 0004h
U1ERRIE_FERIE_POSN                       equ 0003h
U1ERRIE_FERIE_POSITION                   equ 0003h
U1ERRIE_FERIE_SIZE                       equ 0001h
U1ERRIE_FERIE_LENGTH                     equ 0001h
U1ERRIE_FERIE_MASK                       equ 0008h
U1ERRIE_CERIE_POSN                       equ 0004h
U1ERRIE_CERIE_POSITION                   equ 0004h
U1ERRIE_CERIE_SIZE                       equ 0001h
U1ERRIE_CERIE_LENGTH                     equ 0001h
U1ERRIE_CERIE_MASK                       equ 0010h
U1ERRIE_ABDOVE_POSN                      equ 0005h
U1ERRIE_ABDOVE_POSITION                  equ 0005h
U1ERRIE_ABDOVE_SIZE                      equ 0001h
U1ERRIE_ABDOVE_LENGTH                    equ 0001h
U1ERRIE_ABDOVE_MASK                      equ 0020h
U1ERRIE_PERIE_POSN                       equ 0006h
U1ERRIE_PERIE_POSITION                   equ 0006h
U1ERRIE_PERIE_SIZE                       equ 0001h
U1ERRIE_PERIE_LENGTH                     equ 0001h
U1ERRIE_PERIE_MASK                       equ 0040h
U1ERRIE_TXMTIE_POSN                      equ 0007h
U1ERRIE_TXMTIE_POSITION                  equ 0007h
U1ERRIE_TXMTIE_SIZE                      equ 0001h
U1ERRIE_TXMTIE_LENGTH                    equ 0001h
U1ERRIE_TXMTIE_MASK                      equ 0080h
U1ERRIE_U1TXCIE_POSN                     equ 0000h
U1ERRIE_U1TXCIE_POSITION                 equ 0000h
U1ERRIE_U1TXCIE_SIZE                     equ 0001h
U1ERRIE_U1TXCIE_LENGTH                   equ 0001h
U1ERRIE_U1TXCIE_MASK                     equ 0001h
U1ERRIE_U1RXFOIE_POSN                    equ 0001h
U1ERRIE_U1RXFOIE_POSITION                equ 0001h
U1ERRIE_U1RXFOIE_SIZE                    equ 0001h
U1ERRIE_U1RXFOIE_LENGTH                  equ 0001h
U1ERRIE_U1RXFOIE_MASK                    equ 0002h
U1ERRIE_U1RXBKIE_POSN                    equ 0002h
U1ERRIE_U1RXBKIE_POSITION                equ 0002h
U1ERRIE_U1RXBKIE_SIZE                    equ 0001h
U1ERRIE_U1RXBKIE_LENGTH                  equ 0001h
U1ERRIE_U1RXBKIE_MASK                    equ 0004h
U1ERRIE_U1FERIE_POSN                     equ 0003h
U1ERRIE_U1FERIE_POSITION                 equ 0003h
U1ERRIE_U1FERIE_SIZE                     equ 0001h
U1ERRIE_U1FERIE_LENGTH                   equ 0001h
U1ERRIE_U1FERIE_MASK                     equ 0008h
U1ERRIE_U1CERIE_POSN                     equ 0004h
U1ERRIE_U1CERIE_POSITION                 equ 0004h
U1ERRIE_U1CERIE_SIZE                     equ 0001h
U1ERRIE_U1CERIE_LENGTH                   equ 0001h
U1ERRIE_U1CERIE_MASK                     equ 0010h
U1ERRIE_U1ABDOVE_POSN                    equ 0005h
U1ERRIE_U1ABDOVE_POSITION                equ 0005h
U1ERRIE_U1ABDOVE_SIZE                    equ 0001h
U1ERRIE_U1ABDOVE_LENGTH                  equ 0001h
U1ERRIE_U1ABDOVE_MASK                    equ 0020h
U1ERRIE_U1PERIE_POSN                     equ 0006h
U1ERRIE_U1PERIE_POSITION                 equ 0006h
U1ERRIE_U1PERIE_SIZE                     equ 0001h
U1ERRIE_U1PERIE_LENGTH                   equ 0001h
U1ERRIE_U1PERIE_MASK                     equ 0040h
U1ERRIE_U1TXMTIE_POSN                    equ 0007h
U1ERRIE_U1TXMTIE_POSITION                equ 0007h
U1ERRIE_U1TXMTIE_SIZE                    equ 0001h
U1ERRIE_U1TXMTIE_LENGTH                  equ 0001h
U1ERRIE_U1TXMTIE_MASK                    equ 0080h

// Register: U2RXB
#define U2RXB U2RXB
U2RXB                                    equ 02B4h
// bitfield definitions
U2RXB_RXB_POSN                           equ 0000h
U2RXB_RXB_POSITION                       equ 0000h
U2RXB_RXB_SIZE                           equ 0008h
U2RXB_RXB_LENGTH                         equ 0008h
U2RXB_RXB_MASK                           equ 00FFh

// Register: U2TXB
#define U2TXB U2TXB
U2TXB                                    equ 02B6h
// bitfield definitions
U2TXB_TXB_POSN                           equ 0000h
U2TXB_TXB_POSITION                       equ 0000h
U2TXB_TXB_SIZE                           equ 0008h
U2TXB_TXB_LENGTH                         equ 0008h
U2TXB_TXB_MASK                           equ 00FFh

// Register: U2P1
#define U2P1 U2P1
U2P1                                     equ 02B8h

// Register: U2P1L
#define U2P1L U2P1L
U2P1L                                    equ 02B8h
// bitfield definitions
U2P1L_P1L_POSN                           equ 0000h
U2P1L_P1L_POSITION                       equ 0000h
U2P1L_P1L_SIZE                           equ 0008h
U2P1L_P1L_LENGTH                         equ 0008h
U2P1L_P1L_MASK                           equ 00FFh

// Register: U2P2
#define U2P2 U2P2
U2P2                                     equ 02BAh

// Register: U2P2L
#define U2P2L U2P2L
U2P2L                                    equ 02BAh
// bitfield definitions
U2P2L_P2L_POSN                           equ 0000h
U2P2L_P2L_POSITION                       equ 0000h
U2P2L_P2L_SIZE                           equ 0008h
U2P2L_P2L_LENGTH                         equ 0008h
U2P2L_P2L_MASK                           equ 00FFh

// Register: U2P3
#define U2P3 U2P3
U2P3                                     equ 02BCh

// Register: U2P3L
#define U2P3L U2P3L
U2P3L                                    equ 02BCh
// bitfield definitions
U2P3L_P3L_POSN                           equ 0000h
U2P3L_P3L_POSITION                       equ 0000h
U2P3L_P3L_SIZE                           equ 0008h
U2P3L_P3L_LENGTH                         equ 0008h
U2P3L_P3L_MASK                           equ 00FFh

// Register: U2CON0
#define U2CON0 U2CON0
U2CON0                                   equ 02BEh
// bitfield definitions
U2CON0_MODE0_POSN                        equ 0000h
U2CON0_MODE0_POSITION                    equ 0000h
U2CON0_MODE0_SIZE                        equ 0001h
U2CON0_MODE0_LENGTH                      equ 0001h
U2CON0_MODE0_MASK                        equ 0001h
U2CON0_MODE1_POSN                        equ 0001h
U2CON0_MODE1_POSITION                    equ 0001h
U2CON0_MODE1_SIZE                        equ 0001h
U2CON0_MODE1_LENGTH                      equ 0001h
U2CON0_MODE1_MASK                        equ 0002h
U2CON0_MODE2_POSN                        equ 0002h
U2CON0_MODE2_POSITION                    equ 0002h
U2CON0_MODE2_SIZE                        equ 0001h
U2CON0_MODE2_LENGTH                      equ 0001h
U2CON0_MODE2_MASK                        equ 0004h
U2CON0_U2MODE_POSN                       equ 0000h
U2CON0_U2MODE_POSITION                   equ 0000h
U2CON0_U2MODE_SIZE                       equ 0004h
U2CON0_U2MODE_LENGTH                     equ 0004h
U2CON0_U2MODE_MASK                       equ 000Fh
U2CON0_U2RXEN_POSN                       equ 0004h
U2CON0_U2RXEN_POSITION                   equ 0004h
U2CON0_U2RXEN_SIZE                       equ 0001h
U2CON0_U2RXEN_LENGTH                     equ 0001h
U2CON0_U2RXEN_MASK                       equ 0010h
U2CON0_U2TXEN_POSN                       equ 0005h
U2CON0_U2TXEN_POSITION                   equ 0005h
U2CON0_U2TXEN_SIZE                       equ 0001h
U2CON0_U2TXEN_LENGTH                     equ 0001h
U2CON0_U2TXEN_MASK                       equ 0020h
U2CON0_U2ABDEN_POSN                      equ 0006h
U2CON0_U2ABDEN_POSITION                  equ 0006h
U2CON0_U2ABDEN_SIZE                      equ 0001h
U2CON0_U2ABDEN_LENGTH                    equ 0001h
U2CON0_U2ABDEN_MASK                      equ 0040h
U2CON0_U2BRGS_POSN                       equ 0007h
U2CON0_U2BRGS_POSITION                   equ 0007h
U2CON0_U2BRGS_SIZE                       equ 0001h
U2CON0_U2BRGS_LENGTH                     equ 0001h
U2CON0_U2BRGS_MASK                       equ 0080h
U2CON0_U2MODE0_POSN                      equ 0000h
U2CON0_U2MODE0_POSITION                  equ 0000h
U2CON0_U2MODE0_SIZE                      equ 0001h
U2CON0_U2MODE0_LENGTH                    equ 0001h
U2CON0_U2MODE0_MASK                      equ 0001h
U2CON0_U2MODE1_POSN                      equ 0001h
U2CON0_U2MODE1_POSITION                  equ 0001h
U2CON0_U2MODE1_SIZE                      equ 0001h
U2CON0_U2MODE1_LENGTH                    equ 0001h
U2CON0_U2MODE1_MASK                      equ 0002h
U2CON0_U2MODE2_POSN                      equ 0002h
U2CON0_U2MODE2_POSITION                  equ 0002h
U2CON0_U2MODE2_SIZE                      equ 0001h
U2CON0_U2MODE2_LENGTH                    equ 0001h
U2CON0_U2MODE2_MASK                      equ 0004h
U2CON0_MODE_POSN                         equ 0000h
U2CON0_MODE_POSITION                     equ 0000h
U2CON0_MODE_SIZE                         equ 0004h
U2CON0_MODE_LENGTH                       equ 0004h
U2CON0_MODE_MASK                         equ 000Fh
U2CON0_RXEN_POSN                         equ 0004h
U2CON0_RXEN_POSITION                     equ 0004h
U2CON0_RXEN_SIZE                         equ 0001h
U2CON0_RXEN_LENGTH                       equ 0001h
U2CON0_RXEN_MASK                         equ 0010h
U2CON0_TXEN_POSN                         equ 0005h
U2CON0_TXEN_POSITION                     equ 0005h
U2CON0_TXEN_SIZE                         equ 0001h
U2CON0_TXEN_LENGTH                       equ 0001h
U2CON0_TXEN_MASK                         equ 0020h
U2CON0_ABDEN_POSN                        equ 0006h
U2CON0_ABDEN_POSITION                    equ 0006h
U2CON0_ABDEN_SIZE                        equ 0001h
U2CON0_ABDEN_LENGTH                      equ 0001h
U2CON0_ABDEN_MASK                        equ 0040h
U2CON0_BRGS_POSN                         equ 0007h
U2CON0_BRGS_POSITION                     equ 0007h
U2CON0_BRGS_SIZE                         equ 0001h
U2CON0_BRGS_LENGTH                       equ 0001h
U2CON0_BRGS_MASK                         equ 0080h

// Register: U2CON1
#define U2CON1 U2CON1
U2CON1                                   equ 02BFh
// bitfield definitions
U2CON1_SENDB_POSN                        equ 0000h
U2CON1_SENDB_POSITION                    equ 0000h
U2CON1_SENDB_SIZE                        equ 0001h
U2CON1_SENDB_LENGTH                      equ 0001h
U2CON1_SENDB_MASK                        equ 0001h
U2CON1_BRKOVR_POSN                       equ 0001h
U2CON1_BRKOVR_POSITION                   equ 0001h
U2CON1_BRKOVR_SIZE                       equ 0001h
U2CON1_BRKOVR_LENGTH                     equ 0001h
U2CON1_BRKOVR_MASK                       equ 0002h
U2CON1_RXBIMD_POSN                       equ 0003h
U2CON1_RXBIMD_POSITION                   equ 0003h
U2CON1_RXBIMD_SIZE                       equ 0001h
U2CON1_RXBIMD_LENGTH                     equ 0001h
U2CON1_RXBIMD_MASK                       equ 0008h
U2CON1_WUE_POSN                          equ 0004h
U2CON1_WUE_POSITION                      equ 0004h
U2CON1_WUE_SIZE                          equ 0001h
U2CON1_WUE_LENGTH                        equ 0001h
U2CON1_WUE_MASK                          equ 0010h
U2CON1_ON_POSN                           equ 0007h
U2CON1_ON_POSITION                       equ 0007h
U2CON1_ON_SIZE                           equ 0001h
U2CON1_ON_LENGTH                         equ 0001h
U2CON1_ON_MASK                           equ 0080h
U2CON1_U2SENDB_POSN                      equ 0000h
U2CON1_U2SENDB_POSITION                  equ 0000h
U2CON1_U2SENDB_SIZE                      equ 0001h
U2CON1_U2SENDB_LENGTH                    equ 0001h
U2CON1_U2SENDB_MASK                      equ 0001h
U2CON1_U2BRKOVR_POSN                     equ 0001h
U2CON1_U2BRKOVR_POSITION                 equ 0001h
U2CON1_U2BRKOVR_SIZE                     equ 0001h
U2CON1_U2BRKOVR_LENGTH                   equ 0001h
U2CON1_U2BRKOVR_MASK                     equ 0002h
U2CON1_U2RXBIMD_POSN                     equ 0003h
U2CON1_U2RXBIMD_POSITION                 equ 0003h
U2CON1_U2RXBIMD_SIZE                     equ 0001h
U2CON1_U2RXBIMD_LENGTH                   equ 0001h
U2CON1_U2RXBIMD_MASK                     equ 0008h
U2CON1_U2WUE_POSN                        equ 0004h
U2CON1_U2WUE_POSITION                    equ 0004h
U2CON1_U2WUE_SIZE                        equ 0001h
U2CON1_U2WUE_LENGTH                      equ 0001h
U2CON1_U2WUE_MASK                        equ 0010h
U2CON1_U2ON_POSN                         equ 0007h
U2CON1_U2ON_POSITION                     equ 0007h
U2CON1_U2ON_SIZE                         equ 0001h
U2CON1_U2ON_LENGTH                       equ 0001h
U2CON1_U2ON_MASK                         equ 0080h

// Register: U2CON2
#define U2CON2 U2CON2
U2CON2                                   equ 02C0h
// bitfield definitions
U2CON2_FLO_POSN                          equ 0000h
U2CON2_FLO_POSITION                      equ 0000h
U2CON2_FLO_SIZE                          equ 0002h
U2CON2_FLO_LENGTH                        equ 0002h
U2CON2_FLO_MASK                          equ 0003h
U2CON2_TXPOL_POSN                        equ 0002h
U2CON2_TXPOL_POSITION                    equ 0002h
U2CON2_TXPOL_SIZE                        equ 0001h
U2CON2_TXPOL_LENGTH                      equ 0001h
U2CON2_TXPOL_MASK                        equ 0004h
U2CON2_STP_POSN                          equ 0004h
U2CON2_STP_POSITION                      equ 0004h
U2CON2_STP_SIZE                          equ 0002h
U2CON2_STP_LENGTH                        equ 0002h
U2CON2_STP_MASK                          equ 0030h
U2CON2_RXPOL_POSN                        equ 0006h
U2CON2_RXPOL_POSITION                    equ 0006h
U2CON2_RXPOL_SIZE                        equ 0001h
U2CON2_RXPOL_LENGTH                      equ 0001h
U2CON2_RXPOL_MASK                        equ 0040h
U2CON2_RUNOVF_POSN                       equ 0007h
U2CON2_RUNOVF_POSITION                   equ 0007h
U2CON2_RUNOVF_SIZE                       equ 0001h
U2CON2_RUNOVF_LENGTH                     equ 0001h
U2CON2_RUNOVF_MASK                       equ 0080h
U2CON2_FLO0_POSN                         equ 0000h
U2CON2_FLO0_POSITION                     equ 0000h
U2CON2_FLO0_SIZE                         equ 0001h
U2CON2_FLO0_LENGTH                       equ 0001h
U2CON2_FLO0_MASK                         equ 0001h
U2CON2_FLO1_POSN                         equ 0001h
U2CON2_FLO1_POSITION                     equ 0001h
U2CON2_FLO1_SIZE                         equ 0001h
U2CON2_FLO1_LENGTH                       equ 0001h
U2CON2_FLO1_MASK                         equ 0002h
U2CON2_STP0_POSN                         equ 0004h
U2CON2_STP0_POSITION                     equ 0004h
U2CON2_STP0_SIZE                         equ 0001h
U2CON2_STP0_LENGTH                       equ 0001h
U2CON2_STP0_MASK                         equ 0010h
U2CON2_STP1_POSN                         equ 0005h
U2CON2_STP1_POSITION                     equ 0005h
U2CON2_STP1_SIZE                         equ 0001h
U2CON2_STP1_LENGTH                       equ 0001h
U2CON2_STP1_MASK                         equ 0020h
U2CON2_U2FLO_POSN                        equ 0000h
U2CON2_U2FLO_POSITION                    equ 0000h
U2CON2_U2FLO_SIZE                        equ 0002h
U2CON2_U2FLO_LENGTH                      equ 0002h
U2CON2_U2FLO_MASK                        equ 0003h
U2CON2_U2TXPOL_POSN                      equ 0002h
U2CON2_U2TXPOL_POSITION                  equ 0002h
U2CON2_U2TXPOL_SIZE                      equ 0001h
U2CON2_U2TXPOL_LENGTH                    equ 0001h
U2CON2_U2TXPOL_MASK                      equ 0004h
U2CON2_U2STP_POSN                        equ 0004h
U2CON2_U2STP_POSITION                    equ 0004h
U2CON2_U2STP_SIZE                        equ 0002h
U2CON2_U2STP_LENGTH                      equ 0002h
U2CON2_U2STP_MASK                        equ 0030h
U2CON2_U2RXPOL_POSN                      equ 0006h
U2CON2_U2RXPOL_POSITION                  equ 0006h
U2CON2_U2RXPOL_SIZE                      equ 0001h
U2CON2_U2RXPOL_LENGTH                    equ 0001h
U2CON2_U2RXPOL_MASK                      equ 0040h
U2CON2_U2RUNOVF_POSN                     equ 0007h
U2CON2_U2RUNOVF_POSITION                 equ 0007h
U2CON2_U2RUNOVF_SIZE                     equ 0001h
U2CON2_U2RUNOVF_LENGTH                   equ 0001h
U2CON2_U2RUNOVF_MASK                     equ 0080h
U2CON2_U2FLO0_POSN                       equ 0000h
U2CON2_U2FLO0_POSITION                   equ 0000h
U2CON2_U2FLO0_SIZE                       equ 0001h
U2CON2_U2FLO0_LENGTH                     equ 0001h
U2CON2_U2FLO0_MASK                       equ 0001h
U2CON2_U2FLO1_POSN                       equ 0001h
U2CON2_U2FLO1_POSITION                   equ 0001h
U2CON2_U2FLO1_SIZE                       equ 0001h
U2CON2_U2FLO1_LENGTH                     equ 0001h
U2CON2_U2FLO1_MASK                       equ 0002h
U2CON2_U2STP0_POSN                       equ 0004h
U2CON2_U2STP0_POSITION                   equ 0004h
U2CON2_U2STP0_SIZE                       equ 0001h
U2CON2_U2STP0_LENGTH                     equ 0001h
U2CON2_U2STP0_MASK                       equ 0010h
U2CON2_U2STP1_POSN                       equ 0005h
U2CON2_U2STP1_POSITION                   equ 0005h
U2CON2_U2STP1_SIZE                       equ 0001h
U2CON2_U2STP1_LENGTH                     equ 0001h
U2CON2_U2STP1_MASK                       equ 0020h

// Register: U2BRG
#define U2BRG U2BRG
U2BRG                                    equ 02C1h

// Register: U2BRGL
#define U2BRGL U2BRGL
U2BRGL                                   equ 02C1h
// bitfield definitions
U2BRGL_BRGL_POSN                         equ 0000h
U2BRGL_BRGL_POSITION                     equ 0000h
U2BRGL_BRGL_SIZE                         equ 0008h
U2BRGL_BRGL_LENGTH                       equ 0008h
U2BRGL_BRGL_MASK                         equ 00FFh

// Register: U2BRGH
#define U2BRGH U2BRGH
U2BRGH                                   equ 02C2h
// bitfield definitions
U2BRGH_BRGH_POSN                         equ 0000h
U2BRGH_BRGH_POSITION                     equ 0000h
U2BRGH_BRGH_SIZE                         equ 0008h
U2BRGH_BRGH_LENGTH                       equ 0008h
U2BRGH_BRGH_MASK                         equ 00FFh

// Register: U2FIFO
#define U2FIFO U2FIFO
U2FIFO                                   equ 02C3h
// bitfield definitions
U2FIFO_RXBF_POSN                         equ 0000h
U2FIFO_RXBF_POSITION                     equ 0000h
U2FIFO_RXBF_SIZE                         equ 0001h
U2FIFO_RXBF_LENGTH                       equ 0001h
U2FIFO_RXBF_MASK                         equ 0001h
U2FIFO_RXBE_POSN                         equ 0001h
U2FIFO_RXBE_POSITION                     equ 0001h
U2FIFO_RXBE_SIZE                         equ 0001h
U2FIFO_RXBE_LENGTH                       equ 0001h
U2FIFO_RXBE_MASK                         equ 0002h
U2FIFO_XON_POSN                          equ 0002h
U2FIFO_XON_POSITION                      equ 0002h
U2FIFO_XON_SIZE                          equ 0001h
U2FIFO_XON_LENGTH                        equ 0001h
U2FIFO_XON_MASK                          equ 0004h
U2FIFO_RXIDL_POSN                        equ 0003h
U2FIFO_RXIDL_POSITION                    equ 0003h
U2FIFO_RXIDL_SIZE                        equ 0001h
U2FIFO_RXIDL_LENGTH                      equ 0001h
U2FIFO_RXIDL_MASK                        equ 0008h
U2FIFO_TXBF_POSN                         equ 0004h
U2FIFO_TXBF_POSITION                     equ 0004h
U2FIFO_TXBF_SIZE                         equ 0001h
U2FIFO_TXBF_LENGTH                       equ 0001h
U2FIFO_TXBF_MASK                         equ 0010h
U2FIFO_TXBE_POSN                         equ 0005h
U2FIFO_TXBE_POSITION                     equ 0005h
U2FIFO_TXBE_SIZE                         equ 0001h
U2FIFO_TXBE_LENGTH                       equ 0001h
U2FIFO_TXBE_MASK                         equ 0020h
U2FIFO_STPMD_POSN                        equ 0006h
U2FIFO_STPMD_POSITION                    equ 0006h
U2FIFO_STPMD_SIZE                        equ 0001h
U2FIFO_STPMD_LENGTH                      equ 0001h
U2FIFO_STPMD_MASK                        equ 0040h
U2FIFO_TXWRE_POSN                        equ 0007h
U2FIFO_TXWRE_POSITION                    equ 0007h
U2FIFO_TXWRE_SIZE                        equ 0001h
U2FIFO_TXWRE_LENGTH                      equ 0001h
U2FIFO_TXWRE_MASK                        equ 0080h
U2FIFO_U2RXBF_POSN                       equ 0000h
U2FIFO_U2RXBF_POSITION                   equ 0000h
U2FIFO_U2RXBF_SIZE                       equ 0001h
U2FIFO_U2RXBF_LENGTH                     equ 0001h
U2FIFO_U2RXBF_MASK                       equ 0001h
U2FIFO_U2RXBE_POSN                       equ 0001h
U2FIFO_U2RXBE_POSITION                   equ 0001h
U2FIFO_U2RXBE_SIZE                       equ 0001h
U2FIFO_U2RXBE_LENGTH                     equ 0001h
U2FIFO_U2RXBE_MASK                       equ 0002h
U2FIFO_U2XON_POSN                        equ 0002h
U2FIFO_U2XON_POSITION                    equ 0002h
U2FIFO_U2XON_SIZE                        equ 0001h
U2FIFO_U2XON_LENGTH                      equ 0001h
U2FIFO_U2XON_MASK                        equ 0004h
U2FIFO_U2RXIDL_POSN                      equ 0003h
U2FIFO_U2RXIDL_POSITION                  equ 0003h
U2FIFO_U2RXIDL_SIZE                      equ 0001h
U2FIFO_U2RXIDL_LENGTH                    equ 0001h
U2FIFO_U2RXIDL_MASK                      equ 0008h
U2FIFO_U2TXBF_POSN                       equ 0004h
U2FIFO_U2TXBF_POSITION                   equ 0004h
U2FIFO_U2TXBF_SIZE                       equ 0001h
U2FIFO_U2TXBF_LENGTH                     equ 0001h
U2FIFO_U2TXBF_MASK                       equ 0010h
U2FIFO_U2TXBE_POSN                       equ 0005h
U2FIFO_U2TXBE_POSITION                   equ 0005h
U2FIFO_U2TXBE_SIZE                       equ 0001h
U2FIFO_U2TXBE_LENGTH                     equ 0001h
U2FIFO_U2TXBE_MASK                       equ 0020h
U2FIFO_U2STPMD_POSN                      equ 0006h
U2FIFO_U2STPMD_POSITION                  equ 0006h
U2FIFO_U2STPMD_SIZE                      equ 0001h
U2FIFO_U2STPMD_LENGTH                    equ 0001h
U2FIFO_U2STPMD_MASK                      equ 0040h
U2FIFO_U2TXWRE_POSN                      equ 0007h
U2FIFO_U2TXWRE_POSITION                  equ 0007h
U2FIFO_U2TXWRE_SIZE                      equ 0001h
U2FIFO_U2TXWRE_LENGTH                    equ 0001h
U2FIFO_U2TXWRE_MASK                      equ 0080h
U2FIFO_U2RCIDL_POSN                      equ 0003h
U2FIFO_U2RCIDL_POSITION                  equ 0003h
U2FIFO_U2RCIDL_SIZE                      equ 0001h
U2FIFO_U2RCIDL_LENGTH                    equ 0001h
U2FIFO_U2RCIDL_MASK                      equ 0008h
U2FIFO_RCIDL_POSN                        equ 0003h
U2FIFO_RCIDL_POSITION                    equ 0003h
U2FIFO_RCIDL_SIZE                        equ 0001h
U2FIFO_RCIDL_LENGTH                      equ 0001h
U2FIFO_RCIDL_MASK                        equ 0008h

// Register: U2UIR
#define U2UIR U2UIR
U2UIR                                    equ 02C4h
// bitfield definitions
U2UIR_ABDIE_POSN                         equ 0002h
U2UIR_ABDIE_POSITION                     equ 0002h
U2UIR_ABDIE_SIZE                         equ 0001h
U2UIR_ABDIE_LENGTH                       equ 0001h
U2UIR_ABDIE_MASK                         equ 0004h
U2UIR_ABDIF_POSN                         equ 0006h
U2UIR_ABDIF_POSITION                     equ 0006h
U2UIR_ABDIF_SIZE                         equ 0001h
U2UIR_ABDIF_LENGTH                       equ 0001h
U2UIR_ABDIF_MASK                         equ 0040h
U2UIR_WUIF_POSN                          equ 0007h
U2UIR_WUIF_POSITION                      equ 0007h
U2UIR_WUIF_SIZE                          equ 0001h
U2UIR_WUIF_LENGTH                        equ 0001h
U2UIR_WUIF_MASK                          equ 0080h
U2UIR_U2ABDIE_POSN                       equ 0002h
U2UIR_U2ABDIE_POSITION                   equ 0002h
U2UIR_U2ABDIE_SIZE                       equ 0001h
U2UIR_U2ABDIE_LENGTH                     equ 0001h
U2UIR_U2ABDIE_MASK                       equ 0004h
U2UIR_U2ABDIF_POSN                       equ 0006h
U2UIR_U2ABDIF_POSITION                   equ 0006h
U2UIR_U2ABDIF_SIZE                       equ 0001h
U2UIR_U2ABDIF_LENGTH                     equ 0001h
U2UIR_U2ABDIF_MASK                       equ 0040h
U2UIR_U2WUIF_POSN                        equ 0007h
U2UIR_U2WUIF_POSITION                    equ 0007h
U2UIR_U2WUIF_SIZE                        equ 0001h
U2UIR_U2WUIF_LENGTH                      equ 0001h
U2UIR_U2WUIF_MASK                        equ 0080h

// Register: U2ERRIR
#define U2ERRIR U2ERRIR
U2ERRIR                                  equ 02C5h
// bitfield definitions
U2ERRIR_TXCIF_POSN                       equ 0000h
U2ERRIR_TXCIF_POSITION                   equ 0000h
U2ERRIR_TXCIF_SIZE                       equ 0001h
U2ERRIR_TXCIF_LENGTH                     equ 0001h
U2ERRIR_TXCIF_MASK                       equ 0001h
U2ERRIR_RXFOIF_POSN                      equ 0001h
U2ERRIR_RXFOIF_POSITION                  equ 0001h
U2ERRIR_RXFOIF_SIZE                      equ 0001h
U2ERRIR_RXFOIF_LENGTH                    equ 0001h
U2ERRIR_RXFOIF_MASK                      equ 0002h
U2ERRIR_RXBKIF_POSN                      equ 0002h
U2ERRIR_RXBKIF_POSITION                  equ 0002h
U2ERRIR_RXBKIF_SIZE                      equ 0001h
U2ERRIR_RXBKIF_LENGTH                    equ 0001h
U2ERRIR_RXBKIF_MASK                      equ 0004h
U2ERRIR_FERIF_POSN                       equ 0003h
U2ERRIR_FERIF_POSITION                   equ 0003h
U2ERRIR_FERIF_SIZE                       equ 0001h
U2ERRIR_FERIF_LENGTH                     equ 0001h
U2ERRIR_FERIF_MASK                       equ 0008h
U2ERRIR_CERIF_POSN                       equ 0004h
U2ERRIR_CERIF_POSITION                   equ 0004h
U2ERRIR_CERIF_SIZE                       equ 0001h
U2ERRIR_CERIF_LENGTH                     equ 0001h
U2ERRIR_CERIF_MASK                       equ 0010h
U2ERRIR_ABDOVF_POSN                      equ 0005h
U2ERRIR_ABDOVF_POSITION                  equ 0005h
U2ERRIR_ABDOVF_SIZE                      equ 0001h
U2ERRIR_ABDOVF_LENGTH                    equ 0001h
U2ERRIR_ABDOVF_MASK                      equ 0020h
U2ERRIR_PERIF_POSN                       equ 0006h
U2ERRIR_PERIF_POSITION                   equ 0006h
U2ERRIR_PERIF_SIZE                       equ 0001h
U2ERRIR_PERIF_LENGTH                     equ 0001h
U2ERRIR_PERIF_MASK                       equ 0040h
U2ERRIR_TXMTIF_POSN                      equ 0007h
U2ERRIR_TXMTIF_POSITION                  equ 0007h
U2ERRIR_TXMTIF_SIZE                      equ 0001h
U2ERRIR_TXMTIF_LENGTH                    equ 0001h
U2ERRIR_TXMTIF_MASK                      equ 0080h
U2ERRIR_U2TXCIF_POSN                     equ 0000h
U2ERRIR_U2TXCIF_POSITION                 equ 0000h
U2ERRIR_U2TXCIF_SIZE                     equ 0001h
U2ERRIR_U2TXCIF_LENGTH                   equ 0001h
U2ERRIR_U2TXCIF_MASK                     equ 0001h
U2ERRIR_U2RXFOIF_POSN                    equ 0001h
U2ERRIR_U2RXFOIF_POSITION                equ 0001h
U2ERRIR_U2RXFOIF_SIZE                    equ 0001h
U2ERRIR_U2RXFOIF_LENGTH                  equ 0001h
U2ERRIR_U2RXFOIF_MASK                    equ 0002h
U2ERRIR_U2RXBKIF_POSN                    equ 0002h
U2ERRIR_U2RXBKIF_POSITION                equ 0002h
U2ERRIR_U2RXBKIF_SIZE                    equ 0001h
U2ERRIR_U2RXBKIF_LENGTH                  equ 0001h
U2ERRIR_U2RXBKIF_MASK                    equ 0004h
U2ERRIR_U2FERIF_POSN                     equ 0003h
U2ERRIR_U2FERIF_POSITION                 equ 0003h
U2ERRIR_U2FERIF_SIZE                     equ 0001h
U2ERRIR_U2FERIF_LENGTH                   equ 0001h
U2ERRIR_U2FERIF_MASK                     equ 0008h
U2ERRIR_U2CERIF_POSN                     equ 0004h
U2ERRIR_U2CERIF_POSITION                 equ 0004h
U2ERRIR_U2CERIF_SIZE                     equ 0001h
U2ERRIR_U2CERIF_LENGTH                   equ 0001h
U2ERRIR_U2CERIF_MASK                     equ 0010h
U2ERRIR_U2ABDOVF_POSN                    equ 0005h
U2ERRIR_U2ABDOVF_POSITION                equ 0005h
U2ERRIR_U2ABDOVF_SIZE                    equ 0001h
U2ERRIR_U2ABDOVF_LENGTH                  equ 0001h
U2ERRIR_U2ABDOVF_MASK                    equ 0020h
U2ERRIR_U2PERIF_POSN                     equ 0006h
U2ERRIR_U2PERIF_POSITION                 equ 0006h
U2ERRIR_U2PERIF_SIZE                     equ 0001h
U2ERRIR_U2PERIF_LENGTH                   equ 0001h
U2ERRIR_U2PERIF_MASK                     equ 0040h
U2ERRIR_U2TXMTIF_POSN                    equ 0007h
U2ERRIR_U2TXMTIF_POSITION                equ 0007h
U2ERRIR_U2TXMTIF_SIZE                    equ 0001h
U2ERRIR_U2TXMTIF_LENGTH                  equ 0001h
U2ERRIR_U2TXMTIF_MASK                    equ 0080h

// Register: U2ERRIE
#define U2ERRIE U2ERRIE
U2ERRIE                                  equ 02C6h
// bitfield definitions
U2ERRIE_TXCIE_POSN                       equ 0000h
U2ERRIE_TXCIE_POSITION                   equ 0000h
U2ERRIE_TXCIE_SIZE                       equ 0001h
U2ERRIE_TXCIE_LENGTH                     equ 0001h
U2ERRIE_TXCIE_MASK                       equ 0001h
U2ERRIE_RXFOIE_POSN                      equ 0001h
U2ERRIE_RXFOIE_POSITION                  equ 0001h
U2ERRIE_RXFOIE_SIZE                      equ 0001h
U2ERRIE_RXFOIE_LENGTH                    equ 0001h
U2ERRIE_RXFOIE_MASK                      equ 0002h
U2ERRIE_RXBKIE_POSN                      equ 0002h
U2ERRIE_RXBKIE_POSITION                  equ 0002h
U2ERRIE_RXBKIE_SIZE                      equ 0001h
U2ERRIE_RXBKIE_LENGTH                    equ 0001h
U2ERRIE_RXBKIE_MASK                      equ 0004h
U2ERRIE_FERIE_POSN                       equ 0003h
U2ERRIE_FERIE_POSITION                   equ 0003h
U2ERRIE_FERIE_SIZE                       equ 0001h
U2ERRIE_FERIE_LENGTH                     equ 0001h
U2ERRIE_FERIE_MASK                       equ 0008h
U2ERRIE_CERIE_POSN                       equ 0004h
U2ERRIE_CERIE_POSITION                   equ 0004h
U2ERRIE_CERIE_SIZE                       equ 0001h
U2ERRIE_CERIE_LENGTH                     equ 0001h
U2ERRIE_CERIE_MASK                       equ 0010h
U2ERRIE_ABDOVE_POSN                      equ 0005h
U2ERRIE_ABDOVE_POSITION                  equ 0005h
U2ERRIE_ABDOVE_SIZE                      equ 0001h
U2ERRIE_ABDOVE_LENGTH                    equ 0001h
U2ERRIE_ABDOVE_MASK                      equ 0020h
U2ERRIE_PERIE_POSN                       equ 0006h
U2ERRIE_PERIE_POSITION                   equ 0006h
U2ERRIE_PERIE_SIZE                       equ 0001h
U2ERRIE_PERIE_LENGTH                     equ 0001h
U2ERRIE_PERIE_MASK                       equ 0040h
U2ERRIE_TXMTIE_POSN                      equ 0007h
U2ERRIE_TXMTIE_POSITION                  equ 0007h
U2ERRIE_TXMTIE_SIZE                      equ 0001h
U2ERRIE_TXMTIE_LENGTH                    equ 0001h
U2ERRIE_TXMTIE_MASK                      equ 0080h
U2ERRIE_U2TXCIE_POSN                     equ 0000h
U2ERRIE_U2TXCIE_POSITION                 equ 0000h
U2ERRIE_U2TXCIE_SIZE                     equ 0001h
U2ERRIE_U2TXCIE_LENGTH                   equ 0001h
U2ERRIE_U2TXCIE_MASK                     equ 0001h
U2ERRIE_U2RXFOIE_POSN                    equ 0001h
U2ERRIE_U2RXFOIE_POSITION                equ 0001h
U2ERRIE_U2RXFOIE_SIZE                    equ 0001h
U2ERRIE_U2RXFOIE_LENGTH                  equ 0001h
U2ERRIE_U2RXFOIE_MASK                    equ 0002h
U2ERRIE_U2RXBKIE_POSN                    equ 0002h
U2ERRIE_U2RXBKIE_POSITION                equ 0002h
U2ERRIE_U2RXBKIE_SIZE                    equ 0001h
U2ERRIE_U2RXBKIE_LENGTH                  equ 0001h
U2ERRIE_U2RXBKIE_MASK                    equ 0004h
U2ERRIE_U2FERIE_POSN                     equ 0003h
U2ERRIE_U2FERIE_POSITION                 equ 0003h
U2ERRIE_U2FERIE_SIZE                     equ 0001h
U2ERRIE_U2FERIE_LENGTH                   equ 0001h
U2ERRIE_U2FERIE_MASK                     equ 0008h
U2ERRIE_U2CERIE_POSN                     equ 0004h
U2ERRIE_U2CERIE_POSITION                 equ 0004h
U2ERRIE_U2CERIE_SIZE                     equ 0001h
U2ERRIE_U2CERIE_LENGTH                   equ 0001h
U2ERRIE_U2CERIE_MASK                     equ 0010h
U2ERRIE_U2ABDOVE_POSN                    equ 0005h
U2ERRIE_U2ABDOVE_POSITION                equ 0005h
U2ERRIE_U2ABDOVE_SIZE                    equ 0001h
U2ERRIE_U2ABDOVE_LENGTH                  equ 0001h
U2ERRIE_U2ABDOVE_MASK                    equ 0020h
U2ERRIE_U2PERIE_POSN                     equ 0006h
U2ERRIE_U2PERIE_POSITION                 equ 0006h
U2ERRIE_U2PERIE_SIZE                     equ 0001h
U2ERRIE_U2PERIE_LENGTH                   equ 0001h
U2ERRIE_U2PERIE_MASK                     equ 0040h
U2ERRIE_U2TXMTIE_POSN                    equ 0007h
U2ERRIE_U2TXMTIE_POSITION                equ 0007h
U2ERRIE_U2TXMTIE_SIZE                    equ 0001h
U2ERRIE_U2TXMTIE_LENGTH                  equ 0001h
U2ERRIE_U2TXMTIE_MASK                    equ 0080h

// Register: U3RXB
#define U3RXB U3RXB
U3RXB                                    equ 02C7h
// bitfield definitions
U3RXB_RXB_POSN                           equ 0000h
U3RXB_RXB_POSITION                       equ 0000h
U3RXB_RXB_SIZE                           equ 0008h
U3RXB_RXB_LENGTH                         equ 0008h
U3RXB_RXB_MASK                           equ 00FFh

// Register: U3TXB
#define U3TXB U3TXB
U3TXB                                    equ 02C9h
// bitfield definitions
U3TXB_TXB_POSN                           equ 0000h
U3TXB_TXB_POSITION                       equ 0000h
U3TXB_TXB_SIZE                           equ 0008h
U3TXB_TXB_LENGTH                         equ 0008h
U3TXB_TXB_MASK                           equ 00FFh

// Register: U3P1
#define U3P1 U3P1
U3P1                                     equ 02CBh

// Register: U3P1L
#define U3P1L U3P1L
U3P1L                                    equ 02CBh
// bitfield definitions
U3P1L_P1L_POSN                           equ 0000h
U3P1L_P1L_POSITION                       equ 0000h
U3P1L_P1L_SIZE                           equ 0008h
U3P1L_P1L_LENGTH                         equ 0008h
U3P1L_P1L_MASK                           equ 00FFh

// Register: U3P2
#define U3P2 U3P2
U3P2                                     equ 02CDh

// Register: U3P2L
#define U3P2L U3P2L
U3P2L                                    equ 02CDh
// bitfield definitions
U3P2L_P2L_POSN                           equ 0000h
U3P2L_P2L_POSITION                       equ 0000h
U3P2L_P2L_SIZE                           equ 0008h
U3P2L_P2L_LENGTH                         equ 0008h
U3P2L_P2L_MASK                           equ 00FFh

// Register: U3P3
#define U3P3 U3P3
U3P3                                     equ 02CFh

// Register: U3P3L
#define U3P3L U3P3L
U3P3L                                    equ 02CFh
// bitfield definitions
U3P3L_P3L_POSN                           equ 0000h
U3P3L_P3L_POSITION                       equ 0000h
U3P3L_P3L_SIZE                           equ 0008h
U3P3L_P3L_LENGTH                         equ 0008h
U3P3L_P3L_MASK                           equ 00FFh

// Register: U3CON0
#define U3CON0 U3CON0
U3CON0                                   equ 02D1h
// bitfield definitions
U3CON0_MODE0_POSN                        equ 0000h
U3CON0_MODE0_POSITION                    equ 0000h
U3CON0_MODE0_SIZE                        equ 0001h
U3CON0_MODE0_LENGTH                      equ 0001h
U3CON0_MODE0_MASK                        equ 0001h
U3CON0_MODE1_POSN                        equ 0001h
U3CON0_MODE1_POSITION                    equ 0001h
U3CON0_MODE1_SIZE                        equ 0001h
U3CON0_MODE1_LENGTH                      equ 0001h
U3CON0_MODE1_MASK                        equ 0002h
U3CON0_MODE2_POSN                        equ 0002h
U3CON0_MODE2_POSITION                    equ 0002h
U3CON0_MODE2_SIZE                        equ 0001h
U3CON0_MODE2_LENGTH                      equ 0001h
U3CON0_MODE2_MASK                        equ 0004h
U3CON0_U3MODE_POSN                       equ 0000h
U3CON0_U3MODE_POSITION                   equ 0000h
U3CON0_U3MODE_SIZE                       equ 0004h
U3CON0_U3MODE_LENGTH                     equ 0004h
U3CON0_U3MODE_MASK                       equ 000Fh
U3CON0_U3RXEN_POSN                       equ 0004h
U3CON0_U3RXEN_POSITION                   equ 0004h
U3CON0_U3RXEN_SIZE                       equ 0001h
U3CON0_U3RXEN_LENGTH                     equ 0001h
U3CON0_U3RXEN_MASK                       equ 0010h
U3CON0_U3TXEN_POSN                       equ 0005h
U3CON0_U3TXEN_POSITION                   equ 0005h
U3CON0_U3TXEN_SIZE                       equ 0001h
U3CON0_U3TXEN_LENGTH                     equ 0001h
U3CON0_U3TXEN_MASK                       equ 0020h
U3CON0_U3ABDEN_POSN                      equ 0006h
U3CON0_U3ABDEN_POSITION                  equ 0006h
U3CON0_U3ABDEN_SIZE                      equ 0001h
U3CON0_U3ABDEN_LENGTH                    equ 0001h
U3CON0_U3ABDEN_MASK                      equ 0040h
U3CON0_U3BRGS_POSN                       equ 0007h
U3CON0_U3BRGS_POSITION                   equ 0007h
U3CON0_U3BRGS_SIZE                       equ 0001h
U3CON0_U3BRGS_LENGTH                     equ 0001h
U3CON0_U3BRGS_MASK                       equ 0080h
U3CON0_U3MODE0_POSN                      equ 0000h
U3CON0_U3MODE0_POSITION                  equ 0000h
U3CON0_U3MODE0_SIZE                      equ 0001h
U3CON0_U3MODE0_LENGTH                    equ 0001h
U3CON0_U3MODE0_MASK                      equ 0001h
U3CON0_U3MODE1_POSN                      equ 0001h
U3CON0_U3MODE1_POSITION                  equ 0001h
U3CON0_U3MODE1_SIZE                      equ 0001h
U3CON0_U3MODE1_LENGTH                    equ 0001h
U3CON0_U3MODE1_MASK                      equ 0002h
U3CON0_U3MODE2_POSN                      equ 0002h
U3CON0_U3MODE2_POSITION                  equ 0002h
U3CON0_U3MODE2_SIZE                      equ 0001h
U3CON0_U3MODE2_LENGTH                    equ 0001h
U3CON0_U3MODE2_MASK                      equ 0004h
U3CON0_MODE_POSN                         equ 0000h
U3CON0_MODE_POSITION                     equ 0000h
U3CON0_MODE_SIZE                         equ 0004h
U3CON0_MODE_LENGTH                       equ 0004h
U3CON0_MODE_MASK                         equ 000Fh
U3CON0_RXEN_POSN                         equ 0004h
U3CON0_RXEN_POSITION                     equ 0004h
U3CON0_RXEN_SIZE                         equ 0001h
U3CON0_RXEN_LENGTH                       equ 0001h
U3CON0_RXEN_MASK                         equ 0010h
U3CON0_TXEN_POSN                         equ 0005h
U3CON0_TXEN_POSITION                     equ 0005h
U3CON0_TXEN_SIZE                         equ 0001h
U3CON0_TXEN_LENGTH                       equ 0001h
U3CON0_TXEN_MASK                         equ 0020h
U3CON0_ABDEN_POSN                        equ 0006h
U3CON0_ABDEN_POSITION                    equ 0006h
U3CON0_ABDEN_SIZE                        equ 0001h
U3CON0_ABDEN_LENGTH                      equ 0001h
U3CON0_ABDEN_MASK                        equ 0040h
U3CON0_BRGS_POSN                         equ 0007h
U3CON0_BRGS_POSITION                     equ 0007h
U3CON0_BRGS_SIZE                         equ 0001h
U3CON0_BRGS_LENGTH                       equ 0001h
U3CON0_BRGS_MASK                         equ 0080h

// Register: U3CON1
#define U3CON1 U3CON1
U3CON1                                   equ 02D2h
// bitfield definitions
U3CON1_SENDB_POSN                        equ 0000h
U3CON1_SENDB_POSITION                    equ 0000h
U3CON1_SENDB_SIZE                        equ 0001h
U3CON1_SENDB_LENGTH                      equ 0001h
U3CON1_SENDB_MASK                        equ 0001h
U3CON1_BRKOVR_POSN                       equ 0001h
U3CON1_BRKOVR_POSITION                   equ 0001h
U3CON1_BRKOVR_SIZE                       equ 0001h
U3CON1_BRKOVR_LENGTH                     equ 0001h
U3CON1_BRKOVR_MASK                       equ 0002h
U3CON1_RXBIMD_POSN                       equ 0003h
U3CON1_RXBIMD_POSITION                   equ 0003h
U3CON1_RXBIMD_SIZE                       equ 0001h
U3CON1_RXBIMD_LENGTH                     equ 0001h
U3CON1_RXBIMD_MASK                       equ 0008h
U3CON1_WUE_POSN                          equ 0004h
U3CON1_WUE_POSITION                      equ 0004h
U3CON1_WUE_SIZE                          equ 0001h
U3CON1_WUE_LENGTH                        equ 0001h
U3CON1_WUE_MASK                          equ 0010h
U3CON1_ON_POSN                           equ 0007h
U3CON1_ON_POSITION                       equ 0007h
U3CON1_ON_SIZE                           equ 0001h
U3CON1_ON_LENGTH                         equ 0001h
U3CON1_ON_MASK                           equ 0080h
U3CON1_U3SENDB_POSN                      equ 0000h
U3CON1_U3SENDB_POSITION                  equ 0000h
U3CON1_U3SENDB_SIZE                      equ 0001h
U3CON1_U3SENDB_LENGTH                    equ 0001h
U3CON1_U3SENDB_MASK                      equ 0001h
U3CON1_U3BRKOVR_POSN                     equ 0001h
U3CON1_U3BRKOVR_POSITION                 equ 0001h
U3CON1_U3BRKOVR_SIZE                     equ 0001h
U3CON1_U3BRKOVR_LENGTH                   equ 0001h
U3CON1_U3BRKOVR_MASK                     equ 0002h
U3CON1_U3RXBIMD_POSN                     equ 0003h
U3CON1_U3RXBIMD_POSITION                 equ 0003h
U3CON1_U3RXBIMD_SIZE                     equ 0001h
U3CON1_U3RXBIMD_LENGTH                   equ 0001h
U3CON1_U3RXBIMD_MASK                     equ 0008h
U3CON1_U3WUE_POSN                        equ 0004h
U3CON1_U3WUE_POSITION                    equ 0004h
U3CON1_U3WUE_SIZE                        equ 0001h
U3CON1_U3WUE_LENGTH                      equ 0001h
U3CON1_U3WUE_MASK                        equ 0010h
U3CON1_U3ON_POSN                         equ 0007h
U3CON1_U3ON_POSITION                     equ 0007h
U3CON1_U3ON_SIZE                         equ 0001h
U3CON1_U3ON_LENGTH                       equ 0001h
U3CON1_U3ON_MASK                         equ 0080h

// Register: U3CON2
#define U3CON2 U3CON2
U3CON2                                   equ 02D3h
// bitfield definitions
U3CON2_FLO_POSN                          equ 0000h
U3CON2_FLO_POSITION                      equ 0000h
U3CON2_FLO_SIZE                          equ 0002h
U3CON2_FLO_LENGTH                        equ 0002h
U3CON2_FLO_MASK                          equ 0003h
U3CON2_TXPOL_POSN                        equ 0002h
U3CON2_TXPOL_POSITION                    equ 0002h
U3CON2_TXPOL_SIZE                        equ 0001h
U3CON2_TXPOL_LENGTH                      equ 0001h
U3CON2_TXPOL_MASK                        equ 0004h
U3CON2_STP_POSN                          equ 0004h
U3CON2_STP_POSITION                      equ 0004h
U3CON2_STP_SIZE                          equ 0002h
U3CON2_STP_LENGTH                        equ 0002h
U3CON2_STP_MASK                          equ 0030h
U3CON2_RXPOL_POSN                        equ 0006h
U3CON2_RXPOL_POSITION                    equ 0006h
U3CON2_RXPOL_SIZE                        equ 0001h
U3CON2_RXPOL_LENGTH                      equ 0001h
U3CON2_RXPOL_MASK                        equ 0040h
U3CON2_RUNOVF_POSN                       equ 0007h
U3CON2_RUNOVF_POSITION                   equ 0007h
U3CON2_RUNOVF_SIZE                       equ 0001h
U3CON2_RUNOVF_LENGTH                     equ 0001h
U3CON2_RUNOVF_MASK                       equ 0080h
U3CON2_FLO0_POSN                         equ 0000h
U3CON2_FLO0_POSITION                     equ 0000h
U3CON2_FLO0_SIZE                         equ 0001h
U3CON2_FLO0_LENGTH                       equ 0001h
U3CON2_FLO0_MASK                         equ 0001h
U3CON2_FLO1_POSN                         equ 0001h
U3CON2_FLO1_POSITION                     equ 0001h
U3CON2_FLO1_SIZE                         equ 0001h
U3CON2_FLO1_LENGTH                       equ 0001h
U3CON2_FLO1_MASK                         equ 0002h
U3CON2_STP0_POSN                         equ 0004h
U3CON2_STP0_POSITION                     equ 0004h
U3CON2_STP0_SIZE                         equ 0001h
U3CON2_STP0_LENGTH                       equ 0001h
U3CON2_STP0_MASK                         equ 0010h
U3CON2_STP1_POSN                         equ 0005h
U3CON2_STP1_POSITION                     equ 0005h
U3CON2_STP1_SIZE                         equ 0001h
U3CON2_STP1_LENGTH                       equ 0001h
U3CON2_STP1_MASK                         equ 0020h
U3CON2_U3FLO_POSN                        equ 0000h
U3CON2_U3FLO_POSITION                    equ 0000h
U3CON2_U3FLO_SIZE                        equ 0002h
U3CON2_U3FLO_LENGTH                      equ 0002h
U3CON2_U3FLO_MASK                        equ 0003h
U3CON2_U3TXPOL_POSN                      equ 0002h
U3CON2_U3TXPOL_POSITION                  equ 0002h
U3CON2_U3TXPOL_SIZE                      equ 0001h
U3CON2_U3TXPOL_LENGTH                    equ 0001h
U3CON2_U3TXPOL_MASK                      equ 0004h
U3CON2_U3STP_POSN                        equ 0004h
U3CON2_U3STP_POSITION                    equ 0004h
U3CON2_U3STP_SIZE                        equ 0002h
U3CON2_U3STP_LENGTH                      equ 0002h
U3CON2_U3STP_MASK                        equ 0030h
U3CON2_U3RXPOL_POSN                      equ 0006h
U3CON2_U3RXPOL_POSITION                  equ 0006h
U3CON2_U3RXPOL_SIZE                      equ 0001h
U3CON2_U3RXPOL_LENGTH                    equ 0001h
U3CON2_U3RXPOL_MASK                      equ 0040h
U3CON2_U3RUNOVF_POSN                     equ 0007h
U3CON2_U3RUNOVF_POSITION                 equ 0007h
U3CON2_U3RUNOVF_SIZE                     equ 0001h
U3CON2_U3RUNOVF_LENGTH                   equ 0001h
U3CON2_U3RUNOVF_MASK                     equ 0080h
U3CON2_U3FLO0_POSN                       equ 0000h
U3CON2_U3FLO0_POSITION                   equ 0000h
U3CON2_U3FLO0_SIZE                       equ 0001h
U3CON2_U3FLO0_LENGTH                     equ 0001h
U3CON2_U3FLO0_MASK                       equ 0001h
U3CON2_U3FLO1_POSN                       equ 0001h
U3CON2_U3FLO1_POSITION                   equ 0001h
U3CON2_U3FLO1_SIZE                       equ 0001h
U3CON2_U3FLO1_LENGTH                     equ 0001h
U3CON2_U3FLO1_MASK                       equ 0002h
U3CON2_U3STP0_POSN                       equ 0004h
U3CON2_U3STP0_POSITION                   equ 0004h
U3CON2_U3STP0_SIZE                       equ 0001h
U3CON2_U3STP0_LENGTH                     equ 0001h
U3CON2_U3STP0_MASK                       equ 0010h
U3CON2_U3STP1_POSN                       equ 0005h
U3CON2_U3STP1_POSITION                   equ 0005h
U3CON2_U3STP1_SIZE                       equ 0001h
U3CON2_U3STP1_LENGTH                     equ 0001h
U3CON2_U3STP1_MASK                       equ 0020h

// Register: U3BRG
#define U3BRG U3BRG
U3BRG                                    equ 02D4h

// Register: U3BRGL
#define U3BRGL U3BRGL
U3BRGL                                   equ 02D4h
// bitfield definitions
U3BRGL_BRGL_POSN                         equ 0000h
U3BRGL_BRGL_POSITION                     equ 0000h
U3BRGL_BRGL_SIZE                         equ 0008h
U3BRGL_BRGL_LENGTH                       equ 0008h
U3BRGL_BRGL_MASK                         equ 00FFh

// Register: U3BRGH
#define U3BRGH U3BRGH
U3BRGH                                   equ 02D5h
// bitfield definitions
U3BRGH_BRGH_POSN                         equ 0000h
U3BRGH_BRGH_POSITION                     equ 0000h
U3BRGH_BRGH_SIZE                         equ 0008h
U3BRGH_BRGH_LENGTH                       equ 0008h
U3BRGH_BRGH_MASK                         equ 00FFh

// Register: U3FIFO
#define U3FIFO U3FIFO
U3FIFO                                   equ 02D6h
// bitfield definitions
U3FIFO_RXBF_POSN                         equ 0000h
U3FIFO_RXBF_POSITION                     equ 0000h
U3FIFO_RXBF_SIZE                         equ 0001h
U3FIFO_RXBF_LENGTH                       equ 0001h
U3FIFO_RXBF_MASK                         equ 0001h
U3FIFO_RXBE_POSN                         equ 0001h
U3FIFO_RXBE_POSITION                     equ 0001h
U3FIFO_RXBE_SIZE                         equ 0001h
U3FIFO_RXBE_LENGTH                       equ 0001h
U3FIFO_RXBE_MASK                         equ 0002h
U3FIFO_XON_POSN                          equ 0002h
U3FIFO_XON_POSITION                      equ 0002h
U3FIFO_XON_SIZE                          equ 0001h
U3FIFO_XON_LENGTH                        equ 0001h
U3FIFO_XON_MASK                          equ 0004h
U3FIFO_RXIDL_POSN                        equ 0003h
U3FIFO_RXIDL_POSITION                    equ 0003h
U3FIFO_RXIDL_SIZE                        equ 0001h
U3FIFO_RXIDL_LENGTH                      equ 0001h
U3FIFO_RXIDL_MASK                        equ 0008h
U3FIFO_TXBF_POSN                         equ 0004h
U3FIFO_TXBF_POSITION                     equ 0004h
U3FIFO_TXBF_SIZE                         equ 0001h
U3FIFO_TXBF_LENGTH                       equ 0001h
U3FIFO_TXBF_MASK                         equ 0010h
U3FIFO_TXBE_POSN                         equ 0005h
U3FIFO_TXBE_POSITION                     equ 0005h
U3FIFO_TXBE_SIZE                         equ 0001h
U3FIFO_TXBE_LENGTH                       equ 0001h
U3FIFO_TXBE_MASK                         equ 0020h
U3FIFO_STPMD_POSN                        equ 0006h
U3FIFO_STPMD_POSITION                    equ 0006h
U3FIFO_STPMD_SIZE                        equ 0001h
U3FIFO_STPMD_LENGTH                      equ 0001h
U3FIFO_STPMD_MASK                        equ 0040h
U3FIFO_TXWRE_POSN                        equ 0007h
U3FIFO_TXWRE_POSITION                    equ 0007h
U3FIFO_TXWRE_SIZE                        equ 0001h
U3FIFO_TXWRE_LENGTH                      equ 0001h
U3FIFO_TXWRE_MASK                        equ 0080h
U3FIFO_U3RXBF_POSN                       equ 0000h
U3FIFO_U3RXBF_POSITION                   equ 0000h
U3FIFO_U3RXBF_SIZE                       equ 0001h
U3FIFO_U3RXBF_LENGTH                     equ 0001h
U3FIFO_U3RXBF_MASK                       equ 0001h
U3FIFO_U3RXBE_POSN                       equ 0001h
U3FIFO_U3RXBE_POSITION                   equ 0001h
U3FIFO_U3RXBE_SIZE                       equ 0001h
U3FIFO_U3RXBE_LENGTH                     equ 0001h
U3FIFO_U3RXBE_MASK                       equ 0002h
U3FIFO_U3XON_POSN                        equ 0002h
U3FIFO_U3XON_POSITION                    equ 0002h
U3FIFO_U3XON_SIZE                        equ 0001h
U3FIFO_U3XON_LENGTH                      equ 0001h
U3FIFO_U3XON_MASK                        equ 0004h
U3FIFO_U3RXIDL_POSN                      equ 0003h
U3FIFO_U3RXIDL_POSITION                  equ 0003h
U3FIFO_U3RXIDL_SIZE                      equ 0001h
U3FIFO_U3RXIDL_LENGTH                    equ 0001h
U3FIFO_U3RXIDL_MASK                      equ 0008h
U3FIFO_U3TXBF_POSN                       equ 0004h
U3FIFO_U3TXBF_POSITION                   equ 0004h
U3FIFO_U3TXBF_SIZE                       equ 0001h
U3FIFO_U3TXBF_LENGTH                     equ 0001h
U3FIFO_U3TXBF_MASK                       equ 0010h
U3FIFO_U3TXBE_POSN                       equ 0005h
U3FIFO_U3TXBE_POSITION                   equ 0005h
U3FIFO_U3TXBE_SIZE                       equ 0001h
U3FIFO_U3TXBE_LENGTH                     equ 0001h
U3FIFO_U3TXBE_MASK                       equ 0020h
U3FIFO_U3STPMD_POSN                      equ 0006h
U3FIFO_U3STPMD_POSITION                  equ 0006h
U3FIFO_U3STPMD_SIZE                      equ 0001h
U3FIFO_U3STPMD_LENGTH                    equ 0001h
U3FIFO_U3STPMD_MASK                      equ 0040h
U3FIFO_U3TXWRE_POSN                      equ 0007h
U3FIFO_U3TXWRE_POSITION                  equ 0007h
U3FIFO_U3TXWRE_SIZE                      equ 0001h
U3FIFO_U3TXWRE_LENGTH                    equ 0001h
U3FIFO_U3TXWRE_MASK                      equ 0080h
U3FIFO_U3RCIDL_POSN                      equ 0003h
U3FIFO_U3RCIDL_POSITION                  equ 0003h
U3FIFO_U3RCIDL_SIZE                      equ 0001h
U3FIFO_U3RCIDL_LENGTH                    equ 0001h
U3FIFO_U3RCIDL_MASK                      equ 0008h
U3FIFO_RCIDL_POSN                        equ 0003h
U3FIFO_RCIDL_POSITION                    equ 0003h
U3FIFO_RCIDL_SIZE                        equ 0001h
U3FIFO_RCIDL_LENGTH                      equ 0001h
U3FIFO_RCIDL_MASK                        equ 0008h

// Register: U3UIR
#define U3UIR U3UIR
U3UIR                                    equ 02D7h
// bitfield definitions
U3UIR_ABDIE_POSN                         equ 0002h
U3UIR_ABDIE_POSITION                     equ 0002h
U3UIR_ABDIE_SIZE                         equ 0001h
U3UIR_ABDIE_LENGTH                       equ 0001h
U3UIR_ABDIE_MASK                         equ 0004h
U3UIR_ABDIF_POSN                         equ 0006h
U3UIR_ABDIF_POSITION                     equ 0006h
U3UIR_ABDIF_SIZE                         equ 0001h
U3UIR_ABDIF_LENGTH                       equ 0001h
U3UIR_ABDIF_MASK                         equ 0040h
U3UIR_WUIF_POSN                          equ 0007h
U3UIR_WUIF_POSITION                      equ 0007h
U3UIR_WUIF_SIZE                          equ 0001h
U3UIR_WUIF_LENGTH                        equ 0001h
U3UIR_WUIF_MASK                          equ 0080h
U3UIR_U3ABDIE_POSN                       equ 0002h
U3UIR_U3ABDIE_POSITION                   equ 0002h
U3UIR_U3ABDIE_SIZE                       equ 0001h
U3UIR_U3ABDIE_LENGTH                     equ 0001h
U3UIR_U3ABDIE_MASK                       equ 0004h
U3UIR_U3ABDIF_POSN                       equ 0006h
U3UIR_U3ABDIF_POSITION                   equ 0006h
U3UIR_U3ABDIF_SIZE                       equ 0001h
U3UIR_U3ABDIF_LENGTH                     equ 0001h
U3UIR_U3ABDIF_MASK                       equ 0040h
U3UIR_U3WUIF_POSN                        equ 0007h
U3UIR_U3WUIF_POSITION                    equ 0007h
U3UIR_U3WUIF_SIZE                        equ 0001h
U3UIR_U3WUIF_LENGTH                      equ 0001h
U3UIR_U3WUIF_MASK                        equ 0080h

// Register: U3ERRIR
#define U3ERRIR U3ERRIR
U3ERRIR                                  equ 02D8h
// bitfield definitions
U3ERRIR_TXCIF_POSN                       equ 0000h
U3ERRIR_TXCIF_POSITION                   equ 0000h
U3ERRIR_TXCIF_SIZE                       equ 0001h
U3ERRIR_TXCIF_LENGTH                     equ 0001h
U3ERRIR_TXCIF_MASK                       equ 0001h
U3ERRIR_RXFOIF_POSN                      equ 0001h
U3ERRIR_RXFOIF_POSITION                  equ 0001h
U3ERRIR_RXFOIF_SIZE                      equ 0001h
U3ERRIR_RXFOIF_LENGTH                    equ 0001h
U3ERRIR_RXFOIF_MASK                      equ 0002h
U3ERRIR_RXBKIF_POSN                      equ 0002h
U3ERRIR_RXBKIF_POSITION                  equ 0002h
U3ERRIR_RXBKIF_SIZE                      equ 0001h
U3ERRIR_RXBKIF_LENGTH                    equ 0001h
U3ERRIR_RXBKIF_MASK                      equ 0004h
U3ERRIR_FERIF_POSN                       equ 0003h
U3ERRIR_FERIF_POSITION                   equ 0003h
U3ERRIR_FERIF_SIZE                       equ 0001h
U3ERRIR_FERIF_LENGTH                     equ 0001h
U3ERRIR_FERIF_MASK                       equ 0008h
U3ERRIR_CERIF_POSN                       equ 0004h
U3ERRIR_CERIF_POSITION                   equ 0004h
U3ERRIR_CERIF_SIZE                       equ 0001h
U3ERRIR_CERIF_LENGTH                     equ 0001h
U3ERRIR_CERIF_MASK                       equ 0010h
U3ERRIR_ABDOVF_POSN                      equ 0005h
U3ERRIR_ABDOVF_POSITION                  equ 0005h
U3ERRIR_ABDOVF_SIZE                      equ 0001h
U3ERRIR_ABDOVF_LENGTH                    equ 0001h
U3ERRIR_ABDOVF_MASK                      equ 0020h
U3ERRIR_PERIF_POSN                       equ 0006h
U3ERRIR_PERIF_POSITION                   equ 0006h
U3ERRIR_PERIF_SIZE                       equ 0001h
U3ERRIR_PERIF_LENGTH                     equ 0001h
U3ERRIR_PERIF_MASK                       equ 0040h
U3ERRIR_TXMTIF_POSN                      equ 0007h
U3ERRIR_TXMTIF_POSITION                  equ 0007h
U3ERRIR_TXMTIF_SIZE                      equ 0001h
U3ERRIR_TXMTIF_LENGTH                    equ 0001h
U3ERRIR_TXMTIF_MASK                      equ 0080h
U3ERRIR_U3TXCIF_POSN                     equ 0000h
U3ERRIR_U3TXCIF_POSITION                 equ 0000h
U3ERRIR_U3TXCIF_SIZE                     equ 0001h
U3ERRIR_U3TXCIF_LENGTH                   equ 0001h
U3ERRIR_U3TXCIF_MASK                     equ 0001h
U3ERRIR_U3RXFOIF_POSN                    equ 0001h
U3ERRIR_U3RXFOIF_POSITION                equ 0001h
U3ERRIR_U3RXFOIF_SIZE                    equ 0001h
U3ERRIR_U3RXFOIF_LENGTH                  equ 0001h
U3ERRIR_U3RXFOIF_MASK                    equ 0002h
U3ERRIR_U3RXBKIF_POSN                    equ 0002h
U3ERRIR_U3RXBKIF_POSITION                equ 0002h
U3ERRIR_U3RXBKIF_SIZE                    equ 0001h
U3ERRIR_U3RXBKIF_LENGTH                  equ 0001h
U3ERRIR_U3RXBKIF_MASK                    equ 0004h
U3ERRIR_U3FERIF_POSN                     equ 0003h
U3ERRIR_U3FERIF_POSITION                 equ 0003h
U3ERRIR_U3FERIF_SIZE                     equ 0001h
U3ERRIR_U3FERIF_LENGTH                   equ 0001h
U3ERRIR_U3FERIF_MASK                     equ 0008h
U3ERRIR_U3CERIF_POSN                     equ 0004h
U3ERRIR_U3CERIF_POSITION                 equ 0004h
U3ERRIR_U3CERIF_SIZE                     equ 0001h
U3ERRIR_U3CERIF_LENGTH                   equ 0001h
U3ERRIR_U3CERIF_MASK                     equ 0010h
U3ERRIR_U3ABDOVF_POSN                    equ 0005h
U3ERRIR_U3ABDOVF_POSITION                equ 0005h
U3ERRIR_U3ABDOVF_SIZE                    equ 0001h
U3ERRIR_U3ABDOVF_LENGTH                  equ 0001h
U3ERRIR_U3ABDOVF_MASK                    equ 0020h
U3ERRIR_U3PERIF_POSN                     equ 0006h
U3ERRIR_U3PERIF_POSITION                 equ 0006h
U3ERRIR_U3PERIF_SIZE                     equ 0001h
U3ERRIR_U3PERIF_LENGTH                   equ 0001h
U3ERRIR_U3PERIF_MASK                     equ 0040h
U3ERRIR_U3TXMTIF_POSN                    equ 0007h
U3ERRIR_U3TXMTIF_POSITION                equ 0007h
U3ERRIR_U3TXMTIF_SIZE                    equ 0001h
U3ERRIR_U3TXMTIF_LENGTH                  equ 0001h
U3ERRIR_U3TXMTIF_MASK                    equ 0080h

// Register: U3ERRIE
#define U3ERRIE U3ERRIE
U3ERRIE                                  equ 02D9h
// bitfield definitions
U3ERRIE_TXCIE_POSN                       equ 0000h
U3ERRIE_TXCIE_POSITION                   equ 0000h
U3ERRIE_TXCIE_SIZE                       equ 0001h
U3ERRIE_TXCIE_LENGTH                     equ 0001h
U3ERRIE_TXCIE_MASK                       equ 0001h
U3ERRIE_RXFOIE_POSN                      equ 0001h
U3ERRIE_RXFOIE_POSITION                  equ 0001h
U3ERRIE_RXFOIE_SIZE                      equ 0001h
U3ERRIE_RXFOIE_LENGTH                    equ 0001h
U3ERRIE_RXFOIE_MASK                      equ 0002h
U3ERRIE_RXBKIE_POSN                      equ 0002h
U3ERRIE_RXBKIE_POSITION                  equ 0002h
U3ERRIE_RXBKIE_SIZE                      equ 0001h
U3ERRIE_RXBKIE_LENGTH                    equ 0001h
U3ERRIE_RXBKIE_MASK                      equ 0004h
U3ERRIE_FERIE_POSN                       equ 0003h
U3ERRIE_FERIE_POSITION                   equ 0003h
U3ERRIE_FERIE_SIZE                       equ 0001h
U3ERRIE_FERIE_LENGTH                     equ 0001h
U3ERRIE_FERIE_MASK                       equ 0008h
U3ERRIE_CERIE_POSN                       equ 0004h
U3ERRIE_CERIE_POSITION                   equ 0004h
U3ERRIE_CERIE_SIZE                       equ 0001h
U3ERRIE_CERIE_LENGTH                     equ 0001h
U3ERRIE_CERIE_MASK                       equ 0010h
U3ERRIE_ABDOVE_POSN                      equ 0005h
U3ERRIE_ABDOVE_POSITION                  equ 0005h
U3ERRIE_ABDOVE_SIZE                      equ 0001h
U3ERRIE_ABDOVE_LENGTH                    equ 0001h
U3ERRIE_ABDOVE_MASK                      equ 0020h
U3ERRIE_PERIE_POSN                       equ 0006h
U3ERRIE_PERIE_POSITION                   equ 0006h
U3ERRIE_PERIE_SIZE                       equ 0001h
U3ERRIE_PERIE_LENGTH                     equ 0001h
U3ERRIE_PERIE_MASK                       equ 0040h
U3ERRIE_TXMTIE_POSN                      equ 0007h
U3ERRIE_TXMTIE_POSITION                  equ 0007h
U3ERRIE_TXMTIE_SIZE                      equ 0001h
U3ERRIE_TXMTIE_LENGTH                    equ 0001h
U3ERRIE_TXMTIE_MASK                      equ 0080h
U3ERRIE_U3TXCIE_POSN                     equ 0000h
U3ERRIE_U3TXCIE_POSITION                 equ 0000h
U3ERRIE_U3TXCIE_SIZE                     equ 0001h
U3ERRIE_U3TXCIE_LENGTH                   equ 0001h
U3ERRIE_U3TXCIE_MASK                     equ 0001h
U3ERRIE_U3RXFOIE_POSN                    equ 0001h
U3ERRIE_U3RXFOIE_POSITION                equ 0001h
U3ERRIE_U3RXFOIE_SIZE                    equ 0001h
U3ERRIE_U3RXFOIE_LENGTH                  equ 0001h
U3ERRIE_U3RXFOIE_MASK                    equ 0002h
U3ERRIE_U3RXBKIE_POSN                    equ 0002h
U3ERRIE_U3RXBKIE_POSITION                equ 0002h
U3ERRIE_U3RXBKIE_SIZE                    equ 0001h
U3ERRIE_U3RXBKIE_LENGTH                  equ 0001h
U3ERRIE_U3RXBKIE_MASK                    equ 0004h
U3ERRIE_U3FERIE_POSN                     equ 0003h
U3ERRIE_U3FERIE_POSITION                 equ 0003h
U3ERRIE_U3FERIE_SIZE                     equ 0001h
U3ERRIE_U3FERIE_LENGTH                   equ 0001h
U3ERRIE_U3FERIE_MASK                     equ 0008h
U3ERRIE_U3CERIE_POSN                     equ 0004h
U3ERRIE_U3CERIE_POSITION                 equ 0004h
U3ERRIE_U3CERIE_SIZE                     equ 0001h
U3ERRIE_U3CERIE_LENGTH                   equ 0001h
U3ERRIE_U3CERIE_MASK                     equ 0010h
U3ERRIE_U3ABDOVE_POSN                    equ 0005h
U3ERRIE_U3ABDOVE_POSITION                equ 0005h
U3ERRIE_U3ABDOVE_SIZE                    equ 0001h
U3ERRIE_U3ABDOVE_LENGTH                  equ 0001h
U3ERRIE_U3ABDOVE_MASK                    equ 0020h
U3ERRIE_U3PERIE_POSN                     equ 0006h
U3ERRIE_U3PERIE_POSITION                 equ 0006h
U3ERRIE_U3PERIE_SIZE                     equ 0001h
U3ERRIE_U3PERIE_LENGTH                   equ 0001h
U3ERRIE_U3PERIE_MASK                     equ 0040h
U3ERRIE_U3TXMTIE_POSN                    equ 0007h
U3ERRIE_U3TXMTIE_POSITION                equ 0007h
U3ERRIE_U3TXMTIE_SIZE                    equ 0001h
U3ERRIE_U3TXMTIE_LENGTH                  equ 0001h
U3ERRIE_U3TXMTIE_MASK                    equ 0080h

// Register: U4RXB
#define U4RXB U4RXB
U4RXB                                    equ 02DAh
// bitfield definitions
U4RXB_RXB_POSN                           equ 0000h
U4RXB_RXB_POSITION                       equ 0000h
U4RXB_RXB_SIZE                           equ 0008h
U4RXB_RXB_LENGTH                         equ 0008h
U4RXB_RXB_MASK                           equ 00FFh

// Register: U4TXB
#define U4TXB U4TXB
U4TXB                                    equ 02DCh
// bitfield definitions
U4TXB_TXB_POSN                           equ 0000h
U4TXB_TXB_POSITION                       equ 0000h
U4TXB_TXB_SIZE                           equ 0008h
U4TXB_TXB_LENGTH                         equ 0008h
U4TXB_TXB_MASK                           equ 00FFh

// Register: U4P1
#define U4P1 U4P1
U4P1                                     equ 02DEh

// Register: U4P1L
#define U4P1L U4P1L
U4P1L                                    equ 02DEh
// bitfield definitions
U4P1L_P1L_POSN                           equ 0000h
U4P1L_P1L_POSITION                       equ 0000h
U4P1L_P1L_SIZE                           equ 0008h
U4P1L_P1L_LENGTH                         equ 0008h
U4P1L_P1L_MASK                           equ 00FFh

// Register: U4P2
#define U4P2 U4P2
U4P2                                     equ 02E0h

// Register: U4P2L
#define U4P2L U4P2L
U4P2L                                    equ 02E0h
// bitfield definitions
U4P2L_P2L_POSN                           equ 0000h
U4P2L_P2L_POSITION                       equ 0000h
U4P2L_P2L_SIZE                           equ 0008h
U4P2L_P2L_LENGTH                         equ 0008h
U4P2L_P2L_MASK                           equ 00FFh

// Register: U4P3
#define U4P3 U4P3
U4P3                                     equ 02E2h

// Register: U4P3L
#define U4P3L U4P3L
U4P3L                                    equ 02E2h
// bitfield definitions
U4P3L_P3L_POSN                           equ 0000h
U4P3L_P3L_POSITION                       equ 0000h
U4P3L_P3L_SIZE                           equ 0008h
U4P3L_P3L_LENGTH                         equ 0008h
U4P3L_P3L_MASK                           equ 00FFh

// Register: U4CON0
#define U4CON0 U4CON0
U4CON0                                   equ 02E4h
// bitfield definitions
U4CON0_MODE0_POSN                        equ 0000h
U4CON0_MODE0_POSITION                    equ 0000h
U4CON0_MODE0_SIZE                        equ 0001h
U4CON0_MODE0_LENGTH                      equ 0001h
U4CON0_MODE0_MASK                        equ 0001h
U4CON0_MODE1_POSN                        equ 0001h
U4CON0_MODE1_POSITION                    equ 0001h
U4CON0_MODE1_SIZE                        equ 0001h
U4CON0_MODE1_LENGTH                      equ 0001h
U4CON0_MODE1_MASK                        equ 0002h
U4CON0_MODE2_POSN                        equ 0002h
U4CON0_MODE2_POSITION                    equ 0002h
U4CON0_MODE2_SIZE                        equ 0001h
U4CON0_MODE2_LENGTH                      equ 0001h
U4CON0_MODE2_MASK                        equ 0004h
U4CON0_U4MODE_POSN                       equ 0000h
U4CON0_U4MODE_POSITION                   equ 0000h
U4CON0_U4MODE_SIZE                       equ 0004h
U4CON0_U4MODE_LENGTH                     equ 0004h
U4CON0_U4MODE_MASK                       equ 000Fh
U4CON0_U4RXEN_POSN                       equ 0004h
U4CON0_U4RXEN_POSITION                   equ 0004h
U4CON0_U4RXEN_SIZE                       equ 0001h
U4CON0_U4RXEN_LENGTH                     equ 0001h
U4CON0_U4RXEN_MASK                       equ 0010h
U4CON0_U4TXEN_POSN                       equ 0005h
U4CON0_U4TXEN_POSITION                   equ 0005h
U4CON0_U4TXEN_SIZE                       equ 0001h
U4CON0_U4TXEN_LENGTH                     equ 0001h
U4CON0_U4TXEN_MASK                       equ 0020h
U4CON0_U4ABDEN_POSN                      equ 0006h
U4CON0_U4ABDEN_POSITION                  equ 0006h
U4CON0_U4ABDEN_SIZE                      equ 0001h
U4CON0_U4ABDEN_LENGTH                    equ 0001h
U4CON0_U4ABDEN_MASK                      equ 0040h
U4CON0_U4BRGS_POSN                       equ 0007h
U4CON0_U4BRGS_POSITION                   equ 0007h
U4CON0_U4BRGS_SIZE                       equ 0001h
U4CON0_U4BRGS_LENGTH                     equ 0001h
U4CON0_U4BRGS_MASK                       equ 0080h
U4CON0_U4MODE0_POSN                      equ 0000h
U4CON0_U4MODE0_POSITION                  equ 0000h
U4CON0_U4MODE0_SIZE                      equ 0001h
U4CON0_U4MODE0_LENGTH                    equ 0001h
U4CON0_U4MODE0_MASK                      equ 0001h
U4CON0_U4MODE1_POSN                      equ 0001h
U4CON0_U4MODE1_POSITION                  equ 0001h
U4CON0_U4MODE1_SIZE                      equ 0001h
U4CON0_U4MODE1_LENGTH                    equ 0001h
U4CON0_U4MODE1_MASK                      equ 0002h
U4CON0_U4MODE2_POSN                      equ 0002h
U4CON0_U4MODE2_POSITION                  equ 0002h
U4CON0_U4MODE2_SIZE                      equ 0001h
U4CON0_U4MODE2_LENGTH                    equ 0001h
U4CON0_U4MODE2_MASK                      equ 0004h
U4CON0_MODE_POSN                         equ 0000h
U4CON0_MODE_POSITION                     equ 0000h
U4CON0_MODE_SIZE                         equ 0004h
U4CON0_MODE_LENGTH                       equ 0004h
U4CON0_MODE_MASK                         equ 000Fh
U4CON0_RXEN_POSN                         equ 0004h
U4CON0_RXEN_POSITION                     equ 0004h
U4CON0_RXEN_SIZE                         equ 0001h
U4CON0_RXEN_LENGTH                       equ 0001h
U4CON0_RXEN_MASK                         equ 0010h
U4CON0_TXEN_POSN                         equ 0005h
U4CON0_TXEN_POSITION                     equ 0005h
U4CON0_TXEN_SIZE                         equ 0001h
U4CON0_TXEN_LENGTH                       equ 0001h
U4CON0_TXEN_MASK                         equ 0020h
U4CON0_ABDEN_POSN                        equ 0006h
U4CON0_ABDEN_POSITION                    equ 0006h
U4CON0_ABDEN_SIZE                        equ 0001h
U4CON0_ABDEN_LENGTH                      equ 0001h
U4CON0_ABDEN_MASK                        equ 0040h
U4CON0_BRGS_POSN                         equ 0007h
U4CON0_BRGS_POSITION                     equ 0007h
U4CON0_BRGS_SIZE                         equ 0001h
U4CON0_BRGS_LENGTH                       equ 0001h
U4CON0_BRGS_MASK                         equ 0080h

// Register: U4CON1
#define U4CON1 U4CON1
U4CON1                                   equ 02E5h
// bitfield definitions
U4CON1_SENDB_POSN                        equ 0000h
U4CON1_SENDB_POSITION                    equ 0000h
U4CON1_SENDB_SIZE                        equ 0001h
U4CON1_SENDB_LENGTH                      equ 0001h
U4CON1_SENDB_MASK                        equ 0001h
U4CON1_BRKOVR_POSN                       equ 0001h
U4CON1_BRKOVR_POSITION                   equ 0001h
U4CON1_BRKOVR_SIZE                       equ 0001h
U4CON1_BRKOVR_LENGTH                     equ 0001h
U4CON1_BRKOVR_MASK                       equ 0002h
U4CON1_RXBIMD_POSN                       equ 0003h
U4CON1_RXBIMD_POSITION                   equ 0003h
U4CON1_RXBIMD_SIZE                       equ 0001h
U4CON1_RXBIMD_LENGTH                     equ 0001h
U4CON1_RXBIMD_MASK                       equ 0008h
U4CON1_WUE_POSN                          equ 0004h
U4CON1_WUE_POSITION                      equ 0004h
U4CON1_WUE_SIZE                          equ 0001h
U4CON1_WUE_LENGTH                        equ 0001h
U4CON1_WUE_MASK                          equ 0010h
U4CON1_ON_POSN                           equ 0007h
U4CON1_ON_POSITION                       equ 0007h
U4CON1_ON_SIZE                           equ 0001h
U4CON1_ON_LENGTH                         equ 0001h
U4CON1_ON_MASK                           equ 0080h
U4CON1_U4SENDB_POSN                      equ 0000h
U4CON1_U4SENDB_POSITION                  equ 0000h
U4CON1_U4SENDB_SIZE                      equ 0001h
U4CON1_U4SENDB_LENGTH                    equ 0001h
U4CON1_U4SENDB_MASK                      equ 0001h
U4CON1_U4BRKOVR_POSN                     equ 0001h
U4CON1_U4BRKOVR_POSITION                 equ 0001h
U4CON1_U4BRKOVR_SIZE                     equ 0001h
U4CON1_U4BRKOVR_LENGTH                   equ 0001h
U4CON1_U4BRKOVR_MASK                     equ 0002h
U4CON1_U4RXBIMD_POSN                     equ 0003h
U4CON1_U4RXBIMD_POSITION                 equ 0003h
U4CON1_U4RXBIMD_SIZE                     equ 0001h
U4CON1_U4RXBIMD_LENGTH                   equ 0001h
U4CON1_U4RXBIMD_MASK                     equ 0008h
U4CON1_U4WUE_POSN                        equ 0004h
U4CON1_U4WUE_POSITION                    equ 0004h
U4CON1_U4WUE_SIZE                        equ 0001h
U4CON1_U4WUE_LENGTH                      equ 0001h
U4CON1_U4WUE_MASK                        equ 0010h
U4CON1_U4ON_POSN                         equ 0007h
U4CON1_U4ON_POSITION                     equ 0007h
U4CON1_U4ON_SIZE                         equ 0001h
U4CON1_U4ON_LENGTH                       equ 0001h
U4CON1_U4ON_MASK                         equ 0080h

// Register: U4CON2
#define U4CON2 U4CON2
U4CON2                                   equ 02E6h
// bitfield definitions
U4CON2_FLO_POSN                          equ 0000h
U4CON2_FLO_POSITION                      equ 0000h
U4CON2_FLO_SIZE                          equ 0002h
U4CON2_FLO_LENGTH                        equ 0002h
U4CON2_FLO_MASK                          equ 0003h
U4CON2_TXPOL_POSN                        equ 0002h
U4CON2_TXPOL_POSITION                    equ 0002h
U4CON2_TXPOL_SIZE                        equ 0001h
U4CON2_TXPOL_LENGTH                      equ 0001h
U4CON2_TXPOL_MASK                        equ 0004h
U4CON2_STP_POSN                          equ 0004h
U4CON2_STP_POSITION                      equ 0004h
U4CON2_STP_SIZE                          equ 0002h
U4CON2_STP_LENGTH                        equ 0002h
U4CON2_STP_MASK                          equ 0030h
U4CON2_RXPOL_POSN                        equ 0006h
U4CON2_RXPOL_POSITION                    equ 0006h
U4CON2_RXPOL_SIZE                        equ 0001h
U4CON2_RXPOL_LENGTH                      equ 0001h
U4CON2_RXPOL_MASK                        equ 0040h
U4CON2_RUNOVF_POSN                       equ 0007h
U4CON2_RUNOVF_POSITION                   equ 0007h
U4CON2_RUNOVF_SIZE                       equ 0001h
U4CON2_RUNOVF_LENGTH                     equ 0001h
U4CON2_RUNOVF_MASK                       equ 0080h
U4CON2_FLO0_POSN                         equ 0000h
U4CON2_FLO0_POSITION                     equ 0000h
U4CON2_FLO0_SIZE                         equ 0001h
U4CON2_FLO0_LENGTH                       equ 0001h
U4CON2_FLO0_MASK                         equ 0001h
U4CON2_FLO1_POSN                         equ 0001h
U4CON2_FLO1_POSITION                     equ 0001h
U4CON2_FLO1_SIZE                         equ 0001h
U4CON2_FLO1_LENGTH                       equ 0001h
U4CON2_FLO1_MASK                         equ 0002h
U4CON2_STP0_POSN                         equ 0004h
U4CON2_STP0_POSITION                     equ 0004h
U4CON2_STP0_SIZE                         equ 0001h
U4CON2_STP0_LENGTH                       equ 0001h
U4CON2_STP0_MASK                         equ 0010h
U4CON2_STP1_POSN                         equ 0005h
U4CON2_STP1_POSITION                     equ 0005h
U4CON2_STP1_SIZE                         equ 0001h
U4CON2_STP1_LENGTH                       equ 0001h
U4CON2_STP1_MASK                         equ 0020h
U4CON2_U4FLO_POSN                        equ 0000h
U4CON2_U4FLO_POSITION                    equ 0000h
U4CON2_U4FLO_SIZE                        equ 0002h
U4CON2_U4FLO_LENGTH                      equ 0002h
U4CON2_U4FLO_MASK                        equ 0003h
U4CON2_U4TXPOL_POSN                      equ 0002h
U4CON2_U4TXPOL_POSITION                  equ 0002h
U4CON2_U4TXPOL_SIZE                      equ 0001h
U4CON2_U4TXPOL_LENGTH                    equ 0001h
U4CON2_U4TXPOL_MASK                      equ 0004h
U4CON2_U4STP_POSN                        equ 0004h
U4CON2_U4STP_POSITION                    equ 0004h
U4CON2_U4STP_SIZE                        equ 0002h
U4CON2_U4STP_LENGTH                      equ 0002h
U4CON2_U4STP_MASK                        equ 0030h
U4CON2_U4RXPOL_POSN                      equ 0006h
U4CON2_U4RXPOL_POSITION                  equ 0006h
U4CON2_U4RXPOL_SIZE                      equ 0001h
U4CON2_U4RXPOL_LENGTH                    equ 0001h
U4CON2_U4RXPOL_MASK                      equ 0040h
U4CON2_U4RUNOVF_POSN                     equ 0007h
U4CON2_U4RUNOVF_POSITION                 equ 0007h
U4CON2_U4RUNOVF_SIZE                     equ 0001h
U4CON2_U4RUNOVF_LENGTH                   equ 0001h
U4CON2_U4RUNOVF_MASK                     equ 0080h
U4CON2_U4FLO0_POSN                       equ 0000h
U4CON2_U4FLO0_POSITION                   equ 0000h
U4CON2_U4FLO0_SIZE                       equ 0001h
U4CON2_U4FLO0_LENGTH                     equ 0001h
U4CON2_U4FLO0_MASK                       equ 0001h
U4CON2_U4FLO1_POSN                       equ 0001h
U4CON2_U4FLO1_POSITION                   equ 0001h
U4CON2_U4FLO1_SIZE                       equ 0001h
U4CON2_U4FLO1_LENGTH                     equ 0001h
U4CON2_U4FLO1_MASK                       equ 0002h
U4CON2_U4STP0_POSN                       equ 0004h
U4CON2_U4STP0_POSITION                   equ 0004h
U4CON2_U4STP0_SIZE                       equ 0001h
U4CON2_U4STP0_LENGTH                     equ 0001h
U4CON2_U4STP0_MASK                       equ 0010h
U4CON2_U4STP1_POSN                       equ 0005h
U4CON2_U4STP1_POSITION                   equ 0005h
U4CON2_U4STP1_SIZE                       equ 0001h
U4CON2_U4STP1_LENGTH                     equ 0001h
U4CON2_U4STP1_MASK                       equ 0020h

// Register: U4BRG
#define U4BRG U4BRG
U4BRG                                    equ 02E7h

// Register: U4BRGL
#define U4BRGL U4BRGL
U4BRGL                                   equ 02E7h
// bitfield definitions
U4BRGL_BRGL_POSN                         equ 0000h
U4BRGL_BRGL_POSITION                     equ 0000h
U4BRGL_BRGL_SIZE                         equ 0008h
U4BRGL_BRGL_LENGTH                       equ 0008h
U4BRGL_BRGL_MASK                         equ 00FFh

// Register: U4BRGH
#define U4BRGH U4BRGH
U4BRGH                                   equ 02E8h
// bitfield definitions
U4BRGH_BRGH_POSN                         equ 0000h
U4BRGH_BRGH_POSITION                     equ 0000h
U4BRGH_BRGH_SIZE                         equ 0008h
U4BRGH_BRGH_LENGTH                       equ 0008h
U4BRGH_BRGH_MASK                         equ 00FFh

// Register: U4FIFO
#define U4FIFO U4FIFO
U4FIFO                                   equ 02E9h
// bitfield definitions
U4FIFO_RXBF_POSN                         equ 0000h
U4FIFO_RXBF_POSITION                     equ 0000h
U4FIFO_RXBF_SIZE                         equ 0001h
U4FIFO_RXBF_LENGTH                       equ 0001h
U4FIFO_RXBF_MASK                         equ 0001h
U4FIFO_RXBE_POSN                         equ 0001h
U4FIFO_RXBE_POSITION                     equ 0001h
U4FIFO_RXBE_SIZE                         equ 0001h
U4FIFO_RXBE_LENGTH                       equ 0001h
U4FIFO_RXBE_MASK                         equ 0002h
U4FIFO_XON_POSN                          equ 0002h
U4FIFO_XON_POSITION                      equ 0002h
U4FIFO_XON_SIZE                          equ 0001h
U4FIFO_XON_LENGTH                        equ 0001h
U4FIFO_XON_MASK                          equ 0004h
U4FIFO_RXIDL_POSN                        equ 0003h
U4FIFO_RXIDL_POSITION                    equ 0003h
U4FIFO_RXIDL_SIZE                        equ 0001h
U4FIFO_RXIDL_LENGTH                      equ 0001h
U4FIFO_RXIDL_MASK                        equ 0008h
U4FIFO_TXBF_POSN                         equ 0004h
U4FIFO_TXBF_POSITION                     equ 0004h
U4FIFO_TXBF_SIZE                         equ 0001h
U4FIFO_TXBF_LENGTH                       equ 0001h
U4FIFO_TXBF_MASK                         equ 0010h
U4FIFO_TXBE_POSN                         equ 0005h
U4FIFO_TXBE_POSITION                     equ 0005h
U4FIFO_TXBE_SIZE                         equ 0001h
U4FIFO_TXBE_LENGTH                       equ 0001h
U4FIFO_TXBE_MASK                         equ 0020h
U4FIFO_STPMD_POSN                        equ 0006h
U4FIFO_STPMD_POSITION                    equ 0006h
U4FIFO_STPMD_SIZE                        equ 0001h
U4FIFO_STPMD_LENGTH                      equ 0001h
U4FIFO_STPMD_MASK                        equ 0040h
U4FIFO_TXWRE_POSN                        equ 0007h
U4FIFO_TXWRE_POSITION                    equ 0007h
U4FIFO_TXWRE_SIZE                        equ 0001h
U4FIFO_TXWRE_LENGTH                      equ 0001h
U4FIFO_TXWRE_MASK                        equ 0080h
U4FIFO_U4RXBF_POSN                       equ 0000h
U4FIFO_U4RXBF_POSITION                   equ 0000h
U4FIFO_U4RXBF_SIZE                       equ 0001h
U4FIFO_U4RXBF_LENGTH                     equ 0001h
U4FIFO_U4RXBF_MASK                       equ 0001h
U4FIFO_U4RXBE_POSN                       equ 0001h
U4FIFO_U4RXBE_POSITION                   equ 0001h
U4FIFO_U4RXBE_SIZE                       equ 0001h
U4FIFO_U4RXBE_LENGTH                     equ 0001h
U4FIFO_U4RXBE_MASK                       equ 0002h
U4FIFO_U4XON_POSN                        equ 0002h
U4FIFO_U4XON_POSITION                    equ 0002h
U4FIFO_U4XON_SIZE                        equ 0001h
U4FIFO_U4XON_LENGTH                      equ 0001h
U4FIFO_U4XON_MASK                        equ 0004h
U4FIFO_U4RXIDL_POSN                      equ 0003h
U4FIFO_U4RXIDL_POSITION                  equ 0003h
U4FIFO_U4RXIDL_SIZE                      equ 0001h
U4FIFO_U4RXIDL_LENGTH                    equ 0001h
U4FIFO_U4RXIDL_MASK                      equ 0008h
U4FIFO_U4TXBF_POSN                       equ 0004h
U4FIFO_U4TXBF_POSITION                   equ 0004h
U4FIFO_U4TXBF_SIZE                       equ 0001h
U4FIFO_U4TXBF_LENGTH                     equ 0001h
U4FIFO_U4TXBF_MASK                       equ 0010h
U4FIFO_U4TXBE_POSN                       equ 0005h
U4FIFO_U4TXBE_POSITION                   equ 0005h
U4FIFO_U4TXBE_SIZE                       equ 0001h
U4FIFO_U4TXBE_LENGTH                     equ 0001h
U4FIFO_U4TXBE_MASK                       equ 0020h
U4FIFO_U4STPMD_POSN                      equ 0006h
U4FIFO_U4STPMD_POSITION                  equ 0006h
U4FIFO_U4STPMD_SIZE                      equ 0001h
U4FIFO_U4STPMD_LENGTH                    equ 0001h
U4FIFO_U4STPMD_MASK                      equ 0040h
U4FIFO_U4TXWRE_POSN                      equ 0007h
U4FIFO_U4TXWRE_POSITION                  equ 0007h
U4FIFO_U4TXWRE_SIZE                      equ 0001h
U4FIFO_U4TXWRE_LENGTH                    equ 0001h
U4FIFO_U4TXWRE_MASK                      equ 0080h
U4FIFO_U4RCIDL_POSN                      equ 0003h
U4FIFO_U4RCIDL_POSITION                  equ 0003h
U4FIFO_U4RCIDL_SIZE                      equ 0001h
U4FIFO_U4RCIDL_LENGTH                    equ 0001h
U4FIFO_U4RCIDL_MASK                      equ 0008h
U4FIFO_RCIDL_POSN                        equ 0003h
U4FIFO_RCIDL_POSITION                    equ 0003h
U4FIFO_RCIDL_SIZE                        equ 0001h
U4FIFO_RCIDL_LENGTH                      equ 0001h
U4FIFO_RCIDL_MASK                        equ 0008h

// Register: U4UIR
#define U4UIR U4UIR
U4UIR                                    equ 02EAh
// bitfield definitions
U4UIR_ABDIE_POSN                         equ 0002h
U4UIR_ABDIE_POSITION                     equ 0002h
U4UIR_ABDIE_SIZE                         equ 0001h
U4UIR_ABDIE_LENGTH                       equ 0001h
U4UIR_ABDIE_MASK                         equ 0004h
U4UIR_ABDIF_POSN                         equ 0006h
U4UIR_ABDIF_POSITION                     equ 0006h
U4UIR_ABDIF_SIZE                         equ 0001h
U4UIR_ABDIF_LENGTH                       equ 0001h
U4UIR_ABDIF_MASK                         equ 0040h
U4UIR_WUIF_POSN                          equ 0007h
U4UIR_WUIF_POSITION                      equ 0007h
U4UIR_WUIF_SIZE                          equ 0001h
U4UIR_WUIF_LENGTH                        equ 0001h
U4UIR_WUIF_MASK                          equ 0080h
U4UIR_U4ABDIE_POSN                       equ 0002h
U4UIR_U4ABDIE_POSITION                   equ 0002h
U4UIR_U4ABDIE_SIZE                       equ 0001h
U4UIR_U4ABDIE_LENGTH                     equ 0001h
U4UIR_U4ABDIE_MASK                       equ 0004h
U4UIR_U4ABDIF_POSN                       equ 0006h
U4UIR_U4ABDIF_POSITION                   equ 0006h
U4UIR_U4ABDIF_SIZE                       equ 0001h
U4UIR_U4ABDIF_LENGTH                     equ 0001h
U4UIR_U4ABDIF_MASK                       equ 0040h
U4UIR_U4WUIF_POSN                        equ 0007h
U4UIR_U4WUIF_POSITION                    equ 0007h
U4UIR_U4WUIF_SIZE                        equ 0001h
U4UIR_U4WUIF_LENGTH                      equ 0001h
U4UIR_U4WUIF_MASK                        equ 0080h

// Register: U4ERRIR
#define U4ERRIR U4ERRIR
U4ERRIR                                  equ 02EBh
// bitfield definitions
U4ERRIR_TXCIF_POSN                       equ 0000h
U4ERRIR_TXCIF_POSITION                   equ 0000h
U4ERRIR_TXCIF_SIZE                       equ 0001h
U4ERRIR_TXCIF_LENGTH                     equ 0001h
U4ERRIR_TXCIF_MASK                       equ 0001h
U4ERRIR_RXFOIF_POSN                      equ 0001h
U4ERRIR_RXFOIF_POSITION                  equ 0001h
U4ERRIR_RXFOIF_SIZE                      equ 0001h
U4ERRIR_RXFOIF_LENGTH                    equ 0001h
U4ERRIR_RXFOIF_MASK                      equ 0002h
U4ERRIR_RXBKIF_POSN                      equ 0002h
U4ERRIR_RXBKIF_POSITION                  equ 0002h
U4ERRIR_RXBKIF_SIZE                      equ 0001h
U4ERRIR_RXBKIF_LENGTH                    equ 0001h
U4ERRIR_RXBKIF_MASK                      equ 0004h
U4ERRIR_FERIF_POSN                       equ 0003h
U4ERRIR_FERIF_POSITION                   equ 0003h
U4ERRIR_FERIF_SIZE                       equ 0001h
U4ERRIR_FERIF_LENGTH                     equ 0001h
U4ERRIR_FERIF_MASK                       equ 0008h
U4ERRIR_CERIF_POSN                       equ 0004h
U4ERRIR_CERIF_POSITION                   equ 0004h
U4ERRIR_CERIF_SIZE                       equ 0001h
U4ERRIR_CERIF_LENGTH                     equ 0001h
U4ERRIR_CERIF_MASK                       equ 0010h
U4ERRIR_ABDOVF_POSN                      equ 0005h
U4ERRIR_ABDOVF_POSITION                  equ 0005h
U4ERRIR_ABDOVF_SIZE                      equ 0001h
U4ERRIR_ABDOVF_LENGTH                    equ 0001h
U4ERRIR_ABDOVF_MASK                      equ 0020h
U4ERRIR_PERIF_POSN                       equ 0006h
U4ERRIR_PERIF_POSITION                   equ 0006h
U4ERRIR_PERIF_SIZE                       equ 0001h
U4ERRIR_PERIF_LENGTH                     equ 0001h
U4ERRIR_PERIF_MASK                       equ 0040h
U4ERRIR_TXMTIF_POSN                      equ 0007h
U4ERRIR_TXMTIF_POSITION                  equ 0007h
U4ERRIR_TXMTIF_SIZE                      equ 0001h
U4ERRIR_TXMTIF_LENGTH                    equ 0001h
U4ERRIR_TXMTIF_MASK                      equ 0080h
U4ERRIR_U4TXCIF_POSN                     equ 0000h
U4ERRIR_U4TXCIF_POSITION                 equ 0000h
U4ERRIR_U4TXCIF_SIZE                     equ 0001h
U4ERRIR_U4TXCIF_LENGTH                   equ 0001h
U4ERRIR_U4TXCIF_MASK                     equ 0001h
U4ERRIR_U4RXFOIF_POSN                    equ 0001h
U4ERRIR_U4RXFOIF_POSITION                equ 0001h
U4ERRIR_U4RXFOIF_SIZE                    equ 0001h
U4ERRIR_U4RXFOIF_LENGTH                  equ 0001h
U4ERRIR_U4RXFOIF_MASK                    equ 0002h
U4ERRIR_U4RXBKIF_POSN                    equ 0002h
U4ERRIR_U4RXBKIF_POSITION                equ 0002h
U4ERRIR_U4RXBKIF_SIZE                    equ 0001h
U4ERRIR_U4RXBKIF_LENGTH                  equ 0001h
U4ERRIR_U4RXBKIF_MASK                    equ 0004h
U4ERRIR_U4FERIF_POSN                     equ 0003h
U4ERRIR_U4FERIF_POSITION                 equ 0003h
U4ERRIR_U4FERIF_SIZE                     equ 0001h
U4ERRIR_U4FERIF_LENGTH                   equ 0001h
U4ERRIR_U4FERIF_MASK                     equ 0008h
U4ERRIR_U4CERIF_POSN                     equ 0004h
U4ERRIR_U4CERIF_POSITION                 equ 0004h
U4ERRIR_U4CERIF_SIZE                     equ 0001h
U4ERRIR_U4CERIF_LENGTH                   equ 0001h
U4ERRIR_U4CERIF_MASK                     equ 0010h
U4ERRIR_U4ABDOVF_POSN                    equ 0005h
U4ERRIR_U4ABDOVF_POSITION                equ 0005h
U4ERRIR_U4ABDOVF_SIZE                    equ 0001h
U4ERRIR_U4ABDOVF_LENGTH                  equ 0001h
U4ERRIR_U4ABDOVF_MASK                    equ 0020h
U4ERRIR_U4PERIF_POSN                     equ 0006h
U4ERRIR_U4PERIF_POSITION                 equ 0006h
U4ERRIR_U4PERIF_SIZE                     equ 0001h
U4ERRIR_U4PERIF_LENGTH                   equ 0001h
U4ERRIR_U4PERIF_MASK                     equ 0040h
U4ERRIR_U4TXMTIF_POSN                    equ 0007h
U4ERRIR_U4TXMTIF_POSITION                equ 0007h
U4ERRIR_U4TXMTIF_SIZE                    equ 0001h
U4ERRIR_U4TXMTIF_LENGTH                  equ 0001h
U4ERRIR_U4TXMTIF_MASK                    equ 0080h

// Register: U4ERRIE
#define U4ERRIE U4ERRIE
U4ERRIE                                  equ 02ECh
// bitfield definitions
U4ERRIE_TXCIE_POSN                       equ 0000h
U4ERRIE_TXCIE_POSITION                   equ 0000h
U4ERRIE_TXCIE_SIZE                       equ 0001h
U4ERRIE_TXCIE_LENGTH                     equ 0001h
U4ERRIE_TXCIE_MASK                       equ 0001h
U4ERRIE_RXFOIE_POSN                      equ 0001h
U4ERRIE_RXFOIE_POSITION                  equ 0001h
U4ERRIE_RXFOIE_SIZE                      equ 0001h
U4ERRIE_RXFOIE_LENGTH                    equ 0001h
U4ERRIE_RXFOIE_MASK                      equ 0002h
U4ERRIE_RXBKIE_POSN                      equ 0002h
U4ERRIE_RXBKIE_POSITION                  equ 0002h
U4ERRIE_RXBKIE_SIZE                      equ 0001h
U4ERRIE_RXBKIE_LENGTH                    equ 0001h
U4ERRIE_RXBKIE_MASK                      equ 0004h
U4ERRIE_FERIE_POSN                       equ 0003h
U4ERRIE_FERIE_POSITION                   equ 0003h
U4ERRIE_FERIE_SIZE                       equ 0001h
U4ERRIE_FERIE_LENGTH                     equ 0001h
U4ERRIE_FERIE_MASK                       equ 0008h
U4ERRIE_CERIE_POSN                       equ 0004h
U4ERRIE_CERIE_POSITION                   equ 0004h
U4ERRIE_CERIE_SIZE                       equ 0001h
U4ERRIE_CERIE_LENGTH                     equ 0001h
U4ERRIE_CERIE_MASK                       equ 0010h
U4ERRIE_ABDOVE_POSN                      equ 0005h
U4ERRIE_ABDOVE_POSITION                  equ 0005h
U4ERRIE_ABDOVE_SIZE                      equ 0001h
U4ERRIE_ABDOVE_LENGTH                    equ 0001h
U4ERRIE_ABDOVE_MASK                      equ 0020h
U4ERRIE_PERIE_POSN                       equ 0006h
U4ERRIE_PERIE_POSITION                   equ 0006h
U4ERRIE_PERIE_SIZE                       equ 0001h
U4ERRIE_PERIE_LENGTH                     equ 0001h
U4ERRIE_PERIE_MASK                       equ 0040h
U4ERRIE_TXMTIE_POSN                      equ 0007h
U4ERRIE_TXMTIE_POSITION                  equ 0007h
U4ERRIE_TXMTIE_SIZE                      equ 0001h
U4ERRIE_TXMTIE_LENGTH                    equ 0001h
U4ERRIE_TXMTIE_MASK                      equ 0080h
U4ERRIE_U4TXCIE_POSN                     equ 0000h
U4ERRIE_U4TXCIE_POSITION                 equ 0000h
U4ERRIE_U4TXCIE_SIZE                     equ 0001h
U4ERRIE_U4TXCIE_LENGTH                   equ 0001h
U4ERRIE_U4TXCIE_MASK                     equ 0001h
U4ERRIE_U4RXFOIE_POSN                    equ 0001h
U4ERRIE_U4RXFOIE_POSITION                equ 0001h
U4ERRIE_U4RXFOIE_SIZE                    equ 0001h
U4ERRIE_U4RXFOIE_LENGTH                  equ 0001h
U4ERRIE_U4RXFOIE_MASK                    equ 0002h
U4ERRIE_U4RXBKIE_POSN                    equ 0002h
U4ERRIE_U4RXBKIE_POSITION                equ 0002h
U4ERRIE_U4RXBKIE_SIZE                    equ 0001h
U4ERRIE_U4RXBKIE_LENGTH                  equ 0001h
U4ERRIE_U4RXBKIE_MASK                    equ 0004h
U4ERRIE_U4FERIE_POSN                     equ 0003h
U4ERRIE_U4FERIE_POSITION                 equ 0003h
U4ERRIE_U4FERIE_SIZE                     equ 0001h
U4ERRIE_U4FERIE_LENGTH                   equ 0001h
U4ERRIE_U4FERIE_MASK                     equ 0008h
U4ERRIE_U4CERIE_POSN                     equ 0004h
U4ERRIE_U4CERIE_POSITION                 equ 0004h
U4ERRIE_U4CERIE_SIZE                     equ 0001h
U4ERRIE_U4CERIE_LENGTH                   equ 0001h
U4ERRIE_U4CERIE_MASK                     equ 0010h
U4ERRIE_U4ABDOVE_POSN                    equ 0005h
U4ERRIE_U4ABDOVE_POSITION                equ 0005h
U4ERRIE_U4ABDOVE_SIZE                    equ 0001h
U4ERRIE_U4ABDOVE_LENGTH                  equ 0001h
U4ERRIE_U4ABDOVE_MASK                    equ 0020h
U4ERRIE_U4PERIE_POSN                     equ 0006h
U4ERRIE_U4PERIE_POSITION                 equ 0006h
U4ERRIE_U4PERIE_SIZE                     equ 0001h
U4ERRIE_U4PERIE_LENGTH                   equ 0001h
U4ERRIE_U4PERIE_MASK                     equ 0040h
U4ERRIE_U4TXMTIE_POSN                    equ 0007h
U4ERRIE_U4TXMTIE_POSITION                equ 0007h
U4ERRIE_U4TXMTIE_SIZE                    equ 0001h
U4ERRIE_U4TXMTIE_LENGTH                  equ 0001h
U4ERRIE_U4TXMTIE_MASK                    equ 0080h

// Register: U5RXB
#define U5RXB U5RXB
U5RXB                                    equ 02EDh
// bitfield definitions
U5RXB_RXB_POSN                           equ 0000h
U5RXB_RXB_POSITION                       equ 0000h
U5RXB_RXB_SIZE                           equ 0008h
U5RXB_RXB_LENGTH                         equ 0008h
U5RXB_RXB_MASK                           equ 00FFh

// Register: U5TXB
#define U5TXB U5TXB
U5TXB                                    equ 02EFh
// bitfield definitions
U5TXB_TXB_POSN                           equ 0000h
U5TXB_TXB_POSITION                       equ 0000h
U5TXB_TXB_SIZE                           equ 0008h
U5TXB_TXB_LENGTH                         equ 0008h
U5TXB_TXB_MASK                           equ 00FFh

// Register: U5P1
#define U5P1 U5P1
U5P1                                     equ 02F1h

// Register: U5P1L
#define U5P1L U5P1L
U5P1L                                    equ 02F1h
// bitfield definitions
U5P1L_P1L_POSN                           equ 0000h
U5P1L_P1L_POSITION                       equ 0000h
U5P1L_P1L_SIZE                           equ 0008h
U5P1L_P1L_LENGTH                         equ 0008h
U5P1L_P1L_MASK                           equ 00FFh

// Register: U5P2
#define U5P2 U5P2
U5P2                                     equ 02F3h

// Register: U5P2L
#define U5P2L U5P2L
U5P2L                                    equ 02F3h
// bitfield definitions
U5P2L_P2L_POSN                           equ 0000h
U5P2L_P2L_POSITION                       equ 0000h
U5P2L_P2L_SIZE                           equ 0008h
U5P2L_P2L_LENGTH                         equ 0008h
U5P2L_P2L_MASK                           equ 00FFh

// Register: U5P3
#define U5P3 U5P3
U5P3                                     equ 02F5h

// Register: U5P3L
#define U5P3L U5P3L
U5P3L                                    equ 02F5h
// bitfield definitions
U5P3L_P3L_POSN                           equ 0000h
U5P3L_P3L_POSITION                       equ 0000h
U5P3L_P3L_SIZE                           equ 0008h
U5P3L_P3L_LENGTH                         equ 0008h
U5P3L_P3L_MASK                           equ 00FFh

// Register: U5CON0
#define U5CON0 U5CON0
U5CON0                                   equ 02F7h
// bitfield definitions
U5CON0_MODE0_POSN                        equ 0000h
U5CON0_MODE0_POSITION                    equ 0000h
U5CON0_MODE0_SIZE                        equ 0001h
U5CON0_MODE0_LENGTH                      equ 0001h
U5CON0_MODE0_MASK                        equ 0001h
U5CON0_MODE1_POSN                        equ 0001h
U5CON0_MODE1_POSITION                    equ 0001h
U5CON0_MODE1_SIZE                        equ 0001h
U5CON0_MODE1_LENGTH                      equ 0001h
U5CON0_MODE1_MASK                        equ 0002h
U5CON0_MODE2_POSN                        equ 0002h
U5CON0_MODE2_POSITION                    equ 0002h
U5CON0_MODE2_SIZE                        equ 0001h
U5CON0_MODE2_LENGTH                      equ 0001h
U5CON0_MODE2_MASK                        equ 0004h
U5CON0_U5MODE_POSN                       equ 0000h
U5CON0_U5MODE_POSITION                   equ 0000h
U5CON0_U5MODE_SIZE                       equ 0004h
U5CON0_U5MODE_LENGTH                     equ 0004h
U5CON0_U5MODE_MASK                       equ 000Fh
U5CON0_U5RXEN_POSN                       equ 0004h
U5CON0_U5RXEN_POSITION                   equ 0004h
U5CON0_U5RXEN_SIZE                       equ 0001h
U5CON0_U5RXEN_LENGTH                     equ 0001h
U5CON0_U5RXEN_MASK                       equ 0010h
U5CON0_U5TXEN_POSN                       equ 0005h
U5CON0_U5TXEN_POSITION                   equ 0005h
U5CON0_U5TXEN_SIZE                       equ 0001h
U5CON0_U5TXEN_LENGTH                     equ 0001h
U5CON0_U5TXEN_MASK                       equ 0020h
U5CON0_U5ABDEN_POSN                      equ 0006h
U5CON0_U5ABDEN_POSITION                  equ 0006h
U5CON0_U5ABDEN_SIZE                      equ 0001h
U5CON0_U5ABDEN_LENGTH                    equ 0001h
U5CON0_U5ABDEN_MASK                      equ 0040h
U5CON0_U5BRGS_POSN                       equ 0007h
U5CON0_U5BRGS_POSITION                   equ 0007h
U5CON0_U5BRGS_SIZE                       equ 0001h
U5CON0_U5BRGS_LENGTH                     equ 0001h
U5CON0_U5BRGS_MASK                       equ 0080h
U5CON0_U5MODE0_POSN                      equ 0000h
U5CON0_U5MODE0_POSITION                  equ 0000h
U5CON0_U5MODE0_SIZE                      equ 0001h
U5CON0_U5MODE0_LENGTH                    equ 0001h
U5CON0_U5MODE0_MASK                      equ 0001h
U5CON0_U5MODE1_POSN                      equ 0001h
U5CON0_U5MODE1_POSITION                  equ 0001h
U5CON0_U5MODE1_SIZE                      equ 0001h
U5CON0_U5MODE1_LENGTH                    equ 0001h
U5CON0_U5MODE1_MASK                      equ 0002h
U5CON0_U5MODE2_POSN                      equ 0002h
U5CON0_U5MODE2_POSITION                  equ 0002h
U5CON0_U5MODE2_SIZE                      equ 0001h
U5CON0_U5MODE2_LENGTH                    equ 0001h
U5CON0_U5MODE2_MASK                      equ 0004h
U5CON0_MODE_POSN                         equ 0000h
U5CON0_MODE_POSITION                     equ 0000h
U5CON0_MODE_SIZE                         equ 0004h
U5CON0_MODE_LENGTH                       equ 0004h
U5CON0_MODE_MASK                         equ 000Fh
U5CON0_RXEN_POSN                         equ 0004h
U5CON0_RXEN_POSITION                     equ 0004h
U5CON0_RXEN_SIZE                         equ 0001h
U5CON0_RXEN_LENGTH                       equ 0001h
U5CON0_RXEN_MASK                         equ 0010h
U5CON0_TXEN_POSN                         equ 0005h
U5CON0_TXEN_POSITION                     equ 0005h
U5CON0_TXEN_SIZE                         equ 0001h
U5CON0_TXEN_LENGTH                       equ 0001h
U5CON0_TXEN_MASK                         equ 0020h
U5CON0_ABDEN_POSN                        equ 0006h
U5CON0_ABDEN_POSITION                    equ 0006h
U5CON0_ABDEN_SIZE                        equ 0001h
U5CON0_ABDEN_LENGTH                      equ 0001h
U5CON0_ABDEN_MASK                        equ 0040h
U5CON0_BRGS_POSN                         equ 0007h
U5CON0_BRGS_POSITION                     equ 0007h
U5CON0_BRGS_SIZE                         equ 0001h
U5CON0_BRGS_LENGTH                       equ 0001h
U5CON0_BRGS_MASK                         equ 0080h

// Register: U5CON1
#define U5CON1 U5CON1
U5CON1                                   equ 02F8h
// bitfield definitions
U5CON1_SENDB_POSN                        equ 0000h
U5CON1_SENDB_POSITION                    equ 0000h
U5CON1_SENDB_SIZE                        equ 0001h
U5CON1_SENDB_LENGTH                      equ 0001h
U5CON1_SENDB_MASK                        equ 0001h
U5CON1_BRKOVR_POSN                       equ 0001h
U5CON1_BRKOVR_POSITION                   equ 0001h
U5CON1_BRKOVR_SIZE                       equ 0001h
U5CON1_BRKOVR_LENGTH                     equ 0001h
U5CON1_BRKOVR_MASK                       equ 0002h
U5CON1_RXBIMD_POSN                       equ 0003h
U5CON1_RXBIMD_POSITION                   equ 0003h
U5CON1_RXBIMD_SIZE                       equ 0001h
U5CON1_RXBIMD_LENGTH                     equ 0001h
U5CON1_RXBIMD_MASK                       equ 0008h
U5CON1_WUE_POSN                          equ 0004h
U5CON1_WUE_POSITION                      equ 0004h
U5CON1_WUE_SIZE                          equ 0001h
U5CON1_WUE_LENGTH                        equ 0001h
U5CON1_WUE_MASK                          equ 0010h
U5CON1_ON_POSN                           equ 0007h
U5CON1_ON_POSITION                       equ 0007h
U5CON1_ON_SIZE                           equ 0001h
U5CON1_ON_LENGTH                         equ 0001h
U5CON1_ON_MASK                           equ 0080h
U5CON1_U5SENDB_POSN                      equ 0000h
U5CON1_U5SENDB_POSITION                  equ 0000h
U5CON1_U5SENDB_SIZE                      equ 0001h
U5CON1_U5SENDB_LENGTH                    equ 0001h
U5CON1_U5SENDB_MASK                      equ 0001h
U5CON1_U5BRKOVR_POSN                     equ 0001h
U5CON1_U5BRKOVR_POSITION                 equ 0001h
U5CON1_U5BRKOVR_SIZE                     equ 0001h
U5CON1_U5BRKOVR_LENGTH                   equ 0001h
U5CON1_U5BRKOVR_MASK                     equ 0002h
U5CON1_U5RXBIMD_POSN                     equ 0003h
U5CON1_U5RXBIMD_POSITION                 equ 0003h
U5CON1_U5RXBIMD_SIZE                     equ 0001h
U5CON1_U5RXBIMD_LENGTH                   equ 0001h
U5CON1_U5RXBIMD_MASK                     equ 0008h
U5CON1_U5WUE_POSN                        equ 0004h
U5CON1_U5WUE_POSITION                    equ 0004h
U5CON1_U5WUE_SIZE                        equ 0001h
U5CON1_U5WUE_LENGTH                      equ 0001h
U5CON1_U5WUE_MASK                        equ 0010h
U5CON1_U5ON_POSN                         equ 0007h
U5CON1_U5ON_POSITION                     equ 0007h
U5CON1_U5ON_SIZE                         equ 0001h
U5CON1_U5ON_LENGTH                       equ 0001h
U5CON1_U5ON_MASK                         equ 0080h

// Register: U5CON2
#define U5CON2 U5CON2
U5CON2                                   equ 02F9h
// bitfield definitions
U5CON2_FLO_POSN                          equ 0000h
U5CON2_FLO_POSITION                      equ 0000h
U5CON2_FLO_SIZE                          equ 0002h
U5CON2_FLO_LENGTH                        equ 0002h
U5CON2_FLO_MASK                          equ 0003h
U5CON2_TXPOL_POSN                        equ 0002h
U5CON2_TXPOL_POSITION                    equ 0002h
U5CON2_TXPOL_SIZE                        equ 0001h
U5CON2_TXPOL_LENGTH                      equ 0001h
U5CON2_TXPOL_MASK                        equ 0004h
U5CON2_STP_POSN                          equ 0004h
U5CON2_STP_POSITION                      equ 0004h
U5CON2_STP_SIZE                          equ 0002h
U5CON2_STP_LENGTH                        equ 0002h
U5CON2_STP_MASK                          equ 0030h
U5CON2_RXPOL_POSN                        equ 0006h
U5CON2_RXPOL_POSITION                    equ 0006h
U5CON2_RXPOL_SIZE                        equ 0001h
U5CON2_RXPOL_LENGTH                      equ 0001h
U5CON2_RXPOL_MASK                        equ 0040h
U5CON2_RUNOVF_POSN                       equ 0007h
U5CON2_RUNOVF_POSITION                   equ 0007h
U5CON2_RUNOVF_SIZE                       equ 0001h
U5CON2_RUNOVF_LENGTH                     equ 0001h
U5CON2_RUNOVF_MASK                       equ 0080h
U5CON2_FLO0_POSN                         equ 0000h
U5CON2_FLO0_POSITION                     equ 0000h
U5CON2_FLO0_SIZE                         equ 0001h
U5CON2_FLO0_LENGTH                       equ 0001h
U5CON2_FLO0_MASK                         equ 0001h
U5CON2_FLO1_POSN                         equ 0001h
U5CON2_FLO1_POSITION                     equ 0001h
U5CON2_FLO1_SIZE                         equ 0001h
U5CON2_FLO1_LENGTH                       equ 0001h
U5CON2_FLO1_MASK                         equ 0002h
U5CON2_STP0_POSN                         equ 0004h
U5CON2_STP0_POSITION                     equ 0004h
U5CON2_STP0_SIZE                         equ 0001h
U5CON2_STP0_LENGTH                       equ 0001h
U5CON2_STP0_MASK                         equ 0010h
U5CON2_STP1_POSN                         equ 0005h
U5CON2_STP1_POSITION                     equ 0005h
U5CON2_STP1_SIZE                         equ 0001h
U5CON2_STP1_LENGTH                       equ 0001h
U5CON2_STP1_MASK                         equ 0020h
U5CON2_U5FLO_POSN                        equ 0000h
U5CON2_U5FLO_POSITION                    equ 0000h
U5CON2_U5FLO_SIZE                        equ 0002h
U5CON2_U5FLO_LENGTH                      equ 0002h
U5CON2_U5FLO_MASK                        equ 0003h
U5CON2_U5TXPOL_POSN                      equ 0002h
U5CON2_U5TXPOL_POSITION                  equ 0002h
U5CON2_U5TXPOL_SIZE                      equ 0001h
U5CON2_U5TXPOL_LENGTH                    equ 0001h
U5CON2_U5TXPOL_MASK                      equ 0004h
U5CON2_U5STP_POSN                        equ 0004h
U5CON2_U5STP_POSITION                    equ 0004h
U5CON2_U5STP_SIZE                        equ 0002h
U5CON2_U5STP_LENGTH                      equ 0002h
U5CON2_U5STP_MASK                        equ 0030h
U5CON2_U5RXPOL_POSN                      equ 0006h
U5CON2_U5RXPOL_POSITION                  equ 0006h
U5CON2_U5RXPOL_SIZE                      equ 0001h
U5CON2_U5RXPOL_LENGTH                    equ 0001h
U5CON2_U5RXPOL_MASK                      equ 0040h
U5CON2_U5RUNOVF_POSN                     equ 0007h
U5CON2_U5RUNOVF_POSITION                 equ 0007h
U5CON2_U5RUNOVF_SIZE                     equ 0001h
U5CON2_U5RUNOVF_LENGTH                   equ 0001h
U5CON2_U5RUNOVF_MASK                     equ 0080h
U5CON2_U5FLO0_POSN                       equ 0000h
U5CON2_U5FLO0_POSITION                   equ 0000h
U5CON2_U5FLO0_SIZE                       equ 0001h
U5CON2_U5FLO0_LENGTH                     equ 0001h
U5CON2_U5FLO0_MASK                       equ 0001h
U5CON2_U5FLO1_POSN                       equ 0001h
U5CON2_U5FLO1_POSITION                   equ 0001h
U5CON2_U5FLO1_SIZE                       equ 0001h
U5CON2_U5FLO1_LENGTH                     equ 0001h
U5CON2_U5FLO1_MASK                       equ 0002h
U5CON2_U5STP0_POSN                       equ 0004h
U5CON2_U5STP0_POSITION                   equ 0004h
U5CON2_U5STP0_SIZE                       equ 0001h
U5CON2_U5STP0_LENGTH                     equ 0001h
U5CON2_U5STP0_MASK                       equ 0010h
U5CON2_U5STP1_POSN                       equ 0005h
U5CON2_U5STP1_POSITION                   equ 0005h
U5CON2_U5STP1_SIZE                       equ 0001h
U5CON2_U5STP1_LENGTH                     equ 0001h
U5CON2_U5STP1_MASK                       equ 0020h

// Register: U5BRG
#define U5BRG U5BRG
U5BRG                                    equ 02FAh

// Register: U5BRGL
#define U5BRGL U5BRGL
U5BRGL                                   equ 02FAh
// bitfield definitions
U5BRGL_BRGL_POSN                         equ 0000h
U5BRGL_BRGL_POSITION                     equ 0000h
U5BRGL_BRGL_SIZE                         equ 0008h
U5BRGL_BRGL_LENGTH                       equ 0008h
U5BRGL_BRGL_MASK                         equ 00FFh

// Register: U5BRGH
#define U5BRGH U5BRGH
U5BRGH                                   equ 02FBh
// bitfield definitions
U5BRGH_BRGH_POSN                         equ 0000h
U5BRGH_BRGH_POSITION                     equ 0000h
U5BRGH_BRGH_SIZE                         equ 0008h
U5BRGH_BRGH_LENGTH                       equ 0008h
U5BRGH_BRGH_MASK                         equ 00FFh

// Register: U5FIFO
#define U5FIFO U5FIFO
U5FIFO                                   equ 02FCh
// bitfield definitions
U5FIFO_RXBF_POSN                         equ 0000h
U5FIFO_RXBF_POSITION                     equ 0000h
U5FIFO_RXBF_SIZE                         equ 0001h
U5FIFO_RXBF_LENGTH                       equ 0001h
U5FIFO_RXBF_MASK                         equ 0001h
U5FIFO_RXBE_POSN                         equ 0001h
U5FIFO_RXBE_POSITION                     equ 0001h
U5FIFO_RXBE_SIZE                         equ 0001h
U5FIFO_RXBE_LENGTH                       equ 0001h
U5FIFO_RXBE_MASK                         equ 0002h
U5FIFO_XON_POSN                          equ 0002h
U5FIFO_XON_POSITION                      equ 0002h
U5FIFO_XON_SIZE                          equ 0001h
U5FIFO_XON_LENGTH                        equ 0001h
U5FIFO_XON_MASK                          equ 0004h
U5FIFO_RXIDL_POSN                        equ 0003h
U5FIFO_RXIDL_POSITION                    equ 0003h
U5FIFO_RXIDL_SIZE                        equ 0001h
U5FIFO_RXIDL_LENGTH                      equ 0001h
U5FIFO_RXIDL_MASK                        equ 0008h
U5FIFO_TXBF_POSN                         equ 0004h
U5FIFO_TXBF_POSITION                     equ 0004h
U5FIFO_TXBF_SIZE                         equ 0001h
U5FIFO_TXBF_LENGTH                       equ 0001h
U5FIFO_TXBF_MASK                         equ 0010h
U5FIFO_TXBE_POSN                         equ 0005h
U5FIFO_TXBE_POSITION                     equ 0005h
U5FIFO_TXBE_SIZE                         equ 0001h
U5FIFO_TXBE_LENGTH                       equ 0001h
U5FIFO_TXBE_MASK                         equ 0020h
U5FIFO_STPMD_POSN                        equ 0006h
U5FIFO_STPMD_POSITION                    equ 0006h
U5FIFO_STPMD_SIZE                        equ 0001h
U5FIFO_STPMD_LENGTH                      equ 0001h
U5FIFO_STPMD_MASK                        equ 0040h
U5FIFO_TXWRE_POSN                        equ 0007h
U5FIFO_TXWRE_POSITION                    equ 0007h
U5FIFO_TXWRE_SIZE                        equ 0001h
U5FIFO_TXWRE_LENGTH                      equ 0001h
U5FIFO_TXWRE_MASK                        equ 0080h
U5FIFO_U5RXBF_POSN                       equ 0000h
U5FIFO_U5RXBF_POSITION                   equ 0000h
U5FIFO_U5RXBF_SIZE                       equ 0001h
U5FIFO_U5RXBF_LENGTH                     equ 0001h
U5FIFO_U5RXBF_MASK                       equ 0001h
U5FIFO_U5RXBE_POSN                       equ 0001h
U5FIFO_U5RXBE_POSITION                   equ 0001h
U5FIFO_U5RXBE_SIZE                       equ 0001h
U5FIFO_U5RXBE_LENGTH                     equ 0001h
U5FIFO_U5RXBE_MASK                       equ 0002h
U5FIFO_U5XON_POSN                        equ 0002h
U5FIFO_U5XON_POSITION                    equ 0002h
U5FIFO_U5XON_SIZE                        equ 0001h
U5FIFO_U5XON_LENGTH                      equ 0001h
U5FIFO_U5XON_MASK                        equ 0004h
U5FIFO_U5RXIDL_POSN                      equ 0003h
U5FIFO_U5RXIDL_POSITION                  equ 0003h
U5FIFO_U5RXIDL_SIZE                      equ 0001h
U5FIFO_U5RXIDL_LENGTH                    equ 0001h
U5FIFO_U5RXIDL_MASK                      equ 0008h
U5FIFO_U5TXBF_POSN                       equ 0004h
U5FIFO_U5TXBF_POSITION                   equ 0004h
U5FIFO_U5TXBF_SIZE                       equ 0001h
U5FIFO_U5TXBF_LENGTH                     equ 0001h
U5FIFO_U5TXBF_MASK                       equ 0010h
U5FIFO_U5TXBE_POSN                       equ 0005h
U5FIFO_U5TXBE_POSITION                   equ 0005h
U5FIFO_U5TXBE_SIZE                       equ 0001h
U5FIFO_U5TXBE_LENGTH                     equ 0001h
U5FIFO_U5TXBE_MASK                       equ 0020h
U5FIFO_U5STPMD_POSN                      equ 0006h
U5FIFO_U5STPMD_POSITION                  equ 0006h
U5FIFO_U5STPMD_SIZE                      equ 0001h
U5FIFO_U5STPMD_LENGTH                    equ 0001h
U5FIFO_U5STPMD_MASK                      equ 0040h
U5FIFO_U5TXWRE_POSN                      equ 0007h
U5FIFO_U5TXWRE_POSITION                  equ 0007h
U5FIFO_U5TXWRE_SIZE                      equ 0001h
U5FIFO_U5TXWRE_LENGTH                    equ 0001h
U5FIFO_U5TXWRE_MASK                      equ 0080h
U5FIFO_U5RCIDL_POSN                      equ 0003h
U5FIFO_U5RCIDL_POSITION                  equ 0003h
U5FIFO_U5RCIDL_SIZE                      equ 0001h
U5FIFO_U5RCIDL_LENGTH                    equ 0001h
U5FIFO_U5RCIDL_MASK                      equ 0008h
U5FIFO_RCIDL_POSN                        equ 0003h
U5FIFO_RCIDL_POSITION                    equ 0003h
U5FIFO_RCIDL_SIZE                        equ 0001h
U5FIFO_RCIDL_LENGTH                      equ 0001h
U5FIFO_RCIDL_MASK                        equ 0008h

// Register: U5UIR
#define U5UIR U5UIR
U5UIR                                    equ 02FDh
// bitfield definitions
U5UIR_ABDIE_POSN                         equ 0002h
U5UIR_ABDIE_POSITION                     equ 0002h
U5UIR_ABDIE_SIZE                         equ 0001h
U5UIR_ABDIE_LENGTH                       equ 0001h
U5UIR_ABDIE_MASK                         equ 0004h
U5UIR_ABDIF_POSN                         equ 0006h
U5UIR_ABDIF_POSITION                     equ 0006h
U5UIR_ABDIF_SIZE                         equ 0001h
U5UIR_ABDIF_LENGTH                       equ 0001h
U5UIR_ABDIF_MASK                         equ 0040h
U5UIR_WUIF_POSN                          equ 0007h
U5UIR_WUIF_POSITION                      equ 0007h
U5UIR_WUIF_SIZE                          equ 0001h
U5UIR_WUIF_LENGTH                        equ 0001h
U5UIR_WUIF_MASK                          equ 0080h
U5UIR_U5ABDIE_POSN                       equ 0002h
U5UIR_U5ABDIE_POSITION                   equ 0002h
U5UIR_U5ABDIE_SIZE                       equ 0001h
U5UIR_U5ABDIE_LENGTH                     equ 0001h
U5UIR_U5ABDIE_MASK                       equ 0004h
U5UIR_U5ABDIF_POSN                       equ 0006h
U5UIR_U5ABDIF_POSITION                   equ 0006h
U5UIR_U5ABDIF_SIZE                       equ 0001h
U5UIR_U5ABDIF_LENGTH                     equ 0001h
U5UIR_U5ABDIF_MASK                       equ 0040h
U5UIR_U5WUIF_POSN                        equ 0007h
U5UIR_U5WUIF_POSITION                    equ 0007h
U5UIR_U5WUIF_SIZE                        equ 0001h
U5UIR_U5WUIF_LENGTH                      equ 0001h
U5UIR_U5WUIF_MASK                        equ 0080h

// Register: U5ERRIR
#define U5ERRIR U5ERRIR
U5ERRIR                                  equ 02FEh
// bitfield definitions
U5ERRIR_TXCIF_POSN                       equ 0000h
U5ERRIR_TXCIF_POSITION                   equ 0000h
U5ERRIR_TXCIF_SIZE                       equ 0001h
U5ERRIR_TXCIF_LENGTH                     equ 0001h
U5ERRIR_TXCIF_MASK                       equ 0001h
U5ERRIR_RXFOIF_POSN                      equ 0001h
U5ERRIR_RXFOIF_POSITION                  equ 0001h
U5ERRIR_RXFOIF_SIZE                      equ 0001h
U5ERRIR_RXFOIF_LENGTH                    equ 0001h
U5ERRIR_RXFOIF_MASK                      equ 0002h
U5ERRIR_RXBKIF_POSN                      equ 0002h
U5ERRIR_RXBKIF_POSITION                  equ 0002h
U5ERRIR_RXBKIF_SIZE                      equ 0001h
U5ERRIR_RXBKIF_LENGTH                    equ 0001h
U5ERRIR_RXBKIF_MASK                      equ 0004h
U5ERRIR_FERIF_POSN                       equ 0003h
U5ERRIR_FERIF_POSITION                   equ 0003h
U5ERRIR_FERIF_SIZE                       equ 0001h
U5ERRIR_FERIF_LENGTH                     equ 0001h
U5ERRIR_FERIF_MASK                       equ 0008h
U5ERRIR_CERIF_POSN                       equ 0004h
U5ERRIR_CERIF_POSITION                   equ 0004h
U5ERRIR_CERIF_SIZE                       equ 0001h
U5ERRIR_CERIF_LENGTH                     equ 0001h
U5ERRIR_CERIF_MASK                       equ 0010h
U5ERRIR_ABDOVF_POSN                      equ 0005h
U5ERRIR_ABDOVF_POSITION                  equ 0005h
U5ERRIR_ABDOVF_SIZE                      equ 0001h
U5ERRIR_ABDOVF_LENGTH                    equ 0001h
U5ERRIR_ABDOVF_MASK                      equ 0020h
U5ERRIR_PERIF_POSN                       equ 0006h
U5ERRIR_PERIF_POSITION                   equ 0006h
U5ERRIR_PERIF_SIZE                       equ 0001h
U5ERRIR_PERIF_LENGTH                     equ 0001h
U5ERRIR_PERIF_MASK                       equ 0040h
U5ERRIR_TXMTIF_POSN                      equ 0007h
U5ERRIR_TXMTIF_POSITION                  equ 0007h
U5ERRIR_TXMTIF_SIZE                      equ 0001h
U5ERRIR_TXMTIF_LENGTH                    equ 0001h
U5ERRIR_TXMTIF_MASK                      equ 0080h
U5ERRIR_U5TXCIF_POSN                     equ 0000h
U5ERRIR_U5TXCIF_POSITION                 equ 0000h
U5ERRIR_U5TXCIF_SIZE                     equ 0001h
U5ERRIR_U5TXCIF_LENGTH                   equ 0001h
U5ERRIR_U5TXCIF_MASK                     equ 0001h
U5ERRIR_U5RXFOIF_POSN                    equ 0001h
U5ERRIR_U5RXFOIF_POSITION                equ 0001h
U5ERRIR_U5RXFOIF_SIZE                    equ 0001h
U5ERRIR_U5RXFOIF_LENGTH                  equ 0001h
U5ERRIR_U5RXFOIF_MASK                    equ 0002h
U5ERRIR_U5RXBKIF_POSN                    equ 0002h
U5ERRIR_U5RXBKIF_POSITION                equ 0002h
U5ERRIR_U5RXBKIF_SIZE                    equ 0001h
U5ERRIR_U5RXBKIF_LENGTH                  equ 0001h
U5ERRIR_U5RXBKIF_MASK                    equ 0004h
U5ERRIR_U5FERIF_POSN                     equ 0003h
U5ERRIR_U5FERIF_POSITION                 equ 0003h
U5ERRIR_U5FERIF_SIZE                     equ 0001h
U5ERRIR_U5FERIF_LENGTH                   equ 0001h
U5ERRIR_U5FERIF_MASK                     equ 0008h
U5ERRIR_U5CERIF_POSN                     equ 0004h
U5ERRIR_U5CERIF_POSITION                 equ 0004h
U5ERRIR_U5CERIF_SIZE                     equ 0001h
U5ERRIR_U5CERIF_LENGTH                   equ 0001h
U5ERRIR_U5CERIF_MASK                     equ 0010h
U5ERRIR_U5ABDOVF_POSN                    equ 0005h
U5ERRIR_U5ABDOVF_POSITION                equ 0005h
U5ERRIR_U5ABDOVF_SIZE                    equ 0001h
U5ERRIR_U5ABDOVF_LENGTH                  equ 0001h
U5ERRIR_U5ABDOVF_MASK                    equ 0020h
U5ERRIR_U5PERIF_POSN                     equ 0006h
U5ERRIR_U5PERIF_POSITION                 equ 0006h
U5ERRIR_U5PERIF_SIZE                     equ 0001h
U5ERRIR_U5PERIF_LENGTH                   equ 0001h
U5ERRIR_U5PERIF_MASK                     equ 0040h
U5ERRIR_U5TXMTIF_POSN                    equ 0007h
U5ERRIR_U5TXMTIF_POSITION                equ 0007h
U5ERRIR_U5TXMTIF_SIZE                    equ 0001h
U5ERRIR_U5TXMTIF_LENGTH                  equ 0001h
U5ERRIR_U5TXMTIF_MASK                    equ 0080h

// Register: U5ERRIE
#define U5ERRIE U5ERRIE
U5ERRIE                                  equ 02FFh
// bitfield definitions
U5ERRIE_TXCIE_POSN                       equ 0000h
U5ERRIE_TXCIE_POSITION                   equ 0000h
U5ERRIE_TXCIE_SIZE                       equ 0001h
U5ERRIE_TXCIE_LENGTH                     equ 0001h
U5ERRIE_TXCIE_MASK                       equ 0001h
U5ERRIE_RXFOIE_POSN                      equ 0001h
U5ERRIE_RXFOIE_POSITION                  equ 0001h
U5ERRIE_RXFOIE_SIZE                      equ 0001h
U5ERRIE_RXFOIE_LENGTH                    equ 0001h
U5ERRIE_RXFOIE_MASK                      equ 0002h
U5ERRIE_RXBKIE_POSN                      equ 0002h
U5ERRIE_RXBKIE_POSITION                  equ 0002h
U5ERRIE_RXBKIE_SIZE                      equ 0001h
U5ERRIE_RXBKIE_LENGTH                    equ 0001h
U5ERRIE_RXBKIE_MASK                      equ 0004h
U5ERRIE_FERIE_POSN                       equ 0003h
U5ERRIE_FERIE_POSITION                   equ 0003h
U5ERRIE_FERIE_SIZE                       equ 0001h
U5ERRIE_FERIE_LENGTH                     equ 0001h
U5ERRIE_FERIE_MASK                       equ 0008h
U5ERRIE_CERIE_POSN                       equ 0004h
U5ERRIE_CERIE_POSITION                   equ 0004h
U5ERRIE_CERIE_SIZE                       equ 0001h
U5ERRIE_CERIE_LENGTH                     equ 0001h
U5ERRIE_CERIE_MASK                       equ 0010h
U5ERRIE_ABDOVE_POSN                      equ 0005h
U5ERRIE_ABDOVE_POSITION                  equ 0005h
U5ERRIE_ABDOVE_SIZE                      equ 0001h
U5ERRIE_ABDOVE_LENGTH                    equ 0001h
U5ERRIE_ABDOVE_MASK                      equ 0020h
U5ERRIE_PERIE_POSN                       equ 0006h
U5ERRIE_PERIE_POSITION                   equ 0006h
U5ERRIE_PERIE_SIZE                       equ 0001h
U5ERRIE_PERIE_LENGTH                     equ 0001h
U5ERRIE_PERIE_MASK                       equ 0040h
U5ERRIE_TXMTIE_POSN                      equ 0007h
U5ERRIE_TXMTIE_POSITION                  equ 0007h
U5ERRIE_TXMTIE_SIZE                      equ 0001h
U5ERRIE_TXMTIE_LENGTH                    equ 0001h
U5ERRIE_TXMTIE_MASK                      equ 0080h
U5ERRIE_U5TXCIE_POSN                     equ 0000h
U5ERRIE_U5TXCIE_POSITION                 equ 0000h
U5ERRIE_U5TXCIE_SIZE                     equ 0001h
U5ERRIE_U5TXCIE_LENGTH                   equ 0001h
U5ERRIE_U5TXCIE_MASK                     equ 0001h
U5ERRIE_U5RXFOIE_POSN                    equ 0001h
U5ERRIE_U5RXFOIE_POSITION                equ 0001h
U5ERRIE_U5RXFOIE_SIZE                    equ 0001h
U5ERRIE_U5RXFOIE_LENGTH                  equ 0001h
U5ERRIE_U5RXFOIE_MASK                    equ 0002h
U5ERRIE_U5RXBKIE_POSN                    equ 0002h
U5ERRIE_U5RXBKIE_POSITION                equ 0002h
U5ERRIE_U5RXBKIE_SIZE                    equ 0001h
U5ERRIE_U5RXBKIE_LENGTH                  equ 0001h
U5ERRIE_U5RXBKIE_MASK                    equ 0004h
U5ERRIE_U5FERIE_POSN                     equ 0003h
U5ERRIE_U5FERIE_POSITION                 equ 0003h
U5ERRIE_U5FERIE_SIZE                     equ 0001h
U5ERRIE_U5FERIE_LENGTH                   equ 0001h
U5ERRIE_U5FERIE_MASK                     equ 0008h
U5ERRIE_U5CERIE_POSN                     equ 0004h
U5ERRIE_U5CERIE_POSITION                 equ 0004h
U5ERRIE_U5CERIE_SIZE                     equ 0001h
U5ERRIE_U5CERIE_LENGTH                   equ 0001h
U5ERRIE_U5CERIE_MASK                     equ 0010h
U5ERRIE_U5ABDOVE_POSN                    equ 0005h
U5ERRIE_U5ABDOVE_POSITION                equ 0005h
U5ERRIE_U5ABDOVE_SIZE                    equ 0001h
U5ERRIE_U5ABDOVE_LENGTH                  equ 0001h
U5ERRIE_U5ABDOVE_MASK                    equ 0020h
U5ERRIE_U5PERIE_POSN                     equ 0006h
U5ERRIE_U5PERIE_POSITION                 equ 0006h
U5ERRIE_U5PERIE_SIZE                     equ 0001h
U5ERRIE_U5PERIE_LENGTH                   equ 0001h
U5ERRIE_U5PERIE_MASK                     equ 0040h
U5ERRIE_U5TXMTIE_POSN                    equ 0007h
U5ERRIE_U5TXMTIE_POSITION                equ 0007h
U5ERRIE_U5TXMTIE_SIZE                    equ 0001h
U5ERRIE_U5TXMTIE_LENGTH                  equ 0001h
U5ERRIE_U5TXMTIE_MASK                    equ 0080h

// Register: SMT1TMR
#define SMT1TMR SMT1TMR
SMT1TMR                                  equ 0300h

// Register: SMT1TMRL
#define SMT1TMRL SMT1TMRL
SMT1TMRL                                 equ 0300h
// bitfield definitions
SMT1TMRL_SMT1TMR_POSN                    equ 0000h
SMT1TMRL_SMT1TMR_POSITION                equ 0000h
SMT1TMRL_SMT1TMR_SIZE                    equ 0008h
SMT1TMRL_SMT1TMR_LENGTH                  equ 0008h
SMT1TMRL_SMT1TMR_MASK                    equ 00FFh
SMT1TMRL_SMT1TMR0_POSN                   equ 0000h
SMT1TMRL_SMT1TMR0_POSITION               equ 0000h
SMT1TMRL_SMT1TMR0_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR0_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR0_MASK                   equ 0001h
SMT1TMRL_SMT1TMR1_POSN                   equ 0001h
SMT1TMRL_SMT1TMR1_POSITION               equ 0001h
SMT1TMRL_SMT1TMR1_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR1_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR1_MASK                   equ 0002h
SMT1TMRL_SMT1TMR2_POSN                   equ 0002h
SMT1TMRL_SMT1TMR2_POSITION               equ 0002h
SMT1TMRL_SMT1TMR2_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR2_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR2_MASK                   equ 0004h
SMT1TMRL_SMT1TMR3_POSN                   equ 0003h
SMT1TMRL_SMT1TMR3_POSITION               equ 0003h
SMT1TMRL_SMT1TMR3_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR3_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR3_MASK                   equ 0008h
SMT1TMRL_SMT1TMR4_POSN                   equ 0004h
SMT1TMRL_SMT1TMR4_POSITION               equ 0004h
SMT1TMRL_SMT1TMR4_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR4_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR4_MASK                   equ 0010h
SMT1TMRL_SMT1TMR5_POSN                   equ 0005h
SMT1TMRL_SMT1TMR5_POSITION               equ 0005h
SMT1TMRL_SMT1TMR5_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR5_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR5_MASK                   equ 0020h
SMT1TMRL_SMT1TMR6_POSN                   equ 0006h
SMT1TMRL_SMT1TMR6_POSITION               equ 0006h
SMT1TMRL_SMT1TMR6_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR6_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR6_MASK                   equ 0040h
SMT1TMRL_SMT1TMR7_POSN                   equ 0007h
SMT1TMRL_SMT1TMR7_POSITION               equ 0007h
SMT1TMRL_SMT1TMR7_SIZE                   equ 0001h
SMT1TMRL_SMT1TMR7_LENGTH                 equ 0001h
SMT1TMRL_SMT1TMR7_MASK                   equ 0080h

// Register: SMT1TMRH
#define SMT1TMRH SMT1TMRH
SMT1TMRH                                 equ 0301h
// bitfield definitions
SMT1TMRH_SMT1TMR_POSN                    equ 0000h
SMT1TMRH_SMT1TMR_POSITION                equ 0000h
SMT1TMRH_SMT1TMR_SIZE                    equ 0008h
SMT1TMRH_SMT1TMR_LENGTH                  equ 0008h
SMT1TMRH_SMT1TMR_MASK                    equ 00FFh
SMT1TMRH_SMT1TMR8_POSN                   equ 0000h
SMT1TMRH_SMT1TMR8_POSITION               equ 0000h
SMT1TMRH_SMT1TMR8_SIZE                   equ 0001h
SMT1TMRH_SMT1TMR8_LENGTH                 equ 0001h
SMT1TMRH_SMT1TMR8_MASK                   equ 0001h
SMT1TMRH_SMT1TMR9_POSN                   equ 0001h
SMT1TMRH_SMT1TMR9_POSITION               equ 0001h
SMT1TMRH_SMT1TMR9_SIZE                   equ 0001h
SMT1TMRH_SMT1TMR9_LENGTH                 equ 0001h
SMT1TMRH_SMT1TMR9_MASK                   equ 0002h
SMT1TMRH_SMT1TMR10_POSN                  equ 0002h
SMT1TMRH_SMT1TMR10_POSITION              equ 0002h
SMT1TMRH_SMT1TMR10_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR10_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR10_MASK                  equ 0004h
SMT1TMRH_SMT1TMR11_POSN                  equ 0003h
SMT1TMRH_SMT1TMR11_POSITION              equ 0003h
SMT1TMRH_SMT1TMR11_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR11_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR11_MASK                  equ 0008h
SMT1TMRH_SMT1TMR12_POSN                  equ 0004h
SMT1TMRH_SMT1TMR12_POSITION              equ 0004h
SMT1TMRH_SMT1TMR12_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR12_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR12_MASK                  equ 0010h
SMT1TMRH_SMT1TMR13_POSN                  equ 0005h
SMT1TMRH_SMT1TMR13_POSITION              equ 0005h
SMT1TMRH_SMT1TMR13_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR13_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR13_MASK                  equ 0020h
SMT1TMRH_SMT1TMR14_POSN                  equ 0006h
SMT1TMRH_SMT1TMR14_POSITION              equ 0006h
SMT1TMRH_SMT1TMR14_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR14_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR14_MASK                  equ 0040h
SMT1TMRH_SMT1TMR15_POSN                  equ 0007h
SMT1TMRH_SMT1TMR15_POSITION              equ 0007h
SMT1TMRH_SMT1TMR15_SIZE                  equ 0001h
SMT1TMRH_SMT1TMR15_LENGTH                equ 0001h
SMT1TMRH_SMT1TMR15_MASK                  equ 0080h

// Register: SMT1TMRU
#define SMT1TMRU SMT1TMRU
SMT1TMRU                                 equ 0302h
// bitfield definitions
SMT1TMRU_SMT1TMR_POSN                    equ 0000h
SMT1TMRU_SMT1TMR_POSITION                equ 0000h
SMT1TMRU_SMT1TMR_SIZE                    equ 0008h
SMT1TMRU_SMT1TMR_LENGTH                  equ 0008h
SMT1TMRU_SMT1TMR_MASK                    equ 00FFh
SMT1TMRU_SMT1TMR16_POSN                  equ 0000h
SMT1TMRU_SMT1TMR16_POSITION              equ 0000h
SMT1TMRU_SMT1TMR16_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR16_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR16_MASK                  equ 0001h
SMT1TMRU_SMT1TMR17_POSN                  equ 0001h
SMT1TMRU_SMT1TMR17_POSITION              equ 0001h
SMT1TMRU_SMT1TMR17_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR17_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR17_MASK                  equ 0002h
SMT1TMRU_SMT1TMR18_POSN                  equ 0002h
SMT1TMRU_SMT1TMR18_POSITION              equ 0002h
SMT1TMRU_SMT1TMR18_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR18_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR18_MASK                  equ 0004h
SMT1TMRU_SMT1TMR19_POSN                  equ 0003h
SMT1TMRU_SMT1TMR19_POSITION              equ 0003h
SMT1TMRU_SMT1TMR19_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR19_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR19_MASK                  equ 0008h
SMT1TMRU_SMT1TMR20_POSN                  equ 0004h
SMT1TMRU_SMT1TMR20_POSITION              equ 0004h
SMT1TMRU_SMT1TMR20_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR20_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR20_MASK                  equ 0010h
SMT1TMRU_SMT1TMR21_POSN                  equ 0005h
SMT1TMRU_SMT1TMR21_POSITION              equ 0005h
SMT1TMRU_SMT1TMR21_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR21_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR21_MASK                  equ 0020h
SMT1TMRU_SMT1TMR22_POSN                  equ 0006h
SMT1TMRU_SMT1TMR22_POSITION              equ 0006h
SMT1TMRU_SMT1TMR22_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR22_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR22_MASK                  equ 0040h
SMT1TMRU_SMT1TMR23_POSN                  equ 0007h
SMT1TMRU_SMT1TMR23_POSITION              equ 0007h
SMT1TMRU_SMT1TMR23_SIZE                  equ 0001h
SMT1TMRU_SMT1TMR23_LENGTH                equ 0001h
SMT1TMRU_SMT1TMR23_MASK                  equ 0080h

// Register: SMT1CPR
#define SMT1CPR SMT1CPR
SMT1CPR                                  equ 0303h

// Register: SMT1CPRL
#define SMT1CPRL SMT1CPRL
SMT1CPRL                                 equ 0303h
// bitfield definitions
SMT1CPRL_SMT1CPR_POSN                    equ 0000h
SMT1CPRL_SMT1CPR_POSITION                equ 0000h
SMT1CPRL_SMT1CPR_SIZE                    equ 0008h
SMT1CPRL_SMT1CPR_LENGTH                  equ 0008h
SMT1CPRL_SMT1CPR_MASK                    equ 00FFh
SMT1CPRL_SMT1CPR0_POSN                   equ 0000h
SMT1CPRL_SMT1CPR0_POSITION               equ 0000h
SMT1CPRL_SMT1CPR0_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR0_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR0_MASK                   equ 0001h
SMT1CPRL_SMT1CPR1_POSN                   equ 0001h
SMT1CPRL_SMT1CPR1_POSITION               equ 0001h
SMT1CPRL_SMT1CPR1_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR1_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR1_MASK                   equ 0002h
SMT1CPRL_SMT1CPR2_POSN                   equ 0002h
SMT1CPRL_SMT1CPR2_POSITION               equ 0002h
SMT1CPRL_SMT1CPR2_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR2_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR2_MASK                   equ 0004h
SMT1CPRL_SMT1CPR3_POSN                   equ 0003h
SMT1CPRL_SMT1CPR3_POSITION               equ 0003h
SMT1CPRL_SMT1CPR3_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR3_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR3_MASK                   equ 0008h
SMT1CPRL_SMT1CPR4_POSN                   equ 0004h
SMT1CPRL_SMT1CPR4_POSITION               equ 0004h
SMT1CPRL_SMT1CPR4_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR4_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR4_MASK                   equ 0010h
SMT1CPRL_SMT1CPR5_POSN                   equ 0005h
SMT1CPRL_SMT1CPR5_POSITION               equ 0005h
SMT1CPRL_SMT1CPR5_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR5_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR5_MASK                   equ 0020h
SMT1CPRL_SMT1CPR6_POSN                   equ 0006h
SMT1CPRL_SMT1CPR6_POSITION               equ 0006h
SMT1CPRL_SMT1CPR6_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR6_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR6_MASK                   equ 0040h
SMT1CPRL_SMT1CPR7_POSN                   equ 0007h
SMT1CPRL_SMT1CPR7_POSITION               equ 0007h
SMT1CPRL_SMT1CPR7_SIZE                   equ 0001h
SMT1CPRL_SMT1CPR7_LENGTH                 equ 0001h
SMT1CPRL_SMT1CPR7_MASK                   equ 0080h

// Register: SMT1CPRH
#define SMT1CPRH SMT1CPRH
SMT1CPRH                                 equ 0304h
// bitfield definitions
SMT1CPRH_SMT1CPR_POSN                    equ 0000h
SMT1CPRH_SMT1CPR_POSITION                equ 0000h
SMT1CPRH_SMT1CPR_SIZE                    equ 0008h
SMT1CPRH_SMT1CPR_LENGTH                  equ 0008h
SMT1CPRH_SMT1CPR_MASK                    equ 00FFh
SMT1CPRH_SMT1CPR8_POSN                   equ 0000h
SMT1CPRH_SMT1CPR8_POSITION               equ 0000h
SMT1CPRH_SMT1CPR8_SIZE                   equ 0001h
SMT1CPRH_SMT1CPR8_LENGTH                 equ 0001h
SMT1CPRH_SMT1CPR8_MASK                   equ 0001h
SMT1CPRH_SMT1CPR9_POSN                   equ 0001h
SMT1CPRH_SMT1CPR9_POSITION               equ 0001h
SMT1CPRH_SMT1CPR9_SIZE                   equ 0001h
SMT1CPRH_SMT1CPR9_LENGTH                 equ 0001h
SMT1CPRH_SMT1CPR9_MASK                   equ 0002h
SMT1CPRH_SMT1CPR10_POSN                  equ 0002h
SMT1CPRH_SMT1CPR10_POSITION              equ 0002h
SMT1CPRH_SMT1CPR10_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR10_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR10_MASK                  equ 0004h
SMT1CPRH_SMT1CPR11_POSN                  equ 0003h
SMT1CPRH_SMT1CPR11_POSITION              equ 0003h
SMT1CPRH_SMT1CPR11_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR11_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR11_MASK                  equ 0008h
SMT1CPRH_SMT1CPR12_POSN                  equ 0004h
SMT1CPRH_SMT1CPR12_POSITION              equ 0004h
SMT1CPRH_SMT1CPR12_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR12_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR12_MASK                  equ 0010h
SMT1CPRH_SMT1CPR13_POSN                  equ 0005h
SMT1CPRH_SMT1CPR13_POSITION              equ 0005h
SMT1CPRH_SMT1CPR13_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR13_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR13_MASK                  equ 0020h
SMT1CPRH_SMT1CPR14_POSN                  equ 0006h
SMT1CPRH_SMT1CPR14_POSITION              equ 0006h
SMT1CPRH_SMT1CPR14_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR14_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR14_MASK                  equ 0040h
SMT1CPRH_SMT1CPR15_POSN                  equ 0007h
SMT1CPRH_SMT1CPR15_POSITION              equ 0007h
SMT1CPRH_SMT1CPR15_SIZE                  equ 0001h
SMT1CPRH_SMT1CPR15_LENGTH                equ 0001h
SMT1CPRH_SMT1CPR15_MASK                  equ 0080h

// Register: SMT1CPRU
#define SMT1CPRU SMT1CPRU
SMT1CPRU                                 equ 0305h
// bitfield definitions
SMT1CPRU_SMT1CPR_POSN                    equ 0000h
SMT1CPRU_SMT1CPR_POSITION                equ 0000h
SMT1CPRU_SMT1CPR_SIZE                    equ 0008h
SMT1CPRU_SMT1CPR_LENGTH                  equ 0008h
SMT1CPRU_SMT1CPR_MASK                    equ 00FFh
SMT1CPRU_SMT1CPR16_POSN                  equ 0000h
SMT1CPRU_SMT1CPR16_POSITION              equ 0000h
SMT1CPRU_SMT1CPR16_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR16_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR16_MASK                  equ 0001h
SMT1CPRU_SMT1CPR17_POSN                  equ 0001h
SMT1CPRU_SMT1CPR17_POSITION              equ 0001h
SMT1CPRU_SMT1CPR17_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR17_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR17_MASK                  equ 0002h
SMT1CPRU_SMT1CPR18_POSN                  equ 0002h
SMT1CPRU_SMT1CPR18_POSITION              equ 0002h
SMT1CPRU_SMT1CPR18_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR18_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR18_MASK                  equ 0004h
SMT1CPRU_SMT1CPR19_POSN                  equ 0003h
SMT1CPRU_SMT1CPR19_POSITION              equ 0003h
SMT1CPRU_SMT1CPR19_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR19_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR19_MASK                  equ 0008h
SMT1CPRU_SMT1CPR20_POSN                  equ 0004h
SMT1CPRU_SMT1CPR20_POSITION              equ 0004h
SMT1CPRU_SMT1CPR20_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR20_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR20_MASK                  equ 0010h
SMT1CPRU_SMT1CPR21_POSN                  equ 0005h
SMT1CPRU_SMT1CPR21_POSITION              equ 0005h
SMT1CPRU_SMT1CPR21_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR21_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR21_MASK                  equ 0020h
SMT1CPRU_SMT1CPR22_POSN                  equ 0006h
SMT1CPRU_SMT1CPR22_POSITION              equ 0006h
SMT1CPRU_SMT1CPR22_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR22_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR22_MASK                  equ 0040h
SMT1CPRU_SMT1CPR23_POSN                  equ 0007h
SMT1CPRU_SMT1CPR23_POSITION              equ 0007h
SMT1CPRU_SMT1CPR23_SIZE                  equ 0001h
SMT1CPRU_SMT1CPR23_LENGTH                equ 0001h
SMT1CPRU_SMT1CPR23_MASK                  equ 0080h

// Register: SMT1CPW
#define SMT1CPW SMT1CPW
SMT1CPW                                  equ 0306h

// Register: SMT1CPWL
#define SMT1CPWL SMT1CPWL
SMT1CPWL                                 equ 0306h
// bitfield definitions
SMT1CPWL_SMT1CPW_POSN                    equ 0000h
SMT1CPWL_SMT1CPW_POSITION                equ 0000h
SMT1CPWL_SMT1CPW_SIZE                    equ 0008h
SMT1CPWL_SMT1CPW_LENGTH                  equ 0008h
SMT1CPWL_SMT1CPW_MASK                    equ 00FFh
SMT1CPWL_SMT1CPW0_POSN                   equ 0000h
SMT1CPWL_SMT1CPW0_POSITION               equ 0000h
SMT1CPWL_SMT1CPW0_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW0_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW0_MASK                   equ 0001h
SMT1CPWL_SMT1CPW1_POSN                   equ 0001h
SMT1CPWL_SMT1CPW1_POSITION               equ 0001h
SMT1CPWL_SMT1CPW1_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW1_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW1_MASK                   equ 0002h
SMT1CPWL_SMT1CPW2_POSN                   equ 0002h
SMT1CPWL_SMT1CPW2_POSITION               equ 0002h
SMT1CPWL_SMT1CPW2_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW2_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW2_MASK                   equ 0004h
SMT1CPWL_SMT1CPW3_POSN                   equ 0003h
SMT1CPWL_SMT1CPW3_POSITION               equ 0003h
SMT1CPWL_SMT1CPW3_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW3_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW3_MASK                   equ 0008h
SMT1CPWL_SMT1CPW4_POSN                   equ 0004h
SMT1CPWL_SMT1CPW4_POSITION               equ 0004h
SMT1CPWL_SMT1CPW4_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW4_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW4_MASK                   equ 0010h
SMT1CPWL_SMT1CPW5_POSN                   equ 0005h
SMT1CPWL_SMT1CPW5_POSITION               equ 0005h
SMT1CPWL_SMT1CPW5_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW5_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW5_MASK                   equ 0020h
SMT1CPWL_SMT1CPW6_POSN                   equ 0006h
SMT1CPWL_SMT1CPW6_POSITION               equ 0006h
SMT1CPWL_SMT1CPW6_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW6_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW6_MASK                   equ 0040h
SMT1CPWL_SMT1CPW7_POSN                   equ 0007h
SMT1CPWL_SMT1CPW7_POSITION               equ 0007h
SMT1CPWL_SMT1CPW7_SIZE                   equ 0001h
SMT1CPWL_SMT1CPW7_LENGTH                 equ 0001h
SMT1CPWL_SMT1CPW7_MASK                   equ 0080h

// Register: SMT1CPWH
#define SMT1CPWH SMT1CPWH
SMT1CPWH                                 equ 0307h
// bitfield definitions
SMT1CPWH_SMT1CPW_POSN                    equ 0000h
SMT1CPWH_SMT1CPW_POSITION                equ 0000h
SMT1CPWH_SMT1CPW_SIZE                    equ 0008h
SMT1CPWH_SMT1CPW_LENGTH                  equ 0008h
SMT1CPWH_SMT1CPW_MASK                    equ 00FFh
SMT1CPWH_SMT1CPW8_POSN                   equ 0000h
SMT1CPWH_SMT1CPW8_POSITION               equ 0000h
SMT1CPWH_SMT1CPW8_SIZE                   equ 0001h
SMT1CPWH_SMT1CPW8_LENGTH                 equ 0001h
SMT1CPWH_SMT1CPW8_MASK                   equ 0001h
SMT1CPWH_SMT1CPW9_POSN                   equ 0001h
SMT1CPWH_SMT1CPW9_POSITION               equ 0001h
SMT1CPWH_SMT1CPW9_SIZE                   equ 0001h
SMT1CPWH_SMT1CPW9_LENGTH                 equ 0001h
SMT1CPWH_SMT1CPW9_MASK                   equ 0002h
SMT1CPWH_SMT1CPW10_POSN                  equ 0002h
SMT1CPWH_SMT1CPW10_POSITION              equ 0002h
SMT1CPWH_SMT1CPW10_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW10_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW10_MASK                  equ 0004h
SMT1CPWH_SMT1CPW11_POSN                  equ 0003h
SMT1CPWH_SMT1CPW11_POSITION              equ 0003h
SMT1CPWH_SMT1CPW11_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW11_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW11_MASK                  equ 0008h
SMT1CPWH_SMT1CPW12_POSN                  equ 0004h
SMT1CPWH_SMT1CPW12_POSITION              equ 0004h
SMT1CPWH_SMT1CPW12_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW12_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW12_MASK                  equ 0010h
SMT1CPWH_SMT1CPW13_POSN                  equ 0005h
SMT1CPWH_SMT1CPW13_POSITION              equ 0005h
SMT1CPWH_SMT1CPW13_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW13_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW13_MASK                  equ 0020h
SMT1CPWH_SMT1CPW14_POSN                  equ 0006h
SMT1CPWH_SMT1CPW14_POSITION              equ 0006h
SMT1CPWH_SMT1CPW14_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW14_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW14_MASK                  equ 0040h
SMT1CPWH_SMT1CPW15_POSN                  equ 0007h
SMT1CPWH_SMT1CPW15_POSITION              equ 0007h
SMT1CPWH_SMT1CPW15_SIZE                  equ 0001h
SMT1CPWH_SMT1CPW15_LENGTH                equ 0001h
SMT1CPWH_SMT1CPW15_MASK                  equ 0080h

// Register: SMT1CPWU
#define SMT1CPWU SMT1CPWU
SMT1CPWU                                 equ 0308h
// bitfield definitions
SMT1CPWU_SMT1CPW_POSN                    equ 0000h
SMT1CPWU_SMT1CPW_POSITION                equ 0000h
SMT1CPWU_SMT1CPW_SIZE                    equ 0008h
SMT1CPWU_SMT1CPW_LENGTH                  equ 0008h
SMT1CPWU_SMT1CPW_MASK                    equ 00FFh
SMT1CPWU_SMT1CPW16_POSN                  equ 0000h
SMT1CPWU_SMT1CPW16_POSITION              equ 0000h
SMT1CPWU_SMT1CPW16_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW16_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW16_MASK                  equ 0001h
SMT1CPWU_SMT1CPW17_POSN                  equ 0001h
SMT1CPWU_SMT1CPW17_POSITION              equ 0001h
SMT1CPWU_SMT1CPW17_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW17_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW17_MASK                  equ 0002h
SMT1CPWU_SMT1CPW18_POSN                  equ 0002h
SMT1CPWU_SMT1CPW18_POSITION              equ 0002h
SMT1CPWU_SMT1CPW18_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW18_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW18_MASK                  equ 0004h
SMT1CPWU_SMT1CPW19_POSN                  equ 0003h
SMT1CPWU_SMT1CPW19_POSITION              equ 0003h
SMT1CPWU_SMT1CPW19_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW19_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW19_MASK                  equ 0008h
SMT1CPWU_SMT1CPW20_POSN                  equ 0004h
SMT1CPWU_SMT1CPW20_POSITION              equ 0004h
SMT1CPWU_SMT1CPW20_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW20_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW20_MASK                  equ 0010h
SMT1CPWU_SMT1CPW21_POSN                  equ 0005h
SMT1CPWU_SMT1CPW21_POSITION              equ 0005h
SMT1CPWU_SMT1CPW21_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW21_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW21_MASK                  equ 0020h
SMT1CPWU_SMT1CPW22_POSN                  equ 0006h
SMT1CPWU_SMT1CPW22_POSITION              equ 0006h
SMT1CPWU_SMT1CPW22_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW22_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW22_MASK                  equ 0040h
SMT1CPWU_SMT1CPW23_POSN                  equ 0007h
SMT1CPWU_SMT1CPW23_POSITION              equ 0007h
SMT1CPWU_SMT1CPW23_SIZE                  equ 0001h
SMT1CPWU_SMT1CPW23_LENGTH                equ 0001h
SMT1CPWU_SMT1CPW23_MASK                  equ 0080h

// Register: SMT1PR
#define SMT1PR SMT1PR
SMT1PR                                   equ 0309h

// Register: SMT1PRL
#define SMT1PRL SMT1PRL
SMT1PRL                                  equ 0309h
// bitfield definitions
SMT1PRL_SMT1PR_POSN                      equ 0000h
SMT1PRL_SMT1PR_POSITION                  equ 0000h
SMT1PRL_SMT1PR_SIZE                      equ 0008h
SMT1PRL_SMT1PR_LENGTH                    equ 0008h
SMT1PRL_SMT1PR_MASK                      equ 00FFh
SMT1PRL_SMT1PR0_POSN                     equ 0000h
SMT1PRL_SMT1PR0_POSITION                 equ 0000h
SMT1PRL_SMT1PR0_SIZE                     equ 0001h
SMT1PRL_SMT1PR0_LENGTH                   equ 0001h
SMT1PRL_SMT1PR0_MASK                     equ 0001h
SMT1PRL_SMT1PR1_POSN                     equ 0001h
SMT1PRL_SMT1PR1_POSITION                 equ 0001h
SMT1PRL_SMT1PR1_SIZE                     equ 0001h
SMT1PRL_SMT1PR1_LENGTH                   equ 0001h
SMT1PRL_SMT1PR1_MASK                     equ 0002h
SMT1PRL_SMT1PR2_POSN                     equ 0002h
SMT1PRL_SMT1PR2_POSITION                 equ 0002h
SMT1PRL_SMT1PR2_SIZE                     equ 0001h
SMT1PRL_SMT1PR2_LENGTH                   equ 0001h
SMT1PRL_SMT1PR2_MASK                     equ 0004h
SMT1PRL_SMT1PR3_POSN                     equ 0003h
SMT1PRL_SMT1PR3_POSITION                 equ 0003h
SMT1PRL_SMT1PR3_SIZE                     equ 0001h
SMT1PRL_SMT1PR3_LENGTH                   equ 0001h
SMT1PRL_SMT1PR3_MASK                     equ 0008h
SMT1PRL_SMT1PR4_POSN                     equ 0004h
SMT1PRL_SMT1PR4_POSITION                 equ 0004h
SMT1PRL_SMT1PR4_SIZE                     equ 0001h
SMT1PRL_SMT1PR4_LENGTH                   equ 0001h
SMT1PRL_SMT1PR4_MASK                     equ 0010h
SMT1PRL_SMT1PR5_POSN                     equ 0005h
SMT1PRL_SMT1PR5_POSITION                 equ 0005h
SMT1PRL_SMT1PR5_SIZE                     equ 0001h
SMT1PRL_SMT1PR5_LENGTH                   equ 0001h
SMT1PRL_SMT1PR5_MASK                     equ 0020h
SMT1PRL_SMT1PR6_POSN                     equ 0006h
SMT1PRL_SMT1PR6_POSITION                 equ 0006h
SMT1PRL_SMT1PR6_SIZE                     equ 0001h
SMT1PRL_SMT1PR6_LENGTH                   equ 0001h
SMT1PRL_SMT1PR6_MASK                     equ 0040h
SMT1PRL_SMT1PR7_POSN                     equ 0007h
SMT1PRL_SMT1PR7_POSITION                 equ 0007h
SMT1PRL_SMT1PR7_SIZE                     equ 0001h
SMT1PRL_SMT1PR7_LENGTH                   equ 0001h
SMT1PRL_SMT1PR7_MASK                     equ 0080h

// Register: SMT1PRH
#define SMT1PRH SMT1PRH
SMT1PRH                                  equ 030Ah
// bitfield definitions
SMT1PRH_SMT1PR_POSN                      equ 0000h
SMT1PRH_SMT1PR_POSITION                  equ 0000h
SMT1PRH_SMT1PR_SIZE                      equ 0008h
SMT1PRH_SMT1PR_LENGTH                    equ 0008h
SMT1PRH_SMT1PR_MASK                      equ 00FFh
SMT1PRH_SMT1PR8_POSN                     equ 0000h
SMT1PRH_SMT1PR8_POSITION                 equ 0000h
SMT1PRH_SMT1PR8_SIZE                     equ 0001h
SMT1PRH_SMT1PR8_LENGTH                   equ 0001h
SMT1PRH_SMT1PR8_MASK                     equ 0001h
SMT1PRH_SMT1PR9_POSN                     equ 0001h
SMT1PRH_SMT1PR9_POSITION                 equ 0001h
SMT1PRH_SMT1PR9_SIZE                     equ 0001h
SMT1PRH_SMT1PR9_LENGTH                   equ 0001h
SMT1PRH_SMT1PR9_MASK                     equ 0002h
SMT1PRH_SMT1PR10_POSN                    equ 0002h
SMT1PRH_SMT1PR10_POSITION                equ 0002h
SMT1PRH_SMT1PR10_SIZE                    equ 0001h
SMT1PRH_SMT1PR10_LENGTH                  equ 0001h
SMT1PRH_SMT1PR10_MASK                    equ 0004h
SMT1PRH_SMT1PR11_POSN                    equ 0003h
SMT1PRH_SMT1PR11_POSITION                equ 0003h
SMT1PRH_SMT1PR11_SIZE                    equ 0001h
SMT1PRH_SMT1PR11_LENGTH                  equ 0001h
SMT1PRH_SMT1PR11_MASK                    equ 0008h
SMT1PRH_SMT1PR12_POSN                    equ 0004h
SMT1PRH_SMT1PR12_POSITION                equ 0004h
SMT1PRH_SMT1PR12_SIZE                    equ 0001h
SMT1PRH_SMT1PR12_LENGTH                  equ 0001h
SMT1PRH_SMT1PR12_MASK                    equ 0010h
SMT1PRH_SMT1PR13_POSN                    equ 0005h
SMT1PRH_SMT1PR13_POSITION                equ 0005h
SMT1PRH_SMT1PR13_SIZE                    equ 0001h
SMT1PRH_SMT1PR13_LENGTH                  equ 0001h
SMT1PRH_SMT1PR13_MASK                    equ 0020h
SMT1PRH_SMT1PR14_POSN                    equ 0006h
SMT1PRH_SMT1PR14_POSITION                equ 0006h
SMT1PRH_SMT1PR14_SIZE                    equ 0001h
SMT1PRH_SMT1PR14_LENGTH                  equ 0001h
SMT1PRH_SMT1PR14_MASK                    equ 0040h
SMT1PRH_SMT1PR15_POSN                    equ 0007h
SMT1PRH_SMT1PR15_POSITION                equ 0007h
SMT1PRH_SMT1PR15_SIZE                    equ 0001h
SMT1PRH_SMT1PR15_LENGTH                  equ 0001h
SMT1PRH_SMT1PR15_MASK                    equ 0080h

// Register: SMT1PRU
#define SMT1PRU SMT1PRU
SMT1PRU                                  equ 030Bh
// bitfield definitions
SMT1PRU_SMT1PR_POSN                      equ 0000h
SMT1PRU_SMT1PR_POSITION                  equ 0000h
SMT1PRU_SMT1PR_SIZE                      equ 0008h
SMT1PRU_SMT1PR_LENGTH                    equ 0008h
SMT1PRU_SMT1PR_MASK                      equ 00FFh
SMT1PRU_SMT1PR16_POSN                    equ 0000h
SMT1PRU_SMT1PR16_POSITION                equ 0000h
SMT1PRU_SMT1PR16_SIZE                    equ 0001h
SMT1PRU_SMT1PR16_LENGTH                  equ 0001h
SMT1PRU_SMT1PR16_MASK                    equ 0001h
SMT1PRU_SMT1PR17_POSN                    equ 0001h
SMT1PRU_SMT1PR17_POSITION                equ 0001h
SMT1PRU_SMT1PR17_SIZE                    equ 0001h
SMT1PRU_SMT1PR17_LENGTH                  equ 0001h
SMT1PRU_SMT1PR17_MASK                    equ 0002h
SMT1PRU_SMT1PR18_POSN                    equ 0002h
SMT1PRU_SMT1PR18_POSITION                equ 0002h
SMT1PRU_SMT1PR18_SIZE                    equ 0001h
SMT1PRU_SMT1PR18_LENGTH                  equ 0001h
SMT1PRU_SMT1PR18_MASK                    equ 0004h
SMT1PRU_SMT1PR19_POSN                    equ 0003h
SMT1PRU_SMT1PR19_POSITION                equ 0003h
SMT1PRU_SMT1PR19_SIZE                    equ 0001h
SMT1PRU_SMT1PR19_LENGTH                  equ 0001h
SMT1PRU_SMT1PR19_MASK                    equ 0008h
SMT1PRU_SMT1PR20_POSN                    equ 0004h
SMT1PRU_SMT1PR20_POSITION                equ 0004h
SMT1PRU_SMT1PR20_SIZE                    equ 0001h
SMT1PRU_SMT1PR20_LENGTH                  equ 0001h
SMT1PRU_SMT1PR20_MASK                    equ 0010h
SMT1PRU_SMT1PR21_POSN                    equ 0005h
SMT1PRU_SMT1PR21_POSITION                equ 0005h
SMT1PRU_SMT1PR21_SIZE                    equ 0001h
SMT1PRU_SMT1PR21_LENGTH                  equ 0001h
SMT1PRU_SMT1PR21_MASK                    equ 0020h
SMT1PRU_SMT1PR22_POSN                    equ 0006h
SMT1PRU_SMT1PR22_POSITION                equ 0006h
SMT1PRU_SMT1PR22_SIZE                    equ 0001h
SMT1PRU_SMT1PR22_LENGTH                  equ 0001h
SMT1PRU_SMT1PR22_MASK                    equ 0040h
SMT1PRU_SMT1PR23_POSN                    equ 0007h
SMT1PRU_SMT1PR23_POSITION                equ 0007h
SMT1PRU_SMT1PR23_SIZE                    equ 0001h
SMT1PRU_SMT1PR23_LENGTH                  equ 0001h
SMT1PRU_SMT1PR23_MASK                    equ 0080h

// Register: SMT1CON0
#define SMT1CON0 SMT1CON0
SMT1CON0                                 equ 030Ch
// bitfield definitions
SMT1CON0_SMT1PS_POSN                     equ 0000h
SMT1CON0_SMT1PS_POSITION                 equ 0000h
SMT1CON0_SMT1PS_SIZE                     equ 0002h
SMT1CON0_SMT1PS_LENGTH                   equ 0002h
SMT1CON0_SMT1PS_MASK                     equ 0003h
SMT1CON0_CPOL_POSN                       equ 0002h
SMT1CON0_CPOL_POSITION                   equ 0002h
SMT1CON0_CPOL_SIZE                       equ 0001h
SMT1CON0_CPOL_LENGTH                     equ 0001h
SMT1CON0_CPOL_MASK                       equ 0004h
SMT1CON0_SPOL_POSN                       equ 0003h
SMT1CON0_SPOL_POSITION                   equ 0003h
SMT1CON0_SPOL_SIZE                       equ 0001h
SMT1CON0_SPOL_LENGTH                     equ 0001h
SMT1CON0_SPOL_MASK                       equ 0008h
SMT1CON0_WPOL_POSN                       equ 0004h
SMT1CON0_WPOL_POSITION                   equ 0004h
SMT1CON0_WPOL_SIZE                       equ 0001h
SMT1CON0_WPOL_LENGTH                     equ 0001h
SMT1CON0_WPOL_MASK                       equ 0010h
SMT1CON0_STP_POSN                        equ 0005h
SMT1CON0_STP_POSITION                    equ 0005h
SMT1CON0_STP_SIZE                        equ 0001h
SMT1CON0_STP_LENGTH                      equ 0001h
SMT1CON0_STP_MASK                        equ 0020h
SMT1CON0_EN_POSN                         equ 0007h
SMT1CON0_EN_POSITION                     equ 0007h
SMT1CON0_EN_SIZE                         equ 0001h
SMT1CON0_EN_LENGTH                       equ 0001h
SMT1CON0_EN_MASK                         equ 0080h
SMT1CON0_SMT1PS0_POSN                    equ 0000h
SMT1CON0_SMT1PS0_POSITION                equ 0000h
SMT1CON0_SMT1PS0_SIZE                    equ 0001h
SMT1CON0_SMT1PS0_LENGTH                  equ 0001h
SMT1CON0_SMT1PS0_MASK                    equ 0001h
SMT1CON0_SMT1PS1_POSN                    equ 0001h
SMT1CON0_SMT1PS1_POSITION                equ 0001h
SMT1CON0_SMT1PS1_SIZE                    equ 0001h
SMT1CON0_SMT1PS1_LENGTH                  equ 0001h
SMT1CON0_SMT1PS1_MASK                    equ 0002h

// Register: SMT1CON1
#define SMT1CON1 SMT1CON1
SMT1CON1                                 equ 030Dh
// bitfield definitions
SMT1CON1_MODE_POSN                       equ 0000h
SMT1CON1_MODE_POSITION                   equ 0000h
SMT1CON1_MODE_SIZE                       equ 0004h
SMT1CON1_MODE_LENGTH                     equ 0004h
SMT1CON1_MODE_MASK                       equ 000Fh
SMT1CON1_REPEAT_POSN                     equ 0006h
SMT1CON1_REPEAT_POSITION                 equ 0006h
SMT1CON1_REPEAT_SIZE                     equ 0001h
SMT1CON1_REPEAT_LENGTH                   equ 0001h
SMT1CON1_REPEAT_MASK                     equ 0040h
SMT1CON1_SMT1GO_POSN                     equ 0007h
SMT1CON1_SMT1GO_POSITION                 equ 0007h
SMT1CON1_SMT1GO_SIZE                     equ 0001h
SMT1CON1_SMT1GO_LENGTH                   equ 0001h
SMT1CON1_SMT1GO_MASK                     equ 0080h
SMT1CON1_MODE0_POSN                      equ 0000h
SMT1CON1_MODE0_POSITION                  equ 0000h
SMT1CON1_MODE0_SIZE                      equ 0001h
SMT1CON1_MODE0_LENGTH                    equ 0001h
SMT1CON1_MODE0_MASK                      equ 0001h
SMT1CON1_MODE1_POSN                      equ 0001h
SMT1CON1_MODE1_POSITION                  equ 0001h
SMT1CON1_MODE1_SIZE                      equ 0001h
SMT1CON1_MODE1_LENGTH                    equ 0001h
SMT1CON1_MODE1_MASK                      equ 0002h
SMT1CON1_MODE2_POSN                      equ 0002h
SMT1CON1_MODE2_POSITION                  equ 0002h
SMT1CON1_MODE2_SIZE                      equ 0001h
SMT1CON1_MODE2_LENGTH                    equ 0001h
SMT1CON1_MODE2_MASK                      equ 0004h
SMT1CON1_MODE3_POSN                      equ 0003h
SMT1CON1_MODE3_POSITION                  equ 0003h
SMT1CON1_MODE3_SIZE                      equ 0001h
SMT1CON1_MODE3_LENGTH                    equ 0001h
SMT1CON1_MODE3_MASK                      equ 0008h
SMT1CON1_SMT1MODE_POSN                   equ 0000h
SMT1CON1_SMT1MODE_POSITION               equ 0000h
SMT1CON1_SMT1MODE_SIZE                   equ 0004h
SMT1CON1_SMT1MODE_LENGTH                 equ 0004h
SMT1CON1_SMT1MODE_MASK                   equ 000Fh
SMT1CON1_SMT1REPEAT_POSN                 equ 0006h
SMT1CON1_SMT1REPEAT_POSITION             equ 0006h
SMT1CON1_SMT1REPEAT_SIZE                 equ 0001h
SMT1CON1_SMT1REPEAT_LENGTH               equ 0001h
SMT1CON1_SMT1REPEAT_MASK                 equ 0040h
SMT1CON1_SMT1MODE0_POSN                  equ 0000h
SMT1CON1_SMT1MODE0_POSITION              equ 0000h
SMT1CON1_SMT1MODE0_SIZE                  equ 0001h
SMT1CON1_SMT1MODE0_LENGTH                equ 0001h
SMT1CON1_SMT1MODE0_MASK                  equ 0001h
SMT1CON1_SMT1MODE1_POSN                  equ 0001h
SMT1CON1_SMT1MODE1_POSITION              equ 0001h
SMT1CON1_SMT1MODE1_SIZE                  equ 0001h
SMT1CON1_SMT1MODE1_LENGTH                equ 0001h
SMT1CON1_SMT1MODE1_MASK                  equ 0002h
SMT1CON1_SMT1MODE2_POSN                  equ 0002h
SMT1CON1_SMT1MODE2_POSITION              equ 0002h
SMT1CON1_SMT1MODE2_SIZE                  equ 0001h
SMT1CON1_SMT1MODE2_LENGTH                equ 0001h
SMT1CON1_SMT1MODE2_MASK                  equ 0004h
SMT1CON1_SMT1MODE3_POSN                  equ 0003h
SMT1CON1_SMT1MODE3_POSITION              equ 0003h
SMT1CON1_SMT1MODE3_SIZE                  equ 0001h
SMT1CON1_SMT1MODE3_LENGTH                equ 0001h
SMT1CON1_SMT1MODE3_MASK                  equ 0008h

// Register: SMT1STAT
#define SMT1STAT SMT1STAT
SMT1STAT                                 equ 030Eh
// bitfield definitions
SMT1STAT_AS_POSN                         equ 0000h
SMT1STAT_AS_POSITION                     equ 0000h
SMT1STAT_AS_SIZE                         equ 0001h
SMT1STAT_AS_LENGTH                       equ 0001h
SMT1STAT_AS_MASK                         equ 0001h
SMT1STAT_WS_POSN                         equ 0001h
SMT1STAT_WS_POSITION                     equ 0001h
SMT1STAT_WS_SIZE                         equ 0001h
SMT1STAT_WS_LENGTH                       equ 0001h
SMT1STAT_WS_MASK                         equ 0002h
SMT1STAT_TS_POSN                         equ 0002h
SMT1STAT_TS_POSITION                     equ 0002h
SMT1STAT_TS_SIZE                         equ 0001h
SMT1STAT_TS_LENGTH                       equ 0001h
SMT1STAT_TS_MASK                         equ 0004h
SMT1STAT_RST_POSN                        equ 0005h
SMT1STAT_RST_POSITION                    equ 0005h
SMT1STAT_RST_SIZE                        equ 0001h
SMT1STAT_RST_LENGTH                      equ 0001h
SMT1STAT_RST_MASK                        equ 0020h
SMT1STAT_CPWUP_POSN                      equ 0006h
SMT1STAT_CPWUP_POSITION                  equ 0006h
SMT1STAT_CPWUP_SIZE                      equ 0001h
SMT1STAT_CPWUP_LENGTH                    equ 0001h
SMT1STAT_CPWUP_MASK                      equ 0040h
SMT1STAT_CPRUP_POSN                      equ 0007h
SMT1STAT_CPRUP_POSITION                  equ 0007h
SMT1STAT_CPRUP_SIZE                      equ 0001h
SMT1STAT_CPRUP_LENGTH                    equ 0001h
SMT1STAT_CPRUP_MASK                      equ 0080h
SMT1STAT_SMT1AS_POSN                     equ 0000h
SMT1STAT_SMT1AS_POSITION                 equ 0000h
SMT1STAT_SMT1AS_SIZE                     equ 0001h
SMT1STAT_SMT1AS_LENGTH                   equ 0001h
SMT1STAT_SMT1AS_MASK                     equ 0001h
SMT1STAT_SMT1WS_POSN                     equ 0001h
SMT1STAT_SMT1WS_POSITION                 equ 0001h
SMT1STAT_SMT1WS_SIZE                     equ 0001h
SMT1STAT_SMT1WS_LENGTH                   equ 0001h
SMT1STAT_SMT1WS_MASK                     equ 0002h
SMT1STAT_SMT1TS_POSN                     equ 0002h
SMT1STAT_SMT1TS_POSITION                 equ 0002h
SMT1STAT_SMT1TS_SIZE                     equ 0001h
SMT1STAT_SMT1TS_LENGTH                   equ 0001h
SMT1STAT_SMT1TS_MASK                     equ 0004h
SMT1STAT_SMT1RESET_POSN                  equ 0005h
SMT1STAT_SMT1RESET_POSITION              equ 0005h
SMT1STAT_SMT1RESET_SIZE                  equ 0001h
SMT1STAT_SMT1RESET_LENGTH                equ 0001h
SMT1STAT_SMT1RESET_MASK                  equ 0020h
SMT1STAT_SMT1CPWUP_POSN                  equ 0006h
SMT1STAT_SMT1CPWUP_POSITION              equ 0006h
SMT1STAT_SMT1CPWUP_SIZE                  equ 0001h
SMT1STAT_SMT1CPWUP_LENGTH                equ 0001h
SMT1STAT_SMT1CPWUP_MASK                  equ 0040h
SMT1STAT_SMT1CPRUP_POSN                  equ 0007h
SMT1STAT_SMT1CPRUP_POSITION              equ 0007h
SMT1STAT_SMT1CPRUP_SIZE                  equ 0001h
SMT1STAT_SMT1CPRUP_LENGTH                equ 0001h
SMT1STAT_SMT1CPRUP_MASK                  equ 0080h

// Register: SMT1CLK
#define SMT1CLK SMT1CLK
SMT1CLK                                  equ 030Fh
// bitfield definitions
SMT1CLK_CSEL_POSN                        equ 0000h
SMT1CLK_CSEL_POSITION                    equ 0000h
SMT1CLK_CSEL_SIZE                        equ 0008h
SMT1CLK_CSEL_LENGTH                      equ 0008h
SMT1CLK_CSEL_MASK                        equ 00FFh
SMT1CLK_CSEL0_POSN                       equ 0000h
SMT1CLK_CSEL0_POSITION                   equ 0000h
SMT1CLK_CSEL0_SIZE                       equ 0001h
SMT1CLK_CSEL0_LENGTH                     equ 0001h
SMT1CLK_CSEL0_MASK                       equ 0001h
SMT1CLK_CSEL1_POSN                       equ 0001h
SMT1CLK_CSEL1_POSITION                   equ 0001h
SMT1CLK_CSEL1_SIZE                       equ 0001h
SMT1CLK_CSEL1_LENGTH                     equ 0001h
SMT1CLK_CSEL1_MASK                       equ 0002h
SMT1CLK_CSEL2_POSN                       equ 0002h
SMT1CLK_CSEL2_POSITION                   equ 0002h
SMT1CLK_CSEL2_SIZE                       equ 0001h
SMT1CLK_CSEL2_LENGTH                     equ 0001h
SMT1CLK_CSEL2_MASK                       equ 0004h
SMT1CLK_CSEL3_POSN                       equ 0003h
SMT1CLK_CSEL3_POSITION                   equ 0003h
SMT1CLK_CSEL3_SIZE                       equ 0001h
SMT1CLK_CSEL3_LENGTH                     equ 0001h
SMT1CLK_CSEL3_MASK                       equ 0008h
SMT1CLK_SMT1CSEL_POSN                    equ 0000h
SMT1CLK_SMT1CSEL_POSITION                equ 0000h
SMT1CLK_SMT1CSEL_SIZE                    equ 0008h
SMT1CLK_SMT1CSEL_LENGTH                  equ 0008h
SMT1CLK_SMT1CSEL_MASK                    equ 00FFh
SMT1CLK_SMT1CSEL0_POSN                   equ 0000h
SMT1CLK_SMT1CSEL0_POSITION               equ 0000h
SMT1CLK_SMT1CSEL0_SIZE                   equ 0001h
SMT1CLK_SMT1CSEL0_LENGTH                 equ 0001h
SMT1CLK_SMT1CSEL0_MASK                   equ 0001h
SMT1CLK_SMT1CSEL1_POSN                   equ 0001h
SMT1CLK_SMT1CSEL1_POSITION               equ 0001h
SMT1CLK_SMT1CSEL1_SIZE                   equ 0001h
SMT1CLK_SMT1CSEL1_LENGTH                 equ 0001h
SMT1CLK_SMT1CSEL1_MASK                   equ 0002h
SMT1CLK_SMT1CSEL2_POSN                   equ 0002h
SMT1CLK_SMT1CSEL2_POSITION               equ 0002h
SMT1CLK_SMT1CSEL2_SIZE                   equ 0001h
SMT1CLK_SMT1CSEL2_LENGTH                 equ 0001h
SMT1CLK_SMT1CSEL2_MASK                   equ 0004h
SMT1CLK_SMT1CSEL3_POSN                   equ 0003h
SMT1CLK_SMT1CSEL3_POSITION               equ 0003h
SMT1CLK_SMT1CSEL3_SIZE                   equ 0001h
SMT1CLK_SMT1CSEL3_LENGTH                 equ 0001h
SMT1CLK_SMT1CSEL3_MASK                   equ 0008h

// Register: SMT1SIG
#define SMT1SIG SMT1SIG
SMT1SIG                                  equ 0310h
// bitfield definitions
SMT1SIG_SSEL_POSN                        equ 0000h
SMT1SIG_SSEL_POSITION                    equ 0000h
SMT1SIG_SSEL_SIZE                        equ 0008h
SMT1SIG_SSEL_LENGTH                      equ 0008h
SMT1SIG_SSEL_MASK                        equ 00FFh
SMT1SIG_SSEL0_POSN                       equ 0000h
SMT1SIG_SSEL0_POSITION                   equ 0000h
SMT1SIG_SSEL0_SIZE                       equ 0001h
SMT1SIG_SSEL0_LENGTH                     equ 0001h
SMT1SIG_SSEL0_MASK                       equ 0001h
SMT1SIG_SSEL1_POSN                       equ 0001h
SMT1SIG_SSEL1_POSITION                   equ 0001h
SMT1SIG_SSEL1_SIZE                       equ 0001h
SMT1SIG_SSEL1_LENGTH                     equ 0001h
SMT1SIG_SSEL1_MASK                       equ 0002h
SMT1SIG_SSEL2_POSN                       equ 0002h
SMT1SIG_SSEL2_POSITION                   equ 0002h
SMT1SIG_SSEL2_SIZE                       equ 0001h
SMT1SIG_SSEL2_LENGTH                     equ 0001h
SMT1SIG_SSEL2_MASK                       equ 0004h
SMT1SIG_SSEL3_POSN                       equ 0003h
SMT1SIG_SSEL3_POSITION                   equ 0003h
SMT1SIG_SSEL3_SIZE                       equ 0001h
SMT1SIG_SSEL3_LENGTH                     equ 0001h
SMT1SIG_SSEL3_MASK                       equ 0008h
SMT1SIG_SSEL4_POSN                       equ 0004h
SMT1SIG_SSEL4_POSITION                   equ 0004h
SMT1SIG_SSEL4_SIZE                       equ 0001h
SMT1SIG_SSEL4_LENGTH                     equ 0001h
SMT1SIG_SSEL4_MASK                       equ 0010h
SMT1SIG_SSEL5_POSN                       equ 0005h
SMT1SIG_SSEL5_POSITION                   equ 0005h
SMT1SIG_SSEL5_SIZE                       equ 0001h
SMT1SIG_SSEL5_LENGTH                     equ 0001h
SMT1SIG_SSEL5_MASK                       equ 0020h
SMT1SIG_SMT1SSEL_POSN                    equ 0000h
SMT1SIG_SMT1SSEL_POSITION                equ 0000h
SMT1SIG_SMT1SSEL_SIZE                    equ 0008h
SMT1SIG_SMT1SSEL_LENGTH                  equ 0008h
SMT1SIG_SMT1SSEL_MASK                    equ 00FFh
SMT1SIG_SMT1SSEL0_POSN                   equ 0000h
SMT1SIG_SMT1SSEL0_POSITION               equ 0000h
SMT1SIG_SMT1SSEL0_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL0_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL0_MASK                   equ 0001h
SMT1SIG_SMT1SSEL1_POSN                   equ 0001h
SMT1SIG_SMT1SSEL1_POSITION               equ 0001h
SMT1SIG_SMT1SSEL1_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL1_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL1_MASK                   equ 0002h
SMT1SIG_SMT1SSEL2_POSN                   equ 0002h
SMT1SIG_SMT1SSEL2_POSITION               equ 0002h
SMT1SIG_SMT1SSEL2_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL2_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL2_MASK                   equ 0004h
SMT1SIG_SMT1SSEL3_POSN                   equ 0003h
SMT1SIG_SMT1SSEL3_POSITION               equ 0003h
SMT1SIG_SMT1SSEL3_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL3_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL3_MASK                   equ 0008h
SMT1SIG_SMT1SSEL4_POSN                   equ 0004h
SMT1SIG_SMT1SSEL4_POSITION               equ 0004h
SMT1SIG_SMT1SSEL4_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL4_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL4_MASK                   equ 0010h
SMT1SIG_SMT1SSEL5_POSN                   equ 0005h
SMT1SIG_SMT1SSEL5_POSITION               equ 0005h
SMT1SIG_SMT1SSEL5_SIZE                   equ 0001h
SMT1SIG_SMT1SSEL5_LENGTH                 equ 0001h
SMT1SIG_SMT1SSEL5_MASK                   equ 0020h

// Register: SMT1WIN
#define SMT1WIN SMT1WIN
SMT1WIN                                  equ 0311h
// bitfield definitions
SMT1WIN_WSEL_POSN                        equ 0000h
SMT1WIN_WSEL_POSITION                    equ 0000h
SMT1WIN_WSEL_SIZE                        equ 0008h
SMT1WIN_WSEL_LENGTH                      equ 0008h
SMT1WIN_WSEL_MASK                        equ 00FFh
SMT1WIN_WSEL0_POSN                       equ 0000h
SMT1WIN_WSEL0_POSITION                   equ 0000h
SMT1WIN_WSEL0_SIZE                       equ 0001h
SMT1WIN_WSEL0_LENGTH                     equ 0001h
SMT1WIN_WSEL0_MASK                       equ 0001h
SMT1WIN_WSEL1_POSN                       equ 0001h
SMT1WIN_WSEL1_POSITION                   equ 0001h
SMT1WIN_WSEL1_SIZE                       equ 0001h
SMT1WIN_WSEL1_LENGTH                     equ 0001h
SMT1WIN_WSEL1_MASK                       equ 0002h
SMT1WIN_WSEL2_POSN                       equ 0002h
SMT1WIN_WSEL2_POSITION                   equ 0002h
SMT1WIN_WSEL2_SIZE                       equ 0001h
SMT1WIN_WSEL2_LENGTH                     equ 0001h
SMT1WIN_WSEL2_MASK                       equ 0004h
SMT1WIN_WSEL3_POSN                       equ 0003h
SMT1WIN_WSEL3_POSITION                   equ 0003h
SMT1WIN_WSEL3_SIZE                       equ 0001h
SMT1WIN_WSEL3_LENGTH                     equ 0001h
SMT1WIN_WSEL3_MASK                       equ 0008h
SMT1WIN_WSEL4_POSN                       equ 0004h
SMT1WIN_WSEL4_POSITION                   equ 0004h
SMT1WIN_WSEL4_SIZE                       equ 0001h
SMT1WIN_WSEL4_LENGTH                     equ 0001h
SMT1WIN_WSEL4_MASK                       equ 0010h
SMT1WIN_WSEL5_POSN                       equ 0005h
SMT1WIN_WSEL5_POSITION                   equ 0005h
SMT1WIN_WSEL5_SIZE                       equ 0001h
SMT1WIN_WSEL5_LENGTH                     equ 0001h
SMT1WIN_WSEL5_MASK                       equ 0020h
SMT1WIN_SMT1WSEL_POSN                    equ 0000h
SMT1WIN_SMT1WSEL_POSITION                equ 0000h
SMT1WIN_SMT1WSEL_SIZE                    equ 0008h
SMT1WIN_SMT1WSEL_LENGTH                  equ 0008h
SMT1WIN_SMT1WSEL_MASK                    equ 00FFh
SMT1WIN_SMT1WSEL0_POSN                   equ 0000h
SMT1WIN_SMT1WSEL0_POSITION               equ 0000h
SMT1WIN_SMT1WSEL0_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL0_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL0_MASK                   equ 0001h
SMT1WIN_SMT1WSEL1_POSN                   equ 0001h
SMT1WIN_SMT1WSEL1_POSITION               equ 0001h
SMT1WIN_SMT1WSEL1_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL1_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL1_MASK                   equ 0002h
SMT1WIN_SMT1WSEL2_POSN                   equ 0002h
SMT1WIN_SMT1WSEL2_POSITION               equ 0002h
SMT1WIN_SMT1WSEL2_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL2_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL2_MASK                   equ 0004h
SMT1WIN_SMT1WSEL3_POSN                   equ 0003h
SMT1WIN_SMT1WSEL3_POSITION               equ 0003h
SMT1WIN_SMT1WSEL3_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL3_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL3_MASK                   equ 0008h
SMT1WIN_SMT1WSEL4_POSN                   equ 0004h
SMT1WIN_SMT1WSEL4_POSITION               equ 0004h
SMT1WIN_SMT1WSEL4_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL4_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL4_MASK                   equ 0010h
SMT1WIN_SMT1WSEL5_POSN                   equ 0005h
SMT1WIN_SMT1WSEL5_POSITION               equ 0005h
SMT1WIN_SMT1WSEL5_SIZE                   equ 0001h
SMT1WIN_SMT1WSEL5_LENGTH                 equ 0001h
SMT1WIN_SMT1WSEL5_MASK                   equ 0020h

// Register: TMR0L
#define TMR0L TMR0L
TMR0L                                    equ 0318h
// bitfield definitions
TMR0L_TMR0L_POSN                         equ 0000h
TMR0L_TMR0L_POSITION                     equ 0000h
TMR0L_TMR0L_SIZE                         equ 0008h
TMR0L_TMR0L_LENGTH                       equ 0008h
TMR0L_TMR0L_MASK                         equ 00FFh
TMR0L_TMR0L0_POSN                        equ 0000h
TMR0L_TMR0L0_POSITION                    equ 0000h
TMR0L_TMR0L0_SIZE                        equ 0001h
TMR0L_TMR0L0_LENGTH                      equ 0001h
TMR0L_TMR0L0_MASK                        equ 0001h
TMR0L_TMR0L1_POSN                        equ 0001h
TMR0L_TMR0L1_POSITION                    equ 0001h
TMR0L_TMR0L1_SIZE                        equ 0001h
TMR0L_TMR0L1_LENGTH                      equ 0001h
TMR0L_TMR0L1_MASK                        equ 0002h
TMR0L_TMR0L2_POSN                        equ 0002h
TMR0L_TMR0L2_POSITION                    equ 0002h
TMR0L_TMR0L2_SIZE                        equ 0001h
TMR0L_TMR0L2_LENGTH                      equ 0001h
TMR0L_TMR0L2_MASK                        equ 0004h
TMR0L_TMR0L3_POSN                        equ 0003h
TMR0L_TMR0L3_POSITION                    equ 0003h
TMR0L_TMR0L3_SIZE                        equ 0001h
TMR0L_TMR0L3_LENGTH                      equ 0001h
TMR0L_TMR0L3_MASK                        equ 0008h
TMR0L_TMR0L4_POSN                        equ 0004h
TMR0L_TMR0L4_POSITION                    equ 0004h
TMR0L_TMR0L4_SIZE                        equ 0001h
TMR0L_TMR0L4_LENGTH                      equ 0001h
TMR0L_TMR0L4_MASK                        equ 0010h
TMR0L_TMR0L5_POSN                        equ 0005h
TMR0L_TMR0L5_POSITION                    equ 0005h
TMR0L_TMR0L5_SIZE                        equ 0001h
TMR0L_TMR0L5_LENGTH                      equ 0001h
TMR0L_TMR0L5_MASK                        equ 0020h
TMR0L_TMR0L6_POSN                        equ 0006h
TMR0L_TMR0L6_POSITION                    equ 0006h
TMR0L_TMR0L6_SIZE                        equ 0001h
TMR0L_TMR0L6_LENGTH                      equ 0001h
TMR0L_TMR0L6_MASK                        equ 0040h
TMR0L_TMR0L7_POSN                        equ 0007h
TMR0L_TMR0L7_POSITION                    equ 0007h
TMR0L_TMR0L7_SIZE                        equ 0001h
TMR0L_TMR0L7_LENGTH                      equ 0001h
TMR0L_TMR0L7_MASK                        equ 0080h

// Register: TMR0H
#define TMR0H TMR0H
TMR0H                                    equ 0319h
// bitfield definitions
TMR0H_TMR0H_POSN                         equ 0000h
TMR0H_TMR0H_POSITION                     equ 0000h
TMR0H_TMR0H_SIZE                         equ 0008h
TMR0H_TMR0H_LENGTH                       equ 0008h
TMR0H_TMR0H_MASK                         equ 00FFh
TMR0H_TMR0H0_POSN                        equ 0000h
TMR0H_TMR0H0_POSITION                    equ 0000h
TMR0H_TMR0H0_SIZE                        equ 0001h
TMR0H_TMR0H0_LENGTH                      equ 0001h
TMR0H_TMR0H0_MASK                        equ 0001h
TMR0H_TMR0H1_POSN                        equ 0001h
TMR0H_TMR0H1_POSITION                    equ 0001h
TMR0H_TMR0H1_SIZE                        equ 0001h
TMR0H_TMR0H1_LENGTH                      equ 0001h
TMR0H_TMR0H1_MASK                        equ 0002h
TMR0H_TMR0H2_POSN                        equ 0002h
TMR0H_TMR0H2_POSITION                    equ 0002h
TMR0H_TMR0H2_SIZE                        equ 0001h
TMR0H_TMR0H2_LENGTH                      equ 0001h
TMR0H_TMR0H2_MASK                        equ 0004h
TMR0H_TMR0H3_POSN                        equ 0003h
TMR0H_TMR0H3_POSITION                    equ 0003h
TMR0H_TMR0H3_SIZE                        equ 0001h
TMR0H_TMR0H3_LENGTH                      equ 0001h
TMR0H_TMR0H3_MASK                        equ 0008h
TMR0H_TMR0H4_POSN                        equ 0004h
TMR0H_TMR0H4_POSITION                    equ 0004h
TMR0H_TMR0H4_SIZE                        equ 0001h
TMR0H_TMR0H4_LENGTH                      equ 0001h
TMR0H_TMR0H4_MASK                        equ 0010h
TMR0H_TMR0H5_POSN                        equ 0005h
TMR0H_TMR0H5_POSITION                    equ 0005h
TMR0H_TMR0H5_SIZE                        equ 0001h
TMR0H_TMR0H5_LENGTH                      equ 0001h
TMR0H_TMR0H5_MASK                        equ 0020h
TMR0H_TMR0H6_POSN                        equ 0006h
TMR0H_TMR0H6_POSITION                    equ 0006h
TMR0H_TMR0H6_SIZE                        equ 0001h
TMR0H_TMR0H6_LENGTH                      equ 0001h
TMR0H_TMR0H6_MASK                        equ 0040h
TMR0H_TMR0H7_POSN                        equ 0007h
TMR0H_TMR0H7_POSITION                    equ 0007h
TMR0H_TMR0H7_SIZE                        equ 0001h
TMR0H_TMR0H7_LENGTH                      equ 0001h
TMR0H_TMR0H7_MASK                        equ 0080h
TMR0H_T0PR0_POSN                         equ 0000h
TMR0H_T0PR0_POSITION                     equ 0000h
TMR0H_T0PR0_SIZE                         equ 0001h
TMR0H_T0PR0_LENGTH                       equ 0001h
TMR0H_T0PR0_MASK                         equ 0001h
TMR0H_T0PR1_POSN                         equ 0001h
TMR0H_T0PR1_POSITION                     equ 0001h
TMR0H_T0PR1_SIZE                         equ 0001h
TMR0H_T0PR1_LENGTH                       equ 0001h
TMR0H_T0PR1_MASK                         equ 0002h
TMR0H_T0PR2_POSN                         equ 0002h
TMR0H_T0PR2_POSITION                     equ 0002h
TMR0H_T0PR2_SIZE                         equ 0001h
TMR0H_T0PR2_LENGTH                       equ 0001h
TMR0H_T0PR2_MASK                         equ 0004h
TMR0H_T0PR3_POSN                         equ 0003h
TMR0H_T0PR3_POSITION                     equ 0003h
TMR0H_T0PR3_SIZE                         equ 0001h
TMR0H_T0PR3_LENGTH                       equ 0001h
TMR0H_T0PR3_MASK                         equ 0008h
TMR0H_T0PR4_POSN                         equ 0004h
TMR0H_T0PR4_POSITION                     equ 0004h
TMR0H_T0PR4_SIZE                         equ 0001h
TMR0H_T0PR4_LENGTH                       equ 0001h
TMR0H_T0PR4_MASK                         equ 0010h
TMR0H_T0PR5_POSN                         equ 0005h
TMR0H_T0PR5_POSITION                     equ 0005h
TMR0H_T0PR5_SIZE                         equ 0001h
TMR0H_T0PR5_LENGTH                       equ 0001h
TMR0H_T0PR5_MASK                         equ 0020h
TMR0H_T0PR6_POSN                         equ 0006h
TMR0H_T0PR6_POSITION                     equ 0006h
TMR0H_T0PR6_SIZE                         equ 0001h
TMR0H_T0PR6_LENGTH                       equ 0001h
TMR0H_T0PR6_MASK                         equ 0040h
TMR0H_T0PR7_POSN                         equ 0007h
TMR0H_T0PR7_POSITION                     equ 0007h
TMR0H_T0PR7_SIZE                         equ 0001h
TMR0H_T0PR7_LENGTH                       equ 0001h
TMR0H_T0PR7_MASK                         equ 0080h
TMR0H_T0PR_POSN                          equ 0000h
TMR0H_T0PR_POSITION                      equ 0000h
TMR0H_T0PR_SIZE                          equ 0008h
TMR0H_T0PR_LENGTH                        equ 0008h
TMR0H_T0PR_MASK                          equ 00FFh

// Register: T0CON0
#define T0CON0 T0CON0
T0CON0                                   equ 031Ah
// bitfield definitions
T0CON0_OUTPS_POSN                        equ 0000h
T0CON0_OUTPS_POSITION                    equ 0000h
T0CON0_OUTPS_SIZE                        equ 0004h
T0CON0_OUTPS_LENGTH                      equ 0004h
T0CON0_OUTPS_MASK                        equ 000Fh
T0CON0_MD16_POSN                         equ 0004h
T0CON0_MD16_POSITION                     equ 0004h
T0CON0_MD16_SIZE                         equ 0001h
T0CON0_MD16_LENGTH                       equ 0001h
T0CON0_MD16_MASK                         equ 0010h
T0CON0_OUT_POSN                          equ 0005h
T0CON0_OUT_POSITION                      equ 0005h
T0CON0_OUT_SIZE                          equ 0001h
T0CON0_OUT_LENGTH                        equ 0001h
T0CON0_OUT_MASK                          equ 0020h
T0CON0_EN_POSN                           equ 0007h
T0CON0_EN_POSITION                       equ 0007h
T0CON0_EN_SIZE                           equ 0001h
T0CON0_EN_LENGTH                         equ 0001h
T0CON0_EN_MASK                           equ 0080h
T0CON0_T0OUTPS_POSN                      equ 0000h
T0CON0_T0OUTPS_POSITION                  equ 0000h
T0CON0_T0OUTPS_SIZE                      equ 0004h
T0CON0_T0OUTPS_LENGTH                    equ 0004h
T0CON0_T0OUTPS_MASK                      equ 000Fh
T0CON0_T0MD16_POSN                       equ 0004h
T0CON0_T0MD16_POSITION                   equ 0004h
T0CON0_T0MD16_SIZE                       equ 0001h
T0CON0_T0MD16_LENGTH                     equ 0001h
T0CON0_T0MD16_MASK                       equ 0010h
T0CON0_T0OUT_POSN                        equ 0005h
T0CON0_T0OUT_POSITION                    equ 0005h
T0CON0_T0OUT_SIZE                        equ 0001h
T0CON0_T0OUT_LENGTH                      equ 0001h
T0CON0_T0OUT_MASK                        equ 0020h
T0CON0_T0EN_POSN                         equ 0007h
T0CON0_T0EN_POSITION                     equ 0007h
T0CON0_T0EN_SIZE                         equ 0001h
T0CON0_T0EN_LENGTH                       equ 0001h
T0CON0_T0EN_MASK                         equ 0080h
T0CON0_OUTPS0_POSN                       equ 0000h
T0CON0_OUTPS0_POSITION                   equ 0000h
T0CON0_OUTPS0_SIZE                       equ 0001h
T0CON0_OUTPS0_LENGTH                     equ 0001h
T0CON0_OUTPS0_MASK                       equ 0001h
T0CON0_OUTPS1_POSN                       equ 0001h
T0CON0_OUTPS1_POSITION                   equ 0001h
T0CON0_OUTPS1_SIZE                       equ 0001h
T0CON0_OUTPS1_LENGTH                     equ 0001h
T0CON0_OUTPS1_MASK                       equ 0002h
T0CON0_OUTPS2_POSN                       equ 0002h
T0CON0_OUTPS2_POSITION                   equ 0002h
T0CON0_OUTPS2_SIZE                       equ 0001h
T0CON0_OUTPS2_LENGTH                     equ 0001h
T0CON0_OUTPS2_MASK                       equ 0004h
T0CON0_OUTPS3_POSN                       equ 0003h
T0CON0_OUTPS3_POSITION                   equ 0003h
T0CON0_OUTPS3_SIZE                       equ 0001h
T0CON0_OUTPS3_LENGTH                     equ 0001h
T0CON0_OUTPS3_MASK                       equ 0008h
T0CON0_T016BIT_POSN                      equ 0004h
T0CON0_T016BIT_POSITION                  equ 0004h
T0CON0_T016BIT_SIZE                      equ 0001h
T0CON0_T016BIT_LENGTH                    equ 0001h
T0CON0_T016BIT_MASK                      equ 0010h

// Register: T0CON1
#define T0CON1 T0CON1
T0CON1                                   equ 031Bh
// bitfield definitions
T0CON1_CKPS_POSN                         equ 0000h
T0CON1_CKPS_POSITION                     equ 0000h
T0CON1_CKPS_SIZE                         equ 0004h
T0CON1_CKPS_LENGTH                       equ 0004h
T0CON1_CKPS_MASK                         equ 000Fh
T0CON1_ASYNC_POSN                        equ 0004h
T0CON1_ASYNC_POSITION                    equ 0004h
T0CON1_ASYNC_SIZE                        equ 0001h
T0CON1_ASYNC_LENGTH                      equ 0001h
T0CON1_ASYNC_MASK                        equ 0010h
T0CON1_CS_POSN                           equ 0005h
T0CON1_CS_POSITION                       equ 0005h
T0CON1_CS_SIZE                           equ 0003h
T0CON1_CS_LENGTH                         equ 0003h
T0CON1_CS_MASK                           equ 00E0h
T0CON1_CKPS0_POSN                        equ 0000h
T0CON1_CKPS0_POSITION                    equ 0000h
T0CON1_CKPS0_SIZE                        equ 0001h
T0CON1_CKPS0_LENGTH                      equ 0001h
T0CON1_CKPS0_MASK                        equ 0001h
T0CON1_CKPS1_POSN                        equ 0001h
T0CON1_CKPS1_POSITION                    equ 0001h
T0CON1_CKPS1_SIZE                        equ 0001h
T0CON1_CKPS1_LENGTH                      equ 0001h
T0CON1_CKPS1_MASK                        equ 0002h
T0CON1_CKPS2_POSN                        equ 0002h
T0CON1_CKPS2_POSITION                    equ 0002h
T0CON1_CKPS2_SIZE                        equ 0001h
T0CON1_CKPS2_LENGTH                      equ 0001h
T0CON1_CKPS2_MASK                        equ 0004h
T0CON1_CKPS3_POSN                        equ 0003h
T0CON1_CKPS3_POSITION                    equ 0003h
T0CON1_CKPS3_SIZE                        equ 0001h
T0CON1_CKPS3_LENGTH                      equ 0001h
T0CON1_CKPS3_MASK                        equ 0008h
T0CON1_T0ASYNC_POSN                      equ 0004h
T0CON1_T0ASYNC_POSITION                  equ 0004h
T0CON1_T0ASYNC_SIZE                      equ 0001h
T0CON1_T0ASYNC_LENGTH                    equ 0001h
T0CON1_T0ASYNC_MASK                      equ 0010h
T0CON1_CS0_POSN                          equ 0005h
T0CON1_CS0_POSITION                      equ 0005h
T0CON1_CS0_SIZE                          equ 0001h
T0CON1_CS0_LENGTH                        equ 0001h
T0CON1_CS0_MASK                          equ 0020h
T0CON1_CS1_POSN                          equ 0006h
T0CON1_CS1_POSITION                      equ 0006h
T0CON1_CS1_SIZE                          equ 0001h
T0CON1_CS1_LENGTH                        equ 0001h
T0CON1_CS1_MASK                          equ 0040h
T0CON1_CS2_POSN                          equ 0007h
T0CON1_CS2_POSITION                      equ 0007h
T0CON1_CS2_SIZE                          equ 0001h
T0CON1_CS2_LENGTH                        equ 0001h
T0CON1_CS2_MASK                          equ 0080h
T0CON1_T0CKPS_POSN                       equ 0000h
T0CON1_T0CKPS_POSITION                   equ 0000h
T0CON1_T0CKPS_SIZE                       equ 0004h
T0CON1_T0CKPS_LENGTH                     equ 0004h
T0CON1_T0CKPS_MASK                       equ 000Fh
T0CON1_T0CS_POSN                         equ 0005h
T0CON1_T0CS_POSITION                     equ 0005h
T0CON1_T0CS_SIZE                         equ 0003h
T0CON1_T0CS_LENGTH                       equ 0003h
T0CON1_T0CS_MASK                         equ 00E0h
T0CON1_T0CKPS0_POSN                      equ 0000h
T0CON1_T0CKPS0_POSITION                  equ 0000h
T0CON1_T0CKPS0_SIZE                      equ 0001h
T0CON1_T0CKPS0_LENGTH                    equ 0001h
T0CON1_T0CKPS0_MASK                      equ 0001h
T0CON1_T0CKPS1_POSN                      equ 0001h
T0CON1_T0CKPS1_POSITION                  equ 0001h
T0CON1_T0CKPS1_SIZE                      equ 0001h
T0CON1_T0CKPS1_LENGTH                    equ 0001h
T0CON1_T0CKPS1_MASK                      equ 0002h
T0CON1_T0CKPS2_POSN                      equ 0002h
T0CON1_T0CKPS2_POSITION                  equ 0002h
T0CON1_T0CKPS2_SIZE                      equ 0001h
T0CON1_T0CKPS2_LENGTH                    equ 0001h
T0CON1_T0CKPS2_MASK                      equ 0004h
T0CON1_T0CKPS3_POSN                      equ 0003h
T0CON1_T0CKPS3_POSITION                  equ 0003h
T0CON1_T0CKPS3_SIZE                      equ 0001h
T0CON1_T0CKPS3_LENGTH                    equ 0001h
T0CON1_T0CKPS3_MASK                      equ 0008h
T0CON1_T0CS0_POSN                        equ 0005h
T0CON1_T0CS0_POSITION                    equ 0005h
T0CON1_T0CS0_SIZE                        equ 0001h
T0CON1_T0CS0_LENGTH                      equ 0001h
T0CON1_T0CS0_MASK                        equ 0020h
T0CON1_T0CS1_POSN                        equ 0006h
T0CON1_T0CS1_POSITION                    equ 0006h
T0CON1_T0CS1_SIZE                        equ 0001h
T0CON1_T0CS1_LENGTH                      equ 0001h
T0CON1_T0CS1_MASK                        equ 0040h
T0CON1_T0CS2_POSN                        equ 0007h
T0CON1_T0CS2_POSITION                    equ 0007h
T0CON1_T0CS2_SIZE                        equ 0001h
T0CON1_T0CS2_LENGTH                      equ 0001h
T0CON1_T0CS2_MASK                        equ 0080h

// Register: TMR1L
#define TMR1L TMR1L
TMR1L                                    equ 031Ch
// bitfield definitions
TMR1L_TMR1L_POSN                         equ 0000h
TMR1L_TMR1L_POSITION                     equ 0000h
TMR1L_TMR1L_SIZE                         equ 0008h
TMR1L_TMR1L_LENGTH                       equ 0008h
TMR1L_TMR1L_MASK                         equ 00FFh
TMR1L_TMR1L0_POSN                        equ 0000h
TMR1L_TMR1L0_POSITION                    equ 0000h
TMR1L_TMR1L0_SIZE                        equ 0001h
TMR1L_TMR1L0_LENGTH                      equ 0001h
TMR1L_TMR1L0_MASK                        equ 0001h
TMR1L_TMR1L1_POSN                        equ 0001h
TMR1L_TMR1L1_POSITION                    equ 0001h
TMR1L_TMR1L1_SIZE                        equ 0001h
TMR1L_TMR1L1_LENGTH                      equ 0001h
TMR1L_TMR1L1_MASK                        equ 0002h
TMR1L_TMR1L2_POSN                        equ 0002h
TMR1L_TMR1L2_POSITION                    equ 0002h
TMR1L_TMR1L2_SIZE                        equ 0001h
TMR1L_TMR1L2_LENGTH                      equ 0001h
TMR1L_TMR1L2_MASK                        equ 0004h
TMR1L_TMR1L3_POSN                        equ 0003h
TMR1L_TMR1L3_POSITION                    equ 0003h
TMR1L_TMR1L3_SIZE                        equ 0001h
TMR1L_TMR1L3_LENGTH                      equ 0001h
TMR1L_TMR1L3_MASK                        equ 0008h
TMR1L_TMR1L4_POSN                        equ 0004h
TMR1L_TMR1L4_POSITION                    equ 0004h
TMR1L_TMR1L4_SIZE                        equ 0001h
TMR1L_TMR1L4_LENGTH                      equ 0001h
TMR1L_TMR1L4_MASK                        equ 0010h
TMR1L_TMR1L5_POSN                        equ 0005h
TMR1L_TMR1L5_POSITION                    equ 0005h
TMR1L_TMR1L5_SIZE                        equ 0001h
TMR1L_TMR1L5_LENGTH                      equ 0001h
TMR1L_TMR1L5_MASK                        equ 0020h
TMR1L_TMR1L6_POSN                        equ 0006h
TMR1L_TMR1L6_POSITION                    equ 0006h
TMR1L_TMR1L6_SIZE                        equ 0001h
TMR1L_TMR1L6_LENGTH                      equ 0001h
TMR1L_TMR1L6_MASK                        equ 0040h
TMR1L_TMR1L7_POSN                        equ 0007h
TMR1L_TMR1L7_POSITION                    equ 0007h
TMR1L_TMR1L7_SIZE                        equ 0001h
TMR1L_TMR1L7_LENGTH                      equ 0001h
TMR1L_TMR1L7_MASK                        equ 0080h

// Register: TMR1H
#define TMR1H TMR1H
TMR1H                                    equ 031Dh
// bitfield definitions
TMR1H_TMR1H_POSN                         equ 0000h
TMR1H_TMR1H_POSITION                     equ 0000h
TMR1H_TMR1H_SIZE                         equ 0008h
TMR1H_TMR1H_LENGTH                       equ 0008h
TMR1H_TMR1H_MASK                         equ 00FFh
TMR1H_TMR1H0_POSN                        equ 0000h
TMR1H_TMR1H0_POSITION                    equ 0000h
TMR1H_TMR1H0_SIZE                        equ 0001h
TMR1H_TMR1H0_LENGTH                      equ 0001h
TMR1H_TMR1H0_MASK                        equ 0001h
TMR1H_TMR1H1_POSN                        equ 0001h
TMR1H_TMR1H1_POSITION                    equ 0001h
TMR1H_TMR1H1_SIZE                        equ 0001h
TMR1H_TMR1H1_LENGTH                      equ 0001h
TMR1H_TMR1H1_MASK                        equ 0002h
TMR1H_TMR1H2_POSN                        equ 0002h
TMR1H_TMR1H2_POSITION                    equ 0002h
TMR1H_TMR1H2_SIZE                        equ 0001h
TMR1H_TMR1H2_LENGTH                      equ 0001h
TMR1H_TMR1H2_MASK                        equ 0004h
TMR1H_TMR1H3_POSN                        equ 0003h
TMR1H_TMR1H3_POSITION                    equ 0003h
TMR1H_TMR1H3_SIZE                        equ 0001h
TMR1H_TMR1H3_LENGTH                      equ 0001h
TMR1H_TMR1H3_MASK                        equ 0008h
TMR1H_TMR1H4_POSN                        equ 0004h
TMR1H_TMR1H4_POSITION                    equ 0004h
TMR1H_TMR1H4_SIZE                        equ 0001h
TMR1H_TMR1H4_LENGTH                      equ 0001h
TMR1H_TMR1H4_MASK                        equ 0010h
TMR1H_TMR1H5_POSN                        equ 0005h
TMR1H_TMR1H5_POSITION                    equ 0005h
TMR1H_TMR1H5_SIZE                        equ 0001h
TMR1H_TMR1H5_LENGTH                      equ 0001h
TMR1H_TMR1H5_MASK                        equ 0020h
TMR1H_TMR1H6_POSN                        equ 0006h
TMR1H_TMR1H6_POSITION                    equ 0006h
TMR1H_TMR1H6_SIZE                        equ 0001h
TMR1H_TMR1H6_LENGTH                      equ 0001h
TMR1H_TMR1H6_MASK                        equ 0040h
TMR1H_TMR1H7_POSN                        equ 0007h
TMR1H_TMR1H7_POSITION                    equ 0007h
TMR1H_TMR1H7_SIZE                        equ 0001h
TMR1H_TMR1H7_LENGTH                      equ 0001h
TMR1H_TMR1H7_MASK                        equ 0080h

// Register: T1CON
#define T1CON T1CON
T1CON                                    equ 031Eh
// bitfield definitions
T1CON_ON_POSN                            equ 0000h
T1CON_ON_POSITION                        equ 0000h
T1CON_ON_SIZE                            equ 0001h
T1CON_ON_LENGTH                          equ 0001h
T1CON_ON_MASK                            equ 0001h
T1CON_RD16_POSN                          equ 0001h
T1CON_RD16_POSITION                      equ 0001h
T1CON_RD16_SIZE                          equ 0001h
T1CON_RD16_LENGTH                        equ 0001h
T1CON_RD16_MASK                          equ 0002h
T1CON_NOT_SYNC_POSN                      equ 0002h
T1CON_NOT_SYNC_POSITION                  equ 0002h
T1CON_NOT_SYNC_SIZE                      equ 0001h
T1CON_NOT_SYNC_LENGTH                    equ 0001h
T1CON_NOT_SYNC_MASK                      equ 0004h
T1CON_CKPS_POSN                          equ 0004h
T1CON_CKPS_POSITION                      equ 0004h
T1CON_CKPS_SIZE                          equ 0002h
T1CON_CKPS_LENGTH                        equ 0002h
T1CON_CKPS_MASK                          equ 0030h
T1CON_TMR1ON_POSN                        equ 0000h
T1CON_TMR1ON_POSITION                    equ 0000h
T1CON_TMR1ON_SIZE                        equ 0001h
T1CON_TMR1ON_LENGTH                      equ 0001h
T1CON_TMR1ON_MASK                        equ 0001h
T1CON_T1RD16_POSN                        equ 0001h
T1CON_T1RD16_POSITION                    equ 0001h
T1CON_T1RD16_SIZE                        equ 0001h
T1CON_T1RD16_LENGTH                      equ 0001h
T1CON_T1RD16_MASK                        equ 0002h
T1CON_NOT_T1SYNC_POSN                    equ 0002h
T1CON_NOT_T1SYNC_POSITION                equ 0002h
T1CON_NOT_T1SYNC_SIZE                    equ 0001h
T1CON_NOT_T1SYNC_LENGTH                  equ 0001h
T1CON_NOT_T1SYNC_MASK                    equ 0004h
T1CON_T1CKPS0_POSN                       equ 0004h
T1CON_T1CKPS0_POSITION                   equ 0004h
T1CON_T1CKPS0_SIZE                       equ 0001h
T1CON_T1CKPS0_LENGTH                     equ 0001h
T1CON_T1CKPS0_MASK                       equ 0010h
T1CON_T1CKPS1_POSN                       equ 0005h
T1CON_T1CKPS1_POSITION                   equ 0005h
T1CON_T1CKPS1_SIZE                       equ 0001h
T1CON_T1CKPS1_LENGTH                     equ 0001h
T1CON_T1CKPS1_MASK                       equ 0020h
T1CON_CKPS0_POSN                         equ 0004h
T1CON_CKPS0_POSITION                     equ 0004h
T1CON_CKPS0_SIZE                         equ 0001h
T1CON_CKPS0_LENGTH                       equ 0001h
T1CON_CKPS0_MASK                         equ 0010h
T1CON_CKPS1_POSN                         equ 0005h
T1CON_CKPS1_POSITION                     equ 0005h
T1CON_CKPS1_SIZE                         equ 0001h
T1CON_CKPS1_LENGTH                       equ 0001h
T1CON_CKPS1_MASK                         equ 0020h
T1CON_RD161_POSN                         equ 0001h
T1CON_RD161_POSITION                     equ 0001h
T1CON_RD161_SIZE                         equ 0001h
T1CON_RD161_LENGTH                       equ 0001h
T1CON_RD161_MASK                         equ 0002h

// Register: T1GCON
#define T1GCON T1GCON
T1GCON                                   equ 031Fh
// bitfield definitions
T1GCON_GVAL_POSN                         equ 0002h
T1GCON_GVAL_POSITION                     equ 0002h
T1GCON_GVAL_SIZE                         equ 0001h
T1GCON_GVAL_LENGTH                       equ 0001h
T1GCON_GVAL_MASK                         equ 0004h
T1GCON_GGO_POSN                          equ 0003h
T1GCON_GGO_POSITION                      equ 0003h
T1GCON_GGO_SIZE                          equ 0001h
T1GCON_GGO_LENGTH                        equ 0001h
T1GCON_GGO_MASK                          equ 0008h
T1GCON_GSPM_POSN                         equ 0004h
T1GCON_GSPM_POSITION                     equ 0004h
T1GCON_GSPM_SIZE                         equ 0001h
T1GCON_GSPM_LENGTH                       equ 0001h
T1GCON_GSPM_MASK                         equ 0010h
T1GCON_GTM_POSN                          equ 0005h
T1GCON_GTM_POSITION                      equ 0005h
T1GCON_GTM_SIZE                          equ 0001h
T1GCON_GTM_LENGTH                        equ 0001h
T1GCON_GTM_MASK                          equ 0020h
T1GCON_GPOL_POSN                         equ 0006h
T1GCON_GPOL_POSITION                     equ 0006h
T1GCON_GPOL_SIZE                         equ 0001h
T1GCON_GPOL_LENGTH                       equ 0001h
T1GCON_GPOL_MASK                         equ 0040h
T1GCON_GE_POSN                           equ 0007h
T1GCON_GE_POSITION                       equ 0007h
T1GCON_GE_SIZE                           equ 0001h
T1GCON_GE_LENGTH                         equ 0001h
T1GCON_GE_MASK                           equ 0080h
T1GCON_T1GVAL_POSN                       equ 0002h
T1GCON_T1GVAL_POSITION                   equ 0002h
T1GCON_T1GVAL_SIZE                       equ 0001h
T1GCON_T1GVAL_LENGTH                     equ 0001h
T1GCON_T1GVAL_MASK                       equ 0004h
T1GCON_T1GGO_POSN                        equ 0003h
T1GCON_T1GGO_POSITION                    equ 0003h
T1GCON_T1GGO_SIZE                        equ 0001h
T1GCON_T1GGO_LENGTH                      equ 0001h
T1GCON_T1GGO_MASK                        equ 0008h
T1GCON_T1GSPM_POSN                       equ 0004h
T1GCON_T1GSPM_POSITION                   equ 0004h
T1GCON_T1GSPM_SIZE                       equ 0001h
T1GCON_T1GSPM_LENGTH                     equ 0001h
T1GCON_T1GSPM_MASK                       equ 0010h
T1GCON_T1GTM_POSN                        equ 0005h
T1GCON_T1GTM_POSITION                    equ 0005h
T1GCON_T1GTM_SIZE                        equ 0001h
T1GCON_T1GTM_LENGTH                      equ 0001h
T1GCON_T1GTM_MASK                        equ 0020h
T1GCON_T1GPOL_POSN                       equ 0006h
T1GCON_T1GPOL_POSITION                   equ 0006h
T1GCON_T1GPOL_SIZE                       equ 0001h
T1GCON_T1GPOL_LENGTH                     equ 0001h
T1GCON_T1GPOL_MASK                       equ 0040h
T1GCON_T1GE_POSN                         equ 0007h
T1GCON_T1GE_POSITION                     equ 0007h
T1GCON_T1GE_SIZE                         equ 0001h
T1GCON_T1GE_LENGTH                       equ 0001h
T1GCON_T1GE_MASK                         equ 0080h
T1GCON_NOT_DONE_POSN                     equ 0003h
T1GCON_NOT_DONE_POSITION                 equ 0003h
T1GCON_NOT_DONE_SIZE                     equ 0001h
T1GCON_NOT_DONE_LENGTH                   equ 0001h
T1GCON_NOT_DONE_MASK                     equ 0008h
T1GCON_NOT_T1DONE_POSN                   equ 0003h
T1GCON_NOT_T1DONE_POSITION               equ 0003h
T1GCON_NOT_T1DONE_SIZE                   equ 0001h
T1GCON_NOT_T1DONE_LENGTH                 equ 0001h
T1GCON_NOT_T1DONE_MASK                   equ 0008h

// Register: T1GATE
#define T1GATE T1GATE
T1GATE                                   equ 0320h
// bitfield definitions
T1GATE_GSS_POSN                          equ 0000h
T1GATE_GSS_POSITION                      equ 0000h
T1GATE_GSS_SIZE                          equ 0008h
T1GATE_GSS_LENGTH                        equ 0008h
T1GATE_GSS_MASK                          equ 00FFh
T1GATE_GSS0_POSN                         equ 0000h
T1GATE_GSS0_POSITION                     equ 0000h
T1GATE_GSS0_SIZE                         equ 0001h
T1GATE_GSS0_LENGTH                       equ 0001h
T1GATE_GSS0_MASK                         equ 0001h
T1GATE_GSS1_POSN                         equ 0001h
T1GATE_GSS1_POSITION                     equ 0001h
T1GATE_GSS1_SIZE                         equ 0001h
T1GATE_GSS1_LENGTH                       equ 0001h
T1GATE_GSS1_MASK                         equ 0002h
T1GATE_GSS2_POSN                         equ 0002h
T1GATE_GSS2_POSITION                     equ 0002h
T1GATE_GSS2_SIZE                         equ 0001h
T1GATE_GSS2_LENGTH                       equ 0001h
T1GATE_GSS2_MASK                         equ 0004h
T1GATE_GSS3_POSN                         equ 0003h
T1GATE_GSS3_POSITION                     equ 0003h
T1GATE_GSS3_SIZE                         equ 0001h
T1GATE_GSS3_LENGTH                       equ 0001h
T1GATE_GSS3_MASK                         equ 0008h
T1GATE_GSS4_POSN                         equ 0004h
T1GATE_GSS4_POSITION                     equ 0004h
T1GATE_GSS4_SIZE                         equ 0001h
T1GATE_GSS4_LENGTH                       equ 0001h
T1GATE_GSS4_MASK                         equ 0010h
T1GATE_GSS5_POSN                         equ 0005h
T1GATE_GSS5_POSITION                     equ 0005h
T1GATE_GSS5_SIZE                         equ 0001h
T1GATE_GSS5_LENGTH                       equ 0001h
T1GATE_GSS5_MASK                         equ 0020h
T1GATE_T1GSS0_POSN                       equ 0000h
T1GATE_T1GSS0_POSITION                   equ 0000h
T1GATE_T1GSS0_SIZE                       equ 0001h
T1GATE_T1GSS0_LENGTH                     equ 0001h
T1GATE_T1GSS0_MASK                       equ 0001h
T1GATE_T1GSS1_POSN                       equ 0001h
T1GATE_T1GSS1_POSITION                   equ 0001h
T1GATE_T1GSS1_SIZE                       equ 0001h
T1GATE_T1GSS1_LENGTH                     equ 0001h
T1GATE_T1GSS1_MASK                       equ 0002h
T1GATE_T1GSS2_POSN                       equ 0002h
T1GATE_T1GSS2_POSITION                   equ 0002h
T1GATE_T1GSS2_SIZE                       equ 0001h
T1GATE_T1GSS2_LENGTH                     equ 0001h
T1GATE_T1GSS2_MASK                       equ 0004h
T1GATE_T1GSS3_POSN                       equ 0003h
T1GATE_T1GSS3_POSITION                   equ 0003h
T1GATE_T1GSS3_SIZE                       equ 0001h
T1GATE_T1GSS3_LENGTH                     equ 0001h
T1GATE_T1GSS3_MASK                       equ 0008h
T1GATE_T1GSS4_POSN                       equ 0004h
T1GATE_T1GSS4_POSITION                   equ 0004h
T1GATE_T1GSS4_SIZE                       equ 0001h
T1GATE_T1GSS4_LENGTH                     equ 0001h
T1GATE_T1GSS4_MASK                       equ 0010h
T1GATE_T1GSS5_POSN                       equ 0005h
T1GATE_T1GSS5_POSITION                   equ 0005h
T1GATE_T1GSS5_SIZE                       equ 0001h
T1GATE_T1GSS5_LENGTH                     equ 0001h
T1GATE_T1GSS5_MASK                       equ 0020h

// Register: T1CLK
#define T1CLK T1CLK
T1CLK                                    equ 0321h
// bitfield definitions
T1CLK_CS_POSN                            equ 0000h
T1CLK_CS_POSITION                        equ 0000h
T1CLK_CS_SIZE                            equ 0008h
T1CLK_CS_LENGTH                          equ 0008h
T1CLK_CS_MASK                            equ 00FFh
T1CLK_T1CS0_POSN                         equ 0000h
T1CLK_T1CS0_POSITION                     equ 0000h
T1CLK_T1CS0_SIZE                         equ 0001h
T1CLK_T1CS0_LENGTH                       equ 0001h
T1CLK_T1CS0_MASK                         equ 0001h
T1CLK_T1CS1_POSN                         equ 0001h
T1CLK_T1CS1_POSITION                     equ 0001h
T1CLK_T1CS1_SIZE                         equ 0001h
T1CLK_T1CS1_LENGTH                       equ 0001h
T1CLK_T1CS1_MASK                         equ 0002h
T1CLK_T1CS2_POSN                         equ 0002h
T1CLK_T1CS2_POSITION                     equ 0002h
T1CLK_T1CS2_SIZE                         equ 0001h
T1CLK_T1CS2_LENGTH                       equ 0001h
T1CLK_T1CS2_MASK                         equ 0004h
T1CLK_T1CS3_POSN                         equ 0003h
T1CLK_T1CS3_POSITION                     equ 0003h
T1CLK_T1CS3_SIZE                         equ 0001h
T1CLK_T1CS3_LENGTH                       equ 0001h
T1CLK_T1CS3_MASK                         equ 0008h
T1CLK_T1CS4_POSN                         equ 0004h
T1CLK_T1CS4_POSITION                     equ 0004h
T1CLK_T1CS4_SIZE                         equ 0001h
T1CLK_T1CS4_LENGTH                       equ 0001h
T1CLK_T1CS4_MASK                         equ 0010h
T1CLK_CS0_POSN                           equ 0000h
T1CLK_CS0_POSITION                       equ 0000h
T1CLK_CS0_SIZE                           equ 0001h
T1CLK_CS0_LENGTH                         equ 0001h
T1CLK_CS0_MASK                           equ 0001h
T1CLK_CS1_POSN                           equ 0001h
T1CLK_CS1_POSITION                       equ 0001h
T1CLK_CS1_SIZE                           equ 0001h
T1CLK_CS1_LENGTH                         equ 0001h
T1CLK_CS1_MASK                           equ 0002h
T1CLK_CS2_POSN                           equ 0002h
T1CLK_CS2_POSITION                       equ 0002h
T1CLK_CS2_SIZE                           equ 0001h
T1CLK_CS2_LENGTH                         equ 0001h
T1CLK_CS2_MASK                           equ 0004h
T1CLK_CS3_POSN                           equ 0003h
T1CLK_CS3_POSITION                       equ 0003h
T1CLK_CS3_SIZE                           equ 0001h
T1CLK_CS3_LENGTH                         equ 0001h
T1CLK_CS3_MASK                           equ 0008h
T1CLK_CS4_POSN                           equ 0004h
T1CLK_CS4_POSITION                       equ 0004h
T1CLK_CS4_SIZE                           equ 0001h
T1CLK_CS4_LENGTH                         equ 0001h
T1CLK_CS4_MASK                           equ 0010h

// Register: T2TMR
#define T2TMR T2TMR
T2TMR                                    equ 0322h
// bitfield definitions
T2TMR_TMR2_POSN                          equ 0000h
T2TMR_TMR2_POSITION                      equ 0000h
T2TMR_TMR2_SIZE                          equ 0008h
T2TMR_TMR2_LENGTH                        equ 0008h
T2TMR_TMR2_MASK                          equ 00FFh

// Register: T2PR
#define T2PR T2PR
T2PR                                     equ 0323h
// bitfield definitions
T2PR_PR2_POSN                            equ 0000h
T2PR_PR2_POSITION                        equ 0000h
T2PR_PR2_SIZE                            equ 0008h
T2PR_PR2_LENGTH                          equ 0008h
T2PR_PR2_MASK                            equ 00FFh

// Register: T2CON
#define T2CON T2CON
T2CON                                    equ 0324h
// bitfield definitions
T2CON_OUTPS_POSN                         equ 0000h
T2CON_OUTPS_POSITION                     equ 0000h
T2CON_OUTPS_SIZE                         equ 0004h
T2CON_OUTPS_LENGTH                       equ 0004h
T2CON_OUTPS_MASK                         equ 000Fh
T2CON_CKPS_POSN                          equ 0004h
T2CON_CKPS_POSITION                      equ 0004h
T2CON_CKPS_SIZE                          equ 0003h
T2CON_CKPS_LENGTH                        equ 0003h
T2CON_CKPS_MASK                          equ 0070h
T2CON_ON_POSN                            equ 0007h
T2CON_ON_POSITION                        equ 0007h
T2CON_ON_SIZE                            equ 0001h
T2CON_ON_LENGTH                          equ 0001h
T2CON_ON_MASK                            equ 0080h
T2CON_T2OUTPS_POSN                       equ 0000h
T2CON_T2OUTPS_POSITION                   equ 0000h
T2CON_T2OUTPS_SIZE                       equ 0004h
T2CON_T2OUTPS_LENGTH                     equ 0004h
T2CON_T2OUTPS_MASK                       equ 000Fh
T2CON_T2CKPS_POSN                        equ 0004h
T2CON_T2CKPS_POSITION                    equ 0004h
T2CON_T2CKPS_SIZE                        equ 0003h
T2CON_T2CKPS_LENGTH                      equ 0003h
T2CON_T2CKPS_MASK                        equ 0070h
T2CON_T2ON_POSN                          equ 0007h
T2CON_T2ON_POSITION                      equ 0007h
T2CON_T2ON_SIZE                          equ 0001h
T2CON_T2ON_LENGTH                        equ 0001h
T2CON_T2ON_MASK                          equ 0080h
T2CON_T2OUTPS0_POSN                      equ 0000h
T2CON_T2OUTPS0_POSITION                  equ 0000h
T2CON_T2OUTPS0_SIZE                      equ 0001h
T2CON_T2OUTPS0_LENGTH                    equ 0001h
T2CON_T2OUTPS0_MASK                      equ 0001h
T2CON_T2OUTPS1_POSN                      equ 0001h
T2CON_T2OUTPS1_POSITION                  equ 0001h
T2CON_T2OUTPS1_SIZE                      equ 0001h
T2CON_T2OUTPS1_LENGTH                    equ 0001h
T2CON_T2OUTPS1_MASK                      equ 0002h
T2CON_T2OUTPS2_POSN                      equ 0002h
T2CON_T2OUTPS2_POSITION                  equ 0002h
T2CON_T2OUTPS2_SIZE                      equ 0001h
T2CON_T2OUTPS2_LENGTH                    equ 0001h
T2CON_T2OUTPS2_MASK                      equ 0004h
T2CON_T2OUTPS3_POSN                      equ 0003h
T2CON_T2OUTPS3_POSITION                  equ 0003h
T2CON_T2OUTPS3_SIZE                      equ 0001h
T2CON_T2OUTPS3_LENGTH                    equ 0001h
T2CON_T2OUTPS3_MASK                      equ 0008h
T2CON_T2CKPS0_POSN                       equ 0004h
T2CON_T2CKPS0_POSITION                   equ 0004h
T2CON_T2CKPS0_SIZE                       equ 0001h
T2CON_T2CKPS0_LENGTH                     equ 0001h
T2CON_T2CKPS0_MASK                       equ 0010h
T2CON_T2CKPS1_POSN                       equ 0005h
T2CON_T2CKPS1_POSITION                   equ 0005h
T2CON_T2CKPS1_SIZE                       equ 0001h
T2CON_T2CKPS1_LENGTH                     equ 0001h
T2CON_T2CKPS1_MASK                       equ 0020h
T2CON_T2CKPS2_POSN                       equ 0006h
T2CON_T2CKPS2_POSITION                   equ 0006h
T2CON_T2CKPS2_SIZE                       equ 0001h
T2CON_T2CKPS2_LENGTH                     equ 0001h
T2CON_T2CKPS2_MASK                       equ 0040h
T2CON_OUTPS0_POSN                        equ 0000h
T2CON_OUTPS0_POSITION                    equ 0000h
T2CON_OUTPS0_SIZE                        equ 0001h
T2CON_OUTPS0_LENGTH                      equ 0001h
T2CON_OUTPS0_MASK                        equ 0001h
T2CON_OUTPS1_POSN                        equ 0001h
T2CON_OUTPS1_POSITION                    equ 0001h
T2CON_OUTPS1_SIZE                        equ 0001h
T2CON_OUTPS1_LENGTH                      equ 0001h
T2CON_OUTPS1_MASK                        equ 0002h
T2CON_OUTPS2_POSN                        equ 0002h
T2CON_OUTPS2_POSITION                    equ 0002h
T2CON_OUTPS2_SIZE                        equ 0001h
T2CON_OUTPS2_LENGTH                      equ 0001h
T2CON_OUTPS2_MASK                        equ 0004h
T2CON_OUTPS3_POSN                        equ 0003h
T2CON_OUTPS3_POSITION                    equ 0003h
T2CON_OUTPS3_SIZE                        equ 0001h
T2CON_OUTPS3_LENGTH                      equ 0001h
T2CON_OUTPS3_MASK                        equ 0008h
T2CON_CKPS0_POSN                         equ 0004h
T2CON_CKPS0_POSITION                     equ 0004h
T2CON_CKPS0_SIZE                         equ 0001h
T2CON_CKPS0_LENGTH                       equ 0001h
T2CON_CKPS0_MASK                         equ 0010h
T2CON_CKPS1_POSN                         equ 0005h
T2CON_CKPS1_POSITION                     equ 0005h
T2CON_CKPS1_SIZE                         equ 0001h
T2CON_CKPS1_LENGTH                       equ 0001h
T2CON_CKPS1_MASK                         equ 0020h
T2CON_CKPS2_POSN                         equ 0006h
T2CON_CKPS2_POSITION                     equ 0006h
T2CON_CKPS2_SIZE                         equ 0001h
T2CON_CKPS2_LENGTH                       equ 0001h
T2CON_CKPS2_MASK                         equ 0040h
T2CON_TMR2ON_POSN                        equ 0007h
T2CON_TMR2ON_POSITION                    equ 0007h
T2CON_TMR2ON_SIZE                        equ 0001h
T2CON_TMR2ON_LENGTH                      equ 0001h
T2CON_TMR2ON_MASK                        equ 0080h

// Register: T2HLT
#define T2HLT T2HLT
T2HLT                                    equ 0325h
// bitfield definitions
T2HLT_MODE_POSN                          equ 0000h
T2HLT_MODE_POSITION                      equ 0000h
T2HLT_MODE_SIZE                          equ 0005h
T2HLT_MODE_LENGTH                        equ 0005h
T2HLT_MODE_MASK                          equ 001Fh
T2HLT_CKSYNC_POSN                        equ 0005h
T2HLT_CKSYNC_POSITION                    equ 0005h
T2HLT_CKSYNC_SIZE                        equ 0001h
T2HLT_CKSYNC_LENGTH                      equ 0001h
T2HLT_CKSYNC_MASK                        equ 0020h
T2HLT_CKPOL_POSN                         equ 0006h
T2HLT_CKPOL_POSITION                     equ 0006h
T2HLT_CKPOL_SIZE                         equ 0001h
T2HLT_CKPOL_LENGTH                       equ 0001h
T2HLT_CKPOL_MASK                         equ 0040h
T2HLT_PSYNC_POSN                         equ 0007h
T2HLT_PSYNC_POSITION                     equ 0007h
T2HLT_PSYNC_SIZE                         equ 0001h
T2HLT_PSYNC_LENGTH                       equ 0001h
T2HLT_PSYNC_MASK                         equ 0080h
T2HLT_MODE0_POSN                         equ 0000h
T2HLT_MODE0_POSITION                     equ 0000h
T2HLT_MODE0_SIZE                         equ 0001h
T2HLT_MODE0_LENGTH                       equ 0001h
T2HLT_MODE0_MASK                         equ 0001h
T2HLT_MODE1_POSN                         equ 0001h
T2HLT_MODE1_POSITION                     equ 0001h
T2HLT_MODE1_SIZE                         equ 0001h
T2HLT_MODE1_LENGTH                       equ 0001h
T2HLT_MODE1_MASK                         equ 0002h
T2HLT_MODE2_POSN                         equ 0002h
T2HLT_MODE2_POSITION                     equ 0002h
T2HLT_MODE2_SIZE                         equ 0001h
T2HLT_MODE2_LENGTH                       equ 0001h
T2HLT_MODE2_MASK                         equ 0004h
T2HLT_MODE3_POSN                         equ 0003h
T2HLT_MODE3_POSITION                     equ 0003h
T2HLT_MODE3_SIZE                         equ 0001h
T2HLT_MODE3_LENGTH                       equ 0001h
T2HLT_MODE3_MASK                         equ 0008h
T2HLT_MODE4_POSN                         equ 0004h
T2HLT_MODE4_POSITION                     equ 0004h
T2HLT_MODE4_SIZE                         equ 0001h
T2HLT_MODE4_LENGTH                       equ 0001h
T2HLT_MODE4_MASK                         equ 0010h
T2HLT_T2MODE_POSN                        equ 0000h
T2HLT_T2MODE_POSITION                    equ 0000h
T2HLT_T2MODE_SIZE                        equ 0005h
T2HLT_T2MODE_LENGTH                      equ 0005h
T2HLT_T2MODE_MASK                        equ 001Fh
T2HLT_T2CKSYNC_POSN                      equ 0005h
T2HLT_T2CKSYNC_POSITION                  equ 0005h
T2HLT_T2CKSYNC_SIZE                      equ 0001h
T2HLT_T2CKSYNC_LENGTH                    equ 0001h
T2HLT_T2CKSYNC_MASK                      equ 0020h
T2HLT_T2CKPOL_POSN                       equ 0006h
T2HLT_T2CKPOL_POSITION                   equ 0006h
T2HLT_T2CKPOL_SIZE                       equ 0001h
T2HLT_T2CKPOL_LENGTH                     equ 0001h
T2HLT_T2CKPOL_MASK                       equ 0040h
T2HLT_T2PSYNC_POSN                       equ 0007h
T2HLT_T2PSYNC_POSITION                   equ 0007h
T2HLT_T2PSYNC_SIZE                       equ 0001h
T2HLT_T2PSYNC_LENGTH                     equ 0001h
T2HLT_T2PSYNC_MASK                       equ 0080h
T2HLT_T2MODE0_POSN                       equ 0000h
T2HLT_T2MODE0_POSITION                   equ 0000h
T2HLT_T2MODE0_SIZE                       equ 0001h
T2HLT_T2MODE0_LENGTH                     equ 0001h
T2HLT_T2MODE0_MASK                       equ 0001h
T2HLT_T2MODE1_POSN                       equ 0001h
T2HLT_T2MODE1_POSITION                   equ 0001h
T2HLT_T2MODE1_SIZE                       equ 0001h
T2HLT_T2MODE1_LENGTH                     equ 0001h
T2HLT_T2MODE1_MASK                       equ 0002h
T2HLT_T2MODE2_POSN                       equ 0002h
T2HLT_T2MODE2_POSITION                   equ 0002h
T2HLT_T2MODE2_SIZE                       equ 0001h
T2HLT_T2MODE2_LENGTH                     equ 0001h
T2HLT_T2MODE2_MASK                       equ 0004h
T2HLT_T2MODE3_POSN                       equ 0003h
T2HLT_T2MODE3_POSITION                   equ 0003h
T2HLT_T2MODE3_SIZE                       equ 0001h
T2HLT_T2MODE3_LENGTH                     equ 0001h
T2HLT_T2MODE3_MASK                       equ 0008h
T2HLT_T2MODE4_POSN                       equ 0004h
T2HLT_T2MODE4_POSITION                   equ 0004h
T2HLT_T2MODE4_SIZE                       equ 0001h
T2HLT_T2MODE4_LENGTH                     equ 0001h
T2HLT_T2MODE4_MASK                       equ 0010h

// Register: T2CLKCON
#define T2CLKCON T2CLKCON
T2CLKCON                                 equ 0326h
// bitfield definitions
T2CLKCON_CS_POSN                         equ 0000h
T2CLKCON_CS_POSITION                     equ 0000h
T2CLKCON_CS_SIZE                         equ 0008h
T2CLKCON_CS_LENGTH                       equ 0008h
T2CLKCON_CS_MASK                         equ 00FFh
T2CLKCON_CS0_POSN                        equ 0000h
T2CLKCON_CS0_POSITION                    equ 0000h
T2CLKCON_CS0_SIZE                        equ 0001h
T2CLKCON_CS0_LENGTH                      equ 0001h
T2CLKCON_CS0_MASK                        equ 0001h
T2CLKCON_CS1_POSN                        equ 0001h
T2CLKCON_CS1_POSITION                    equ 0001h
T2CLKCON_CS1_SIZE                        equ 0001h
T2CLKCON_CS1_LENGTH                      equ 0001h
T2CLKCON_CS1_MASK                        equ 0002h
T2CLKCON_CS2_POSN                        equ 0002h
T2CLKCON_CS2_POSITION                    equ 0002h
T2CLKCON_CS2_SIZE                        equ 0001h
T2CLKCON_CS2_LENGTH                      equ 0001h
T2CLKCON_CS2_MASK                        equ 0004h
T2CLKCON_CS3_POSN                        equ 0003h
T2CLKCON_CS3_POSITION                    equ 0003h
T2CLKCON_CS3_SIZE                        equ 0001h
T2CLKCON_CS3_LENGTH                      equ 0001h
T2CLKCON_CS3_MASK                        equ 0008h
T2CLKCON_CS4_POSN                        equ 0004h
T2CLKCON_CS4_POSITION                    equ 0004h
T2CLKCON_CS4_SIZE                        equ 0001h
T2CLKCON_CS4_LENGTH                      equ 0001h
T2CLKCON_CS4_MASK                        equ 0010h
T2CLKCON_CS5_POSN                        equ 0005h
T2CLKCON_CS5_POSITION                    equ 0005h
T2CLKCON_CS5_SIZE                        equ 0001h
T2CLKCON_CS5_LENGTH                      equ 0001h
T2CLKCON_CS5_MASK                        equ 0020h
T2CLKCON_T2CS_POSN                       equ 0000h
T2CLKCON_T2CS_POSITION                   equ 0000h
T2CLKCON_T2CS_SIZE                       equ 0008h
T2CLKCON_T2CS_LENGTH                     equ 0008h
T2CLKCON_T2CS_MASK                       equ 00FFh
T2CLKCON_T2CS0_POSN                      equ 0000h
T2CLKCON_T2CS0_POSITION                  equ 0000h
T2CLKCON_T2CS0_SIZE                      equ 0001h
T2CLKCON_T2CS0_LENGTH                    equ 0001h
T2CLKCON_T2CS0_MASK                      equ 0001h
T2CLKCON_T2CS1_POSN                      equ 0001h
T2CLKCON_T2CS1_POSITION                  equ 0001h
T2CLKCON_T2CS1_SIZE                      equ 0001h
T2CLKCON_T2CS1_LENGTH                    equ 0001h
T2CLKCON_T2CS1_MASK                      equ 0002h
T2CLKCON_T2CS2_POSN                      equ 0002h
T2CLKCON_T2CS2_POSITION                  equ 0002h
T2CLKCON_T2CS2_SIZE                      equ 0001h
T2CLKCON_T2CS2_LENGTH                    equ 0001h
T2CLKCON_T2CS2_MASK                      equ 0004h
T2CLKCON_T2CS3_POSN                      equ 0003h
T2CLKCON_T2CS3_POSITION                  equ 0003h
T2CLKCON_T2CS3_SIZE                      equ 0001h
T2CLKCON_T2CS3_LENGTH                    equ 0001h
T2CLKCON_T2CS3_MASK                      equ 0008h
T2CLKCON_T2CS4_POSN                      equ 0004h
T2CLKCON_T2CS4_POSITION                  equ 0004h
T2CLKCON_T2CS4_SIZE                      equ 0001h
T2CLKCON_T2CS4_LENGTH                    equ 0001h
T2CLKCON_T2CS4_MASK                      equ 0010h
T2CLKCON_T2CS5_POSN                      equ 0005h
T2CLKCON_T2CS5_POSITION                  equ 0005h
T2CLKCON_T2CS5_SIZE                      equ 0001h
T2CLKCON_T2CS5_LENGTH                    equ 0001h
T2CLKCON_T2CS5_MASK                      equ 0020h

// Register: T2RST
#define T2RST T2RST
T2RST                                    equ 0327h
// bitfield definitions
T2RST_RSEL_POSN                          equ 0000h
T2RST_RSEL_POSITION                      equ 0000h
T2RST_RSEL_SIZE                          equ 0008h
T2RST_RSEL_LENGTH                        equ 0008h
T2RST_RSEL_MASK                          equ 00FFh
T2RST_RSEL0_POSN                         equ 0000h
T2RST_RSEL0_POSITION                     equ 0000h
T2RST_RSEL0_SIZE                         equ 0001h
T2RST_RSEL0_LENGTH                       equ 0001h
T2RST_RSEL0_MASK                         equ 0001h
T2RST_RSEL1_POSN                         equ 0001h
T2RST_RSEL1_POSITION                     equ 0001h
T2RST_RSEL1_SIZE                         equ 0001h
T2RST_RSEL1_LENGTH                       equ 0001h
T2RST_RSEL1_MASK                         equ 0002h
T2RST_RSEL2_POSN                         equ 0002h
T2RST_RSEL2_POSITION                     equ 0002h
T2RST_RSEL2_SIZE                         equ 0001h
T2RST_RSEL2_LENGTH                       equ 0001h
T2RST_RSEL2_MASK                         equ 0004h
T2RST_RSEL3_POSN                         equ 0003h
T2RST_RSEL3_POSITION                     equ 0003h
T2RST_RSEL3_SIZE                         equ 0001h
T2RST_RSEL3_LENGTH                       equ 0001h
T2RST_RSEL3_MASK                         equ 0008h
T2RST_RSEL4_POSN                         equ 0004h
T2RST_RSEL4_POSITION                     equ 0004h
T2RST_RSEL4_SIZE                         equ 0001h
T2RST_RSEL4_LENGTH                       equ 0001h
T2RST_RSEL4_MASK                         equ 0010h
T2RST_RSEL5_POSN                         equ 0005h
T2RST_RSEL5_POSITION                     equ 0005h
T2RST_RSEL5_SIZE                         equ 0001h
T2RST_RSEL5_LENGTH                       equ 0001h
T2RST_RSEL5_MASK                         equ 0020h
T2RST_RSEL6_POSN                         equ 0006h
T2RST_RSEL6_POSITION                     equ 0006h
T2RST_RSEL6_SIZE                         equ 0001h
T2RST_RSEL6_LENGTH                       equ 0001h
T2RST_RSEL6_MASK                         equ 0040h
T2RST_T2RSEL_POSN                        equ 0000h
T2RST_T2RSEL_POSITION                    equ 0000h
T2RST_T2RSEL_SIZE                        equ 0008h
T2RST_T2RSEL_LENGTH                      equ 0008h
T2RST_T2RSEL_MASK                        equ 00FFh
T2RST_T2RSEL0_POSN                       equ 0000h
T2RST_T2RSEL0_POSITION                   equ 0000h
T2RST_T2RSEL0_SIZE                       equ 0001h
T2RST_T2RSEL0_LENGTH                     equ 0001h
T2RST_T2RSEL0_MASK                       equ 0001h
T2RST_T2RSEL1_POSN                       equ 0001h
T2RST_T2RSEL1_POSITION                   equ 0001h
T2RST_T2RSEL1_SIZE                       equ 0001h
T2RST_T2RSEL1_LENGTH                     equ 0001h
T2RST_T2RSEL1_MASK                       equ 0002h
T2RST_T2RSEL2_POSN                       equ 0002h
T2RST_T2RSEL2_POSITION                   equ 0002h
T2RST_T2RSEL2_SIZE                       equ 0001h
T2RST_T2RSEL2_LENGTH                     equ 0001h
T2RST_T2RSEL2_MASK                       equ 0004h
T2RST_T2RSEL3_POSN                       equ 0003h
T2RST_T2RSEL3_POSITION                   equ 0003h
T2RST_T2RSEL3_SIZE                       equ 0001h
T2RST_T2RSEL3_LENGTH                     equ 0001h
T2RST_T2RSEL3_MASK                       equ 0008h
T2RST_T2RSEL4_POSN                       equ 0004h
T2RST_T2RSEL4_POSITION                   equ 0004h
T2RST_T2RSEL4_SIZE                       equ 0001h
T2RST_T2RSEL4_LENGTH                     equ 0001h
T2RST_T2RSEL4_MASK                       equ 0010h
T2RST_T2RSEL5_POSN                       equ 0005h
T2RST_T2RSEL5_POSITION                   equ 0005h
T2RST_T2RSEL5_SIZE                       equ 0001h
T2RST_T2RSEL5_LENGTH                     equ 0001h
T2RST_T2RSEL5_MASK                       equ 0020h
T2RST_T2RSEL6_POSN                       equ 0006h
T2RST_T2RSEL6_POSITION                   equ 0006h
T2RST_T2RSEL6_SIZE                       equ 0001h
T2RST_T2RSEL6_LENGTH                     equ 0001h
T2RST_T2RSEL6_MASK                       equ 0040h

// Register: TMR3L
#define TMR3L TMR3L
TMR3L                                    equ 0328h
// bitfield definitions
TMR3L_TMR3L_POSN                         equ 0000h
TMR3L_TMR3L_POSITION                     equ 0000h
TMR3L_TMR3L_SIZE                         equ 0008h
TMR3L_TMR3L_LENGTH                       equ 0008h
TMR3L_TMR3L_MASK                         equ 00FFh
TMR3L_TMR3L0_POSN                        equ 0000h
TMR3L_TMR3L0_POSITION                    equ 0000h
TMR3L_TMR3L0_SIZE                        equ 0001h
TMR3L_TMR3L0_LENGTH                      equ 0001h
TMR3L_TMR3L0_MASK                        equ 0001h
TMR3L_TMR3L1_POSN                        equ 0001h
TMR3L_TMR3L1_POSITION                    equ 0001h
TMR3L_TMR3L1_SIZE                        equ 0001h
TMR3L_TMR3L1_LENGTH                      equ 0001h
TMR3L_TMR3L1_MASK                        equ 0002h
TMR3L_TMR3L2_POSN                        equ 0002h
TMR3L_TMR3L2_POSITION                    equ 0002h
TMR3L_TMR3L2_SIZE                        equ 0001h
TMR3L_TMR3L2_LENGTH                      equ 0001h
TMR3L_TMR3L2_MASK                        equ 0004h
TMR3L_TMR3L3_POSN                        equ 0003h
TMR3L_TMR3L3_POSITION                    equ 0003h
TMR3L_TMR3L3_SIZE                        equ 0001h
TMR3L_TMR3L3_LENGTH                      equ 0001h
TMR3L_TMR3L3_MASK                        equ 0008h
TMR3L_TMR3L4_POSN                        equ 0004h
TMR3L_TMR3L4_POSITION                    equ 0004h
TMR3L_TMR3L4_SIZE                        equ 0001h
TMR3L_TMR3L4_LENGTH                      equ 0001h
TMR3L_TMR3L4_MASK                        equ 0010h
TMR3L_TMR3L5_POSN                        equ 0005h
TMR3L_TMR3L5_POSITION                    equ 0005h
TMR3L_TMR3L5_SIZE                        equ 0001h
TMR3L_TMR3L5_LENGTH                      equ 0001h
TMR3L_TMR3L5_MASK                        equ 0020h
TMR3L_TMR3L6_POSN                        equ 0006h
TMR3L_TMR3L6_POSITION                    equ 0006h
TMR3L_TMR3L6_SIZE                        equ 0001h
TMR3L_TMR3L6_LENGTH                      equ 0001h
TMR3L_TMR3L6_MASK                        equ 0040h
TMR3L_TMR3L7_POSN                        equ 0007h
TMR3L_TMR3L7_POSITION                    equ 0007h
TMR3L_TMR3L7_SIZE                        equ 0001h
TMR3L_TMR3L7_LENGTH                      equ 0001h
TMR3L_TMR3L7_MASK                        equ 0080h

// Register: TMR3H
#define TMR3H TMR3H
TMR3H                                    equ 0329h
// bitfield definitions
TMR3H_TMR3H_POSN                         equ 0000h
TMR3H_TMR3H_POSITION                     equ 0000h
TMR3H_TMR3H_SIZE                         equ 0008h
TMR3H_TMR3H_LENGTH                       equ 0008h
TMR3H_TMR3H_MASK                         equ 00FFh
TMR3H_TMR3H0_POSN                        equ 0000h
TMR3H_TMR3H0_POSITION                    equ 0000h
TMR3H_TMR3H0_SIZE                        equ 0001h
TMR3H_TMR3H0_LENGTH                      equ 0001h
TMR3H_TMR3H0_MASK                        equ 0001h
TMR3H_TMR3H1_POSN                        equ 0001h
TMR3H_TMR3H1_POSITION                    equ 0001h
TMR3H_TMR3H1_SIZE                        equ 0001h
TMR3H_TMR3H1_LENGTH                      equ 0001h
TMR3H_TMR3H1_MASK                        equ 0002h
TMR3H_TMR3H2_POSN                        equ 0002h
TMR3H_TMR3H2_POSITION                    equ 0002h
TMR3H_TMR3H2_SIZE                        equ 0001h
TMR3H_TMR3H2_LENGTH                      equ 0001h
TMR3H_TMR3H2_MASK                        equ 0004h
TMR3H_TMR3H3_POSN                        equ 0003h
TMR3H_TMR3H3_POSITION                    equ 0003h
TMR3H_TMR3H3_SIZE                        equ 0001h
TMR3H_TMR3H3_LENGTH                      equ 0001h
TMR3H_TMR3H3_MASK                        equ 0008h
TMR3H_TMR3H4_POSN                        equ 0004h
TMR3H_TMR3H4_POSITION                    equ 0004h
TMR3H_TMR3H4_SIZE                        equ 0001h
TMR3H_TMR3H4_LENGTH                      equ 0001h
TMR3H_TMR3H4_MASK                        equ 0010h
TMR3H_TMR3H5_POSN                        equ 0005h
TMR3H_TMR3H5_POSITION                    equ 0005h
TMR3H_TMR3H5_SIZE                        equ 0001h
TMR3H_TMR3H5_LENGTH                      equ 0001h
TMR3H_TMR3H5_MASK                        equ 0020h
TMR3H_TMR3H6_POSN                        equ 0006h
TMR3H_TMR3H6_POSITION                    equ 0006h
TMR3H_TMR3H6_SIZE                        equ 0001h
TMR3H_TMR3H6_LENGTH                      equ 0001h
TMR3H_TMR3H6_MASK                        equ 0040h
TMR3H_TMR3H7_POSN                        equ 0007h
TMR3H_TMR3H7_POSITION                    equ 0007h
TMR3H_TMR3H7_SIZE                        equ 0001h
TMR3H_TMR3H7_LENGTH                      equ 0001h
TMR3H_TMR3H7_MASK                        equ 0080h

// Register: T3CON
#define T3CON T3CON
T3CON                                    equ 032Ah
// bitfield definitions
T3CON_ON_POSN                            equ 0000h
T3CON_ON_POSITION                        equ 0000h
T3CON_ON_SIZE                            equ 0001h
T3CON_ON_LENGTH                          equ 0001h
T3CON_ON_MASK                            equ 0001h
T3CON_RD16_POSN                          equ 0001h
T3CON_RD16_POSITION                      equ 0001h
T3CON_RD16_SIZE                          equ 0001h
T3CON_RD16_LENGTH                        equ 0001h
T3CON_RD16_MASK                          equ 0002h
T3CON_NOT_SYNC_POSN                      equ 0002h
T3CON_NOT_SYNC_POSITION                  equ 0002h
T3CON_NOT_SYNC_SIZE                      equ 0001h
T3CON_NOT_SYNC_LENGTH                    equ 0001h
T3CON_NOT_SYNC_MASK                      equ 0004h
T3CON_CKPS_POSN                          equ 0004h
T3CON_CKPS_POSITION                      equ 0004h
T3CON_CKPS_SIZE                          equ 0002h
T3CON_CKPS_LENGTH                        equ 0002h
T3CON_CKPS_MASK                          equ 0030h
T3CON_TMR3ON_POSN                        equ 0000h
T3CON_TMR3ON_POSITION                    equ 0000h
T3CON_TMR3ON_SIZE                        equ 0001h
T3CON_TMR3ON_LENGTH                      equ 0001h
T3CON_TMR3ON_MASK                        equ 0001h
T3CON_T3RD16_POSN                        equ 0001h
T3CON_T3RD16_POSITION                    equ 0001h
T3CON_T3RD16_SIZE                        equ 0001h
T3CON_T3RD16_LENGTH                      equ 0001h
T3CON_T3RD16_MASK                        equ 0002h
T3CON_NOT_T3SYNC_POSN                    equ 0002h
T3CON_NOT_T3SYNC_POSITION                equ 0002h
T3CON_NOT_T3SYNC_SIZE                    equ 0001h
T3CON_NOT_T3SYNC_LENGTH                  equ 0001h
T3CON_NOT_T3SYNC_MASK                    equ 0004h
T3CON_T3CKPS0_POSN                       equ 0004h
T3CON_T3CKPS0_POSITION                   equ 0004h
T3CON_T3CKPS0_SIZE                       equ 0001h
T3CON_T3CKPS0_LENGTH                     equ 0001h
T3CON_T3CKPS0_MASK                       equ 0010h
T3CON_T3CKPS1_POSN                       equ 0005h
T3CON_T3CKPS1_POSITION                   equ 0005h
T3CON_T3CKPS1_SIZE                       equ 0001h
T3CON_T3CKPS1_LENGTH                     equ 0001h
T3CON_T3CKPS1_MASK                       equ 0020h
T3CON_CKPS0_POSN                         equ 0004h
T3CON_CKPS0_POSITION                     equ 0004h
T3CON_CKPS0_SIZE                         equ 0001h
T3CON_CKPS0_LENGTH                       equ 0001h
T3CON_CKPS0_MASK                         equ 0010h
T3CON_CKPS1_POSN                         equ 0005h
T3CON_CKPS1_POSITION                     equ 0005h
T3CON_CKPS1_SIZE                         equ 0001h
T3CON_CKPS1_LENGTH                       equ 0001h
T3CON_CKPS1_MASK                         equ 0020h
T3CON_RD163_POSN                         equ 0001h
T3CON_RD163_POSITION                     equ 0001h
T3CON_RD163_SIZE                         equ 0001h
T3CON_RD163_LENGTH                       equ 0001h
T3CON_RD163_MASK                         equ 0002h

// Register: T3GCON
#define T3GCON T3GCON
T3GCON                                   equ 032Bh
// bitfield definitions
T3GCON_GVAL_POSN                         equ 0002h
T3GCON_GVAL_POSITION                     equ 0002h
T3GCON_GVAL_SIZE                         equ 0001h
T3GCON_GVAL_LENGTH                       equ 0001h
T3GCON_GVAL_MASK                         equ 0004h
T3GCON_GGO_POSN                          equ 0003h
T3GCON_GGO_POSITION                      equ 0003h
T3GCON_GGO_SIZE                          equ 0001h
T3GCON_GGO_LENGTH                        equ 0001h
T3GCON_GGO_MASK                          equ 0008h
T3GCON_GSPM_POSN                         equ 0004h
T3GCON_GSPM_POSITION                     equ 0004h
T3GCON_GSPM_SIZE                         equ 0001h
T3GCON_GSPM_LENGTH                       equ 0001h
T3GCON_GSPM_MASK                         equ 0010h
T3GCON_GTM_POSN                          equ 0005h
T3GCON_GTM_POSITION                      equ 0005h
T3GCON_GTM_SIZE                          equ 0001h
T3GCON_GTM_LENGTH                        equ 0001h
T3GCON_GTM_MASK                          equ 0020h
T3GCON_GPOL_POSN                         equ 0006h
T3GCON_GPOL_POSITION                     equ 0006h
T3GCON_GPOL_SIZE                         equ 0001h
T3GCON_GPOL_LENGTH                       equ 0001h
T3GCON_GPOL_MASK                         equ 0040h
T3GCON_GE_POSN                           equ 0007h
T3GCON_GE_POSITION                       equ 0007h
T3GCON_GE_SIZE                           equ 0001h
T3GCON_GE_LENGTH                         equ 0001h
T3GCON_GE_MASK                           equ 0080h
T3GCON_T3GVAL_POSN                       equ 0002h
T3GCON_T3GVAL_POSITION                   equ 0002h
T3GCON_T3GVAL_SIZE                       equ 0001h
T3GCON_T3GVAL_LENGTH                     equ 0001h
T3GCON_T3GVAL_MASK                       equ 0004h
T3GCON_T3GGO_POSN                        equ 0003h
T3GCON_T3GGO_POSITION                    equ 0003h
T3GCON_T3GGO_SIZE                        equ 0001h
T3GCON_T3GGO_LENGTH                      equ 0001h
T3GCON_T3GGO_MASK                        equ 0008h
T3GCON_T3GSPM_POSN                       equ 0004h
T3GCON_T3GSPM_POSITION                   equ 0004h
T3GCON_T3GSPM_SIZE                       equ 0001h
T3GCON_T3GSPM_LENGTH                     equ 0001h
T3GCON_T3GSPM_MASK                       equ 0010h
T3GCON_T3GTM_POSN                        equ 0005h
T3GCON_T3GTM_POSITION                    equ 0005h
T3GCON_T3GTM_SIZE                        equ 0001h
T3GCON_T3GTM_LENGTH                      equ 0001h
T3GCON_T3GTM_MASK                        equ 0020h
T3GCON_T3GPOL_POSN                       equ 0006h
T3GCON_T3GPOL_POSITION                   equ 0006h
T3GCON_T3GPOL_SIZE                       equ 0001h
T3GCON_T3GPOL_LENGTH                     equ 0001h
T3GCON_T3GPOL_MASK                       equ 0040h
T3GCON_T3GE_POSN                         equ 0007h
T3GCON_T3GE_POSITION                     equ 0007h
T3GCON_T3GE_SIZE                         equ 0001h
T3GCON_T3GE_LENGTH                       equ 0001h
T3GCON_T3GE_MASK                         equ 0080h
T3GCON_NOT_DONE_POSN                     equ 0003h
T3GCON_NOT_DONE_POSITION                 equ 0003h
T3GCON_NOT_DONE_SIZE                     equ 0001h
T3GCON_NOT_DONE_LENGTH                   equ 0001h
T3GCON_NOT_DONE_MASK                     equ 0008h
T3GCON_NOT_T3DONE_POSN                   equ 0003h
T3GCON_NOT_T3DONE_POSITION               equ 0003h
T3GCON_NOT_T3DONE_SIZE                   equ 0001h
T3GCON_NOT_T3DONE_LENGTH                 equ 0001h
T3GCON_NOT_T3DONE_MASK                   equ 0008h

// Register: T3GATE
#define T3GATE T3GATE
T3GATE                                   equ 032Ch
// bitfield definitions
T3GATE_GSS_POSN                          equ 0000h
T3GATE_GSS_POSITION                      equ 0000h
T3GATE_GSS_SIZE                          equ 0008h
T3GATE_GSS_LENGTH                        equ 0008h
T3GATE_GSS_MASK                          equ 00FFh
T3GATE_GSS0_POSN                         equ 0000h
T3GATE_GSS0_POSITION                     equ 0000h
T3GATE_GSS0_SIZE                         equ 0001h
T3GATE_GSS0_LENGTH                       equ 0001h
T3GATE_GSS0_MASK                         equ 0001h
T3GATE_GSS1_POSN                         equ 0001h
T3GATE_GSS1_POSITION                     equ 0001h
T3GATE_GSS1_SIZE                         equ 0001h
T3GATE_GSS1_LENGTH                       equ 0001h
T3GATE_GSS1_MASK                         equ 0002h
T3GATE_GSS2_POSN                         equ 0002h
T3GATE_GSS2_POSITION                     equ 0002h
T3GATE_GSS2_SIZE                         equ 0001h
T3GATE_GSS2_LENGTH                       equ 0001h
T3GATE_GSS2_MASK                         equ 0004h
T3GATE_GSS3_POSN                         equ 0003h
T3GATE_GSS3_POSITION                     equ 0003h
T3GATE_GSS3_SIZE                         equ 0001h
T3GATE_GSS3_LENGTH                       equ 0001h
T3GATE_GSS3_MASK                         equ 0008h
T3GATE_GSS4_POSN                         equ 0004h
T3GATE_GSS4_POSITION                     equ 0004h
T3GATE_GSS4_SIZE                         equ 0001h
T3GATE_GSS4_LENGTH                       equ 0001h
T3GATE_GSS4_MASK                         equ 0010h
T3GATE_GSS5_POSN                         equ 0005h
T3GATE_GSS5_POSITION                     equ 0005h
T3GATE_GSS5_SIZE                         equ 0001h
T3GATE_GSS5_LENGTH                       equ 0001h
T3GATE_GSS5_MASK                         equ 0020h
T3GATE_T3GSS0_POSN                       equ 0000h
T3GATE_T3GSS0_POSITION                   equ 0000h
T3GATE_T3GSS0_SIZE                       equ 0001h
T3GATE_T3GSS0_LENGTH                     equ 0001h
T3GATE_T3GSS0_MASK                       equ 0001h
T3GATE_T3GSS1_POSN                       equ 0001h
T3GATE_T3GSS1_POSITION                   equ 0001h
T3GATE_T3GSS1_SIZE                       equ 0001h
T3GATE_T3GSS1_LENGTH                     equ 0001h
T3GATE_T3GSS1_MASK                       equ 0002h
T3GATE_T3GSS2_POSN                       equ 0002h
T3GATE_T3GSS2_POSITION                   equ 0002h
T3GATE_T3GSS2_SIZE                       equ 0001h
T3GATE_T3GSS2_LENGTH                     equ 0001h
T3GATE_T3GSS2_MASK                       equ 0004h
T3GATE_T3GSS3_POSN                       equ 0003h
T3GATE_T3GSS3_POSITION                   equ 0003h
T3GATE_T3GSS3_SIZE                       equ 0001h
T3GATE_T3GSS3_LENGTH                     equ 0001h
T3GATE_T3GSS3_MASK                       equ 0008h
T3GATE_T3GSS4_POSN                       equ 0004h
T3GATE_T3GSS4_POSITION                   equ 0004h
T3GATE_T3GSS4_SIZE                       equ 0001h
T3GATE_T3GSS4_LENGTH                     equ 0001h
T3GATE_T3GSS4_MASK                       equ 0010h
T3GATE_T3GSS5_POSN                       equ 0005h
T3GATE_T3GSS5_POSITION                   equ 0005h
T3GATE_T3GSS5_SIZE                       equ 0001h
T3GATE_T3GSS5_LENGTH                     equ 0001h
T3GATE_T3GSS5_MASK                       equ 0020h

// Register: T3CLK
#define T3CLK T3CLK
T3CLK                                    equ 032Dh
// bitfield definitions
T3CLK_CS_POSN                            equ 0000h
T3CLK_CS_POSITION                        equ 0000h
T3CLK_CS_SIZE                            equ 0008h
T3CLK_CS_LENGTH                          equ 0008h
T3CLK_CS_MASK                            equ 00FFh
T3CLK_T3CS0_POSN                         equ 0000h
T3CLK_T3CS0_POSITION                     equ 0000h
T3CLK_T3CS0_SIZE                         equ 0001h
T3CLK_T3CS0_LENGTH                       equ 0001h
T3CLK_T3CS0_MASK                         equ 0001h
T3CLK_T3CS1_POSN                         equ 0001h
T3CLK_T3CS1_POSITION                     equ 0001h
T3CLK_T3CS1_SIZE                         equ 0001h
T3CLK_T3CS1_LENGTH                       equ 0001h
T3CLK_T3CS1_MASK                         equ 0002h
T3CLK_T3CS2_POSN                         equ 0002h
T3CLK_T3CS2_POSITION                     equ 0002h
T3CLK_T3CS2_SIZE                         equ 0001h
T3CLK_T3CS2_LENGTH                       equ 0001h
T3CLK_T3CS2_MASK                         equ 0004h
T3CLK_T3CS3_POSN                         equ 0003h
T3CLK_T3CS3_POSITION                     equ 0003h
T3CLK_T3CS3_SIZE                         equ 0001h
T3CLK_T3CS3_LENGTH                       equ 0001h
T3CLK_T3CS3_MASK                         equ 0008h
T3CLK_T3CS4_POSN                         equ 0004h
T3CLK_T3CS4_POSITION                     equ 0004h
T3CLK_T3CS4_SIZE                         equ 0001h
T3CLK_T3CS4_LENGTH                       equ 0001h
T3CLK_T3CS4_MASK                         equ 0010h
T3CLK_CS0_POSN                           equ 0000h
T3CLK_CS0_POSITION                       equ 0000h
T3CLK_CS0_SIZE                           equ 0001h
T3CLK_CS0_LENGTH                         equ 0001h
T3CLK_CS0_MASK                           equ 0001h
T3CLK_CS1_POSN                           equ 0001h
T3CLK_CS1_POSITION                       equ 0001h
T3CLK_CS1_SIZE                           equ 0001h
T3CLK_CS1_LENGTH                         equ 0001h
T3CLK_CS1_MASK                           equ 0002h
T3CLK_CS2_POSN                           equ 0002h
T3CLK_CS2_POSITION                       equ 0002h
T3CLK_CS2_SIZE                           equ 0001h
T3CLK_CS2_LENGTH                         equ 0001h
T3CLK_CS2_MASK                           equ 0004h
T3CLK_CS3_POSN                           equ 0003h
T3CLK_CS3_POSITION                       equ 0003h
T3CLK_CS3_SIZE                           equ 0001h
T3CLK_CS3_LENGTH                         equ 0001h
T3CLK_CS3_MASK                           equ 0008h
T3CLK_CS4_POSN                           equ 0004h
T3CLK_CS4_POSITION                       equ 0004h
T3CLK_CS4_SIZE                           equ 0001h
T3CLK_CS4_LENGTH                         equ 0001h
T3CLK_CS4_MASK                           equ 0010h

// Register: T4TMR
#define T4TMR T4TMR
T4TMR                                    equ 032Eh
// bitfield definitions
T4TMR_TMR4_POSN                          equ 0000h
T4TMR_TMR4_POSITION                      equ 0000h
T4TMR_TMR4_SIZE                          equ 0008h
T4TMR_TMR4_LENGTH                        equ 0008h
T4TMR_TMR4_MASK                          equ 00FFh

// Register: T4PR
#define T4PR T4PR
T4PR                                     equ 032Fh
// bitfield definitions
T4PR_PR4_POSN                            equ 0000h
T4PR_PR4_POSITION                        equ 0000h
T4PR_PR4_SIZE                            equ 0008h
T4PR_PR4_LENGTH                          equ 0008h
T4PR_PR4_MASK                            equ 00FFh

// Register: T4CON
#define T4CON T4CON
T4CON                                    equ 0330h
// bitfield definitions
T4CON_OUTPS_POSN                         equ 0000h
T4CON_OUTPS_POSITION                     equ 0000h
T4CON_OUTPS_SIZE                         equ 0004h
T4CON_OUTPS_LENGTH                       equ 0004h
T4CON_OUTPS_MASK                         equ 000Fh
T4CON_CKPS_POSN                          equ 0004h
T4CON_CKPS_POSITION                      equ 0004h
T4CON_CKPS_SIZE                          equ 0003h
T4CON_CKPS_LENGTH                        equ 0003h
T4CON_CKPS_MASK                          equ 0070h
T4CON_ON_POSN                            equ 0007h
T4CON_ON_POSITION                        equ 0007h
T4CON_ON_SIZE                            equ 0001h
T4CON_ON_LENGTH                          equ 0001h
T4CON_ON_MASK                            equ 0080h
T4CON_T4OUTPS_POSN                       equ 0000h
T4CON_T4OUTPS_POSITION                   equ 0000h
T4CON_T4OUTPS_SIZE                       equ 0004h
T4CON_T4OUTPS_LENGTH                     equ 0004h
T4CON_T4OUTPS_MASK                       equ 000Fh
T4CON_T4CKPS_POSN                        equ 0004h
T4CON_T4CKPS_POSITION                    equ 0004h
T4CON_T4CKPS_SIZE                        equ 0003h
T4CON_T4CKPS_LENGTH                      equ 0003h
T4CON_T4CKPS_MASK                        equ 0070h
T4CON_T4ON_POSN                          equ 0007h
T4CON_T4ON_POSITION                      equ 0007h
T4CON_T4ON_SIZE                          equ 0001h
T4CON_T4ON_LENGTH                        equ 0001h
T4CON_T4ON_MASK                          equ 0080h
T4CON_T4OUTPS0_POSN                      equ 0000h
T4CON_T4OUTPS0_POSITION                  equ 0000h
T4CON_T4OUTPS0_SIZE                      equ 0001h
T4CON_T4OUTPS0_LENGTH                    equ 0001h
T4CON_T4OUTPS0_MASK                      equ 0001h
T4CON_T4OUTPS1_POSN                      equ 0001h
T4CON_T4OUTPS1_POSITION                  equ 0001h
T4CON_T4OUTPS1_SIZE                      equ 0001h
T4CON_T4OUTPS1_LENGTH                    equ 0001h
T4CON_T4OUTPS1_MASK                      equ 0002h
T4CON_T4OUTPS2_POSN                      equ 0002h
T4CON_T4OUTPS2_POSITION                  equ 0002h
T4CON_T4OUTPS2_SIZE                      equ 0001h
T4CON_T4OUTPS2_LENGTH                    equ 0001h
T4CON_T4OUTPS2_MASK                      equ 0004h
T4CON_T4OUTPS3_POSN                      equ 0003h
T4CON_T4OUTPS3_POSITION                  equ 0003h
T4CON_T4OUTPS3_SIZE                      equ 0001h
T4CON_T4OUTPS3_LENGTH                    equ 0001h
T4CON_T4OUTPS3_MASK                      equ 0008h
T4CON_T4CKPS0_POSN                       equ 0004h
T4CON_T4CKPS0_POSITION                   equ 0004h
T4CON_T4CKPS0_SIZE                       equ 0001h
T4CON_T4CKPS0_LENGTH                     equ 0001h
T4CON_T4CKPS0_MASK                       equ 0010h
T4CON_T4CKPS1_POSN                       equ 0005h
T4CON_T4CKPS1_POSITION                   equ 0005h
T4CON_T4CKPS1_SIZE                       equ 0001h
T4CON_T4CKPS1_LENGTH                     equ 0001h
T4CON_T4CKPS1_MASK                       equ 0020h
T4CON_T4CKPS2_POSN                       equ 0006h
T4CON_T4CKPS2_POSITION                   equ 0006h
T4CON_T4CKPS2_SIZE                       equ 0001h
T4CON_T4CKPS2_LENGTH                     equ 0001h
T4CON_T4CKPS2_MASK                       equ 0040h
T4CON_OUTPS0_POSN                        equ 0000h
T4CON_OUTPS0_POSITION                    equ 0000h
T4CON_OUTPS0_SIZE                        equ 0001h
T4CON_OUTPS0_LENGTH                      equ 0001h
T4CON_OUTPS0_MASK                        equ 0001h
T4CON_OUTPS1_POSN                        equ 0001h
T4CON_OUTPS1_POSITION                    equ 0001h
T4CON_OUTPS1_SIZE                        equ 0001h
T4CON_OUTPS1_LENGTH                      equ 0001h
T4CON_OUTPS1_MASK                        equ 0002h
T4CON_OUTPS2_POSN                        equ 0002h
T4CON_OUTPS2_POSITION                    equ 0002h
T4CON_OUTPS2_SIZE                        equ 0001h
T4CON_OUTPS2_LENGTH                      equ 0001h
T4CON_OUTPS2_MASK                        equ 0004h
T4CON_OUTPS3_POSN                        equ 0003h
T4CON_OUTPS3_POSITION                    equ 0003h
T4CON_OUTPS3_SIZE                        equ 0001h
T4CON_OUTPS3_LENGTH                      equ 0001h
T4CON_OUTPS3_MASK                        equ 0008h
T4CON_CKPS0_POSN                         equ 0004h
T4CON_CKPS0_POSITION                     equ 0004h
T4CON_CKPS0_SIZE                         equ 0001h
T4CON_CKPS0_LENGTH                       equ 0001h
T4CON_CKPS0_MASK                         equ 0010h
T4CON_CKPS1_POSN                         equ 0005h
T4CON_CKPS1_POSITION                     equ 0005h
T4CON_CKPS1_SIZE                         equ 0001h
T4CON_CKPS1_LENGTH                       equ 0001h
T4CON_CKPS1_MASK                         equ 0020h
T4CON_CKPS2_POSN                         equ 0006h
T4CON_CKPS2_POSITION                     equ 0006h
T4CON_CKPS2_SIZE                         equ 0001h
T4CON_CKPS2_LENGTH                       equ 0001h
T4CON_CKPS2_MASK                         equ 0040h
T4CON_TMR4ON_POSN                        equ 0007h
T4CON_TMR4ON_POSITION                    equ 0007h
T4CON_TMR4ON_SIZE                        equ 0001h
T4CON_TMR4ON_LENGTH                      equ 0001h
T4CON_TMR4ON_MASK                        equ 0080h

// Register: T4HLT
#define T4HLT T4HLT
T4HLT                                    equ 0331h
// bitfield definitions
T4HLT_MODE_POSN                          equ 0000h
T4HLT_MODE_POSITION                      equ 0000h
T4HLT_MODE_SIZE                          equ 0005h
T4HLT_MODE_LENGTH                        equ 0005h
T4HLT_MODE_MASK                          equ 001Fh
T4HLT_CKSYNC_POSN                        equ 0005h
T4HLT_CKSYNC_POSITION                    equ 0005h
T4HLT_CKSYNC_SIZE                        equ 0001h
T4HLT_CKSYNC_LENGTH                      equ 0001h
T4HLT_CKSYNC_MASK                        equ 0020h
T4HLT_CKPOL_POSN                         equ 0006h
T4HLT_CKPOL_POSITION                     equ 0006h
T4HLT_CKPOL_SIZE                         equ 0001h
T4HLT_CKPOL_LENGTH                       equ 0001h
T4HLT_CKPOL_MASK                         equ 0040h
T4HLT_PSYNC_POSN                         equ 0007h
T4HLT_PSYNC_POSITION                     equ 0007h
T4HLT_PSYNC_SIZE                         equ 0001h
T4HLT_PSYNC_LENGTH                       equ 0001h
T4HLT_PSYNC_MASK                         equ 0080h
T4HLT_MODE0_POSN                         equ 0000h
T4HLT_MODE0_POSITION                     equ 0000h
T4HLT_MODE0_SIZE                         equ 0001h
T4HLT_MODE0_LENGTH                       equ 0001h
T4HLT_MODE0_MASK                         equ 0001h
T4HLT_MODE1_POSN                         equ 0001h
T4HLT_MODE1_POSITION                     equ 0001h
T4HLT_MODE1_SIZE                         equ 0001h
T4HLT_MODE1_LENGTH                       equ 0001h
T4HLT_MODE1_MASK                         equ 0002h
T4HLT_MODE2_POSN                         equ 0002h
T4HLT_MODE2_POSITION                     equ 0002h
T4HLT_MODE2_SIZE                         equ 0001h
T4HLT_MODE2_LENGTH                       equ 0001h
T4HLT_MODE2_MASK                         equ 0004h
T4HLT_MODE3_POSN                         equ 0003h
T4HLT_MODE3_POSITION                     equ 0003h
T4HLT_MODE3_SIZE                         equ 0001h
T4HLT_MODE3_LENGTH                       equ 0001h
T4HLT_MODE3_MASK                         equ 0008h
T4HLT_MODE4_POSN                         equ 0004h
T4HLT_MODE4_POSITION                     equ 0004h
T4HLT_MODE4_SIZE                         equ 0001h
T4HLT_MODE4_LENGTH                       equ 0001h
T4HLT_MODE4_MASK                         equ 0010h
T4HLT_T4MODE_POSN                        equ 0000h
T4HLT_T4MODE_POSITION                    equ 0000h
T4HLT_T4MODE_SIZE                        equ 0005h
T4HLT_T4MODE_LENGTH                      equ 0005h
T4HLT_T4MODE_MASK                        equ 001Fh
T4HLT_T4CKSYNC_POSN                      equ 0005h
T4HLT_T4CKSYNC_POSITION                  equ 0005h
T4HLT_T4CKSYNC_SIZE                      equ 0001h
T4HLT_T4CKSYNC_LENGTH                    equ 0001h
T4HLT_T4CKSYNC_MASK                      equ 0020h
T4HLT_T4CKPOL_POSN                       equ 0006h
T4HLT_T4CKPOL_POSITION                   equ 0006h
T4HLT_T4CKPOL_SIZE                       equ 0001h
T4HLT_T4CKPOL_LENGTH                     equ 0001h
T4HLT_T4CKPOL_MASK                       equ 0040h
T4HLT_T4PSYNC_POSN                       equ 0007h
T4HLT_T4PSYNC_POSITION                   equ 0007h
T4HLT_T4PSYNC_SIZE                       equ 0001h
T4HLT_T4PSYNC_LENGTH                     equ 0001h
T4HLT_T4PSYNC_MASK                       equ 0080h
T4HLT_T4MODE0_POSN                       equ 0000h
T4HLT_T4MODE0_POSITION                   equ 0000h
T4HLT_T4MODE0_SIZE                       equ 0001h
T4HLT_T4MODE0_LENGTH                     equ 0001h
T4HLT_T4MODE0_MASK                       equ 0001h
T4HLT_T4MODE1_POSN                       equ 0001h
T4HLT_T4MODE1_POSITION                   equ 0001h
T4HLT_T4MODE1_SIZE                       equ 0001h
T4HLT_T4MODE1_LENGTH                     equ 0001h
T4HLT_T4MODE1_MASK                       equ 0002h
T4HLT_T4MODE2_POSN                       equ 0002h
T4HLT_T4MODE2_POSITION                   equ 0002h
T4HLT_T4MODE2_SIZE                       equ 0001h
T4HLT_T4MODE2_LENGTH                     equ 0001h
T4HLT_T4MODE2_MASK                       equ 0004h
T4HLT_T4MODE3_POSN                       equ 0003h
T4HLT_T4MODE3_POSITION                   equ 0003h
T4HLT_T4MODE3_SIZE                       equ 0001h
T4HLT_T4MODE3_LENGTH                     equ 0001h
T4HLT_T4MODE3_MASK                       equ 0008h
T4HLT_T4MODE4_POSN                       equ 0004h
T4HLT_T4MODE4_POSITION                   equ 0004h
T4HLT_T4MODE4_SIZE                       equ 0001h
T4HLT_T4MODE4_LENGTH                     equ 0001h
T4HLT_T4MODE4_MASK                       equ 0010h

// Register: T4CLKCON
#define T4CLKCON T4CLKCON
T4CLKCON                                 equ 0332h
// bitfield definitions
T4CLKCON_CS_POSN                         equ 0000h
T4CLKCON_CS_POSITION                     equ 0000h
T4CLKCON_CS_SIZE                         equ 0008h
T4CLKCON_CS_LENGTH                       equ 0008h
T4CLKCON_CS_MASK                         equ 00FFh
T4CLKCON_CS0_POSN                        equ 0000h
T4CLKCON_CS0_POSITION                    equ 0000h
T4CLKCON_CS0_SIZE                        equ 0001h
T4CLKCON_CS0_LENGTH                      equ 0001h
T4CLKCON_CS0_MASK                        equ 0001h
T4CLKCON_CS1_POSN                        equ 0001h
T4CLKCON_CS1_POSITION                    equ 0001h
T4CLKCON_CS1_SIZE                        equ 0001h
T4CLKCON_CS1_LENGTH                      equ 0001h
T4CLKCON_CS1_MASK                        equ 0002h
T4CLKCON_CS2_POSN                        equ 0002h
T4CLKCON_CS2_POSITION                    equ 0002h
T4CLKCON_CS2_SIZE                        equ 0001h
T4CLKCON_CS2_LENGTH                      equ 0001h
T4CLKCON_CS2_MASK                        equ 0004h
T4CLKCON_CS3_POSN                        equ 0003h
T4CLKCON_CS3_POSITION                    equ 0003h
T4CLKCON_CS3_SIZE                        equ 0001h
T4CLKCON_CS3_LENGTH                      equ 0001h
T4CLKCON_CS3_MASK                        equ 0008h
T4CLKCON_CS4_POSN                        equ 0004h
T4CLKCON_CS4_POSITION                    equ 0004h
T4CLKCON_CS4_SIZE                        equ 0001h
T4CLKCON_CS4_LENGTH                      equ 0001h
T4CLKCON_CS4_MASK                        equ 0010h
T4CLKCON_CS5_POSN                        equ 0005h
T4CLKCON_CS5_POSITION                    equ 0005h
T4CLKCON_CS5_SIZE                        equ 0001h
T4CLKCON_CS5_LENGTH                      equ 0001h
T4CLKCON_CS5_MASK                        equ 0020h
T4CLKCON_T4CS_POSN                       equ 0000h
T4CLKCON_T4CS_POSITION                   equ 0000h
T4CLKCON_T4CS_SIZE                       equ 0008h
T4CLKCON_T4CS_LENGTH                     equ 0008h
T4CLKCON_T4CS_MASK                       equ 00FFh
T4CLKCON_T4CS0_POSN                      equ 0000h
T4CLKCON_T4CS0_POSITION                  equ 0000h
T4CLKCON_T4CS0_SIZE                      equ 0001h
T4CLKCON_T4CS0_LENGTH                    equ 0001h
T4CLKCON_T4CS0_MASK                      equ 0001h
T4CLKCON_T4CS1_POSN                      equ 0001h
T4CLKCON_T4CS1_POSITION                  equ 0001h
T4CLKCON_T4CS1_SIZE                      equ 0001h
T4CLKCON_T4CS1_LENGTH                    equ 0001h
T4CLKCON_T4CS1_MASK                      equ 0002h
T4CLKCON_T4CS2_POSN                      equ 0002h
T4CLKCON_T4CS2_POSITION                  equ 0002h
T4CLKCON_T4CS2_SIZE                      equ 0001h
T4CLKCON_T4CS2_LENGTH                    equ 0001h
T4CLKCON_T4CS2_MASK                      equ 0004h
T4CLKCON_T4CS3_POSN                      equ 0003h
T4CLKCON_T4CS3_POSITION                  equ 0003h
T4CLKCON_T4CS3_SIZE                      equ 0001h
T4CLKCON_T4CS3_LENGTH                    equ 0001h
T4CLKCON_T4CS3_MASK                      equ 0008h
T4CLKCON_T4CS4_POSN                      equ 0004h
T4CLKCON_T4CS4_POSITION                  equ 0004h
T4CLKCON_T4CS4_SIZE                      equ 0001h
T4CLKCON_T4CS4_LENGTH                    equ 0001h
T4CLKCON_T4CS4_MASK                      equ 0010h
T4CLKCON_T4CS5_POSN                      equ 0005h
T4CLKCON_T4CS5_POSITION                  equ 0005h
T4CLKCON_T4CS5_SIZE                      equ 0001h
T4CLKCON_T4CS5_LENGTH                    equ 0001h
T4CLKCON_T4CS5_MASK                      equ 0020h

// Register: T4RST
#define T4RST T4RST
T4RST                                    equ 0333h
// bitfield definitions
T4RST_RSEL_POSN                          equ 0000h
T4RST_RSEL_POSITION                      equ 0000h
T4RST_RSEL_SIZE                          equ 0008h
T4RST_RSEL_LENGTH                        equ 0008h
T4RST_RSEL_MASK                          equ 00FFh
T4RST_RSEL0_POSN                         equ 0000h
T4RST_RSEL0_POSITION                     equ 0000h
T4RST_RSEL0_SIZE                         equ 0001h
T4RST_RSEL0_LENGTH                       equ 0001h
T4RST_RSEL0_MASK                         equ 0001h
T4RST_RSEL1_POSN                         equ 0001h
T4RST_RSEL1_POSITION                     equ 0001h
T4RST_RSEL1_SIZE                         equ 0001h
T4RST_RSEL1_LENGTH                       equ 0001h
T4RST_RSEL1_MASK                         equ 0002h
T4RST_RSEL2_POSN                         equ 0002h
T4RST_RSEL2_POSITION                     equ 0002h
T4RST_RSEL2_SIZE                         equ 0001h
T4RST_RSEL2_LENGTH                       equ 0001h
T4RST_RSEL2_MASK                         equ 0004h
T4RST_RSEL3_POSN                         equ 0003h
T4RST_RSEL3_POSITION                     equ 0003h
T4RST_RSEL3_SIZE                         equ 0001h
T4RST_RSEL3_LENGTH                       equ 0001h
T4RST_RSEL3_MASK                         equ 0008h
T4RST_RSEL4_POSN                         equ 0004h
T4RST_RSEL4_POSITION                     equ 0004h
T4RST_RSEL4_SIZE                         equ 0001h
T4RST_RSEL4_LENGTH                       equ 0001h
T4RST_RSEL4_MASK                         equ 0010h
T4RST_RSEL5_POSN                         equ 0005h
T4RST_RSEL5_POSITION                     equ 0005h
T4RST_RSEL5_SIZE                         equ 0001h
T4RST_RSEL5_LENGTH                       equ 0001h
T4RST_RSEL5_MASK                         equ 0020h
T4RST_RSEL6_POSN                         equ 0006h
T4RST_RSEL6_POSITION                     equ 0006h
T4RST_RSEL6_SIZE                         equ 0001h
T4RST_RSEL6_LENGTH                       equ 0001h
T4RST_RSEL6_MASK                         equ 0040h
T4RST_T4RSEL_POSN                        equ 0000h
T4RST_T4RSEL_POSITION                    equ 0000h
T4RST_T4RSEL_SIZE                        equ 0008h
T4RST_T4RSEL_LENGTH                      equ 0008h
T4RST_T4RSEL_MASK                        equ 00FFh
T4RST_T4RSEL0_POSN                       equ 0000h
T4RST_T4RSEL0_POSITION                   equ 0000h
T4RST_T4RSEL0_SIZE                       equ 0001h
T4RST_T4RSEL0_LENGTH                     equ 0001h
T4RST_T4RSEL0_MASK                       equ 0001h
T4RST_T4RSEL1_POSN                       equ 0001h
T4RST_T4RSEL1_POSITION                   equ 0001h
T4RST_T4RSEL1_SIZE                       equ 0001h
T4RST_T4RSEL1_LENGTH                     equ 0001h
T4RST_T4RSEL1_MASK                       equ 0002h
T4RST_T4RSEL2_POSN                       equ 0002h
T4RST_T4RSEL2_POSITION                   equ 0002h
T4RST_T4RSEL2_SIZE                       equ 0001h
T4RST_T4RSEL2_LENGTH                     equ 0001h
T4RST_T4RSEL2_MASK                       equ 0004h
T4RST_T4RSEL3_POSN                       equ 0003h
T4RST_T4RSEL3_POSITION                   equ 0003h
T4RST_T4RSEL3_SIZE                       equ 0001h
T4RST_T4RSEL3_LENGTH                     equ 0001h
T4RST_T4RSEL3_MASK                       equ 0008h
T4RST_T4RSEL4_POSN                       equ 0004h
T4RST_T4RSEL4_POSITION                   equ 0004h
T4RST_T4RSEL4_SIZE                       equ 0001h
T4RST_T4RSEL4_LENGTH                     equ 0001h
T4RST_T4RSEL4_MASK                       equ 0010h
T4RST_T4RSEL5_POSN                       equ 0005h
T4RST_T4RSEL5_POSITION                   equ 0005h
T4RST_T4RSEL5_SIZE                       equ 0001h
T4RST_T4RSEL5_LENGTH                     equ 0001h
T4RST_T4RSEL5_MASK                       equ 0020h
T4RST_T4RSEL6_POSN                       equ 0006h
T4RST_T4RSEL6_POSITION                   equ 0006h
T4RST_T4RSEL6_SIZE                       equ 0001h
T4RST_T4RSEL6_LENGTH                     equ 0001h
T4RST_T4RSEL6_MASK                       equ 0040h

// Register: TMR5L
#define TMR5L TMR5L
TMR5L                                    equ 0334h
// bitfield definitions
TMR5L_TMR5L_POSN                         equ 0000h
TMR5L_TMR5L_POSITION                     equ 0000h
TMR5L_TMR5L_SIZE                         equ 0008h
TMR5L_TMR5L_LENGTH                       equ 0008h
TMR5L_TMR5L_MASK                         equ 00FFh
TMR5L_TMR5L0_POSN                        equ 0000h
TMR5L_TMR5L0_POSITION                    equ 0000h
TMR5L_TMR5L0_SIZE                        equ 0001h
TMR5L_TMR5L0_LENGTH                      equ 0001h
TMR5L_TMR5L0_MASK                        equ 0001h
TMR5L_TMR5L1_POSN                        equ 0001h
TMR5L_TMR5L1_POSITION                    equ 0001h
TMR5L_TMR5L1_SIZE                        equ 0001h
TMR5L_TMR5L1_LENGTH                      equ 0001h
TMR5L_TMR5L1_MASK                        equ 0002h
TMR5L_TMR5L2_POSN                        equ 0002h
TMR5L_TMR5L2_POSITION                    equ 0002h
TMR5L_TMR5L2_SIZE                        equ 0001h
TMR5L_TMR5L2_LENGTH                      equ 0001h
TMR5L_TMR5L2_MASK                        equ 0004h
TMR5L_TMR5L3_POSN                        equ 0003h
TMR5L_TMR5L3_POSITION                    equ 0003h
TMR5L_TMR5L3_SIZE                        equ 0001h
TMR5L_TMR5L3_LENGTH                      equ 0001h
TMR5L_TMR5L3_MASK                        equ 0008h
TMR5L_TMR5L4_POSN                        equ 0004h
TMR5L_TMR5L4_POSITION                    equ 0004h
TMR5L_TMR5L4_SIZE                        equ 0001h
TMR5L_TMR5L4_LENGTH                      equ 0001h
TMR5L_TMR5L4_MASK                        equ 0010h
TMR5L_TMR5L5_POSN                        equ 0005h
TMR5L_TMR5L5_POSITION                    equ 0005h
TMR5L_TMR5L5_SIZE                        equ 0001h
TMR5L_TMR5L5_LENGTH                      equ 0001h
TMR5L_TMR5L5_MASK                        equ 0020h
TMR5L_TMR5L6_POSN                        equ 0006h
TMR5L_TMR5L6_POSITION                    equ 0006h
TMR5L_TMR5L6_SIZE                        equ 0001h
TMR5L_TMR5L6_LENGTH                      equ 0001h
TMR5L_TMR5L6_MASK                        equ 0040h
TMR5L_TMR5L7_POSN                        equ 0007h
TMR5L_TMR5L7_POSITION                    equ 0007h
TMR5L_TMR5L7_SIZE                        equ 0001h
TMR5L_TMR5L7_LENGTH                      equ 0001h
TMR5L_TMR5L7_MASK                        equ 0080h

// Register: TMR5H
#define TMR5H TMR5H
TMR5H                                    equ 0335h
// bitfield definitions
TMR5H_TMR5H_POSN                         equ 0000h
TMR5H_TMR5H_POSITION                     equ 0000h
TMR5H_TMR5H_SIZE                         equ 0008h
TMR5H_TMR5H_LENGTH                       equ 0008h
TMR5H_TMR5H_MASK                         equ 00FFh
TMR5H_TMR5H0_POSN                        equ 0000h
TMR5H_TMR5H0_POSITION                    equ 0000h
TMR5H_TMR5H0_SIZE                        equ 0001h
TMR5H_TMR5H0_LENGTH                      equ 0001h
TMR5H_TMR5H0_MASK                        equ 0001h
TMR5H_TMR5H1_POSN                        equ 0001h
TMR5H_TMR5H1_POSITION                    equ 0001h
TMR5H_TMR5H1_SIZE                        equ 0001h
TMR5H_TMR5H1_LENGTH                      equ 0001h
TMR5H_TMR5H1_MASK                        equ 0002h
TMR5H_TMR5H2_POSN                        equ 0002h
TMR5H_TMR5H2_POSITION                    equ 0002h
TMR5H_TMR5H2_SIZE                        equ 0001h
TMR5H_TMR5H2_LENGTH                      equ 0001h
TMR5H_TMR5H2_MASK                        equ 0004h
TMR5H_TMR5H3_POSN                        equ 0003h
TMR5H_TMR5H3_POSITION                    equ 0003h
TMR5H_TMR5H3_SIZE                        equ 0001h
TMR5H_TMR5H3_LENGTH                      equ 0001h
TMR5H_TMR5H3_MASK                        equ 0008h
TMR5H_TMR5H4_POSN                        equ 0004h
TMR5H_TMR5H4_POSITION                    equ 0004h
TMR5H_TMR5H4_SIZE                        equ 0001h
TMR5H_TMR5H4_LENGTH                      equ 0001h
TMR5H_TMR5H4_MASK                        equ 0010h
TMR5H_TMR5H5_POSN                        equ 0005h
TMR5H_TMR5H5_POSITION                    equ 0005h
TMR5H_TMR5H5_SIZE                        equ 0001h
TMR5H_TMR5H5_LENGTH                      equ 0001h
TMR5H_TMR5H5_MASK                        equ 0020h
TMR5H_TMR5H6_POSN                        equ 0006h
TMR5H_TMR5H6_POSITION                    equ 0006h
TMR5H_TMR5H6_SIZE                        equ 0001h
TMR5H_TMR5H6_LENGTH                      equ 0001h
TMR5H_TMR5H6_MASK                        equ 0040h
TMR5H_TMR5H7_POSN                        equ 0007h
TMR5H_TMR5H7_POSITION                    equ 0007h
TMR5H_TMR5H7_SIZE                        equ 0001h
TMR5H_TMR5H7_LENGTH                      equ 0001h
TMR5H_TMR5H7_MASK                        equ 0080h

// Register: T5CON
#define T5CON T5CON
T5CON                                    equ 0336h
// bitfield definitions
T5CON_ON_POSN                            equ 0000h
T5CON_ON_POSITION                        equ 0000h
T5CON_ON_SIZE                            equ 0001h
T5CON_ON_LENGTH                          equ 0001h
T5CON_ON_MASK                            equ 0001h
T5CON_RD16_POSN                          equ 0001h
T5CON_RD16_POSITION                      equ 0001h
T5CON_RD16_SIZE                          equ 0001h
T5CON_RD16_LENGTH                        equ 0001h
T5CON_RD16_MASK                          equ 0002h
T5CON_NOT_SYNC_POSN                      equ 0002h
T5CON_NOT_SYNC_POSITION                  equ 0002h
T5CON_NOT_SYNC_SIZE                      equ 0001h
T5CON_NOT_SYNC_LENGTH                    equ 0001h
T5CON_NOT_SYNC_MASK                      equ 0004h
T5CON_CKPS_POSN                          equ 0004h
T5CON_CKPS_POSITION                      equ 0004h
T5CON_CKPS_SIZE                          equ 0002h
T5CON_CKPS_LENGTH                        equ 0002h
T5CON_CKPS_MASK                          equ 0030h
T5CON_TMR5ON_POSN                        equ 0000h
T5CON_TMR5ON_POSITION                    equ 0000h
T5CON_TMR5ON_SIZE                        equ 0001h
T5CON_TMR5ON_LENGTH                      equ 0001h
T5CON_TMR5ON_MASK                        equ 0001h
T5CON_T5RD16_POSN                        equ 0001h
T5CON_T5RD16_POSITION                    equ 0001h
T5CON_T5RD16_SIZE                        equ 0001h
T5CON_T5RD16_LENGTH                      equ 0001h
T5CON_T5RD16_MASK                        equ 0002h
T5CON_NOT_T5SYNC_POSN                    equ 0002h
T5CON_NOT_T5SYNC_POSITION                equ 0002h
T5CON_NOT_T5SYNC_SIZE                    equ 0001h
T5CON_NOT_T5SYNC_LENGTH                  equ 0001h
T5CON_NOT_T5SYNC_MASK                    equ 0004h
T5CON_T5CKPS0_POSN                       equ 0004h
T5CON_T5CKPS0_POSITION                   equ 0004h
T5CON_T5CKPS0_SIZE                       equ 0001h
T5CON_T5CKPS0_LENGTH                     equ 0001h
T5CON_T5CKPS0_MASK                       equ 0010h
T5CON_T5CKPS1_POSN                       equ 0005h
T5CON_T5CKPS1_POSITION                   equ 0005h
T5CON_T5CKPS1_SIZE                       equ 0001h
T5CON_T5CKPS1_LENGTH                     equ 0001h
T5CON_T5CKPS1_MASK                       equ 0020h
T5CON_CKPS0_POSN                         equ 0004h
T5CON_CKPS0_POSITION                     equ 0004h
T5CON_CKPS0_SIZE                         equ 0001h
T5CON_CKPS0_LENGTH                       equ 0001h
T5CON_CKPS0_MASK                         equ 0010h
T5CON_CKPS1_POSN                         equ 0005h
T5CON_CKPS1_POSITION                     equ 0005h
T5CON_CKPS1_SIZE                         equ 0001h
T5CON_CKPS1_LENGTH                       equ 0001h
T5CON_CKPS1_MASK                         equ 0020h
T5CON_RD165_POSN                         equ 0001h
T5CON_RD165_POSITION                     equ 0001h
T5CON_RD165_SIZE                         equ 0001h
T5CON_RD165_LENGTH                       equ 0001h
T5CON_RD165_MASK                         equ 0002h

// Register: T5GCON
#define T5GCON T5GCON
T5GCON                                   equ 0337h
// bitfield definitions
T5GCON_GVAL_POSN                         equ 0002h
T5GCON_GVAL_POSITION                     equ 0002h
T5GCON_GVAL_SIZE                         equ 0001h
T5GCON_GVAL_LENGTH                       equ 0001h
T5GCON_GVAL_MASK                         equ 0004h
T5GCON_GGO_POSN                          equ 0003h
T5GCON_GGO_POSITION                      equ 0003h
T5GCON_GGO_SIZE                          equ 0001h
T5GCON_GGO_LENGTH                        equ 0001h
T5GCON_GGO_MASK                          equ 0008h
T5GCON_GSPM_POSN                         equ 0004h
T5GCON_GSPM_POSITION                     equ 0004h
T5GCON_GSPM_SIZE                         equ 0001h
T5GCON_GSPM_LENGTH                       equ 0001h
T5GCON_GSPM_MASK                         equ 0010h
T5GCON_GTM_POSN                          equ 0005h
T5GCON_GTM_POSITION                      equ 0005h
T5GCON_GTM_SIZE                          equ 0001h
T5GCON_GTM_LENGTH                        equ 0001h
T5GCON_GTM_MASK                          equ 0020h
T5GCON_GPOL_POSN                         equ 0006h
T5GCON_GPOL_POSITION                     equ 0006h
T5GCON_GPOL_SIZE                         equ 0001h
T5GCON_GPOL_LENGTH                       equ 0001h
T5GCON_GPOL_MASK                         equ 0040h
T5GCON_GE_POSN                           equ 0007h
T5GCON_GE_POSITION                       equ 0007h
T5GCON_GE_SIZE                           equ 0001h
T5GCON_GE_LENGTH                         equ 0001h
T5GCON_GE_MASK                           equ 0080h
T5GCON_T5GVAL_POSN                       equ 0002h
T5GCON_T5GVAL_POSITION                   equ 0002h
T5GCON_T5GVAL_SIZE                       equ 0001h
T5GCON_T5GVAL_LENGTH                     equ 0001h
T5GCON_T5GVAL_MASK                       equ 0004h
T5GCON_T5GGO_POSN                        equ 0003h
T5GCON_T5GGO_POSITION                    equ 0003h
T5GCON_T5GGO_SIZE                        equ 0001h
T5GCON_T5GGO_LENGTH                      equ 0001h
T5GCON_T5GGO_MASK                        equ 0008h
T5GCON_T5GSPM_POSN                       equ 0004h
T5GCON_T5GSPM_POSITION                   equ 0004h
T5GCON_T5GSPM_SIZE                       equ 0001h
T5GCON_T5GSPM_LENGTH                     equ 0001h
T5GCON_T5GSPM_MASK                       equ 0010h
T5GCON_T5GTM_POSN                        equ 0005h
T5GCON_T5GTM_POSITION                    equ 0005h
T5GCON_T5GTM_SIZE                        equ 0001h
T5GCON_T5GTM_LENGTH                      equ 0001h
T5GCON_T5GTM_MASK                        equ 0020h
T5GCON_T5GPOL_POSN                       equ 0006h
T5GCON_T5GPOL_POSITION                   equ 0006h
T5GCON_T5GPOL_SIZE                       equ 0001h
T5GCON_T5GPOL_LENGTH                     equ 0001h
T5GCON_T5GPOL_MASK                       equ 0040h
T5GCON_T5GE_POSN                         equ 0007h
T5GCON_T5GE_POSITION                     equ 0007h
T5GCON_T5GE_SIZE                         equ 0001h
T5GCON_T5GE_LENGTH                       equ 0001h
T5GCON_T5GE_MASK                         equ 0080h
T5GCON_NOT_DONE_POSN                     equ 0003h
T5GCON_NOT_DONE_POSITION                 equ 0003h
T5GCON_NOT_DONE_SIZE                     equ 0001h
T5GCON_NOT_DONE_LENGTH                   equ 0001h
T5GCON_NOT_DONE_MASK                     equ 0008h
T5GCON_NOT_T5DONE_POSN                   equ 0003h
T5GCON_NOT_T5DONE_POSITION               equ 0003h
T5GCON_NOT_T5DONE_SIZE                   equ 0001h
T5GCON_NOT_T5DONE_LENGTH                 equ 0001h
T5GCON_NOT_T5DONE_MASK                   equ 0008h

// Register: T5GATE
#define T5GATE T5GATE
T5GATE                                   equ 0338h
// bitfield definitions
T5GATE_GSS_POSN                          equ 0000h
T5GATE_GSS_POSITION                      equ 0000h
T5GATE_GSS_SIZE                          equ 0008h
T5GATE_GSS_LENGTH                        equ 0008h
T5GATE_GSS_MASK                          equ 00FFh
T5GATE_GSS0_POSN                         equ 0000h
T5GATE_GSS0_POSITION                     equ 0000h
T5GATE_GSS0_SIZE                         equ 0001h
T5GATE_GSS0_LENGTH                       equ 0001h
T5GATE_GSS0_MASK                         equ 0001h
T5GATE_GSS1_POSN                         equ 0001h
T5GATE_GSS1_POSITION                     equ 0001h
T5GATE_GSS1_SIZE                         equ 0001h
T5GATE_GSS1_LENGTH                       equ 0001h
T5GATE_GSS1_MASK                         equ 0002h
T5GATE_GSS2_POSN                         equ 0002h
T5GATE_GSS2_POSITION                     equ 0002h
T5GATE_GSS2_SIZE                         equ 0001h
T5GATE_GSS2_LENGTH                       equ 0001h
T5GATE_GSS2_MASK                         equ 0004h
T5GATE_GSS3_POSN                         equ 0003h
T5GATE_GSS3_POSITION                     equ 0003h
T5GATE_GSS3_SIZE                         equ 0001h
T5GATE_GSS3_LENGTH                       equ 0001h
T5GATE_GSS3_MASK                         equ 0008h
T5GATE_GSS4_POSN                         equ 0004h
T5GATE_GSS4_POSITION                     equ 0004h
T5GATE_GSS4_SIZE                         equ 0001h
T5GATE_GSS4_LENGTH                       equ 0001h
T5GATE_GSS4_MASK                         equ 0010h
T5GATE_GSS5_POSN                         equ 0005h
T5GATE_GSS5_POSITION                     equ 0005h
T5GATE_GSS5_SIZE                         equ 0001h
T5GATE_GSS5_LENGTH                       equ 0001h
T5GATE_GSS5_MASK                         equ 0020h
T5GATE_T5GSS0_POSN                       equ 0000h
T5GATE_T5GSS0_POSITION                   equ 0000h
T5GATE_T5GSS0_SIZE                       equ 0001h
T5GATE_T5GSS0_LENGTH                     equ 0001h
T5GATE_T5GSS0_MASK                       equ 0001h
T5GATE_T5GSS1_POSN                       equ 0001h
T5GATE_T5GSS1_POSITION                   equ 0001h
T5GATE_T5GSS1_SIZE                       equ 0001h
T5GATE_T5GSS1_LENGTH                     equ 0001h
T5GATE_T5GSS1_MASK                       equ 0002h
T5GATE_T5GSS2_POSN                       equ 0002h
T5GATE_T5GSS2_POSITION                   equ 0002h
T5GATE_T5GSS2_SIZE                       equ 0001h
T5GATE_T5GSS2_LENGTH                     equ 0001h
T5GATE_T5GSS2_MASK                       equ 0004h
T5GATE_T5GSS3_POSN                       equ 0003h
T5GATE_T5GSS3_POSITION                   equ 0003h
T5GATE_T5GSS3_SIZE                       equ 0001h
T5GATE_T5GSS3_LENGTH                     equ 0001h
T5GATE_T5GSS3_MASK                       equ 0008h
T5GATE_T5GSS4_POSN                       equ 0004h
T5GATE_T5GSS4_POSITION                   equ 0004h
T5GATE_T5GSS4_SIZE                       equ 0001h
T5GATE_T5GSS4_LENGTH                     equ 0001h
T5GATE_T5GSS4_MASK                       equ 0010h
T5GATE_T5GSS5_POSN                       equ 0005h
T5GATE_T5GSS5_POSITION                   equ 0005h
T5GATE_T5GSS5_SIZE                       equ 0001h
T5GATE_T5GSS5_LENGTH                     equ 0001h
T5GATE_T5GSS5_MASK                       equ 0020h

// Register: T5CLK
#define T5CLK T5CLK
T5CLK                                    equ 0339h
// bitfield definitions
T5CLK_CS_POSN                            equ 0000h
T5CLK_CS_POSITION                        equ 0000h
T5CLK_CS_SIZE                            equ 0008h
T5CLK_CS_LENGTH                          equ 0008h
T5CLK_CS_MASK                            equ 00FFh
T5CLK_T5CS0_POSN                         equ 0000h
T5CLK_T5CS0_POSITION                     equ 0000h
T5CLK_T5CS0_SIZE                         equ 0001h
T5CLK_T5CS0_LENGTH                       equ 0001h
T5CLK_T5CS0_MASK                         equ 0001h
T5CLK_T5CS1_POSN                         equ 0001h
T5CLK_T5CS1_POSITION                     equ 0001h
T5CLK_T5CS1_SIZE                         equ 0001h
T5CLK_T5CS1_LENGTH                       equ 0001h
T5CLK_T5CS1_MASK                         equ 0002h
T5CLK_T5CS2_POSN                         equ 0002h
T5CLK_T5CS2_POSITION                     equ 0002h
T5CLK_T5CS2_SIZE                         equ 0001h
T5CLK_T5CS2_LENGTH                       equ 0001h
T5CLK_T5CS2_MASK                         equ 0004h
T5CLK_T5CS3_POSN                         equ 0003h
T5CLK_T5CS3_POSITION                     equ 0003h
T5CLK_T5CS3_SIZE                         equ 0001h
T5CLK_T5CS3_LENGTH                       equ 0001h
T5CLK_T5CS3_MASK                         equ 0008h
T5CLK_T5CS4_POSN                         equ 0004h
T5CLK_T5CS4_POSITION                     equ 0004h
T5CLK_T5CS4_SIZE                         equ 0001h
T5CLK_T5CS4_LENGTH                       equ 0001h
T5CLK_T5CS4_MASK                         equ 0010h
T5CLK_CS0_POSN                           equ 0000h
T5CLK_CS0_POSITION                       equ 0000h
T5CLK_CS0_SIZE                           equ 0001h
T5CLK_CS0_LENGTH                         equ 0001h
T5CLK_CS0_MASK                           equ 0001h
T5CLK_CS1_POSN                           equ 0001h
T5CLK_CS1_POSITION                       equ 0001h
T5CLK_CS1_SIZE                           equ 0001h
T5CLK_CS1_LENGTH                         equ 0001h
T5CLK_CS1_MASK                           equ 0002h
T5CLK_CS2_POSN                           equ 0002h
T5CLK_CS2_POSITION                       equ 0002h
T5CLK_CS2_SIZE                           equ 0001h
T5CLK_CS2_LENGTH                         equ 0001h
T5CLK_CS2_MASK                           equ 0004h
T5CLK_CS3_POSN                           equ 0003h
T5CLK_CS3_POSITION                       equ 0003h
T5CLK_CS3_SIZE                           equ 0001h
T5CLK_CS3_LENGTH                         equ 0001h
T5CLK_CS3_MASK                           equ 0008h
T5CLK_CS4_POSN                           equ 0004h
T5CLK_CS4_POSITION                       equ 0004h
T5CLK_CS4_SIZE                           equ 0001h
T5CLK_CS4_LENGTH                         equ 0001h
T5CLK_CS4_MASK                           equ 0010h

// Register: T6TMR
#define T6TMR T6TMR
T6TMR                                    equ 033Ah
// bitfield definitions
T6TMR_TMR6_POSN                          equ 0000h
T6TMR_TMR6_POSITION                      equ 0000h
T6TMR_TMR6_SIZE                          equ 0008h
T6TMR_TMR6_LENGTH                        equ 0008h
T6TMR_TMR6_MASK                          equ 00FFh

// Register: T6PR
#define T6PR T6PR
T6PR                                     equ 033Bh
// bitfield definitions
T6PR_PR6_POSN                            equ 0000h
T6PR_PR6_POSITION                        equ 0000h
T6PR_PR6_SIZE                            equ 0008h
T6PR_PR6_LENGTH                          equ 0008h
T6PR_PR6_MASK                            equ 00FFh

// Register: T6CON
#define T6CON T6CON
T6CON                                    equ 033Ch
// bitfield definitions
T6CON_OUTPS_POSN                         equ 0000h
T6CON_OUTPS_POSITION                     equ 0000h
T6CON_OUTPS_SIZE                         equ 0004h
T6CON_OUTPS_LENGTH                       equ 0004h
T6CON_OUTPS_MASK                         equ 000Fh
T6CON_CKPS_POSN                          equ 0004h
T6CON_CKPS_POSITION                      equ 0004h
T6CON_CKPS_SIZE                          equ 0003h
T6CON_CKPS_LENGTH                        equ 0003h
T6CON_CKPS_MASK                          equ 0070h
T6CON_ON_POSN                            equ 0007h
T6CON_ON_POSITION                        equ 0007h
T6CON_ON_SIZE                            equ 0001h
T6CON_ON_LENGTH                          equ 0001h
T6CON_ON_MASK                            equ 0080h
T6CON_T6OUTPS_POSN                       equ 0000h
T6CON_T6OUTPS_POSITION                   equ 0000h
T6CON_T6OUTPS_SIZE                       equ 0004h
T6CON_T6OUTPS_LENGTH                     equ 0004h
T6CON_T6OUTPS_MASK                       equ 000Fh
T6CON_T6CKPS_POSN                        equ 0004h
T6CON_T6CKPS_POSITION                    equ 0004h
T6CON_T6CKPS_SIZE                        equ 0003h
T6CON_T6CKPS_LENGTH                      equ 0003h
T6CON_T6CKPS_MASK                        equ 0070h
T6CON_T6ON_POSN                          equ 0007h
T6CON_T6ON_POSITION                      equ 0007h
T6CON_T6ON_SIZE                          equ 0001h
T6CON_T6ON_LENGTH                        equ 0001h
T6CON_T6ON_MASK                          equ 0080h
T6CON_T6OUTPS0_POSN                      equ 0000h
T6CON_T6OUTPS0_POSITION                  equ 0000h
T6CON_T6OUTPS0_SIZE                      equ 0001h
T6CON_T6OUTPS0_LENGTH                    equ 0001h
T6CON_T6OUTPS0_MASK                      equ 0001h
T6CON_T6OUTPS1_POSN                      equ 0001h
T6CON_T6OUTPS1_POSITION                  equ 0001h
T6CON_T6OUTPS1_SIZE                      equ 0001h
T6CON_T6OUTPS1_LENGTH                    equ 0001h
T6CON_T6OUTPS1_MASK                      equ 0002h
T6CON_T6OUTPS2_POSN                      equ 0002h
T6CON_T6OUTPS2_POSITION                  equ 0002h
T6CON_T6OUTPS2_SIZE                      equ 0001h
T6CON_T6OUTPS2_LENGTH                    equ 0001h
T6CON_T6OUTPS2_MASK                      equ 0004h
T6CON_T6OUTPS3_POSN                      equ 0003h
T6CON_T6OUTPS3_POSITION                  equ 0003h
T6CON_T6OUTPS3_SIZE                      equ 0001h
T6CON_T6OUTPS3_LENGTH                    equ 0001h
T6CON_T6OUTPS3_MASK                      equ 0008h
T6CON_T6CKPS0_POSN                       equ 0004h
T6CON_T6CKPS0_POSITION                   equ 0004h
T6CON_T6CKPS0_SIZE                       equ 0001h
T6CON_T6CKPS0_LENGTH                     equ 0001h
T6CON_T6CKPS0_MASK                       equ 0010h
T6CON_T6CKPS1_POSN                       equ 0005h
T6CON_T6CKPS1_POSITION                   equ 0005h
T6CON_T6CKPS1_SIZE                       equ 0001h
T6CON_T6CKPS1_LENGTH                     equ 0001h
T6CON_T6CKPS1_MASK                       equ 0020h
T6CON_T6CKPS2_POSN                       equ 0006h
T6CON_T6CKPS2_POSITION                   equ 0006h
T6CON_T6CKPS2_SIZE                       equ 0001h
T6CON_T6CKPS2_LENGTH                     equ 0001h
T6CON_T6CKPS2_MASK                       equ 0040h
T6CON_OUTPS0_POSN                        equ 0000h
T6CON_OUTPS0_POSITION                    equ 0000h
T6CON_OUTPS0_SIZE                        equ 0001h
T6CON_OUTPS0_LENGTH                      equ 0001h
T6CON_OUTPS0_MASK                        equ 0001h
T6CON_OUTPS1_POSN                        equ 0001h
T6CON_OUTPS1_POSITION                    equ 0001h
T6CON_OUTPS1_SIZE                        equ 0001h
T6CON_OUTPS1_LENGTH                      equ 0001h
T6CON_OUTPS1_MASK                        equ 0002h
T6CON_OUTPS2_POSN                        equ 0002h
T6CON_OUTPS2_POSITION                    equ 0002h
T6CON_OUTPS2_SIZE                        equ 0001h
T6CON_OUTPS2_LENGTH                      equ 0001h
T6CON_OUTPS2_MASK                        equ 0004h
T6CON_OUTPS3_POSN                        equ 0003h
T6CON_OUTPS3_POSITION                    equ 0003h
T6CON_OUTPS3_SIZE                        equ 0001h
T6CON_OUTPS3_LENGTH                      equ 0001h
T6CON_OUTPS3_MASK                        equ 0008h
T6CON_CKPS0_POSN                         equ 0004h
T6CON_CKPS0_POSITION                     equ 0004h
T6CON_CKPS0_SIZE                         equ 0001h
T6CON_CKPS0_LENGTH                       equ 0001h
T6CON_CKPS0_MASK                         equ 0010h
T6CON_CKPS1_POSN                         equ 0005h
T6CON_CKPS1_POSITION                     equ 0005h
T6CON_CKPS1_SIZE                         equ 0001h
T6CON_CKPS1_LENGTH                       equ 0001h
T6CON_CKPS1_MASK                         equ 0020h
T6CON_CKPS2_POSN                         equ 0006h
T6CON_CKPS2_POSITION                     equ 0006h
T6CON_CKPS2_SIZE                         equ 0001h
T6CON_CKPS2_LENGTH                       equ 0001h
T6CON_CKPS2_MASK                         equ 0040h
T6CON_TMR6ON_POSN                        equ 0007h
T6CON_TMR6ON_POSITION                    equ 0007h
T6CON_TMR6ON_SIZE                        equ 0001h
T6CON_TMR6ON_LENGTH                      equ 0001h
T6CON_TMR6ON_MASK                        equ 0080h

// Register: T6HLT
#define T6HLT T6HLT
T6HLT                                    equ 033Dh
// bitfield definitions
T6HLT_MODE_POSN                          equ 0000h
T6HLT_MODE_POSITION                      equ 0000h
T6HLT_MODE_SIZE                          equ 0005h
T6HLT_MODE_LENGTH                        equ 0005h
T6HLT_MODE_MASK                          equ 001Fh
T6HLT_CKSYNC_POSN                        equ 0005h
T6HLT_CKSYNC_POSITION                    equ 0005h
T6HLT_CKSYNC_SIZE                        equ 0001h
T6HLT_CKSYNC_LENGTH                      equ 0001h
T6HLT_CKSYNC_MASK                        equ 0020h
T6HLT_CKPOL_POSN                         equ 0006h
T6HLT_CKPOL_POSITION                     equ 0006h
T6HLT_CKPOL_SIZE                         equ 0001h
T6HLT_CKPOL_LENGTH                       equ 0001h
T6HLT_CKPOL_MASK                         equ 0040h
T6HLT_PSYNC_POSN                         equ 0007h
T6HLT_PSYNC_POSITION                     equ 0007h
T6HLT_PSYNC_SIZE                         equ 0001h
T6HLT_PSYNC_LENGTH                       equ 0001h
T6HLT_PSYNC_MASK                         equ 0080h
T6HLT_MODE0_POSN                         equ 0000h
T6HLT_MODE0_POSITION                     equ 0000h
T6HLT_MODE0_SIZE                         equ 0001h
T6HLT_MODE0_LENGTH                       equ 0001h
T6HLT_MODE0_MASK                         equ 0001h
T6HLT_MODE1_POSN                         equ 0001h
T6HLT_MODE1_POSITION                     equ 0001h
T6HLT_MODE1_SIZE                         equ 0001h
T6HLT_MODE1_LENGTH                       equ 0001h
T6HLT_MODE1_MASK                         equ 0002h
T6HLT_MODE2_POSN                         equ 0002h
T6HLT_MODE2_POSITION                     equ 0002h
T6HLT_MODE2_SIZE                         equ 0001h
T6HLT_MODE2_LENGTH                       equ 0001h
T6HLT_MODE2_MASK                         equ 0004h
T6HLT_MODE3_POSN                         equ 0003h
T6HLT_MODE3_POSITION                     equ 0003h
T6HLT_MODE3_SIZE                         equ 0001h
T6HLT_MODE3_LENGTH                       equ 0001h
T6HLT_MODE3_MASK                         equ 0008h
T6HLT_MODE4_POSN                         equ 0004h
T6HLT_MODE4_POSITION                     equ 0004h
T6HLT_MODE4_SIZE                         equ 0001h
T6HLT_MODE4_LENGTH                       equ 0001h
T6HLT_MODE4_MASK                         equ 0010h
T6HLT_T6MODE_POSN                        equ 0000h
T6HLT_T6MODE_POSITION                    equ 0000h
T6HLT_T6MODE_SIZE                        equ 0005h
T6HLT_T6MODE_LENGTH                      equ 0005h
T6HLT_T6MODE_MASK                        equ 001Fh
T6HLT_T6CKSYNC_POSN                      equ 0005h
T6HLT_T6CKSYNC_POSITION                  equ 0005h
T6HLT_T6CKSYNC_SIZE                      equ 0001h
T6HLT_T6CKSYNC_LENGTH                    equ 0001h
T6HLT_T6CKSYNC_MASK                      equ 0020h
T6HLT_T6CKPOL_POSN                       equ 0006h
T6HLT_T6CKPOL_POSITION                   equ 0006h
T6HLT_T6CKPOL_SIZE                       equ 0001h
T6HLT_T6CKPOL_LENGTH                     equ 0001h
T6HLT_T6CKPOL_MASK                       equ 0040h
T6HLT_T6PSYNC_POSN                       equ 0007h
T6HLT_T6PSYNC_POSITION                   equ 0007h
T6HLT_T6PSYNC_SIZE                       equ 0001h
T6HLT_T6PSYNC_LENGTH                     equ 0001h
T6HLT_T6PSYNC_MASK                       equ 0080h
T6HLT_T6MODE0_POSN                       equ 0000h
T6HLT_T6MODE0_POSITION                   equ 0000h
T6HLT_T6MODE0_SIZE                       equ 0001h
T6HLT_T6MODE0_LENGTH                     equ 0001h
T6HLT_T6MODE0_MASK                       equ 0001h
T6HLT_T6MODE1_POSN                       equ 0001h
T6HLT_T6MODE1_POSITION                   equ 0001h
T6HLT_T6MODE1_SIZE                       equ 0001h
T6HLT_T6MODE1_LENGTH                     equ 0001h
T6HLT_T6MODE1_MASK                       equ 0002h
T6HLT_T6MODE2_POSN                       equ 0002h
T6HLT_T6MODE2_POSITION                   equ 0002h
T6HLT_T6MODE2_SIZE                       equ 0001h
T6HLT_T6MODE2_LENGTH                     equ 0001h
T6HLT_T6MODE2_MASK                       equ 0004h
T6HLT_T6MODE3_POSN                       equ 0003h
T6HLT_T6MODE3_POSITION                   equ 0003h
T6HLT_T6MODE3_SIZE                       equ 0001h
T6HLT_T6MODE3_LENGTH                     equ 0001h
T6HLT_T6MODE3_MASK                       equ 0008h
T6HLT_T6MODE4_POSN                       equ 0004h
T6HLT_T6MODE4_POSITION                   equ 0004h
T6HLT_T6MODE4_SIZE                       equ 0001h
T6HLT_T6MODE4_LENGTH                     equ 0001h
T6HLT_T6MODE4_MASK                       equ 0010h

// Register: T6CLKCON
#define T6CLKCON T6CLKCON
T6CLKCON                                 equ 033Eh
// bitfield definitions
T6CLKCON_CS_POSN                         equ 0000h
T6CLKCON_CS_POSITION                     equ 0000h
T6CLKCON_CS_SIZE                         equ 0008h
T6CLKCON_CS_LENGTH                       equ 0008h
T6CLKCON_CS_MASK                         equ 00FFh
T6CLKCON_CS0_POSN                        equ 0000h
T6CLKCON_CS0_POSITION                    equ 0000h
T6CLKCON_CS0_SIZE                        equ 0001h
T6CLKCON_CS0_LENGTH                      equ 0001h
T6CLKCON_CS0_MASK                        equ 0001h
T6CLKCON_CS1_POSN                        equ 0001h
T6CLKCON_CS1_POSITION                    equ 0001h
T6CLKCON_CS1_SIZE                        equ 0001h
T6CLKCON_CS1_LENGTH                      equ 0001h
T6CLKCON_CS1_MASK                        equ 0002h
T6CLKCON_CS2_POSN                        equ 0002h
T6CLKCON_CS2_POSITION                    equ 0002h
T6CLKCON_CS2_SIZE                        equ 0001h
T6CLKCON_CS2_LENGTH                      equ 0001h
T6CLKCON_CS2_MASK                        equ 0004h
T6CLKCON_CS3_POSN                        equ 0003h
T6CLKCON_CS3_POSITION                    equ 0003h
T6CLKCON_CS3_SIZE                        equ 0001h
T6CLKCON_CS3_LENGTH                      equ 0001h
T6CLKCON_CS3_MASK                        equ 0008h
T6CLKCON_CS4_POSN                        equ 0004h
T6CLKCON_CS4_POSITION                    equ 0004h
T6CLKCON_CS4_SIZE                        equ 0001h
T6CLKCON_CS4_LENGTH                      equ 0001h
T6CLKCON_CS4_MASK                        equ 0010h
T6CLKCON_CS5_POSN                        equ 0005h
T6CLKCON_CS5_POSITION                    equ 0005h
T6CLKCON_CS5_SIZE                        equ 0001h
T6CLKCON_CS5_LENGTH                      equ 0001h
T6CLKCON_CS5_MASK                        equ 0020h
T6CLKCON_T6CS_POSN                       equ 0000h
T6CLKCON_T6CS_POSITION                   equ 0000h
T6CLKCON_T6CS_SIZE                       equ 0008h
T6CLKCON_T6CS_LENGTH                     equ 0008h
T6CLKCON_T6CS_MASK                       equ 00FFh
T6CLKCON_T6CS0_POSN                      equ 0000h
T6CLKCON_T6CS0_POSITION                  equ 0000h
T6CLKCON_T6CS0_SIZE                      equ 0001h
T6CLKCON_T6CS0_LENGTH                    equ 0001h
T6CLKCON_T6CS0_MASK                      equ 0001h
T6CLKCON_T6CS1_POSN                      equ 0001h
T6CLKCON_T6CS1_POSITION                  equ 0001h
T6CLKCON_T6CS1_SIZE                      equ 0001h
T6CLKCON_T6CS1_LENGTH                    equ 0001h
T6CLKCON_T6CS1_MASK                      equ 0002h
T6CLKCON_T6CS2_POSN                      equ 0002h
T6CLKCON_T6CS2_POSITION                  equ 0002h
T6CLKCON_T6CS2_SIZE                      equ 0001h
T6CLKCON_T6CS2_LENGTH                    equ 0001h
T6CLKCON_T6CS2_MASK                      equ 0004h
T6CLKCON_T6CS3_POSN                      equ 0003h
T6CLKCON_T6CS3_POSITION                  equ 0003h
T6CLKCON_T6CS3_SIZE                      equ 0001h
T6CLKCON_T6CS3_LENGTH                    equ 0001h
T6CLKCON_T6CS3_MASK                      equ 0008h
T6CLKCON_T6CS4_POSN                      equ 0004h
T6CLKCON_T6CS4_POSITION                  equ 0004h
T6CLKCON_T6CS4_SIZE                      equ 0001h
T6CLKCON_T6CS4_LENGTH                    equ 0001h
T6CLKCON_T6CS4_MASK                      equ 0010h
T6CLKCON_T6CS5_POSN                      equ 0005h
T6CLKCON_T6CS5_POSITION                  equ 0005h
T6CLKCON_T6CS5_SIZE                      equ 0001h
T6CLKCON_T6CS5_LENGTH                    equ 0001h
T6CLKCON_T6CS5_MASK                      equ 0020h

// Register: T6RST
#define T6RST T6RST
T6RST                                    equ 033Fh
// bitfield definitions
T6RST_RSEL_POSN                          equ 0000h
T6RST_RSEL_POSITION                      equ 0000h
T6RST_RSEL_SIZE                          equ 0008h
T6RST_RSEL_LENGTH                        equ 0008h
T6RST_RSEL_MASK                          equ 00FFh
T6RST_RSEL0_POSN                         equ 0000h
T6RST_RSEL0_POSITION                     equ 0000h
T6RST_RSEL0_SIZE                         equ 0001h
T6RST_RSEL0_LENGTH                       equ 0001h
T6RST_RSEL0_MASK                         equ 0001h
T6RST_RSEL1_POSN                         equ 0001h
T6RST_RSEL1_POSITION                     equ 0001h
T6RST_RSEL1_SIZE                         equ 0001h
T6RST_RSEL1_LENGTH                       equ 0001h
T6RST_RSEL1_MASK                         equ 0002h
T6RST_RSEL2_POSN                         equ 0002h
T6RST_RSEL2_POSITION                     equ 0002h
T6RST_RSEL2_SIZE                         equ 0001h
T6RST_RSEL2_LENGTH                       equ 0001h
T6RST_RSEL2_MASK                         equ 0004h
T6RST_RSEL3_POSN                         equ 0003h
T6RST_RSEL3_POSITION                     equ 0003h
T6RST_RSEL3_SIZE                         equ 0001h
T6RST_RSEL3_LENGTH                       equ 0001h
T6RST_RSEL3_MASK                         equ 0008h
T6RST_RSEL4_POSN                         equ 0004h
T6RST_RSEL4_POSITION                     equ 0004h
T6RST_RSEL4_SIZE                         equ 0001h
T6RST_RSEL4_LENGTH                       equ 0001h
T6RST_RSEL4_MASK                         equ 0010h
T6RST_RSEL5_POSN                         equ 0005h
T6RST_RSEL5_POSITION                     equ 0005h
T6RST_RSEL5_SIZE                         equ 0001h
T6RST_RSEL5_LENGTH                       equ 0001h
T6RST_RSEL5_MASK                         equ 0020h
T6RST_RSEL6_POSN                         equ 0006h
T6RST_RSEL6_POSITION                     equ 0006h
T6RST_RSEL6_SIZE                         equ 0001h
T6RST_RSEL6_LENGTH                       equ 0001h
T6RST_RSEL6_MASK                         equ 0040h
T6RST_T6RSEL_POSN                        equ 0000h
T6RST_T6RSEL_POSITION                    equ 0000h
T6RST_T6RSEL_SIZE                        equ 0008h
T6RST_T6RSEL_LENGTH                      equ 0008h
T6RST_T6RSEL_MASK                        equ 00FFh
T6RST_T6RSEL0_POSN                       equ 0000h
T6RST_T6RSEL0_POSITION                   equ 0000h
T6RST_T6RSEL0_SIZE                       equ 0001h
T6RST_T6RSEL0_LENGTH                     equ 0001h
T6RST_T6RSEL0_MASK                       equ 0001h
T6RST_T6RSEL1_POSN                       equ 0001h
T6RST_T6RSEL1_POSITION                   equ 0001h
T6RST_T6RSEL1_SIZE                       equ 0001h
T6RST_T6RSEL1_LENGTH                     equ 0001h
T6RST_T6RSEL1_MASK                       equ 0002h
T6RST_T6RSEL2_POSN                       equ 0002h
T6RST_T6RSEL2_POSITION                   equ 0002h
T6RST_T6RSEL2_SIZE                       equ 0001h
T6RST_T6RSEL2_LENGTH                     equ 0001h
T6RST_T6RSEL2_MASK                       equ 0004h
T6RST_T6RSEL3_POSN                       equ 0003h
T6RST_T6RSEL3_POSITION                   equ 0003h
T6RST_T6RSEL3_SIZE                       equ 0001h
T6RST_T6RSEL3_LENGTH                     equ 0001h
T6RST_T6RSEL3_MASK                       equ 0008h
T6RST_T6RSEL4_POSN                       equ 0004h
T6RST_T6RSEL4_POSITION                   equ 0004h
T6RST_T6RSEL4_SIZE                       equ 0001h
T6RST_T6RSEL4_LENGTH                     equ 0001h
T6RST_T6RSEL4_MASK                       equ 0010h
T6RST_T6RSEL5_POSN                       equ 0005h
T6RST_T6RSEL5_POSITION                   equ 0005h
T6RST_T6RSEL5_SIZE                       equ 0001h
T6RST_T6RSEL5_LENGTH                     equ 0001h
T6RST_T6RSEL5_MASK                       equ 0020h
T6RST_T6RSEL6_POSN                       equ 0006h
T6RST_T6RSEL6_POSITION                   equ 0006h
T6RST_T6RSEL6_SIZE                       equ 0001h
T6RST_T6RSEL6_LENGTH                     equ 0001h
T6RST_T6RSEL6_MASK                       equ 0040h

// Register: CCPR1
#define CCPR1 CCPR1
CCPR1                                    equ 0340h

// Register: CCPR1L
#define CCPR1L CCPR1L
CCPR1L                                   equ 0340h
// bitfield definitions
CCPR1L_RL_POSN                           equ 0000h
CCPR1L_RL_POSITION                       equ 0000h
CCPR1L_RL_SIZE                           equ 0008h
CCPR1L_RL_LENGTH                         equ 0008h
CCPR1L_RL_MASK                           equ 00FFh

// Register: CCPR1H
#define CCPR1H CCPR1H
CCPR1H                                   equ 0341h
// bitfield definitions
CCPR1H_RH_POSN                           equ 0000h
CCPR1H_RH_POSITION                       equ 0000h
CCPR1H_RH_SIZE                           equ 0008h
CCPR1H_RH_LENGTH                         equ 0008h
CCPR1H_RH_MASK                           equ 00FFh

// Register: CCP1CON
#define CCP1CON CCP1CON
CCP1CON                                  equ 0342h
// bitfield definitions
CCP1CON_MODE_POSN                        equ 0000h
CCP1CON_MODE_POSITION                    equ 0000h
CCP1CON_MODE_SIZE                        equ 0004h
CCP1CON_MODE_LENGTH                      equ 0004h
CCP1CON_MODE_MASK                        equ 000Fh
CCP1CON_FMT_POSN                         equ 0004h
CCP1CON_FMT_POSITION                     equ 0004h
CCP1CON_FMT_SIZE                         equ 0001h
CCP1CON_FMT_LENGTH                       equ 0001h
CCP1CON_FMT_MASK                         equ 0010h
CCP1CON_OUT_POSN                         equ 0005h
CCP1CON_OUT_POSITION                     equ 0005h
CCP1CON_OUT_SIZE                         equ 0001h
CCP1CON_OUT_LENGTH                       equ 0001h
CCP1CON_OUT_MASK                         equ 0020h
CCP1CON_EN_POSN                          equ 0007h
CCP1CON_EN_POSITION                      equ 0007h
CCP1CON_EN_SIZE                          equ 0001h
CCP1CON_EN_LENGTH                        equ 0001h
CCP1CON_EN_MASK                          equ 0080h
CCP1CON_MODE0_POSN                       equ 0000h
CCP1CON_MODE0_POSITION                   equ 0000h
CCP1CON_MODE0_SIZE                       equ 0001h
CCP1CON_MODE0_LENGTH                     equ 0001h
CCP1CON_MODE0_MASK                       equ 0001h
CCP1CON_MODE1_POSN                       equ 0001h
CCP1CON_MODE1_POSITION                   equ 0001h
CCP1CON_MODE1_SIZE                       equ 0001h
CCP1CON_MODE1_LENGTH                     equ 0001h
CCP1CON_MODE1_MASK                       equ 0002h
CCP1CON_MODE2_POSN                       equ 0002h
CCP1CON_MODE2_POSITION                   equ 0002h
CCP1CON_MODE2_SIZE                       equ 0001h
CCP1CON_MODE2_LENGTH                     equ 0001h
CCP1CON_MODE2_MASK                       equ 0004h
CCP1CON_MODE3_POSN                       equ 0003h
CCP1CON_MODE3_POSITION                   equ 0003h
CCP1CON_MODE3_SIZE                       equ 0001h
CCP1CON_MODE3_LENGTH                     equ 0001h
CCP1CON_MODE3_MASK                       equ 0008h
CCP1CON_CCP1MODE_POSN                    equ 0000h
CCP1CON_CCP1MODE_POSITION                equ 0000h
CCP1CON_CCP1MODE_SIZE                    equ 0004h
CCP1CON_CCP1MODE_LENGTH                  equ 0004h
CCP1CON_CCP1MODE_MASK                    equ 000Fh
CCP1CON_CCP1FMT_POSN                     equ 0004h
CCP1CON_CCP1FMT_POSITION                 equ 0004h
CCP1CON_CCP1FMT_SIZE                     equ 0001h
CCP1CON_CCP1FMT_LENGTH                   equ 0001h
CCP1CON_CCP1FMT_MASK                     equ 0010h
CCP1CON_CCP1OUT_POSN                     equ 0005h
CCP1CON_CCP1OUT_POSITION                 equ 0005h
CCP1CON_CCP1OUT_SIZE                     equ 0001h
CCP1CON_CCP1OUT_LENGTH                   equ 0001h
CCP1CON_CCP1OUT_MASK                     equ 0020h
CCP1CON_CCP1EN_POSN                      equ 0007h
CCP1CON_CCP1EN_POSITION                  equ 0007h
CCP1CON_CCP1EN_SIZE                      equ 0001h
CCP1CON_CCP1EN_LENGTH                    equ 0001h
CCP1CON_CCP1EN_MASK                      equ 0080h
CCP1CON_CCP1MODE0_POSN                   equ 0000h
CCP1CON_CCP1MODE0_POSITION               equ 0000h
CCP1CON_CCP1MODE0_SIZE                   equ 0001h
CCP1CON_CCP1MODE0_LENGTH                 equ 0001h
CCP1CON_CCP1MODE0_MASK                   equ 0001h
CCP1CON_CCP1MODE1_POSN                   equ 0001h
CCP1CON_CCP1MODE1_POSITION               equ 0001h
CCP1CON_CCP1MODE1_SIZE                   equ 0001h
CCP1CON_CCP1MODE1_LENGTH                 equ 0001h
CCP1CON_CCP1MODE1_MASK                   equ 0002h
CCP1CON_CCP1MODE2_POSN                   equ 0002h
CCP1CON_CCP1MODE2_POSITION               equ 0002h
CCP1CON_CCP1MODE2_SIZE                   equ 0001h
CCP1CON_CCP1MODE2_LENGTH                 equ 0001h
CCP1CON_CCP1MODE2_MASK                   equ 0004h
CCP1CON_CCP1MODE3_POSN                   equ 0003h
CCP1CON_CCP1MODE3_POSITION               equ 0003h
CCP1CON_CCP1MODE3_SIZE                   equ 0001h
CCP1CON_CCP1MODE3_LENGTH                 equ 0001h
CCP1CON_CCP1MODE3_MASK                   equ 0008h

// Register: CCP1CAP
#define CCP1CAP CCP1CAP
CCP1CAP                                  equ 0343h
// bitfield definitions
CCP1CAP_CTS_POSN                         equ 0000h
CCP1CAP_CTS_POSITION                     equ 0000h
CCP1CAP_CTS_SIZE                         equ 0008h
CCP1CAP_CTS_LENGTH                       equ 0008h
CCP1CAP_CTS_MASK                         equ 00FFh
CCP1CAP_CTS0_POSN                        equ 0000h
CCP1CAP_CTS0_POSITION                    equ 0000h
CCP1CAP_CTS0_SIZE                        equ 0001h
CCP1CAP_CTS0_LENGTH                      equ 0001h
CCP1CAP_CTS0_MASK                        equ 0001h
CCP1CAP_CTS1_POSN                        equ 0001h
CCP1CAP_CTS1_POSITION                    equ 0001h
CCP1CAP_CTS1_SIZE                        equ 0001h
CCP1CAP_CTS1_LENGTH                      equ 0001h
CCP1CAP_CTS1_MASK                        equ 0002h
CCP1CAP_CTS2_POSN                        equ 0002h
CCP1CAP_CTS2_POSITION                    equ 0002h
CCP1CAP_CTS2_SIZE                        equ 0001h
CCP1CAP_CTS2_LENGTH                      equ 0001h
CCP1CAP_CTS2_MASK                        equ 0004h
CCP1CAP_CTS3_POSN                        equ 0003h
CCP1CAP_CTS3_POSITION                    equ 0003h
CCP1CAP_CTS3_SIZE                        equ 0001h
CCP1CAP_CTS3_LENGTH                      equ 0001h
CCP1CAP_CTS3_MASK                        equ 0008h
CCP1CAP_CCP1CTS_POSN                     equ 0000h
CCP1CAP_CCP1CTS_POSITION                 equ 0000h
CCP1CAP_CCP1CTS_SIZE                     equ 0008h
CCP1CAP_CCP1CTS_LENGTH                   equ 0008h
CCP1CAP_CCP1CTS_MASK                     equ 00FFh
CCP1CAP_CCP1CTS0_POSN                    equ 0000h
CCP1CAP_CCP1CTS0_POSITION                equ 0000h
CCP1CAP_CCP1CTS0_SIZE                    equ 0001h
CCP1CAP_CCP1CTS0_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS0_MASK                    equ 0001h
CCP1CAP_CCP1CTS1_POSN                    equ 0001h
CCP1CAP_CCP1CTS1_POSITION                equ 0001h
CCP1CAP_CCP1CTS1_SIZE                    equ 0001h
CCP1CAP_CCP1CTS1_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS1_MASK                    equ 0002h
CCP1CAP_CCP1CTS2_POSN                    equ 0002h
CCP1CAP_CCP1CTS2_POSITION                equ 0002h
CCP1CAP_CCP1CTS2_SIZE                    equ 0001h
CCP1CAP_CCP1CTS2_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS2_MASK                    equ 0004h
CCP1CAP_CCP1CTS3_POSN                    equ 0003h
CCP1CAP_CCP1CTS3_POSITION                equ 0003h
CCP1CAP_CCP1CTS3_SIZE                    equ 0001h
CCP1CAP_CCP1CTS3_LENGTH                  equ 0001h
CCP1CAP_CCP1CTS3_MASK                    equ 0008h

// Register: CCPR2
#define CCPR2 CCPR2
CCPR2                                    equ 0344h

// Register: CCPR2L
#define CCPR2L CCPR2L
CCPR2L                                   equ 0344h
// bitfield definitions
CCPR2L_RL_POSN                           equ 0000h
CCPR2L_RL_POSITION                       equ 0000h
CCPR2L_RL_SIZE                           equ 0008h
CCPR2L_RL_LENGTH                         equ 0008h
CCPR2L_RL_MASK                           equ 00FFh

// Register: CCPR2H
#define CCPR2H CCPR2H
CCPR2H                                   equ 0345h
// bitfield definitions
CCPR2H_RH_POSN                           equ 0000h
CCPR2H_RH_POSITION                       equ 0000h
CCPR2H_RH_SIZE                           equ 0008h
CCPR2H_RH_LENGTH                         equ 0008h
CCPR2H_RH_MASK                           equ 00FFh

// Register: CCP2CON
#define CCP2CON CCP2CON
CCP2CON                                  equ 0346h
// bitfield definitions
CCP2CON_MODE_POSN                        equ 0000h
CCP2CON_MODE_POSITION                    equ 0000h
CCP2CON_MODE_SIZE                        equ 0004h
CCP2CON_MODE_LENGTH                      equ 0004h
CCP2CON_MODE_MASK                        equ 000Fh
CCP2CON_FMT_POSN                         equ 0004h
CCP2CON_FMT_POSITION                     equ 0004h
CCP2CON_FMT_SIZE                         equ 0001h
CCP2CON_FMT_LENGTH                       equ 0001h
CCP2CON_FMT_MASK                         equ 0010h
CCP2CON_OUT_POSN                         equ 0005h
CCP2CON_OUT_POSITION                     equ 0005h
CCP2CON_OUT_SIZE                         equ 0001h
CCP2CON_OUT_LENGTH                       equ 0001h
CCP2CON_OUT_MASK                         equ 0020h
CCP2CON_EN_POSN                          equ 0007h
CCP2CON_EN_POSITION                      equ 0007h
CCP2CON_EN_SIZE                          equ 0001h
CCP2CON_EN_LENGTH                        equ 0001h
CCP2CON_EN_MASK                          equ 0080h
CCP2CON_MODE0_POSN                       equ 0000h
CCP2CON_MODE0_POSITION                   equ 0000h
CCP2CON_MODE0_SIZE                       equ 0001h
CCP2CON_MODE0_LENGTH                     equ 0001h
CCP2CON_MODE0_MASK                       equ 0001h
CCP2CON_MODE1_POSN                       equ 0001h
CCP2CON_MODE1_POSITION                   equ 0001h
CCP2CON_MODE1_SIZE                       equ 0001h
CCP2CON_MODE1_LENGTH                     equ 0001h
CCP2CON_MODE1_MASK                       equ 0002h
CCP2CON_MODE2_POSN                       equ 0002h
CCP2CON_MODE2_POSITION                   equ 0002h
CCP2CON_MODE2_SIZE                       equ 0001h
CCP2CON_MODE2_LENGTH                     equ 0001h
CCP2CON_MODE2_MASK                       equ 0004h
CCP2CON_MODE3_POSN                       equ 0003h
CCP2CON_MODE3_POSITION                   equ 0003h
CCP2CON_MODE3_SIZE                       equ 0001h
CCP2CON_MODE3_LENGTH                     equ 0001h
CCP2CON_MODE3_MASK                       equ 0008h
CCP2CON_CCP2MODE_POSN                    equ 0000h
CCP2CON_CCP2MODE_POSITION                equ 0000h
CCP2CON_CCP2MODE_SIZE                    equ 0004h
CCP2CON_CCP2MODE_LENGTH                  equ 0004h
CCP2CON_CCP2MODE_MASK                    equ 000Fh
CCP2CON_CCP2FMT_POSN                     equ 0004h
CCP2CON_CCP2FMT_POSITION                 equ 0004h
CCP2CON_CCP2FMT_SIZE                     equ 0001h
CCP2CON_CCP2FMT_LENGTH                   equ 0001h
CCP2CON_CCP2FMT_MASK                     equ 0010h
CCP2CON_CCP2OUT_POSN                     equ 0005h
CCP2CON_CCP2OUT_POSITION                 equ 0005h
CCP2CON_CCP2OUT_SIZE                     equ 0001h
CCP2CON_CCP2OUT_LENGTH                   equ 0001h
CCP2CON_CCP2OUT_MASK                     equ 0020h
CCP2CON_CCP2EN_POSN                      equ 0007h
CCP2CON_CCP2EN_POSITION                  equ 0007h
CCP2CON_CCP2EN_SIZE                      equ 0001h
CCP2CON_CCP2EN_LENGTH                    equ 0001h
CCP2CON_CCP2EN_MASK                      equ 0080h
CCP2CON_CCP2MODE0_POSN                   equ 0000h
CCP2CON_CCP2MODE0_POSITION               equ 0000h
CCP2CON_CCP2MODE0_SIZE                   equ 0001h
CCP2CON_CCP2MODE0_LENGTH                 equ 0001h
CCP2CON_CCP2MODE0_MASK                   equ 0001h
CCP2CON_CCP2MODE1_POSN                   equ 0001h
CCP2CON_CCP2MODE1_POSITION               equ 0001h
CCP2CON_CCP2MODE1_SIZE                   equ 0001h
CCP2CON_CCP2MODE1_LENGTH                 equ 0001h
CCP2CON_CCP2MODE1_MASK                   equ 0002h
CCP2CON_CCP2MODE2_POSN                   equ 0002h
CCP2CON_CCP2MODE2_POSITION               equ 0002h
CCP2CON_CCP2MODE2_SIZE                   equ 0001h
CCP2CON_CCP2MODE2_LENGTH                 equ 0001h
CCP2CON_CCP2MODE2_MASK                   equ 0004h
CCP2CON_CCP2MODE3_POSN                   equ 0003h
CCP2CON_CCP2MODE3_POSITION               equ 0003h
CCP2CON_CCP2MODE3_SIZE                   equ 0001h
CCP2CON_CCP2MODE3_LENGTH                 equ 0001h
CCP2CON_CCP2MODE3_MASK                   equ 0008h

// Register: CCP2CAP
#define CCP2CAP CCP2CAP
CCP2CAP                                  equ 0347h
// bitfield definitions
CCP2CAP_CTS_POSN                         equ 0000h
CCP2CAP_CTS_POSITION                     equ 0000h
CCP2CAP_CTS_SIZE                         equ 0008h
CCP2CAP_CTS_LENGTH                       equ 0008h
CCP2CAP_CTS_MASK                         equ 00FFh
CCP2CAP_CTS0_POSN                        equ 0000h
CCP2CAP_CTS0_POSITION                    equ 0000h
CCP2CAP_CTS0_SIZE                        equ 0001h
CCP2CAP_CTS0_LENGTH                      equ 0001h
CCP2CAP_CTS0_MASK                        equ 0001h
CCP2CAP_CTS1_POSN                        equ 0001h
CCP2CAP_CTS1_POSITION                    equ 0001h
CCP2CAP_CTS1_SIZE                        equ 0001h
CCP2CAP_CTS1_LENGTH                      equ 0001h
CCP2CAP_CTS1_MASK                        equ 0002h
CCP2CAP_CTS2_POSN                        equ 0002h
CCP2CAP_CTS2_POSITION                    equ 0002h
CCP2CAP_CTS2_SIZE                        equ 0001h
CCP2CAP_CTS2_LENGTH                      equ 0001h
CCP2CAP_CTS2_MASK                        equ 0004h
CCP2CAP_CTS3_POSN                        equ 0003h
CCP2CAP_CTS3_POSITION                    equ 0003h
CCP2CAP_CTS3_SIZE                        equ 0001h
CCP2CAP_CTS3_LENGTH                      equ 0001h
CCP2CAP_CTS3_MASK                        equ 0008h
CCP2CAP_CCP2CTS_POSN                     equ 0000h
CCP2CAP_CCP2CTS_POSITION                 equ 0000h
CCP2CAP_CCP2CTS_SIZE                     equ 0008h
CCP2CAP_CCP2CTS_LENGTH                   equ 0008h
CCP2CAP_CCP2CTS_MASK                     equ 00FFh
CCP2CAP_CCP2CTS0_POSN                    equ 0000h
CCP2CAP_CCP2CTS0_POSITION                equ 0000h
CCP2CAP_CCP2CTS0_SIZE                    equ 0001h
CCP2CAP_CCP2CTS0_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS0_MASK                    equ 0001h
CCP2CAP_CCP2CTS1_POSN                    equ 0001h
CCP2CAP_CCP2CTS1_POSITION                equ 0001h
CCP2CAP_CCP2CTS1_SIZE                    equ 0001h
CCP2CAP_CCP2CTS1_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS1_MASK                    equ 0002h
CCP2CAP_CCP2CTS2_POSN                    equ 0002h
CCP2CAP_CCP2CTS2_POSITION                equ 0002h
CCP2CAP_CCP2CTS2_SIZE                    equ 0001h
CCP2CAP_CCP2CTS2_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS2_MASK                    equ 0004h
CCP2CAP_CCP2CTS3_POSN                    equ 0003h
CCP2CAP_CCP2CTS3_POSITION                equ 0003h
CCP2CAP_CCP2CTS3_SIZE                    equ 0001h
CCP2CAP_CCP2CTS3_LENGTH                  equ 0001h
CCP2CAP_CCP2CTS3_MASK                    equ 0008h

// Register: CCPR3
#define CCPR3 CCPR3
CCPR3                                    equ 0348h

// Register: CCPR3L
#define CCPR3L CCPR3L
CCPR3L                                   equ 0348h
// bitfield definitions
CCPR3L_RL_POSN                           equ 0000h
CCPR3L_RL_POSITION                       equ 0000h
CCPR3L_RL_SIZE                           equ 0008h
CCPR3L_RL_LENGTH                         equ 0008h
CCPR3L_RL_MASK                           equ 00FFh

// Register: CCPR3H
#define CCPR3H CCPR3H
CCPR3H                                   equ 0349h
// bitfield definitions
CCPR3H_RH_POSN                           equ 0000h
CCPR3H_RH_POSITION                       equ 0000h
CCPR3H_RH_SIZE                           equ 0008h
CCPR3H_RH_LENGTH                         equ 0008h
CCPR3H_RH_MASK                           equ 00FFh

// Register: CCP3CON
#define CCP3CON CCP3CON
CCP3CON                                  equ 034Ah
// bitfield definitions
CCP3CON_MODE_POSN                        equ 0000h
CCP3CON_MODE_POSITION                    equ 0000h
CCP3CON_MODE_SIZE                        equ 0004h
CCP3CON_MODE_LENGTH                      equ 0004h
CCP3CON_MODE_MASK                        equ 000Fh
CCP3CON_FMT_POSN                         equ 0004h
CCP3CON_FMT_POSITION                     equ 0004h
CCP3CON_FMT_SIZE                         equ 0001h
CCP3CON_FMT_LENGTH                       equ 0001h
CCP3CON_FMT_MASK                         equ 0010h
CCP3CON_OUT_POSN                         equ 0005h
CCP3CON_OUT_POSITION                     equ 0005h
CCP3CON_OUT_SIZE                         equ 0001h
CCP3CON_OUT_LENGTH                       equ 0001h
CCP3CON_OUT_MASK                         equ 0020h
CCP3CON_EN_POSN                          equ 0007h
CCP3CON_EN_POSITION                      equ 0007h
CCP3CON_EN_SIZE                          equ 0001h
CCP3CON_EN_LENGTH                        equ 0001h
CCP3CON_EN_MASK                          equ 0080h
CCP3CON_MODE0_POSN                       equ 0000h
CCP3CON_MODE0_POSITION                   equ 0000h
CCP3CON_MODE0_SIZE                       equ 0001h
CCP3CON_MODE0_LENGTH                     equ 0001h
CCP3CON_MODE0_MASK                       equ 0001h
CCP3CON_MODE1_POSN                       equ 0001h
CCP3CON_MODE1_POSITION                   equ 0001h
CCP3CON_MODE1_SIZE                       equ 0001h
CCP3CON_MODE1_LENGTH                     equ 0001h
CCP3CON_MODE1_MASK                       equ 0002h
CCP3CON_MODE2_POSN                       equ 0002h
CCP3CON_MODE2_POSITION                   equ 0002h
CCP3CON_MODE2_SIZE                       equ 0001h
CCP3CON_MODE2_LENGTH                     equ 0001h
CCP3CON_MODE2_MASK                       equ 0004h
CCP3CON_MODE3_POSN                       equ 0003h
CCP3CON_MODE3_POSITION                   equ 0003h
CCP3CON_MODE3_SIZE                       equ 0001h
CCP3CON_MODE3_LENGTH                     equ 0001h
CCP3CON_MODE3_MASK                       equ 0008h
CCP3CON_CCP3MODE_POSN                    equ 0000h
CCP3CON_CCP3MODE_POSITION                equ 0000h
CCP3CON_CCP3MODE_SIZE                    equ 0004h
CCP3CON_CCP3MODE_LENGTH                  equ 0004h
CCP3CON_CCP3MODE_MASK                    equ 000Fh
CCP3CON_CCP3FMT_POSN                     equ 0004h
CCP3CON_CCP3FMT_POSITION                 equ 0004h
CCP3CON_CCP3FMT_SIZE                     equ 0001h
CCP3CON_CCP3FMT_LENGTH                   equ 0001h
CCP3CON_CCP3FMT_MASK                     equ 0010h
CCP3CON_CCP3OUT_POSN                     equ 0005h
CCP3CON_CCP3OUT_POSITION                 equ 0005h
CCP3CON_CCP3OUT_SIZE                     equ 0001h
CCP3CON_CCP3OUT_LENGTH                   equ 0001h
CCP3CON_CCP3OUT_MASK                     equ 0020h
CCP3CON_CCP3EN_POSN                      equ 0007h
CCP3CON_CCP3EN_POSITION                  equ 0007h
CCP3CON_CCP3EN_SIZE                      equ 0001h
CCP3CON_CCP3EN_LENGTH                    equ 0001h
CCP3CON_CCP3EN_MASK                      equ 0080h
CCP3CON_CCP3MODE0_POSN                   equ 0000h
CCP3CON_CCP3MODE0_POSITION               equ 0000h
CCP3CON_CCP3MODE0_SIZE                   equ 0001h
CCP3CON_CCP3MODE0_LENGTH                 equ 0001h
CCP3CON_CCP3MODE0_MASK                   equ 0001h
CCP3CON_CCP3MODE1_POSN                   equ 0001h
CCP3CON_CCP3MODE1_POSITION               equ 0001h
CCP3CON_CCP3MODE1_SIZE                   equ 0001h
CCP3CON_CCP3MODE1_LENGTH                 equ 0001h
CCP3CON_CCP3MODE1_MASK                   equ 0002h
CCP3CON_CCP3MODE2_POSN                   equ 0002h
CCP3CON_CCP3MODE2_POSITION               equ 0002h
CCP3CON_CCP3MODE2_SIZE                   equ 0001h
CCP3CON_CCP3MODE2_LENGTH                 equ 0001h
CCP3CON_CCP3MODE2_MASK                   equ 0004h
CCP3CON_CCP3MODE3_POSN                   equ 0003h
CCP3CON_CCP3MODE3_POSITION               equ 0003h
CCP3CON_CCP3MODE3_SIZE                   equ 0001h
CCP3CON_CCP3MODE3_LENGTH                 equ 0001h
CCP3CON_CCP3MODE3_MASK                   equ 0008h

// Register: CCP3CAP
#define CCP3CAP CCP3CAP
CCP3CAP                                  equ 034Bh
// bitfield definitions
CCP3CAP_CTS_POSN                         equ 0000h
CCP3CAP_CTS_POSITION                     equ 0000h
CCP3CAP_CTS_SIZE                         equ 0008h
CCP3CAP_CTS_LENGTH                       equ 0008h
CCP3CAP_CTS_MASK                         equ 00FFh
CCP3CAP_CTS0_POSN                        equ 0000h
CCP3CAP_CTS0_POSITION                    equ 0000h
CCP3CAP_CTS0_SIZE                        equ 0001h
CCP3CAP_CTS0_LENGTH                      equ 0001h
CCP3CAP_CTS0_MASK                        equ 0001h
CCP3CAP_CTS1_POSN                        equ 0001h
CCP3CAP_CTS1_POSITION                    equ 0001h
CCP3CAP_CTS1_SIZE                        equ 0001h
CCP3CAP_CTS1_LENGTH                      equ 0001h
CCP3CAP_CTS1_MASK                        equ 0002h
CCP3CAP_CTS2_POSN                        equ 0002h
CCP3CAP_CTS2_POSITION                    equ 0002h
CCP3CAP_CTS2_SIZE                        equ 0001h
CCP3CAP_CTS2_LENGTH                      equ 0001h
CCP3CAP_CTS2_MASK                        equ 0004h
CCP3CAP_CTS3_POSN                        equ 0003h
CCP3CAP_CTS3_POSITION                    equ 0003h
CCP3CAP_CTS3_SIZE                        equ 0001h
CCP3CAP_CTS3_LENGTH                      equ 0001h
CCP3CAP_CTS3_MASK                        equ 0008h
CCP3CAP_CCP3CTS_POSN                     equ 0000h
CCP3CAP_CCP3CTS_POSITION                 equ 0000h
CCP3CAP_CCP3CTS_SIZE                     equ 0008h
CCP3CAP_CCP3CTS_LENGTH                   equ 0008h
CCP3CAP_CCP3CTS_MASK                     equ 00FFh
CCP3CAP_CCP3CTS0_POSN                    equ 0000h
CCP3CAP_CCP3CTS0_POSITION                equ 0000h
CCP3CAP_CCP3CTS0_SIZE                    equ 0001h
CCP3CAP_CCP3CTS0_LENGTH                  equ 0001h
CCP3CAP_CCP3CTS0_MASK                    equ 0001h
CCP3CAP_CCP3CTS1_POSN                    equ 0001h
CCP3CAP_CCP3CTS1_POSITION                equ 0001h
CCP3CAP_CCP3CTS1_SIZE                    equ 0001h
CCP3CAP_CCP3CTS1_LENGTH                  equ 0001h
CCP3CAP_CCP3CTS1_MASK                    equ 0002h
CCP3CAP_CCP3CTS2_POSN                    equ 0002h
CCP3CAP_CCP3CTS2_POSITION                equ 0002h
CCP3CAP_CCP3CTS2_SIZE                    equ 0001h
CCP3CAP_CCP3CTS2_LENGTH                  equ 0001h
CCP3CAP_CCP3CTS2_MASK                    equ 0004h
CCP3CAP_CCP3CTS3_POSN                    equ 0003h
CCP3CAP_CCP3CTS3_POSITION                equ 0003h
CCP3CAP_CCP3CTS3_SIZE                    equ 0001h
CCP3CAP_CCP3CTS3_LENGTH                  equ 0001h
CCP3CAP_CCP3CTS3_MASK                    equ 0008h

// Register: CCPTMRS0
#define CCPTMRS0 CCPTMRS0
CCPTMRS0                                 equ 034Ch
// bitfield definitions
CCPTMRS0_C1TSEL_POSN                     equ 0000h
CCPTMRS0_C1TSEL_POSITION                 equ 0000h
CCPTMRS0_C1TSEL_SIZE                     equ 0002h
CCPTMRS0_C1TSEL_LENGTH                   equ 0002h
CCPTMRS0_C1TSEL_MASK                     equ 0003h
CCPTMRS0_C2TSEL_POSN                     equ 0002h
CCPTMRS0_C2TSEL_POSITION                 equ 0002h
CCPTMRS0_C2TSEL_SIZE                     equ 0002h
CCPTMRS0_C2TSEL_LENGTH                   equ 0002h
CCPTMRS0_C2TSEL_MASK                     equ 000Ch
CCPTMRS0_C3TSEL_POSN                     equ 0004h
CCPTMRS0_C3TSEL_POSITION                 equ 0004h
CCPTMRS0_C3TSEL_SIZE                     equ 0002h
CCPTMRS0_C3TSEL_LENGTH                   equ 0002h
CCPTMRS0_C3TSEL_MASK                     equ 0030h
CCPTMRS0_C1TSEL0_POSN                    equ 0000h
CCPTMRS0_C1TSEL0_POSITION                equ 0000h
CCPTMRS0_C1TSEL0_SIZE                    equ 0001h
CCPTMRS0_C1TSEL0_LENGTH                  equ 0001h
CCPTMRS0_C1TSEL0_MASK                    equ 0001h
CCPTMRS0_C1TSEL1_POSN                    equ 0001h
CCPTMRS0_C1TSEL1_POSITION                equ 0001h
CCPTMRS0_C1TSEL1_SIZE                    equ 0001h
CCPTMRS0_C1TSEL1_LENGTH                  equ 0001h
CCPTMRS0_C1TSEL1_MASK                    equ 0002h
CCPTMRS0_C2TSEL0_POSN                    equ 0002h
CCPTMRS0_C2TSEL0_POSITION                equ 0002h
CCPTMRS0_C2TSEL0_SIZE                    equ 0001h
CCPTMRS0_C2TSEL0_LENGTH                  equ 0001h
CCPTMRS0_C2TSEL0_MASK                    equ 0004h
CCPTMRS0_C2TSEL1_POSN                    equ 0003h
CCPTMRS0_C2TSEL1_POSITION                equ 0003h
CCPTMRS0_C2TSEL1_SIZE                    equ 0001h
CCPTMRS0_C2TSEL1_LENGTH                  equ 0001h
CCPTMRS0_C2TSEL1_MASK                    equ 0008h
CCPTMRS0_C3TSEL0_POSN                    equ 0004h
CCPTMRS0_C3TSEL0_POSITION                equ 0004h
CCPTMRS0_C3TSEL0_SIZE                    equ 0001h
CCPTMRS0_C3TSEL0_LENGTH                  equ 0001h
CCPTMRS0_C3TSEL0_MASK                    equ 0010h
CCPTMRS0_C3TSEL1_POSN                    equ 0005h
CCPTMRS0_C3TSEL1_POSITION                equ 0005h
CCPTMRS0_C3TSEL1_SIZE                    equ 0001h
CCPTMRS0_C3TSEL1_LENGTH                  equ 0001h
CCPTMRS0_C3TSEL1_MASK                    equ 0020h

// Register: CRCDATA
#define CRCDATA CRCDATA
CRCDATA                                  equ 034Fh

// Register: CRCDATL
#define CRCDATL CRCDATL
CRCDATL                                  equ 034Fh
// bitfield definitions
CRCDATL_DATA0_POSN                       equ 0000h
CRCDATL_DATA0_POSITION                   equ 0000h
CRCDATL_DATA0_SIZE                       equ 0001h
CRCDATL_DATA0_LENGTH                     equ 0001h
CRCDATL_DATA0_MASK                       equ 0001h
CRCDATL_DATA1_POSN                       equ 0001h
CRCDATL_DATA1_POSITION                   equ 0001h
CRCDATL_DATA1_SIZE                       equ 0001h
CRCDATL_DATA1_LENGTH                     equ 0001h
CRCDATL_DATA1_MASK                       equ 0002h
CRCDATL_DATA2_POSN                       equ 0002h
CRCDATL_DATA2_POSITION                   equ 0002h
CRCDATL_DATA2_SIZE                       equ 0001h
CRCDATL_DATA2_LENGTH                     equ 0001h
CRCDATL_DATA2_MASK                       equ 0004h
CRCDATL_DATA3_POSN                       equ 0003h
CRCDATL_DATA3_POSITION                   equ 0003h
CRCDATL_DATA3_SIZE                       equ 0001h
CRCDATL_DATA3_LENGTH                     equ 0001h
CRCDATL_DATA3_MASK                       equ 0008h
CRCDATL_DATA4_POSN                       equ 0004h
CRCDATL_DATA4_POSITION                   equ 0004h
CRCDATL_DATA4_SIZE                       equ 0001h
CRCDATL_DATA4_LENGTH                     equ 0001h
CRCDATL_DATA4_MASK                       equ 0010h
CRCDATL_DATA5_POSN                       equ 0005h
CRCDATL_DATA5_POSITION                   equ 0005h
CRCDATL_DATA5_SIZE                       equ 0001h
CRCDATL_DATA5_LENGTH                     equ 0001h
CRCDATL_DATA5_MASK                       equ 0020h
CRCDATL_DATA6_POSN                       equ 0006h
CRCDATL_DATA6_POSITION                   equ 0006h
CRCDATL_DATA6_SIZE                       equ 0001h
CRCDATL_DATA6_LENGTH                     equ 0001h
CRCDATL_DATA6_MASK                       equ 0040h
CRCDATL_DATA7_POSN                       equ 0007h
CRCDATL_DATA7_POSITION                   equ 0007h
CRCDATL_DATA7_SIZE                       equ 0001h
CRCDATL_DATA7_LENGTH                     equ 0001h
CRCDATL_DATA7_MASK                       equ 0080h

// Register: CRCDATH
#define CRCDATH CRCDATH
CRCDATH                                  equ 0350h
// bitfield definitions
CRCDATH_DATA8_POSN                       equ 0000h
CRCDATH_DATA8_POSITION                   equ 0000h
CRCDATH_DATA8_SIZE                       equ 0001h
CRCDATH_DATA8_LENGTH                     equ 0001h
CRCDATH_DATA8_MASK                       equ 0001h
CRCDATH_DATA9_POSN                       equ 0001h
CRCDATH_DATA9_POSITION                   equ 0001h
CRCDATH_DATA9_SIZE                       equ 0001h
CRCDATH_DATA9_LENGTH                     equ 0001h
CRCDATH_DATA9_MASK                       equ 0002h
CRCDATH_DATA10_POSN                      equ 0002h
CRCDATH_DATA10_POSITION                  equ 0002h
CRCDATH_DATA10_SIZE                      equ 0001h
CRCDATH_DATA10_LENGTH                    equ 0001h
CRCDATH_DATA10_MASK                      equ 0004h
CRCDATH_DATA11_POSN                      equ 0003h
CRCDATH_DATA11_POSITION                  equ 0003h
CRCDATH_DATA11_SIZE                      equ 0001h
CRCDATH_DATA11_LENGTH                    equ 0001h
CRCDATH_DATA11_MASK                      equ 0008h
CRCDATH_DATA12_POSN                      equ 0004h
CRCDATH_DATA12_POSITION                  equ 0004h
CRCDATH_DATA12_SIZE                      equ 0001h
CRCDATH_DATA12_LENGTH                    equ 0001h
CRCDATH_DATA12_MASK                      equ 0010h
CRCDATH_DATA13_POSN                      equ 0005h
CRCDATH_DATA13_POSITION                  equ 0005h
CRCDATH_DATA13_SIZE                      equ 0001h
CRCDATH_DATA13_LENGTH                    equ 0001h
CRCDATH_DATA13_MASK                      equ 0020h
CRCDATH_DATA14_POSN                      equ 0006h
CRCDATH_DATA14_POSITION                  equ 0006h
CRCDATH_DATA14_SIZE                      equ 0001h
CRCDATH_DATA14_LENGTH                    equ 0001h
CRCDATH_DATA14_MASK                      equ 0040h
CRCDATH_DATA15_POSN                      equ 0007h
CRCDATH_DATA15_POSITION                  equ 0007h
CRCDATH_DATA15_SIZE                      equ 0001h
CRCDATH_DATA15_LENGTH                    equ 0001h
CRCDATH_DATA15_MASK                      equ 0080h

// Register: CRCACC
#define CRCACC CRCACC
CRCACC                                   equ 0351h

// Register: CRCACCL
#define CRCACCL CRCACCL
CRCACCL                                  equ 0351h
// bitfield definitions
CRCACCL_ACC0_POSN                        equ 0000h
CRCACCL_ACC0_POSITION                    equ 0000h
CRCACCL_ACC0_SIZE                        equ 0001h
CRCACCL_ACC0_LENGTH                      equ 0001h
CRCACCL_ACC0_MASK                        equ 0001h
CRCACCL_ACC1_POSN                        equ 0001h
CRCACCL_ACC1_POSITION                    equ 0001h
CRCACCL_ACC1_SIZE                        equ 0001h
CRCACCL_ACC1_LENGTH                      equ 0001h
CRCACCL_ACC1_MASK                        equ 0002h
CRCACCL_ACC2_POSN                        equ 0002h
CRCACCL_ACC2_POSITION                    equ 0002h
CRCACCL_ACC2_SIZE                        equ 0001h
CRCACCL_ACC2_LENGTH                      equ 0001h
CRCACCL_ACC2_MASK                        equ 0004h
CRCACCL_ACC3_POSN                        equ 0003h
CRCACCL_ACC3_POSITION                    equ 0003h
CRCACCL_ACC3_SIZE                        equ 0001h
CRCACCL_ACC3_LENGTH                      equ 0001h
CRCACCL_ACC3_MASK                        equ 0008h
CRCACCL_ACC4_POSN                        equ 0004h
CRCACCL_ACC4_POSITION                    equ 0004h
CRCACCL_ACC4_SIZE                        equ 0001h
CRCACCL_ACC4_LENGTH                      equ 0001h
CRCACCL_ACC4_MASK                        equ 0010h
CRCACCL_ACC5_POSN                        equ 0005h
CRCACCL_ACC5_POSITION                    equ 0005h
CRCACCL_ACC5_SIZE                        equ 0001h
CRCACCL_ACC5_LENGTH                      equ 0001h
CRCACCL_ACC5_MASK                        equ 0020h
CRCACCL_ACC6_POSN                        equ 0006h
CRCACCL_ACC6_POSITION                    equ 0006h
CRCACCL_ACC6_SIZE                        equ 0001h
CRCACCL_ACC6_LENGTH                      equ 0001h
CRCACCL_ACC6_MASK                        equ 0040h
CRCACCL_ACC7_POSN                        equ 0007h
CRCACCL_ACC7_POSITION                    equ 0007h
CRCACCL_ACC7_SIZE                        equ 0001h
CRCACCL_ACC7_LENGTH                      equ 0001h
CRCACCL_ACC7_MASK                        equ 0080h

// Register: CRCACCH
#define CRCACCH CRCACCH
CRCACCH                                  equ 0352h
// bitfield definitions
CRCACCH_ACC8_POSN                        equ 0000h
CRCACCH_ACC8_POSITION                    equ 0000h
CRCACCH_ACC8_SIZE                        equ 0001h
CRCACCH_ACC8_LENGTH                      equ 0001h
CRCACCH_ACC8_MASK                        equ 0001h
CRCACCH_ACC9_POSN                        equ 0001h
CRCACCH_ACC9_POSITION                    equ 0001h
CRCACCH_ACC9_SIZE                        equ 0001h
CRCACCH_ACC9_LENGTH                      equ 0001h
CRCACCH_ACC9_MASK                        equ 0002h
CRCACCH_ACC10_POSN                       equ 0002h
CRCACCH_ACC10_POSITION                   equ 0002h
CRCACCH_ACC10_SIZE                       equ 0001h
CRCACCH_ACC10_LENGTH                     equ 0001h
CRCACCH_ACC10_MASK                       equ 0004h
CRCACCH_ACC11_POSN                       equ 0003h
CRCACCH_ACC11_POSITION                   equ 0003h
CRCACCH_ACC11_SIZE                       equ 0001h
CRCACCH_ACC11_LENGTH                     equ 0001h
CRCACCH_ACC11_MASK                       equ 0008h
CRCACCH_ACC12_POSN                       equ 0004h
CRCACCH_ACC12_POSITION                   equ 0004h
CRCACCH_ACC12_SIZE                       equ 0001h
CRCACCH_ACC12_LENGTH                     equ 0001h
CRCACCH_ACC12_MASK                       equ 0010h
CRCACCH_ACC13_POSN                       equ 0005h
CRCACCH_ACC13_POSITION                   equ 0005h
CRCACCH_ACC13_SIZE                       equ 0001h
CRCACCH_ACC13_LENGTH                     equ 0001h
CRCACCH_ACC13_MASK                       equ 0020h
CRCACCH_ACC14_POSN                       equ 0006h
CRCACCH_ACC14_POSITION                   equ 0006h
CRCACCH_ACC14_SIZE                       equ 0001h
CRCACCH_ACC14_LENGTH                     equ 0001h
CRCACCH_ACC14_MASK                       equ 0040h
CRCACCH_ACC15_POSN                       equ 0007h
CRCACCH_ACC15_POSITION                   equ 0007h
CRCACCH_ACC15_SIZE                       equ 0001h
CRCACCH_ACC15_LENGTH                     equ 0001h
CRCACCH_ACC15_MASK                       equ 0080h

// Register: CRCSHFT
#define CRCSHFT CRCSHFT
CRCSHFT                                  equ 0353h

// Register: CRCSHIFTL
#define CRCSHIFTL CRCSHIFTL
CRCSHIFTL                                equ 0353h
// bitfield definitions
CRCSHIFTL_SHFT0_POSN                     equ 0000h
CRCSHIFTL_SHFT0_POSITION                 equ 0000h
CRCSHIFTL_SHFT0_SIZE                     equ 0001h
CRCSHIFTL_SHFT0_LENGTH                   equ 0001h
CRCSHIFTL_SHFT0_MASK                     equ 0001h
CRCSHIFTL_SHFT1_POSN                     equ 0001h
CRCSHIFTL_SHFT1_POSITION                 equ 0001h
CRCSHIFTL_SHFT1_SIZE                     equ 0001h
CRCSHIFTL_SHFT1_LENGTH                   equ 0001h
CRCSHIFTL_SHFT1_MASK                     equ 0002h
CRCSHIFTL_SHFT2_POSN                     equ 0002h
CRCSHIFTL_SHFT2_POSITION                 equ 0002h
CRCSHIFTL_SHFT2_SIZE                     equ 0001h
CRCSHIFTL_SHFT2_LENGTH                   equ 0001h
CRCSHIFTL_SHFT2_MASK                     equ 0004h
CRCSHIFTL_SHFT3_POSN                     equ 0003h
CRCSHIFTL_SHFT3_POSITION                 equ 0003h
CRCSHIFTL_SHFT3_SIZE                     equ 0001h
CRCSHIFTL_SHFT3_LENGTH                   equ 0001h
CRCSHIFTL_SHFT3_MASK                     equ 0008h
CRCSHIFTL_SHFT4_POSN                     equ 0004h
CRCSHIFTL_SHFT4_POSITION                 equ 0004h
CRCSHIFTL_SHFT4_SIZE                     equ 0001h
CRCSHIFTL_SHFT4_LENGTH                   equ 0001h
CRCSHIFTL_SHFT4_MASK                     equ 0010h
CRCSHIFTL_SHFT5_POSN                     equ 0005h
CRCSHIFTL_SHFT5_POSITION                 equ 0005h
CRCSHIFTL_SHFT5_SIZE                     equ 0001h
CRCSHIFTL_SHFT5_LENGTH                   equ 0001h
CRCSHIFTL_SHFT5_MASK                     equ 0020h
CRCSHIFTL_SHFT6_POSN                     equ 0006h
CRCSHIFTL_SHFT6_POSITION                 equ 0006h
CRCSHIFTL_SHFT6_SIZE                     equ 0001h
CRCSHIFTL_SHFT6_LENGTH                   equ 0001h
CRCSHIFTL_SHFT6_MASK                     equ 0040h
CRCSHIFTL_SHFT7_POSN                     equ 0007h
CRCSHIFTL_SHFT7_POSITION                 equ 0007h
CRCSHIFTL_SHFT7_SIZE                     equ 0001h
CRCSHIFTL_SHFT7_LENGTH                   equ 0001h
CRCSHIFTL_SHFT7_MASK                     equ 0080h

// Register: CRCSHIFTH
#define CRCSHIFTH CRCSHIFTH
CRCSHIFTH                                equ 0354h
// bitfield definitions
CRCSHIFTH_SHFT8_POSN                     equ 0000h
CRCSHIFTH_SHFT8_POSITION                 equ 0000h
CRCSHIFTH_SHFT8_SIZE                     equ 0001h
CRCSHIFTH_SHFT8_LENGTH                   equ 0001h
CRCSHIFTH_SHFT8_MASK                     equ 0001h
CRCSHIFTH_SHFT9_POSN                     equ 0001h
CRCSHIFTH_SHFT9_POSITION                 equ 0001h
CRCSHIFTH_SHFT9_SIZE                     equ 0001h
CRCSHIFTH_SHFT9_LENGTH                   equ 0001h
CRCSHIFTH_SHFT9_MASK                     equ 0002h
CRCSHIFTH_SHFT10_POSN                    equ 0002h
CRCSHIFTH_SHFT10_POSITION                equ 0002h
CRCSHIFTH_SHFT10_SIZE                    equ 0001h
CRCSHIFTH_SHFT10_LENGTH                  equ 0001h
CRCSHIFTH_SHFT10_MASK                    equ 0004h
CRCSHIFTH_SHFT11_POSN                    equ 0003h
CRCSHIFTH_SHFT11_POSITION                equ 0003h
CRCSHIFTH_SHFT11_SIZE                    equ 0001h
CRCSHIFTH_SHFT11_LENGTH                  equ 0001h
CRCSHIFTH_SHFT11_MASK                    equ 0008h
CRCSHIFTH_SHFT12_POSN                    equ 0004h
CRCSHIFTH_SHFT12_POSITION                equ 0004h
CRCSHIFTH_SHFT12_SIZE                    equ 0001h
CRCSHIFTH_SHFT12_LENGTH                  equ 0001h
CRCSHIFTH_SHFT12_MASK                    equ 0010h
CRCSHIFTH_SHFT13_POSN                    equ 0005h
CRCSHIFTH_SHFT13_POSITION                equ 0005h
CRCSHIFTH_SHFT13_SIZE                    equ 0001h
CRCSHIFTH_SHFT13_LENGTH                  equ 0001h
CRCSHIFTH_SHFT13_MASK                    equ 0020h
CRCSHIFTH_SHFT14_POSN                    equ 0006h
CRCSHIFTH_SHFT14_POSITION                equ 0006h
CRCSHIFTH_SHFT14_SIZE                    equ 0001h
CRCSHIFTH_SHFT14_LENGTH                  equ 0001h
CRCSHIFTH_SHFT14_MASK                    equ 0040h
CRCSHIFTH_SHFT15_POSN                    equ 0007h
CRCSHIFTH_SHFT15_POSITION                equ 0007h
CRCSHIFTH_SHFT15_SIZE                    equ 0001h
CRCSHIFTH_SHFT15_LENGTH                  equ 0001h
CRCSHIFTH_SHFT15_MASK                    equ 0080h

// Register: CRCXOR
#define CRCXOR CRCXOR
CRCXOR                                   equ 0355h

// Register: CRCXORL
#define CRCXORL CRCXORL
CRCXORL                                  equ 0355h
// bitfield definitions
CRCXORL_X1_POSN                          equ 0001h
CRCXORL_X1_POSITION                      equ 0001h
CRCXORL_X1_SIZE                          equ 0001h
CRCXORL_X1_LENGTH                        equ 0001h
CRCXORL_X1_MASK                          equ 0002h
CRCXORL_X2_POSN                          equ 0002h
CRCXORL_X2_POSITION                      equ 0002h
CRCXORL_X2_SIZE                          equ 0001h
CRCXORL_X2_LENGTH                        equ 0001h
CRCXORL_X2_MASK                          equ 0004h
CRCXORL_X3_POSN                          equ 0003h
CRCXORL_X3_POSITION                      equ 0003h
CRCXORL_X3_SIZE                          equ 0001h
CRCXORL_X3_LENGTH                        equ 0001h
CRCXORL_X3_MASK                          equ 0008h
CRCXORL_X4_POSN                          equ 0004h
CRCXORL_X4_POSITION                      equ 0004h
CRCXORL_X4_SIZE                          equ 0001h
CRCXORL_X4_LENGTH                        equ 0001h
CRCXORL_X4_MASK                          equ 0010h
CRCXORL_X5_POSN                          equ 0005h
CRCXORL_X5_POSITION                      equ 0005h
CRCXORL_X5_SIZE                          equ 0001h
CRCXORL_X5_LENGTH                        equ 0001h
CRCXORL_X5_MASK                          equ 0020h
CRCXORL_X6_POSN                          equ 0006h
CRCXORL_X6_POSITION                      equ 0006h
CRCXORL_X6_SIZE                          equ 0001h
CRCXORL_X6_LENGTH                        equ 0001h
CRCXORL_X6_MASK                          equ 0040h
CRCXORL_X7_POSN                          equ 0007h
CRCXORL_X7_POSITION                      equ 0007h
CRCXORL_X7_SIZE                          equ 0001h
CRCXORL_X7_LENGTH                        equ 0001h
CRCXORL_X7_MASK                          equ 0080h

// Register: CRCXORH
#define CRCXORH CRCXORH
CRCXORH                                  equ 0356h
// bitfield definitions
CRCXORH_X8_POSN                          equ 0000h
CRCXORH_X8_POSITION                      equ 0000h
CRCXORH_X8_SIZE                          equ 0001h
CRCXORH_X8_LENGTH                        equ 0001h
CRCXORH_X8_MASK                          equ 0001h
CRCXORH_X9_POSN                          equ 0001h
CRCXORH_X9_POSITION                      equ 0001h
CRCXORH_X9_SIZE                          equ 0001h
CRCXORH_X9_LENGTH                        equ 0001h
CRCXORH_X9_MASK                          equ 0002h
CRCXORH_X10_POSN                         equ 0002h
CRCXORH_X10_POSITION                     equ 0002h
CRCXORH_X10_SIZE                         equ 0001h
CRCXORH_X10_LENGTH                       equ 0001h
CRCXORH_X10_MASK                         equ 0004h
CRCXORH_X11_POSN                         equ 0003h
CRCXORH_X11_POSITION                     equ 0003h
CRCXORH_X11_SIZE                         equ 0001h
CRCXORH_X11_LENGTH                       equ 0001h
CRCXORH_X11_MASK                         equ 0008h
CRCXORH_X12_POSN                         equ 0004h
CRCXORH_X12_POSITION                     equ 0004h
CRCXORH_X12_SIZE                         equ 0001h
CRCXORH_X12_LENGTH                       equ 0001h
CRCXORH_X12_MASK                         equ 0010h
CRCXORH_X13_POSN                         equ 0005h
CRCXORH_X13_POSITION                     equ 0005h
CRCXORH_X13_SIZE                         equ 0001h
CRCXORH_X13_LENGTH                       equ 0001h
CRCXORH_X13_MASK                         equ 0020h
CRCXORH_X14_POSN                         equ 0006h
CRCXORH_X14_POSITION                     equ 0006h
CRCXORH_X14_SIZE                         equ 0001h
CRCXORH_X14_LENGTH                       equ 0001h
CRCXORH_X14_MASK                         equ 0040h
CRCXORH_X15_POSN                         equ 0007h
CRCXORH_X15_POSITION                     equ 0007h
CRCXORH_X15_SIZE                         equ 0001h
CRCXORH_X15_LENGTH                       equ 0001h
CRCXORH_X15_MASK                         equ 0080h

// Register: CRCCON0
#define CRCCON0 CRCCON0
CRCCON0                                  equ 0357h
// bitfield definitions
CRCCON0_FULL_POSN                        equ 0000h
CRCCON0_FULL_POSITION                    equ 0000h
CRCCON0_FULL_SIZE                        equ 0001h
CRCCON0_FULL_LENGTH                      equ 0001h
CRCCON0_FULL_MASK                        equ 0001h
CRCCON0_SHIFTM_POSN                      equ 0001h
CRCCON0_SHIFTM_POSITION                  equ 0001h
CRCCON0_SHIFTM_SIZE                      equ 0001h
CRCCON0_SHIFTM_LENGTH                    equ 0001h
CRCCON0_SHIFTM_MASK                      equ 0002h
CRCCON0_ACCM_POSN                        equ 0004h
CRCCON0_ACCM_POSITION                    equ 0004h
CRCCON0_ACCM_SIZE                        equ 0001h
CRCCON0_ACCM_LENGTH                      equ 0001h
CRCCON0_ACCM_MASK                        equ 0010h
CRCCON0_BUSY_POSN                        equ 0005h
CRCCON0_BUSY_POSITION                    equ 0005h
CRCCON0_BUSY_SIZE                        equ 0001h
CRCCON0_BUSY_LENGTH                      equ 0001h
CRCCON0_BUSY_MASK                        equ 0020h
CRCCON0_CRCGO_POSN                       equ 0006h
CRCCON0_CRCGO_POSITION                   equ 0006h
CRCCON0_CRCGO_SIZE                       equ 0001h
CRCCON0_CRCGO_LENGTH                     equ 0001h
CRCCON0_CRCGO_MASK                       equ 0040h
CRCCON0_EN_POSN                          equ 0007h
CRCCON0_EN_POSITION                      equ 0007h
CRCCON0_EN_SIZE                          equ 0001h
CRCCON0_EN_LENGTH                        equ 0001h
CRCCON0_EN_MASK                          equ 0080h
CRCCON0_CRCEN_POSN                       equ 0007h
CRCCON0_CRCEN_POSITION                   equ 0007h
CRCCON0_CRCEN_SIZE                       equ 0001h
CRCCON0_CRCEN_LENGTH                     equ 0001h
CRCCON0_CRCEN_MASK                       equ 0080h

// Register: CRCCON1
#define CRCCON1 CRCCON1
CRCCON1                                  equ 0358h
// bitfield definitions
CRCCON1_PLEN_POSN                        equ 0000h
CRCCON1_PLEN_POSITION                    equ 0000h
CRCCON1_PLEN_SIZE                        equ 0004h
CRCCON1_PLEN_LENGTH                      equ 0004h
CRCCON1_PLEN_MASK                        equ 000Fh
CRCCON1_DLEN_POSN                        equ 0004h
CRCCON1_DLEN_POSITION                    equ 0004h
CRCCON1_DLEN_SIZE                        equ 0004h
CRCCON1_DLEN_LENGTH                      equ 0004h
CRCCON1_DLEN_MASK                        equ 00F0h
CRCCON1_PLEN0_POSN                       equ 0000h
CRCCON1_PLEN0_POSITION                   equ 0000h
CRCCON1_PLEN0_SIZE                       equ 0001h
CRCCON1_PLEN0_LENGTH                     equ 0001h
CRCCON1_PLEN0_MASK                       equ 0001h
CRCCON1_PLEN1_POSN                       equ 0001h
CRCCON1_PLEN1_POSITION                   equ 0001h
CRCCON1_PLEN1_SIZE                       equ 0001h
CRCCON1_PLEN1_LENGTH                     equ 0001h
CRCCON1_PLEN1_MASK                       equ 0002h
CRCCON1_PLEN2_POSN                       equ 0002h
CRCCON1_PLEN2_POSITION                   equ 0002h
CRCCON1_PLEN2_SIZE                       equ 0001h
CRCCON1_PLEN2_LENGTH                     equ 0001h
CRCCON1_PLEN2_MASK                       equ 0004h
CRCCON1_PLEN3_POSN                       equ 0003h
CRCCON1_PLEN3_POSITION                   equ 0003h
CRCCON1_PLEN3_SIZE                       equ 0001h
CRCCON1_PLEN3_LENGTH                     equ 0001h
CRCCON1_PLEN3_MASK                       equ 0008h
CRCCON1_DLEN0_POSN                       equ 0004h
CRCCON1_DLEN0_POSITION                   equ 0004h
CRCCON1_DLEN0_SIZE                       equ 0001h
CRCCON1_DLEN0_LENGTH                     equ 0001h
CRCCON1_DLEN0_MASK                       equ 0010h
CRCCON1_DLEN1_POSN                       equ 0005h
CRCCON1_DLEN1_POSITION                   equ 0005h
CRCCON1_DLEN1_SIZE                       equ 0001h
CRCCON1_DLEN1_LENGTH                     equ 0001h
CRCCON1_DLEN1_MASK                       equ 0020h
CRCCON1_DLEN2_POSN                       equ 0006h
CRCCON1_DLEN2_POSITION                   equ 0006h
CRCCON1_DLEN2_SIZE                       equ 0001h
CRCCON1_DLEN2_LENGTH                     equ 0001h
CRCCON1_DLEN2_MASK                       equ 0040h
CRCCON1_DLEN3_POSN                       equ 0007h
CRCCON1_DLEN3_POSITION                   equ 0007h
CRCCON1_DLEN3_SIZE                       equ 0001h
CRCCON1_DLEN3_LENGTH                     equ 0001h
CRCCON1_DLEN3_MASK                       equ 0080h

// Register: SCANLADR
#define SCANLADR SCANLADR
SCANLADR                                 equ 035Ah

// Register: SCANLADRL
#define SCANLADRL SCANLADRL
SCANLADRL                                equ 035Ah
// bitfield definitions
SCANLADRL_LADR_POSN                      equ 0000h
SCANLADRL_LADR_POSITION                  equ 0000h
SCANLADRL_LADR_SIZE                      equ 0008h
SCANLADRL_LADR_LENGTH                    equ 0008h
SCANLADRL_LADR_MASK                      equ 00FFh
SCANLADRL_LADR0_POSN                     equ 0000h
SCANLADRL_LADR0_POSITION                 equ 0000h
SCANLADRL_LADR0_SIZE                     equ 0001h
SCANLADRL_LADR0_LENGTH                   equ 0001h
SCANLADRL_LADR0_MASK                     equ 0001h
SCANLADRL_LADR1_POSN                     equ 0001h
SCANLADRL_LADR1_POSITION                 equ 0001h
SCANLADRL_LADR1_SIZE                     equ 0001h
SCANLADRL_LADR1_LENGTH                   equ 0001h
SCANLADRL_LADR1_MASK                     equ 0002h
SCANLADRL_LADR2_POSN                     equ 0002h
SCANLADRL_LADR2_POSITION                 equ 0002h
SCANLADRL_LADR2_SIZE                     equ 0001h
SCANLADRL_LADR2_LENGTH                   equ 0001h
SCANLADRL_LADR2_MASK                     equ 0004h
SCANLADRL_LADR3_POSN                     equ 0003h
SCANLADRL_LADR3_POSITION                 equ 0003h
SCANLADRL_LADR3_SIZE                     equ 0001h
SCANLADRL_LADR3_LENGTH                   equ 0001h
SCANLADRL_LADR3_MASK                     equ 0008h
SCANLADRL_LADR4_POSN                     equ 0004h
SCANLADRL_LADR4_POSITION                 equ 0004h
SCANLADRL_LADR4_SIZE                     equ 0001h
SCANLADRL_LADR4_LENGTH                   equ 0001h
SCANLADRL_LADR4_MASK                     equ 0010h
SCANLADRL_LADR5_POSN                     equ 0005h
SCANLADRL_LADR5_POSITION                 equ 0005h
SCANLADRL_LADR5_SIZE                     equ 0001h
SCANLADRL_LADR5_LENGTH                   equ 0001h
SCANLADRL_LADR5_MASK                     equ 0020h
SCANLADRL_LADR6_POSN                     equ 0006h
SCANLADRL_LADR6_POSITION                 equ 0006h
SCANLADRL_LADR6_SIZE                     equ 0001h
SCANLADRL_LADR6_LENGTH                   equ 0001h
SCANLADRL_LADR6_MASK                     equ 0040h
SCANLADRL_LADR7_POSN                     equ 0007h
SCANLADRL_LADR7_POSITION                 equ 0007h
SCANLADRL_LADR7_SIZE                     equ 0001h
SCANLADRL_LADR7_LENGTH                   equ 0001h
SCANLADRL_LADR7_MASK                     equ 0080h
SCANLADRL_SCANLADR_POSN                  equ 0000h
SCANLADRL_SCANLADR_POSITION              equ 0000h
SCANLADRL_SCANLADR_SIZE                  equ 0008h
SCANLADRL_SCANLADR_LENGTH                equ 0008h
SCANLADRL_SCANLADR_MASK                  equ 00FFh
SCANLADRL_SCANLADR0_POSN                 equ 0000h
SCANLADRL_SCANLADR0_POSITION             equ 0000h
SCANLADRL_SCANLADR0_SIZE                 equ 0001h
SCANLADRL_SCANLADR0_LENGTH               equ 0001h
SCANLADRL_SCANLADR0_MASK                 equ 0001h
SCANLADRL_SCANLADR1_POSN                 equ 0001h
SCANLADRL_SCANLADR1_POSITION             equ 0001h
SCANLADRL_SCANLADR1_SIZE                 equ 0001h
SCANLADRL_SCANLADR1_LENGTH               equ 0001h
SCANLADRL_SCANLADR1_MASK                 equ 0002h
SCANLADRL_SCANLADR2_POSN                 equ 0002h
SCANLADRL_SCANLADR2_POSITION             equ 0002h
SCANLADRL_SCANLADR2_SIZE                 equ 0001h
SCANLADRL_SCANLADR2_LENGTH               equ 0001h
SCANLADRL_SCANLADR2_MASK                 equ 0004h
SCANLADRL_SCANLADR3_POSN                 equ 0003h
SCANLADRL_SCANLADR3_POSITION             equ 0003h
SCANLADRL_SCANLADR3_SIZE                 equ 0001h
SCANLADRL_SCANLADR3_LENGTH               equ 0001h
SCANLADRL_SCANLADR3_MASK                 equ 0008h
SCANLADRL_SCANLADR4_POSN                 equ 0004h
SCANLADRL_SCANLADR4_POSITION             equ 0004h
SCANLADRL_SCANLADR4_SIZE                 equ 0001h
SCANLADRL_SCANLADR4_LENGTH               equ 0001h
SCANLADRL_SCANLADR4_MASK                 equ 0010h
SCANLADRL_SCANLADR5_POSN                 equ 0005h
SCANLADRL_SCANLADR5_POSITION             equ 0005h
SCANLADRL_SCANLADR5_SIZE                 equ 0001h
SCANLADRL_SCANLADR5_LENGTH               equ 0001h
SCANLADRL_SCANLADR5_MASK                 equ 0020h
SCANLADRL_SCANLADR6_POSN                 equ 0006h
SCANLADRL_SCANLADR6_POSITION             equ 0006h
SCANLADRL_SCANLADR6_SIZE                 equ 0001h
SCANLADRL_SCANLADR6_LENGTH               equ 0001h
SCANLADRL_SCANLADR6_MASK                 equ 0040h
SCANLADRL_SCANLADR7_POSN                 equ 0007h
SCANLADRL_SCANLADR7_POSITION             equ 0007h
SCANLADRL_SCANLADR7_SIZE                 equ 0001h
SCANLADRL_SCANLADR7_LENGTH               equ 0001h
SCANLADRL_SCANLADR7_MASK                 equ 0080h

// Register: SCANLADRH
#define SCANLADRH SCANLADRH
SCANLADRH                                equ 035Bh
// bitfield definitions
SCANLADRH_LADR_POSN                      equ 0000h
SCANLADRH_LADR_POSITION                  equ 0000h
SCANLADRH_LADR_SIZE                      equ 0008h
SCANLADRH_LADR_LENGTH                    equ 0008h
SCANLADRH_LADR_MASK                      equ 00FFh
SCANLADRH_LADR8_POSN                     equ 0000h
SCANLADRH_LADR8_POSITION                 equ 0000h
SCANLADRH_LADR8_SIZE                     equ 0001h
SCANLADRH_LADR8_LENGTH                   equ 0001h
SCANLADRH_LADR8_MASK                     equ 0001h
SCANLADRH_LADR9_POSN                     equ 0001h
SCANLADRH_LADR9_POSITION                 equ 0001h
SCANLADRH_LADR9_SIZE                     equ 0001h
SCANLADRH_LADR9_LENGTH                   equ 0001h
SCANLADRH_LADR9_MASK                     equ 0002h
SCANLADRH_LADR10_POSN                    equ 0002h
SCANLADRH_LADR10_POSITION                equ 0002h
SCANLADRH_LADR10_SIZE                    equ 0001h
SCANLADRH_LADR10_LENGTH                  equ 0001h
SCANLADRH_LADR10_MASK                    equ 0004h
SCANLADRH_LADR11_POSN                    equ 0003h
SCANLADRH_LADR11_POSITION                equ 0003h
SCANLADRH_LADR11_SIZE                    equ 0001h
SCANLADRH_LADR11_LENGTH                  equ 0001h
SCANLADRH_LADR11_MASK                    equ 0008h
SCANLADRH_LADR12_POSN                    equ 0004h
SCANLADRH_LADR12_POSITION                equ 0004h
SCANLADRH_LADR12_SIZE                    equ 0001h
SCANLADRH_LADR12_LENGTH                  equ 0001h
SCANLADRH_LADR12_MASK                    equ 0010h
SCANLADRH_LADR13_POSN                    equ 0005h
SCANLADRH_LADR13_POSITION                equ 0005h
SCANLADRH_LADR13_SIZE                    equ 0001h
SCANLADRH_LADR13_LENGTH                  equ 0001h
SCANLADRH_LADR13_MASK                    equ 0020h
SCANLADRH_LADR14_POSN                    equ 0006h
SCANLADRH_LADR14_POSITION                equ 0006h
SCANLADRH_LADR14_SIZE                    equ 0001h
SCANLADRH_LADR14_LENGTH                  equ 0001h
SCANLADRH_LADR14_MASK                    equ 0040h
SCANLADRH_LADR15_POSN                    equ 0007h
SCANLADRH_LADR15_POSITION                equ 0007h
SCANLADRH_LADR15_SIZE                    equ 0001h
SCANLADRH_LADR15_LENGTH                  equ 0001h
SCANLADRH_LADR15_MASK                    equ 0080h
SCANLADRH_SCANLADR_POSN                  equ 0000h
SCANLADRH_SCANLADR_POSITION              equ 0000h
SCANLADRH_SCANLADR_SIZE                  equ 0008h
SCANLADRH_SCANLADR_LENGTH                equ 0008h
SCANLADRH_SCANLADR_MASK                  equ 00FFh
SCANLADRH_SCANLADR8_POSN                 equ 0000h
SCANLADRH_SCANLADR8_POSITION             equ 0000h
SCANLADRH_SCANLADR8_SIZE                 equ 0001h
SCANLADRH_SCANLADR8_LENGTH               equ 0001h
SCANLADRH_SCANLADR8_MASK                 equ 0001h
SCANLADRH_SCANLADR9_POSN                 equ 0001h
SCANLADRH_SCANLADR9_POSITION             equ 0001h
SCANLADRH_SCANLADR9_SIZE                 equ 0001h
SCANLADRH_SCANLADR9_LENGTH               equ 0001h
SCANLADRH_SCANLADR9_MASK                 equ 0002h
SCANLADRH_SCANLADR10_POSN                equ 0002h
SCANLADRH_SCANLADR10_POSITION            equ 0002h
SCANLADRH_SCANLADR10_SIZE                equ 0001h
SCANLADRH_SCANLADR10_LENGTH              equ 0001h
SCANLADRH_SCANLADR10_MASK                equ 0004h
SCANLADRH_SCANLADR11_POSN                equ 0003h
SCANLADRH_SCANLADR11_POSITION            equ 0003h
SCANLADRH_SCANLADR11_SIZE                equ 0001h
SCANLADRH_SCANLADR11_LENGTH              equ 0001h
SCANLADRH_SCANLADR11_MASK                equ 0008h
SCANLADRH_SCANLADR12_POSN                equ 0004h
SCANLADRH_SCANLADR12_POSITION            equ 0004h
SCANLADRH_SCANLADR12_SIZE                equ 0001h
SCANLADRH_SCANLADR12_LENGTH              equ 0001h
SCANLADRH_SCANLADR12_MASK                equ 0010h
SCANLADRH_SCANLADR13_POSN                equ 0005h
SCANLADRH_SCANLADR13_POSITION            equ 0005h
SCANLADRH_SCANLADR13_SIZE                equ 0001h
SCANLADRH_SCANLADR13_LENGTH              equ 0001h
SCANLADRH_SCANLADR13_MASK                equ 0020h
SCANLADRH_SCANLADR14_POSN                equ 0006h
SCANLADRH_SCANLADR14_POSITION            equ 0006h
SCANLADRH_SCANLADR14_SIZE                equ 0001h
SCANLADRH_SCANLADR14_LENGTH              equ 0001h
SCANLADRH_SCANLADR14_MASK                equ 0040h
SCANLADRH_SCANLADR15_POSN                equ 0007h
SCANLADRH_SCANLADR15_POSITION            equ 0007h
SCANLADRH_SCANLADR15_SIZE                equ 0001h
SCANLADRH_SCANLADR15_LENGTH              equ 0001h
SCANLADRH_SCANLADR15_MASK                equ 0080h

// Register: SCANLADRU
#define SCANLADRU SCANLADRU
SCANLADRU                                equ 035Ch
// bitfield definitions
SCANLADRU_LADR_POSN                      equ 0000h
SCANLADRU_LADR_POSITION                  equ 0000h
SCANLADRU_LADR_SIZE                      equ 0006h
SCANLADRU_LADR_LENGTH                    equ 0006h
SCANLADRU_LADR_MASK                      equ 003Fh
SCANLADRU_LADR16_POSN                    equ 0000h
SCANLADRU_LADR16_POSITION                equ 0000h
SCANLADRU_LADR16_SIZE                    equ 0001h
SCANLADRU_LADR16_LENGTH                  equ 0001h
SCANLADRU_LADR16_MASK                    equ 0001h
SCANLADRU_LADR17_POSN                    equ 0001h
SCANLADRU_LADR17_POSITION                equ 0001h
SCANLADRU_LADR17_SIZE                    equ 0001h
SCANLADRU_LADR17_LENGTH                  equ 0001h
SCANLADRU_LADR17_MASK                    equ 0002h
SCANLADRU_LADR18_POSN                    equ 0002h
SCANLADRU_LADR18_POSITION                equ 0002h
SCANLADRU_LADR18_SIZE                    equ 0001h
SCANLADRU_LADR18_LENGTH                  equ 0001h
SCANLADRU_LADR18_MASK                    equ 0004h
SCANLADRU_LADR19_POSN                    equ 0003h
SCANLADRU_LADR19_POSITION                equ 0003h
SCANLADRU_LADR19_SIZE                    equ 0001h
SCANLADRU_LADR19_LENGTH                  equ 0001h
SCANLADRU_LADR19_MASK                    equ 0008h
SCANLADRU_LADR20_POSN                    equ 0004h
SCANLADRU_LADR20_POSITION                equ 0004h
SCANLADRU_LADR20_SIZE                    equ 0001h
SCANLADRU_LADR20_LENGTH                  equ 0001h
SCANLADRU_LADR20_MASK                    equ 0010h
SCANLADRU_LADR21_POSN                    equ 0005h
SCANLADRU_LADR21_POSITION                equ 0005h
SCANLADRU_LADR21_SIZE                    equ 0001h
SCANLADRU_LADR21_LENGTH                  equ 0001h
SCANLADRU_LADR21_MASK                    equ 0020h
SCANLADRU_SCANLADR_POSN                  equ 0000h
SCANLADRU_SCANLADR_POSITION              equ 0000h
SCANLADRU_SCANLADR_SIZE                  equ 0006h
SCANLADRU_SCANLADR_LENGTH                equ 0006h
SCANLADRU_SCANLADR_MASK                  equ 003Fh
SCANLADRU_SCANLADR16_POSN                equ 0000h
SCANLADRU_SCANLADR16_POSITION            equ 0000h
SCANLADRU_SCANLADR16_SIZE                equ 0001h
SCANLADRU_SCANLADR16_LENGTH              equ 0001h
SCANLADRU_SCANLADR16_MASK                equ 0001h
SCANLADRU_SCANLADR17_POSN                equ 0001h
SCANLADRU_SCANLADR17_POSITION            equ 0001h
SCANLADRU_SCANLADR17_SIZE                equ 0001h
SCANLADRU_SCANLADR17_LENGTH              equ 0001h
SCANLADRU_SCANLADR17_MASK                equ 0002h
SCANLADRU_SCANLADR18_POSN                equ 0002h
SCANLADRU_SCANLADR18_POSITION            equ 0002h
SCANLADRU_SCANLADR18_SIZE                equ 0001h
SCANLADRU_SCANLADR18_LENGTH              equ 0001h
SCANLADRU_SCANLADR18_MASK                equ 0004h
SCANLADRU_SCANLADR19_POSN                equ 0003h
SCANLADRU_SCANLADR19_POSITION            equ 0003h
SCANLADRU_SCANLADR19_SIZE                equ 0001h
SCANLADRU_SCANLADR19_LENGTH              equ 0001h
SCANLADRU_SCANLADR19_MASK                equ 0008h
SCANLADRU_SCANLADR20_POSN                equ 0004h
SCANLADRU_SCANLADR20_POSITION            equ 0004h
SCANLADRU_SCANLADR20_SIZE                equ 0001h
SCANLADRU_SCANLADR20_LENGTH              equ 0001h
SCANLADRU_SCANLADR20_MASK                equ 0010h
SCANLADRU_SCANLADR21_POSN                equ 0005h
SCANLADRU_SCANLADR21_POSITION            equ 0005h
SCANLADRU_SCANLADR21_SIZE                equ 0001h
SCANLADRU_SCANLADR21_LENGTH              equ 0001h
SCANLADRU_SCANLADR21_MASK                equ 0020h

// Register: SCANHADR
#define SCANHADR SCANHADR
SCANHADR                                 equ 035Dh

// Register: SCANHADRL
#define SCANHADRL SCANHADRL
SCANHADRL                                equ 035Dh
// bitfield definitions
SCANHADRL_HADR_POSN                      equ 0000h
SCANHADRL_HADR_POSITION                  equ 0000h
SCANHADRL_HADR_SIZE                      equ 0008h
SCANHADRL_HADR_LENGTH                    equ 0008h
SCANHADRL_HADR_MASK                      equ 00FFh
SCANHADRL_HADR0_POSN                     equ 0000h
SCANHADRL_HADR0_POSITION                 equ 0000h
SCANHADRL_HADR0_SIZE                     equ 0001h
SCANHADRL_HADR0_LENGTH                   equ 0001h
SCANHADRL_HADR0_MASK                     equ 0001h
SCANHADRL_HADR1_POSN                     equ 0001h
SCANHADRL_HADR1_POSITION                 equ 0001h
SCANHADRL_HADR1_SIZE                     equ 0001h
SCANHADRL_HADR1_LENGTH                   equ 0001h
SCANHADRL_HADR1_MASK                     equ 0002h
SCANHADRL_HADR2_POSN                     equ 0002h
SCANHADRL_HADR2_POSITION                 equ 0002h
SCANHADRL_HADR2_SIZE                     equ 0001h
SCANHADRL_HADR2_LENGTH                   equ 0001h
SCANHADRL_HADR2_MASK                     equ 0004h
SCANHADRL_HADR3_POSN                     equ 0003h
SCANHADRL_HADR3_POSITION                 equ 0003h
SCANHADRL_HADR3_SIZE                     equ 0001h
SCANHADRL_HADR3_LENGTH                   equ 0001h
SCANHADRL_HADR3_MASK                     equ 0008h
SCANHADRL_HADR4_POSN                     equ 0004h
SCANHADRL_HADR4_POSITION                 equ 0004h
SCANHADRL_HADR4_SIZE                     equ 0001h
SCANHADRL_HADR4_LENGTH                   equ 0001h
SCANHADRL_HADR4_MASK                     equ 0010h
SCANHADRL_HADR5_POSN                     equ 0005h
SCANHADRL_HADR5_POSITION                 equ 0005h
SCANHADRL_HADR5_SIZE                     equ 0001h
SCANHADRL_HADR5_LENGTH                   equ 0001h
SCANHADRL_HADR5_MASK                     equ 0020h
SCANHADRL_HADR6_POSN                     equ 0006h
SCANHADRL_HADR6_POSITION                 equ 0006h
SCANHADRL_HADR6_SIZE                     equ 0001h
SCANHADRL_HADR6_LENGTH                   equ 0001h
SCANHADRL_HADR6_MASK                     equ 0040h
SCANHADRL_HADR7_POSN                     equ 0007h
SCANHADRL_HADR7_POSITION                 equ 0007h
SCANHADRL_HADR7_SIZE                     equ 0001h
SCANHADRL_HADR7_LENGTH                   equ 0001h
SCANHADRL_HADR7_MASK                     equ 0080h
SCANHADRL_SCANHADR_POSN                  equ 0000h
SCANHADRL_SCANHADR_POSITION              equ 0000h
SCANHADRL_SCANHADR_SIZE                  equ 0008h
SCANHADRL_SCANHADR_LENGTH                equ 0008h
SCANHADRL_SCANHADR_MASK                  equ 00FFh
SCANHADRL_SCANHADR0_POSN                 equ 0000h
SCANHADRL_SCANHADR0_POSITION             equ 0000h
SCANHADRL_SCANHADR0_SIZE                 equ 0001h
SCANHADRL_SCANHADR0_LENGTH               equ 0001h
SCANHADRL_SCANHADR0_MASK                 equ 0001h
SCANHADRL_SCANHADR1_POSN                 equ 0001h
SCANHADRL_SCANHADR1_POSITION             equ 0001h
SCANHADRL_SCANHADR1_SIZE                 equ 0001h
SCANHADRL_SCANHADR1_LENGTH               equ 0001h
SCANHADRL_SCANHADR1_MASK                 equ 0002h
SCANHADRL_SCANHADR2_POSN                 equ 0002h
SCANHADRL_SCANHADR2_POSITION             equ 0002h
SCANHADRL_SCANHADR2_SIZE                 equ 0001h
SCANHADRL_SCANHADR2_LENGTH               equ 0001h
SCANHADRL_SCANHADR2_MASK                 equ 0004h
SCANHADRL_SCANHADR3_POSN                 equ 0003h
SCANHADRL_SCANHADR3_POSITION             equ 0003h
SCANHADRL_SCANHADR3_SIZE                 equ 0001h
SCANHADRL_SCANHADR3_LENGTH               equ 0001h
SCANHADRL_SCANHADR3_MASK                 equ 0008h
SCANHADRL_SCANHADR4_POSN                 equ 0004h
SCANHADRL_SCANHADR4_POSITION             equ 0004h
SCANHADRL_SCANHADR4_SIZE                 equ 0001h
SCANHADRL_SCANHADR4_LENGTH               equ 0001h
SCANHADRL_SCANHADR4_MASK                 equ 0010h
SCANHADRL_SCANHADR5_POSN                 equ 0005h
SCANHADRL_SCANHADR5_POSITION             equ 0005h
SCANHADRL_SCANHADR5_SIZE                 equ 0001h
SCANHADRL_SCANHADR5_LENGTH               equ 0001h
SCANHADRL_SCANHADR5_MASK                 equ 0020h
SCANHADRL_SCANHADR6_POSN                 equ 0006h
SCANHADRL_SCANHADR6_POSITION             equ 0006h
SCANHADRL_SCANHADR6_SIZE                 equ 0001h
SCANHADRL_SCANHADR6_LENGTH               equ 0001h
SCANHADRL_SCANHADR6_MASK                 equ 0040h
SCANHADRL_SCANHADR7_POSN                 equ 0007h
SCANHADRL_SCANHADR7_POSITION             equ 0007h
SCANHADRL_SCANHADR7_SIZE                 equ 0001h
SCANHADRL_SCANHADR7_LENGTH               equ 0001h
SCANHADRL_SCANHADR7_MASK                 equ 0080h

// Register: SCANHADRH
#define SCANHADRH SCANHADRH
SCANHADRH                                equ 035Eh
// bitfield definitions
SCANHADRH_HADR_POSN                      equ 0000h
SCANHADRH_HADR_POSITION                  equ 0000h
SCANHADRH_HADR_SIZE                      equ 0008h
SCANHADRH_HADR_LENGTH                    equ 0008h
SCANHADRH_HADR_MASK                      equ 00FFh
SCANHADRH_HADR8_POSN                     equ 0000h
SCANHADRH_HADR8_POSITION                 equ 0000h
SCANHADRH_HADR8_SIZE                     equ 0001h
SCANHADRH_HADR8_LENGTH                   equ 0001h
SCANHADRH_HADR8_MASK                     equ 0001h
SCANHADRH_HADR9_POSN                     equ 0001h
SCANHADRH_HADR9_POSITION                 equ 0001h
SCANHADRH_HADR9_SIZE                     equ 0001h
SCANHADRH_HADR9_LENGTH                   equ 0001h
SCANHADRH_HADR9_MASK                     equ 0002h
SCANHADRH_HADR10_POSN                    equ 0002h
SCANHADRH_HADR10_POSITION                equ 0002h
SCANHADRH_HADR10_SIZE                    equ 0001h
SCANHADRH_HADR10_LENGTH                  equ 0001h
SCANHADRH_HADR10_MASK                    equ 0004h
SCANHADRH_HADR11_POSN                    equ 0003h
SCANHADRH_HADR11_POSITION                equ 0003h
SCANHADRH_HADR11_SIZE                    equ 0001h
SCANHADRH_HADR11_LENGTH                  equ 0001h
SCANHADRH_HADR11_MASK                    equ 0008h
SCANHADRH_HADR12_POSN                    equ 0004h
SCANHADRH_HADR12_POSITION                equ 0004h
SCANHADRH_HADR12_SIZE                    equ 0001h
SCANHADRH_HADR12_LENGTH                  equ 0001h
SCANHADRH_HADR12_MASK                    equ 0010h
SCANHADRH_HADR13_POSN                    equ 0005h
SCANHADRH_HADR13_POSITION                equ 0005h
SCANHADRH_HADR13_SIZE                    equ 0001h
SCANHADRH_HADR13_LENGTH                  equ 0001h
SCANHADRH_HADR13_MASK                    equ 0020h
SCANHADRH_HADR14_POSN                    equ 0006h
SCANHADRH_HADR14_POSITION                equ 0006h
SCANHADRH_HADR14_SIZE                    equ 0001h
SCANHADRH_HADR14_LENGTH                  equ 0001h
SCANHADRH_HADR14_MASK                    equ 0040h
SCANHADRH_HADR15_POSN                    equ 0007h
SCANHADRH_HADR15_POSITION                equ 0007h
SCANHADRH_HADR15_SIZE                    equ 0001h
SCANHADRH_HADR15_LENGTH                  equ 0001h
SCANHADRH_HADR15_MASK                    equ 0080h
SCANHADRH_SCANHADR_POSN                  equ 0000h
SCANHADRH_SCANHADR_POSITION              equ 0000h
SCANHADRH_SCANHADR_SIZE                  equ 0008h
SCANHADRH_SCANHADR_LENGTH                equ 0008h
SCANHADRH_SCANHADR_MASK                  equ 00FFh
SCANHADRH_SCANHADR8_POSN                 equ 0000h
SCANHADRH_SCANHADR8_POSITION             equ 0000h
SCANHADRH_SCANHADR8_SIZE                 equ 0001h
SCANHADRH_SCANHADR8_LENGTH               equ 0001h
SCANHADRH_SCANHADR8_MASK                 equ 0001h
SCANHADRH_SCANHADR9_POSN                 equ 0001h
SCANHADRH_SCANHADR9_POSITION             equ 0001h
SCANHADRH_SCANHADR9_SIZE                 equ 0001h
SCANHADRH_SCANHADR9_LENGTH               equ 0001h
SCANHADRH_SCANHADR9_MASK                 equ 0002h
SCANHADRH_SCANHADR10_POSN                equ 0002h
SCANHADRH_SCANHADR10_POSITION            equ 0002h
SCANHADRH_SCANHADR10_SIZE                equ 0001h
SCANHADRH_SCANHADR10_LENGTH              equ 0001h
SCANHADRH_SCANHADR10_MASK                equ 0004h
SCANHADRH_SCANHADR11_POSN                equ 0003h
SCANHADRH_SCANHADR11_POSITION            equ 0003h
SCANHADRH_SCANHADR11_SIZE                equ 0001h
SCANHADRH_SCANHADR11_LENGTH              equ 0001h
SCANHADRH_SCANHADR11_MASK                equ 0008h
SCANHADRH_SCANHADR12_POSN                equ 0004h
SCANHADRH_SCANHADR12_POSITION            equ 0004h
SCANHADRH_SCANHADR12_SIZE                equ 0001h
SCANHADRH_SCANHADR12_LENGTH              equ 0001h
SCANHADRH_SCANHADR12_MASK                equ 0010h
SCANHADRH_SCANHADR13_POSN                equ 0005h
SCANHADRH_SCANHADR13_POSITION            equ 0005h
SCANHADRH_SCANHADR13_SIZE                equ 0001h
SCANHADRH_SCANHADR13_LENGTH              equ 0001h
SCANHADRH_SCANHADR13_MASK                equ 0020h
SCANHADRH_SCANHADR14_POSN                equ 0006h
SCANHADRH_SCANHADR14_POSITION            equ 0006h
SCANHADRH_SCANHADR14_SIZE                equ 0001h
SCANHADRH_SCANHADR14_LENGTH              equ 0001h
SCANHADRH_SCANHADR14_MASK                equ 0040h
SCANHADRH_SCANHADR15_POSN                equ 0007h
SCANHADRH_SCANHADR15_POSITION            equ 0007h
SCANHADRH_SCANHADR15_SIZE                equ 0001h
SCANHADRH_SCANHADR15_LENGTH              equ 0001h
SCANHADRH_SCANHADR15_MASK                equ 0080h

// Register: SCANHADRU
#define SCANHADRU SCANHADRU
SCANHADRU                                equ 035Fh
// bitfield definitions
SCANHADRU_HADR_POSN                      equ 0000h
SCANHADRU_HADR_POSITION                  equ 0000h
SCANHADRU_HADR_SIZE                      equ 0006h
SCANHADRU_HADR_LENGTH                    equ 0006h
SCANHADRU_HADR_MASK                      equ 003Fh
SCANHADRU_HADR16_POSN                    equ 0000h
SCANHADRU_HADR16_POSITION                equ 0000h
SCANHADRU_HADR16_SIZE                    equ 0001h
SCANHADRU_HADR16_LENGTH                  equ 0001h
SCANHADRU_HADR16_MASK                    equ 0001h
SCANHADRU_HADR17_POSN                    equ 0001h
SCANHADRU_HADR17_POSITION                equ 0001h
SCANHADRU_HADR17_SIZE                    equ 0001h
SCANHADRU_HADR17_LENGTH                  equ 0001h
SCANHADRU_HADR17_MASK                    equ 0002h
SCANHADRU_HADR18_POSN                    equ 0002h
SCANHADRU_HADR18_POSITION                equ 0002h
SCANHADRU_HADR18_SIZE                    equ 0001h
SCANHADRU_HADR18_LENGTH                  equ 0001h
SCANHADRU_HADR18_MASK                    equ 0004h
SCANHADRU_HADR19_POSN                    equ 0003h
SCANHADRU_HADR19_POSITION                equ 0003h
SCANHADRU_HADR19_SIZE                    equ 0001h
SCANHADRU_HADR19_LENGTH                  equ 0001h
SCANHADRU_HADR19_MASK                    equ 0008h
SCANHADRU_HADR20_POSN                    equ 0004h
SCANHADRU_HADR20_POSITION                equ 0004h
SCANHADRU_HADR20_SIZE                    equ 0001h
SCANHADRU_HADR20_LENGTH                  equ 0001h
SCANHADRU_HADR20_MASK                    equ 0010h
SCANHADRU_HADR21_POSN                    equ 0005h
SCANHADRU_HADR21_POSITION                equ 0005h
SCANHADRU_HADR21_SIZE                    equ 0001h
SCANHADRU_HADR21_LENGTH                  equ 0001h
SCANHADRU_HADR21_MASK                    equ 0020h
SCANHADRU_SCANHADR_POSN                  equ 0000h
SCANHADRU_SCANHADR_POSITION              equ 0000h
SCANHADRU_SCANHADR_SIZE                  equ 0006h
SCANHADRU_SCANHADR_LENGTH                equ 0006h
SCANHADRU_SCANHADR_MASK                  equ 003Fh
SCANHADRU_SCANHADR16_POSN                equ 0000h
SCANHADRU_SCANHADR16_POSITION            equ 0000h
SCANHADRU_SCANHADR16_SIZE                equ 0001h
SCANHADRU_SCANHADR16_LENGTH              equ 0001h
SCANHADRU_SCANHADR16_MASK                equ 0001h
SCANHADRU_SCANHADR17_POSN                equ 0001h
SCANHADRU_SCANHADR17_POSITION            equ 0001h
SCANHADRU_SCANHADR17_SIZE                equ 0001h
SCANHADRU_SCANHADR17_LENGTH              equ 0001h
SCANHADRU_SCANHADR17_MASK                equ 0002h
SCANHADRU_SCANHADR18_POSN                equ 0002h
SCANHADRU_SCANHADR18_POSITION            equ 0002h
SCANHADRU_SCANHADR18_SIZE                equ 0001h
SCANHADRU_SCANHADR18_LENGTH              equ 0001h
SCANHADRU_SCANHADR18_MASK                equ 0004h
SCANHADRU_SCANHADR19_POSN                equ 0003h
SCANHADRU_SCANHADR19_POSITION            equ 0003h
SCANHADRU_SCANHADR19_SIZE                equ 0001h
SCANHADRU_SCANHADR19_LENGTH              equ 0001h
SCANHADRU_SCANHADR19_MASK                equ 0008h
SCANHADRU_SCANHADR20_POSN                equ 0004h
SCANHADRU_SCANHADR20_POSITION            equ 0004h
SCANHADRU_SCANHADR20_SIZE                equ 0001h
SCANHADRU_SCANHADR20_LENGTH              equ 0001h
SCANHADRU_SCANHADR20_MASK                equ 0010h
SCANHADRU_SCANHADR21_POSN                equ 0005h
SCANHADRU_SCANHADR21_POSITION            equ 0005h
SCANHADRU_SCANHADR21_SIZE                equ 0001h
SCANHADRU_SCANHADR21_LENGTH              equ 0001h
SCANHADRU_SCANHADR21_MASK                equ 0020h

// Register: SCANCON0
#define SCANCON0 SCANCON0
SCANCON0                                 equ 0360h
// bitfield definitions
SCANCON0_BUSY_POSN                       equ 0000h
SCANCON0_BUSY_POSITION                   equ 0000h
SCANCON0_BUSY_SIZE                       equ 0001h
SCANCON0_BUSY_LENGTH                     equ 0001h
SCANCON0_BUSY_MASK                       equ 0001h
SCANCON0_BURSTMD_POSN                    equ 0001h
SCANCON0_BURSTMD_POSITION                equ 0001h
SCANCON0_BURSTMD_SIZE                    equ 0001h
SCANCON0_BURSTMD_LENGTH                  equ 0001h
SCANCON0_BURSTMD_MASK                    equ 0002h
SCANCON0_MREG_POSN                       equ 0002h
SCANCON0_MREG_POSITION                   equ 0002h
SCANCON0_MREG_SIZE                       equ 0001h
SCANCON0_MREG_LENGTH                     equ 0001h
SCANCON0_MREG_MASK                       equ 0004h
SCANCON0_SGO_POSN                        equ 0005h
SCANCON0_SGO_POSITION                    equ 0005h
SCANCON0_SGO_SIZE                        equ 0001h
SCANCON0_SGO_LENGTH                      equ 0001h
SCANCON0_SGO_MASK                        equ 0020h
SCANCON0_TRIGEN_POSN                     equ 0006h
SCANCON0_TRIGEN_POSITION                 equ 0006h
SCANCON0_TRIGEN_SIZE                     equ 0001h
SCANCON0_TRIGEN_LENGTH                   equ 0001h
SCANCON0_TRIGEN_MASK                     equ 0040h
SCANCON0_EN_POSN                         equ 0007h
SCANCON0_EN_POSITION                     equ 0007h
SCANCON0_EN_SIZE                         equ 0001h
SCANCON0_EN_LENGTH                       equ 0001h
SCANCON0_EN_MASK                         equ 0080h
SCANCON0_SCANEN_POSN                     equ 0007h
SCANCON0_SCANEN_POSITION                 equ 0007h
SCANCON0_SCANEN_SIZE                     equ 0001h
SCANCON0_SCANEN_LENGTH                   equ 0001h
SCANCON0_SCANEN_MASK                     equ 0080h

// Register: SCANTRIG
#define SCANTRIG SCANTRIG
SCANTRIG                                 equ 0361h
// bitfield definitions
SCANTRIG_TSEL_POSN                       equ 0000h
SCANTRIG_TSEL_POSITION                   equ 0000h
SCANTRIG_TSEL_SIZE                       equ 0008h
SCANTRIG_TSEL_LENGTH                     equ 0008h
SCANTRIG_TSEL_MASK                       equ 00FFh
SCANTRIG_TSEL0_POSN                      equ 0000h
SCANTRIG_TSEL0_POSITION                  equ 0000h
SCANTRIG_TSEL0_SIZE                      equ 0001h
SCANTRIG_TSEL0_LENGTH                    equ 0001h
SCANTRIG_TSEL0_MASK                      equ 0001h
SCANTRIG_TSEL1_POSN                      equ 0001h
SCANTRIG_TSEL1_POSITION                  equ 0001h
SCANTRIG_TSEL1_SIZE                      equ 0001h
SCANTRIG_TSEL1_LENGTH                    equ 0001h
SCANTRIG_TSEL1_MASK                      equ 0002h
SCANTRIG_TSEL2_POSN                      equ 0002h
SCANTRIG_TSEL2_POSITION                  equ 0002h
SCANTRIG_TSEL2_SIZE                      equ 0001h
SCANTRIG_TSEL2_LENGTH                    equ 0001h
SCANTRIG_TSEL2_MASK                      equ 0004h
SCANTRIG_TSEL3_POSN                      equ 0003h
SCANTRIG_TSEL3_POSITION                  equ 0003h
SCANTRIG_TSEL3_SIZE                      equ 0001h
SCANTRIG_TSEL3_LENGTH                    equ 0001h
SCANTRIG_TSEL3_MASK                      equ 0008h
SCANTRIG_TSEL4_POSN                      equ 0004h
SCANTRIG_TSEL4_POSITION                  equ 0004h
SCANTRIG_TSEL4_SIZE                      equ 0001h
SCANTRIG_TSEL4_LENGTH                    equ 0001h
SCANTRIG_TSEL4_MASK                      equ 0010h
SCANTRIG_SCANTSEL_POSN                   equ 0000h
SCANTRIG_SCANTSEL_POSITION               equ 0000h
SCANTRIG_SCANTSEL_SIZE                   equ 0008h
SCANTRIG_SCANTSEL_LENGTH                 equ 0008h
SCANTRIG_SCANTSEL_MASK                   equ 00FFh

// Register: IPR0
#define IPR0 IPR0
IPR0                                     equ 0362h
// bitfield definitions
IPR0_SWIP_POSN                           equ 0000h
IPR0_SWIP_POSITION                       equ 0000h
IPR0_SWIP_SIZE                           equ 0001h
IPR0_SWIP_LENGTH                         equ 0001h
IPR0_SWIP_MASK                           equ 0001h
IPR0_HLVDIP_POSN                         equ 0001h
IPR0_HLVDIP_POSITION                     equ 0001h
IPR0_HLVDIP_SIZE                         equ 0001h
IPR0_HLVDIP_LENGTH                       equ 0001h
IPR0_HLVDIP_MASK                         equ 0002h
IPR0_OSFIP_POSN                          equ 0002h
IPR0_OSFIP_POSITION                      equ 0002h
IPR0_OSFIP_SIZE                          equ 0001h
IPR0_OSFIP_LENGTH                        equ 0001h
IPR0_OSFIP_MASK                          equ 0004h
IPR0_CSWIP_POSN                          equ 0003h
IPR0_CSWIP_POSITION                      equ 0003h
IPR0_CSWIP_SIZE                          equ 0001h
IPR0_CSWIP_LENGTH                        equ 0001h
IPR0_CSWIP_MASK                          equ 0008h
IPR0_CLC1IP_POSN                         equ 0005h
IPR0_CLC1IP_POSITION                     equ 0005h
IPR0_CLC1IP_SIZE                         equ 0001h
IPR0_CLC1IP_LENGTH                       equ 0001h
IPR0_CLC1IP_MASK                         equ 0020h
IPR0_IOCIP_POSN                          equ 0007h
IPR0_IOCIP_POSITION                      equ 0007h
IPR0_IOCIP_SIZE                          equ 0001h
IPR0_IOCIP_LENGTH                        equ 0001h
IPR0_IOCIP_MASK                          equ 0080h

// Register: IPR1
#define IPR1 IPR1
IPR1                                     equ 0363h
// bitfield definitions
IPR1_INT0IP_POSN                         equ 0000h
IPR1_INT0IP_POSITION                     equ 0000h
IPR1_INT0IP_SIZE                         equ 0001h
IPR1_INT0IP_LENGTH                       equ 0001h
IPR1_INT0IP_MASK                         equ 0001h
IPR1_ZCDIP_POSN                          equ 0001h
IPR1_ZCDIP_POSITION                      equ 0001h
IPR1_ZCDIP_SIZE                          equ 0001h
IPR1_ZCDIP_LENGTH                        equ 0001h
IPR1_ZCDIP_MASK                          equ 0002h
IPR1_ADIP_POSN                           equ 0002h
IPR1_ADIP_POSITION                       equ 0002h
IPR1_ADIP_SIZE                           equ 0001h
IPR1_ADIP_LENGTH                         equ 0001h
IPR1_ADIP_MASK                           equ 0004h
IPR1_ACTIP_POSN                          equ 0003h
IPR1_ACTIP_POSITION                      equ 0003h
IPR1_ACTIP_SIZE                          equ 0001h
IPR1_ACTIP_LENGTH                        equ 0001h
IPR1_ACTIP_MASK                          equ 0008h
IPR1_C1IP_POSN                           equ 0004h
IPR1_C1IP_POSITION                       equ 0004h
IPR1_C1IP_SIZE                           equ 0001h
IPR1_C1IP_LENGTH                         equ 0001h
IPR1_C1IP_MASK                           equ 0010h
IPR1_SMT1IP_POSN                         equ 0005h
IPR1_SMT1IP_POSITION                     equ 0005h
IPR1_SMT1IP_SIZE                         equ 0001h
IPR1_SMT1IP_LENGTH                       equ 0001h
IPR1_SMT1IP_MASK                         equ 0020h
IPR1_SMT1PRAIP_POSN                      equ 0006h
IPR1_SMT1PRAIP_POSITION                  equ 0006h
IPR1_SMT1PRAIP_SIZE                      equ 0001h
IPR1_SMT1PRAIP_LENGTH                    equ 0001h
IPR1_SMT1PRAIP_MASK                      equ 0040h
IPR1_SMT1PWAIP_POSN                      equ 0007h
IPR1_SMT1PWAIP_POSITION                  equ 0007h
IPR1_SMT1PWAIP_SIZE                      equ 0001h
IPR1_SMT1PWAIP_LENGTH                    equ 0001h
IPR1_SMT1PWAIP_MASK                      equ 0080h

// Register: IPR2
#define IPR2 IPR2
IPR2                                     equ 0364h
// bitfield definitions
IPR2_ADTIP_POSN                          equ 0000h
IPR2_ADTIP_POSITION                      equ 0000h
IPR2_ADTIP_SIZE                          equ 0001h
IPR2_ADTIP_LENGTH                        equ 0001h
IPR2_ADTIP_MASK                          equ 0001h
IPR2_DMA1SCNTIP_POSN                     equ 0004h
IPR2_DMA1SCNTIP_POSITION                 equ 0004h
IPR2_DMA1SCNTIP_SIZE                     equ 0001h
IPR2_DMA1SCNTIP_LENGTH                   equ 0001h
IPR2_DMA1SCNTIP_MASK                     equ 0010h
IPR2_DMA1DCNTIP_POSN                     equ 0005h
IPR2_DMA1DCNTIP_POSITION                 equ 0005h
IPR2_DMA1DCNTIP_SIZE                     equ 0001h
IPR2_DMA1DCNTIP_LENGTH                   equ 0001h
IPR2_DMA1DCNTIP_MASK                     equ 0020h
IPR2_DMA1ORIP_POSN                       equ 0006h
IPR2_DMA1ORIP_POSITION                   equ 0006h
IPR2_DMA1ORIP_SIZE                       equ 0001h
IPR2_DMA1ORIP_LENGTH                     equ 0001h
IPR2_DMA1ORIP_MASK                       equ 0040h
IPR2_DMA1AIP_POSN                        equ 0007h
IPR2_DMA1AIP_POSITION                    equ 0007h
IPR2_DMA1AIP_SIZE                        equ 0001h
IPR2_DMA1AIP_LENGTH                      equ 0001h
IPR2_DMA1AIP_MASK                        equ 0080h

// Register: IPR3
#define IPR3 IPR3
IPR3                                     equ 0365h
// bitfield definitions
IPR3_SPI1RXIP_POSN                       equ 0000h
IPR3_SPI1RXIP_POSITION                   equ 0000h
IPR3_SPI1RXIP_SIZE                       equ 0001h
IPR3_SPI1RXIP_LENGTH                     equ 0001h
IPR3_SPI1RXIP_MASK                       equ 0001h
IPR3_SPI1TXIP_POSN                       equ 0001h
IPR3_SPI1TXIP_POSITION                   equ 0001h
IPR3_SPI1TXIP_SIZE                       equ 0001h
IPR3_SPI1TXIP_LENGTH                     equ 0001h
IPR3_SPI1TXIP_MASK                       equ 0002h
IPR3_SPI1IP_POSN                         equ 0002h
IPR3_SPI1IP_POSITION                     equ 0002h
IPR3_SPI1IP_SIZE                         equ 0001h
IPR3_SPI1IP_LENGTH                       equ 0001h
IPR3_SPI1IP_MASK                         equ 0004h
IPR3_TMR2IP_POSN                         equ 0003h
IPR3_TMR2IP_POSITION                     equ 0003h
IPR3_TMR2IP_SIZE                         equ 0001h
IPR3_TMR2IP_LENGTH                       equ 0001h
IPR3_TMR2IP_MASK                         equ 0008h
IPR3_TMR1IP_POSN                         equ 0004h
IPR3_TMR1IP_POSITION                     equ 0004h
IPR3_TMR1IP_SIZE                         equ 0001h
IPR3_TMR1IP_LENGTH                       equ 0001h
IPR3_TMR1IP_MASK                         equ 0010h
IPR3_TMR1GIP_POSN                        equ 0005h
IPR3_TMR1GIP_POSITION                    equ 0005h
IPR3_TMR1GIP_SIZE                        equ 0001h
IPR3_TMR1GIP_LENGTH                      equ 0001h
IPR3_TMR1GIP_MASK                        equ 0020h
IPR3_CCP1IP_POSN                         equ 0006h
IPR3_CCP1IP_POSITION                     equ 0006h
IPR3_CCP1IP_SIZE                         equ 0001h
IPR3_CCP1IP_LENGTH                       equ 0001h
IPR3_CCP1IP_MASK                         equ 0040h
IPR3_TMR0IP_POSN                         equ 0007h
IPR3_TMR0IP_POSITION                     equ 0007h
IPR3_TMR0IP_SIZE                         equ 0001h
IPR3_TMR0IP_LENGTH                       equ 0001h
IPR3_TMR0IP_MASK                         equ 0080h

// Register: IPR4
#define IPR4 IPR4
IPR4                                     equ 0366h
// bitfield definitions
IPR4_U1RXIP_POSN                         equ 0000h
IPR4_U1RXIP_POSITION                     equ 0000h
IPR4_U1RXIP_SIZE                         equ 0001h
IPR4_U1RXIP_LENGTH                       equ 0001h
IPR4_U1RXIP_MASK                         equ 0001h
IPR4_U1TXIP_POSN                         equ 0001h
IPR4_U1TXIP_POSITION                     equ 0001h
IPR4_U1TXIP_SIZE                         equ 0001h
IPR4_U1TXIP_LENGTH                       equ 0001h
IPR4_U1TXIP_MASK                         equ 0002h
IPR4_U1EIP_POSN                          equ 0002h
IPR4_U1EIP_POSITION                      equ 0002h
IPR4_U1EIP_SIZE                          equ 0001h
IPR4_U1EIP_LENGTH                        equ 0001h
IPR4_U1EIP_MASK                          equ 0004h
IPR4_U1IP_POSN                           equ 0003h
IPR4_U1IP_POSITION                       equ 0003h
IPR4_U1IP_SIZE                           equ 0001h
IPR4_U1IP_LENGTH                         equ 0001h
IPR4_U1IP_MASK                           equ 0008h
IPR4_PWM1PIP_POSN                        equ 0006h
IPR4_PWM1PIP_POSITION                    equ 0006h
IPR4_PWM1PIP_SIZE                        equ 0001h
IPR4_PWM1PIP_LENGTH                      equ 0001h
IPR4_PWM1PIP_MASK                        equ 0040h
IPR4_PWM1IP_POSN                         equ 0007h
IPR4_PWM1IP_POSITION                     equ 0007h
IPR4_PWM1IP_SIZE                         equ 0001h
IPR4_PWM1IP_LENGTH                       equ 0001h
IPR4_PWM1IP_MASK                         equ 0080h

// Register: IPR5
#define IPR5 IPR5
IPR5                                     equ 0367h
// bitfield definitions
IPR5_SPI2RXIP_POSN                       equ 0000h
IPR5_SPI2RXIP_POSITION                   equ 0000h
IPR5_SPI2RXIP_SIZE                       equ 0001h
IPR5_SPI2RXIP_LENGTH                     equ 0001h
IPR5_SPI2RXIP_MASK                       equ 0001h
IPR5_SPI2TXIP_POSN                       equ 0001h
IPR5_SPI2TXIP_POSITION                   equ 0001h
IPR5_SPI2TXIP_SIZE                       equ 0001h
IPR5_SPI2TXIP_LENGTH                     equ 0001h
IPR5_SPI2TXIP_MASK                       equ 0002h
IPR5_SPI2IP_POSN                         equ 0002h
IPR5_SPI2IP_POSITION                     equ 0002h
IPR5_SPI2IP_SIZE                         equ 0001h
IPR5_SPI2IP_LENGTH                       equ 0001h
IPR5_SPI2IP_MASK                         equ 0004h
IPR5_TMR3IP_POSN                         equ 0004h
IPR5_TMR3IP_POSITION                     equ 0004h
IPR5_TMR3IP_SIZE                         equ 0001h
IPR5_TMR3IP_LENGTH                       equ 0001h
IPR5_TMR3IP_MASK                         equ 0010h
IPR5_TMR3GIP_POSN                        equ 0005h
IPR5_TMR3GIP_POSITION                    equ 0005h
IPR5_TMR3GIP_SIZE                        equ 0001h
IPR5_TMR3GIP_LENGTH                      equ 0001h
IPR5_TMR3GIP_MASK                        equ 0020h
IPR5_PWM2PIP_POSN                        equ 0006h
IPR5_PWM2PIP_POSITION                    equ 0006h
IPR5_PWM2PIP_SIZE                        equ 0001h
IPR5_PWM2PIP_LENGTH                      equ 0001h
IPR5_PWM2PIP_MASK                        equ 0040h
IPR5_PWM2IP_POSN                         equ 0007h
IPR5_PWM2IP_POSITION                     equ 0007h
IPR5_PWM2IP_SIZE                         equ 0001h
IPR5_PWM2IP_LENGTH                       equ 0001h
IPR5_PWM2IP_MASK                         equ 0080h

// Register: IPR6
#define IPR6 IPR6
IPR6                                     equ 0368h
// bitfield definitions
IPR6_INT1IP_POSN                         equ 0000h
IPR6_INT1IP_POSITION                     equ 0000h
IPR6_INT1IP_SIZE                         equ 0001h
IPR6_INT1IP_LENGTH                       equ 0001h
IPR6_INT1IP_MASK                         equ 0001h
IPR6_CLC2IP_POSN                         equ 0001h
IPR6_CLC2IP_POSITION                     equ 0001h
IPR6_CLC2IP_SIZE                         equ 0001h
IPR6_CLC2IP_LENGTH                       equ 0001h
IPR6_CLC2IP_MASK                         equ 0002h
IPR6_CWG1IP_POSN                         equ 0002h
IPR6_CWG1IP_POSITION                     equ 0002h
IPR6_CWG1IP_SIZE                         equ 0001h
IPR6_CWG1IP_LENGTH                       equ 0001h
IPR6_CWG1IP_MASK                         equ 0004h
IPR6_NCO1IP_POSN                         equ 0003h
IPR6_NCO1IP_POSITION                     equ 0003h
IPR6_NCO1IP_SIZE                         equ 0001h
IPR6_NCO1IP_LENGTH                       equ 0001h
IPR6_NCO1IP_MASK                         equ 0008h
IPR6_DMA2SCNTIP_POSN                     equ 0004h
IPR6_DMA2SCNTIP_POSITION                 equ 0004h
IPR6_DMA2SCNTIP_SIZE                     equ 0001h
IPR6_DMA2SCNTIP_LENGTH                   equ 0001h
IPR6_DMA2SCNTIP_MASK                     equ 0010h
IPR6_DMA2DCNTIP_POSN                     equ 0005h
IPR6_DMA2DCNTIP_POSITION                 equ 0005h
IPR6_DMA2DCNTIP_SIZE                     equ 0001h
IPR6_DMA2DCNTIP_LENGTH                   equ 0001h
IPR6_DMA2DCNTIP_MASK                     equ 0020h
IPR6_DMA2ORIP_POSN                       equ 0006h
IPR6_DMA2ORIP_POSITION                   equ 0006h
IPR6_DMA2ORIP_SIZE                       equ 0001h
IPR6_DMA2ORIP_LENGTH                     equ 0001h
IPR6_DMA2ORIP_MASK                       equ 0040h
IPR6_DMA2AIP_POSN                        equ 0007h
IPR6_DMA2AIP_POSITION                    equ 0007h
IPR6_DMA2AIP_SIZE                        equ 0001h
IPR6_DMA2AIP_LENGTH                      equ 0001h
IPR6_DMA2AIP_MASK                        equ 0080h

// Register: IPR7
#define IPR7 IPR7
IPR7                                     equ 0369h
// bitfield definitions
IPR7_I2C1RXIP_POSN                       equ 0000h
IPR7_I2C1RXIP_POSITION                   equ 0000h
IPR7_I2C1RXIP_SIZE                       equ 0001h
IPR7_I2C1RXIP_LENGTH                     equ 0001h
IPR7_I2C1RXIP_MASK                       equ 0001h
IPR7_I2C1TXIP_POSN                       equ 0001h
IPR7_I2C1TXIP_POSITION                   equ 0001h
IPR7_I2C1TXIP_SIZE                       equ 0001h
IPR7_I2C1TXIP_LENGTH                     equ 0001h
IPR7_I2C1TXIP_MASK                       equ 0002h
IPR7_I2C1IP_POSN                         equ 0002h
IPR7_I2C1IP_POSITION                     equ 0002h
IPR7_I2C1IP_SIZE                         equ 0001h
IPR7_I2C1IP_LENGTH                       equ 0001h
IPR7_I2C1IP_MASK                         equ 0004h
IPR7_I2C1EIP_POSN                        equ 0003h
IPR7_I2C1EIP_POSITION                    equ 0003h
IPR7_I2C1EIP_SIZE                        equ 0001h
IPR7_I2C1EIP_LENGTH                      equ 0001h
IPR7_I2C1EIP_MASK                        equ 0008h
IPR7_CLC3IP_POSN                         equ 0005h
IPR7_CLC3IP_POSITION                     equ 0005h
IPR7_CLC3IP_SIZE                         equ 0001h
IPR7_CLC3IP_LENGTH                       equ 0001h
IPR7_CLC3IP_MASK                         equ 0020h
IPR7_PWM3PIP_POSN                        equ 0006h
IPR7_PWM3PIP_POSITION                    equ 0006h
IPR7_PWM3PIP_SIZE                        equ 0001h
IPR7_PWM3PIP_LENGTH                      equ 0001h
IPR7_PWM3PIP_MASK                        equ 0040h
IPR7_PWM3IP_POSN                         equ 0007h
IPR7_PWM3IP_POSITION                     equ 0007h
IPR7_PWM3IP_SIZE                         equ 0001h
IPR7_PWM3IP_LENGTH                       equ 0001h
IPR7_PWM3IP_MASK                         equ 0080h

// Register: IPR8
#define IPR8 IPR8
IPR8                                     equ 036Ah
// bitfield definitions
IPR8_U2RXIP_POSN                         equ 0000h
IPR8_U2RXIP_POSITION                     equ 0000h
IPR8_U2RXIP_SIZE                         equ 0001h
IPR8_U2RXIP_LENGTH                       equ 0001h
IPR8_U2RXIP_MASK                         equ 0001h
IPR8_U2TXIP_POSN                         equ 0001h
IPR8_U2TXIP_POSITION                     equ 0001h
IPR8_U2TXIP_SIZE                         equ 0001h
IPR8_U2TXIP_LENGTH                       equ 0001h
IPR8_U2TXIP_MASK                         equ 0002h
IPR8_U2EIP_POSN                          equ 0002h
IPR8_U2EIP_POSITION                      equ 0002h
IPR8_U2EIP_SIZE                          equ 0001h
IPR8_U2EIP_LENGTH                        equ 0001h
IPR8_U2EIP_MASK                          equ 0004h
IPR8_U2IP_POSN                           equ 0003h
IPR8_U2IP_POSITION                       equ 0003h
IPR8_U2IP_SIZE                           equ 0001h
IPR8_U2IP_LENGTH                         equ 0001h
IPR8_U2IP_MASK                           equ 0008h
IPR8_TMR5IP_POSN                         equ 0004h
IPR8_TMR5IP_POSITION                     equ 0004h
IPR8_TMR5IP_SIZE                         equ 0001h
IPR8_TMR5IP_LENGTH                       equ 0001h
IPR8_TMR5IP_MASK                         equ 0010h
IPR8_TMR5GIP_POSN                        equ 0005h
IPR8_TMR5GIP_POSITION                    equ 0005h
IPR8_TMR5GIP_SIZE                        equ 0001h
IPR8_TMR5GIP_LENGTH                      equ 0001h
IPR8_TMR5GIP_MASK                        equ 0020h
IPR8_CCP2IP_POSN                         equ 0006h
IPR8_CCP2IP_POSITION                     equ 0006h
IPR8_CCP2IP_SIZE                         equ 0001h
IPR8_CCP2IP_LENGTH                       equ 0001h
IPR8_CCP2IP_MASK                         equ 0040h
IPR8_SCANIP_POSN                         equ 0007h
IPR8_SCANIP_POSITION                     equ 0007h
IPR8_SCANIP_SIZE                         equ 0001h
IPR8_SCANIP_LENGTH                       equ 0001h
IPR8_SCANIP_MASK                         equ 0080h

// Register: IPR9
#define IPR9 IPR9
IPR9                                     equ 036Bh
// bitfield definitions
IPR9_U3RXIP_POSN                         equ 0000h
IPR9_U3RXIP_POSITION                     equ 0000h
IPR9_U3RXIP_SIZE                         equ 0001h
IPR9_U3RXIP_LENGTH                       equ 0001h
IPR9_U3RXIP_MASK                         equ 0001h
IPR9_U3TXIP_POSN                         equ 0001h
IPR9_U3TXIP_POSITION                     equ 0001h
IPR9_U3TXIP_SIZE                         equ 0001h
IPR9_U3TXIP_LENGTH                       equ 0001h
IPR9_U3TXIP_MASK                         equ 0002h
IPR9_U3EIP_POSN                          equ 0002h
IPR9_U3EIP_POSITION                      equ 0002h
IPR9_U3EIP_SIZE                          equ 0001h
IPR9_U3EIP_LENGTH                        equ 0001h
IPR9_U3EIP_MASK                          equ 0004h
IPR9_U3IP_POSN                           equ 0003h
IPR9_U3IP_POSITION                       equ 0003h
IPR9_U3IP_SIZE                           equ 0001h
IPR9_U3IP_LENGTH                         equ 0001h
IPR9_U3IP_MASK                           equ 0008h
IPR9_CLC4IP_POSN                         equ 0005h
IPR9_CLC4IP_POSITION                     equ 0005h
IPR9_CLC4IP_SIZE                         equ 0001h
IPR9_CLC4IP_LENGTH                       equ 0001h
IPR9_CLC4IP_MASK                         equ 0020h

// Register: IPR10
#define IPR10 IPR10
IPR10                                    equ 036Ch
// bitfield definitions
IPR10_INT2IP_POSN                        equ 0000h
IPR10_INT2IP_POSITION                    equ 0000h
IPR10_INT2IP_SIZE                        equ 0001h
IPR10_INT2IP_LENGTH                      equ 0001h
IPR10_INT2IP_MASK                        equ 0001h
IPR10_CLC5IP_POSN                        equ 0001h
IPR10_CLC5IP_POSITION                    equ 0001h
IPR10_CLC5IP_SIZE                        equ 0001h
IPR10_CLC5IP_LENGTH                      equ 0001h
IPR10_CLC5IP_MASK                        equ 0002h
IPR10_CWG2IP_POSN                        equ 0002h
IPR10_CWG2IP_POSITION                    equ 0002h
IPR10_CWG2IP_SIZE                        equ 0001h
IPR10_CWG2IP_LENGTH                      equ 0001h
IPR10_CWG2IP_MASK                        equ 0004h
IPR10_NCO2IP_POSN                        equ 0003h
IPR10_NCO2IP_POSITION                    equ 0003h
IPR10_NCO2IP_SIZE                        equ 0001h
IPR10_NCO2IP_LENGTH                      equ 0001h
IPR10_NCO2IP_MASK                        equ 0008h
IPR10_DMA3SCNTIP_POSN                    equ 0004h
IPR10_DMA3SCNTIP_POSITION                equ 0004h
IPR10_DMA3SCNTIP_SIZE                    equ 0001h
IPR10_DMA3SCNTIP_LENGTH                  equ 0001h
IPR10_DMA3SCNTIP_MASK                    equ 0010h
IPR10_DMA3DCNTIP_POSN                    equ 0005h
IPR10_DMA3DCNTIP_POSITION                equ 0005h
IPR10_DMA3DCNTIP_SIZE                    equ 0001h
IPR10_DMA3DCNTIP_LENGTH                  equ 0001h
IPR10_DMA3DCNTIP_MASK                    equ 0020h
IPR10_DMA3ORIP_POSN                      equ 0006h
IPR10_DMA3ORIP_POSITION                  equ 0006h
IPR10_DMA3ORIP_SIZE                      equ 0001h
IPR10_DMA3ORIP_LENGTH                    equ 0001h
IPR10_DMA3ORIP_MASK                      equ 0040h
IPR10_DMA3AIP_POSN                       equ 0007h
IPR10_DMA3AIP_POSITION                   equ 0007h
IPR10_DMA3AIP_SIZE                       equ 0001h
IPR10_DMA3AIP_LENGTH                     equ 0001h
IPR10_DMA3AIP_MASK                       equ 0080h

// Register: IPR11
#define IPR11 IPR11
IPR11                                    equ 036Dh
// bitfield definitions
IPR11_CCP3IP_POSN                        equ 0000h
IPR11_CCP3IP_POSITION                    equ 0000h
IPR11_CCP3IP_SIZE                        equ 0001h
IPR11_CCP3IP_LENGTH                      equ 0001h
IPR11_CCP3IP_MASK                        equ 0001h
IPR11_CLC6IP_POSN                        equ 0001h
IPR11_CLC6IP_POSITION                    equ 0001h
IPR11_CLC6IP_SIZE                        equ 0001h
IPR11_CLC6IP_LENGTH                      equ 0001h
IPR11_CLC6IP_MASK                        equ 0002h
IPR11_CWG3IP_POSN                        equ 0002h
IPR11_CWG3IP_POSITION                    equ 0002h
IPR11_CWG3IP_SIZE                        equ 0001h
IPR11_CWG3IP_LENGTH                      equ 0001h
IPR11_CWG3IP_MASK                        equ 0004h
IPR11_TMR4IP_POSN                        equ 0003h
IPR11_TMR4IP_POSITION                    equ 0003h
IPR11_TMR4IP_SIZE                        equ 0001h
IPR11_TMR4IP_LENGTH                      equ 0001h
IPR11_TMR4IP_MASK                        equ 0008h
IPR11_DMA4SCNTIP_POSN                    equ 0004h
IPR11_DMA4SCNTIP_POSITION                equ 0004h
IPR11_DMA4SCNTIP_SIZE                    equ 0001h
IPR11_DMA4SCNTIP_LENGTH                  equ 0001h
IPR11_DMA4SCNTIP_MASK                    equ 0010h
IPR11_DMA4DCNTIP_POSN                    equ 0005h
IPR11_DMA4DCNTIP_POSITION                equ 0005h
IPR11_DMA4DCNTIP_SIZE                    equ 0001h
IPR11_DMA4DCNTIP_LENGTH                  equ 0001h
IPR11_DMA4DCNTIP_MASK                    equ 0020h
IPR11_DMA4ORIP_POSN                      equ 0006h
IPR11_DMA4ORIP_POSITION                  equ 0006h
IPR11_DMA4ORIP_SIZE                      equ 0001h
IPR11_DMA4ORIP_LENGTH                    equ 0001h
IPR11_DMA4ORIP_MASK                      equ 0040h
IPR11_DMA4AIP_POSN                       equ 0007h
IPR11_DMA4AIP_POSITION                   equ 0007h
IPR11_DMA4AIP_SIZE                       equ 0001h
IPR11_DMA4AIP_LENGTH                     equ 0001h
IPR11_DMA4AIP_MASK                       equ 0080h

// Register: IPR12
#define IPR12 IPR12
IPR12                                    equ 036Eh
// bitfield definitions
IPR12_U4RXIP_POSN                        equ 0000h
IPR12_U4RXIP_POSITION                    equ 0000h
IPR12_U4RXIP_SIZE                        equ 0001h
IPR12_U4RXIP_LENGTH                      equ 0001h
IPR12_U4RXIP_MASK                        equ 0001h
IPR12_U4TXIP_POSN                        equ 0001h
IPR12_U4TXIP_POSITION                    equ 0001h
IPR12_U4TXIP_SIZE                        equ 0001h
IPR12_U4TXIP_LENGTH                      equ 0001h
IPR12_U4TXIP_MASK                        equ 0002h
IPR12_U4EIP_POSN                         equ 0002h
IPR12_U4EIP_POSITION                     equ 0002h
IPR12_U4EIP_SIZE                         equ 0001h
IPR12_U4EIP_LENGTH                       equ 0001h
IPR12_U4EIP_MASK                         equ 0004h
IPR12_U4IP_POSN                          equ 0003h
IPR12_U4IP_POSITION                      equ 0003h
IPR12_U4IP_SIZE                          equ 0001h
IPR12_U4IP_LENGTH                        equ 0001h
IPR12_U4IP_MASK                          equ 0008h
IPR12_DMA5SCNTIP_POSN                    equ 0004h
IPR12_DMA5SCNTIP_POSITION                equ 0004h
IPR12_DMA5SCNTIP_SIZE                    equ 0001h
IPR12_DMA5SCNTIP_LENGTH                  equ 0001h
IPR12_DMA5SCNTIP_MASK                    equ 0010h
IPR12_DMA5DCNTIP_POSN                    equ 0005h
IPR12_DMA5DCNTIP_POSITION                equ 0005h
IPR12_DMA5DCNTIP_SIZE                    equ 0001h
IPR12_DMA5DCNTIP_LENGTH                  equ 0001h
IPR12_DMA5DCNTIP_MASK                    equ 0020h
IPR12_DMA5ORIP_POSN                      equ 0006h
IPR12_DMA5ORIP_POSITION                  equ 0006h
IPR12_DMA5ORIP_SIZE                      equ 0001h
IPR12_DMA5ORIP_LENGTH                    equ 0001h
IPR12_DMA5ORIP_MASK                      equ 0040h
IPR12_DMA5AIP_POSN                       equ 0007h
IPR12_DMA5AIP_POSITION                   equ 0007h
IPR12_DMA5AIP_SIZE                       equ 0001h
IPR12_DMA5AIP_LENGTH                     equ 0001h
IPR12_DMA5AIP_MASK                       equ 0080h

// Register: IPR13
#define IPR13 IPR13
IPR13                                    equ 036Fh
// bitfield definitions
IPR13_U5RXIP_POSN                        equ 0000h
IPR13_U5RXIP_POSITION                    equ 0000h
IPR13_U5RXIP_SIZE                        equ 0001h
IPR13_U5RXIP_LENGTH                      equ 0001h
IPR13_U5RXIP_MASK                        equ 0001h
IPR13_U5TXIP_POSN                        equ 0001h
IPR13_U5TXIP_POSITION                    equ 0001h
IPR13_U5TXIP_SIZE                        equ 0001h
IPR13_U5TXIP_LENGTH                      equ 0001h
IPR13_U5TXIP_MASK                        equ 0002h
IPR13_U5EIP_POSN                         equ 0002h
IPR13_U5EIP_POSITION                     equ 0002h
IPR13_U5EIP_SIZE                         equ 0001h
IPR13_U5EIP_LENGTH                       equ 0001h
IPR13_U5EIP_MASK                         equ 0004h
IPR13_U5IP_POSN                          equ 0003h
IPR13_U5IP_POSITION                      equ 0003h
IPR13_U5IP_SIZE                          equ 0001h
IPR13_U5IP_LENGTH                        equ 0001h
IPR13_U5IP_MASK                          equ 0008h
IPR13_DMA6SCNTIP_POSN                    equ 0004h
IPR13_DMA6SCNTIP_POSITION                equ 0004h
IPR13_DMA6SCNTIP_SIZE                    equ 0001h
IPR13_DMA6SCNTIP_LENGTH                  equ 0001h
IPR13_DMA6SCNTIP_MASK                    equ 0010h
IPR13_DMA6DCNTIP_POSN                    equ 0005h
IPR13_DMA6DCNTIP_POSITION                equ 0005h
IPR13_DMA6DCNTIP_SIZE                    equ 0001h
IPR13_DMA6DCNTIP_LENGTH                  equ 0001h
IPR13_DMA6DCNTIP_MASK                    equ 0020h
IPR13_DMA6ORIP_POSN                      equ 0006h
IPR13_DMA6ORIP_POSITION                  equ 0006h
IPR13_DMA6ORIP_SIZE                      equ 0001h
IPR13_DMA6ORIP_LENGTH                    equ 0001h
IPR13_DMA6ORIP_MASK                      equ 0040h
IPR13_DMA6AIP_POSN                       equ 0007h
IPR13_DMA6AIP_POSITION                   equ 0007h
IPR13_DMA6AIP_SIZE                       equ 0001h
IPR13_DMA6AIP_LENGTH                     equ 0001h
IPR13_DMA6AIP_MASK                       equ 0080h

// Register: IPR14
#define IPR14 IPR14
IPR14                                    equ 0370h
// bitfield definitions
IPR14_CLC7IP_POSN                        equ 0001h
IPR14_CLC7IP_POSITION                    equ 0001h
IPR14_CLC7IP_SIZE                        equ 0001h
IPR14_CLC7IP_LENGTH                      equ 0001h
IPR14_CLC7IP_MASK                        equ 0002h
IPR14_C2IP_POSN                          equ 0002h
IPR14_C2IP_POSITION                      equ 0002h
IPR14_C2IP_SIZE                          equ 0001h
IPR14_C2IP_LENGTH                        equ 0001h
IPR14_C2IP_MASK                          equ 0004h
IPR14_NCO3IP_POSN                        equ 0003h
IPR14_NCO3IP_POSITION                    equ 0003h
IPR14_NCO3IP_SIZE                        equ 0001h
IPR14_NCO3IP_LENGTH                      equ 0001h
IPR14_NCO3IP_MASK                        equ 0008h

// Register: IPR15
#define IPR15 IPR15
IPR15                                    equ 0371h
// bitfield definitions
IPR15_NVMIP_POSN                         equ 0000h
IPR15_NVMIP_POSITION                     equ 0000h
IPR15_NVMIP_SIZE                         equ 0001h
IPR15_NVMIP_LENGTH                       equ 0001h
IPR15_NVMIP_MASK                         equ 0001h
IPR15_CLC8IP_POSN                        equ 0001h
IPR15_CLC8IP_POSITION                    equ 0001h
IPR15_CLC8IP_SIZE                        equ 0001h
IPR15_CLC8IP_LENGTH                      equ 0001h
IPR15_CLC8IP_MASK                        equ 0002h
IPR15_CRCIP_POSN                         equ 0002h
IPR15_CRCIP_POSITION                     equ 0002h
IPR15_CRCIP_SIZE                         equ 0001h
IPR15_CRCIP_LENGTH                       equ 0001h
IPR15_CRCIP_MASK                         equ 0004h
IPR15_TMR6IP_POSN                        equ 0003h
IPR15_TMR6IP_POSITION                    equ 0003h
IPR15_TMR6IP_SIZE                        equ 0001h
IPR15_TMR6IP_LENGTH                      equ 0001h
IPR15_TMR6IP_MASK                        equ 0008h

// Register: STATUS_CSHAD
#define STATUS_CSHAD STATUS_CSHAD
STATUS_CSHAD                             equ 0373h
// bitfield definitions
STATUS_CSHAD_NOT_PD_POSN                 equ 0005h
STATUS_CSHAD_NOT_PD_POSITION             equ 0005h
STATUS_CSHAD_NOT_PD_SIZE                 equ 0001h
STATUS_CSHAD_NOT_PD_LENGTH               equ 0001h
STATUS_CSHAD_NOT_PD_MASK                 equ 0020h
STATUS_CSHAD_NOT_TO_POSN                 equ 0006h
STATUS_CSHAD_NOT_TO_POSITION             equ 0006h
STATUS_CSHAD_NOT_TO_SIZE                 equ 0001h
STATUS_CSHAD_NOT_TO_LENGTH               equ 0001h
STATUS_CSHAD_NOT_TO_MASK                 equ 0040h
STATUS_CSHAD_C_POSN                      equ 0000h
STATUS_CSHAD_C_POSITION                  equ 0000h
STATUS_CSHAD_C_SIZE                      equ 0001h
STATUS_CSHAD_C_LENGTH                    equ 0001h
STATUS_CSHAD_C_MASK                      equ 0001h
STATUS_CSHAD_DC_POSN                     equ 0001h
STATUS_CSHAD_DC_POSITION                 equ 0001h
STATUS_CSHAD_DC_SIZE                     equ 0001h
STATUS_CSHAD_DC_LENGTH                   equ 0001h
STATUS_CSHAD_DC_MASK                     equ 0002h
STATUS_CSHAD_Z_POSN                      equ 0002h
STATUS_CSHAD_Z_POSITION                  equ 0002h
STATUS_CSHAD_Z_SIZE                      equ 0001h
STATUS_CSHAD_Z_LENGTH                    equ 0001h
STATUS_CSHAD_Z_MASK                      equ 0004h
STATUS_CSHAD_OV_POSN                     equ 0003h
STATUS_CSHAD_OV_POSITION                 equ 0003h
STATUS_CSHAD_OV_SIZE                     equ 0001h
STATUS_CSHAD_OV_LENGTH                   equ 0001h
STATUS_CSHAD_OV_MASK                     equ 0008h
STATUS_CSHAD_N_POSN                      equ 0004h
STATUS_CSHAD_N_POSITION                  equ 0004h
STATUS_CSHAD_N_SIZE                      equ 0001h
STATUS_CSHAD_N_LENGTH                    equ 0001h
STATUS_CSHAD_N_MASK                      equ 0010h
STATUS_CSHAD_nPD_POSN                    equ 0005h
STATUS_CSHAD_nPD_POSITION                equ 0005h
STATUS_CSHAD_nPD_SIZE                    equ 0001h
STATUS_CSHAD_nPD_LENGTH                  equ 0001h
STATUS_CSHAD_nPD_MASK                    equ 0020h
STATUS_CSHAD_nTO_POSN                    equ 0006h
STATUS_CSHAD_nTO_POSITION                equ 0006h
STATUS_CSHAD_nTO_SIZE                    equ 0001h
STATUS_CSHAD_nTO_LENGTH                  equ 0001h
STATUS_CSHAD_nTO_MASK                    equ 0040h
STATUS_CSHAD_PD_POSN                     equ 0005h
STATUS_CSHAD_PD_POSITION                 equ 0005h
STATUS_CSHAD_PD_SIZE                     equ 0001h
STATUS_CSHAD_PD_LENGTH                   equ 0001h
STATUS_CSHAD_PD_MASK                     equ 0020h
STATUS_CSHAD_TO_POSN                     equ 0006h
STATUS_CSHAD_TO_POSITION                 equ 0006h
STATUS_CSHAD_TO_SIZE                     equ 0001h
STATUS_CSHAD_TO_LENGTH                   equ 0001h
STATUS_CSHAD_TO_MASK                     equ 0040h

// Register: WREG_CSHAD
#define WREG_CSHAD WREG_CSHAD
WREG_CSHAD                               equ 0374h
// bitfield definitions
WREG_CSHAD_WREG_POSN                     equ 0000h
WREG_CSHAD_WREG_POSITION                 equ 0000h
WREG_CSHAD_WREG_SIZE                     equ 0008h
WREG_CSHAD_WREG_LENGTH                   equ 0008h
WREG_CSHAD_WREG_MASK                     equ 00FFh

// Register: BSR_CSHAD
#define BSR_CSHAD BSR_CSHAD
BSR_CSHAD                                equ 0375h

// Register: SHADCON
#define SHADCON SHADCON
SHADCON                                  equ 0376h
// bitfield definitions
SHADCON_SHADLO_POSN                      equ 0000h
SHADCON_SHADLO_POSITION                  equ 0000h
SHADCON_SHADLO_SIZE                      equ 0001h
SHADCON_SHADLO_LENGTH                    equ 0001h
SHADCON_SHADLO_MASK                      equ 0001h

// Register: STATUS_SHAD
#define STATUS_SHAD STATUS_SHAD
STATUS_SHAD                              equ 0377h
// bitfield definitions
STATUS_SHAD_NOT_PD_POSN                  equ 0005h
STATUS_SHAD_NOT_PD_POSITION              equ 0005h
STATUS_SHAD_NOT_PD_SIZE                  equ 0001h
STATUS_SHAD_NOT_PD_LENGTH                equ 0001h
STATUS_SHAD_NOT_PD_MASK                  equ 0020h
STATUS_SHAD_NOT_TO_POSN                  equ 0006h
STATUS_SHAD_NOT_TO_POSITION              equ 0006h
STATUS_SHAD_NOT_TO_SIZE                  equ 0001h
STATUS_SHAD_NOT_TO_LENGTH                equ 0001h
STATUS_SHAD_NOT_TO_MASK                  equ 0040h
STATUS_SHAD_C_POSN                       equ 0000h
STATUS_SHAD_C_POSITION                   equ 0000h
STATUS_SHAD_C_SIZE                       equ 0001h
STATUS_SHAD_C_LENGTH                     equ 0001h
STATUS_SHAD_C_MASK                       equ 0001h
STATUS_SHAD_DC_POSN                      equ 0001h
STATUS_SHAD_DC_POSITION                  equ 0001h
STATUS_SHAD_DC_SIZE                      equ 0001h
STATUS_SHAD_DC_LENGTH                    equ 0001h
STATUS_SHAD_DC_MASK                      equ 0002h
STATUS_SHAD_Z_POSN                       equ 0002h
STATUS_SHAD_Z_POSITION                   equ 0002h
STATUS_SHAD_Z_SIZE                       equ 0001h
STATUS_SHAD_Z_LENGTH                     equ 0001h
STATUS_SHAD_Z_MASK                       equ 0004h
STATUS_SHAD_OV_POSN                      equ 0003h
STATUS_SHAD_OV_POSITION                  equ 0003h
STATUS_SHAD_OV_SIZE                      equ 0001h
STATUS_SHAD_OV_LENGTH                    equ 0001h
STATUS_SHAD_OV_MASK                      equ 0008h
STATUS_SHAD_N_POSN                       equ 0004h
STATUS_SHAD_N_POSITION                   equ 0004h
STATUS_SHAD_N_SIZE                       equ 0001h
STATUS_SHAD_N_LENGTH                     equ 0001h
STATUS_SHAD_N_MASK                       equ 0010h
STATUS_SHAD_nPD_POSN                     equ 0005h
STATUS_SHAD_nPD_POSITION                 equ 0005h
STATUS_SHAD_nPD_SIZE                     equ 0001h
STATUS_SHAD_nPD_LENGTH                   equ 0001h
STATUS_SHAD_nPD_MASK                     equ 0020h
STATUS_SHAD_nTO_POSN                     equ 0006h
STATUS_SHAD_nTO_POSITION                 equ 0006h
STATUS_SHAD_nTO_SIZE                     equ 0001h
STATUS_SHAD_nTO_LENGTH                   equ 0001h
STATUS_SHAD_nTO_MASK                     equ 0040h
STATUS_SHAD_PD_POSN                      equ 0005h
STATUS_SHAD_PD_POSITION                  equ 0005h
STATUS_SHAD_PD_SIZE                      equ 0001h
STATUS_SHAD_PD_LENGTH                    equ 0001h
STATUS_SHAD_PD_MASK                      equ 0020h
STATUS_SHAD_TO_POSN                      equ 0006h
STATUS_SHAD_TO_POSITION                  equ 0006h
STATUS_SHAD_TO_SIZE                      equ 0001h
STATUS_SHAD_TO_LENGTH                    equ 0001h
STATUS_SHAD_TO_MASK                      equ 0040h

// Register: WREG_SHAD
#define WREG_SHAD WREG_SHAD
WREG_SHAD                                equ 0378h
// bitfield definitions
WREG_SHAD_WREG_POSN                      equ 0000h
WREG_SHAD_WREG_POSITION                  equ 0000h
WREG_SHAD_WREG_SIZE                      equ 0008h
WREG_SHAD_WREG_LENGTH                    equ 0008h
WREG_SHAD_WREG_MASK                      equ 00FFh

// Register: BSR_SHAD
#define BSR_SHAD BSR_SHAD
BSR_SHAD                                 equ 0379h

// Register: PCLATH_SHAD
#define PCLATH_SHAD PCLATH_SHAD
PCLATH_SHAD                              equ 037Ah
// bitfield definitions
PCLATH_SHAD_PCH_POSN                     equ 0000h
PCLATH_SHAD_PCH_POSITION                 equ 0000h
PCLATH_SHAD_PCH_SIZE                     equ 0008h
PCLATH_SHAD_PCH_LENGTH                   equ 0008h
PCLATH_SHAD_PCH_MASK                     equ 00FFh

// Register: PCLATU_SHAD
#define PCLATU_SHAD PCLATU_SHAD
PCLATU_SHAD                              equ 037Bh
// bitfield definitions
PCLATU_SHAD_PCU_POSN                     equ 0000h
PCLATU_SHAD_PCU_POSITION                 equ 0000h
PCLATU_SHAD_PCU_SIZE                     equ 0005h
PCLATU_SHAD_PCU_LENGTH                   equ 0005h
PCLATU_SHAD_PCU_MASK                     equ 001Fh

// Register: FSR0SH
#define FSR0SH FSR0SH
FSR0SH                                   equ 037Ch

// Register: FSR0L_SHAD
#define FSR0L_SHAD FSR0L_SHAD
FSR0L_SHAD                               equ 037Ch
// bitfield definitions
FSR0L_SHAD_FSR0L_POSN                    equ 0000h
FSR0L_SHAD_FSR0L_POSITION                equ 0000h
FSR0L_SHAD_FSR0L_SIZE                    equ 0008h
FSR0L_SHAD_FSR0L_LENGTH                  equ 0008h
FSR0L_SHAD_FSR0L_MASK                    equ 00FFh

// Register: FSR0H_SHAD
#define FSR0H_SHAD FSR0H_SHAD
FSR0H_SHAD                               equ 037Dh
// bitfield definitions
FSR0H_SHAD_FSR0H_POSN                    equ 0000h
FSR0H_SHAD_FSR0H_POSITION                equ 0000h
FSR0H_SHAD_FSR0H_SIZE                    equ 0006h
FSR0H_SHAD_FSR0H_LENGTH                  equ 0006h
FSR0H_SHAD_FSR0H_MASK                    equ 003Fh

// Register: FSR1SH
#define FSR1SH FSR1SH
FSR1SH                                   equ 037Eh

// Register: FSR1L_SHAD
#define FSR1L_SHAD FSR1L_SHAD
FSR1L_SHAD                               equ 037Eh
// bitfield definitions
FSR1L_SHAD_FSR1L_POSN                    equ 0000h
FSR1L_SHAD_FSR1L_POSITION                equ 0000h
FSR1L_SHAD_FSR1L_SIZE                    equ 0008h
FSR1L_SHAD_FSR1L_LENGTH                  equ 0008h
FSR1L_SHAD_FSR1L_MASK                    equ 00FFh

// Register: FSR1H_SHAD
#define FSR1H_SHAD FSR1H_SHAD
FSR1H_SHAD                               equ 037Fh
// bitfield definitions
FSR1H_SHAD_FSR1H_POSN                    equ 0000h
FSR1H_SHAD_FSR1H_POSITION                equ 0000h
FSR1H_SHAD_FSR1H_SIZE                    equ 0006h
FSR1H_SHAD_FSR1H_LENGTH                  equ 0006h
FSR1H_SHAD_FSR1H_MASK                    equ 003Fh

// Register: FSR2SH
#define FSR2SH FSR2SH
FSR2SH                                   equ 0380h

// Register: FSR2L_SHAD
#define FSR2L_SHAD FSR2L_SHAD
FSR2L_SHAD                               equ 0380h
// bitfield definitions
FSR2L_SHAD_FSR2L_POSN                    equ 0000h
FSR2L_SHAD_FSR2L_POSITION                equ 0000h
FSR2L_SHAD_FSR2L_SIZE                    equ 0008h
FSR2L_SHAD_FSR2L_LENGTH                  equ 0008h
FSR2L_SHAD_FSR2L_MASK                    equ 00FFh

// Register: FSR2H_SHAD
#define FSR2H_SHAD FSR2H_SHAD
FSR2H_SHAD                               equ 0381h
// bitfield definitions
FSR2H_SHAD_FSR2H_POSN                    equ 0000h
FSR2H_SHAD_FSR2H_POSITION                equ 0000h
FSR2H_SHAD_FSR2H_SIZE                    equ 0006h
FSR2H_SHAD_FSR2H_LENGTH                  equ 0006h
FSR2H_SHAD_FSR2H_MASK                    equ 003Fh

// Register: PRODSH
#define PRODSH PRODSH
PRODSH                                   equ 0382h

// Register: PRODL_SHAD
#define PRODL_SHAD PRODL_SHAD
PRODL_SHAD                               equ 0382h
// bitfield definitions
PRODL_SHAD_PRODL_POSN                    equ 0000h
PRODL_SHAD_PRODL_POSITION                equ 0000h
PRODL_SHAD_PRODL_SIZE                    equ 0008h
PRODL_SHAD_PRODL_LENGTH                  equ 0008h
PRODL_SHAD_PRODL_MASK                    equ 00FFh

// Register: PRODH_SHAD
#define PRODH_SHAD PRODH_SHAD
PRODH_SHAD                               equ 0383h
// bitfield definitions
PRODH_SHAD_PRODH_POSN                    equ 0000h
PRODH_SHAD_PRODH_POSITION                equ 0000h
PRODH_SHAD_PRODH_SIZE                    equ 0008h
PRODH_SHAD_PRODH_LENGTH                  equ 0008h
PRODH_SHAD_PRODH_MASK                    equ 00FFh

// Register: CWG1CLK
#define CWG1CLK CWG1CLK
CWG1CLK                                  equ 03BCh
// bitfield definitions
CWG1CLK_CS_POSN                          equ 0000h
CWG1CLK_CS_POSITION                      equ 0000h
CWG1CLK_CS_SIZE                          equ 0001h
CWG1CLK_CS_LENGTH                        equ 0001h
CWG1CLK_CS_MASK                          equ 0001h
CWG1CLK_CWG1CS_POSN                      equ 0000h
CWG1CLK_CWG1CS_POSITION                  equ 0000h
CWG1CLK_CWG1CS_SIZE                      equ 0001h
CWG1CLK_CWG1CS_LENGTH                    equ 0001h
CWG1CLK_CWG1CS_MASK                      equ 0001h

// Register: CWG1ISM
#define CWG1ISM CWG1ISM
CWG1ISM                                  equ 03BDh
// bitfield definitions
CWG1ISM_ISM_POSN                         equ 0000h
CWG1ISM_ISM_POSITION                     equ 0000h
CWG1ISM_ISM_SIZE                         equ 0008h
CWG1ISM_ISM_LENGTH                       equ 0008h
CWG1ISM_ISM_MASK                         equ 00FFh
CWG1ISM_CWG1ISM_POSN                     equ 0000h
CWG1ISM_CWG1ISM_POSITION                 equ 0000h
CWG1ISM_CWG1ISM_SIZE                     equ 0008h
CWG1ISM_CWG1ISM_LENGTH                   equ 0008h
CWG1ISM_CWG1ISM_MASK                     equ 00FFh
CWG1ISM_ISM0_POSN                        equ 0000h
CWG1ISM_ISM0_POSITION                    equ 0000h
CWG1ISM_ISM0_SIZE                        equ 0001h
CWG1ISM_ISM0_LENGTH                      equ 0001h
CWG1ISM_ISM0_MASK                        equ 0001h
CWG1ISM_ISM1_POSN                        equ 0001h
CWG1ISM_ISM1_POSITION                    equ 0001h
CWG1ISM_ISM1_SIZE                        equ 0001h
CWG1ISM_ISM1_LENGTH                      equ 0001h
CWG1ISM_ISM1_MASK                        equ 0002h
CWG1ISM_ISM2_POSN                        equ 0002h
CWG1ISM_ISM2_POSITION                    equ 0002h
CWG1ISM_ISM2_SIZE                        equ 0001h
CWG1ISM_ISM2_LENGTH                      equ 0001h
CWG1ISM_ISM2_MASK                        equ 0004h
CWG1ISM_ISM3_POSN                        equ 0003h
CWG1ISM_ISM3_POSITION                    equ 0003h
CWG1ISM_ISM3_SIZE                        equ 0001h
CWG1ISM_ISM3_LENGTH                      equ 0001h
CWG1ISM_ISM3_MASK                        equ 0008h
CWG1ISM_ISM4_POSN                        equ 0004h
CWG1ISM_ISM4_POSITION                    equ 0004h
CWG1ISM_ISM4_SIZE                        equ 0001h
CWG1ISM_ISM4_LENGTH                      equ 0001h
CWG1ISM_ISM4_MASK                        equ 0010h

// Register: CWG1DBR
#define CWG1DBR CWG1DBR
CWG1DBR                                  equ 03BEh
// bitfield definitions
CWG1DBR_DBR_POSN                         equ 0000h
CWG1DBR_DBR_POSITION                     equ 0000h
CWG1DBR_DBR_SIZE                         equ 0008h
CWG1DBR_DBR_LENGTH                       equ 0008h
CWG1DBR_DBR_MASK                         equ 00FFh
CWG1DBR_DBR0_POSN                        equ 0000h
CWG1DBR_DBR0_POSITION                    equ 0000h
CWG1DBR_DBR0_SIZE                        equ 0001h
CWG1DBR_DBR0_LENGTH                      equ 0001h
CWG1DBR_DBR0_MASK                        equ 0001h
CWG1DBR_DBR1_POSN                        equ 0001h
CWG1DBR_DBR1_POSITION                    equ 0001h
CWG1DBR_DBR1_SIZE                        equ 0001h
CWG1DBR_DBR1_LENGTH                      equ 0001h
CWG1DBR_DBR1_MASK                        equ 0002h
CWG1DBR_DBR2_POSN                        equ 0002h
CWG1DBR_DBR2_POSITION                    equ 0002h
CWG1DBR_DBR2_SIZE                        equ 0001h
CWG1DBR_DBR2_LENGTH                      equ 0001h
CWG1DBR_DBR2_MASK                        equ 0004h
CWG1DBR_DBR3_POSN                        equ 0003h
CWG1DBR_DBR3_POSITION                    equ 0003h
CWG1DBR_DBR3_SIZE                        equ 0001h
CWG1DBR_DBR3_LENGTH                      equ 0001h
CWG1DBR_DBR3_MASK                        equ 0008h
CWG1DBR_DBR4_POSN                        equ 0004h
CWG1DBR_DBR4_POSITION                    equ 0004h
CWG1DBR_DBR4_SIZE                        equ 0001h
CWG1DBR_DBR4_LENGTH                      equ 0001h
CWG1DBR_DBR4_MASK                        equ 0010h
CWG1DBR_DBR5_POSN                        equ 0005h
CWG1DBR_DBR5_POSITION                    equ 0005h
CWG1DBR_DBR5_SIZE                        equ 0001h
CWG1DBR_DBR5_LENGTH                      equ 0001h
CWG1DBR_DBR5_MASK                        equ 0020h
CWG1DBR_CWG1DBR_POSN                     equ 0000h
CWG1DBR_CWG1DBR_POSITION                 equ 0000h
CWG1DBR_CWG1DBR_SIZE                     equ 0008h
CWG1DBR_CWG1DBR_LENGTH                   equ 0008h
CWG1DBR_CWG1DBR_MASK                     equ 00FFh
CWG1DBR_CWG1DBR0_POSN                    equ 0000h
CWG1DBR_CWG1DBR0_POSITION                equ 0000h
CWG1DBR_CWG1DBR0_SIZE                    equ 0001h
CWG1DBR_CWG1DBR0_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR0_MASK                    equ 0001h
CWG1DBR_CWG1DBR1_POSN                    equ 0001h
CWG1DBR_CWG1DBR1_POSITION                equ 0001h
CWG1DBR_CWG1DBR1_SIZE                    equ 0001h
CWG1DBR_CWG1DBR1_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR1_MASK                    equ 0002h
CWG1DBR_CWG1DBR2_POSN                    equ 0002h
CWG1DBR_CWG1DBR2_POSITION                equ 0002h
CWG1DBR_CWG1DBR2_SIZE                    equ 0001h
CWG1DBR_CWG1DBR2_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR2_MASK                    equ 0004h
CWG1DBR_CWG1DBR3_POSN                    equ 0003h
CWG1DBR_CWG1DBR3_POSITION                equ 0003h
CWG1DBR_CWG1DBR3_SIZE                    equ 0001h
CWG1DBR_CWG1DBR3_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR3_MASK                    equ 0008h
CWG1DBR_CWG1DBR4_POSN                    equ 0004h
CWG1DBR_CWG1DBR4_POSITION                equ 0004h
CWG1DBR_CWG1DBR4_SIZE                    equ 0001h
CWG1DBR_CWG1DBR4_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR4_MASK                    equ 0010h
CWG1DBR_CWG1DBR5_POSN                    equ 0005h
CWG1DBR_CWG1DBR5_POSITION                equ 0005h
CWG1DBR_CWG1DBR5_SIZE                    equ 0001h
CWG1DBR_CWG1DBR5_LENGTH                  equ 0001h
CWG1DBR_CWG1DBR5_MASK                    equ 0020h

// Register: CWG1DBF
#define CWG1DBF CWG1DBF
CWG1DBF                                  equ 03BFh
// bitfield definitions
CWG1DBF_DBF_POSN                         equ 0000h
CWG1DBF_DBF_POSITION                     equ 0000h
CWG1DBF_DBF_SIZE                         equ 0008h
CWG1DBF_DBF_LENGTH                       equ 0008h
CWG1DBF_DBF_MASK                         equ 00FFh
CWG1DBF_DBF0_POSN                        equ 0000h
CWG1DBF_DBF0_POSITION                    equ 0000h
CWG1DBF_DBF0_SIZE                        equ 0001h
CWG1DBF_DBF0_LENGTH                      equ 0001h
CWG1DBF_DBF0_MASK                        equ 0001h
CWG1DBF_DBF1_POSN                        equ 0001h
CWG1DBF_DBF1_POSITION                    equ 0001h
CWG1DBF_DBF1_SIZE                        equ 0001h
CWG1DBF_DBF1_LENGTH                      equ 0001h
CWG1DBF_DBF1_MASK                        equ 0002h
CWG1DBF_DBF2_POSN                        equ 0002h
CWG1DBF_DBF2_POSITION                    equ 0002h
CWG1DBF_DBF2_SIZE                        equ 0001h
CWG1DBF_DBF2_LENGTH                      equ 0001h
CWG1DBF_DBF2_MASK                        equ 0004h
CWG1DBF_DBF3_POSN                        equ 0003h
CWG1DBF_DBF3_POSITION                    equ 0003h
CWG1DBF_DBF3_SIZE                        equ 0001h
CWG1DBF_DBF3_LENGTH                      equ 0001h
CWG1DBF_DBF3_MASK                        equ 0008h
CWG1DBF_DBF4_POSN                        equ 0004h
CWG1DBF_DBF4_POSITION                    equ 0004h
CWG1DBF_DBF4_SIZE                        equ 0001h
CWG1DBF_DBF4_LENGTH                      equ 0001h
CWG1DBF_DBF4_MASK                        equ 0010h
CWG1DBF_DBF5_POSN                        equ 0005h
CWG1DBF_DBF5_POSITION                    equ 0005h
CWG1DBF_DBF5_SIZE                        equ 0001h
CWG1DBF_DBF5_LENGTH                      equ 0001h
CWG1DBF_DBF5_MASK                        equ 0020h
CWG1DBF_CWG1DBF_POSN                     equ 0000h
CWG1DBF_CWG1DBF_POSITION                 equ 0000h
CWG1DBF_CWG1DBF_SIZE                     equ 0008h
CWG1DBF_CWG1DBF_LENGTH                   equ 0008h
CWG1DBF_CWG1DBF_MASK                     equ 00FFh
CWG1DBF_CWG1DBF0_POSN                    equ 0000h
CWG1DBF_CWG1DBF0_POSITION                equ 0000h
CWG1DBF_CWG1DBF0_SIZE                    equ 0001h
CWG1DBF_CWG1DBF0_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF0_MASK                    equ 0001h
CWG1DBF_CWG1DBF1_POSN                    equ 0001h
CWG1DBF_CWG1DBF1_POSITION                equ 0001h
CWG1DBF_CWG1DBF1_SIZE                    equ 0001h
CWG1DBF_CWG1DBF1_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF1_MASK                    equ 0002h
CWG1DBF_CWG1DBF2_POSN                    equ 0002h
CWG1DBF_CWG1DBF2_POSITION                equ 0002h
CWG1DBF_CWG1DBF2_SIZE                    equ 0001h
CWG1DBF_CWG1DBF2_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF2_MASK                    equ 0004h
CWG1DBF_CWG1DBF3_POSN                    equ 0003h
CWG1DBF_CWG1DBF3_POSITION                equ 0003h
CWG1DBF_CWG1DBF3_SIZE                    equ 0001h
CWG1DBF_CWG1DBF3_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF3_MASK                    equ 0008h
CWG1DBF_CWG1DBF4_POSN                    equ 0004h
CWG1DBF_CWG1DBF4_POSITION                equ 0004h
CWG1DBF_CWG1DBF4_SIZE                    equ 0001h
CWG1DBF_CWG1DBF4_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF4_MASK                    equ 0010h
CWG1DBF_CWG1DBF5_POSN                    equ 0005h
CWG1DBF_CWG1DBF5_POSITION                equ 0005h
CWG1DBF_CWG1DBF5_SIZE                    equ 0001h
CWG1DBF_CWG1DBF5_LENGTH                  equ 0001h
CWG1DBF_CWG1DBF5_MASK                    equ 0020h

// Register: CWG1CON0
#define CWG1CON0 CWG1CON0
CWG1CON0                                 equ 03C0h
// bitfield definitions
CWG1CON0_MODE_POSN                       equ 0000h
CWG1CON0_MODE_POSITION                   equ 0000h
CWG1CON0_MODE_SIZE                       equ 0003h
CWG1CON0_MODE_LENGTH                     equ 0003h
CWG1CON0_MODE_MASK                       equ 0007h
CWG1CON0_LD_POSN                         equ 0006h
CWG1CON0_LD_POSITION                     equ 0006h
CWG1CON0_LD_SIZE                         equ 0001h
CWG1CON0_LD_LENGTH                       equ 0001h
CWG1CON0_LD_MASK                         equ 0040h
CWG1CON0_EN_POSN                         equ 0007h
CWG1CON0_EN_POSITION                     equ 0007h
CWG1CON0_EN_SIZE                         equ 0001h
CWG1CON0_EN_LENGTH                       equ 0001h
CWG1CON0_EN_MASK                         equ 0080h
CWG1CON0_MODE0_POSN                      equ 0000h
CWG1CON0_MODE0_POSITION                  equ 0000h
CWG1CON0_MODE0_SIZE                      equ 0001h
CWG1CON0_MODE0_LENGTH                    equ 0001h
CWG1CON0_MODE0_MASK                      equ 0001h
CWG1CON0_MODE1_POSN                      equ 0001h
CWG1CON0_MODE1_POSITION                  equ 0001h
CWG1CON0_MODE1_SIZE                      equ 0001h
CWG1CON0_MODE1_LENGTH                    equ 0001h
CWG1CON0_MODE1_MASK                      equ 0002h
CWG1CON0_MODE2_POSN                      equ 0002h
CWG1CON0_MODE2_POSITION                  equ 0002h
CWG1CON0_MODE2_SIZE                      equ 0001h
CWG1CON0_MODE2_LENGTH                    equ 0001h
CWG1CON0_MODE2_MASK                      equ 0004h
CWG1CON0_G1EN_POSN                       equ 0007h
CWG1CON0_G1EN_POSITION                   equ 0007h
CWG1CON0_G1EN_SIZE                       equ 0001h
CWG1CON0_G1EN_LENGTH                     equ 0001h
CWG1CON0_G1EN_MASK                       equ 0080h
CWG1CON0_CWG1MODE_POSN                   equ 0000h
CWG1CON0_CWG1MODE_POSITION               equ 0000h
CWG1CON0_CWG1MODE_SIZE                   equ 0003h
CWG1CON0_CWG1MODE_LENGTH                 equ 0003h
CWG1CON0_CWG1MODE_MASK                   equ 0007h
CWG1CON0_CWG1LD_POSN                     equ 0006h
CWG1CON0_CWG1LD_POSITION                 equ 0006h
CWG1CON0_CWG1LD_SIZE                     equ 0001h
CWG1CON0_CWG1LD_LENGTH                   equ 0001h
CWG1CON0_CWG1LD_MASK                     equ 0040h
CWG1CON0_CWG1EN_POSN                     equ 0007h
CWG1CON0_CWG1EN_POSITION                 equ 0007h
CWG1CON0_CWG1EN_SIZE                     equ 0001h
CWG1CON0_CWG1EN_LENGTH                   equ 0001h
CWG1CON0_CWG1EN_MASK                     equ 0080h
CWG1CON0_CWG1MODE0_POSN                  equ 0000h
CWG1CON0_CWG1MODE0_POSITION              equ 0000h
CWG1CON0_CWG1MODE0_SIZE                  equ 0001h
CWG1CON0_CWG1MODE0_LENGTH                equ 0001h
CWG1CON0_CWG1MODE0_MASK                  equ 0001h
CWG1CON0_CWG1MODE1_POSN                  equ 0001h
CWG1CON0_CWG1MODE1_POSITION              equ 0001h
CWG1CON0_CWG1MODE1_SIZE                  equ 0001h
CWG1CON0_CWG1MODE1_LENGTH                equ 0001h
CWG1CON0_CWG1MODE1_MASK                  equ 0002h
CWG1CON0_CWG1MODE2_POSN                  equ 0002h
CWG1CON0_CWG1MODE2_POSITION              equ 0002h
CWG1CON0_CWG1MODE2_SIZE                  equ 0001h
CWG1CON0_CWG1MODE2_LENGTH                equ 0001h
CWG1CON0_CWG1MODE2_MASK                  equ 0004h

// Register: CWG1CON1
#define CWG1CON1 CWG1CON1
CWG1CON1                                 equ 03C1h
// bitfield definitions
CWG1CON1_POLA_POSN                       equ 0000h
CWG1CON1_POLA_POSITION                   equ 0000h
CWG1CON1_POLA_SIZE                       equ 0001h
CWG1CON1_POLA_LENGTH                     equ 0001h
CWG1CON1_POLA_MASK                       equ 0001h
CWG1CON1_POLB_POSN                       equ 0001h
CWG1CON1_POLB_POSITION                   equ 0001h
CWG1CON1_POLB_SIZE                       equ 0001h
CWG1CON1_POLB_LENGTH                     equ 0001h
CWG1CON1_POLB_MASK                       equ 0002h
CWG1CON1_POLC_POSN                       equ 0002h
CWG1CON1_POLC_POSITION                   equ 0002h
CWG1CON1_POLC_SIZE                       equ 0001h
CWG1CON1_POLC_LENGTH                     equ 0001h
CWG1CON1_POLC_MASK                       equ 0004h
CWG1CON1_POLD_POSN                       equ 0003h
CWG1CON1_POLD_POSITION                   equ 0003h
CWG1CON1_POLD_SIZE                       equ 0001h
CWG1CON1_POLD_LENGTH                     equ 0001h
CWG1CON1_POLD_MASK                       equ 0008h
CWG1CON1_IN_POSN                         equ 0005h
CWG1CON1_IN_POSITION                     equ 0005h
CWG1CON1_IN_SIZE                         equ 0001h
CWG1CON1_IN_LENGTH                       equ 0001h
CWG1CON1_IN_MASK                         equ 0020h
CWG1CON1_CWG1POLA_POSN                   equ 0000h
CWG1CON1_CWG1POLA_POSITION               equ 0000h
CWG1CON1_CWG1POLA_SIZE                   equ 0001h
CWG1CON1_CWG1POLA_LENGTH                 equ 0001h
CWG1CON1_CWG1POLA_MASK                   equ 0001h
CWG1CON1_CWG1POLB_POSN                   equ 0001h
CWG1CON1_CWG1POLB_POSITION               equ 0001h
CWG1CON1_CWG1POLB_SIZE                   equ 0001h
CWG1CON1_CWG1POLB_LENGTH                 equ 0001h
CWG1CON1_CWG1POLB_MASK                   equ 0002h
CWG1CON1_CWG1POLC_POSN                   equ 0002h
CWG1CON1_CWG1POLC_POSITION               equ 0002h
CWG1CON1_CWG1POLC_SIZE                   equ 0001h
CWG1CON1_CWG1POLC_LENGTH                 equ 0001h
CWG1CON1_CWG1POLC_MASK                   equ 0004h
CWG1CON1_CWG1POLD_POSN                   equ 0003h
CWG1CON1_CWG1POLD_POSITION               equ 0003h
CWG1CON1_CWG1POLD_SIZE                   equ 0001h
CWG1CON1_CWG1POLD_LENGTH                 equ 0001h
CWG1CON1_CWG1POLD_MASK                   equ 0008h
CWG1CON1_CWG1IN_POSN                     equ 0005h
CWG1CON1_CWG1IN_POSITION                 equ 0005h
CWG1CON1_CWG1IN_SIZE                     equ 0001h
CWG1CON1_CWG1IN_LENGTH                   equ 0001h
CWG1CON1_CWG1IN_MASK                     equ 0020h

// Register: CWG1AS0
#define CWG1AS0 CWG1AS0
CWG1AS0                                  equ 03C2h
// bitfield definitions
CWG1AS0_LSAC_POSN                        equ 0002h
CWG1AS0_LSAC_POSITION                    equ 0002h
CWG1AS0_LSAC_SIZE                        equ 0002h
CWG1AS0_LSAC_LENGTH                      equ 0002h
CWG1AS0_LSAC_MASK                        equ 000Ch
CWG1AS0_LSDBD_POSN                       equ 0004h
CWG1AS0_LSDBD_POSITION                   equ 0004h
CWG1AS0_LSDBD_SIZE                       equ 0002h
CWG1AS0_LSDBD_LENGTH                     equ 0002h
CWG1AS0_LSDBD_MASK                       equ 0030h
CWG1AS0_REN_POSN                         equ 0006h
CWG1AS0_REN_POSITION                     equ 0006h
CWG1AS0_REN_SIZE                         equ 0001h
CWG1AS0_REN_LENGTH                       equ 0001h
CWG1AS0_REN_MASK                         equ 0040h
CWG1AS0_SHUTDOWN_POSN                    equ 0007h
CWG1AS0_SHUTDOWN_POSITION                equ 0007h
CWG1AS0_SHUTDOWN_SIZE                    equ 0001h
CWG1AS0_SHUTDOWN_LENGTH                  equ 0001h
CWG1AS0_SHUTDOWN_MASK                    equ 0080h
CWG1AS0_LSAC0_POSN                       equ 0002h
CWG1AS0_LSAC0_POSITION                   equ 0002h
CWG1AS0_LSAC0_SIZE                       equ 0001h
CWG1AS0_LSAC0_LENGTH                     equ 0001h
CWG1AS0_LSAC0_MASK                       equ 0004h
CWG1AS0_LSCA1_POSN                       equ 0003h
CWG1AS0_LSCA1_POSITION                   equ 0003h
CWG1AS0_LSCA1_SIZE                       equ 0001h
CWG1AS0_LSCA1_LENGTH                     equ 0001h
CWG1AS0_LSCA1_MASK                       equ 0008h
CWG1AS0_LSDB0_POSN                       equ 0004h
CWG1AS0_LSDB0_POSITION                   equ 0004h
CWG1AS0_LSDB0_SIZE                       equ 0001h
CWG1AS0_LSDB0_LENGTH                     equ 0001h
CWG1AS0_LSDB0_MASK                       equ 0010h
CWG1AS0_LSDB1_POSN                       equ 0005h
CWG1AS0_LSDB1_POSITION                   equ 0005h
CWG1AS0_LSDB1_SIZE                       equ 0001h
CWG1AS0_LSDB1_LENGTH                     equ 0001h
CWG1AS0_LSDB1_MASK                       equ 0020h
CWG1AS0_CWG1LSAC0_POSN                   equ 0002h
CWG1AS0_CWG1LSAC0_POSITION               equ 0002h
CWG1AS0_CWG1LSAC0_SIZE                   equ 0001h
CWG1AS0_CWG1LSAC0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSAC0_MASK                   equ 0004h
CWG1AS0_CWG1LSAC1_POSN                   equ 0003h
CWG1AS0_CWG1LSAC1_POSITION               equ 0003h
CWG1AS0_CWG1LSAC1_SIZE                   equ 0001h
CWG1AS0_CWG1LSAC1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSAC1_MASK                   equ 0008h
CWG1AS0_CWG1LSDB0_POSN                   equ 0004h
CWG1AS0_CWG1LSDB0_POSITION               equ 0004h
CWG1AS0_CWG1LSDB0_SIZE                   equ 0001h
CWG1AS0_CWG1LSDB0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSDB0_MASK                   equ 0010h
CWG1AS0_CWG1LSDB1_POSN                   equ 0005h
CWG1AS0_CWG1LSDB1_POSITION               equ 0005h
CWG1AS0_CWG1LSDB1_SIZE                   equ 0001h
CWG1AS0_CWG1LSDB1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSDB1_MASK                   equ 0020h
CWG1AS0_CWG1LSAC_POSN                    equ 0002h
CWG1AS0_CWG1LSAC_POSITION                equ 0002h
CWG1AS0_CWG1LSAC_SIZE                    equ 0002h
CWG1AS0_CWG1LSAC_LENGTH                  equ 0002h
CWG1AS0_CWG1LSAC_MASK                    equ 000Ch
CWG1AS0_CWG1LSDB_POSN                    equ 0004h
CWG1AS0_CWG1LSDB_POSITION                equ 0004h
CWG1AS0_CWG1LSDB_SIZE                    equ 0002h
CWG1AS0_CWG1LSDB_LENGTH                  equ 0002h
CWG1AS0_CWG1LSDB_MASK                    equ 0030h
CWG1AS0_LSBD_POSN                        equ 0004h
CWG1AS0_LSBD_POSITION                    equ 0004h
CWG1AS0_LSBD_SIZE                        equ 0002h
CWG1AS0_LSBD_LENGTH                      equ 0002h
CWG1AS0_LSBD_MASK                        equ 0030h
CWG1AS0_LSAC1_POSN                       equ 0003h
CWG1AS0_LSAC1_POSITION                   equ 0003h
CWG1AS0_LSAC1_SIZE                       equ 0001h
CWG1AS0_LSAC1_LENGTH                     equ 0001h
CWG1AS0_LSAC1_MASK                       equ 0008h
CWG1AS0_LSBD0_POSN                       equ 0004h
CWG1AS0_LSBD0_POSITION                   equ 0004h
CWG1AS0_LSBD0_SIZE                       equ 0001h
CWG1AS0_LSBD0_LENGTH                     equ 0001h
CWG1AS0_LSBD0_MASK                       equ 0010h
CWG1AS0_LSBD1_POSN                       equ 0005h
CWG1AS0_LSBD1_POSITION                   equ 0005h
CWG1AS0_LSBD1_SIZE                       equ 0001h
CWG1AS0_LSBD1_LENGTH                     equ 0001h
CWG1AS0_LSBD1_MASK                       equ 0020h
CWG1AS0_CWG1LSBD0_POSN                   equ 0004h
CWG1AS0_CWG1LSBD0_POSITION               equ 0004h
CWG1AS0_CWG1LSBD0_SIZE                   equ 0001h
CWG1AS0_CWG1LSBD0_LENGTH                 equ 0001h
CWG1AS0_CWG1LSBD0_MASK                   equ 0010h
CWG1AS0_CWG1LSBD1_POSN                   equ 0005h
CWG1AS0_CWG1LSBD1_POSITION               equ 0005h
CWG1AS0_CWG1LSBD1_SIZE                   equ 0001h
CWG1AS0_CWG1LSBD1_LENGTH                 equ 0001h
CWG1AS0_CWG1LSBD1_MASK                   equ 0020h
CWG1AS0_CWG1LSBD_POSN                    equ 0004h
CWG1AS0_CWG1LSBD_POSITION                equ 0004h
CWG1AS0_CWG1LSBD_SIZE                    equ 0002h
CWG1AS0_CWG1LSBD_LENGTH                  equ 0002h
CWG1AS0_CWG1LSBD_MASK                    equ 0030h

// Register: CWG1AS1
#define CWG1AS1 CWG1AS1
CWG1AS1                                  equ 03C3h
// bitfield definitions
CWG1AS1_AS0E_POSN                        equ 0000h
CWG1AS1_AS0E_POSITION                    equ 0000h
CWG1AS1_AS0E_SIZE                        equ 0001h
CWG1AS1_AS0E_LENGTH                      equ 0001h
CWG1AS1_AS0E_MASK                        equ 0001h
CWG1AS1_AS1E_POSN                        equ 0001h
CWG1AS1_AS1E_POSITION                    equ 0001h
CWG1AS1_AS1E_SIZE                        equ 0001h
CWG1AS1_AS1E_LENGTH                      equ 0001h
CWG1AS1_AS1E_MASK                        equ 0002h
CWG1AS1_AS2E_POSN                        equ 0002h
CWG1AS1_AS2E_POSITION                    equ 0002h
CWG1AS1_AS2E_SIZE                        equ 0001h
CWG1AS1_AS2E_LENGTH                      equ 0001h
CWG1AS1_AS2E_MASK                        equ 0004h
CWG1AS1_AS3E_POSN                        equ 0003h
CWG1AS1_AS3E_POSITION                    equ 0003h
CWG1AS1_AS3E_SIZE                        equ 0001h
CWG1AS1_AS3E_LENGTH                      equ 0001h
CWG1AS1_AS3E_MASK                        equ 0008h
CWG1AS1_AS4E_POSN                        equ 0004h
CWG1AS1_AS4E_POSITION                    equ 0004h
CWG1AS1_AS4E_SIZE                        equ 0001h
CWG1AS1_AS4E_LENGTH                      equ 0001h
CWG1AS1_AS4E_MASK                        equ 0010h
CWG1AS1_AS5E_POSN                        equ 0005h
CWG1AS1_AS5E_POSITION                    equ 0005h
CWG1AS1_AS5E_SIZE                        equ 0001h
CWG1AS1_AS5E_LENGTH                      equ 0001h
CWG1AS1_AS5E_MASK                        equ 0020h
CWG1AS1_AS6E_POSN                        equ 0006h
CWG1AS1_AS6E_POSITION                    equ 0006h
CWG1AS1_AS6E_SIZE                        equ 0001h
CWG1AS1_AS6E_LENGTH                      equ 0001h
CWG1AS1_AS6E_MASK                        equ 0040h
CWG1AS1_AS7E_POSN                        equ 0007h
CWG1AS1_AS7E_POSITION                    equ 0007h
CWG1AS1_AS7E_SIZE                        equ 0001h
CWG1AS1_AS7E_LENGTH                      equ 0001h
CWG1AS1_AS7E_MASK                        equ 0080h

// Register: CWG1STR
#define CWG1STR CWG1STR
CWG1STR                                  equ 03C4h
// bitfield definitions
CWG1STR_STRA_POSN                        equ 0000h
CWG1STR_STRA_POSITION                    equ 0000h
CWG1STR_STRA_SIZE                        equ 0001h
CWG1STR_STRA_LENGTH                      equ 0001h
CWG1STR_STRA_MASK                        equ 0001h
CWG1STR_STRB_POSN                        equ 0001h
CWG1STR_STRB_POSITION                    equ 0001h
CWG1STR_STRB_SIZE                        equ 0001h
CWG1STR_STRB_LENGTH                      equ 0001h
CWG1STR_STRB_MASK                        equ 0002h
CWG1STR_STRC_POSN                        equ 0002h
CWG1STR_STRC_POSITION                    equ 0002h
CWG1STR_STRC_SIZE                        equ 0001h
CWG1STR_STRC_LENGTH                      equ 0001h
CWG1STR_STRC_MASK                        equ 0004h
CWG1STR_STRD_POSN                        equ 0003h
CWG1STR_STRD_POSITION                    equ 0003h
CWG1STR_STRD_SIZE                        equ 0001h
CWG1STR_STRD_LENGTH                      equ 0001h
CWG1STR_STRD_MASK                        equ 0008h
CWG1STR_OVRA_POSN                        equ 0004h
CWG1STR_OVRA_POSITION                    equ 0004h
CWG1STR_OVRA_SIZE                        equ 0001h
CWG1STR_OVRA_LENGTH                      equ 0001h
CWG1STR_OVRA_MASK                        equ 0010h
CWG1STR_OVRB_POSN                        equ 0005h
CWG1STR_OVRB_POSITION                    equ 0005h
CWG1STR_OVRB_SIZE                        equ 0001h
CWG1STR_OVRB_LENGTH                      equ 0001h
CWG1STR_OVRB_MASK                        equ 0020h
CWG1STR_OVRC_POSN                        equ 0006h
CWG1STR_OVRC_POSITION                    equ 0006h
CWG1STR_OVRC_SIZE                        equ 0001h
CWG1STR_OVRC_LENGTH                      equ 0001h
CWG1STR_OVRC_MASK                        equ 0040h
CWG1STR_OVRD_POSN                        equ 0007h
CWG1STR_OVRD_POSITION                    equ 0007h
CWG1STR_OVRD_SIZE                        equ 0001h
CWG1STR_OVRD_LENGTH                      equ 0001h
CWG1STR_OVRD_MASK                        equ 0080h
CWG1STR_CWG1STRA_POSN                    equ 0000h
CWG1STR_CWG1STRA_POSITION                equ 0000h
CWG1STR_CWG1STRA_SIZE                    equ 0001h
CWG1STR_CWG1STRA_LENGTH                  equ 0001h
CWG1STR_CWG1STRA_MASK                    equ 0001h
CWG1STR_CWG1STRB_POSN                    equ 0001h
CWG1STR_CWG1STRB_POSITION                equ 0001h
CWG1STR_CWG1STRB_SIZE                    equ 0001h
CWG1STR_CWG1STRB_LENGTH                  equ 0001h
CWG1STR_CWG1STRB_MASK                    equ 0002h
CWG1STR_CWG1STRC_POSN                    equ 0002h
CWG1STR_CWG1STRC_POSITION                equ 0002h
CWG1STR_CWG1STRC_SIZE                    equ 0001h
CWG1STR_CWG1STRC_LENGTH                  equ 0001h
CWG1STR_CWG1STRC_MASK                    equ 0004h
CWG1STR_CWG1STRD_POSN                    equ 0003h
CWG1STR_CWG1STRD_POSITION                equ 0003h
CWG1STR_CWG1STRD_SIZE                    equ 0001h
CWG1STR_CWG1STRD_LENGTH                  equ 0001h
CWG1STR_CWG1STRD_MASK                    equ 0008h
CWG1STR_CWG1OVRA_POSN                    equ 0004h
CWG1STR_CWG1OVRA_POSITION                equ 0004h
CWG1STR_CWG1OVRA_SIZE                    equ 0001h
CWG1STR_CWG1OVRA_LENGTH                  equ 0001h
CWG1STR_CWG1OVRA_MASK                    equ 0010h
CWG1STR_CWG1OVRB_POSN                    equ 0005h
CWG1STR_CWG1OVRB_POSITION                equ 0005h
CWG1STR_CWG1OVRB_SIZE                    equ 0001h
CWG1STR_CWG1OVRB_LENGTH                  equ 0001h
CWG1STR_CWG1OVRB_MASK                    equ 0020h
CWG1STR_CWG1OVRC_POSN                    equ 0006h
CWG1STR_CWG1OVRC_POSITION                equ 0006h
CWG1STR_CWG1OVRC_SIZE                    equ 0001h
CWG1STR_CWG1OVRC_LENGTH                  equ 0001h
CWG1STR_CWG1OVRC_MASK                    equ 0040h
CWG1STR_CWG1OVRD_POSN                    equ 0007h
CWG1STR_CWG1OVRD_POSITION                equ 0007h
CWG1STR_CWG1OVRD_SIZE                    equ 0001h
CWG1STR_CWG1OVRD_LENGTH                  equ 0001h
CWG1STR_CWG1OVRD_MASK                    equ 0080h

// Register: CWG2CLK
#define CWG2CLK CWG2CLK
CWG2CLK                                  equ 03C5h
// bitfield definitions
CWG2CLK_CS_POSN                          equ 0000h
CWG2CLK_CS_POSITION                      equ 0000h
CWG2CLK_CS_SIZE                          equ 0001h
CWG2CLK_CS_LENGTH                        equ 0001h
CWG2CLK_CS_MASK                          equ 0001h
CWG2CLK_CWG2CS_POSN                      equ 0000h
CWG2CLK_CWG2CS_POSITION                  equ 0000h
CWG2CLK_CWG2CS_SIZE                      equ 0001h
CWG2CLK_CWG2CS_LENGTH                    equ 0001h
CWG2CLK_CWG2CS_MASK                      equ 0001h

// Register: CWG2ISM
#define CWG2ISM CWG2ISM
CWG2ISM                                  equ 03C6h
// bitfield definitions
CWG2ISM_ISM_POSN                         equ 0000h
CWG2ISM_ISM_POSITION                     equ 0000h
CWG2ISM_ISM_SIZE                         equ 0008h
CWG2ISM_ISM_LENGTH                       equ 0008h
CWG2ISM_ISM_MASK                         equ 00FFh
CWG2ISM_CWG2ISM_POSN                     equ 0000h
CWG2ISM_CWG2ISM_POSITION                 equ 0000h
CWG2ISM_CWG2ISM_SIZE                     equ 0008h
CWG2ISM_CWG2ISM_LENGTH                   equ 0008h
CWG2ISM_CWG2ISM_MASK                     equ 00FFh
CWG2ISM_ISM0_POSN                        equ 0000h
CWG2ISM_ISM0_POSITION                    equ 0000h
CWG2ISM_ISM0_SIZE                        equ 0001h
CWG2ISM_ISM0_LENGTH                      equ 0001h
CWG2ISM_ISM0_MASK                        equ 0001h
CWG2ISM_ISM1_POSN                        equ 0001h
CWG2ISM_ISM1_POSITION                    equ 0001h
CWG2ISM_ISM1_SIZE                        equ 0001h
CWG2ISM_ISM1_LENGTH                      equ 0001h
CWG2ISM_ISM1_MASK                        equ 0002h
CWG2ISM_ISM2_POSN                        equ 0002h
CWG2ISM_ISM2_POSITION                    equ 0002h
CWG2ISM_ISM2_SIZE                        equ 0001h
CWG2ISM_ISM2_LENGTH                      equ 0001h
CWG2ISM_ISM2_MASK                        equ 0004h
CWG2ISM_ISM3_POSN                        equ 0003h
CWG2ISM_ISM3_POSITION                    equ 0003h
CWG2ISM_ISM3_SIZE                        equ 0001h
CWG2ISM_ISM3_LENGTH                      equ 0001h
CWG2ISM_ISM3_MASK                        equ 0008h
CWG2ISM_ISM4_POSN                        equ 0004h
CWG2ISM_ISM4_POSITION                    equ 0004h
CWG2ISM_ISM4_SIZE                        equ 0001h
CWG2ISM_ISM4_LENGTH                      equ 0001h
CWG2ISM_ISM4_MASK                        equ 0010h

// Register: CWG2DBR
#define CWG2DBR CWG2DBR
CWG2DBR                                  equ 03C7h
// bitfield definitions
CWG2DBR_DBR_POSN                         equ 0000h
CWG2DBR_DBR_POSITION                     equ 0000h
CWG2DBR_DBR_SIZE                         equ 0008h
CWG2DBR_DBR_LENGTH                       equ 0008h
CWG2DBR_DBR_MASK                         equ 00FFh
CWG2DBR_DBR0_POSN                        equ 0000h
CWG2DBR_DBR0_POSITION                    equ 0000h
CWG2DBR_DBR0_SIZE                        equ 0001h
CWG2DBR_DBR0_LENGTH                      equ 0001h
CWG2DBR_DBR0_MASK                        equ 0001h
CWG2DBR_DBR1_POSN                        equ 0001h
CWG2DBR_DBR1_POSITION                    equ 0001h
CWG2DBR_DBR1_SIZE                        equ 0001h
CWG2DBR_DBR1_LENGTH                      equ 0001h
CWG2DBR_DBR1_MASK                        equ 0002h
CWG2DBR_DBR2_POSN                        equ 0002h
CWG2DBR_DBR2_POSITION                    equ 0002h
CWG2DBR_DBR2_SIZE                        equ 0001h
CWG2DBR_DBR2_LENGTH                      equ 0001h
CWG2DBR_DBR2_MASK                        equ 0004h
CWG2DBR_DBR3_POSN                        equ 0003h
CWG2DBR_DBR3_POSITION                    equ 0003h
CWG2DBR_DBR3_SIZE                        equ 0001h
CWG2DBR_DBR3_LENGTH                      equ 0001h
CWG2DBR_DBR3_MASK                        equ 0008h
CWG2DBR_DBR4_POSN                        equ 0004h
CWG2DBR_DBR4_POSITION                    equ 0004h
CWG2DBR_DBR4_SIZE                        equ 0001h
CWG2DBR_DBR4_LENGTH                      equ 0001h
CWG2DBR_DBR4_MASK                        equ 0010h
CWG2DBR_DBR5_POSN                        equ 0005h
CWG2DBR_DBR5_POSITION                    equ 0005h
CWG2DBR_DBR5_SIZE                        equ 0001h
CWG2DBR_DBR5_LENGTH                      equ 0001h
CWG2DBR_DBR5_MASK                        equ 0020h
CWG2DBR_CWG2DBR_POSN                     equ 0000h
CWG2DBR_CWG2DBR_POSITION                 equ 0000h
CWG2DBR_CWG2DBR_SIZE                     equ 0008h
CWG2DBR_CWG2DBR_LENGTH                   equ 0008h
CWG2DBR_CWG2DBR_MASK                     equ 00FFh
CWG2DBR_CWG2DBR0_POSN                    equ 0000h
CWG2DBR_CWG2DBR0_POSITION                equ 0000h
CWG2DBR_CWG2DBR0_SIZE                    equ 0001h
CWG2DBR_CWG2DBR0_LENGTH                  equ 0001h
CWG2DBR_CWG2DBR0_MASK                    equ 0001h
CWG2DBR_CWG2DBR1_POSN                    equ 0001h
CWG2DBR_CWG2DBR1_POSITION                equ 0001h
CWG2DBR_CWG2DBR1_SIZE                    equ 0001h
CWG2DBR_CWG2DBR1_LENGTH                  equ 0001h
CWG2DBR_CWG2DBR1_MASK                    equ 0002h
CWG2DBR_CWG2DBR2_POSN                    equ 0002h
CWG2DBR_CWG2DBR2_POSITION                equ 0002h
CWG2DBR_CWG2DBR2_SIZE                    equ 0001h
CWG2DBR_CWG2DBR2_LENGTH                  equ 0001h
CWG2DBR_CWG2DBR2_MASK                    equ 0004h
CWG2DBR_CWG2DBR3_POSN                    equ 0003h
CWG2DBR_CWG2DBR3_POSITION                equ 0003h
CWG2DBR_CWG2DBR3_SIZE                    equ 0001h
CWG2DBR_CWG2DBR3_LENGTH                  equ 0001h
CWG2DBR_CWG2DBR3_MASK                    equ 0008h
CWG2DBR_CWG2DBR4_POSN                    equ 0004h
CWG2DBR_CWG2DBR4_POSITION                equ 0004h
CWG2DBR_CWG2DBR4_SIZE                    equ 0001h
CWG2DBR_CWG2DBR4_LENGTH                  equ 0001h
CWG2DBR_CWG2DBR4_MASK                    equ 0010h
CWG2DBR_CWG2DBR5_POSN                    equ 0005h
CWG2DBR_CWG2DBR5_POSITION                equ 0005h
CWG2DBR_CWG2DBR5_SIZE                    equ 0001h
CWG2DBR_CWG2DBR5_LENGTH                  equ 0001h
CWG2DBR_CWG2DBR5_MASK                    equ 0020h

// Register: CWG2DBF
#define CWG2DBF CWG2DBF
CWG2DBF                                  equ 03C8h
// bitfield definitions
CWG2DBF_DBF_POSN                         equ 0000h
CWG2DBF_DBF_POSITION                     equ 0000h
CWG2DBF_DBF_SIZE                         equ 0008h
CWG2DBF_DBF_LENGTH                       equ 0008h
CWG2DBF_DBF_MASK                         equ 00FFh
CWG2DBF_DBF0_POSN                        equ 0000h
CWG2DBF_DBF0_POSITION                    equ 0000h
CWG2DBF_DBF0_SIZE                        equ 0001h
CWG2DBF_DBF0_LENGTH                      equ 0001h
CWG2DBF_DBF0_MASK                        equ 0001h
CWG2DBF_DBF1_POSN                        equ 0001h
CWG2DBF_DBF1_POSITION                    equ 0001h
CWG2DBF_DBF1_SIZE                        equ 0001h
CWG2DBF_DBF1_LENGTH                      equ 0001h
CWG2DBF_DBF1_MASK                        equ 0002h
CWG2DBF_DBF2_POSN                        equ 0002h
CWG2DBF_DBF2_POSITION                    equ 0002h
CWG2DBF_DBF2_SIZE                        equ 0001h
CWG2DBF_DBF2_LENGTH                      equ 0001h
CWG2DBF_DBF2_MASK                        equ 0004h
CWG2DBF_DBF3_POSN                        equ 0003h
CWG2DBF_DBF3_POSITION                    equ 0003h
CWG2DBF_DBF3_SIZE                        equ 0001h
CWG2DBF_DBF3_LENGTH                      equ 0001h
CWG2DBF_DBF3_MASK                        equ 0008h
CWG2DBF_DBF4_POSN                        equ 0004h
CWG2DBF_DBF4_POSITION                    equ 0004h
CWG2DBF_DBF4_SIZE                        equ 0001h
CWG2DBF_DBF4_LENGTH                      equ 0001h
CWG2DBF_DBF4_MASK                        equ 0010h
CWG2DBF_DBF5_POSN                        equ 0005h
CWG2DBF_DBF5_POSITION                    equ 0005h
CWG2DBF_DBF5_SIZE                        equ 0001h
CWG2DBF_DBF5_LENGTH                      equ 0001h
CWG2DBF_DBF5_MASK                        equ 0020h
CWG2DBF_CWG2DBF_POSN                     equ 0000h
CWG2DBF_CWG2DBF_POSITION                 equ 0000h
CWG2DBF_CWG2DBF_SIZE                     equ 0008h
CWG2DBF_CWG2DBF_LENGTH                   equ 0008h
CWG2DBF_CWG2DBF_MASK                     equ 00FFh
CWG2DBF_CWG2DBF0_POSN                    equ 0000h
CWG2DBF_CWG2DBF0_POSITION                equ 0000h
CWG2DBF_CWG2DBF0_SIZE                    equ 0001h
CWG2DBF_CWG2DBF0_LENGTH                  equ 0001h
CWG2DBF_CWG2DBF0_MASK                    equ 0001h
CWG2DBF_CWG2DBF1_POSN                    equ 0001h
CWG2DBF_CWG2DBF1_POSITION                equ 0001h
CWG2DBF_CWG2DBF1_SIZE                    equ 0001h
CWG2DBF_CWG2DBF1_LENGTH                  equ 0001h
CWG2DBF_CWG2DBF1_MASK                    equ 0002h
CWG2DBF_CWG2DBF2_POSN                    equ 0002h
CWG2DBF_CWG2DBF2_POSITION                equ 0002h
CWG2DBF_CWG2DBF2_SIZE                    equ 0001h
CWG2DBF_CWG2DBF2_LENGTH                  equ 0001h
CWG2DBF_CWG2DBF2_MASK                    equ 0004h
CWG2DBF_CWG2DBF3_POSN                    equ 0003h
CWG2DBF_CWG2DBF3_POSITION                equ 0003h
CWG2DBF_CWG2DBF3_SIZE                    equ 0001h
CWG2DBF_CWG2DBF3_LENGTH                  equ 0001h
CWG2DBF_CWG2DBF3_MASK                    equ 0008h
CWG2DBF_CWG2DBF4_POSN                    equ 0004h
CWG2DBF_CWG2DBF4_POSITION                equ 0004h
CWG2DBF_CWG2DBF4_SIZE                    equ 0001h
CWG2DBF_CWG2DBF4_LENGTH                  equ 0001h
CWG2DBF_CWG2DBF4_MASK                    equ 0010h
CWG2DBF_CWG2DBF5_POSN                    equ 0005h
CWG2DBF_CWG2DBF5_POSITION                equ 0005h
CWG2DBF_CWG2DBF5_SIZE                    equ 0001h
CWG2DBF_CWG2DBF5_LENGTH                  equ 0001h
CWG2DBF_CWG2DBF5_MASK                    equ 0020h

// Register: CWG2CON0
#define CWG2CON0 CWG2CON0
CWG2CON0                                 equ 03C9h
// bitfield definitions
CWG2CON0_MODE_POSN                       equ 0000h
CWG2CON0_MODE_POSITION                   equ 0000h
CWG2CON0_MODE_SIZE                       equ 0003h
CWG2CON0_MODE_LENGTH                     equ 0003h
CWG2CON0_MODE_MASK                       equ 0007h
CWG2CON0_LD_POSN                         equ 0006h
CWG2CON0_LD_POSITION                     equ 0006h
CWG2CON0_LD_SIZE                         equ 0001h
CWG2CON0_LD_LENGTH                       equ 0001h
CWG2CON0_LD_MASK                         equ 0040h
CWG2CON0_EN_POSN                         equ 0007h
CWG2CON0_EN_POSITION                     equ 0007h
CWG2CON0_EN_SIZE                         equ 0001h
CWG2CON0_EN_LENGTH                       equ 0001h
CWG2CON0_EN_MASK                         equ 0080h
CWG2CON0_MODE0_POSN                      equ 0000h
CWG2CON0_MODE0_POSITION                  equ 0000h
CWG2CON0_MODE0_SIZE                      equ 0001h
CWG2CON0_MODE0_LENGTH                    equ 0001h
CWG2CON0_MODE0_MASK                      equ 0001h
CWG2CON0_MODE1_POSN                      equ 0001h
CWG2CON0_MODE1_POSITION                  equ 0001h
CWG2CON0_MODE1_SIZE                      equ 0001h
CWG2CON0_MODE1_LENGTH                    equ 0001h
CWG2CON0_MODE1_MASK                      equ 0002h
CWG2CON0_MODE2_POSN                      equ 0002h
CWG2CON0_MODE2_POSITION                  equ 0002h
CWG2CON0_MODE2_SIZE                      equ 0001h
CWG2CON0_MODE2_LENGTH                    equ 0001h
CWG2CON0_MODE2_MASK                      equ 0004h
CWG2CON0_G2EN_POSN                       equ 0007h
CWG2CON0_G2EN_POSITION                   equ 0007h
CWG2CON0_G2EN_SIZE                       equ 0001h
CWG2CON0_G2EN_LENGTH                     equ 0001h
CWG2CON0_G2EN_MASK                       equ 0080h
CWG2CON0_CWG2MODE_POSN                   equ 0000h
CWG2CON0_CWG2MODE_POSITION               equ 0000h
CWG2CON0_CWG2MODE_SIZE                   equ 0003h
CWG2CON0_CWG2MODE_LENGTH                 equ 0003h
CWG2CON0_CWG2MODE_MASK                   equ 0007h
CWG2CON0_CWG2LD_POSN                     equ 0006h
CWG2CON0_CWG2LD_POSITION                 equ 0006h
CWG2CON0_CWG2LD_SIZE                     equ 0001h
CWG2CON0_CWG2LD_LENGTH                   equ 0001h
CWG2CON0_CWG2LD_MASK                     equ 0040h
CWG2CON0_CWG2EN_POSN                     equ 0007h
CWG2CON0_CWG2EN_POSITION                 equ 0007h
CWG2CON0_CWG2EN_SIZE                     equ 0001h
CWG2CON0_CWG2EN_LENGTH                   equ 0001h
CWG2CON0_CWG2EN_MASK                     equ 0080h
CWG2CON0_CWG2MODE0_POSN                  equ 0000h
CWG2CON0_CWG2MODE0_POSITION              equ 0000h
CWG2CON0_CWG2MODE0_SIZE                  equ 0001h
CWG2CON0_CWG2MODE0_LENGTH                equ 0001h
CWG2CON0_CWG2MODE0_MASK                  equ 0001h
CWG2CON0_CWG2MODE1_POSN                  equ 0001h
CWG2CON0_CWG2MODE1_POSITION              equ 0001h
CWG2CON0_CWG2MODE1_SIZE                  equ 0001h
CWG2CON0_CWG2MODE1_LENGTH                equ 0001h
CWG2CON0_CWG2MODE1_MASK                  equ 0002h
CWG2CON0_CWG2MODE2_POSN                  equ 0002h
CWG2CON0_CWG2MODE2_POSITION              equ 0002h
CWG2CON0_CWG2MODE2_SIZE                  equ 0001h
CWG2CON0_CWG2MODE2_LENGTH                equ 0001h
CWG2CON0_CWG2MODE2_MASK                  equ 0004h

// Register: CWG2CON1
#define CWG2CON1 CWG2CON1
CWG2CON1                                 equ 03CAh
// bitfield definitions
CWG2CON1_POLA_POSN                       equ 0000h
CWG2CON1_POLA_POSITION                   equ 0000h
CWG2CON1_POLA_SIZE                       equ 0001h
CWG2CON1_POLA_LENGTH                     equ 0001h
CWG2CON1_POLA_MASK                       equ 0001h
CWG2CON1_POLB_POSN                       equ 0001h
CWG2CON1_POLB_POSITION                   equ 0001h
CWG2CON1_POLB_SIZE                       equ 0001h
CWG2CON1_POLB_LENGTH                     equ 0001h
CWG2CON1_POLB_MASK                       equ 0002h
CWG2CON1_POLC_POSN                       equ 0002h
CWG2CON1_POLC_POSITION                   equ 0002h
CWG2CON1_POLC_SIZE                       equ 0001h
CWG2CON1_POLC_LENGTH                     equ 0001h
CWG2CON1_POLC_MASK                       equ 0004h
CWG2CON1_POLD_POSN                       equ 0003h
CWG2CON1_POLD_POSITION                   equ 0003h
CWG2CON1_POLD_SIZE                       equ 0001h
CWG2CON1_POLD_LENGTH                     equ 0001h
CWG2CON1_POLD_MASK                       equ 0008h
CWG2CON1_IN_POSN                         equ 0005h
CWG2CON1_IN_POSITION                     equ 0005h
CWG2CON1_IN_SIZE                         equ 0001h
CWG2CON1_IN_LENGTH                       equ 0001h
CWG2CON1_IN_MASK                         equ 0020h
CWG2CON1_CWG2POLA_POSN                   equ 0000h
CWG2CON1_CWG2POLA_POSITION               equ 0000h
CWG2CON1_CWG2POLA_SIZE                   equ 0001h
CWG2CON1_CWG2POLA_LENGTH                 equ 0001h
CWG2CON1_CWG2POLA_MASK                   equ 0001h
CWG2CON1_CWG2POLB_POSN                   equ 0001h
CWG2CON1_CWG2POLB_POSITION               equ 0001h
CWG2CON1_CWG2POLB_SIZE                   equ 0001h
CWG2CON1_CWG2POLB_LENGTH                 equ 0001h
CWG2CON1_CWG2POLB_MASK                   equ 0002h
CWG2CON1_CWG2POLC_POSN                   equ 0002h
CWG2CON1_CWG2POLC_POSITION               equ 0002h
CWG2CON1_CWG2POLC_SIZE                   equ 0001h
CWG2CON1_CWG2POLC_LENGTH                 equ 0001h
CWG2CON1_CWG2POLC_MASK                   equ 0004h
CWG2CON1_CWG2POLD_POSN                   equ 0003h
CWG2CON1_CWG2POLD_POSITION               equ 0003h
CWG2CON1_CWG2POLD_SIZE                   equ 0001h
CWG2CON1_CWG2POLD_LENGTH                 equ 0001h
CWG2CON1_CWG2POLD_MASK                   equ 0008h
CWG2CON1_CWG2IN_POSN                     equ 0005h
CWG2CON1_CWG2IN_POSITION                 equ 0005h
CWG2CON1_CWG2IN_SIZE                     equ 0001h
CWG2CON1_CWG2IN_LENGTH                   equ 0001h
CWG2CON1_CWG2IN_MASK                     equ 0020h

// Register: CWG2AS0
#define CWG2AS0 CWG2AS0
CWG2AS0                                  equ 03CBh
// bitfield definitions
CWG2AS0_LSAC_POSN                        equ 0002h
CWG2AS0_LSAC_POSITION                    equ 0002h
CWG2AS0_LSAC_SIZE                        equ 0002h
CWG2AS0_LSAC_LENGTH                      equ 0002h
CWG2AS0_LSAC_MASK                        equ 000Ch
CWG2AS0_LSDBD_POSN                       equ 0004h
CWG2AS0_LSDBD_POSITION                   equ 0004h
CWG2AS0_LSDBD_SIZE                       equ 0002h
CWG2AS0_LSDBD_LENGTH                     equ 0002h
CWG2AS0_LSDBD_MASK                       equ 0030h
CWG2AS0_REN_POSN                         equ 0006h
CWG2AS0_REN_POSITION                     equ 0006h
CWG2AS0_REN_SIZE                         equ 0001h
CWG2AS0_REN_LENGTH                       equ 0001h
CWG2AS0_REN_MASK                         equ 0040h
CWG2AS0_SHUTDOWN_POSN                    equ 0007h
CWG2AS0_SHUTDOWN_POSITION                equ 0007h
CWG2AS0_SHUTDOWN_SIZE                    equ 0001h
CWG2AS0_SHUTDOWN_LENGTH                  equ 0001h
CWG2AS0_SHUTDOWN_MASK                    equ 0080h
CWG2AS0_LSAC0_POSN                       equ 0002h
CWG2AS0_LSAC0_POSITION                   equ 0002h
CWG2AS0_LSAC0_SIZE                       equ 0001h
CWG2AS0_LSAC0_LENGTH                     equ 0001h
CWG2AS0_LSAC0_MASK                       equ 0004h
CWG2AS0_LSCA1_POSN                       equ 0003h
CWG2AS0_LSCA1_POSITION                   equ 0003h
CWG2AS0_LSCA1_SIZE                       equ 0001h
CWG2AS0_LSCA1_LENGTH                     equ 0001h
CWG2AS0_LSCA1_MASK                       equ 0008h
CWG2AS0_LSDB0_POSN                       equ 0004h
CWG2AS0_LSDB0_POSITION                   equ 0004h
CWG2AS0_LSDB0_SIZE                       equ 0001h
CWG2AS0_LSDB0_LENGTH                     equ 0001h
CWG2AS0_LSDB0_MASK                       equ 0010h
CWG2AS0_LSDB1_POSN                       equ 0005h
CWG2AS0_LSDB1_POSITION                   equ 0005h
CWG2AS0_LSDB1_SIZE                       equ 0001h
CWG2AS0_LSDB1_LENGTH                     equ 0001h
CWG2AS0_LSDB1_MASK                       equ 0020h
CWG2AS0_CWG2LSAC0_POSN                   equ 0002h
CWG2AS0_CWG2LSAC0_POSITION               equ 0002h
CWG2AS0_CWG2LSAC0_SIZE                   equ 0001h
CWG2AS0_CWG2LSAC0_LENGTH                 equ 0001h
CWG2AS0_CWG2LSAC0_MASK                   equ 0004h
CWG2AS0_CWG2LSAC1_POSN                   equ 0003h
CWG2AS0_CWG2LSAC1_POSITION               equ 0003h
CWG2AS0_CWG2LSAC1_SIZE                   equ 0001h
CWG2AS0_CWG2LSAC1_LENGTH                 equ 0001h
CWG2AS0_CWG2LSAC1_MASK                   equ 0008h
CWG2AS0_CWG2LSDB0_POSN                   equ 0004h
CWG2AS0_CWG2LSDB0_POSITION               equ 0004h
CWG2AS0_CWG2LSDB0_SIZE                   equ 0001h
CWG2AS0_CWG2LSDB0_LENGTH                 equ 0001h
CWG2AS0_CWG2LSDB0_MASK                   equ 0010h
CWG2AS0_CWG2LSDB1_POSN                   equ 0005h
CWG2AS0_CWG2LSDB1_POSITION               equ 0005h
CWG2AS0_CWG2LSDB1_SIZE                   equ 0001h
CWG2AS0_CWG2LSDB1_LENGTH                 equ 0001h
CWG2AS0_CWG2LSDB1_MASK                   equ 0020h
CWG2AS0_CWG2LSAC_POSN                    equ 0002h
CWG2AS0_CWG2LSAC_POSITION                equ 0002h
CWG2AS0_CWG2LSAC_SIZE                    equ 0002h
CWG2AS0_CWG2LSAC_LENGTH                  equ 0002h
CWG2AS0_CWG2LSAC_MASK                    equ 000Ch
CWG2AS0_CWG2LSDB_POSN                    equ 0004h
CWG2AS0_CWG2LSDB_POSITION                equ 0004h
CWG2AS0_CWG2LSDB_SIZE                    equ 0002h
CWG2AS0_CWG2LSDB_LENGTH                  equ 0002h
CWG2AS0_CWG2LSDB_MASK                    equ 0030h
CWG2AS0_LSBD_POSN                        equ 0004h
CWG2AS0_LSBD_POSITION                    equ 0004h
CWG2AS0_LSBD_SIZE                        equ 0002h
CWG2AS0_LSBD_LENGTH                      equ 0002h
CWG2AS0_LSBD_MASK                        equ 0030h
CWG2AS0_LSAC1_POSN                       equ 0003h
CWG2AS0_LSAC1_POSITION                   equ 0003h
CWG2AS0_LSAC1_SIZE                       equ 0001h
CWG2AS0_LSAC1_LENGTH                     equ 0001h
CWG2AS0_LSAC1_MASK                       equ 0008h
CWG2AS0_LSBD0_POSN                       equ 0004h
CWG2AS0_LSBD0_POSITION                   equ 0004h
CWG2AS0_LSBD0_SIZE                       equ 0001h
CWG2AS0_LSBD0_LENGTH                     equ 0001h
CWG2AS0_LSBD0_MASK                       equ 0010h
CWG2AS0_LSBD1_POSN                       equ 0005h
CWG2AS0_LSBD1_POSITION                   equ 0005h
CWG2AS0_LSBD1_SIZE                       equ 0001h
CWG2AS0_LSBD1_LENGTH                     equ 0001h
CWG2AS0_LSBD1_MASK                       equ 0020h
CWG2AS0_CWG2LSBD0_POSN                   equ 0004h
CWG2AS0_CWG2LSBD0_POSITION               equ 0004h
CWG2AS0_CWG2LSBD0_SIZE                   equ 0001h
CWG2AS0_CWG2LSBD0_LENGTH                 equ 0001h
CWG2AS0_CWG2LSBD0_MASK                   equ 0010h
CWG2AS0_CWG2LSBD1_POSN                   equ 0005h
CWG2AS0_CWG2LSBD1_POSITION               equ 0005h
CWG2AS0_CWG2LSBD1_SIZE                   equ 0001h
CWG2AS0_CWG2LSBD1_LENGTH                 equ 0001h
CWG2AS0_CWG2LSBD1_MASK                   equ 0020h
CWG2AS0_CWG2LSBD_POSN                    equ 0004h
CWG2AS0_CWG2LSBD_POSITION                equ 0004h
CWG2AS0_CWG2LSBD_SIZE                    equ 0002h
CWG2AS0_CWG2LSBD_LENGTH                  equ 0002h
CWG2AS0_CWG2LSBD_MASK                    equ 0030h

// Register: CWG2AS1
#define CWG2AS1 CWG2AS1
CWG2AS1                                  equ 03CCh
// bitfield definitions
CWG2AS1_AS0E_POSN                        equ 0000h
CWG2AS1_AS0E_POSITION                    equ 0000h
CWG2AS1_AS0E_SIZE                        equ 0001h
CWG2AS1_AS0E_LENGTH                      equ 0001h
CWG2AS1_AS0E_MASK                        equ 0001h
CWG2AS1_AS1E_POSN                        equ 0001h
CWG2AS1_AS1E_POSITION                    equ 0001h
CWG2AS1_AS1E_SIZE                        equ 0001h
CWG2AS1_AS1E_LENGTH                      equ 0001h
CWG2AS1_AS1E_MASK                        equ 0002h
CWG2AS1_AS2E_POSN                        equ 0002h
CWG2AS1_AS2E_POSITION                    equ 0002h
CWG2AS1_AS2E_SIZE                        equ 0001h
CWG2AS1_AS2E_LENGTH                      equ 0001h
CWG2AS1_AS2E_MASK                        equ 0004h
CWG2AS1_AS3E_POSN                        equ 0003h
CWG2AS1_AS3E_POSITION                    equ 0003h
CWG2AS1_AS3E_SIZE                        equ 0001h
CWG2AS1_AS3E_LENGTH                      equ 0001h
CWG2AS1_AS3E_MASK                        equ 0008h
CWG2AS1_AS4E_POSN                        equ 0004h
CWG2AS1_AS4E_POSITION                    equ 0004h
CWG2AS1_AS4E_SIZE                        equ 0001h
CWG2AS1_AS4E_LENGTH                      equ 0001h
CWG2AS1_AS4E_MASK                        equ 0010h
CWG2AS1_AS5E_POSN                        equ 0005h
CWG2AS1_AS5E_POSITION                    equ 0005h
CWG2AS1_AS5E_SIZE                        equ 0001h
CWG2AS1_AS5E_LENGTH                      equ 0001h
CWG2AS1_AS5E_MASK                        equ 0020h
CWG2AS1_AS6E_POSN                        equ 0006h
CWG2AS1_AS6E_POSITION                    equ 0006h
CWG2AS1_AS6E_SIZE                        equ 0001h
CWG2AS1_AS6E_LENGTH                      equ 0001h
CWG2AS1_AS6E_MASK                        equ 0040h
CWG2AS1_AS7E_POSN                        equ 0007h
CWG2AS1_AS7E_POSITION                    equ 0007h
CWG2AS1_AS7E_SIZE                        equ 0001h
CWG2AS1_AS7E_LENGTH                      equ 0001h
CWG2AS1_AS7E_MASK                        equ 0080h

// Register: CWG2STR
#define CWG2STR CWG2STR
CWG2STR                                  equ 03CDh
// bitfield definitions
CWG2STR_STRA_POSN                        equ 0000h
CWG2STR_STRA_POSITION                    equ 0000h
CWG2STR_STRA_SIZE                        equ 0001h
CWG2STR_STRA_LENGTH                      equ 0001h
CWG2STR_STRA_MASK                        equ 0001h
CWG2STR_STRB_POSN                        equ 0001h
CWG2STR_STRB_POSITION                    equ 0001h
CWG2STR_STRB_SIZE                        equ 0001h
CWG2STR_STRB_LENGTH                      equ 0001h
CWG2STR_STRB_MASK                        equ 0002h
CWG2STR_STRC_POSN                        equ 0002h
CWG2STR_STRC_POSITION                    equ 0002h
CWG2STR_STRC_SIZE                        equ 0001h
CWG2STR_STRC_LENGTH                      equ 0001h
CWG2STR_STRC_MASK                        equ 0004h
CWG2STR_STRD_POSN                        equ 0003h
CWG2STR_STRD_POSITION                    equ 0003h
CWG2STR_STRD_SIZE                        equ 0001h
CWG2STR_STRD_LENGTH                      equ 0001h
CWG2STR_STRD_MASK                        equ 0008h
CWG2STR_OVRA_POSN                        equ 0004h
CWG2STR_OVRA_POSITION                    equ 0004h
CWG2STR_OVRA_SIZE                        equ 0001h
CWG2STR_OVRA_LENGTH                      equ 0001h
CWG2STR_OVRA_MASK                        equ 0010h
CWG2STR_OVRB_POSN                        equ 0005h
CWG2STR_OVRB_POSITION                    equ 0005h
CWG2STR_OVRB_SIZE                        equ 0001h
CWG2STR_OVRB_LENGTH                      equ 0001h
CWG2STR_OVRB_MASK                        equ 0020h
CWG2STR_OVRC_POSN                        equ 0006h
CWG2STR_OVRC_POSITION                    equ 0006h
CWG2STR_OVRC_SIZE                        equ 0001h
CWG2STR_OVRC_LENGTH                      equ 0001h
CWG2STR_OVRC_MASK                        equ 0040h
CWG2STR_OVRD_POSN                        equ 0007h
CWG2STR_OVRD_POSITION                    equ 0007h
CWG2STR_OVRD_SIZE                        equ 0001h
CWG2STR_OVRD_LENGTH                      equ 0001h
CWG2STR_OVRD_MASK                        equ 0080h
CWG2STR_CWG2STRA_POSN                    equ 0000h
CWG2STR_CWG2STRA_POSITION                equ 0000h
CWG2STR_CWG2STRA_SIZE                    equ 0001h
CWG2STR_CWG2STRA_LENGTH                  equ 0001h
CWG2STR_CWG2STRA_MASK                    equ 0001h
CWG2STR_CWG2STRB_POSN                    equ 0001h
CWG2STR_CWG2STRB_POSITION                equ 0001h
CWG2STR_CWG2STRB_SIZE                    equ 0001h
CWG2STR_CWG2STRB_LENGTH                  equ 0001h
CWG2STR_CWG2STRB_MASK                    equ 0002h
CWG2STR_CWG2STRC_POSN                    equ 0002h
CWG2STR_CWG2STRC_POSITION                equ 0002h
CWG2STR_CWG2STRC_SIZE                    equ 0001h
CWG2STR_CWG2STRC_LENGTH                  equ 0001h
CWG2STR_CWG2STRC_MASK                    equ 0004h
CWG2STR_CWG2STRD_POSN                    equ 0003h
CWG2STR_CWG2STRD_POSITION                equ 0003h
CWG2STR_CWG2STRD_SIZE                    equ 0001h
CWG2STR_CWG2STRD_LENGTH                  equ 0001h
CWG2STR_CWG2STRD_MASK                    equ 0008h
CWG2STR_CWG2OVRA_POSN                    equ 0004h
CWG2STR_CWG2OVRA_POSITION                equ 0004h
CWG2STR_CWG2OVRA_SIZE                    equ 0001h
CWG2STR_CWG2OVRA_LENGTH                  equ 0001h
CWG2STR_CWG2OVRA_MASK                    equ 0010h
CWG2STR_CWG2OVRB_POSN                    equ 0005h
CWG2STR_CWG2OVRB_POSITION                equ 0005h
CWG2STR_CWG2OVRB_SIZE                    equ 0001h
CWG2STR_CWG2OVRB_LENGTH                  equ 0001h
CWG2STR_CWG2OVRB_MASK                    equ 0020h
CWG2STR_CWG2OVRC_POSN                    equ 0006h
CWG2STR_CWG2OVRC_POSITION                equ 0006h
CWG2STR_CWG2OVRC_SIZE                    equ 0001h
CWG2STR_CWG2OVRC_LENGTH                  equ 0001h
CWG2STR_CWG2OVRC_MASK                    equ 0040h
CWG2STR_CWG2OVRD_POSN                    equ 0007h
CWG2STR_CWG2OVRD_POSITION                equ 0007h
CWG2STR_CWG2OVRD_SIZE                    equ 0001h
CWG2STR_CWG2OVRD_LENGTH                  equ 0001h
CWG2STR_CWG2OVRD_MASK                    equ 0080h

// Register: CWG3CLK
#define CWG3CLK CWG3CLK
CWG3CLK                                  equ 03CEh
// bitfield definitions
CWG3CLK_CS_POSN                          equ 0000h
CWG3CLK_CS_POSITION                      equ 0000h
CWG3CLK_CS_SIZE                          equ 0001h
CWG3CLK_CS_LENGTH                        equ 0001h
CWG3CLK_CS_MASK                          equ 0001h
CWG3CLK_CWG3CS_POSN                      equ 0000h
CWG3CLK_CWG3CS_POSITION                  equ 0000h
CWG3CLK_CWG3CS_SIZE                      equ 0001h
CWG3CLK_CWG3CS_LENGTH                    equ 0001h
CWG3CLK_CWG3CS_MASK                      equ 0001h

// Register: CWG3ISM
#define CWG3ISM CWG3ISM
CWG3ISM                                  equ 03CFh
// bitfield definitions
CWG3ISM_ISM_POSN                         equ 0000h
CWG3ISM_ISM_POSITION                     equ 0000h
CWG3ISM_ISM_SIZE                         equ 0008h
CWG3ISM_ISM_LENGTH                       equ 0008h
CWG3ISM_ISM_MASK                         equ 00FFh
CWG3ISM_CWG3ISM_POSN                     equ 0000h
CWG3ISM_CWG3ISM_POSITION                 equ 0000h
CWG3ISM_CWG3ISM_SIZE                     equ 0008h
CWG3ISM_CWG3ISM_LENGTH                   equ 0008h
CWG3ISM_CWG3ISM_MASK                     equ 00FFh
CWG3ISM_ISM0_POSN                        equ 0000h
CWG3ISM_ISM0_POSITION                    equ 0000h
CWG3ISM_ISM0_SIZE                        equ 0001h
CWG3ISM_ISM0_LENGTH                      equ 0001h
CWG3ISM_ISM0_MASK                        equ 0001h
CWG3ISM_ISM1_POSN                        equ 0001h
CWG3ISM_ISM1_POSITION                    equ 0001h
CWG3ISM_ISM1_SIZE                        equ 0001h
CWG3ISM_ISM1_LENGTH                      equ 0001h
CWG3ISM_ISM1_MASK                        equ 0002h
CWG3ISM_ISM2_POSN                        equ 0002h
CWG3ISM_ISM2_POSITION                    equ 0002h
CWG3ISM_ISM2_SIZE                        equ 0001h
CWG3ISM_ISM2_LENGTH                      equ 0001h
CWG3ISM_ISM2_MASK                        equ 0004h
CWG3ISM_ISM3_POSN                        equ 0003h
CWG3ISM_ISM3_POSITION                    equ 0003h
CWG3ISM_ISM3_SIZE                        equ 0001h
CWG3ISM_ISM3_LENGTH                      equ 0001h
CWG3ISM_ISM3_MASK                        equ 0008h
CWG3ISM_ISM4_POSN                        equ 0004h
CWG3ISM_ISM4_POSITION                    equ 0004h
CWG3ISM_ISM4_SIZE                        equ 0001h
CWG3ISM_ISM4_LENGTH                      equ 0001h
CWG3ISM_ISM4_MASK                        equ 0010h

// Register: CWG3DBR
#define CWG3DBR CWG3DBR
CWG3DBR                                  equ 03D0h
// bitfield definitions
CWG3DBR_DBR_POSN                         equ 0000h
CWG3DBR_DBR_POSITION                     equ 0000h
CWG3DBR_DBR_SIZE                         equ 0008h
CWG3DBR_DBR_LENGTH                       equ 0008h
CWG3DBR_DBR_MASK                         equ 00FFh
CWG3DBR_DBR0_POSN                        equ 0000h
CWG3DBR_DBR0_POSITION                    equ 0000h
CWG3DBR_DBR0_SIZE                        equ 0001h
CWG3DBR_DBR0_LENGTH                      equ 0001h
CWG3DBR_DBR0_MASK                        equ 0001h
CWG3DBR_DBR1_POSN                        equ 0001h
CWG3DBR_DBR1_POSITION                    equ 0001h
CWG3DBR_DBR1_SIZE                        equ 0001h
CWG3DBR_DBR1_LENGTH                      equ 0001h
CWG3DBR_DBR1_MASK                        equ 0002h
CWG3DBR_DBR2_POSN                        equ 0002h
CWG3DBR_DBR2_POSITION                    equ 0002h
CWG3DBR_DBR2_SIZE                        equ 0001h
CWG3DBR_DBR2_LENGTH                      equ 0001h
CWG3DBR_DBR2_MASK                        equ 0004h
CWG3DBR_DBR3_POSN                        equ 0003h
CWG3DBR_DBR3_POSITION                    equ 0003h
CWG3DBR_DBR3_SIZE                        equ 0001h
CWG3DBR_DBR3_LENGTH                      equ 0001h
CWG3DBR_DBR3_MASK                        equ 0008h
CWG3DBR_DBR4_POSN                        equ 0004h
CWG3DBR_DBR4_POSITION                    equ 0004h
CWG3DBR_DBR4_SIZE                        equ 0001h
CWG3DBR_DBR4_LENGTH                      equ 0001h
CWG3DBR_DBR4_MASK                        equ 0010h
CWG3DBR_DBR5_POSN                        equ 0005h
CWG3DBR_DBR5_POSITION                    equ 0005h
CWG3DBR_DBR5_SIZE                        equ 0001h
CWG3DBR_DBR5_LENGTH                      equ 0001h
CWG3DBR_DBR5_MASK                        equ 0020h
CWG3DBR_CWG3DBR_POSN                     equ 0000h
CWG3DBR_CWG3DBR_POSITION                 equ 0000h
CWG3DBR_CWG3DBR_SIZE                     equ 0008h
CWG3DBR_CWG3DBR_LENGTH                   equ 0008h
CWG3DBR_CWG3DBR_MASK                     equ 00FFh
CWG3DBR_CWG3DBR0_POSN                    equ 0000h
CWG3DBR_CWG3DBR0_POSITION                equ 0000h
CWG3DBR_CWG3DBR0_SIZE                    equ 0001h
CWG3DBR_CWG3DBR0_LENGTH                  equ 0001h
CWG3DBR_CWG3DBR0_MASK                    equ 0001h
CWG3DBR_CWG3DBR1_POSN                    equ 0001h
CWG3DBR_CWG3DBR1_POSITION                equ 0001h
CWG3DBR_CWG3DBR1_SIZE                    equ 0001h
CWG3DBR_CWG3DBR1_LENGTH                  equ 0001h
CWG3DBR_CWG3DBR1_MASK                    equ 0002h
CWG3DBR_CWG3DBR2_POSN                    equ 0002h
CWG3DBR_CWG3DBR2_POSITION                equ 0002h
CWG3DBR_CWG3DBR2_SIZE                    equ 0001h
CWG3DBR_CWG3DBR2_LENGTH                  equ 0001h
CWG3DBR_CWG3DBR2_MASK                    equ 0004h
CWG3DBR_CWG3DBR3_POSN                    equ 0003h
CWG3DBR_CWG3DBR3_POSITION                equ 0003h
CWG3DBR_CWG3DBR3_SIZE                    equ 0001h
CWG3DBR_CWG3DBR3_LENGTH                  equ 0001h
CWG3DBR_CWG3DBR3_MASK                    equ 0008h
CWG3DBR_CWG3DBR4_POSN                    equ 0004h
CWG3DBR_CWG3DBR4_POSITION                equ 0004h
CWG3DBR_CWG3DBR4_SIZE                    equ 0001h
CWG3DBR_CWG3DBR4_LENGTH                  equ 0001h
CWG3DBR_CWG3DBR4_MASK                    equ 0010h
CWG3DBR_CWG3DBR5_POSN                    equ 0005h
CWG3DBR_CWG3DBR5_POSITION                equ 0005h
CWG3DBR_CWG3DBR5_SIZE                    equ 0001h
CWG3DBR_CWG3DBR5_LENGTH                  equ 0001h
CWG3DBR_CWG3DBR5_MASK                    equ 0020h

// Register: CWG3DBF
#define CWG3DBF CWG3DBF
CWG3DBF                                  equ 03D1h
// bitfield definitions
CWG3DBF_DBF_POSN                         equ 0000h
CWG3DBF_DBF_POSITION                     equ 0000h
CWG3DBF_DBF_SIZE                         equ 0008h
CWG3DBF_DBF_LENGTH                       equ 0008h
CWG3DBF_DBF_MASK                         equ 00FFh
CWG3DBF_DBF0_POSN                        equ 0000h
CWG3DBF_DBF0_POSITION                    equ 0000h
CWG3DBF_DBF0_SIZE                        equ 0001h
CWG3DBF_DBF0_LENGTH                      equ 0001h
CWG3DBF_DBF0_MASK                        equ 0001h
CWG3DBF_DBF1_POSN                        equ 0001h
CWG3DBF_DBF1_POSITION                    equ 0001h
CWG3DBF_DBF1_SIZE                        equ 0001h
CWG3DBF_DBF1_LENGTH                      equ 0001h
CWG3DBF_DBF1_MASK                        equ 0002h
CWG3DBF_DBF2_POSN                        equ 0002h
CWG3DBF_DBF2_POSITION                    equ 0002h
CWG3DBF_DBF2_SIZE                        equ 0001h
CWG3DBF_DBF2_LENGTH                      equ 0001h
CWG3DBF_DBF2_MASK                        equ 0004h
CWG3DBF_DBF3_POSN                        equ 0003h
CWG3DBF_DBF3_POSITION                    equ 0003h
CWG3DBF_DBF3_SIZE                        equ 0001h
CWG3DBF_DBF3_LENGTH                      equ 0001h
CWG3DBF_DBF3_MASK                        equ 0008h
CWG3DBF_DBF4_POSN                        equ 0004h
CWG3DBF_DBF4_POSITION                    equ 0004h
CWG3DBF_DBF4_SIZE                        equ 0001h
CWG3DBF_DBF4_LENGTH                      equ 0001h
CWG3DBF_DBF4_MASK                        equ 0010h
CWG3DBF_DBF5_POSN                        equ 0005h
CWG3DBF_DBF5_POSITION                    equ 0005h
CWG3DBF_DBF5_SIZE                        equ 0001h
CWG3DBF_DBF5_LENGTH                      equ 0001h
CWG3DBF_DBF5_MASK                        equ 0020h
CWG3DBF_CWG3DBF_POSN                     equ 0000h
CWG3DBF_CWG3DBF_POSITION                 equ 0000h
CWG3DBF_CWG3DBF_SIZE                     equ 0008h
CWG3DBF_CWG3DBF_LENGTH                   equ 0008h
CWG3DBF_CWG3DBF_MASK                     equ 00FFh
CWG3DBF_CWG3DBF0_POSN                    equ 0000h
CWG3DBF_CWG3DBF0_POSITION                equ 0000h
CWG3DBF_CWG3DBF0_SIZE                    equ 0001h
CWG3DBF_CWG3DBF0_LENGTH                  equ 0001h
CWG3DBF_CWG3DBF0_MASK                    equ 0001h
CWG3DBF_CWG3DBF1_POSN                    equ 0001h
CWG3DBF_CWG3DBF1_POSITION                equ 0001h
CWG3DBF_CWG3DBF1_SIZE                    equ 0001h
CWG3DBF_CWG3DBF1_LENGTH                  equ 0001h
CWG3DBF_CWG3DBF1_MASK                    equ 0002h
CWG3DBF_CWG3DBF2_POSN                    equ 0002h
CWG3DBF_CWG3DBF2_POSITION                equ 0002h
CWG3DBF_CWG3DBF2_SIZE                    equ 0001h
CWG3DBF_CWG3DBF2_LENGTH                  equ 0001h
CWG3DBF_CWG3DBF2_MASK                    equ 0004h
CWG3DBF_CWG3DBF3_POSN                    equ 0003h
CWG3DBF_CWG3DBF3_POSITION                equ 0003h
CWG3DBF_CWG3DBF3_SIZE                    equ 0001h
CWG3DBF_CWG3DBF3_LENGTH                  equ 0001h
CWG3DBF_CWG3DBF3_MASK                    equ 0008h
CWG3DBF_CWG3DBF4_POSN                    equ 0004h
CWG3DBF_CWG3DBF4_POSITION                equ 0004h
CWG3DBF_CWG3DBF4_SIZE                    equ 0001h
CWG3DBF_CWG3DBF4_LENGTH                  equ 0001h
CWG3DBF_CWG3DBF4_MASK                    equ 0010h
CWG3DBF_CWG3DBF5_POSN                    equ 0005h
CWG3DBF_CWG3DBF5_POSITION                equ 0005h
CWG3DBF_CWG3DBF5_SIZE                    equ 0001h
CWG3DBF_CWG3DBF5_LENGTH                  equ 0001h
CWG3DBF_CWG3DBF5_MASK                    equ 0020h

// Register: CWG3CON0
#define CWG3CON0 CWG3CON0
CWG3CON0                                 equ 03D2h
// bitfield definitions
CWG3CON0_MODE_POSN                       equ 0000h
CWG3CON0_MODE_POSITION                   equ 0000h
CWG3CON0_MODE_SIZE                       equ 0003h
CWG3CON0_MODE_LENGTH                     equ 0003h
CWG3CON0_MODE_MASK                       equ 0007h
CWG3CON0_LD_POSN                         equ 0006h
CWG3CON0_LD_POSITION                     equ 0006h
CWG3CON0_LD_SIZE                         equ 0001h
CWG3CON0_LD_LENGTH                       equ 0001h
CWG3CON0_LD_MASK                         equ 0040h
CWG3CON0_EN_POSN                         equ 0007h
CWG3CON0_EN_POSITION                     equ 0007h
CWG3CON0_EN_SIZE                         equ 0001h
CWG3CON0_EN_LENGTH                       equ 0001h
CWG3CON0_EN_MASK                         equ 0080h
CWG3CON0_MODE0_POSN                      equ 0000h
CWG3CON0_MODE0_POSITION                  equ 0000h
CWG3CON0_MODE0_SIZE                      equ 0001h
CWG3CON0_MODE0_LENGTH                    equ 0001h
CWG3CON0_MODE0_MASK                      equ 0001h
CWG3CON0_MODE1_POSN                      equ 0001h
CWG3CON0_MODE1_POSITION                  equ 0001h
CWG3CON0_MODE1_SIZE                      equ 0001h
CWG3CON0_MODE1_LENGTH                    equ 0001h
CWG3CON0_MODE1_MASK                      equ 0002h
CWG3CON0_MODE2_POSN                      equ 0002h
CWG3CON0_MODE2_POSITION                  equ 0002h
CWG3CON0_MODE2_SIZE                      equ 0001h
CWG3CON0_MODE2_LENGTH                    equ 0001h
CWG3CON0_MODE2_MASK                      equ 0004h
CWG3CON0_G3EN_POSN                       equ 0007h
CWG3CON0_G3EN_POSITION                   equ 0007h
CWG3CON0_G3EN_SIZE                       equ 0001h
CWG3CON0_G3EN_LENGTH                     equ 0001h
CWG3CON0_G3EN_MASK                       equ 0080h
CWG3CON0_CWG3MODE_POSN                   equ 0000h
CWG3CON0_CWG3MODE_POSITION               equ 0000h
CWG3CON0_CWG3MODE_SIZE                   equ 0003h
CWG3CON0_CWG3MODE_LENGTH                 equ 0003h
CWG3CON0_CWG3MODE_MASK                   equ 0007h
CWG3CON0_CWG3LD_POSN                     equ 0006h
CWG3CON0_CWG3LD_POSITION                 equ 0006h
CWG3CON0_CWG3LD_SIZE                     equ 0001h
CWG3CON0_CWG3LD_LENGTH                   equ 0001h
CWG3CON0_CWG3LD_MASK                     equ 0040h
CWG3CON0_CWG3EN_POSN                     equ 0007h
CWG3CON0_CWG3EN_POSITION                 equ 0007h
CWG3CON0_CWG3EN_SIZE                     equ 0001h
CWG3CON0_CWG3EN_LENGTH                   equ 0001h
CWG3CON0_CWG3EN_MASK                     equ 0080h
CWG3CON0_CWG3MODE0_POSN                  equ 0000h
CWG3CON0_CWG3MODE0_POSITION              equ 0000h
CWG3CON0_CWG3MODE0_SIZE                  equ 0001h
CWG3CON0_CWG3MODE0_LENGTH                equ 0001h
CWG3CON0_CWG3MODE0_MASK                  equ 0001h
CWG3CON0_CWG3MODE1_POSN                  equ 0001h
CWG3CON0_CWG3MODE1_POSITION              equ 0001h
CWG3CON0_CWG3MODE1_SIZE                  equ 0001h
CWG3CON0_CWG3MODE1_LENGTH                equ 0001h
CWG3CON0_CWG3MODE1_MASK                  equ 0002h
CWG3CON0_CWG3MODE2_POSN                  equ 0002h
CWG3CON0_CWG3MODE2_POSITION              equ 0002h
CWG3CON0_CWG3MODE2_SIZE                  equ 0001h
CWG3CON0_CWG3MODE2_LENGTH                equ 0001h
CWG3CON0_CWG3MODE2_MASK                  equ 0004h

// Register: CWG3CON1
#define CWG3CON1 CWG3CON1
CWG3CON1                                 equ 03D3h
// bitfield definitions
CWG3CON1_POLA_POSN                       equ 0000h
CWG3CON1_POLA_POSITION                   equ 0000h
CWG3CON1_POLA_SIZE                       equ 0001h
CWG3CON1_POLA_LENGTH                     equ 0001h
CWG3CON1_POLA_MASK                       equ 0001h
CWG3CON1_POLB_POSN                       equ 0001h
CWG3CON1_POLB_POSITION                   equ 0001h
CWG3CON1_POLB_SIZE                       equ 0001h
CWG3CON1_POLB_LENGTH                     equ 0001h
CWG3CON1_POLB_MASK                       equ 0002h
CWG3CON1_POLC_POSN                       equ 0002h
CWG3CON1_POLC_POSITION                   equ 0002h
CWG3CON1_POLC_SIZE                       equ 0001h
CWG3CON1_POLC_LENGTH                     equ 0001h
CWG3CON1_POLC_MASK                       equ 0004h
CWG3CON1_POLD_POSN                       equ 0003h
CWG3CON1_POLD_POSITION                   equ 0003h
CWG3CON1_POLD_SIZE                       equ 0001h
CWG3CON1_POLD_LENGTH                     equ 0001h
CWG3CON1_POLD_MASK                       equ 0008h
CWG3CON1_IN_POSN                         equ 0005h
CWG3CON1_IN_POSITION                     equ 0005h
CWG3CON1_IN_SIZE                         equ 0001h
CWG3CON1_IN_LENGTH                       equ 0001h
CWG3CON1_IN_MASK                         equ 0020h
CWG3CON1_CWG3POLA_POSN                   equ 0000h
CWG3CON1_CWG3POLA_POSITION               equ 0000h
CWG3CON1_CWG3POLA_SIZE                   equ 0001h
CWG3CON1_CWG3POLA_LENGTH                 equ 0001h
CWG3CON1_CWG3POLA_MASK                   equ 0001h
CWG3CON1_CWG3POLB_POSN                   equ 0001h
CWG3CON1_CWG3POLB_POSITION               equ 0001h
CWG3CON1_CWG3POLB_SIZE                   equ 0001h
CWG3CON1_CWG3POLB_LENGTH                 equ 0001h
CWG3CON1_CWG3POLB_MASK                   equ 0002h
CWG3CON1_CWG3POLC_POSN                   equ 0002h
CWG3CON1_CWG3POLC_POSITION               equ 0002h
CWG3CON1_CWG3POLC_SIZE                   equ 0001h
CWG3CON1_CWG3POLC_LENGTH                 equ 0001h
CWG3CON1_CWG3POLC_MASK                   equ 0004h
CWG3CON1_CWG3POLD_POSN                   equ 0003h
CWG3CON1_CWG3POLD_POSITION               equ 0003h
CWG3CON1_CWG3POLD_SIZE                   equ 0001h
CWG3CON1_CWG3POLD_LENGTH                 equ 0001h
CWG3CON1_CWG3POLD_MASK                   equ 0008h
CWG3CON1_CWG3IN_POSN                     equ 0005h
CWG3CON1_CWG3IN_POSITION                 equ 0005h
CWG3CON1_CWG3IN_SIZE                     equ 0001h
CWG3CON1_CWG3IN_LENGTH                   equ 0001h
CWG3CON1_CWG3IN_MASK                     equ 0020h

// Register: CWG3AS0
#define CWG3AS0 CWG3AS0
CWG3AS0                                  equ 03D4h
// bitfield definitions
CWG3AS0_LSAC_POSN                        equ 0002h
CWG3AS0_LSAC_POSITION                    equ 0002h
CWG3AS0_LSAC_SIZE                        equ 0002h
CWG3AS0_LSAC_LENGTH                      equ 0002h
CWG3AS0_LSAC_MASK                        equ 000Ch
CWG3AS0_LSDBD_POSN                       equ 0004h
CWG3AS0_LSDBD_POSITION                   equ 0004h
CWG3AS0_LSDBD_SIZE                       equ 0002h
CWG3AS0_LSDBD_LENGTH                     equ 0002h
CWG3AS0_LSDBD_MASK                       equ 0030h
CWG3AS0_REN_POSN                         equ 0006h
CWG3AS0_REN_POSITION                     equ 0006h
CWG3AS0_REN_SIZE                         equ 0001h
CWG3AS0_REN_LENGTH                       equ 0001h
CWG3AS0_REN_MASK                         equ 0040h
CWG3AS0_SHUTDOWN_POSN                    equ 0007h
CWG3AS0_SHUTDOWN_POSITION                equ 0007h
CWG3AS0_SHUTDOWN_SIZE                    equ 0001h
CWG3AS0_SHUTDOWN_LENGTH                  equ 0001h
CWG3AS0_SHUTDOWN_MASK                    equ 0080h
CWG3AS0_LSAC0_POSN                       equ 0002h
CWG3AS0_LSAC0_POSITION                   equ 0002h
CWG3AS0_LSAC0_SIZE                       equ 0001h
CWG3AS0_LSAC0_LENGTH                     equ 0001h
CWG3AS0_LSAC0_MASK                       equ 0004h
CWG3AS0_LSCA1_POSN                       equ 0003h
CWG3AS0_LSCA1_POSITION                   equ 0003h
CWG3AS0_LSCA1_SIZE                       equ 0001h
CWG3AS0_LSCA1_LENGTH                     equ 0001h
CWG3AS0_LSCA1_MASK                       equ 0008h
CWG3AS0_LSDB0_POSN                       equ 0004h
CWG3AS0_LSDB0_POSITION                   equ 0004h
CWG3AS0_LSDB0_SIZE                       equ 0001h
CWG3AS0_LSDB0_LENGTH                     equ 0001h
CWG3AS0_LSDB0_MASK                       equ 0010h
CWG3AS0_LSDB1_POSN                       equ 0005h
CWG3AS0_LSDB1_POSITION                   equ 0005h
CWG3AS0_LSDB1_SIZE                       equ 0001h
CWG3AS0_LSDB1_LENGTH                     equ 0001h
CWG3AS0_LSDB1_MASK                       equ 0020h
CWG3AS0_CWG3LSAC0_POSN                   equ 0002h
CWG3AS0_CWG3LSAC0_POSITION               equ 0002h
CWG3AS0_CWG3LSAC0_SIZE                   equ 0001h
CWG3AS0_CWG3LSAC0_LENGTH                 equ 0001h
CWG3AS0_CWG3LSAC0_MASK                   equ 0004h
CWG3AS0_CWG3LSAC1_POSN                   equ 0003h
CWG3AS0_CWG3LSAC1_POSITION               equ 0003h
CWG3AS0_CWG3LSAC1_SIZE                   equ 0001h
CWG3AS0_CWG3LSAC1_LENGTH                 equ 0001h
CWG3AS0_CWG3LSAC1_MASK                   equ 0008h
CWG3AS0_CWG3LSDB0_POSN                   equ 0004h
CWG3AS0_CWG3LSDB0_POSITION               equ 0004h
CWG3AS0_CWG3LSDB0_SIZE                   equ 0001h
CWG3AS0_CWG3LSDB0_LENGTH                 equ 0001h
CWG3AS0_CWG3LSDB0_MASK                   equ 0010h
CWG3AS0_CWG3LSDB1_POSN                   equ 0005h
CWG3AS0_CWG3LSDB1_POSITION               equ 0005h
CWG3AS0_CWG3LSDB1_SIZE                   equ 0001h
CWG3AS0_CWG3LSDB1_LENGTH                 equ 0001h
CWG3AS0_CWG3LSDB1_MASK                   equ 0020h
CWG3AS0_CWG3LSAC_POSN                    equ 0002h
CWG3AS0_CWG3LSAC_POSITION                equ 0002h
CWG3AS0_CWG3LSAC_SIZE                    equ 0002h
CWG3AS0_CWG3LSAC_LENGTH                  equ 0002h
CWG3AS0_CWG3LSAC_MASK                    equ 000Ch
CWG3AS0_CWG3LSDB_POSN                    equ 0004h
CWG3AS0_CWG3LSDB_POSITION                equ 0004h
CWG3AS0_CWG3LSDB_SIZE                    equ 0002h
CWG3AS0_CWG3LSDB_LENGTH                  equ 0002h
CWG3AS0_CWG3LSDB_MASK                    equ 0030h
CWG3AS0_LSBD_POSN                        equ 0004h
CWG3AS0_LSBD_POSITION                    equ 0004h
CWG3AS0_LSBD_SIZE                        equ 0002h
CWG3AS0_LSBD_LENGTH                      equ 0002h
CWG3AS0_LSBD_MASK                        equ 0030h
CWG3AS0_LSAC1_POSN                       equ 0003h
CWG3AS0_LSAC1_POSITION                   equ 0003h
CWG3AS0_LSAC1_SIZE                       equ 0001h
CWG3AS0_LSAC1_LENGTH                     equ 0001h
CWG3AS0_LSAC1_MASK                       equ 0008h
CWG3AS0_LSBD0_POSN                       equ 0004h
CWG3AS0_LSBD0_POSITION                   equ 0004h
CWG3AS0_LSBD0_SIZE                       equ 0001h
CWG3AS0_LSBD0_LENGTH                     equ 0001h
CWG3AS0_LSBD0_MASK                       equ 0010h
CWG3AS0_LSBD1_POSN                       equ 0005h
CWG3AS0_LSBD1_POSITION                   equ 0005h
CWG3AS0_LSBD1_SIZE                       equ 0001h
CWG3AS0_LSBD1_LENGTH                     equ 0001h
CWG3AS0_LSBD1_MASK                       equ 0020h
CWG3AS0_CWG3LSBD0_POSN                   equ 0004h
CWG3AS0_CWG3LSBD0_POSITION               equ 0004h
CWG3AS0_CWG3LSBD0_SIZE                   equ 0001h
CWG3AS0_CWG3LSBD0_LENGTH                 equ 0001h
CWG3AS0_CWG3LSBD0_MASK                   equ 0010h
CWG3AS0_CWG3LSBD1_POSN                   equ 0005h
CWG3AS0_CWG3LSBD1_POSITION               equ 0005h
CWG3AS0_CWG3LSBD1_SIZE                   equ 0001h
CWG3AS0_CWG3LSBD1_LENGTH                 equ 0001h
CWG3AS0_CWG3LSBD1_MASK                   equ 0020h
CWG3AS0_CWG3LSBD_POSN                    equ 0004h
CWG3AS0_CWG3LSBD_POSITION                equ 0004h
CWG3AS0_CWG3LSBD_SIZE                    equ 0002h
CWG3AS0_CWG3LSBD_LENGTH                  equ 0002h
CWG3AS0_CWG3LSBD_MASK                    equ 0030h

// Register: CWG3AS1
#define CWG3AS1 CWG3AS1
CWG3AS1                                  equ 03D5h
// bitfield definitions
CWG3AS1_AS0E_POSN                        equ 0000h
CWG3AS1_AS0E_POSITION                    equ 0000h
CWG3AS1_AS0E_SIZE                        equ 0001h
CWG3AS1_AS0E_LENGTH                      equ 0001h
CWG3AS1_AS0E_MASK                        equ 0001h
CWG3AS1_AS1E_POSN                        equ 0001h
CWG3AS1_AS1E_POSITION                    equ 0001h
CWG3AS1_AS1E_SIZE                        equ 0001h
CWG3AS1_AS1E_LENGTH                      equ 0001h
CWG3AS1_AS1E_MASK                        equ 0002h
CWG3AS1_AS2E_POSN                        equ 0002h
CWG3AS1_AS2E_POSITION                    equ 0002h
CWG3AS1_AS2E_SIZE                        equ 0001h
CWG3AS1_AS2E_LENGTH                      equ 0001h
CWG3AS1_AS2E_MASK                        equ 0004h
CWG3AS1_AS3E_POSN                        equ 0003h
CWG3AS1_AS3E_POSITION                    equ 0003h
CWG3AS1_AS3E_SIZE                        equ 0001h
CWG3AS1_AS3E_LENGTH                      equ 0001h
CWG3AS1_AS3E_MASK                        equ 0008h
CWG3AS1_AS4E_POSN                        equ 0004h
CWG3AS1_AS4E_POSITION                    equ 0004h
CWG3AS1_AS4E_SIZE                        equ 0001h
CWG3AS1_AS4E_LENGTH                      equ 0001h
CWG3AS1_AS4E_MASK                        equ 0010h
CWG3AS1_AS5E_POSN                        equ 0005h
CWG3AS1_AS5E_POSITION                    equ 0005h
CWG3AS1_AS5E_SIZE                        equ 0001h
CWG3AS1_AS5E_LENGTH                      equ 0001h
CWG3AS1_AS5E_MASK                        equ 0020h
CWG3AS1_AS6E_POSN                        equ 0006h
CWG3AS1_AS6E_POSITION                    equ 0006h
CWG3AS1_AS6E_SIZE                        equ 0001h
CWG3AS1_AS6E_LENGTH                      equ 0001h
CWG3AS1_AS6E_MASK                        equ 0040h
CWG3AS1_AS7E_POSN                        equ 0007h
CWG3AS1_AS7E_POSITION                    equ 0007h
CWG3AS1_AS7E_SIZE                        equ 0001h
CWG3AS1_AS7E_LENGTH                      equ 0001h
CWG3AS1_AS7E_MASK                        equ 0080h

// Register: CWG3STR
#define CWG3STR CWG3STR
CWG3STR                                  equ 03D6h
// bitfield definitions
CWG3STR_STRA_POSN                        equ 0000h
CWG3STR_STRA_POSITION                    equ 0000h
CWG3STR_STRA_SIZE                        equ 0001h
CWG3STR_STRA_LENGTH                      equ 0001h
CWG3STR_STRA_MASK                        equ 0001h
CWG3STR_STRB_POSN                        equ 0001h
CWG3STR_STRB_POSITION                    equ 0001h
CWG3STR_STRB_SIZE                        equ 0001h
CWG3STR_STRB_LENGTH                      equ 0001h
CWG3STR_STRB_MASK                        equ 0002h
CWG3STR_STRC_POSN                        equ 0002h
CWG3STR_STRC_POSITION                    equ 0002h
CWG3STR_STRC_SIZE                        equ 0001h
CWG3STR_STRC_LENGTH                      equ 0001h
CWG3STR_STRC_MASK                        equ 0004h
CWG3STR_STRD_POSN                        equ 0003h
CWG3STR_STRD_POSITION                    equ 0003h
CWG3STR_STRD_SIZE                        equ 0001h
CWG3STR_STRD_LENGTH                      equ 0001h
CWG3STR_STRD_MASK                        equ 0008h
CWG3STR_OVRA_POSN                        equ 0004h
CWG3STR_OVRA_POSITION                    equ 0004h
CWG3STR_OVRA_SIZE                        equ 0001h
CWG3STR_OVRA_LENGTH                      equ 0001h
CWG3STR_OVRA_MASK                        equ 0010h
CWG3STR_OVRB_POSN                        equ 0005h
CWG3STR_OVRB_POSITION                    equ 0005h
CWG3STR_OVRB_SIZE                        equ 0001h
CWG3STR_OVRB_LENGTH                      equ 0001h
CWG3STR_OVRB_MASK                        equ 0020h
CWG3STR_OVRC_POSN                        equ 0006h
CWG3STR_OVRC_POSITION                    equ 0006h
CWG3STR_OVRC_SIZE                        equ 0001h
CWG3STR_OVRC_LENGTH                      equ 0001h
CWG3STR_OVRC_MASK                        equ 0040h
CWG3STR_OVRD_POSN                        equ 0007h
CWG3STR_OVRD_POSITION                    equ 0007h
CWG3STR_OVRD_SIZE                        equ 0001h
CWG3STR_OVRD_LENGTH                      equ 0001h
CWG3STR_OVRD_MASK                        equ 0080h
CWG3STR_CWG3STRA_POSN                    equ 0000h
CWG3STR_CWG3STRA_POSITION                equ 0000h
CWG3STR_CWG3STRA_SIZE                    equ 0001h
CWG3STR_CWG3STRA_LENGTH                  equ 0001h
CWG3STR_CWG3STRA_MASK                    equ 0001h
CWG3STR_CWG3STRB_POSN                    equ 0001h
CWG3STR_CWG3STRB_POSITION                equ 0001h
CWG3STR_CWG3STRB_SIZE                    equ 0001h
CWG3STR_CWG3STRB_LENGTH                  equ 0001h
CWG3STR_CWG3STRB_MASK                    equ 0002h
CWG3STR_CWG3STRC_POSN                    equ 0002h
CWG3STR_CWG3STRC_POSITION                equ 0002h
CWG3STR_CWG3STRC_SIZE                    equ 0001h
CWG3STR_CWG3STRC_LENGTH                  equ 0001h
CWG3STR_CWG3STRC_MASK                    equ 0004h
CWG3STR_CWG3STRD_POSN                    equ 0003h
CWG3STR_CWG3STRD_POSITION                equ 0003h
CWG3STR_CWG3STRD_SIZE                    equ 0001h
CWG3STR_CWG3STRD_LENGTH                  equ 0001h
CWG3STR_CWG3STRD_MASK                    equ 0008h
CWG3STR_CWG3OVRA_POSN                    equ 0004h
CWG3STR_CWG3OVRA_POSITION                equ 0004h
CWG3STR_CWG3OVRA_SIZE                    equ 0001h
CWG3STR_CWG3OVRA_LENGTH                  equ 0001h
CWG3STR_CWG3OVRA_MASK                    equ 0010h
CWG3STR_CWG3OVRB_POSN                    equ 0005h
CWG3STR_CWG3OVRB_POSITION                equ 0005h
CWG3STR_CWG3OVRB_SIZE                    equ 0001h
CWG3STR_CWG3OVRB_LENGTH                  equ 0001h
CWG3STR_CWG3OVRB_MASK                    equ 0020h
CWG3STR_CWG3OVRC_POSN                    equ 0006h
CWG3STR_CWG3OVRC_POSITION                equ 0006h
CWG3STR_CWG3OVRC_SIZE                    equ 0001h
CWG3STR_CWG3OVRC_LENGTH                  equ 0001h
CWG3STR_CWG3OVRC_MASK                    equ 0040h
CWG3STR_CWG3OVRD_POSN                    equ 0007h
CWG3STR_CWG3OVRD_POSITION                equ 0007h
CWG3STR_CWG3OVRD_SIZE                    equ 0001h
CWG3STR_CWG3OVRD_LENGTH                  equ 0001h
CWG3STR_CWG3OVRD_MASK                    equ 0080h

// Register: FVRCON
#define FVRCON FVRCON
FVRCON                                   equ 03D7h
// bitfield definitions
FVRCON_ADFVR_POSN                        equ 0000h
FVRCON_ADFVR_POSITION                    equ 0000h
FVRCON_ADFVR_SIZE                        equ 0002h
FVRCON_ADFVR_LENGTH                      equ 0002h
FVRCON_ADFVR_MASK                        equ 0003h
FVRCON_CDAFVR_POSN                       equ 0002h
FVRCON_CDAFVR_POSITION                   equ 0002h
FVRCON_CDAFVR_SIZE                       equ 0002h
FVRCON_CDAFVR_LENGTH                     equ 0002h
FVRCON_CDAFVR_MASK                       equ 000Ch
FVRCON_TSRNG_POSN                        equ 0004h
FVRCON_TSRNG_POSITION                    equ 0004h
FVRCON_TSRNG_SIZE                        equ 0001h
FVRCON_TSRNG_LENGTH                      equ 0001h
FVRCON_TSRNG_MASK                        equ 0010h
FVRCON_TSEN_POSN                         equ 0005h
FVRCON_TSEN_POSITION                     equ 0005h
FVRCON_TSEN_SIZE                         equ 0001h
FVRCON_TSEN_LENGTH                       equ 0001h
FVRCON_TSEN_MASK                         equ 0020h
FVRCON_RDY_POSN                          equ 0006h
FVRCON_RDY_POSITION                      equ 0006h
FVRCON_RDY_SIZE                          equ 0001h
FVRCON_RDY_LENGTH                        equ 0001h
FVRCON_RDY_MASK                          equ 0040h
FVRCON_EN_POSN                           equ 0007h
FVRCON_EN_POSITION                       equ 0007h
FVRCON_EN_SIZE                           equ 0001h
FVRCON_EN_LENGTH                         equ 0001h
FVRCON_EN_MASK                           equ 0080h
FVRCON_ADFVR0_POSN                       equ 0000h
FVRCON_ADFVR0_POSITION                   equ 0000h
FVRCON_ADFVR0_SIZE                       equ 0001h
FVRCON_ADFVR0_LENGTH                     equ 0001h
FVRCON_ADFVR0_MASK                       equ 0001h
FVRCON_ADFVR1_POSN                       equ 0001h
FVRCON_ADFVR1_POSITION                   equ 0001h
FVRCON_ADFVR1_SIZE                       equ 0001h
FVRCON_ADFVR1_LENGTH                     equ 0001h
FVRCON_ADFVR1_MASK                       equ 0002h
FVRCON_CDAFVR0_POSN                      equ 0002h
FVRCON_CDAFVR0_POSITION                  equ 0002h
FVRCON_CDAFVR0_SIZE                      equ 0001h
FVRCON_CDAFVR0_LENGTH                    equ 0001h
FVRCON_CDAFVR0_MASK                      equ 0004h
FVRCON_CDAFVR1_POSN                      equ 0003h
FVRCON_CDAFVR1_POSITION                  equ 0003h
FVRCON_CDAFVR1_SIZE                      equ 0001h
FVRCON_CDAFVR1_LENGTH                    equ 0001h
FVRCON_CDAFVR1_MASK                      equ 0008h
FVRCON_FVRRDY_POSN                       equ 0006h
FVRCON_FVRRDY_POSITION                   equ 0006h
FVRCON_FVRRDY_SIZE                       equ 0001h
FVRCON_FVRRDY_LENGTH                     equ 0001h
FVRCON_FVRRDY_MASK                       equ 0040h
FVRCON_FVREN_POSN                        equ 0007h
FVRCON_FVREN_POSITION                    equ 0007h
FVRCON_FVREN_SIZE                        equ 0001h
FVRCON_FVREN_LENGTH                      equ 0001h
FVRCON_FVREN_MASK                        equ 0080h

// Register: ADCPCON
#define ADCPCON ADCPCON
ADCPCON                                  equ 03D8h
// bitfield definitions
ADCPCON_CPRDY_POSN                       equ 0000h
ADCPCON_CPRDY_POSITION                   equ 0000h
ADCPCON_CPRDY_SIZE                       equ 0001h
ADCPCON_CPRDY_LENGTH                     equ 0001h
ADCPCON_CPRDY_MASK                       equ 0001h
ADCPCON_ON_POSN                          equ 0007h
ADCPCON_ON_POSITION                      equ 0007h
ADCPCON_ON_SIZE                          equ 0001h
ADCPCON_ON_LENGTH                        equ 0001h
ADCPCON_ON_MASK                          equ 0080h
ADCPCON_ADCPRDY_POSN                     equ 0000h
ADCPCON_ADCPRDY_POSITION                 equ 0000h
ADCPCON_ADCPRDY_SIZE                     equ 0001h
ADCPCON_ADCPRDY_LENGTH                   equ 0001h
ADCPCON_ADCPRDY_MASK                     equ 0001h
ADCPCON_CPON_POSN                        equ 0007h
ADCPCON_CPON_POSITION                    equ 0007h
ADCPCON_CPON_SIZE                        equ 0001h
ADCPCON_CPON_LENGTH                      equ 0001h
ADCPCON_CPON_MASK                        equ 0080h
ADCPCON_ADCPON_POSN                      equ 0007h
ADCPCON_ADCPON_POSITION                  equ 0007h
ADCPCON_ADCPON_SIZE                      equ 0001h
ADCPCON_ADCPON_LENGTH                    equ 0001h
ADCPCON_ADCPON_MASK                      equ 0080h

// Register: ADLTH
#define ADLTH ADLTH
ADLTH                                    equ 03D9h

// Register: ADLTHL
#define ADLTHL ADLTHL
ADLTHL                                   equ 03D9h
// bitfield definitions
ADLTHL_LTH_POSN                          equ 0000h
ADLTHL_LTH_POSITION                      equ 0000h
ADLTHL_LTH_SIZE                          equ 0008h
ADLTHL_LTH_LENGTH                        equ 0008h
ADLTHL_LTH_MASK                          equ 00FFh
ADLTHL_ADLTH0_POSN                       equ 0000h
ADLTHL_ADLTH0_POSITION                   equ 0000h
ADLTHL_ADLTH0_SIZE                       equ 0001h
ADLTHL_ADLTH0_LENGTH                     equ 0001h
ADLTHL_ADLTH0_MASK                       equ 0001h
ADLTHL_ADLTH1_POSN                       equ 0001h
ADLTHL_ADLTH1_POSITION                   equ 0001h
ADLTHL_ADLTH1_SIZE                       equ 0001h
ADLTHL_ADLTH1_LENGTH                     equ 0001h
ADLTHL_ADLTH1_MASK                       equ 0002h
ADLTHL_ADLTH2_POSN                       equ 0002h
ADLTHL_ADLTH2_POSITION                   equ 0002h
ADLTHL_ADLTH2_SIZE                       equ 0001h
ADLTHL_ADLTH2_LENGTH                     equ 0001h
ADLTHL_ADLTH2_MASK                       equ 0004h
ADLTHL_ADLTH3_POSN                       equ 0003h
ADLTHL_ADLTH3_POSITION                   equ 0003h
ADLTHL_ADLTH3_SIZE                       equ 0001h
ADLTHL_ADLTH3_LENGTH                     equ 0001h
ADLTHL_ADLTH3_MASK                       equ 0008h
ADLTHL_ADLTH4_POSN                       equ 0004h
ADLTHL_ADLTH4_POSITION                   equ 0004h
ADLTHL_ADLTH4_SIZE                       equ 0001h
ADLTHL_ADLTH4_LENGTH                     equ 0001h
ADLTHL_ADLTH4_MASK                       equ 0010h
ADLTHL_ADLTH5_POSN                       equ 0005h
ADLTHL_ADLTH5_POSITION                   equ 0005h
ADLTHL_ADLTH5_SIZE                       equ 0001h
ADLTHL_ADLTH5_LENGTH                     equ 0001h
ADLTHL_ADLTH5_MASK                       equ 0020h
ADLTHL_ADLTH6_POSN                       equ 0006h
ADLTHL_ADLTH6_POSITION                   equ 0006h
ADLTHL_ADLTH6_SIZE                       equ 0001h
ADLTHL_ADLTH6_LENGTH                     equ 0001h
ADLTHL_ADLTH6_MASK                       equ 0040h
ADLTHL_ADLTH7_POSN                       equ 0007h
ADLTHL_ADLTH7_POSITION                   equ 0007h
ADLTHL_ADLTH7_SIZE                       equ 0001h
ADLTHL_ADLTH7_LENGTH                     equ 0001h
ADLTHL_ADLTH7_MASK                       equ 0080h
ADLTHL_ADLTH_POSN                        equ 0000h
ADLTHL_ADLTH_POSITION                    equ 0000h
ADLTHL_ADLTH_SIZE                        equ 0008h
ADLTHL_ADLTH_LENGTH                      equ 0008h
ADLTHL_ADLTH_MASK                        equ 00FFh
ADLTHL_LTH0_POSN                         equ 0000h
ADLTHL_LTH0_POSITION                     equ 0000h
ADLTHL_LTH0_SIZE                         equ 0001h
ADLTHL_LTH0_LENGTH                       equ 0001h
ADLTHL_LTH0_MASK                         equ 0001h
ADLTHL_LTH1_POSN                         equ 0001h
ADLTHL_LTH1_POSITION                     equ 0001h
ADLTHL_LTH1_SIZE                         equ 0001h
ADLTHL_LTH1_LENGTH                       equ 0001h
ADLTHL_LTH1_MASK                         equ 0002h
ADLTHL_LTH2_POSN                         equ 0002h
ADLTHL_LTH2_POSITION                     equ 0002h
ADLTHL_LTH2_SIZE                         equ 0001h
ADLTHL_LTH2_LENGTH                       equ 0001h
ADLTHL_LTH2_MASK                         equ 0004h
ADLTHL_LTH3_POSN                         equ 0003h
ADLTHL_LTH3_POSITION                     equ 0003h
ADLTHL_LTH3_SIZE                         equ 0001h
ADLTHL_LTH3_LENGTH                       equ 0001h
ADLTHL_LTH3_MASK                         equ 0008h
ADLTHL_LTH4_POSN                         equ 0004h
ADLTHL_LTH4_POSITION                     equ 0004h
ADLTHL_LTH4_SIZE                         equ 0001h
ADLTHL_LTH4_LENGTH                       equ 0001h
ADLTHL_LTH4_MASK                         equ 0010h
ADLTHL_LTH5_POSN                         equ 0005h
ADLTHL_LTH5_POSITION                     equ 0005h
ADLTHL_LTH5_SIZE                         equ 0001h
ADLTHL_LTH5_LENGTH                       equ 0001h
ADLTHL_LTH5_MASK                         equ 0020h
ADLTHL_LTH6_POSN                         equ 0006h
ADLTHL_LTH6_POSITION                     equ 0006h
ADLTHL_LTH6_SIZE                         equ 0001h
ADLTHL_LTH6_LENGTH                       equ 0001h
ADLTHL_LTH6_MASK                         equ 0040h
ADLTHL_LTH7_POSN                         equ 0007h
ADLTHL_LTH7_POSITION                     equ 0007h
ADLTHL_LTH7_SIZE                         equ 0001h
ADLTHL_LTH7_LENGTH                       equ 0001h
ADLTHL_LTH7_MASK                         equ 0080h

// Register: ADLTHH
#define ADLTHH ADLTHH
ADLTHH                                   equ 03DAh
// bitfield definitions
ADLTHH_LTH_POSN                          equ 0000h
ADLTHH_LTH_POSITION                      equ 0000h
ADLTHH_LTH_SIZE                          equ 0008h
ADLTHH_LTH_LENGTH                        equ 0008h
ADLTHH_LTH_MASK                          equ 00FFh
ADLTHH_ADLTH8_POSN                       equ 0000h
ADLTHH_ADLTH8_POSITION                   equ 0000h
ADLTHH_ADLTH8_SIZE                       equ 0001h
ADLTHH_ADLTH8_LENGTH                     equ 0001h
ADLTHH_ADLTH8_MASK                       equ 0001h
ADLTHH_ADLTH9_POSN                       equ 0001h
ADLTHH_ADLTH9_POSITION                   equ 0001h
ADLTHH_ADLTH9_SIZE                       equ 0001h
ADLTHH_ADLTH9_LENGTH                     equ 0001h
ADLTHH_ADLTH9_MASK                       equ 0002h
ADLTHH_ADLTH10_POSN                      equ 0002h
ADLTHH_ADLTH10_POSITION                  equ 0002h
ADLTHH_ADLTH10_SIZE                      equ 0001h
ADLTHH_ADLTH10_LENGTH                    equ 0001h
ADLTHH_ADLTH10_MASK                      equ 0004h
ADLTHH_ADLTH11_POSN                      equ 0003h
ADLTHH_ADLTH11_POSITION                  equ 0003h
ADLTHH_ADLTH11_SIZE                      equ 0001h
ADLTHH_ADLTH11_LENGTH                    equ 0001h
ADLTHH_ADLTH11_MASK                      equ 0008h
ADLTHH_ADLTH12_POSN                      equ 0004h
ADLTHH_ADLTH12_POSITION                  equ 0004h
ADLTHH_ADLTH12_SIZE                      equ 0001h
ADLTHH_ADLTH12_LENGTH                    equ 0001h
ADLTHH_ADLTH12_MASK                      equ 0010h
ADLTHH_ADLTH13_POSN                      equ 0005h
ADLTHH_ADLTH13_POSITION                  equ 0005h
ADLTHH_ADLTH13_SIZE                      equ 0001h
ADLTHH_ADLTH13_LENGTH                    equ 0001h
ADLTHH_ADLTH13_MASK                      equ 0020h
ADLTHH_ADLTH14_POSN                      equ 0006h
ADLTHH_ADLTH14_POSITION                  equ 0006h
ADLTHH_ADLTH14_SIZE                      equ 0001h
ADLTHH_ADLTH14_LENGTH                    equ 0001h
ADLTHH_ADLTH14_MASK                      equ 0040h
ADLTHH_ADLTH15_POSN                      equ 0007h
ADLTHH_ADLTH15_POSITION                  equ 0007h
ADLTHH_ADLTH15_SIZE                      equ 0001h
ADLTHH_ADLTH15_LENGTH                    equ 0001h
ADLTHH_ADLTH15_MASK                      equ 0080h
ADLTHH_ADLTH_POSN                        equ 0000h
ADLTHH_ADLTH_POSITION                    equ 0000h
ADLTHH_ADLTH_SIZE                        equ 0008h
ADLTHH_ADLTH_LENGTH                      equ 0008h
ADLTHH_ADLTH_MASK                        equ 00FFh
ADLTHH_LTH8_POSN                         equ 0000h
ADLTHH_LTH8_POSITION                     equ 0000h
ADLTHH_LTH8_SIZE                         equ 0001h
ADLTHH_LTH8_LENGTH                       equ 0001h
ADLTHH_LTH8_MASK                         equ 0001h
ADLTHH_LTH9_POSN                         equ 0001h
ADLTHH_LTH9_POSITION                     equ 0001h
ADLTHH_LTH9_SIZE                         equ 0001h
ADLTHH_LTH9_LENGTH                       equ 0001h
ADLTHH_LTH9_MASK                         equ 0002h
ADLTHH_LTH10_POSN                        equ 0002h
ADLTHH_LTH10_POSITION                    equ 0002h
ADLTHH_LTH10_SIZE                        equ 0001h
ADLTHH_LTH10_LENGTH                      equ 0001h
ADLTHH_LTH10_MASK                        equ 0004h
ADLTHH_LTH11_POSN                        equ 0003h
ADLTHH_LTH11_POSITION                    equ 0003h
ADLTHH_LTH11_SIZE                        equ 0001h
ADLTHH_LTH11_LENGTH                      equ 0001h
ADLTHH_LTH11_MASK                        equ 0008h
ADLTHH_LTH12_POSN                        equ 0004h
ADLTHH_LTH12_POSITION                    equ 0004h
ADLTHH_LTH12_SIZE                        equ 0001h
ADLTHH_LTH12_LENGTH                      equ 0001h
ADLTHH_LTH12_MASK                        equ 0010h
ADLTHH_LTH13_POSN                        equ 0005h
ADLTHH_LTH13_POSITION                    equ 0005h
ADLTHH_LTH13_SIZE                        equ 0001h
ADLTHH_LTH13_LENGTH                      equ 0001h
ADLTHH_LTH13_MASK                        equ 0020h
ADLTHH_LTH14_POSN                        equ 0006h
ADLTHH_LTH14_POSITION                    equ 0006h
ADLTHH_LTH14_SIZE                        equ 0001h
ADLTHH_LTH14_LENGTH                      equ 0001h
ADLTHH_LTH14_MASK                        equ 0040h
ADLTHH_LTH15_POSN                        equ 0007h
ADLTHH_LTH15_POSITION                    equ 0007h
ADLTHH_LTH15_SIZE                        equ 0001h
ADLTHH_LTH15_LENGTH                      equ 0001h
ADLTHH_LTH15_MASK                        equ 0080h

// Register: ADUTH
#define ADUTH ADUTH
ADUTH                                    equ 03DBh

// Register: ADUTHL
#define ADUTHL ADUTHL
ADUTHL                                   equ 03DBh
// bitfield definitions
ADUTHL_UTH_POSN                          equ 0000h
ADUTHL_UTH_POSITION                      equ 0000h
ADUTHL_UTH_SIZE                          equ 0008h
ADUTHL_UTH_LENGTH                        equ 0008h
ADUTHL_UTH_MASK                          equ 00FFh
ADUTHL_ADUTH0_POSN                       equ 0000h
ADUTHL_ADUTH0_POSITION                   equ 0000h
ADUTHL_ADUTH0_SIZE                       equ 0001h
ADUTHL_ADUTH0_LENGTH                     equ 0001h
ADUTHL_ADUTH0_MASK                       equ 0001h
ADUTHL_ADUTH1_POSN                       equ 0001h
ADUTHL_ADUTH1_POSITION                   equ 0001h
ADUTHL_ADUTH1_SIZE                       equ 0001h
ADUTHL_ADUTH1_LENGTH                     equ 0001h
ADUTHL_ADUTH1_MASK                       equ 0002h
ADUTHL_ADUTH2_POSN                       equ 0002h
ADUTHL_ADUTH2_POSITION                   equ 0002h
ADUTHL_ADUTH2_SIZE                       equ 0001h
ADUTHL_ADUTH2_LENGTH                     equ 0001h
ADUTHL_ADUTH2_MASK                       equ 0004h
ADUTHL_ADUTH3_POSN                       equ 0003h
ADUTHL_ADUTH3_POSITION                   equ 0003h
ADUTHL_ADUTH3_SIZE                       equ 0001h
ADUTHL_ADUTH3_LENGTH                     equ 0001h
ADUTHL_ADUTH3_MASK                       equ 0008h
ADUTHL_ADUTH4_POSN                       equ 0004h
ADUTHL_ADUTH4_POSITION                   equ 0004h
ADUTHL_ADUTH4_SIZE                       equ 0001h
ADUTHL_ADUTH4_LENGTH                     equ 0001h
ADUTHL_ADUTH4_MASK                       equ 0010h
ADUTHL_ADUTH5_POSN                       equ 0005h
ADUTHL_ADUTH5_POSITION                   equ 0005h
ADUTHL_ADUTH5_SIZE                       equ 0001h
ADUTHL_ADUTH5_LENGTH                     equ 0001h
ADUTHL_ADUTH5_MASK                       equ 0020h
ADUTHL_ADUTH6_POSN                       equ 0006h
ADUTHL_ADUTH6_POSITION                   equ 0006h
ADUTHL_ADUTH6_SIZE                       equ 0001h
ADUTHL_ADUTH6_LENGTH                     equ 0001h
ADUTHL_ADUTH6_MASK                       equ 0040h
ADUTHL_ADUTH7_POSN                       equ 0007h
ADUTHL_ADUTH7_POSITION                   equ 0007h
ADUTHL_ADUTH7_SIZE                       equ 0001h
ADUTHL_ADUTH7_LENGTH                     equ 0001h
ADUTHL_ADUTH7_MASK                       equ 0080h
ADUTHL_ADUTH_POSN                        equ 0000h
ADUTHL_ADUTH_POSITION                    equ 0000h
ADUTHL_ADUTH_SIZE                        equ 0008h
ADUTHL_ADUTH_LENGTH                      equ 0008h
ADUTHL_ADUTH_MASK                        equ 00FFh
ADUTHL_UTH0_POSN                         equ 0000h
ADUTHL_UTH0_POSITION                     equ 0000h
ADUTHL_UTH0_SIZE                         equ 0001h
ADUTHL_UTH0_LENGTH                       equ 0001h
ADUTHL_UTH0_MASK                         equ 0001h
ADUTHL_UTH1_POSN                         equ 0001h
ADUTHL_UTH1_POSITION                     equ 0001h
ADUTHL_UTH1_SIZE                         equ 0001h
ADUTHL_UTH1_LENGTH                       equ 0001h
ADUTHL_UTH1_MASK                         equ 0002h
ADUTHL_UTH2_POSN                         equ 0002h
ADUTHL_UTH2_POSITION                     equ 0002h
ADUTHL_UTH2_SIZE                         equ 0001h
ADUTHL_UTH2_LENGTH                       equ 0001h
ADUTHL_UTH2_MASK                         equ 0004h
ADUTHL_UTH3_POSN                         equ 0003h
ADUTHL_UTH3_POSITION                     equ 0003h
ADUTHL_UTH3_SIZE                         equ 0001h
ADUTHL_UTH3_LENGTH                       equ 0001h
ADUTHL_UTH3_MASK                         equ 0008h
ADUTHL_UTH4_POSN                         equ 0004h
ADUTHL_UTH4_POSITION                     equ 0004h
ADUTHL_UTH4_SIZE                         equ 0001h
ADUTHL_UTH4_LENGTH                       equ 0001h
ADUTHL_UTH4_MASK                         equ 0010h
ADUTHL_UTH5_POSN                         equ 0005h
ADUTHL_UTH5_POSITION                     equ 0005h
ADUTHL_UTH5_SIZE                         equ 0001h
ADUTHL_UTH5_LENGTH                       equ 0001h
ADUTHL_UTH5_MASK                         equ 0020h
ADUTHL_UTH6_POSN                         equ 0006h
ADUTHL_UTH6_POSITION                     equ 0006h
ADUTHL_UTH6_SIZE                         equ 0001h
ADUTHL_UTH6_LENGTH                       equ 0001h
ADUTHL_UTH6_MASK                         equ 0040h
ADUTHL_UTH7_POSN                         equ 0007h
ADUTHL_UTH7_POSITION                     equ 0007h
ADUTHL_UTH7_SIZE                         equ 0001h
ADUTHL_UTH7_LENGTH                       equ 0001h
ADUTHL_UTH7_MASK                         equ 0080h

// Register: ADUTHH
#define ADUTHH ADUTHH
ADUTHH                                   equ 03DCh
// bitfield definitions
ADUTHH_UTH_POSN                          equ 0000h
ADUTHH_UTH_POSITION                      equ 0000h
ADUTHH_UTH_SIZE                          equ 0008h
ADUTHH_UTH_LENGTH                        equ 0008h
ADUTHH_UTH_MASK                          equ 00FFh
ADUTHH_ADUTH8_POSN                       equ 0000h
ADUTHH_ADUTH8_POSITION                   equ 0000h
ADUTHH_ADUTH8_SIZE                       equ 0001h
ADUTHH_ADUTH8_LENGTH                     equ 0001h
ADUTHH_ADUTH8_MASK                       equ 0001h
ADUTHH_ADUTH9_POSN                       equ 0001h
ADUTHH_ADUTH9_POSITION                   equ 0001h
ADUTHH_ADUTH9_SIZE                       equ 0001h
ADUTHH_ADUTH9_LENGTH                     equ 0001h
ADUTHH_ADUTH9_MASK                       equ 0002h
ADUTHH_ADUTH10_POSN                      equ 0002h
ADUTHH_ADUTH10_POSITION                  equ 0002h
ADUTHH_ADUTH10_SIZE                      equ 0001h
ADUTHH_ADUTH10_LENGTH                    equ 0001h
ADUTHH_ADUTH10_MASK                      equ 0004h
ADUTHH_ADUTH11_POSN                      equ 0003h
ADUTHH_ADUTH11_POSITION                  equ 0003h
ADUTHH_ADUTH11_SIZE                      equ 0001h
ADUTHH_ADUTH11_LENGTH                    equ 0001h
ADUTHH_ADUTH11_MASK                      equ 0008h
ADUTHH_ADUTH12_POSN                      equ 0004h
ADUTHH_ADUTH12_POSITION                  equ 0004h
ADUTHH_ADUTH12_SIZE                      equ 0001h
ADUTHH_ADUTH12_LENGTH                    equ 0001h
ADUTHH_ADUTH12_MASK                      equ 0010h
ADUTHH_ADUTH13_POSN                      equ 0005h
ADUTHH_ADUTH13_POSITION                  equ 0005h
ADUTHH_ADUTH13_SIZE                      equ 0001h
ADUTHH_ADUTH13_LENGTH                    equ 0001h
ADUTHH_ADUTH13_MASK                      equ 0020h
ADUTHH_ADUTH14_POSN                      equ 0006h
ADUTHH_ADUTH14_POSITION                  equ 0006h
ADUTHH_ADUTH14_SIZE                      equ 0001h
ADUTHH_ADUTH14_LENGTH                    equ 0001h
ADUTHH_ADUTH14_MASK                      equ 0040h
ADUTHH_ADUTH15_POSN                      equ 0007h
ADUTHH_ADUTH15_POSITION                  equ 0007h
ADUTHH_ADUTH15_SIZE                      equ 0001h
ADUTHH_ADUTH15_LENGTH                    equ 0001h
ADUTHH_ADUTH15_MASK                      equ 0080h
ADUTHH_ADUTH_POSN                        equ 0000h
ADUTHH_ADUTH_POSITION                    equ 0000h
ADUTHH_ADUTH_SIZE                        equ 0008h
ADUTHH_ADUTH_LENGTH                      equ 0008h
ADUTHH_ADUTH_MASK                        equ 00FFh
ADUTHH_UTH8_POSN                         equ 0000h
ADUTHH_UTH8_POSITION                     equ 0000h
ADUTHH_UTH8_SIZE                         equ 0001h
ADUTHH_UTH8_LENGTH                       equ 0001h
ADUTHH_UTH8_MASK                         equ 0001h
ADUTHH_UTH9_POSN                         equ 0001h
ADUTHH_UTH9_POSITION                     equ 0001h
ADUTHH_UTH9_SIZE                         equ 0001h
ADUTHH_UTH9_LENGTH                       equ 0001h
ADUTHH_UTH9_MASK                         equ 0002h
ADUTHH_UTH10_POSN                        equ 0002h
ADUTHH_UTH10_POSITION                    equ 0002h
ADUTHH_UTH10_SIZE                        equ 0001h
ADUTHH_UTH10_LENGTH                      equ 0001h
ADUTHH_UTH10_MASK                        equ 0004h
ADUTHH_UTH11_POSN                        equ 0003h
ADUTHH_UTH11_POSITION                    equ 0003h
ADUTHH_UTH11_SIZE                        equ 0001h
ADUTHH_UTH11_LENGTH                      equ 0001h
ADUTHH_UTH11_MASK                        equ 0008h
ADUTHH_UTH12_POSN                        equ 0004h
ADUTHH_UTH12_POSITION                    equ 0004h
ADUTHH_UTH12_SIZE                        equ 0001h
ADUTHH_UTH12_LENGTH                      equ 0001h
ADUTHH_UTH12_MASK                        equ 0010h
ADUTHH_UTH13_POSN                        equ 0005h
ADUTHH_UTH13_POSITION                    equ 0005h
ADUTHH_UTH13_SIZE                        equ 0001h
ADUTHH_UTH13_LENGTH                      equ 0001h
ADUTHH_UTH13_MASK                        equ 0020h
ADUTHH_UTH14_POSN                        equ 0006h
ADUTHH_UTH14_POSITION                    equ 0006h
ADUTHH_UTH14_SIZE                        equ 0001h
ADUTHH_UTH14_LENGTH                      equ 0001h
ADUTHH_UTH14_MASK                        equ 0040h
ADUTHH_UTH15_POSN                        equ 0007h
ADUTHH_UTH15_POSITION                    equ 0007h
ADUTHH_UTH15_SIZE                        equ 0001h
ADUTHH_UTH15_LENGTH                      equ 0001h
ADUTHH_UTH15_MASK                        equ 0080h

// Register: ADERR
#define ADERR ADERR
ADERR                                    equ 03DDh

// Register: ADERRL
#define ADERRL ADERRL
ADERRL                                   equ 03DDh
// bitfield definitions
ADERRL_ERR_POSN                          equ 0000h
ADERRL_ERR_POSITION                      equ 0000h
ADERRL_ERR_SIZE                          equ 0008h
ADERRL_ERR_LENGTH                        equ 0008h
ADERRL_ERR_MASK                          equ 00FFh
ADERRL_ADERR0_POSN                       equ 0000h
ADERRL_ADERR0_POSITION                   equ 0000h
ADERRL_ADERR0_SIZE                       equ 0001h
ADERRL_ADERR0_LENGTH                     equ 0001h
ADERRL_ADERR0_MASK                       equ 0001h
ADERRL_ADERR1_POSN                       equ 0001h
ADERRL_ADERR1_POSITION                   equ 0001h
ADERRL_ADERR1_SIZE                       equ 0001h
ADERRL_ADERR1_LENGTH                     equ 0001h
ADERRL_ADERR1_MASK                       equ 0002h
ADERRL_ADERR2_POSN                       equ 0002h
ADERRL_ADERR2_POSITION                   equ 0002h
ADERRL_ADERR2_SIZE                       equ 0001h
ADERRL_ADERR2_LENGTH                     equ 0001h
ADERRL_ADERR2_MASK                       equ 0004h
ADERRL_ADERR3_POSN                       equ 0003h
ADERRL_ADERR3_POSITION                   equ 0003h
ADERRL_ADERR3_SIZE                       equ 0001h
ADERRL_ADERR3_LENGTH                     equ 0001h
ADERRL_ADERR3_MASK                       equ 0008h
ADERRL_ADERR4_POSN                       equ 0004h
ADERRL_ADERR4_POSITION                   equ 0004h
ADERRL_ADERR4_SIZE                       equ 0001h
ADERRL_ADERR4_LENGTH                     equ 0001h
ADERRL_ADERR4_MASK                       equ 0010h
ADERRL_ADERR5_POSN                       equ 0005h
ADERRL_ADERR5_POSITION                   equ 0005h
ADERRL_ADERR5_SIZE                       equ 0001h
ADERRL_ADERR5_LENGTH                     equ 0001h
ADERRL_ADERR5_MASK                       equ 0020h
ADERRL_ADERR6_POSN                       equ 0006h
ADERRL_ADERR6_POSITION                   equ 0006h
ADERRL_ADERR6_SIZE                       equ 0001h
ADERRL_ADERR6_LENGTH                     equ 0001h
ADERRL_ADERR6_MASK                       equ 0040h
ADERRL_ADERR7_POSN                       equ 0007h
ADERRL_ADERR7_POSITION                   equ 0007h
ADERRL_ADERR7_SIZE                       equ 0001h
ADERRL_ADERR7_LENGTH                     equ 0001h
ADERRL_ADERR7_MASK                       equ 0080h
ADERRL_ADERR_POSN                        equ 0000h
ADERRL_ADERR_POSITION                    equ 0000h
ADERRL_ADERR_SIZE                        equ 0008h
ADERRL_ADERR_LENGTH                      equ 0008h
ADERRL_ADERR_MASK                        equ 00FFh
ADERRL_ERR0_POSN                         equ 0000h
ADERRL_ERR0_POSITION                     equ 0000h
ADERRL_ERR0_SIZE                         equ 0001h
ADERRL_ERR0_LENGTH                       equ 0001h
ADERRL_ERR0_MASK                         equ 0001h
ADERRL_ERR1_POSN                         equ 0001h
ADERRL_ERR1_POSITION                     equ 0001h
ADERRL_ERR1_SIZE                         equ 0001h
ADERRL_ERR1_LENGTH                       equ 0001h
ADERRL_ERR1_MASK                         equ 0002h
ADERRL_ERR2_POSN                         equ 0002h
ADERRL_ERR2_POSITION                     equ 0002h
ADERRL_ERR2_SIZE                         equ 0001h
ADERRL_ERR2_LENGTH                       equ 0001h
ADERRL_ERR2_MASK                         equ 0004h
ADERRL_ERR3_POSN                         equ 0003h
ADERRL_ERR3_POSITION                     equ 0003h
ADERRL_ERR3_SIZE                         equ 0001h
ADERRL_ERR3_LENGTH                       equ 0001h
ADERRL_ERR3_MASK                         equ 0008h
ADERRL_ERR4_POSN                         equ 0004h
ADERRL_ERR4_POSITION                     equ 0004h
ADERRL_ERR4_SIZE                         equ 0001h
ADERRL_ERR4_LENGTH                       equ 0001h
ADERRL_ERR4_MASK                         equ 0010h
ADERRL_ERR5_POSN                         equ 0005h
ADERRL_ERR5_POSITION                     equ 0005h
ADERRL_ERR5_SIZE                         equ 0001h
ADERRL_ERR5_LENGTH                       equ 0001h
ADERRL_ERR5_MASK                         equ 0020h
ADERRL_ERR6_POSN                         equ 0006h
ADERRL_ERR6_POSITION                     equ 0006h
ADERRL_ERR6_SIZE                         equ 0001h
ADERRL_ERR6_LENGTH                       equ 0001h
ADERRL_ERR6_MASK                         equ 0040h
ADERRL_ERR7_POSN                         equ 0007h
ADERRL_ERR7_POSITION                     equ 0007h
ADERRL_ERR7_SIZE                         equ 0001h
ADERRL_ERR7_LENGTH                       equ 0001h
ADERRL_ERR7_MASK                         equ 0080h

// Register: ADERRH
#define ADERRH ADERRH
ADERRH                                   equ 03DEh
// bitfield definitions
ADERRH_ERR_POSN                          equ 0000h
ADERRH_ERR_POSITION                      equ 0000h
ADERRH_ERR_SIZE                          equ 0008h
ADERRH_ERR_LENGTH                        equ 0008h
ADERRH_ERR_MASK                          equ 00FFh
ADERRH_ADERR8_POSN                       equ 0000h
ADERRH_ADERR8_POSITION                   equ 0000h
ADERRH_ADERR8_SIZE                       equ 0001h
ADERRH_ADERR8_LENGTH                     equ 0001h
ADERRH_ADERR8_MASK                       equ 0001h
ADERRH_ADERR9_POSN                       equ 0001h
ADERRH_ADERR9_POSITION                   equ 0001h
ADERRH_ADERR9_SIZE                       equ 0001h
ADERRH_ADERR9_LENGTH                     equ 0001h
ADERRH_ADERR9_MASK                       equ 0002h
ADERRH_ADERR10_POSN                      equ 0002h
ADERRH_ADERR10_POSITION                  equ 0002h
ADERRH_ADERR10_SIZE                      equ 0001h
ADERRH_ADERR10_LENGTH                    equ 0001h
ADERRH_ADERR10_MASK                      equ 0004h
ADERRH_ADERR11_POSN                      equ 0003h
ADERRH_ADERR11_POSITION                  equ 0003h
ADERRH_ADERR11_SIZE                      equ 0001h
ADERRH_ADERR11_LENGTH                    equ 0001h
ADERRH_ADERR11_MASK                      equ 0008h
ADERRH_ADERR12_POSN                      equ 0004h
ADERRH_ADERR12_POSITION                  equ 0004h
ADERRH_ADERR12_SIZE                      equ 0001h
ADERRH_ADERR12_LENGTH                    equ 0001h
ADERRH_ADERR12_MASK                      equ 0010h
ADERRH_ADERR13_POSN                      equ 0005h
ADERRH_ADERR13_POSITION                  equ 0005h
ADERRH_ADERR13_SIZE                      equ 0001h
ADERRH_ADERR13_LENGTH                    equ 0001h
ADERRH_ADERR13_MASK                      equ 0020h
ADERRH_ADERR14_POSN                      equ 0006h
ADERRH_ADERR14_POSITION                  equ 0006h
ADERRH_ADERR14_SIZE                      equ 0001h
ADERRH_ADERR14_LENGTH                    equ 0001h
ADERRH_ADERR14_MASK                      equ 0040h
ADERRH_ADERR15_POSN                      equ 0007h
ADERRH_ADERR15_POSITION                  equ 0007h
ADERRH_ADERR15_SIZE                      equ 0001h
ADERRH_ADERR15_LENGTH                    equ 0001h
ADERRH_ADERR15_MASK                      equ 0080h
ADERRH_ADERR_POSN                        equ 0000h
ADERRH_ADERR_POSITION                    equ 0000h
ADERRH_ADERR_SIZE                        equ 0008h
ADERRH_ADERR_LENGTH                      equ 0008h
ADERRH_ADERR_MASK                        equ 00FFh
ADERRH_ERR8_POSN                         equ 0000h
ADERRH_ERR8_POSITION                     equ 0000h
ADERRH_ERR8_SIZE                         equ 0001h
ADERRH_ERR8_LENGTH                       equ 0001h
ADERRH_ERR8_MASK                         equ 0001h
ADERRH_ERR9_POSN                         equ 0001h
ADERRH_ERR9_POSITION                     equ 0001h
ADERRH_ERR9_SIZE                         equ 0001h
ADERRH_ERR9_LENGTH                       equ 0001h
ADERRH_ERR9_MASK                         equ 0002h
ADERRH_ERR10_POSN                        equ 0002h
ADERRH_ERR10_POSITION                    equ 0002h
ADERRH_ERR10_SIZE                        equ 0001h
ADERRH_ERR10_LENGTH                      equ 0001h
ADERRH_ERR10_MASK                        equ 0004h
ADERRH_ERR11_POSN                        equ 0003h
ADERRH_ERR11_POSITION                    equ 0003h
ADERRH_ERR11_SIZE                        equ 0001h
ADERRH_ERR11_LENGTH                      equ 0001h
ADERRH_ERR11_MASK                        equ 0008h
ADERRH_ERR12_POSN                        equ 0004h
ADERRH_ERR12_POSITION                    equ 0004h
ADERRH_ERR12_SIZE                        equ 0001h
ADERRH_ERR12_LENGTH                      equ 0001h
ADERRH_ERR12_MASK                        equ 0010h
ADERRH_ERR13_POSN                        equ 0005h
ADERRH_ERR13_POSITION                    equ 0005h
ADERRH_ERR13_SIZE                        equ 0001h
ADERRH_ERR13_LENGTH                      equ 0001h
ADERRH_ERR13_MASK                        equ 0020h
ADERRH_ERR14_POSN                        equ 0006h
ADERRH_ERR14_POSITION                    equ 0006h
ADERRH_ERR14_SIZE                        equ 0001h
ADERRH_ERR14_LENGTH                      equ 0001h
ADERRH_ERR14_MASK                        equ 0040h
ADERRH_ERR15_POSN                        equ 0007h
ADERRH_ERR15_POSITION                    equ 0007h
ADERRH_ERR15_SIZE                        equ 0001h
ADERRH_ERR15_LENGTH                      equ 0001h
ADERRH_ERR15_MASK                        equ 0080h

// Register: ADSTPT
#define ADSTPT ADSTPT
ADSTPT                                   equ 03DFh

// Register: ADSTPTL
#define ADSTPTL ADSTPTL
ADSTPTL                                  equ 03DFh
// bitfield definitions
ADSTPTL_STPT_POSN                        equ 0000h
ADSTPTL_STPT_POSITION                    equ 0000h
ADSTPTL_STPT_SIZE                        equ 0008h
ADSTPTL_STPT_LENGTH                      equ 0008h
ADSTPTL_STPT_MASK                        equ 00FFh
ADSTPTL_ADSTPT0_POSN                     equ 0000h
ADSTPTL_ADSTPT0_POSITION                 equ 0000h
ADSTPTL_ADSTPT0_SIZE                     equ 0001h
ADSTPTL_ADSTPT0_LENGTH                   equ 0001h
ADSTPTL_ADSTPT0_MASK                     equ 0001h
ADSTPTL_ADSTPT1_POSN                     equ 0001h
ADSTPTL_ADSTPT1_POSITION                 equ 0001h
ADSTPTL_ADSTPT1_SIZE                     equ 0001h
ADSTPTL_ADSTPT1_LENGTH                   equ 0001h
ADSTPTL_ADSTPT1_MASK                     equ 0002h
ADSTPTL_ADSTPT2_POSN                     equ 0002h
ADSTPTL_ADSTPT2_POSITION                 equ 0002h
ADSTPTL_ADSTPT2_SIZE                     equ 0001h
ADSTPTL_ADSTPT2_LENGTH                   equ 0001h
ADSTPTL_ADSTPT2_MASK                     equ 0004h
ADSTPTL_ADSTPT3_POSN                     equ 0003h
ADSTPTL_ADSTPT3_POSITION                 equ 0003h
ADSTPTL_ADSTPT3_SIZE                     equ 0001h
ADSTPTL_ADSTPT3_LENGTH                   equ 0001h
ADSTPTL_ADSTPT3_MASK                     equ 0008h
ADSTPTL_ADSTPT4_POSN                     equ 0004h
ADSTPTL_ADSTPT4_POSITION                 equ 0004h
ADSTPTL_ADSTPT4_SIZE                     equ 0001h
ADSTPTL_ADSTPT4_LENGTH                   equ 0001h
ADSTPTL_ADSTPT4_MASK                     equ 0010h
ADSTPTL_ADSTPT5_POSN                     equ 0005h
ADSTPTL_ADSTPT5_POSITION                 equ 0005h
ADSTPTL_ADSTPT5_SIZE                     equ 0001h
ADSTPTL_ADSTPT5_LENGTH                   equ 0001h
ADSTPTL_ADSTPT5_MASK                     equ 0020h
ADSTPTL_ADSTPT6_POSN                     equ 0006h
ADSTPTL_ADSTPT6_POSITION                 equ 0006h
ADSTPTL_ADSTPT6_SIZE                     equ 0001h
ADSTPTL_ADSTPT6_LENGTH                   equ 0001h
ADSTPTL_ADSTPT6_MASK                     equ 0040h
ADSTPTL_ADSTPT7_POSN                     equ 0007h
ADSTPTL_ADSTPT7_POSITION                 equ 0007h
ADSTPTL_ADSTPT7_SIZE                     equ 0001h
ADSTPTL_ADSTPT7_LENGTH                   equ 0001h
ADSTPTL_ADSTPT7_MASK                     equ 0080h
ADSTPTL_ADSTPT_POSN                      equ 0000h
ADSTPTL_ADSTPT_POSITION                  equ 0000h
ADSTPTL_ADSTPT_SIZE                      equ 0008h
ADSTPTL_ADSTPT_LENGTH                    equ 0008h
ADSTPTL_ADSTPT_MASK                      equ 00FFh
ADSTPTL_STPT0_POSN                       equ 0000h
ADSTPTL_STPT0_POSITION                   equ 0000h
ADSTPTL_STPT0_SIZE                       equ 0001h
ADSTPTL_STPT0_LENGTH                     equ 0001h
ADSTPTL_STPT0_MASK                       equ 0001h
ADSTPTL_STPT1_POSN                       equ 0001h
ADSTPTL_STPT1_POSITION                   equ 0001h
ADSTPTL_STPT1_SIZE                       equ 0001h
ADSTPTL_STPT1_LENGTH                     equ 0001h
ADSTPTL_STPT1_MASK                       equ 0002h
ADSTPTL_STPT2_POSN                       equ 0002h
ADSTPTL_STPT2_POSITION                   equ 0002h
ADSTPTL_STPT2_SIZE                       equ 0001h
ADSTPTL_STPT2_LENGTH                     equ 0001h
ADSTPTL_STPT2_MASK                       equ 0004h
ADSTPTL_STPT3_POSN                       equ 0003h
ADSTPTL_STPT3_POSITION                   equ 0003h
ADSTPTL_STPT3_SIZE                       equ 0001h
ADSTPTL_STPT3_LENGTH                     equ 0001h
ADSTPTL_STPT3_MASK                       equ 0008h
ADSTPTL_STPT4_POSN                       equ 0004h
ADSTPTL_STPT4_POSITION                   equ 0004h
ADSTPTL_STPT4_SIZE                       equ 0001h
ADSTPTL_STPT4_LENGTH                     equ 0001h
ADSTPTL_STPT4_MASK                       equ 0010h
ADSTPTL_STPT5_POSN                       equ 0005h
ADSTPTL_STPT5_POSITION                   equ 0005h
ADSTPTL_STPT5_SIZE                       equ 0001h
ADSTPTL_STPT5_LENGTH                     equ 0001h
ADSTPTL_STPT5_MASK                       equ 0020h
ADSTPTL_STPT6_POSN                       equ 0006h
ADSTPTL_STPT6_POSITION                   equ 0006h
ADSTPTL_STPT6_SIZE                       equ 0001h
ADSTPTL_STPT6_LENGTH                     equ 0001h
ADSTPTL_STPT6_MASK                       equ 0040h
ADSTPTL_STPT7_POSN                       equ 0007h
ADSTPTL_STPT7_POSITION                   equ 0007h
ADSTPTL_STPT7_SIZE                       equ 0001h
ADSTPTL_STPT7_LENGTH                     equ 0001h
ADSTPTL_STPT7_MASK                       equ 0080h

// Register: ADSTPTH
#define ADSTPTH ADSTPTH
ADSTPTH                                  equ 03E0h
// bitfield definitions
ADSTPTH_STPT_POSN                        equ 0000h
ADSTPTH_STPT_POSITION                    equ 0000h
ADSTPTH_STPT_SIZE                        equ 0008h
ADSTPTH_STPT_LENGTH                      equ 0008h
ADSTPTH_STPT_MASK                        equ 00FFh
ADSTPTH_ADSTPT8_POSN                     equ 0000h
ADSTPTH_ADSTPT8_POSITION                 equ 0000h
ADSTPTH_ADSTPT8_SIZE                     equ 0001h
ADSTPTH_ADSTPT8_LENGTH                   equ 0001h
ADSTPTH_ADSTPT8_MASK                     equ 0001h
ADSTPTH_ADSTPT9_POSN                     equ 0001h
ADSTPTH_ADSTPT9_POSITION                 equ 0001h
ADSTPTH_ADSTPT9_SIZE                     equ 0001h
ADSTPTH_ADSTPT9_LENGTH                   equ 0001h
ADSTPTH_ADSTPT9_MASK                     equ 0002h
ADSTPTH_ADSTPT10_POSN                    equ 0002h
ADSTPTH_ADSTPT10_POSITION                equ 0002h
ADSTPTH_ADSTPT10_SIZE                    equ 0001h
ADSTPTH_ADSTPT10_LENGTH                  equ 0001h
ADSTPTH_ADSTPT10_MASK                    equ 0004h
ADSTPTH_ADSTPT11_POSN                    equ 0003h
ADSTPTH_ADSTPT11_POSITION                equ 0003h
ADSTPTH_ADSTPT11_SIZE                    equ 0001h
ADSTPTH_ADSTPT11_LENGTH                  equ 0001h
ADSTPTH_ADSTPT11_MASK                    equ 0008h
ADSTPTH_ADSTPT12_POSN                    equ 0004h
ADSTPTH_ADSTPT12_POSITION                equ 0004h
ADSTPTH_ADSTPT12_SIZE                    equ 0001h
ADSTPTH_ADSTPT12_LENGTH                  equ 0001h
ADSTPTH_ADSTPT12_MASK                    equ 0010h
ADSTPTH_ADSTPT13_POSN                    equ 0005h
ADSTPTH_ADSTPT13_POSITION                equ 0005h
ADSTPTH_ADSTPT13_SIZE                    equ 0001h
ADSTPTH_ADSTPT13_LENGTH                  equ 0001h
ADSTPTH_ADSTPT13_MASK                    equ 0020h
ADSTPTH_ADSTPT14_POSN                    equ 0006h
ADSTPTH_ADSTPT14_POSITION                equ 0006h
ADSTPTH_ADSTPT14_SIZE                    equ 0001h
ADSTPTH_ADSTPT14_LENGTH                  equ 0001h
ADSTPTH_ADSTPT14_MASK                    equ 0040h
ADSTPTH_ADSTPT15_POSN                    equ 0007h
ADSTPTH_ADSTPT15_POSITION                equ 0007h
ADSTPTH_ADSTPT15_SIZE                    equ 0001h
ADSTPTH_ADSTPT15_LENGTH                  equ 0001h
ADSTPTH_ADSTPT15_MASK                    equ 0080h
ADSTPTH_ADSTPT_POSN                      equ 0000h
ADSTPTH_ADSTPT_POSITION                  equ 0000h
ADSTPTH_ADSTPT_SIZE                      equ 0008h
ADSTPTH_ADSTPT_LENGTH                    equ 0008h
ADSTPTH_ADSTPT_MASK                      equ 00FFh
ADSTPTH_STPT8_POSN                       equ 0000h
ADSTPTH_STPT8_POSITION                   equ 0000h
ADSTPTH_STPT8_SIZE                       equ 0001h
ADSTPTH_STPT8_LENGTH                     equ 0001h
ADSTPTH_STPT8_MASK                       equ 0001h
ADSTPTH_STPT9_POSN                       equ 0001h
ADSTPTH_STPT9_POSITION                   equ 0001h
ADSTPTH_STPT9_SIZE                       equ 0001h
ADSTPTH_STPT9_LENGTH                     equ 0001h
ADSTPTH_STPT9_MASK                       equ 0002h
ADSTPTH_STPT10_POSN                      equ 0002h
ADSTPTH_STPT10_POSITION                  equ 0002h
ADSTPTH_STPT10_SIZE                      equ 0001h
ADSTPTH_STPT10_LENGTH                    equ 0001h
ADSTPTH_STPT10_MASK                      equ 0004h
ADSTPTH_STPT11_POSN                      equ 0003h
ADSTPTH_STPT11_POSITION                  equ 0003h
ADSTPTH_STPT11_SIZE                      equ 0001h
ADSTPTH_STPT11_LENGTH                    equ 0001h
ADSTPTH_STPT11_MASK                      equ 0008h
ADSTPTH_STPT12_POSN                      equ 0004h
ADSTPTH_STPT12_POSITION                  equ 0004h
ADSTPTH_STPT12_SIZE                      equ 0001h
ADSTPTH_STPT12_LENGTH                    equ 0001h
ADSTPTH_STPT12_MASK                      equ 0010h
ADSTPTH_STPT13_POSN                      equ 0005h
ADSTPTH_STPT13_POSITION                  equ 0005h
ADSTPTH_STPT13_SIZE                      equ 0001h
ADSTPTH_STPT13_LENGTH                    equ 0001h
ADSTPTH_STPT13_MASK                      equ 0020h
ADSTPTH_STPT15_POSN                      equ 0006h
ADSTPTH_STPT15_POSITION                  equ 0006h
ADSTPTH_STPT15_SIZE                      equ 0001h
ADSTPTH_STPT15_LENGTH                    equ 0001h
ADSTPTH_STPT15_MASK                      equ 0040h
ADSTPTH_STPT16_POSN                      equ 0007h
ADSTPTH_STPT16_POSITION                  equ 0007h
ADSTPTH_STPT16_SIZE                      equ 0001h
ADSTPTH_STPT16_LENGTH                    equ 0001h
ADSTPTH_STPT16_MASK                      equ 0080h

// Register: ADFLTR
#define ADFLTR ADFLTR
ADFLTR                                   equ 03E1h

// Register: ADFLTRL
#define ADFLTRL ADFLTRL
ADFLTRL                                  equ 03E1h
// bitfield definitions
ADFLTRL_FLTR_POSN                        equ 0000h
ADFLTRL_FLTR_POSITION                    equ 0000h
ADFLTRL_FLTR_SIZE                        equ 0008h
ADFLTRL_FLTR_LENGTH                      equ 0008h
ADFLTRL_FLTR_MASK                        equ 00FFh
ADFLTRL_ADFLTR0_POSN                     equ 0000h
ADFLTRL_ADFLTR0_POSITION                 equ 0000h
ADFLTRL_ADFLTR0_SIZE                     equ 0001h
ADFLTRL_ADFLTR0_LENGTH                   equ 0001h
ADFLTRL_ADFLTR0_MASK                     equ 0001h
ADFLTRL_ADFLTR1_POSN                     equ 0001h
ADFLTRL_ADFLTR1_POSITION                 equ 0001h
ADFLTRL_ADFLTR1_SIZE                     equ 0001h
ADFLTRL_ADFLTR1_LENGTH                   equ 0001h
ADFLTRL_ADFLTR1_MASK                     equ 0002h
ADFLTRL_ADFLTR2_POSN                     equ 0002h
ADFLTRL_ADFLTR2_POSITION                 equ 0002h
ADFLTRL_ADFLTR2_SIZE                     equ 0001h
ADFLTRL_ADFLTR2_LENGTH                   equ 0001h
ADFLTRL_ADFLTR2_MASK                     equ 0004h
ADFLTRL_ADFLTR3_POSN                     equ 0003h
ADFLTRL_ADFLTR3_POSITION                 equ 0003h
ADFLTRL_ADFLTR3_SIZE                     equ 0001h
ADFLTRL_ADFLTR3_LENGTH                   equ 0001h
ADFLTRL_ADFLTR3_MASK                     equ 0008h
ADFLTRL_ADFLTR4_POSN                     equ 0004h
ADFLTRL_ADFLTR4_POSITION                 equ 0004h
ADFLTRL_ADFLTR4_SIZE                     equ 0001h
ADFLTRL_ADFLTR4_LENGTH                   equ 0001h
ADFLTRL_ADFLTR4_MASK                     equ 0010h
ADFLTRL_ADFLTR5_POSN                     equ 0005h
ADFLTRL_ADFLTR5_POSITION                 equ 0005h
ADFLTRL_ADFLTR5_SIZE                     equ 0001h
ADFLTRL_ADFLTR5_LENGTH                   equ 0001h
ADFLTRL_ADFLTR5_MASK                     equ 0020h
ADFLTRL_ADFLTR6_POSN                     equ 0006h
ADFLTRL_ADFLTR6_POSITION                 equ 0006h
ADFLTRL_ADFLTR6_SIZE                     equ 0001h
ADFLTRL_ADFLTR6_LENGTH                   equ 0001h
ADFLTRL_ADFLTR6_MASK                     equ 0040h
ADFLTRL_ADFLTR7_POSN                     equ 0007h
ADFLTRL_ADFLTR7_POSITION                 equ 0007h
ADFLTRL_ADFLTR7_SIZE                     equ 0001h
ADFLTRL_ADFLTR7_LENGTH                   equ 0001h
ADFLTRL_ADFLTR7_MASK                     equ 0080h
ADFLTRL_ADFLTR_POSN                      equ 0000h
ADFLTRL_ADFLTR_POSITION                  equ 0000h
ADFLTRL_ADFLTR_SIZE                      equ 0008h
ADFLTRL_ADFLTR_LENGTH                    equ 0008h
ADFLTRL_ADFLTR_MASK                      equ 00FFh
ADFLTRL_FLTR0_POSN                       equ 0000h
ADFLTRL_FLTR0_POSITION                   equ 0000h
ADFLTRL_FLTR0_SIZE                       equ 0001h
ADFLTRL_FLTR0_LENGTH                     equ 0001h
ADFLTRL_FLTR0_MASK                       equ 0001h
ADFLTRL_FLTR1_POSN                       equ 0001h
ADFLTRL_FLTR1_POSITION                   equ 0001h
ADFLTRL_FLTR1_SIZE                       equ 0001h
ADFLTRL_FLTR1_LENGTH                     equ 0001h
ADFLTRL_FLTR1_MASK                       equ 0002h
ADFLTRL_FLTR2_POSN                       equ 0002h
ADFLTRL_FLTR2_POSITION                   equ 0002h
ADFLTRL_FLTR2_SIZE                       equ 0001h
ADFLTRL_FLTR2_LENGTH                     equ 0001h
ADFLTRL_FLTR2_MASK                       equ 0004h
ADFLTRL_FLTR3_POSN                       equ 0003h
ADFLTRL_FLTR3_POSITION                   equ 0003h
ADFLTRL_FLTR3_SIZE                       equ 0001h
ADFLTRL_FLTR3_LENGTH                     equ 0001h
ADFLTRL_FLTR3_MASK                       equ 0008h
ADFLTRL_FLTR4_POSN                       equ 0004h
ADFLTRL_FLTR4_POSITION                   equ 0004h
ADFLTRL_FLTR4_SIZE                       equ 0001h
ADFLTRL_FLTR4_LENGTH                     equ 0001h
ADFLTRL_FLTR4_MASK                       equ 0010h
ADFLTRL_FLTR5_POSN                       equ 0005h
ADFLTRL_FLTR5_POSITION                   equ 0005h
ADFLTRL_FLTR5_SIZE                       equ 0001h
ADFLTRL_FLTR5_LENGTH                     equ 0001h
ADFLTRL_FLTR5_MASK                       equ 0020h
ADFLTRL_FLTR6_POSN                       equ 0006h
ADFLTRL_FLTR6_POSITION                   equ 0006h
ADFLTRL_FLTR6_SIZE                       equ 0001h
ADFLTRL_FLTR6_LENGTH                     equ 0001h
ADFLTRL_FLTR6_MASK                       equ 0040h
ADFLTRL_FLTR7_POSN                       equ 0007h
ADFLTRL_FLTR7_POSITION                   equ 0007h
ADFLTRL_FLTR7_SIZE                       equ 0001h
ADFLTRL_FLTR7_LENGTH                     equ 0001h
ADFLTRL_FLTR7_MASK                       equ 0080h

// Register: ADFLTRH
#define ADFLTRH ADFLTRH
ADFLTRH                                  equ 03E2h
// bitfield definitions
ADFLTRH_FLTR_POSN                        equ 0000h
ADFLTRH_FLTR_POSITION                    equ 0000h
ADFLTRH_FLTR_SIZE                        equ 0008h
ADFLTRH_FLTR_LENGTH                      equ 0008h
ADFLTRH_FLTR_MASK                        equ 00FFh
ADFLTRH_ADFLTR8_POSN                     equ 0000h
ADFLTRH_ADFLTR8_POSITION                 equ 0000h
ADFLTRH_ADFLTR8_SIZE                     equ 0001h
ADFLTRH_ADFLTR8_LENGTH                   equ 0001h
ADFLTRH_ADFLTR8_MASK                     equ 0001h
ADFLTRH_ADFLTR9_POSN                     equ 0001h
ADFLTRH_ADFLTR9_POSITION                 equ 0001h
ADFLTRH_ADFLTR9_SIZE                     equ 0001h
ADFLTRH_ADFLTR9_LENGTH                   equ 0001h
ADFLTRH_ADFLTR9_MASK                     equ 0002h
ADFLTRH_ADFLTR10_POSN                    equ 0002h
ADFLTRH_ADFLTR10_POSITION                equ 0002h
ADFLTRH_ADFLTR10_SIZE                    equ 0001h
ADFLTRH_ADFLTR10_LENGTH                  equ 0001h
ADFLTRH_ADFLTR10_MASK                    equ 0004h
ADFLTRH_ADFLTR11_POSN                    equ 0003h
ADFLTRH_ADFLTR11_POSITION                equ 0003h
ADFLTRH_ADFLTR11_SIZE                    equ 0001h
ADFLTRH_ADFLTR11_LENGTH                  equ 0001h
ADFLTRH_ADFLTR11_MASK                    equ 0008h
ADFLTRH_ADFLTR12_POSN                    equ 0004h
ADFLTRH_ADFLTR12_POSITION                equ 0004h
ADFLTRH_ADFLTR12_SIZE                    equ 0001h
ADFLTRH_ADFLTR12_LENGTH                  equ 0001h
ADFLTRH_ADFLTR12_MASK                    equ 0010h
ADFLTRH_ADFLTR13_POSN                    equ 0005h
ADFLTRH_ADFLTR13_POSITION                equ 0005h
ADFLTRH_ADFLTR13_SIZE                    equ 0001h
ADFLTRH_ADFLTR13_LENGTH                  equ 0001h
ADFLTRH_ADFLTR13_MASK                    equ 0020h
ADFLTRH_ADFLTR14_POSN                    equ 0006h
ADFLTRH_ADFLTR14_POSITION                equ 0006h
ADFLTRH_ADFLTR14_SIZE                    equ 0001h
ADFLTRH_ADFLTR14_LENGTH                  equ 0001h
ADFLTRH_ADFLTR14_MASK                    equ 0040h
ADFLTRH_ADFLTR15_POSN                    equ 0007h
ADFLTRH_ADFLTR15_POSITION                equ 0007h
ADFLTRH_ADFLTR15_SIZE                    equ 0001h
ADFLTRH_ADFLTR15_LENGTH                  equ 0001h
ADFLTRH_ADFLTR15_MASK                    equ 0080h
ADFLTRH_ADFLTR_POSN                      equ 0000h
ADFLTRH_ADFLTR_POSITION                  equ 0000h
ADFLTRH_ADFLTR_SIZE                      equ 0008h
ADFLTRH_ADFLTR_LENGTH                    equ 0008h
ADFLTRH_ADFLTR_MASK                      equ 00FFh
ADFLTRH_FLTR8_POSN                       equ 0000h
ADFLTRH_FLTR8_POSITION                   equ 0000h
ADFLTRH_FLTR8_SIZE                       equ 0001h
ADFLTRH_FLTR8_LENGTH                     equ 0001h
ADFLTRH_FLTR8_MASK                       equ 0001h
ADFLTRH_FLTR9_POSN                       equ 0001h
ADFLTRH_FLTR9_POSITION                   equ 0001h
ADFLTRH_FLTR9_SIZE                       equ 0001h
ADFLTRH_FLTR9_LENGTH                     equ 0001h
ADFLTRH_FLTR9_MASK                       equ 0002h
ADFLTRH_FLTR10_POSN                      equ 0002h
ADFLTRH_FLTR10_POSITION                  equ 0002h
ADFLTRH_FLTR10_SIZE                      equ 0001h
ADFLTRH_FLTR10_LENGTH                    equ 0001h
ADFLTRH_FLTR10_MASK                      equ 0004h
ADFLTRH_FLTR11_POSN                      equ 0003h
ADFLTRH_FLTR11_POSITION                  equ 0003h
ADFLTRH_FLTR11_SIZE                      equ 0001h
ADFLTRH_FLTR11_LENGTH                    equ 0001h
ADFLTRH_FLTR11_MASK                      equ 0008h
ADFLTRH_FLTR12_POSN                      equ 0004h
ADFLTRH_FLTR12_POSITION                  equ 0004h
ADFLTRH_FLTR12_SIZE                      equ 0001h
ADFLTRH_FLTR12_LENGTH                    equ 0001h
ADFLTRH_FLTR12_MASK                      equ 0010h
ADFLTRH_FLTR13_POSN                      equ 0005h
ADFLTRH_FLTR13_POSITION                  equ 0005h
ADFLTRH_FLTR13_SIZE                      equ 0001h
ADFLTRH_FLTR13_LENGTH                    equ 0001h
ADFLTRH_FLTR13_MASK                      equ 0020h
ADFLTRH_FLTR14_POSN                      equ 0006h
ADFLTRH_FLTR14_POSITION                  equ 0006h
ADFLTRH_FLTR14_SIZE                      equ 0001h
ADFLTRH_FLTR14_LENGTH                    equ 0001h
ADFLTRH_FLTR14_MASK                      equ 0040h
ADFLTRH_FLTR15_POSN                      equ 0007h
ADFLTRH_FLTR15_POSITION                  equ 0007h
ADFLTRH_FLTR15_SIZE                      equ 0001h
ADFLTRH_FLTR15_LENGTH                    equ 0001h
ADFLTRH_FLTR15_MASK                      equ 0080h

// Register: ADACC
#define ADACC ADACC
ADACC                                    equ 03E3h

// Register: ADACCL
#define ADACCL ADACCL
ADACCL                                   equ 03E3h
// bitfield definitions
ADACCL_ACC_POSN                          equ 0000h
ADACCL_ACC_POSITION                      equ 0000h
ADACCL_ACC_SIZE                          equ 0008h
ADACCL_ACC_LENGTH                        equ 0008h
ADACCL_ACC_MASK                          equ 00FFh
ADACCL_ADACC0_POSN                       equ 0000h
ADACCL_ADACC0_POSITION                   equ 0000h
ADACCL_ADACC0_SIZE                       equ 0001h
ADACCL_ADACC0_LENGTH                     equ 0001h
ADACCL_ADACC0_MASK                       equ 0001h
ADACCL_ADACC1_POSN                       equ 0001h
ADACCL_ADACC1_POSITION                   equ 0001h
ADACCL_ADACC1_SIZE                       equ 0001h
ADACCL_ADACC1_LENGTH                     equ 0001h
ADACCL_ADACC1_MASK                       equ 0002h
ADACCL_ADACC2_POSN                       equ 0002h
ADACCL_ADACC2_POSITION                   equ 0002h
ADACCL_ADACC2_SIZE                       equ 0001h
ADACCL_ADACC2_LENGTH                     equ 0001h
ADACCL_ADACC2_MASK                       equ 0004h
ADACCL_ADACC3_POSN                       equ 0003h
ADACCL_ADACC3_POSITION                   equ 0003h
ADACCL_ADACC3_SIZE                       equ 0001h
ADACCL_ADACC3_LENGTH                     equ 0001h
ADACCL_ADACC3_MASK                       equ 0008h
ADACCL_ADACC4_POSN                       equ 0004h
ADACCL_ADACC4_POSITION                   equ 0004h
ADACCL_ADACC4_SIZE                       equ 0001h
ADACCL_ADACC4_LENGTH                     equ 0001h
ADACCL_ADACC4_MASK                       equ 0010h
ADACCL_ADACC5_POSN                       equ 0005h
ADACCL_ADACC5_POSITION                   equ 0005h
ADACCL_ADACC5_SIZE                       equ 0001h
ADACCL_ADACC5_LENGTH                     equ 0001h
ADACCL_ADACC5_MASK                       equ 0020h
ADACCL_ADACC6_POSN                       equ 0006h
ADACCL_ADACC6_POSITION                   equ 0006h
ADACCL_ADACC6_SIZE                       equ 0001h
ADACCL_ADACC6_LENGTH                     equ 0001h
ADACCL_ADACC6_MASK                       equ 0040h
ADACCL_ADACC7_POSN                       equ 0007h
ADACCL_ADACC7_POSITION                   equ 0007h
ADACCL_ADACC7_SIZE                       equ 0001h
ADACCL_ADACC7_LENGTH                     equ 0001h
ADACCL_ADACC7_MASK                       equ 0080h
ADACCL_ADACC_POSN                        equ 0000h
ADACCL_ADACC_POSITION                    equ 0000h
ADACCL_ADACC_SIZE                        equ 0008h
ADACCL_ADACC_LENGTH                      equ 0008h
ADACCL_ADACC_MASK                        equ 00FFh
ADACCL_ACC0_POSN                         equ 0000h
ADACCL_ACC0_POSITION                     equ 0000h
ADACCL_ACC0_SIZE                         equ 0001h
ADACCL_ACC0_LENGTH                       equ 0001h
ADACCL_ACC0_MASK                         equ 0001h
ADACCL_ACC1_POSN                         equ 0001h
ADACCL_ACC1_POSITION                     equ 0001h
ADACCL_ACC1_SIZE                         equ 0001h
ADACCL_ACC1_LENGTH                       equ 0001h
ADACCL_ACC1_MASK                         equ 0002h
ADACCL_ACC2_POSN                         equ 0002h
ADACCL_ACC2_POSITION                     equ 0002h
ADACCL_ACC2_SIZE                         equ 0001h
ADACCL_ACC2_LENGTH                       equ 0001h
ADACCL_ACC2_MASK                         equ 0004h
ADACCL_ACC3_POSN                         equ 0003h
ADACCL_ACC3_POSITION                     equ 0003h
ADACCL_ACC3_SIZE                         equ 0001h
ADACCL_ACC3_LENGTH                       equ 0001h
ADACCL_ACC3_MASK                         equ 0008h
ADACCL_ACC4_POSN                         equ 0004h
ADACCL_ACC4_POSITION                     equ 0004h
ADACCL_ACC4_SIZE                         equ 0001h
ADACCL_ACC4_LENGTH                       equ 0001h
ADACCL_ACC4_MASK                         equ 0010h
ADACCL_ACC5_POSN                         equ 0005h
ADACCL_ACC5_POSITION                     equ 0005h
ADACCL_ACC5_SIZE                         equ 0001h
ADACCL_ACC5_LENGTH                       equ 0001h
ADACCL_ACC5_MASK                         equ 0020h
ADACCL_ACC6_POSN                         equ 0006h
ADACCL_ACC6_POSITION                     equ 0006h
ADACCL_ACC6_SIZE                         equ 0001h
ADACCL_ACC6_LENGTH                       equ 0001h
ADACCL_ACC6_MASK                         equ 0040h
ADACCL_ACC7_POSN                         equ 0007h
ADACCL_ACC7_POSITION                     equ 0007h
ADACCL_ACC7_SIZE                         equ 0001h
ADACCL_ACC7_LENGTH                       equ 0001h
ADACCL_ACC7_MASK                         equ 0080h

// Register: ADACCH
#define ADACCH ADACCH
ADACCH                                   equ 03E4h
// bitfield definitions
ADACCH_ACC_POSN                          equ 0000h
ADACCH_ACC_POSITION                      equ 0000h
ADACCH_ACC_SIZE                          equ 0008h
ADACCH_ACC_LENGTH                        equ 0008h
ADACCH_ACC_MASK                          equ 00FFh
ADACCH_ADACC8_POSN                       equ 0000h
ADACCH_ADACC8_POSITION                   equ 0000h
ADACCH_ADACC8_SIZE                       equ 0001h
ADACCH_ADACC8_LENGTH                     equ 0001h
ADACCH_ADACC8_MASK                       equ 0001h
ADACCH_ADACC9_POSN                       equ 0001h
ADACCH_ADACC9_POSITION                   equ 0001h
ADACCH_ADACC9_SIZE                       equ 0001h
ADACCH_ADACC9_LENGTH                     equ 0001h
ADACCH_ADACC9_MASK                       equ 0002h
ADACCH_ADACC10_POSN                      equ 0002h
ADACCH_ADACC10_POSITION                  equ 0002h
ADACCH_ADACC10_SIZE                      equ 0001h
ADACCH_ADACC10_LENGTH                    equ 0001h
ADACCH_ADACC10_MASK                      equ 0004h
ADACCH_ADACC11_POSN                      equ 0003h
ADACCH_ADACC11_POSITION                  equ 0003h
ADACCH_ADACC11_SIZE                      equ 0001h
ADACCH_ADACC11_LENGTH                    equ 0001h
ADACCH_ADACC11_MASK                      equ 0008h
ADACCH_ADACC12_POSN                      equ 0004h
ADACCH_ADACC12_POSITION                  equ 0004h
ADACCH_ADACC12_SIZE                      equ 0001h
ADACCH_ADACC12_LENGTH                    equ 0001h
ADACCH_ADACC12_MASK                      equ 0010h
ADACCH_ADACC13_POSN                      equ 0005h
ADACCH_ADACC13_POSITION                  equ 0005h
ADACCH_ADACC13_SIZE                      equ 0001h
ADACCH_ADACC13_LENGTH                    equ 0001h
ADACCH_ADACC13_MASK                      equ 0020h
ADACCH_ADACC14_POSN                      equ 0006h
ADACCH_ADACC14_POSITION                  equ 0006h
ADACCH_ADACC14_SIZE                      equ 0001h
ADACCH_ADACC14_LENGTH                    equ 0001h
ADACCH_ADACC14_MASK                      equ 0040h
ADACCH_ADACC15_POSN                      equ 0007h
ADACCH_ADACC15_POSITION                  equ 0007h
ADACCH_ADACC15_SIZE                      equ 0001h
ADACCH_ADACC15_LENGTH                    equ 0001h
ADACCH_ADACC15_MASK                      equ 0080h
ADACCH_ADACC_POSN                        equ 0000h
ADACCH_ADACC_POSITION                    equ 0000h
ADACCH_ADACC_SIZE                        equ 0008h
ADACCH_ADACC_LENGTH                      equ 0008h
ADACCH_ADACC_MASK                        equ 00FFh
ADACCH_ACC8_POSN                         equ 0000h
ADACCH_ACC8_POSITION                     equ 0000h
ADACCH_ACC8_SIZE                         equ 0001h
ADACCH_ACC8_LENGTH                       equ 0001h
ADACCH_ACC8_MASK                         equ 0001h
ADACCH_ACC9_POSN                         equ 0001h
ADACCH_ACC9_POSITION                     equ 0001h
ADACCH_ACC9_SIZE                         equ 0001h
ADACCH_ACC9_LENGTH                       equ 0001h
ADACCH_ACC9_MASK                         equ 0002h
ADACCH_ACC10_POSN                        equ 0002h
ADACCH_ACC10_POSITION                    equ 0002h
ADACCH_ACC10_SIZE                        equ 0001h
ADACCH_ACC10_LENGTH                      equ 0001h
ADACCH_ACC10_MASK                        equ 0004h
ADACCH_ACC11_POSN                        equ 0003h
ADACCH_ACC11_POSITION                    equ 0003h
ADACCH_ACC11_SIZE                        equ 0001h
ADACCH_ACC11_LENGTH                      equ 0001h
ADACCH_ACC11_MASK                        equ 0008h
ADACCH_ACC12_POSN                        equ 0004h
ADACCH_ACC12_POSITION                    equ 0004h
ADACCH_ACC12_SIZE                        equ 0001h
ADACCH_ACC12_LENGTH                      equ 0001h
ADACCH_ACC12_MASK                        equ 0010h
ADACCH_ACC13_POSN                        equ 0005h
ADACCH_ACC13_POSITION                    equ 0005h
ADACCH_ACC13_SIZE                        equ 0001h
ADACCH_ACC13_LENGTH                      equ 0001h
ADACCH_ACC13_MASK                        equ 0020h
ADACCH_ACC14_POSN                        equ 0006h
ADACCH_ACC14_POSITION                    equ 0006h
ADACCH_ACC14_SIZE                        equ 0001h
ADACCH_ACC14_LENGTH                      equ 0001h
ADACCH_ACC14_MASK                        equ 0040h
ADACCH_ACC15_POSN                        equ 0007h
ADACCH_ACC15_POSITION                    equ 0007h
ADACCH_ACC15_SIZE                        equ 0001h
ADACCH_ACC15_LENGTH                      equ 0001h
ADACCH_ACC15_MASK                        equ 0080h

// Register: ADACCU
#define ADACCU ADACCU
ADACCU                                   equ 03E5h
// bitfield definitions
ADACCU_ACC_POSN                          equ 0000h
ADACCU_ACC_POSITION                      equ 0000h
ADACCU_ACC_SIZE                          equ 0008h
ADACCU_ACC_LENGTH                        equ 0008h
ADACCU_ACC_MASK                          equ 00FFh
ADACCU_ADACC16_POSN                      equ 0000h
ADACCU_ADACC16_POSITION                  equ 0000h
ADACCU_ADACC16_SIZE                      equ 0001h
ADACCU_ADACC16_LENGTH                    equ 0001h
ADACCU_ADACC16_MASK                      equ 0001h
ADACCU_ADACC17_POSN                      equ 0001h
ADACCU_ADACC17_POSITION                  equ 0001h
ADACCU_ADACC17_SIZE                      equ 0001h
ADACCU_ADACC17_LENGTH                    equ 0001h
ADACCU_ADACC17_MASK                      equ 0002h
ADACCU_ADACC18_POSN                      equ 0002h
ADACCU_ADACC18_POSITION                  equ 0002h
ADACCU_ADACC18_SIZE                      equ 0001h
ADACCU_ADACC18_LENGTH                    equ 0001h
ADACCU_ADACC18_MASK                      equ 0004h
ADACCU_ADACC19_POSN                      equ 0003h
ADACCU_ADACC19_POSITION                  equ 0003h
ADACCU_ADACC19_SIZE                      equ 0001h
ADACCU_ADACC19_LENGTH                    equ 0001h
ADACCU_ADACC19_MASK                      equ 0008h
ADACCU_ADACC20_POSN                      equ 0004h
ADACCU_ADACC20_POSITION                  equ 0004h
ADACCU_ADACC20_SIZE                      equ 0001h
ADACCU_ADACC20_LENGTH                    equ 0001h
ADACCU_ADACC20_MASK                      equ 0010h
ADACCU_ADACC21_POSN                      equ 0005h
ADACCU_ADACC21_POSITION                  equ 0005h
ADACCU_ADACC21_SIZE                      equ 0001h
ADACCU_ADACC21_LENGTH                    equ 0001h
ADACCU_ADACC21_MASK                      equ 0020h
ADACCU_ADACC22_POSN                      equ 0006h
ADACCU_ADACC22_POSITION                  equ 0006h
ADACCU_ADACC22_SIZE                      equ 0001h
ADACCU_ADACC22_LENGTH                    equ 0001h
ADACCU_ADACC22_MASK                      equ 0040h
ADACCU_ADACC23_POSN                      equ 0007h
ADACCU_ADACC23_POSITION                  equ 0007h
ADACCU_ADACC23_SIZE                      equ 0001h
ADACCU_ADACC23_LENGTH                    equ 0001h
ADACCU_ADACC23_MASK                      equ 0080h
ADACCU_ADACC_POSN                        equ 0000h
ADACCU_ADACC_POSITION                    equ 0000h
ADACCU_ADACC_SIZE                        equ 0008h
ADACCU_ADACC_LENGTH                      equ 0008h
ADACCU_ADACC_MASK                        equ 00FFh
ADACCU_ACC16_POSN                        equ 0000h
ADACCU_ACC16_POSITION                    equ 0000h
ADACCU_ACC16_SIZE                        equ 0001h
ADACCU_ACC16_LENGTH                      equ 0001h
ADACCU_ACC16_MASK                        equ 0001h
ADACCU_ACC17_POSN                        equ 0001h
ADACCU_ACC17_POSITION                    equ 0001h
ADACCU_ACC17_SIZE                        equ 0001h
ADACCU_ACC17_LENGTH                      equ 0001h
ADACCU_ACC17_MASK                        equ 0002h
ADACCU_ACC18_POSN                        equ 0002h
ADACCU_ACC18_POSITION                    equ 0002h
ADACCU_ACC18_SIZE                        equ 0001h
ADACCU_ACC18_LENGTH                      equ 0001h
ADACCU_ACC18_MASK                        equ 0004h
ADACCU_ACC19_POSN                        equ 0003h
ADACCU_ACC19_POSITION                    equ 0003h
ADACCU_ACC19_SIZE                        equ 0001h
ADACCU_ACC19_LENGTH                      equ 0001h
ADACCU_ACC19_MASK                        equ 0008h
ADACCU_ACC20_POSN                        equ 0004h
ADACCU_ACC20_POSITION                    equ 0004h
ADACCU_ACC20_SIZE                        equ 0001h
ADACCU_ACC20_LENGTH                      equ 0001h
ADACCU_ACC20_MASK                        equ 0010h
ADACCU_ACC21_POSN                        equ 0005h
ADACCU_ACC21_POSITION                    equ 0005h
ADACCU_ACC21_SIZE                        equ 0001h
ADACCU_ACC21_LENGTH                      equ 0001h
ADACCU_ACC21_MASK                        equ 0020h
ADACCU_ACC22_POSN                        equ 0006h
ADACCU_ACC22_POSITION                    equ 0006h
ADACCU_ACC22_SIZE                        equ 0001h
ADACCU_ACC22_LENGTH                      equ 0001h
ADACCU_ACC22_MASK                        equ 0040h
ADACCU_ACC23_POSN                        equ 0007h
ADACCU_ACC23_POSITION                    equ 0007h
ADACCU_ACC23_SIZE                        equ 0001h
ADACCU_ACC23_LENGTH                      equ 0001h
ADACCU_ACC23_MASK                        equ 0080h

// Register: ADCNT
#define ADCNT ADCNT
ADCNT                                    equ 03E6h
// bitfield definitions
ADCNT_CNT_POSN                           equ 0000h
ADCNT_CNT_POSITION                       equ 0000h
ADCNT_CNT_SIZE                           equ 0008h
ADCNT_CNT_LENGTH                         equ 0008h
ADCNT_CNT_MASK                           equ 00FFh
ADCNT_ADCNT0_POSN                        equ 0000h
ADCNT_ADCNT0_POSITION                    equ 0000h
ADCNT_ADCNT0_SIZE                        equ 0001h
ADCNT_ADCNT0_LENGTH                      equ 0001h
ADCNT_ADCNT0_MASK                        equ 0001h
ADCNT_ADCNT1_POSN                        equ 0001h
ADCNT_ADCNT1_POSITION                    equ 0001h
ADCNT_ADCNT1_SIZE                        equ 0001h
ADCNT_ADCNT1_LENGTH                      equ 0001h
ADCNT_ADCNT1_MASK                        equ 0002h
ADCNT_ADCNT2_POSN                        equ 0002h
ADCNT_ADCNT2_POSITION                    equ 0002h
ADCNT_ADCNT2_SIZE                        equ 0001h
ADCNT_ADCNT2_LENGTH                      equ 0001h
ADCNT_ADCNT2_MASK                        equ 0004h
ADCNT_ADCNT3_POSN                        equ 0003h
ADCNT_ADCNT3_POSITION                    equ 0003h
ADCNT_ADCNT3_SIZE                        equ 0001h
ADCNT_ADCNT3_LENGTH                      equ 0001h
ADCNT_ADCNT3_MASK                        equ 0008h
ADCNT_ADCNT4_POSN                        equ 0004h
ADCNT_ADCNT4_POSITION                    equ 0004h
ADCNT_ADCNT4_SIZE                        equ 0001h
ADCNT_ADCNT4_LENGTH                      equ 0001h
ADCNT_ADCNT4_MASK                        equ 0010h
ADCNT_ADCNT5_POSN                        equ 0005h
ADCNT_ADCNT5_POSITION                    equ 0005h
ADCNT_ADCNT5_SIZE                        equ 0001h
ADCNT_ADCNT5_LENGTH                      equ 0001h
ADCNT_ADCNT5_MASK                        equ 0020h
ADCNT_ADCNT6_POSN                        equ 0006h
ADCNT_ADCNT6_POSITION                    equ 0006h
ADCNT_ADCNT6_SIZE                        equ 0001h
ADCNT_ADCNT6_LENGTH                      equ 0001h
ADCNT_ADCNT6_MASK                        equ 0040h
ADCNT_ADCNT7_POSN                        equ 0007h
ADCNT_ADCNT7_POSITION                    equ 0007h
ADCNT_ADCNT7_SIZE                        equ 0001h
ADCNT_ADCNT7_LENGTH                      equ 0001h
ADCNT_ADCNT7_MASK                        equ 0080h
ADCNT_ADCNT_POSN                         equ 0000h
ADCNT_ADCNT_POSITION                     equ 0000h
ADCNT_ADCNT_SIZE                         equ 0008h
ADCNT_ADCNT_LENGTH                       equ 0008h
ADCNT_ADCNT_MASK                         equ 00FFh
ADCNT_CNT0_POSN                          equ 0000h
ADCNT_CNT0_POSITION                      equ 0000h
ADCNT_CNT0_SIZE                          equ 0001h
ADCNT_CNT0_LENGTH                        equ 0001h
ADCNT_CNT0_MASK                          equ 0001h
ADCNT_CNT1_POSN                          equ 0001h
ADCNT_CNT1_POSITION                      equ 0001h
ADCNT_CNT1_SIZE                          equ 0001h
ADCNT_CNT1_LENGTH                        equ 0001h
ADCNT_CNT1_MASK                          equ 0002h
ADCNT_CNT2_POSN                          equ 0002h
ADCNT_CNT2_POSITION                      equ 0002h
ADCNT_CNT2_SIZE                          equ 0001h
ADCNT_CNT2_LENGTH                        equ 0001h
ADCNT_CNT2_MASK                          equ 0004h
ADCNT_CNT3_POSN                          equ 0003h
ADCNT_CNT3_POSITION                      equ 0003h
ADCNT_CNT3_SIZE                          equ 0001h
ADCNT_CNT3_LENGTH                        equ 0001h
ADCNT_CNT3_MASK                          equ 0008h
ADCNT_CNT4_POSN                          equ 0004h
ADCNT_CNT4_POSITION                      equ 0004h
ADCNT_CNT4_SIZE                          equ 0001h
ADCNT_CNT4_LENGTH                        equ 0001h
ADCNT_CNT4_MASK                          equ 0010h
ADCNT_CNT5_POSN                          equ 0005h
ADCNT_CNT5_POSITION                      equ 0005h
ADCNT_CNT5_SIZE                          equ 0001h
ADCNT_CNT5_LENGTH                        equ 0001h
ADCNT_CNT5_MASK                          equ 0020h
ADCNT_CNT6_POSN                          equ 0006h
ADCNT_CNT6_POSITION                      equ 0006h
ADCNT_CNT6_SIZE                          equ 0001h
ADCNT_CNT6_LENGTH                        equ 0001h
ADCNT_CNT6_MASK                          equ 0040h
ADCNT_CNT7_POSN                          equ 0007h
ADCNT_CNT7_POSITION                      equ 0007h
ADCNT_CNT7_SIZE                          equ 0001h
ADCNT_CNT7_LENGTH                        equ 0001h
ADCNT_CNT7_MASK                          equ 0080h

// Register: ADRPT
#define ADRPT ADRPT
ADRPT                                    equ 03E7h
// bitfield definitions
ADRPT_RPT_POSN                           equ 0000h
ADRPT_RPT_POSITION                       equ 0000h
ADRPT_RPT_SIZE                           equ 0008h
ADRPT_RPT_LENGTH                         equ 0008h
ADRPT_RPT_MASK                           equ 00FFh
ADRPT_ADRPT0_POSN                        equ 0000h
ADRPT_ADRPT0_POSITION                    equ 0000h
ADRPT_ADRPT0_SIZE                        equ 0001h
ADRPT_ADRPT0_LENGTH                      equ 0001h
ADRPT_ADRPT0_MASK                        equ 0001h
ADRPT_ADRPT1_POSN                        equ 0001h
ADRPT_ADRPT1_POSITION                    equ 0001h
ADRPT_ADRPT1_SIZE                        equ 0001h
ADRPT_ADRPT1_LENGTH                      equ 0001h
ADRPT_ADRPT1_MASK                        equ 0002h
ADRPT_ADRPT2_POSN                        equ 0002h
ADRPT_ADRPT2_POSITION                    equ 0002h
ADRPT_ADRPT2_SIZE                        equ 0001h
ADRPT_ADRPT2_LENGTH                      equ 0001h
ADRPT_ADRPT2_MASK                        equ 0004h
ADRPT_ADRPT3_POSN                        equ 0003h
ADRPT_ADRPT3_POSITION                    equ 0003h
ADRPT_ADRPT3_SIZE                        equ 0001h
ADRPT_ADRPT3_LENGTH                      equ 0001h
ADRPT_ADRPT3_MASK                        equ 0008h
ADRPT_ADRPT4_POSN                        equ 0004h
ADRPT_ADRPT4_POSITION                    equ 0004h
ADRPT_ADRPT4_SIZE                        equ 0001h
ADRPT_ADRPT4_LENGTH                      equ 0001h
ADRPT_ADRPT4_MASK                        equ 0010h
ADRPT_ADRPT5_POSN                        equ 0005h
ADRPT_ADRPT5_POSITION                    equ 0005h
ADRPT_ADRPT5_SIZE                        equ 0001h
ADRPT_ADRPT5_LENGTH                      equ 0001h
ADRPT_ADRPT5_MASK                        equ 0020h
ADRPT_ADRPT6_POSN                        equ 0006h
ADRPT_ADRPT6_POSITION                    equ 0006h
ADRPT_ADRPT6_SIZE                        equ 0001h
ADRPT_ADRPT6_LENGTH                      equ 0001h
ADRPT_ADRPT6_MASK                        equ 0040h
ADRPT_ADRPT7_POSN                        equ 0007h
ADRPT_ADRPT7_POSITION                    equ 0007h
ADRPT_ADRPT7_SIZE                        equ 0001h
ADRPT_ADRPT7_LENGTH                      equ 0001h
ADRPT_ADRPT7_MASK                        equ 0080h
ADRPT_ADRPT_POSN                         equ 0000h
ADRPT_ADRPT_POSITION                     equ 0000h
ADRPT_ADRPT_SIZE                         equ 0008h
ADRPT_ADRPT_LENGTH                       equ 0008h
ADRPT_ADRPT_MASK                         equ 00FFh
ADRPT_RPT0_POSN                          equ 0000h
ADRPT_RPT0_POSITION                      equ 0000h
ADRPT_RPT0_SIZE                          equ 0001h
ADRPT_RPT0_LENGTH                        equ 0001h
ADRPT_RPT0_MASK                          equ 0001h
ADRPT_RPT1_POSN                          equ 0001h
ADRPT_RPT1_POSITION                      equ 0001h
ADRPT_RPT1_SIZE                          equ 0001h
ADRPT_RPT1_LENGTH                        equ 0001h
ADRPT_RPT1_MASK                          equ 0002h
ADRPT_RPT2_POSN                          equ 0002h
ADRPT_RPT2_POSITION                      equ 0002h
ADRPT_RPT2_SIZE                          equ 0001h
ADRPT_RPT2_LENGTH                        equ 0001h
ADRPT_RPT2_MASK                          equ 0004h
ADRPT_RPT3_POSN                          equ 0003h
ADRPT_RPT3_POSITION                      equ 0003h
ADRPT_RPT3_SIZE                          equ 0001h
ADRPT_RPT3_LENGTH                        equ 0001h
ADRPT_RPT3_MASK                          equ 0008h
ADRPT_RPT4_POSN                          equ 0004h
ADRPT_RPT4_POSITION                      equ 0004h
ADRPT_RPT4_SIZE                          equ 0001h
ADRPT_RPT4_LENGTH                        equ 0001h
ADRPT_RPT4_MASK                          equ 0010h
ADRPT_RPT5_POSN                          equ 0005h
ADRPT_RPT5_POSITION                      equ 0005h
ADRPT_RPT5_SIZE                          equ 0001h
ADRPT_RPT5_LENGTH                        equ 0001h
ADRPT_RPT5_MASK                          equ 0020h
ADRPT_RPT6_POSN                          equ 0006h
ADRPT_RPT6_POSITION                      equ 0006h
ADRPT_RPT6_SIZE                          equ 0001h
ADRPT_RPT6_LENGTH                        equ 0001h
ADRPT_RPT6_MASK                          equ 0040h
ADRPT_RPT7_POSN                          equ 0007h
ADRPT_RPT7_POSITION                      equ 0007h
ADRPT_RPT7_SIZE                          equ 0001h
ADRPT_RPT7_LENGTH                        equ 0001h
ADRPT_RPT7_MASK                          equ 0080h

// Register: ADPREV
#define ADPREV ADPREV
ADPREV                                   equ 03E8h

// Register: ADPREVL
#define ADPREVL ADPREVL
ADPREVL                                  equ 03E8h
// bitfield definitions
ADPREVL_PREV_POSN                        equ 0000h
ADPREVL_PREV_POSITION                    equ 0000h
ADPREVL_PREV_SIZE                        equ 0008h
ADPREVL_PREV_LENGTH                      equ 0008h
ADPREVL_PREV_MASK                        equ 00FFh
ADPREVL_ADPREV0_POSN                     equ 0000h
ADPREVL_ADPREV0_POSITION                 equ 0000h
ADPREVL_ADPREV0_SIZE                     equ 0001h
ADPREVL_ADPREV0_LENGTH                   equ 0001h
ADPREVL_ADPREV0_MASK                     equ 0001h
ADPREVL_ADPREV1_POSN                     equ 0001h
ADPREVL_ADPREV1_POSITION                 equ 0001h
ADPREVL_ADPREV1_SIZE                     equ 0001h
ADPREVL_ADPREV1_LENGTH                   equ 0001h
ADPREVL_ADPREV1_MASK                     equ 0002h
ADPREVL_ADPREV2_POSN                     equ 0002h
ADPREVL_ADPREV2_POSITION                 equ 0002h
ADPREVL_ADPREV2_SIZE                     equ 0001h
ADPREVL_ADPREV2_LENGTH                   equ 0001h
ADPREVL_ADPREV2_MASK                     equ 0004h
ADPREVL_ADPREV3_POSN                     equ 0003h
ADPREVL_ADPREV3_POSITION                 equ 0003h
ADPREVL_ADPREV3_SIZE                     equ 0001h
ADPREVL_ADPREV3_LENGTH                   equ 0001h
ADPREVL_ADPREV3_MASK                     equ 0008h
ADPREVL_ADPREV4_POSN                     equ 0004h
ADPREVL_ADPREV4_POSITION                 equ 0004h
ADPREVL_ADPREV4_SIZE                     equ 0001h
ADPREVL_ADPREV4_LENGTH                   equ 0001h
ADPREVL_ADPREV4_MASK                     equ 0010h
ADPREVL_ADPREV5_POSN                     equ 0005h
ADPREVL_ADPREV5_POSITION                 equ 0005h
ADPREVL_ADPREV5_SIZE                     equ 0001h
ADPREVL_ADPREV5_LENGTH                   equ 0001h
ADPREVL_ADPREV5_MASK                     equ 0020h
ADPREVL_ADPREV6_POSN                     equ 0006h
ADPREVL_ADPREV6_POSITION                 equ 0006h
ADPREVL_ADPREV6_SIZE                     equ 0001h
ADPREVL_ADPREV6_LENGTH                   equ 0001h
ADPREVL_ADPREV6_MASK                     equ 0040h
ADPREVL_ADPREV7_POSN                     equ 0007h
ADPREVL_ADPREV7_POSITION                 equ 0007h
ADPREVL_ADPREV7_SIZE                     equ 0001h
ADPREVL_ADPREV7_LENGTH                   equ 0001h
ADPREVL_ADPREV7_MASK                     equ 0080h
ADPREVL_ADPREV_POSN                      equ 0000h
ADPREVL_ADPREV_POSITION                  equ 0000h
ADPREVL_ADPREV_SIZE                      equ 0008h
ADPREVL_ADPREV_LENGTH                    equ 0008h
ADPREVL_ADPREV_MASK                      equ 00FFh
ADPREVL_PREV0_POSN                       equ 0000h
ADPREVL_PREV0_POSITION                   equ 0000h
ADPREVL_PREV0_SIZE                       equ 0001h
ADPREVL_PREV0_LENGTH                     equ 0001h
ADPREVL_PREV0_MASK                       equ 0001h
ADPREVL_PREV1_POSN                       equ 0001h
ADPREVL_PREV1_POSITION                   equ 0001h
ADPREVL_PREV1_SIZE                       equ 0001h
ADPREVL_PREV1_LENGTH                     equ 0001h
ADPREVL_PREV1_MASK                       equ 0002h
ADPREVL_PREV2_POSN                       equ 0002h
ADPREVL_PREV2_POSITION                   equ 0002h
ADPREVL_PREV2_SIZE                       equ 0001h
ADPREVL_PREV2_LENGTH                     equ 0001h
ADPREVL_PREV2_MASK                       equ 0004h
ADPREVL_PREV3_POSN                       equ 0003h
ADPREVL_PREV3_POSITION                   equ 0003h
ADPREVL_PREV3_SIZE                       equ 0001h
ADPREVL_PREV3_LENGTH                     equ 0001h
ADPREVL_PREV3_MASK                       equ 0008h
ADPREVL_PREV4_POSN                       equ 0004h
ADPREVL_PREV4_POSITION                   equ 0004h
ADPREVL_PREV4_SIZE                       equ 0001h
ADPREVL_PREV4_LENGTH                     equ 0001h
ADPREVL_PREV4_MASK                       equ 0010h
ADPREVL_PREV5_POSN                       equ 0005h
ADPREVL_PREV5_POSITION                   equ 0005h
ADPREVL_PREV5_SIZE                       equ 0001h
ADPREVL_PREV5_LENGTH                     equ 0001h
ADPREVL_PREV5_MASK                       equ 0020h
ADPREVL_PREV6_POSN                       equ 0006h
ADPREVL_PREV6_POSITION                   equ 0006h
ADPREVL_PREV6_SIZE                       equ 0001h
ADPREVL_PREV6_LENGTH                     equ 0001h
ADPREVL_PREV6_MASK                       equ 0040h
ADPREVL_PREV7_POSN                       equ 0007h
ADPREVL_PREV7_POSITION                   equ 0007h
ADPREVL_PREV7_SIZE                       equ 0001h
ADPREVL_PREV7_LENGTH                     equ 0001h
ADPREVL_PREV7_MASK                       equ 0080h

// Register: ADPREVH
#define ADPREVH ADPREVH
ADPREVH                                  equ 03E9h
// bitfield definitions
ADPREVH_PREV_POSN                        equ 0000h
ADPREVH_PREV_POSITION                    equ 0000h
ADPREVH_PREV_SIZE                        equ 0008h
ADPREVH_PREV_LENGTH                      equ 0008h
ADPREVH_PREV_MASK                        equ 00FFh
ADPREVH_ADPREV8_POSN                     equ 0000h
ADPREVH_ADPREV8_POSITION                 equ 0000h
ADPREVH_ADPREV8_SIZE                     equ 0001h
ADPREVH_ADPREV8_LENGTH                   equ 0001h
ADPREVH_ADPREV8_MASK                     equ 0001h
ADPREVH_ADPREV9_POSN                     equ 0001h
ADPREVH_ADPREV9_POSITION                 equ 0001h
ADPREVH_ADPREV9_SIZE                     equ 0001h
ADPREVH_ADPREV9_LENGTH                   equ 0001h
ADPREVH_ADPREV9_MASK                     equ 0002h
ADPREVH_ADPREV10_POSN                    equ 0002h
ADPREVH_ADPREV10_POSITION                equ 0002h
ADPREVH_ADPREV10_SIZE                    equ 0001h
ADPREVH_ADPREV10_LENGTH                  equ 0001h
ADPREVH_ADPREV10_MASK                    equ 0004h
ADPREVH_ADPREV11_POSN                    equ 0003h
ADPREVH_ADPREV11_POSITION                equ 0003h
ADPREVH_ADPREV11_SIZE                    equ 0001h
ADPREVH_ADPREV11_LENGTH                  equ 0001h
ADPREVH_ADPREV11_MASK                    equ 0008h
ADPREVH_ADPREV12_POSN                    equ 0004h
ADPREVH_ADPREV12_POSITION                equ 0004h
ADPREVH_ADPREV12_SIZE                    equ 0001h
ADPREVH_ADPREV12_LENGTH                  equ 0001h
ADPREVH_ADPREV12_MASK                    equ 0010h
ADPREVH_ADPREV13_POSN                    equ 0005h
ADPREVH_ADPREV13_POSITION                equ 0005h
ADPREVH_ADPREV13_SIZE                    equ 0001h
ADPREVH_ADPREV13_LENGTH                  equ 0001h
ADPREVH_ADPREV13_MASK                    equ 0020h
ADPREVH_ADPREV14_POSN                    equ 0006h
ADPREVH_ADPREV14_POSITION                equ 0006h
ADPREVH_ADPREV14_SIZE                    equ 0001h
ADPREVH_ADPREV14_LENGTH                  equ 0001h
ADPREVH_ADPREV14_MASK                    equ 0040h
ADPREVH_ADPREV15_POSN                    equ 0007h
ADPREVH_ADPREV15_POSITION                equ 0007h
ADPREVH_ADPREV15_SIZE                    equ 0001h
ADPREVH_ADPREV15_LENGTH                  equ 0001h
ADPREVH_ADPREV15_MASK                    equ 0080h
ADPREVH_ADPREV_POSN                      equ 0000h
ADPREVH_ADPREV_POSITION                  equ 0000h
ADPREVH_ADPREV_SIZE                      equ 0008h
ADPREVH_ADPREV_LENGTH                    equ 0008h
ADPREVH_ADPREV_MASK                      equ 00FFh
ADPREVH_PREV8_POSN                       equ 0000h
ADPREVH_PREV8_POSITION                   equ 0000h
ADPREVH_PREV8_SIZE                       equ 0001h
ADPREVH_PREV8_LENGTH                     equ 0001h
ADPREVH_PREV8_MASK                       equ 0001h
ADPREVH_PREV9_POSN                       equ 0001h
ADPREVH_PREV9_POSITION                   equ 0001h
ADPREVH_PREV9_SIZE                       equ 0001h
ADPREVH_PREV9_LENGTH                     equ 0001h
ADPREVH_PREV9_MASK                       equ 0002h
ADPREVH_PREV10_POSN                      equ 0002h
ADPREVH_PREV10_POSITION                  equ 0002h
ADPREVH_PREV10_SIZE                      equ 0001h
ADPREVH_PREV10_LENGTH                    equ 0001h
ADPREVH_PREV10_MASK                      equ 0004h
ADPREVH_PREV11_POSN                      equ 0003h
ADPREVH_PREV11_POSITION                  equ 0003h
ADPREVH_PREV11_SIZE                      equ 0001h
ADPREVH_PREV11_LENGTH                    equ 0001h
ADPREVH_PREV11_MASK                      equ 0008h
ADPREVH_PREV12_POSN                      equ 0004h
ADPREVH_PREV12_POSITION                  equ 0004h
ADPREVH_PREV12_SIZE                      equ 0001h
ADPREVH_PREV12_LENGTH                    equ 0001h
ADPREVH_PREV12_MASK                      equ 0010h
ADPREVH_PREV13_POSN                      equ 0005h
ADPREVH_PREV13_POSITION                  equ 0005h
ADPREVH_PREV13_SIZE                      equ 0001h
ADPREVH_PREV13_LENGTH                    equ 0001h
ADPREVH_PREV13_MASK                      equ 0020h
ADPREVH_PREV14_POSN                      equ 0006h
ADPREVH_PREV14_POSITION                  equ 0006h
ADPREVH_PREV14_SIZE                      equ 0001h
ADPREVH_PREV14_LENGTH                    equ 0001h
ADPREVH_PREV14_MASK                      equ 0040h
ADPREVH_PREV15_POSN                      equ 0007h
ADPREVH_PREV15_POSITION                  equ 0007h
ADPREVH_PREV15_SIZE                      equ 0001h
ADPREVH_PREV15_LENGTH                    equ 0001h
ADPREVH_PREV15_MASK                      equ 0080h

// Register: ADRES
#define ADRES ADRES
ADRES                                    equ 03EAh

// Register: ADRESL
#define ADRESL ADRESL
ADRESL                                   equ 03EAh
// bitfield definitions
ADRESL_RES_POSN                          equ 0000h
ADRESL_RES_POSITION                      equ 0000h
ADRESL_RES_SIZE                          equ 0008h
ADRESL_RES_LENGTH                        equ 0008h
ADRESL_RES_MASK                          equ 00FFh
ADRESL_ADRES0_POSN                       equ 0000h
ADRESL_ADRES0_POSITION                   equ 0000h
ADRESL_ADRES0_SIZE                       equ 0001h
ADRESL_ADRES0_LENGTH                     equ 0001h
ADRESL_ADRES0_MASK                       equ 0001h
ADRESL_ADRES1_POSN                       equ 0001h
ADRESL_ADRES1_POSITION                   equ 0001h
ADRESL_ADRES1_SIZE                       equ 0001h
ADRESL_ADRES1_LENGTH                     equ 0001h
ADRESL_ADRES1_MASK                       equ 0002h
ADRESL_ADRES2_POSN                       equ 0002h
ADRESL_ADRES2_POSITION                   equ 0002h
ADRESL_ADRES2_SIZE                       equ 0001h
ADRESL_ADRES2_LENGTH                     equ 0001h
ADRESL_ADRES2_MASK                       equ 0004h
ADRESL_ADRES3_POSN                       equ 0003h
ADRESL_ADRES3_POSITION                   equ 0003h
ADRESL_ADRES3_SIZE                       equ 0001h
ADRESL_ADRES3_LENGTH                     equ 0001h
ADRESL_ADRES3_MASK                       equ 0008h
ADRESL_ADRES4_POSN                       equ 0004h
ADRESL_ADRES4_POSITION                   equ 0004h
ADRESL_ADRES4_SIZE                       equ 0001h
ADRESL_ADRES4_LENGTH                     equ 0001h
ADRESL_ADRES4_MASK                       equ 0010h
ADRESL_ADRES5_POSN                       equ 0005h
ADRESL_ADRES5_POSITION                   equ 0005h
ADRESL_ADRES5_SIZE                       equ 0001h
ADRESL_ADRES5_LENGTH                     equ 0001h
ADRESL_ADRES5_MASK                       equ 0020h
ADRESL_ADRES6_POSN                       equ 0006h
ADRESL_ADRES6_POSITION                   equ 0006h
ADRESL_ADRES6_SIZE                       equ 0001h
ADRESL_ADRES6_LENGTH                     equ 0001h
ADRESL_ADRES6_MASK                       equ 0040h
ADRESL_ADRES7_POSN                       equ 0007h
ADRESL_ADRES7_POSITION                   equ 0007h
ADRESL_ADRES7_SIZE                       equ 0001h
ADRESL_ADRES7_LENGTH                     equ 0001h
ADRESL_ADRES7_MASK                       equ 0080h
ADRESL_ADRES_POSN                        equ 0000h
ADRESL_ADRES_POSITION                    equ 0000h
ADRESL_ADRES_SIZE                        equ 0008h
ADRESL_ADRES_LENGTH                      equ 0008h
ADRESL_ADRES_MASK                        equ 00FFh
ADRESL_RES0_POSN                         equ 0000h
ADRESL_RES0_POSITION                     equ 0000h
ADRESL_RES0_SIZE                         equ 0001h
ADRESL_RES0_LENGTH                       equ 0001h
ADRESL_RES0_MASK                         equ 0001h
ADRESL_RES1_POSN                         equ 0001h
ADRESL_RES1_POSITION                     equ 0001h
ADRESL_RES1_SIZE                         equ 0001h
ADRESL_RES1_LENGTH                       equ 0001h
ADRESL_RES1_MASK                         equ 0002h
ADRESL_RES2_POSN                         equ 0002h
ADRESL_RES2_POSITION                     equ 0002h
ADRESL_RES2_SIZE                         equ 0001h
ADRESL_RES2_LENGTH                       equ 0001h
ADRESL_RES2_MASK                         equ 0004h
ADRESL_RES3_POSN                         equ 0003h
ADRESL_RES3_POSITION                     equ 0003h
ADRESL_RES3_SIZE                         equ 0001h
ADRESL_RES3_LENGTH                       equ 0001h
ADRESL_RES3_MASK                         equ 0008h
ADRESL_RES4_POSN                         equ 0004h
ADRESL_RES4_POSITION                     equ 0004h
ADRESL_RES4_SIZE                         equ 0001h
ADRESL_RES4_LENGTH                       equ 0001h
ADRESL_RES4_MASK                         equ 0010h
ADRESL_RES5_POSN                         equ 0005h
ADRESL_RES5_POSITION                     equ 0005h
ADRESL_RES5_SIZE                         equ 0001h
ADRESL_RES5_LENGTH                       equ 0001h
ADRESL_RES5_MASK                         equ 0020h
ADRESL_RES6_POSN                         equ 0006h
ADRESL_RES6_POSITION                     equ 0006h
ADRESL_RES6_SIZE                         equ 0001h
ADRESL_RES6_LENGTH                       equ 0001h
ADRESL_RES6_MASK                         equ 0040h
ADRESL_RES7_POSN                         equ 0007h
ADRESL_RES7_POSITION                     equ 0007h
ADRESL_RES7_SIZE                         equ 0001h
ADRESL_RES7_LENGTH                       equ 0001h
ADRESL_RES7_MASK                         equ 0080h

// Register: ADRESH
#define ADRESH ADRESH
ADRESH                                   equ 03EBh
// bitfield definitions
ADRESH_ADRES8_POSN                       equ 0000h
ADRESH_ADRES8_POSITION                   equ 0000h
ADRESH_ADRES8_SIZE                       equ 0001h
ADRESH_ADRES8_LENGTH                     equ 0001h
ADRESH_ADRES8_MASK                       equ 0001h
ADRESH_ADRES9_POSN                       equ 0001h
ADRESH_ADRES9_POSITION                   equ 0001h
ADRESH_ADRES9_SIZE                       equ 0001h
ADRESH_ADRES9_LENGTH                     equ 0001h
ADRESH_ADRES9_MASK                       equ 0002h
ADRESH_ADRES10_POSN                      equ 0002h
ADRESH_ADRES10_POSITION                  equ 0002h
ADRESH_ADRES10_SIZE                      equ 0001h
ADRESH_ADRES10_LENGTH                    equ 0001h
ADRESH_ADRES10_MASK                      equ 0004h
ADRESH_ADRES11_POSN                      equ 0003h
ADRESH_ADRES11_POSITION                  equ 0003h
ADRESH_ADRES11_SIZE                      equ 0001h
ADRESH_ADRES11_LENGTH                    equ 0001h
ADRESH_ADRES11_MASK                      equ 0008h
ADRESH_ADRES12_POSN                      equ 0004h
ADRESH_ADRES12_POSITION                  equ 0004h
ADRESH_ADRES12_SIZE                      equ 0001h
ADRESH_ADRES12_LENGTH                    equ 0001h
ADRESH_ADRES12_MASK                      equ 0010h
ADRESH_ADRES13_POSN                      equ 0005h
ADRESH_ADRES13_POSITION                  equ 0005h
ADRESH_ADRES13_SIZE                      equ 0001h
ADRESH_ADRES13_LENGTH                    equ 0001h
ADRESH_ADRES13_MASK                      equ 0020h
ADRESH_ADRES14_POSN                      equ 0006h
ADRESH_ADRES14_POSITION                  equ 0006h
ADRESH_ADRES14_SIZE                      equ 0001h
ADRESH_ADRES14_LENGTH                    equ 0001h
ADRESH_ADRES14_MASK                      equ 0040h
ADRESH_ADRES15_POSN                      equ 0007h
ADRESH_ADRES15_POSITION                  equ 0007h
ADRESH_ADRES15_SIZE                      equ 0001h
ADRESH_ADRES15_LENGTH                    equ 0001h
ADRESH_ADRES15_MASK                      equ 0080h
ADRESH_ADRES_POSN                        equ 0000h
ADRESH_ADRES_POSITION                    equ 0000h
ADRESH_ADRES_SIZE                        equ 0008h
ADRESH_ADRES_LENGTH                      equ 0008h
ADRESH_ADRES_MASK                        equ 00FFh
ADRESH_RES8_POSN                         equ 0000h
ADRESH_RES8_POSITION                     equ 0000h
ADRESH_RES8_SIZE                         equ 0001h
ADRESH_RES8_LENGTH                       equ 0001h
ADRESH_RES8_MASK                         equ 0001h
ADRESH_RES9_POSN                         equ 0001h
ADRESH_RES9_POSITION                     equ 0001h
ADRESH_RES9_SIZE                         equ 0001h
ADRESH_RES9_LENGTH                       equ 0001h
ADRESH_RES9_MASK                         equ 0002h
ADRESH_RES10_POSN                        equ 0002h
ADRESH_RES10_POSITION                    equ 0002h
ADRESH_RES10_SIZE                        equ 0001h
ADRESH_RES10_LENGTH                      equ 0001h
ADRESH_RES10_MASK                        equ 0004h
ADRESH_RES11_POSN                        equ 0003h
ADRESH_RES11_POSITION                    equ 0003h
ADRESH_RES11_SIZE                        equ 0001h
ADRESH_RES11_LENGTH                      equ 0001h
ADRESH_RES11_MASK                        equ 0008h
ADRESH_RES12_POSN                        equ 0004h
ADRESH_RES12_POSITION                    equ 0004h
ADRESH_RES12_SIZE                        equ 0001h
ADRESH_RES12_LENGTH                      equ 0001h
ADRESH_RES12_MASK                        equ 0010h
ADRESH_RES13_POSN                        equ 0005h
ADRESH_RES13_POSITION                    equ 0005h
ADRESH_RES13_SIZE                        equ 0001h
ADRESH_RES13_LENGTH                      equ 0001h
ADRESH_RES13_MASK                        equ 0020h
ADRESH_RES14_POSN                        equ 0006h
ADRESH_RES14_POSITION                    equ 0006h
ADRESH_RES14_SIZE                        equ 0001h
ADRESH_RES14_LENGTH                      equ 0001h
ADRESH_RES14_MASK                        equ 0040h
ADRESH_RES15_POSN                        equ 0007h
ADRESH_RES15_POSITION                    equ 0007h
ADRESH_RES15_SIZE                        equ 0001h
ADRESH_RES15_LENGTH                      equ 0001h
ADRESH_RES15_MASK                        equ 0080h

// Register: ADPCH
#define ADPCH ADPCH
ADPCH                                    equ 03ECh
// bitfield definitions
ADPCH_PCH_POSN                           equ 0000h
ADPCH_PCH_POSITION                       equ 0000h
ADPCH_PCH_SIZE                           equ 0008h
ADPCH_PCH_LENGTH                         equ 0008h
ADPCH_PCH_MASK                           equ 00FFh
ADPCH_ADPCH0_POSN                        equ 0000h
ADPCH_ADPCH0_POSITION                    equ 0000h
ADPCH_ADPCH0_SIZE                        equ 0001h
ADPCH_ADPCH0_LENGTH                      equ 0001h
ADPCH_ADPCH0_MASK                        equ 0001h
ADPCH_ADPCH1_POSN                        equ 0001h
ADPCH_ADPCH1_POSITION                    equ 0001h
ADPCH_ADPCH1_SIZE                        equ 0001h
ADPCH_ADPCH1_LENGTH                      equ 0001h
ADPCH_ADPCH1_MASK                        equ 0002h
ADPCH_ADPCH2_POSN                        equ 0002h
ADPCH_ADPCH2_POSITION                    equ 0002h
ADPCH_ADPCH2_SIZE                        equ 0001h
ADPCH_ADPCH2_LENGTH                      equ 0001h
ADPCH_ADPCH2_MASK                        equ 0004h
ADPCH_ADPCH3_POSN                        equ 0003h
ADPCH_ADPCH3_POSITION                    equ 0003h
ADPCH_ADPCH3_SIZE                        equ 0001h
ADPCH_ADPCH3_LENGTH                      equ 0001h
ADPCH_ADPCH3_MASK                        equ 0008h
ADPCH_ADPCH4_POSN                        equ 0004h
ADPCH_ADPCH4_POSITION                    equ 0004h
ADPCH_ADPCH4_SIZE                        equ 0001h
ADPCH_ADPCH4_LENGTH                      equ 0001h
ADPCH_ADPCH4_MASK                        equ 0010h
ADPCH_ADPCH5_POSN                        equ 0005h
ADPCH_ADPCH5_POSITION                    equ 0005h
ADPCH_ADPCH5_SIZE                        equ 0001h
ADPCH_ADPCH5_LENGTH                      equ 0001h
ADPCH_ADPCH5_MASK                        equ 0020h

// Register: ADACQ
#define ADACQ ADACQ
ADACQ                                    equ 03EEh

// Register: ADACQL
#define ADACQL ADACQL
ADACQL                                   equ 03EEh
// bitfield definitions
ADACQL_ACQ_POSN                          equ 0000h
ADACQL_ACQ_POSITION                      equ 0000h
ADACQL_ACQ_SIZE                          equ 0008h
ADACQL_ACQ_LENGTH                        equ 0008h
ADACQL_ACQ_MASK                          equ 00FFh
ADACQL_ADACQ0_POSN                       equ 0000h
ADACQL_ADACQ0_POSITION                   equ 0000h
ADACQL_ADACQ0_SIZE                       equ 0001h
ADACQL_ADACQ0_LENGTH                     equ 0001h
ADACQL_ADACQ0_MASK                       equ 0001h
ADACQL_ADACQ1_POSN                       equ 0001h
ADACQL_ADACQ1_POSITION                   equ 0001h
ADACQL_ADACQ1_SIZE                       equ 0001h
ADACQL_ADACQ1_LENGTH                     equ 0001h
ADACQL_ADACQ1_MASK                       equ 0002h
ADACQL_ADACQ2_POSN                       equ 0002h
ADACQL_ADACQ2_POSITION                   equ 0002h
ADACQL_ADACQ2_SIZE                       equ 0001h
ADACQL_ADACQ2_LENGTH                     equ 0001h
ADACQL_ADACQ2_MASK                       equ 0004h
ADACQL_ADACQ3_POSN                       equ 0003h
ADACQL_ADACQ3_POSITION                   equ 0003h
ADACQL_ADACQ3_SIZE                       equ 0001h
ADACQL_ADACQ3_LENGTH                     equ 0001h
ADACQL_ADACQ3_MASK                       equ 0008h
ADACQL_ADACQ4_POSN                       equ 0004h
ADACQL_ADACQ4_POSITION                   equ 0004h
ADACQL_ADACQ4_SIZE                       equ 0001h
ADACQL_ADACQ4_LENGTH                     equ 0001h
ADACQL_ADACQ4_MASK                       equ 0010h
ADACQL_ADACQ5_POSN                       equ 0005h
ADACQL_ADACQ5_POSITION                   equ 0005h
ADACQL_ADACQ5_SIZE                       equ 0001h
ADACQL_ADACQ5_LENGTH                     equ 0001h
ADACQL_ADACQ5_MASK                       equ 0020h
ADACQL_ADACQ6_POSN                       equ 0006h
ADACQL_ADACQ6_POSITION                   equ 0006h
ADACQL_ADACQ6_SIZE                       equ 0001h
ADACQL_ADACQ6_LENGTH                     equ 0001h
ADACQL_ADACQ6_MASK                       equ 0040h
ADACQL_ADACQ7_POSN                       equ 0007h
ADACQL_ADACQ7_POSITION                   equ 0007h
ADACQL_ADACQ7_SIZE                       equ 0001h
ADACQL_ADACQ7_LENGTH                     equ 0001h
ADACQL_ADACQ7_MASK                       equ 0080h
ADACQL_ADACQ_POSN                        equ 0000h
ADACQL_ADACQ_POSITION                    equ 0000h
ADACQL_ADACQ_SIZE                        equ 0008h
ADACQL_ADACQ_LENGTH                      equ 0008h
ADACQL_ADACQ_MASK                        equ 00FFh
ADACQL_ACQ0_POSN                         equ 0000h
ADACQL_ACQ0_POSITION                     equ 0000h
ADACQL_ACQ0_SIZE                         equ 0001h
ADACQL_ACQ0_LENGTH                       equ 0001h
ADACQL_ACQ0_MASK                         equ 0001h
ADACQL_ACQ1_POSN                         equ 0001h
ADACQL_ACQ1_POSITION                     equ 0001h
ADACQL_ACQ1_SIZE                         equ 0001h
ADACQL_ACQ1_LENGTH                       equ 0001h
ADACQL_ACQ1_MASK                         equ 0002h
ADACQL_ACQ2_POSN                         equ 0002h
ADACQL_ACQ2_POSITION                     equ 0002h
ADACQL_ACQ2_SIZE                         equ 0001h
ADACQL_ACQ2_LENGTH                       equ 0001h
ADACQL_ACQ2_MASK                         equ 0004h
ADACQL_ACQ3_POSN                         equ 0003h
ADACQL_ACQ3_POSITION                     equ 0003h
ADACQL_ACQ3_SIZE                         equ 0001h
ADACQL_ACQ3_LENGTH                       equ 0001h
ADACQL_ACQ3_MASK                         equ 0008h
ADACQL_ACQ4_POSN                         equ 0004h
ADACQL_ACQ4_POSITION                     equ 0004h
ADACQL_ACQ4_SIZE                         equ 0001h
ADACQL_ACQ4_LENGTH                       equ 0001h
ADACQL_ACQ4_MASK                         equ 0010h
ADACQL_ACQ5_POSN                         equ 0005h
ADACQL_ACQ5_POSITION                     equ 0005h
ADACQL_ACQ5_SIZE                         equ 0001h
ADACQL_ACQ5_LENGTH                       equ 0001h
ADACQL_ACQ5_MASK                         equ 0020h
ADACQL_ACQ6_POSN                         equ 0006h
ADACQL_ACQ6_POSITION                     equ 0006h
ADACQL_ACQ6_SIZE                         equ 0001h
ADACQL_ACQ6_LENGTH                       equ 0001h
ADACQL_ACQ6_MASK                         equ 0040h
ADACQL_ACQ7_POSN                         equ 0007h
ADACQL_ACQ7_POSITION                     equ 0007h
ADACQL_ACQ7_SIZE                         equ 0001h
ADACQL_ACQ7_LENGTH                       equ 0001h
ADACQL_ACQ7_MASK                         equ 0080h

// Register: ADACQH
#define ADACQH ADACQH
ADACQH                                   equ 03EFh
// bitfield definitions
ADACQH_ACQ_POSN                          equ 0000h
ADACQH_ACQ_POSITION                      equ 0000h
ADACQH_ACQ_SIZE                          equ 0005h
ADACQH_ACQ_LENGTH                        equ 0005h
ADACQH_ACQ_MASK                          equ 001Fh
ADACQH_ADACQ8_POSN                       equ 0000h
ADACQH_ADACQ8_POSITION                   equ 0000h
ADACQH_ADACQ8_SIZE                       equ 0001h
ADACQH_ADACQ8_LENGTH                     equ 0001h
ADACQH_ADACQ8_MASK                       equ 0001h
ADACQH_ADACQ9_POSN                       equ 0001h
ADACQH_ADACQ9_POSITION                   equ 0001h
ADACQH_ADACQ9_SIZE                       equ 0001h
ADACQH_ADACQ9_LENGTH                     equ 0001h
ADACQH_ADACQ9_MASK                       equ 0002h
ADACQH_ADACQ10_POSN                      equ 0002h
ADACQH_ADACQ10_POSITION                  equ 0002h
ADACQH_ADACQ10_SIZE                      equ 0001h
ADACQH_ADACQ10_LENGTH                    equ 0001h
ADACQH_ADACQ10_MASK                      equ 0004h
ADACQH_ADACQ11_POSN                      equ 0003h
ADACQH_ADACQ11_POSITION                  equ 0003h
ADACQH_ADACQ11_SIZE                      equ 0001h
ADACQH_ADACQ11_LENGTH                    equ 0001h
ADACQH_ADACQ11_MASK                      equ 0008h
ADACQH_ADACQ12_POSN                      equ 0004h
ADACQH_ADACQ12_POSITION                  equ 0004h
ADACQH_ADACQ12_SIZE                      equ 0001h
ADACQH_ADACQ12_LENGTH                    equ 0001h
ADACQH_ADACQ12_MASK                      equ 0010h
ADACQH_ADACQ_POSN                        equ 0000h
ADACQH_ADACQ_POSITION                    equ 0000h
ADACQH_ADACQ_SIZE                        equ 0005h
ADACQH_ADACQ_LENGTH                      equ 0005h
ADACQH_ADACQ_MASK                        equ 001Fh
ADACQH_ACQ8_POSN                         equ 0000h
ADACQH_ACQ8_POSITION                     equ 0000h
ADACQH_ACQ8_SIZE                         equ 0001h
ADACQH_ACQ8_LENGTH                       equ 0001h
ADACQH_ACQ8_MASK                         equ 0001h
ADACQH_ACQ9_POSN                         equ 0001h
ADACQH_ACQ9_POSITION                     equ 0001h
ADACQH_ACQ9_SIZE                         equ 0001h
ADACQH_ACQ9_LENGTH                       equ 0001h
ADACQH_ACQ9_MASK                         equ 0002h
ADACQH_ACQ10_POSN                        equ 0002h
ADACQH_ACQ10_POSITION                    equ 0002h
ADACQH_ACQ10_SIZE                        equ 0001h
ADACQH_ACQ10_LENGTH                      equ 0001h
ADACQH_ACQ10_MASK                        equ 0004h
ADACQH_ACQ11_POSN                        equ 0003h
ADACQH_ACQ11_POSITION                    equ 0003h
ADACQH_ACQ11_SIZE                        equ 0001h
ADACQH_ACQ11_LENGTH                      equ 0001h
ADACQH_ACQ11_MASK                        equ 0008h
ADACQH_ACQ12_POSN                        equ 0004h
ADACQH_ACQ12_POSITION                    equ 0004h
ADACQH_ACQ12_SIZE                        equ 0001h
ADACQH_ACQ12_LENGTH                      equ 0001h
ADACQH_ACQ12_MASK                        equ 0010h

// Register: ADCAP
#define ADCAP ADCAP
ADCAP                                    equ 03F0h
// bitfield definitions
ADCAP_CAP_POSN                           equ 0000h
ADCAP_CAP_POSITION                       equ 0000h
ADCAP_CAP_SIZE                           equ 0008h
ADCAP_CAP_LENGTH                         equ 0008h
ADCAP_CAP_MASK                           equ 00FFh
ADCAP_ADCAP0_POSN                        equ 0000h
ADCAP_ADCAP0_POSITION                    equ 0000h
ADCAP_ADCAP0_SIZE                        equ 0001h
ADCAP_ADCAP0_LENGTH                      equ 0001h
ADCAP_ADCAP0_MASK                        equ 0001h
ADCAP_ADCAP1_POSN                        equ 0001h
ADCAP_ADCAP1_POSITION                    equ 0001h
ADCAP_ADCAP1_SIZE                        equ 0001h
ADCAP_ADCAP1_LENGTH                      equ 0001h
ADCAP_ADCAP1_MASK                        equ 0002h
ADCAP_ADCAP2_POSN                        equ 0002h
ADCAP_ADCAP2_POSITION                    equ 0002h
ADCAP_ADCAP2_SIZE                        equ 0001h
ADCAP_ADCAP2_LENGTH                      equ 0001h
ADCAP_ADCAP2_MASK                        equ 0004h
ADCAP_ADCAP3_POSN                        equ 0003h
ADCAP_ADCAP3_POSITION                    equ 0003h
ADCAP_ADCAP3_SIZE                        equ 0001h
ADCAP_ADCAP3_LENGTH                      equ 0001h
ADCAP_ADCAP3_MASK                        equ 0008h
ADCAP_ADCAP4_POSN                        equ 0004h
ADCAP_ADCAP4_POSITION                    equ 0004h
ADCAP_ADCAP4_SIZE                        equ 0001h
ADCAP_ADCAP4_LENGTH                      equ 0001h
ADCAP_ADCAP4_MASK                        equ 0010h

// Register: ADPRE
#define ADPRE ADPRE
ADPRE                                    equ 03F1h

// Register: ADPREL
#define ADPREL ADPREL
ADPREL                                   equ 03F1h
// bitfield definitions
ADPREL_PRE_POSN                          equ 0000h
ADPREL_PRE_POSITION                      equ 0000h
ADPREL_PRE_SIZE                          equ 0008h
ADPREL_PRE_LENGTH                        equ 0008h
ADPREL_PRE_MASK                          equ 00FFh
ADPREL_PRE0_POSN                         equ 0000h
ADPREL_PRE0_POSITION                     equ 0000h
ADPREL_PRE0_SIZE                         equ 0001h
ADPREL_PRE0_LENGTH                       equ 0001h
ADPREL_PRE0_MASK                         equ 0001h
ADPREL_PRE1_POSN                         equ 0001h
ADPREL_PRE1_POSITION                     equ 0001h
ADPREL_PRE1_SIZE                         equ 0001h
ADPREL_PRE1_LENGTH                       equ 0001h
ADPREL_PRE1_MASK                         equ 0002h
ADPREL_PRE2_POSN                         equ 0002h
ADPREL_PRE2_POSITION                     equ 0002h
ADPREL_PRE2_SIZE                         equ 0001h
ADPREL_PRE2_LENGTH                       equ 0001h
ADPREL_PRE2_MASK                         equ 0004h
ADPREL_PRE3_POSN                         equ 0003h
ADPREL_PRE3_POSITION                     equ 0003h
ADPREL_PRE3_SIZE                         equ 0001h
ADPREL_PRE3_LENGTH                       equ 0001h
ADPREL_PRE3_MASK                         equ 0008h
ADPREL_PRE4_POSN                         equ 0004h
ADPREL_PRE4_POSITION                     equ 0004h
ADPREL_PRE4_SIZE                         equ 0001h
ADPREL_PRE4_LENGTH                       equ 0001h
ADPREL_PRE4_MASK                         equ 0010h
ADPREL_PRE5_POSN                         equ 0005h
ADPREL_PRE5_POSITION                     equ 0005h
ADPREL_PRE5_SIZE                         equ 0001h
ADPREL_PRE5_LENGTH                       equ 0001h
ADPREL_PRE5_MASK                         equ 0020h
ADPREL_PRE6_POSN                         equ 0006h
ADPREL_PRE6_POSITION                     equ 0006h
ADPREL_PRE6_SIZE                         equ 0001h
ADPREL_PRE6_LENGTH                       equ 0001h
ADPREL_PRE6_MASK                         equ 0040h
ADPREL_PRE7_POSN                         equ 0007h
ADPREL_PRE7_POSITION                     equ 0007h
ADPREL_PRE7_SIZE                         equ 0001h
ADPREL_PRE7_LENGTH                       equ 0001h
ADPREL_PRE7_MASK                         equ 0080h
ADPREL_ADPRE_POSN                        equ 0000h
ADPREL_ADPRE_POSITION                    equ 0000h
ADPREL_ADPRE_SIZE                        equ 0008h
ADPREL_ADPRE_LENGTH                      equ 0008h
ADPREL_ADPRE_MASK                        equ 00FFh
ADPREL_ADPRE0_POSN                       equ 0000h
ADPREL_ADPRE0_POSITION                   equ 0000h
ADPREL_ADPRE0_SIZE                       equ 0001h
ADPREL_ADPRE0_LENGTH                     equ 0001h
ADPREL_ADPRE0_MASK                       equ 0001h
ADPREL_ADPRE1_POSN                       equ 0001h
ADPREL_ADPRE1_POSITION                   equ 0001h
ADPREL_ADPRE1_SIZE                       equ 0001h
ADPREL_ADPRE1_LENGTH                     equ 0001h
ADPREL_ADPRE1_MASK                       equ 0002h
ADPREL_ADPRE2_POSN                       equ 0002h
ADPREL_ADPRE2_POSITION                   equ 0002h
ADPREL_ADPRE2_SIZE                       equ 0001h
ADPREL_ADPRE2_LENGTH                     equ 0001h
ADPREL_ADPRE2_MASK                       equ 0004h
ADPREL_ADPRE3_POSN                       equ 0003h
ADPREL_ADPRE3_POSITION                   equ 0003h
ADPREL_ADPRE3_SIZE                       equ 0001h
ADPREL_ADPRE3_LENGTH                     equ 0001h
ADPREL_ADPRE3_MASK                       equ 0008h
ADPREL_ADPRE4_POSN                       equ 0004h
ADPREL_ADPRE4_POSITION                   equ 0004h
ADPREL_ADPRE4_SIZE                       equ 0001h
ADPREL_ADPRE4_LENGTH                     equ 0001h
ADPREL_ADPRE4_MASK                       equ 0010h
ADPREL_ADPRE5_POSN                       equ 0005h
ADPREL_ADPRE5_POSITION                   equ 0005h
ADPREL_ADPRE5_SIZE                       equ 0001h
ADPREL_ADPRE5_LENGTH                     equ 0001h
ADPREL_ADPRE5_MASK                       equ 0020h
ADPREL_ADPRE6_POSN                       equ 0006h
ADPREL_ADPRE6_POSITION                   equ 0006h
ADPREL_ADPRE6_SIZE                       equ 0001h
ADPREL_ADPRE6_LENGTH                     equ 0001h
ADPREL_ADPRE6_MASK                       equ 0040h
ADPREL_ADPRE7_POSN                       equ 0007h
ADPREL_ADPRE7_POSITION                   equ 0007h
ADPREL_ADPRE7_SIZE                       equ 0001h
ADPREL_ADPRE7_LENGTH                     equ 0001h
ADPREL_ADPRE7_MASK                       equ 0080h

// Register: ADPREH
#define ADPREH ADPREH
ADPREH                                   equ 03F2h
// bitfield definitions
ADPREH_PRE_POSN                          equ 0000h
ADPREH_PRE_POSITION                      equ 0000h
ADPREH_PRE_SIZE                          equ 0005h
ADPREH_PRE_LENGTH                        equ 0005h
ADPREH_PRE_MASK                          equ 001Fh
ADPREH_PRE8_POSN                         equ 0000h
ADPREH_PRE8_POSITION                     equ 0000h
ADPREH_PRE8_SIZE                         equ 0001h
ADPREH_PRE8_LENGTH                       equ 0001h
ADPREH_PRE8_MASK                         equ 0001h
ADPREH_PRE9_POSN                         equ 0001h
ADPREH_PRE9_POSITION                     equ 0001h
ADPREH_PRE9_SIZE                         equ 0001h
ADPREH_PRE9_LENGTH                       equ 0001h
ADPREH_PRE9_MASK                         equ 0002h
ADPREH_PRE10_POSN                        equ 0002h
ADPREH_PRE10_POSITION                    equ 0002h
ADPREH_PRE10_SIZE                        equ 0001h
ADPREH_PRE10_LENGTH                      equ 0001h
ADPREH_PRE10_MASK                        equ 0004h
ADPREH_PRE11_POSN                        equ 0003h
ADPREH_PRE11_POSITION                    equ 0003h
ADPREH_PRE11_SIZE                        equ 0001h
ADPREH_PRE11_LENGTH                      equ 0001h
ADPREH_PRE11_MASK                        equ 0008h
ADPREH_PRE12_POSN                        equ 0004h
ADPREH_PRE12_POSITION                    equ 0004h
ADPREH_PRE12_SIZE                        equ 0001h
ADPREH_PRE12_LENGTH                      equ 0001h
ADPREH_PRE12_MASK                        equ 0010h
ADPREH_ADPRE_POSN                        equ 0000h
ADPREH_ADPRE_POSITION                    equ 0000h
ADPREH_ADPRE_SIZE                        equ 0005h
ADPREH_ADPRE_LENGTH                      equ 0005h
ADPREH_ADPRE_MASK                        equ 001Fh
ADPREH_ADPRE8_POSN                       equ 0000h
ADPREH_ADPRE8_POSITION                   equ 0000h
ADPREH_ADPRE8_SIZE                       equ 0001h
ADPREH_ADPRE8_LENGTH                     equ 0001h
ADPREH_ADPRE8_MASK                       equ 0001h
ADPREH_ADPRE9_POSN                       equ 0001h
ADPREH_ADPRE9_POSITION                   equ 0001h
ADPREH_ADPRE9_SIZE                       equ 0001h
ADPREH_ADPRE9_LENGTH                     equ 0001h
ADPREH_ADPRE9_MASK                       equ 0002h
ADPREH_ADPRE10_POSN                      equ 0002h
ADPREH_ADPRE10_POSITION                  equ 0002h
ADPREH_ADPRE10_SIZE                      equ 0001h
ADPREH_ADPRE10_LENGTH                    equ 0001h
ADPREH_ADPRE10_MASK                      equ 0004h
ADPREH_ADPRE11_POSN                      equ 0003h
ADPREH_ADPRE11_POSITION                  equ 0003h
ADPREH_ADPRE11_SIZE                      equ 0001h
ADPREH_ADPRE11_LENGTH                    equ 0001h
ADPREH_ADPRE11_MASK                      equ 0008h
ADPREH_ADPRE12_POSN                      equ 0004h
ADPREH_ADPRE12_POSITION                  equ 0004h
ADPREH_ADPRE12_SIZE                      equ 0001h
ADPREH_ADPRE12_LENGTH                    equ 0001h
ADPREH_ADPRE12_MASK                      equ 0010h

// Register: ADCON0
#define ADCON0 ADCON0
ADCON0                                   equ 03F3h
// bitfield definitions
ADCON0_GO_POSN                           equ 0000h
ADCON0_GO_POSITION                       equ 0000h
ADCON0_GO_SIZE                           equ 0001h
ADCON0_GO_LENGTH                         equ 0001h
ADCON0_GO_MASK                           equ 0001h
ADCON0_FM_POSN                           equ 0002h
ADCON0_FM_POSITION                       equ 0002h
ADCON0_FM_SIZE                           equ 0002h
ADCON0_FM_LENGTH                         equ 0002h
ADCON0_FM_MASK                           equ 000Ch
ADCON0_CS_POSN                           equ 0004h
ADCON0_CS_POSITION                       equ 0004h
ADCON0_CS_SIZE                           equ 0001h
ADCON0_CS_LENGTH                         equ 0001h
ADCON0_CS_MASK                           equ 0010h
ADCON0_CONT_POSN                         equ 0006h
ADCON0_CONT_POSITION                     equ 0006h
ADCON0_CONT_SIZE                         equ 0001h
ADCON0_CONT_LENGTH                       equ 0001h
ADCON0_CONT_MASK                         equ 0040h
ADCON0_ON_POSN                           equ 0007h
ADCON0_ON_POSITION                       equ 0007h
ADCON0_ON_SIZE                           equ 0001h
ADCON0_ON_LENGTH                         equ 0001h
ADCON0_ON_MASK                           equ 0080h
ADCON0_ADGO_POSN                         equ 0000h
ADCON0_ADGO_POSITION                     equ 0000h
ADCON0_ADGO_SIZE                         equ 0001h
ADCON0_ADGO_LENGTH                       equ 0001h
ADCON0_ADGO_MASK                         equ 0001h
ADCON0_ADFM_POSN                         equ 0002h
ADCON0_ADFM_POSITION                     equ 0002h
ADCON0_ADFM_SIZE                         equ 0002h
ADCON0_ADFM_LENGTH                       equ 0002h
ADCON0_ADFM_MASK                         equ 000Ch
ADCON0_ADCS_POSN                         equ 0004h
ADCON0_ADCS_POSITION                     equ 0004h
ADCON0_ADCS_SIZE                         equ 0001h
ADCON0_ADCS_LENGTH                       equ 0001h
ADCON0_ADCS_MASK                         equ 0010h
ADCON0_ADCONT_POSN                       equ 0006h
ADCON0_ADCONT_POSITION                   equ 0006h
ADCON0_ADCONT_SIZE                       equ 0001h
ADCON0_ADCONT_LENGTH                     equ 0001h
ADCON0_ADCONT_MASK                       equ 0040h
ADCON0_ADON_POSN                         equ 0007h
ADCON0_ADON_POSITION                     equ 0007h
ADCON0_ADON_SIZE                         equ 0001h
ADCON0_ADON_LENGTH                       equ 0001h
ADCON0_ADON_MASK                         equ 0080h
ADCON0_DONE_POSN                         equ 0000h
ADCON0_DONE_POSITION                     equ 0000h
ADCON0_DONE_SIZE                         equ 0001h
ADCON0_DONE_LENGTH                       equ 0001h
ADCON0_DONE_MASK                         equ 0001h
ADCON0_FM0_POSN                          equ 0002h
ADCON0_FM0_POSITION                      equ 0002h
ADCON0_FM0_SIZE                          equ 0001h
ADCON0_FM0_LENGTH                        equ 0001h
ADCON0_FM0_MASK                          equ 0004h
ADCON0_GO_NOT_DONE_POSN                  equ 0000h
ADCON0_GO_NOT_DONE_POSITION              equ 0000h
ADCON0_GO_NOT_DONE_SIZE                  equ 0001h
ADCON0_GO_NOT_DONE_LENGTH                equ 0001h
ADCON0_GO_NOT_DONE_MASK                  equ 0001h
ADCON0_GO_nDONE_POSN                     equ 0000h
ADCON0_GO_nDONE_POSITION                 equ 0000h
ADCON0_GO_nDONE_SIZE                     equ 0001h
ADCON0_GO_nDONE_LENGTH                   equ 0001h
ADCON0_GO_nDONE_MASK                     equ 0001h
ADCON0_ADFM0_POSN                        equ 0002h
ADCON0_ADFM0_POSITION                    equ 0002h
ADCON0_ADFM0_SIZE                        equ 0001h
ADCON0_ADFM0_LENGTH                      equ 0001h
ADCON0_ADFM0_MASK                        equ 0004h

// Register: ADCON1
#define ADCON1 ADCON1
ADCON1                                   equ 03F4h
// bitfield definitions
ADCON1_DSEN_POSN                         equ 0000h
ADCON1_DSEN_POSITION                     equ 0000h
ADCON1_DSEN_SIZE                         equ 0001h
ADCON1_DSEN_LENGTH                       equ 0001h
ADCON1_DSEN_MASK                         equ 0001h
ADCON1_GPOL_POSN                         equ 0005h
ADCON1_GPOL_POSITION                     equ 0005h
ADCON1_GPOL_SIZE                         equ 0001h
ADCON1_GPOL_LENGTH                       equ 0001h
ADCON1_GPOL_MASK                         equ 0020h
ADCON1_IPEN_POSN                         equ 0006h
ADCON1_IPEN_POSITION                     equ 0006h
ADCON1_IPEN_SIZE                         equ 0001h
ADCON1_IPEN_LENGTH                       equ 0001h
ADCON1_IPEN_MASK                         equ 0040h
ADCON1_PPOL_POSN                         equ 0007h
ADCON1_PPOL_POSITION                     equ 0007h
ADCON1_PPOL_SIZE                         equ 0001h
ADCON1_PPOL_LENGTH                       equ 0001h
ADCON1_PPOL_MASK                         equ 0080h
ADCON1_ADDSEN_POSN                       equ 0000h
ADCON1_ADDSEN_POSITION                   equ 0000h
ADCON1_ADDSEN_SIZE                       equ 0001h
ADCON1_ADDSEN_LENGTH                     equ 0001h
ADCON1_ADDSEN_MASK                       equ 0001h
ADCON1_ADGPOL_POSN                       equ 0005h
ADCON1_ADGPOL_POSITION                   equ 0005h
ADCON1_ADGPOL_SIZE                       equ 0001h
ADCON1_ADGPOL_LENGTH                     equ 0001h
ADCON1_ADGPOL_MASK                       equ 0020h
ADCON1_ADIPEN_POSN                       equ 0006h
ADCON1_ADIPEN_POSITION                   equ 0006h
ADCON1_ADIPEN_SIZE                       equ 0001h
ADCON1_ADIPEN_LENGTH                     equ 0001h
ADCON1_ADIPEN_MASK                       equ 0040h
ADCON1_ADPPOL_POSN                       equ 0007h
ADCON1_ADPPOL_POSITION                   equ 0007h
ADCON1_ADPPOL_SIZE                       equ 0001h
ADCON1_ADPPOL_LENGTH                     equ 0001h
ADCON1_ADPPOL_MASK                       equ 0080h

// Register: ADCON2
#define ADCON2 ADCON2
ADCON2                                   equ 03F5h
// bitfield definitions
ADCON2_MD_POSN                           equ 0000h
ADCON2_MD_POSITION                       equ 0000h
ADCON2_MD_SIZE                           equ 0003h
ADCON2_MD_LENGTH                         equ 0003h
ADCON2_MD_MASK                           equ 0007h
ADCON2_ACLR_POSN                         equ 0003h
ADCON2_ACLR_POSITION                     equ 0003h
ADCON2_ACLR_SIZE                         equ 0001h
ADCON2_ACLR_LENGTH                       equ 0001h
ADCON2_ACLR_MASK                         equ 0008h
ADCON2_CRS_POSN                          equ 0004h
ADCON2_CRS_POSITION                      equ 0004h
ADCON2_CRS_SIZE                          equ 0003h
ADCON2_CRS_LENGTH                        equ 0003h
ADCON2_CRS_MASK                          equ 0070h
ADCON2_PSIS_POSN                         equ 0007h
ADCON2_PSIS_POSITION                     equ 0007h
ADCON2_PSIS_SIZE                         equ 0001h
ADCON2_PSIS_LENGTH                       equ 0001h
ADCON2_PSIS_MASK                         equ 0080h
ADCON2_ADMD0_POSN                        equ 0000h
ADCON2_ADMD0_POSITION                    equ 0000h
ADCON2_ADMD0_SIZE                        equ 0001h
ADCON2_ADMD0_LENGTH                      equ 0001h
ADCON2_ADMD0_MASK                        equ 0001h
ADCON2_ADMD1_POSN                        equ 0001h
ADCON2_ADMD1_POSITION                    equ 0001h
ADCON2_ADMD1_SIZE                        equ 0001h
ADCON2_ADMD1_LENGTH                      equ 0001h
ADCON2_ADMD1_MASK                        equ 0002h
ADCON2_ADMD2_POSN                        equ 0002h
ADCON2_ADMD2_POSITION                    equ 0002h
ADCON2_ADMD2_SIZE                        equ 0001h
ADCON2_ADMD2_LENGTH                      equ 0001h
ADCON2_ADMD2_MASK                        equ 0004h
ADCON2_ADACLR_POSN                       equ 0003h
ADCON2_ADACLR_POSITION                   equ 0003h
ADCON2_ADACLR_SIZE                       equ 0001h
ADCON2_ADACLR_LENGTH                     equ 0001h
ADCON2_ADACLR_MASK                       equ 0008h
ADCON2_ADCRS0_POSN                       equ 0004h
ADCON2_ADCRS0_POSITION                   equ 0004h
ADCON2_ADCRS0_SIZE                       equ 0001h
ADCON2_ADCRS0_LENGTH                     equ 0001h
ADCON2_ADCRS0_MASK                       equ 0010h
ADCON2_ADCRS1_POSN                       equ 0005h
ADCON2_ADCRS1_POSITION                   equ 0005h
ADCON2_ADCRS1_SIZE                       equ 0001h
ADCON2_ADCRS1_LENGTH                     equ 0001h
ADCON2_ADCRS1_MASK                       equ 0020h
ADCON2_ADCRS2_POSN                       equ 0006h
ADCON2_ADCRS2_POSITION                   equ 0006h
ADCON2_ADCRS2_SIZE                       equ 0001h
ADCON2_ADCRS2_LENGTH                     equ 0001h
ADCON2_ADCRS2_MASK                       equ 0040h
ADCON2_ADPSIS_POSN                       equ 0007h
ADCON2_ADPSIS_POSITION                   equ 0007h
ADCON2_ADPSIS_SIZE                       equ 0001h
ADCON2_ADPSIS_LENGTH                     equ 0001h
ADCON2_ADPSIS_MASK                       equ 0080h
ADCON2_ADMD_POSN                         equ 0000h
ADCON2_ADMD_POSITION                     equ 0000h
ADCON2_ADMD_SIZE                         equ 0003h
ADCON2_ADMD_LENGTH                       equ 0003h
ADCON2_ADMD_MASK                         equ 0007h
ADCON2_ADCRS_POSN                        equ 0004h
ADCON2_ADCRS_POSITION                    equ 0004h
ADCON2_ADCRS_SIZE                        equ 0003h
ADCON2_ADCRS_LENGTH                      equ 0003h
ADCON2_ADCRS_MASK                        equ 0070h
ADCON2_MD0_POSN                          equ 0000h
ADCON2_MD0_POSITION                      equ 0000h
ADCON2_MD0_SIZE                          equ 0001h
ADCON2_MD0_LENGTH                        equ 0001h
ADCON2_MD0_MASK                          equ 0001h
ADCON2_MD1_POSN                          equ 0001h
ADCON2_MD1_POSITION                      equ 0001h
ADCON2_MD1_SIZE                          equ 0001h
ADCON2_MD1_LENGTH                        equ 0001h
ADCON2_MD1_MASK                          equ 0002h
ADCON2_MD2_POSN                          equ 0002h
ADCON2_MD2_POSITION                      equ 0002h
ADCON2_MD2_SIZE                          equ 0001h
ADCON2_MD2_LENGTH                        equ 0001h
ADCON2_MD2_MASK                          equ 0004h
ADCON2_CRS0_POSN                         equ 0004h
ADCON2_CRS0_POSITION                     equ 0004h
ADCON2_CRS0_SIZE                         equ 0001h
ADCON2_CRS0_LENGTH                       equ 0001h
ADCON2_CRS0_MASK                         equ 0010h
ADCON2_CRS1_POSN                         equ 0005h
ADCON2_CRS1_POSITION                     equ 0005h
ADCON2_CRS1_SIZE                         equ 0001h
ADCON2_CRS1_LENGTH                       equ 0001h
ADCON2_CRS1_MASK                         equ 0020h
ADCON2_CRS2_POSN                         equ 0006h
ADCON2_CRS2_POSITION                     equ 0006h
ADCON2_CRS2_SIZE                         equ 0001h
ADCON2_CRS2_LENGTH                       equ 0001h
ADCON2_CRS2_MASK                         equ 0040h

// Register: ADCON3
#define ADCON3 ADCON3
ADCON3                                   equ 03F6h
// bitfield definitions
ADCON3_TMD_POSN                          equ 0000h
ADCON3_TMD_POSITION                      equ 0000h
ADCON3_TMD_SIZE                          equ 0003h
ADCON3_TMD_LENGTH                        equ 0003h
ADCON3_TMD_MASK                          equ 0007h
ADCON3_SOI_POSN                          equ 0003h
ADCON3_SOI_POSITION                      equ 0003h
ADCON3_SOI_SIZE                          equ 0001h
ADCON3_SOI_LENGTH                        equ 0001h
ADCON3_SOI_MASK                          equ 0008h
ADCON3_CALC_POSN                         equ 0004h
ADCON3_CALC_POSITION                     equ 0004h
ADCON3_CALC_SIZE                         equ 0003h
ADCON3_CALC_LENGTH                       equ 0003h
ADCON3_CALC_MASK                         equ 0070h
ADCON3_ADTMD0_POSN                       equ 0000h
ADCON3_ADTMD0_POSITION                   equ 0000h
ADCON3_ADTMD0_SIZE                       equ 0001h
ADCON3_ADTMD0_LENGTH                     equ 0001h
ADCON3_ADTMD0_MASK                       equ 0001h
ADCON3_ADTMD1_POSN                       equ 0001h
ADCON3_ADTMD1_POSITION                   equ 0001h
ADCON3_ADTMD1_SIZE                       equ 0001h
ADCON3_ADTMD1_LENGTH                     equ 0001h
ADCON3_ADTMD1_MASK                       equ 0002h
ADCON3_ADTMD2_POSN                       equ 0002h
ADCON3_ADTMD2_POSITION                   equ 0002h
ADCON3_ADTMD2_SIZE                       equ 0001h
ADCON3_ADTMD2_LENGTH                     equ 0001h
ADCON3_ADTMD2_MASK                       equ 0004h
ADCON3_ADSOI_POSN                        equ 0003h
ADCON3_ADSOI_POSITION                    equ 0003h
ADCON3_ADSOI_SIZE                        equ 0001h
ADCON3_ADSOI_LENGTH                      equ 0001h
ADCON3_ADSOI_MASK                        equ 0008h
ADCON3_ADCALC0_POSN                      equ 0004h
ADCON3_ADCALC0_POSITION                  equ 0004h
ADCON3_ADCALC0_SIZE                      equ 0001h
ADCON3_ADCALC0_LENGTH                    equ 0001h
ADCON3_ADCALC0_MASK                      equ 0010h
ADCON3_ADCALC1_POSN                      equ 0005h
ADCON3_ADCALC1_POSITION                  equ 0005h
ADCON3_ADCALC1_SIZE                      equ 0001h
ADCON3_ADCALC1_LENGTH                    equ 0001h
ADCON3_ADCALC1_MASK                      equ 0020h
ADCON3_ADCALC2_POSN                      equ 0006h
ADCON3_ADCALC2_POSITION                  equ 0006h
ADCON3_ADCALC2_SIZE                      equ 0001h
ADCON3_ADCALC2_LENGTH                    equ 0001h
ADCON3_ADCALC2_MASK                      equ 0040h
ADCON3_ADTMD_POSN                        equ 0000h
ADCON3_ADTMD_POSITION                    equ 0000h
ADCON3_ADTMD_SIZE                        equ 0003h
ADCON3_ADTMD_LENGTH                      equ 0003h
ADCON3_ADTMD_MASK                        equ 0007h
ADCON3_ADCALC_POSN                       equ 0004h
ADCON3_ADCALC_POSITION                   equ 0004h
ADCON3_ADCALC_SIZE                       equ 0003h
ADCON3_ADCALC_LENGTH                     equ 0003h
ADCON3_ADCALC_MASK                       equ 0070h
ADCON3_TMD0_POSN                         equ 0000h
ADCON3_TMD0_POSITION                     equ 0000h
ADCON3_TMD0_SIZE                         equ 0001h
ADCON3_TMD0_LENGTH                       equ 0001h
ADCON3_TMD0_MASK                         equ 0001h
ADCON3_TMD1_POSN                         equ 0001h
ADCON3_TMD1_POSITION                     equ 0001h
ADCON3_TMD1_SIZE                         equ 0001h
ADCON3_TMD1_LENGTH                       equ 0001h
ADCON3_TMD1_MASK                         equ 0002h
ADCON3_TMD2_POSN                         equ 0002h
ADCON3_TMD2_POSITION                     equ 0002h
ADCON3_TMD2_SIZE                         equ 0001h
ADCON3_TMD2_LENGTH                       equ 0001h
ADCON3_TMD2_MASK                         equ 0004h
ADCON3_CALC0_POSN                        equ 0004h
ADCON3_CALC0_POSITION                    equ 0004h
ADCON3_CALC0_SIZE                        equ 0001h
ADCON3_CALC0_LENGTH                      equ 0001h
ADCON3_CALC0_MASK                        equ 0010h
ADCON3_CALC1_POSN                        equ 0005h
ADCON3_CALC1_POSITION                    equ 0005h
ADCON3_CALC1_SIZE                        equ 0001h
ADCON3_CALC1_LENGTH                      equ 0001h
ADCON3_CALC1_MASK                        equ 0020h
ADCON3_CALC2_POSN                        equ 0006h
ADCON3_CALC2_POSITION                    equ 0006h
ADCON3_CALC2_SIZE                        equ 0001h
ADCON3_CALC2_LENGTH                      equ 0001h
ADCON3_CALC2_MASK                        equ 0040h

// Register: ADSTAT
#define ADSTAT ADSTAT
ADSTAT                                   equ 03F7h
// bitfield definitions
ADSTAT_STAT_POSN                         equ 0000h
ADSTAT_STAT_POSITION                     equ 0000h
ADSTAT_STAT_SIZE                         equ 0003h
ADSTAT_STAT_LENGTH                       equ 0003h
ADSTAT_STAT_MASK                         equ 0007h
ADSTAT_MATH_POSN                         equ 0004h
ADSTAT_MATH_POSITION                     equ 0004h
ADSTAT_MATH_SIZE                         equ 0001h
ADSTAT_MATH_LENGTH                       equ 0001h
ADSTAT_MATH_MASK                         equ 0010h
ADSTAT_LTHR_POSN                         equ 0005h
ADSTAT_LTHR_POSITION                     equ 0005h
ADSTAT_LTHR_SIZE                         equ 0001h
ADSTAT_LTHR_LENGTH                       equ 0001h
ADSTAT_LTHR_MASK                         equ 0020h
ADSTAT_UTHR_POSN                         equ 0006h
ADSTAT_UTHR_POSITION                     equ 0006h
ADSTAT_UTHR_SIZE                         equ 0001h
ADSTAT_UTHR_LENGTH                       equ 0001h
ADSTAT_UTHR_MASK                         equ 0040h
ADSTAT_AOV_POSN                          equ 0007h
ADSTAT_AOV_POSITION                      equ 0007h
ADSTAT_AOV_SIZE                          equ 0001h
ADSTAT_AOV_LENGTH                        equ 0001h
ADSTAT_AOV_MASK                          equ 0080h
ADSTAT_ADSTAT0_POSN                      equ 0000h
ADSTAT_ADSTAT0_POSITION                  equ 0000h
ADSTAT_ADSTAT0_SIZE                      equ 0001h
ADSTAT_ADSTAT0_LENGTH                    equ 0001h
ADSTAT_ADSTAT0_MASK                      equ 0001h
ADSTAT_ADSTAT1_POSN                      equ 0001h
ADSTAT_ADSTAT1_POSITION                  equ 0001h
ADSTAT_ADSTAT1_SIZE                      equ 0001h
ADSTAT_ADSTAT1_LENGTH                    equ 0001h
ADSTAT_ADSTAT1_MASK                      equ 0002h
ADSTAT_ADSTAT2_POSN                      equ 0002h
ADSTAT_ADSTAT2_POSITION                  equ 0002h
ADSTAT_ADSTAT2_SIZE                      equ 0001h
ADSTAT_ADSTAT2_LENGTH                    equ 0001h
ADSTAT_ADSTAT2_MASK                      equ 0004h
ADSTAT_ADMATH_POSN                       equ 0004h
ADSTAT_ADMATH_POSITION                   equ 0004h
ADSTAT_ADMATH_SIZE                       equ 0001h
ADSTAT_ADMATH_LENGTH                     equ 0001h
ADSTAT_ADMATH_MASK                       equ 0010h
ADSTAT_ADLTHR_POSN                       equ 0005h
ADSTAT_ADLTHR_POSITION                   equ 0005h
ADSTAT_ADLTHR_SIZE                       equ 0001h
ADSTAT_ADLTHR_LENGTH                     equ 0001h
ADSTAT_ADLTHR_MASK                       equ 0020h
ADSTAT_ADUTHR_POSN                       equ 0006h
ADSTAT_ADUTHR_POSITION                   equ 0006h
ADSTAT_ADUTHR_SIZE                       equ 0001h
ADSTAT_ADUTHR_LENGTH                     equ 0001h
ADSTAT_ADUTHR_MASK                       equ 0040h
ADSTAT_ADAOV_POSN                        equ 0007h
ADSTAT_ADAOV_POSITION                    equ 0007h
ADSTAT_ADAOV_SIZE                        equ 0001h
ADSTAT_ADAOV_LENGTH                      equ 0001h
ADSTAT_ADAOV_MASK                        equ 0080h
ADSTAT_ADSTAT_POSN                       equ 0000h
ADSTAT_ADSTAT_POSITION                   equ 0000h
ADSTAT_ADSTAT_SIZE                       equ 0003h
ADSTAT_ADSTAT_LENGTH                     equ 0003h
ADSTAT_ADSTAT_MASK                       equ 0007h
ADSTAT_ADOV_POSN                         equ 0007h
ADSTAT_ADOV_POSITION                     equ 0007h
ADSTAT_ADOV_SIZE                         equ 0001h
ADSTAT_ADOV_LENGTH                       equ 0001h
ADSTAT_ADOV_MASK                         equ 0080h
ADSTAT_STAT0_POSN                        equ 0000h
ADSTAT_STAT0_POSITION                    equ 0000h
ADSTAT_STAT0_SIZE                        equ 0001h
ADSTAT_STAT0_LENGTH                      equ 0001h
ADSTAT_STAT0_MASK                        equ 0001h
ADSTAT_STAT1_POSN                        equ 0001h
ADSTAT_STAT1_POSITION                    equ 0001h
ADSTAT_STAT1_SIZE                        equ 0001h
ADSTAT_STAT1_LENGTH                      equ 0001h
ADSTAT_STAT1_MASK                        equ 0002h
ADSTAT_STAT2_POSN                        equ 0002h
ADSTAT_STAT2_POSITION                    equ 0002h
ADSTAT_STAT2_SIZE                        equ 0001h
ADSTAT_STAT2_LENGTH                      equ 0001h
ADSTAT_STAT2_MASK                        equ 0004h
ADSTAT_OV_POSN                           equ 0007h
ADSTAT_OV_POSITION                       equ 0007h
ADSTAT_OV_SIZE                           equ 0001h
ADSTAT_OV_LENGTH                         equ 0001h
ADSTAT_OV_MASK                           equ 0080h

// Register: ADREF
#define ADREF ADREF
ADREF                                    equ 03F8h
// bitfield definitions
ADREF_PREF_POSN                          equ 0000h
ADREF_PREF_POSITION                      equ 0000h
ADREF_PREF_SIZE                          equ 0004h
ADREF_PREF_LENGTH                        equ 0004h
ADREF_PREF_MASK                          equ 000Fh
ADREF_NREF_POSN                          equ 0004h
ADREF_NREF_POSITION                      equ 0004h
ADREF_NREF_SIZE                          equ 0004h
ADREF_NREF_LENGTH                        equ 0004h
ADREF_NREF_MASK                          equ 00F0h
ADREF_ADPREF_POSN                        equ 0000h
ADREF_ADPREF_POSITION                    equ 0000h
ADREF_ADPREF_SIZE                        equ 0004h
ADREF_ADPREF_LENGTH                      equ 0004h
ADREF_ADPREF_MASK                        equ 000Fh
ADREF_ADNREF_POSN                        equ 0004h
ADREF_ADNREF_POSITION                    equ 0004h
ADREF_ADNREF_SIZE                        equ 0004h
ADREF_ADNREF_LENGTH                      equ 0004h
ADREF_ADNREF_MASK                        equ 00F0h
ADREF_PREF0_POSN                         equ 0000h
ADREF_PREF0_POSITION                     equ 0000h
ADREF_PREF0_SIZE                         equ 0001h
ADREF_PREF0_LENGTH                       equ 0001h
ADREF_PREF0_MASK                         equ 0001h
ADREF_PREF1_POSN                         equ 0001h
ADREF_PREF1_POSITION                     equ 0001h
ADREF_PREF1_SIZE                         equ 0001h
ADREF_PREF1_LENGTH                       equ 0001h
ADREF_PREF1_MASK                         equ 0002h
ADREF_NREF0_POSN                         equ 0004h
ADREF_NREF0_POSITION                     equ 0004h
ADREF_NREF0_SIZE                         equ 0001h
ADREF_NREF0_LENGTH                       equ 0001h
ADREF_NREF0_MASK                         equ 0010h
ADREF_ADPREF0_POSN                       equ 0000h
ADREF_ADPREF0_POSITION                   equ 0000h
ADREF_ADPREF0_SIZE                       equ 0001h
ADREF_ADPREF0_LENGTH                     equ 0001h
ADREF_ADPREF0_MASK                       equ 0001h
ADREF_ADPREF1_POSN                       equ 0001h
ADREF_ADPREF1_POSITION                   equ 0001h
ADREF_ADPREF1_SIZE                       equ 0001h
ADREF_ADPREF1_LENGTH                     equ 0001h
ADREF_ADPREF1_MASK                       equ 0002h
ADREF_ADNREF0_POSN                       equ 0004h
ADREF_ADNREF0_POSITION                   equ 0004h
ADREF_ADNREF0_SIZE                       equ 0001h
ADREF_ADNREF0_LENGTH                     equ 0001h
ADREF_ADNREF0_MASK                       equ 0010h

// Register: ADACT
#define ADACT ADACT
ADACT                                    equ 03F9h
// bitfield definitions
ADACT_ACT_POSN                           equ 0000h
ADACT_ACT_POSITION                       equ 0000h
ADACT_ACT_SIZE                           equ 0008h
ADACT_ACT_LENGTH                         equ 0008h
ADACT_ACT_MASK                           equ 00FFh
ADACT_ADACT0_POSN                        equ 0000h
ADACT_ADACT0_POSITION                    equ 0000h
ADACT_ADACT0_SIZE                        equ 0001h
ADACT_ADACT0_LENGTH                      equ 0001h
ADACT_ADACT0_MASK                        equ 0001h
ADACT_ADACT1_POSN                        equ 0001h
ADACT_ADACT1_POSITION                    equ 0001h
ADACT_ADACT1_SIZE                        equ 0001h
ADACT_ADACT1_LENGTH                      equ 0001h
ADACT_ADACT1_MASK                        equ 0002h
ADACT_ADACT2_POSN                        equ 0002h
ADACT_ADACT2_POSITION                    equ 0002h
ADACT_ADACT2_SIZE                        equ 0001h
ADACT_ADACT2_LENGTH                      equ 0001h
ADACT_ADACT2_MASK                        equ 0004h
ADACT_ADACT3_POSN                        equ 0003h
ADACT_ADACT3_POSITION                    equ 0003h
ADACT_ADACT3_SIZE                        equ 0001h
ADACT_ADACT3_LENGTH                      equ 0001h
ADACT_ADACT3_MASK                        equ 0008h
ADACT_ADACT4_POSN                        equ 0004h
ADACT_ADACT4_POSITION                    equ 0004h
ADACT_ADACT4_SIZE                        equ 0001h
ADACT_ADACT4_LENGTH                      equ 0001h
ADACT_ADACT4_MASK                        equ 0010h
ADACT_ADACT5_POSN                        equ 0005h
ADACT_ADACT5_POSITION                    equ 0005h
ADACT_ADACT5_SIZE                        equ 0001h
ADACT_ADACT5_LENGTH                      equ 0001h
ADACT_ADACT5_MASK                        equ 0020h
ADACT_ADACT_POSN                         equ 0000h
ADACT_ADACT_POSITION                     equ 0000h
ADACT_ADACT_SIZE                         equ 0008h
ADACT_ADACT_LENGTH                       equ 0008h
ADACT_ADACT_MASK                         equ 00FFh
ADACT_ACT0_POSN                          equ 0000h
ADACT_ACT0_POSITION                      equ 0000h
ADACT_ACT0_SIZE                          equ 0001h
ADACT_ACT0_LENGTH                        equ 0001h
ADACT_ACT0_MASK                          equ 0001h
ADACT_ACT1_POSN                          equ 0001h
ADACT_ACT1_POSITION                      equ 0001h
ADACT_ACT1_SIZE                          equ 0001h
ADACT_ACT1_LENGTH                        equ 0001h
ADACT_ACT1_MASK                          equ 0002h
ADACT_ACT2_POSN                          equ 0002h
ADACT_ACT2_POSITION                      equ 0002h
ADACT_ACT2_SIZE                          equ 0001h
ADACT_ACT2_LENGTH                        equ 0001h
ADACT_ACT2_MASK                          equ 0004h
ADACT_ACT3_POSN                          equ 0003h
ADACT_ACT3_POSITION                      equ 0003h
ADACT_ACT3_SIZE                          equ 0001h
ADACT_ACT3_LENGTH                        equ 0001h
ADACT_ACT3_MASK                          equ 0008h
ADACT_ACT4_POSN                          equ 0004h
ADACT_ACT4_POSITION                      equ 0004h
ADACT_ACT4_SIZE                          equ 0001h
ADACT_ACT4_LENGTH                        equ 0001h
ADACT_ACT4_MASK                          equ 0010h
ADACT_ACT5_POSN                          equ 0005h
ADACT_ACT5_POSITION                      equ 0005h
ADACT_ACT5_SIZE                          equ 0001h
ADACT_ACT5_LENGTH                        equ 0001h
ADACT_ACT5_MASK                          equ 0020h

// Register: ADCLK
#define ADCLK ADCLK
ADCLK                                    equ 03FAh
// bitfield definitions
ADCLK_CS_POSN                            equ 0000h
ADCLK_CS_POSITION                        equ 0000h
ADCLK_CS_SIZE                            equ 0008h
ADCLK_CS_LENGTH                          equ 0008h
ADCLK_CS_MASK                            equ 00FFh
ADCLK_ADCS0_POSN                         equ 0000h
ADCLK_ADCS0_POSITION                     equ 0000h
ADCLK_ADCS0_SIZE                         equ 0001h
ADCLK_ADCS0_LENGTH                       equ 0001h
ADCLK_ADCS0_MASK                         equ 0001h
ADCLK_ADCS1_POSN                         equ 0001h
ADCLK_ADCS1_POSITION                     equ 0001h
ADCLK_ADCS1_SIZE                         equ 0001h
ADCLK_ADCS1_LENGTH                       equ 0001h
ADCLK_ADCS1_MASK                         equ 0002h
ADCLK_ADCS2_POSN                         equ 0002h
ADCLK_ADCS2_POSITION                     equ 0002h
ADCLK_ADCS2_SIZE                         equ 0001h
ADCLK_ADCS2_LENGTH                       equ 0001h
ADCLK_ADCS2_MASK                         equ 0004h
ADCLK_ADCS3_POSN                         equ 0003h
ADCLK_ADCS3_POSITION                     equ 0003h
ADCLK_ADCS3_SIZE                         equ 0001h
ADCLK_ADCS3_LENGTH                       equ 0001h
ADCLK_ADCS3_MASK                         equ 0008h
ADCLK_ADCS4_POSN                         equ 0004h
ADCLK_ADCS4_POSITION                     equ 0004h
ADCLK_ADCS4_SIZE                         equ 0001h
ADCLK_ADCS4_LENGTH                       equ 0001h
ADCLK_ADCS4_MASK                         equ 0010h
ADCLK_ADCS5_POSN                         equ 0005h
ADCLK_ADCS5_POSITION                     equ 0005h
ADCLK_ADCS5_SIZE                         equ 0001h
ADCLK_ADCS5_LENGTH                       equ 0001h
ADCLK_ADCS5_MASK                         equ 0020h
ADCLK_ADCS_POSN                          equ 0000h
ADCLK_ADCS_POSITION                      equ 0000h
ADCLK_ADCS_SIZE                          equ 0008h
ADCLK_ADCS_LENGTH                        equ 0008h
ADCLK_ADCS_MASK                          equ 00FFh
ADCLK_CS0_POSN                           equ 0000h
ADCLK_CS0_POSITION                       equ 0000h
ADCLK_CS0_SIZE                           equ 0001h
ADCLK_CS0_LENGTH                         equ 0001h
ADCLK_CS0_MASK                           equ 0001h
ADCLK_CS1_POSN                           equ 0001h
ADCLK_CS1_POSITION                       equ 0001h
ADCLK_CS1_SIZE                           equ 0001h
ADCLK_CS1_LENGTH                         equ 0001h
ADCLK_CS1_MASK                           equ 0002h
ADCLK_CS2_POSN                           equ 0002h
ADCLK_CS2_POSITION                       equ 0002h
ADCLK_CS2_SIZE                           equ 0001h
ADCLK_CS2_LENGTH                         equ 0001h
ADCLK_CS2_MASK                           equ 0004h
ADCLK_CS3_POSN                           equ 0003h
ADCLK_CS3_POSITION                       equ 0003h
ADCLK_CS3_SIZE                           equ 0001h
ADCLK_CS3_LENGTH                         equ 0001h
ADCLK_CS3_MASK                           equ 0008h
ADCLK_CS4_POSN                           equ 0004h
ADCLK_CS4_POSITION                       equ 0004h
ADCLK_CS4_SIZE                           equ 0001h
ADCLK_CS4_LENGTH                         equ 0001h
ADCLK_CS4_MASK                           equ 0010h
ADCLK_CS5_POSN                           equ 0005h
ADCLK_CS5_POSITION                       equ 0005h
ADCLK_CS5_SIZE                           equ 0001h
ADCLK_CS5_LENGTH                         equ 0001h
ADCLK_CS5_MASK                           equ 0020h

// Register: ANSELA
#define ANSELA ANSELA
ANSELA                                   equ 0400h
// bitfield definitions
ANSELA_ANSELA0_POSN                      equ 0000h
ANSELA_ANSELA0_POSITION                  equ 0000h
ANSELA_ANSELA0_SIZE                      equ 0001h
ANSELA_ANSELA0_LENGTH                    equ 0001h
ANSELA_ANSELA0_MASK                      equ 0001h
ANSELA_ANSELA1_POSN                      equ 0001h
ANSELA_ANSELA1_POSITION                  equ 0001h
ANSELA_ANSELA1_SIZE                      equ 0001h
ANSELA_ANSELA1_LENGTH                    equ 0001h
ANSELA_ANSELA1_MASK                      equ 0002h
ANSELA_ANSELA2_POSN                      equ 0002h
ANSELA_ANSELA2_POSITION                  equ 0002h
ANSELA_ANSELA2_SIZE                      equ 0001h
ANSELA_ANSELA2_LENGTH                    equ 0001h
ANSELA_ANSELA2_MASK                      equ 0004h
ANSELA_ANSELA3_POSN                      equ 0003h
ANSELA_ANSELA3_POSITION                  equ 0003h
ANSELA_ANSELA3_SIZE                      equ 0001h
ANSELA_ANSELA3_LENGTH                    equ 0001h
ANSELA_ANSELA3_MASK                      equ 0008h
ANSELA_ANSELA4_POSN                      equ 0004h
ANSELA_ANSELA4_POSITION                  equ 0004h
ANSELA_ANSELA4_SIZE                      equ 0001h
ANSELA_ANSELA4_LENGTH                    equ 0001h
ANSELA_ANSELA4_MASK                      equ 0010h
ANSELA_ANSELA5_POSN                      equ 0005h
ANSELA_ANSELA5_POSITION                  equ 0005h
ANSELA_ANSELA5_SIZE                      equ 0001h
ANSELA_ANSELA5_LENGTH                    equ 0001h
ANSELA_ANSELA5_MASK                      equ 0020h
ANSELA_ANSELA6_POSN                      equ 0006h
ANSELA_ANSELA6_POSITION                  equ 0006h
ANSELA_ANSELA6_SIZE                      equ 0001h
ANSELA_ANSELA6_LENGTH                    equ 0001h
ANSELA_ANSELA6_MASK                      equ 0040h
ANSELA_ANSELA7_POSN                      equ 0007h
ANSELA_ANSELA7_POSITION                  equ 0007h
ANSELA_ANSELA7_SIZE                      equ 0001h
ANSELA_ANSELA7_LENGTH                    equ 0001h
ANSELA_ANSELA7_MASK                      equ 0080h

// Register: WPUA
#define WPUA WPUA
WPUA                                     equ 0401h
// bitfield definitions
WPUA_WPUA0_POSN                          equ 0000h
WPUA_WPUA0_POSITION                      equ 0000h
WPUA_WPUA0_SIZE                          equ 0001h
WPUA_WPUA0_LENGTH                        equ 0001h
WPUA_WPUA0_MASK                          equ 0001h
WPUA_WPUA1_POSN                          equ 0001h
WPUA_WPUA1_POSITION                      equ 0001h
WPUA_WPUA1_SIZE                          equ 0001h
WPUA_WPUA1_LENGTH                        equ 0001h
WPUA_WPUA1_MASK                          equ 0002h
WPUA_WPUA2_POSN                          equ 0002h
WPUA_WPUA2_POSITION                      equ 0002h
WPUA_WPUA2_SIZE                          equ 0001h
WPUA_WPUA2_LENGTH                        equ 0001h
WPUA_WPUA2_MASK                          equ 0004h
WPUA_WPUA3_POSN                          equ 0003h
WPUA_WPUA3_POSITION                      equ 0003h
WPUA_WPUA3_SIZE                          equ 0001h
WPUA_WPUA3_LENGTH                        equ 0001h
WPUA_WPUA3_MASK                          equ 0008h
WPUA_WPUA4_POSN                          equ 0004h
WPUA_WPUA4_POSITION                      equ 0004h
WPUA_WPUA4_SIZE                          equ 0001h
WPUA_WPUA4_LENGTH                        equ 0001h
WPUA_WPUA4_MASK                          equ 0010h
WPUA_WPUA5_POSN                          equ 0005h
WPUA_WPUA5_POSITION                      equ 0005h
WPUA_WPUA5_SIZE                          equ 0001h
WPUA_WPUA5_LENGTH                        equ 0001h
WPUA_WPUA5_MASK                          equ 0020h
WPUA_WPUA6_POSN                          equ 0006h
WPUA_WPUA6_POSITION                      equ 0006h
WPUA_WPUA6_SIZE                          equ 0001h
WPUA_WPUA6_LENGTH                        equ 0001h
WPUA_WPUA6_MASK                          equ 0040h
WPUA_WPUA7_POSN                          equ 0007h
WPUA_WPUA7_POSITION                      equ 0007h
WPUA_WPUA7_SIZE                          equ 0001h
WPUA_WPUA7_LENGTH                        equ 0001h
WPUA_WPUA7_MASK                          equ 0080h

// Register: ODCONA
#define ODCONA ODCONA
ODCONA                                   equ 0402h
// bitfield definitions
ODCONA_ODCA0_POSN                        equ 0000h
ODCONA_ODCA0_POSITION                    equ 0000h
ODCONA_ODCA0_SIZE                        equ 0001h
ODCONA_ODCA0_LENGTH                      equ 0001h
ODCONA_ODCA0_MASK                        equ 0001h
ODCONA_ODCA1_POSN                        equ 0001h
ODCONA_ODCA1_POSITION                    equ 0001h
ODCONA_ODCA1_SIZE                        equ 0001h
ODCONA_ODCA1_LENGTH                      equ 0001h
ODCONA_ODCA1_MASK                        equ 0002h
ODCONA_ODCA2_POSN                        equ 0002h
ODCONA_ODCA2_POSITION                    equ 0002h
ODCONA_ODCA2_SIZE                        equ 0001h
ODCONA_ODCA2_LENGTH                      equ 0001h
ODCONA_ODCA2_MASK                        equ 0004h
ODCONA_ODCA3_POSN                        equ 0003h
ODCONA_ODCA3_POSITION                    equ 0003h
ODCONA_ODCA3_SIZE                        equ 0001h
ODCONA_ODCA3_LENGTH                      equ 0001h
ODCONA_ODCA3_MASK                        equ 0008h
ODCONA_ODCA4_POSN                        equ 0004h
ODCONA_ODCA4_POSITION                    equ 0004h
ODCONA_ODCA4_SIZE                        equ 0001h
ODCONA_ODCA4_LENGTH                      equ 0001h
ODCONA_ODCA4_MASK                        equ 0010h
ODCONA_ODCA5_POSN                        equ 0005h
ODCONA_ODCA5_POSITION                    equ 0005h
ODCONA_ODCA5_SIZE                        equ 0001h
ODCONA_ODCA5_LENGTH                      equ 0001h
ODCONA_ODCA5_MASK                        equ 0020h
ODCONA_ODCA6_POSN                        equ 0006h
ODCONA_ODCA6_POSITION                    equ 0006h
ODCONA_ODCA6_SIZE                        equ 0001h
ODCONA_ODCA6_LENGTH                      equ 0001h
ODCONA_ODCA6_MASK                        equ 0040h
ODCONA_ODCA7_POSN                        equ 0007h
ODCONA_ODCA7_POSITION                    equ 0007h
ODCONA_ODCA7_SIZE                        equ 0001h
ODCONA_ODCA7_LENGTH                      equ 0001h
ODCONA_ODCA7_MASK                        equ 0080h

// Register: SLRCONA
#define SLRCONA SLRCONA
SLRCONA                                  equ 0403h
// bitfield definitions
SLRCONA_SLRA0_POSN                       equ 0000h
SLRCONA_SLRA0_POSITION                   equ 0000h
SLRCONA_SLRA0_SIZE                       equ 0001h
SLRCONA_SLRA0_LENGTH                     equ 0001h
SLRCONA_SLRA0_MASK                       equ 0001h
SLRCONA_SLRA1_POSN                       equ 0001h
SLRCONA_SLRA1_POSITION                   equ 0001h
SLRCONA_SLRA1_SIZE                       equ 0001h
SLRCONA_SLRA1_LENGTH                     equ 0001h
SLRCONA_SLRA1_MASK                       equ 0002h
SLRCONA_SLRA2_POSN                       equ 0002h
SLRCONA_SLRA2_POSITION                   equ 0002h
SLRCONA_SLRA2_SIZE                       equ 0001h
SLRCONA_SLRA2_LENGTH                     equ 0001h
SLRCONA_SLRA2_MASK                       equ 0004h
SLRCONA_SLRA3_POSN                       equ 0003h
SLRCONA_SLRA3_POSITION                   equ 0003h
SLRCONA_SLRA3_SIZE                       equ 0001h
SLRCONA_SLRA3_LENGTH                     equ 0001h
SLRCONA_SLRA3_MASK                       equ 0008h
SLRCONA_SLRA4_POSN                       equ 0004h
SLRCONA_SLRA4_POSITION                   equ 0004h
SLRCONA_SLRA4_SIZE                       equ 0001h
SLRCONA_SLRA4_LENGTH                     equ 0001h
SLRCONA_SLRA4_MASK                       equ 0010h
SLRCONA_SLRA5_POSN                       equ 0005h
SLRCONA_SLRA5_POSITION                   equ 0005h
SLRCONA_SLRA5_SIZE                       equ 0001h
SLRCONA_SLRA5_LENGTH                     equ 0001h
SLRCONA_SLRA5_MASK                       equ 0020h
SLRCONA_SLRA6_POSN                       equ 0006h
SLRCONA_SLRA6_POSITION                   equ 0006h
SLRCONA_SLRA6_SIZE                       equ 0001h
SLRCONA_SLRA6_LENGTH                     equ 0001h
SLRCONA_SLRA6_MASK                       equ 0040h
SLRCONA_SLRA7_POSN                       equ 0007h
SLRCONA_SLRA7_POSITION                   equ 0007h
SLRCONA_SLRA7_SIZE                       equ 0001h
SLRCONA_SLRA7_LENGTH                     equ 0001h
SLRCONA_SLRA7_MASK                       equ 0080h

// Register: INLVLA
#define INLVLA INLVLA
INLVLA                                   equ 0404h
// bitfield definitions
INLVLA_INLVLA0_POSN                      equ 0000h
INLVLA_INLVLA0_POSITION                  equ 0000h
INLVLA_INLVLA0_SIZE                      equ 0001h
INLVLA_INLVLA0_LENGTH                    equ 0001h
INLVLA_INLVLA0_MASK                      equ 0001h
INLVLA_INLVLA1_POSN                      equ 0001h
INLVLA_INLVLA1_POSITION                  equ 0001h
INLVLA_INLVLA1_SIZE                      equ 0001h
INLVLA_INLVLA1_LENGTH                    equ 0001h
INLVLA_INLVLA1_MASK                      equ 0002h
INLVLA_INLVLA2_POSN                      equ 0002h
INLVLA_INLVLA2_POSITION                  equ 0002h
INLVLA_INLVLA2_SIZE                      equ 0001h
INLVLA_INLVLA2_LENGTH                    equ 0001h
INLVLA_INLVLA2_MASK                      equ 0004h
INLVLA_INLVLA3_POSN                      equ 0003h
INLVLA_INLVLA3_POSITION                  equ 0003h
INLVLA_INLVLA3_SIZE                      equ 0001h
INLVLA_INLVLA3_LENGTH                    equ 0001h
INLVLA_INLVLA3_MASK                      equ 0008h
INLVLA_INLVLA4_POSN                      equ 0004h
INLVLA_INLVLA4_POSITION                  equ 0004h
INLVLA_INLVLA4_SIZE                      equ 0001h
INLVLA_INLVLA4_LENGTH                    equ 0001h
INLVLA_INLVLA4_MASK                      equ 0010h
INLVLA_INLVLA5_POSN                      equ 0005h
INLVLA_INLVLA5_POSITION                  equ 0005h
INLVLA_INLVLA5_SIZE                      equ 0001h
INLVLA_INLVLA5_LENGTH                    equ 0001h
INLVLA_INLVLA5_MASK                      equ 0020h
INLVLA_INLVLA6_POSN                      equ 0006h
INLVLA_INLVLA6_POSITION                  equ 0006h
INLVLA_INLVLA6_SIZE                      equ 0001h
INLVLA_INLVLA6_LENGTH                    equ 0001h
INLVLA_INLVLA6_MASK                      equ 0040h
INLVLA_INLVLA7_POSN                      equ 0007h
INLVLA_INLVLA7_POSITION                  equ 0007h
INLVLA_INLVLA7_SIZE                      equ 0001h
INLVLA_INLVLA7_LENGTH                    equ 0001h
INLVLA_INLVLA7_MASK                      equ 0080h

// Register: IOCAP
#define IOCAP IOCAP
IOCAP                                    equ 0405h
// bitfield definitions
IOCAP_IOCAP0_POSN                        equ 0000h
IOCAP_IOCAP0_POSITION                    equ 0000h
IOCAP_IOCAP0_SIZE                        equ 0001h
IOCAP_IOCAP0_LENGTH                      equ 0001h
IOCAP_IOCAP0_MASK                        equ 0001h
IOCAP_IOCAP1_POSN                        equ 0001h
IOCAP_IOCAP1_POSITION                    equ 0001h
IOCAP_IOCAP1_SIZE                        equ 0001h
IOCAP_IOCAP1_LENGTH                      equ 0001h
IOCAP_IOCAP1_MASK                        equ 0002h
IOCAP_IOCAP2_POSN                        equ 0002h
IOCAP_IOCAP2_POSITION                    equ 0002h
IOCAP_IOCAP2_SIZE                        equ 0001h
IOCAP_IOCAP2_LENGTH                      equ 0001h
IOCAP_IOCAP2_MASK                        equ 0004h
IOCAP_IOCAP3_POSN                        equ 0003h
IOCAP_IOCAP3_POSITION                    equ 0003h
IOCAP_IOCAP3_SIZE                        equ 0001h
IOCAP_IOCAP3_LENGTH                      equ 0001h
IOCAP_IOCAP3_MASK                        equ 0008h
IOCAP_IOCAP4_POSN                        equ 0004h
IOCAP_IOCAP4_POSITION                    equ 0004h
IOCAP_IOCAP4_SIZE                        equ 0001h
IOCAP_IOCAP4_LENGTH                      equ 0001h
IOCAP_IOCAP4_MASK                        equ 0010h
IOCAP_IOCAP5_POSN                        equ 0005h
IOCAP_IOCAP5_POSITION                    equ 0005h
IOCAP_IOCAP5_SIZE                        equ 0001h
IOCAP_IOCAP5_LENGTH                      equ 0001h
IOCAP_IOCAP5_MASK                        equ 0020h
IOCAP_IOCAP6_POSN                        equ 0006h
IOCAP_IOCAP6_POSITION                    equ 0006h
IOCAP_IOCAP6_SIZE                        equ 0001h
IOCAP_IOCAP6_LENGTH                      equ 0001h
IOCAP_IOCAP6_MASK                        equ 0040h
IOCAP_IOCAP7_POSN                        equ 0007h
IOCAP_IOCAP7_POSITION                    equ 0007h
IOCAP_IOCAP7_SIZE                        equ 0001h
IOCAP_IOCAP7_LENGTH                      equ 0001h
IOCAP_IOCAP7_MASK                        equ 0080h

// Register: IOCAN
#define IOCAN IOCAN
IOCAN                                    equ 0406h
// bitfield definitions
IOCAN_IOCAN0_POSN                        equ 0000h
IOCAN_IOCAN0_POSITION                    equ 0000h
IOCAN_IOCAN0_SIZE                        equ 0001h
IOCAN_IOCAN0_LENGTH                      equ 0001h
IOCAN_IOCAN0_MASK                        equ 0001h
IOCAN_IOCAN1_POSN                        equ 0001h
IOCAN_IOCAN1_POSITION                    equ 0001h
IOCAN_IOCAN1_SIZE                        equ 0001h
IOCAN_IOCAN1_LENGTH                      equ 0001h
IOCAN_IOCAN1_MASK                        equ 0002h
IOCAN_IOCAN2_POSN                        equ 0002h
IOCAN_IOCAN2_POSITION                    equ 0002h
IOCAN_IOCAN2_SIZE                        equ 0001h
IOCAN_IOCAN2_LENGTH                      equ 0001h
IOCAN_IOCAN2_MASK                        equ 0004h
IOCAN_IOCAN3_POSN                        equ 0003h
IOCAN_IOCAN3_POSITION                    equ 0003h
IOCAN_IOCAN3_SIZE                        equ 0001h
IOCAN_IOCAN3_LENGTH                      equ 0001h
IOCAN_IOCAN3_MASK                        equ 0008h
IOCAN_IOCAN4_POSN                        equ 0004h
IOCAN_IOCAN4_POSITION                    equ 0004h
IOCAN_IOCAN4_SIZE                        equ 0001h
IOCAN_IOCAN4_LENGTH                      equ 0001h
IOCAN_IOCAN4_MASK                        equ 0010h
IOCAN_IOCAN5_POSN                        equ 0005h
IOCAN_IOCAN5_POSITION                    equ 0005h
IOCAN_IOCAN5_SIZE                        equ 0001h
IOCAN_IOCAN5_LENGTH                      equ 0001h
IOCAN_IOCAN5_MASK                        equ 0020h
IOCAN_IOCAN6_POSN                        equ 0006h
IOCAN_IOCAN6_POSITION                    equ 0006h
IOCAN_IOCAN6_SIZE                        equ 0001h
IOCAN_IOCAN6_LENGTH                      equ 0001h
IOCAN_IOCAN6_MASK                        equ 0040h
IOCAN_IOCAN7_POSN                        equ 0007h
IOCAN_IOCAN7_POSITION                    equ 0007h
IOCAN_IOCAN7_SIZE                        equ 0001h
IOCAN_IOCAN7_LENGTH                      equ 0001h
IOCAN_IOCAN7_MASK                        equ 0080h

// Register: IOCAF
#define IOCAF IOCAF
IOCAF                                    equ 0407h
// bitfield definitions
IOCAF_IOCAF0_POSN                        equ 0000h
IOCAF_IOCAF0_POSITION                    equ 0000h
IOCAF_IOCAF0_SIZE                        equ 0001h
IOCAF_IOCAF0_LENGTH                      equ 0001h
IOCAF_IOCAF0_MASK                        equ 0001h
IOCAF_IOCAF1_POSN                        equ 0001h
IOCAF_IOCAF1_POSITION                    equ 0001h
IOCAF_IOCAF1_SIZE                        equ 0001h
IOCAF_IOCAF1_LENGTH                      equ 0001h
IOCAF_IOCAF1_MASK                        equ 0002h
IOCAF_IOCAF2_POSN                        equ 0002h
IOCAF_IOCAF2_POSITION                    equ 0002h
IOCAF_IOCAF2_SIZE                        equ 0001h
IOCAF_IOCAF2_LENGTH                      equ 0001h
IOCAF_IOCAF2_MASK                        equ 0004h
IOCAF_IOCAF3_POSN                        equ 0003h
IOCAF_IOCAF3_POSITION                    equ 0003h
IOCAF_IOCAF3_SIZE                        equ 0001h
IOCAF_IOCAF3_LENGTH                      equ 0001h
IOCAF_IOCAF3_MASK                        equ 0008h
IOCAF_IOCAF4_POSN                        equ 0004h
IOCAF_IOCAF4_POSITION                    equ 0004h
IOCAF_IOCAF4_SIZE                        equ 0001h
IOCAF_IOCAF4_LENGTH                      equ 0001h
IOCAF_IOCAF4_MASK                        equ 0010h
IOCAF_IOCAF5_POSN                        equ 0005h
IOCAF_IOCAF5_POSITION                    equ 0005h
IOCAF_IOCAF5_SIZE                        equ 0001h
IOCAF_IOCAF5_LENGTH                      equ 0001h
IOCAF_IOCAF5_MASK                        equ 0020h
IOCAF_IOCAF6_POSN                        equ 0006h
IOCAF_IOCAF6_POSITION                    equ 0006h
IOCAF_IOCAF6_SIZE                        equ 0001h
IOCAF_IOCAF6_LENGTH                      equ 0001h
IOCAF_IOCAF6_MASK                        equ 0040h
IOCAF_IOCAF7_POSN                        equ 0007h
IOCAF_IOCAF7_POSITION                    equ 0007h
IOCAF_IOCAF7_SIZE                        equ 0001h
IOCAF_IOCAF7_LENGTH                      equ 0001h
IOCAF_IOCAF7_MASK                        equ 0080h

// Register: ANSELB
#define ANSELB ANSELB
ANSELB                                   equ 0408h
// bitfield definitions
ANSELB_ANSELB0_POSN                      equ 0000h
ANSELB_ANSELB0_POSITION                  equ 0000h
ANSELB_ANSELB0_SIZE                      equ 0001h
ANSELB_ANSELB0_LENGTH                    equ 0001h
ANSELB_ANSELB0_MASK                      equ 0001h
ANSELB_ANSELB1_POSN                      equ 0001h
ANSELB_ANSELB1_POSITION                  equ 0001h
ANSELB_ANSELB1_SIZE                      equ 0001h
ANSELB_ANSELB1_LENGTH                    equ 0001h
ANSELB_ANSELB1_MASK                      equ 0002h
ANSELB_ANSELB2_POSN                      equ 0002h
ANSELB_ANSELB2_POSITION                  equ 0002h
ANSELB_ANSELB2_SIZE                      equ 0001h
ANSELB_ANSELB2_LENGTH                    equ 0001h
ANSELB_ANSELB2_MASK                      equ 0004h
ANSELB_ANSELB3_POSN                      equ 0003h
ANSELB_ANSELB3_POSITION                  equ 0003h
ANSELB_ANSELB3_SIZE                      equ 0001h
ANSELB_ANSELB3_LENGTH                    equ 0001h
ANSELB_ANSELB3_MASK                      equ 0008h
ANSELB_ANSELB4_POSN                      equ 0004h
ANSELB_ANSELB4_POSITION                  equ 0004h
ANSELB_ANSELB4_SIZE                      equ 0001h
ANSELB_ANSELB4_LENGTH                    equ 0001h
ANSELB_ANSELB4_MASK                      equ 0010h
ANSELB_ANSELB5_POSN                      equ 0005h
ANSELB_ANSELB5_POSITION                  equ 0005h
ANSELB_ANSELB5_SIZE                      equ 0001h
ANSELB_ANSELB5_LENGTH                    equ 0001h
ANSELB_ANSELB5_MASK                      equ 0020h
ANSELB_ANSELB6_POSN                      equ 0006h
ANSELB_ANSELB6_POSITION                  equ 0006h
ANSELB_ANSELB6_SIZE                      equ 0001h
ANSELB_ANSELB6_LENGTH                    equ 0001h
ANSELB_ANSELB6_MASK                      equ 0040h
ANSELB_ANSELB7_POSN                      equ 0007h
ANSELB_ANSELB7_POSITION                  equ 0007h
ANSELB_ANSELB7_SIZE                      equ 0001h
ANSELB_ANSELB7_LENGTH                    equ 0001h
ANSELB_ANSELB7_MASK                      equ 0080h

// Register: WPUB
#define WPUB WPUB
WPUB                                     equ 0409h
// bitfield definitions
WPUB_WPUB0_POSN                          equ 0000h
WPUB_WPUB0_POSITION                      equ 0000h
WPUB_WPUB0_SIZE                          equ 0001h
WPUB_WPUB0_LENGTH                        equ 0001h
WPUB_WPUB0_MASK                          equ 0001h
WPUB_WPUB1_POSN                          equ 0001h
WPUB_WPUB1_POSITION                      equ 0001h
WPUB_WPUB1_SIZE                          equ 0001h
WPUB_WPUB1_LENGTH                        equ 0001h
WPUB_WPUB1_MASK                          equ 0002h
WPUB_WPUB2_POSN                          equ 0002h
WPUB_WPUB2_POSITION                      equ 0002h
WPUB_WPUB2_SIZE                          equ 0001h
WPUB_WPUB2_LENGTH                        equ 0001h
WPUB_WPUB2_MASK                          equ 0004h
WPUB_WPUB3_POSN                          equ 0003h
WPUB_WPUB3_POSITION                      equ 0003h
WPUB_WPUB3_SIZE                          equ 0001h
WPUB_WPUB3_LENGTH                        equ 0001h
WPUB_WPUB3_MASK                          equ 0008h
WPUB_WPUB4_POSN                          equ 0004h
WPUB_WPUB4_POSITION                      equ 0004h
WPUB_WPUB4_SIZE                          equ 0001h
WPUB_WPUB4_LENGTH                        equ 0001h
WPUB_WPUB4_MASK                          equ 0010h
WPUB_WPUB5_POSN                          equ 0005h
WPUB_WPUB5_POSITION                      equ 0005h
WPUB_WPUB5_SIZE                          equ 0001h
WPUB_WPUB5_LENGTH                        equ 0001h
WPUB_WPUB5_MASK                          equ 0020h
WPUB_WPUB6_POSN                          equ 0006h
WPUB_WPUB6_POSITION                      equ 0006h
WPUB_WPUB6_SIZE                          equ 0001h
WPUB_WPUB6_LENGTH                        equ 0001h
WPUB_WPUB6_MASK                          equ 0040h
WPUB_WPUB7_POSN                          equ 0007h
WPUB_WPUB7_POSITION                      equ 0007h
WPUB_WPUB7_SIZE                          equ 0001h
WPUB_WPUB7_LENGTH                        equ 0001h
WPUB_WPUB7_MASK                          equ 0080h

// Register: ODCONB
#define ODCONB ODCONB
ODCONB                                   equ 040Ah
// bitfield definitions
ODCONB_ODCB0_POSN                        equ 0000h
ODCONB_ODCB0_POSITION                    equ 0000h
ODCONB_ODCB0_SIZE                        equ 0001h
ODCONB_ODCB0_LENGTH                      equ 0001h
ODCONB_ODCB0_MASK                        equ 0001h
ODCONB_ODCB1_POSN                        equ 0001h
ODCONB_ODCB1_POSITION                    equ 0001h
ODCONB_ODCB1_SIZE                        equ 0001h
ODCONB_ODCB1_LENGTH                      equ 0001h
ODCONB_ODCB1_MASK                        equ 0002h
ODCONB_ODCB2_POSN                        equ 0002h
ODCONB_ODCB2_POSITION                    equ 0002h
ODCONB_ODCB2_SIZE                        equ 0001h
ODCONB_ODCB2_LENGTH                      equ 0001h
ODCONB_ODCB2_MASK                        equ 0004h
ODCONB_ODCB3_POSN                        equ 0003h
ODCONB_ODCB3_POSITION                    equ 0003h
ODCONB_ODCB3_SIZE                        equ 0001h
ODCONB_ODCB3_LENGTH                      equ 0001h
ODCONB_ODCB3_MASK                        equ 0008h
ODCONB_ODCB4_POSN                        equ 0004h
ODCONB_ODCB4_POSITION                    equ 0004h
ODCONB_ODCB4_SIZE                        equ 0001h
ODCONB_ODCB4_LENGTH                      equ 0001h
ODCONB_ODCB4_MASK                        equ 0010h
ODCONB_ODCB5_POSN                        equ 0005h
ODCONB_ODCB5_POSITION                    equ 0005h
ODCONB_ODCB5_SIZE                        equ 0001h
ODCONB_ODCB5_LENGTH                      equ 0001h
ODCONB_ODCB5_MASK                        equ 0020h
ODCONB_ODCB6_POSN                        equ 0006h
ODCONB_ODCB6_POSITION                    equ 0006h
ODCONB_ODCB6_SIZE                        equ 0001h
ODCONB_ODCB6_LENGTH                      equ 0001h
ODCONB_ODCB6_MASK                        equ 0040h
ODCONB_ODCB7_POSN                        equ 0007h
ODCONB_ODCB7_POSITION                    equ 0007h
ODCONB_ODCB7_SIZE                        equ 0001h
ODCONB_ODCB7_LENGTH                      equ 0001h
ODCONB_ODCB7_MASK                        equ 0080h

// Register: SLRCONB
#define SLRCONB SLRCONB
SLRCONB                                  equ 040Bh
// bitfield definitions
SLRCONB_SLRB0_POSN                       equ 0000h
SLRCONB_SLRB0_POSITION                   equ 0000h
SLRCONB_SLRB0_SIZE                       equ 0001h
SLRCONB_SLRB0_LENGTH                     equ 0001h
SLRCONB_SLRB0_MASK                       equ 0001h
SLRCONB_SLRB1_POSN                       equ 0001h
SLRCONB_SLRB1_POSITION                   equ 0001h
SLRCONB_SLRB1_SIZE                       equ 0001h
SLRCONB_SLRB1_LENGTH                     equ 0001h
SLRCONB_SLRB1_MASK                       equ 0002h
SLRCONB_SLRB2_POSN                       equ 0002h
SLRCONB_SLRB2_POSITION                   equ 0002h
SLRCONB_SLRB2_SIZE                       equ 0001h
SLRCONB_SLRB2_LENGTH                     equ 0001h
SLRCONB_SLRB2_MASK                       equ 0004h
SLRCONB_SLRB3_POSN                       equ 0003h
SLRCONB_SLRB3_POSITION                   equ 0003h
SLRCONB_SLRB3_SIZE                       equ 0001h
SLRCONB_SLRB3_LENGTH                     equ 0001h
SLRCONB_SLRB3_MASK                       equ 0008h
SLRCONB_SLRB4_POSN                       equ 0004h
SLRCONB_SLRB4_POSITION                   equ 0004h
SLRCONB_SLRB4_SIZE                       equ 0001h
SLRCONB_SLRB4_LENGTH                     equ 0001h
SLRCONB_SLRB4_MASK                       equ 0010h
SLRCONB_SLRB5_POSN                       equ 0005h
SLRCONB_SLRB5_POSITION                   equ 0005h
SLRCONB_SLRB5_SIZE                       equ 0001h
SLRCONB_SLRB5_LENGTH                     equ 0001h
SLRCONB_SLRB5_MASK                       equ 0020h
SLRCONB_SLRB6_POSN                       equ 0006h
SLRCONB_SLRB6_POSITION                   equ 0006h
SLRCONB_SLRB6_SIZE                       equ 0001h
SLRCONB_SLRB6_LENGTH                     equ 0001h
SLRCONB_SLRB6_MASK                       equ 0040h
SLRCONB_SLRB7_POSN                       equ 0007h
SLRCONB_SLRB7_POSITION                   equ 0007h
SLRCONB_SLRB7_SIZE                       equ 0001h
SLRCONB_SLRB7_LENGTH                     equ 0001h
SLRCONB_SLRB7_MASK                       equ 0080h

// Register: INLVLB
#define INLVLB INLVLB
INLVLB                                   equ 040Ch
// bitfield definitions
INLVLB_INLVLB0_POSN                      equ 0000h
INLVLB_INLVLB0_POSITION                  equ 0000h
INLVLB_INLVLB0_SIZE                      equ 0001h
INLVLB_INLVLB0_LENGTH                    equ 0001h
INLVLB_INLVLB0_MASK                      equ 0001h
INLVLB_INLVLB1_POSN                      equ 0001h
INLVLB_INLVLB1_POSITION                  equ 0001h
INLVLB_INLVLB1_SIZE                      equ 0001h
INLVLB_INLVLB1_LENGTH                    equ 0001h
INLVLB_INLVLB1_MASK                      equ 0002h
INLVLB_INLVLB2_POSN                      equ 0002h
INLVLB_INLVLB2_POSITION                  equ 0002h
INLVLB_INLVLB2_SIZE                      equ 0001h
INLVLB_INLVLB2_LENGTH                    equ 0001h
INLVLB_INLVLB2_MASK                      equ 0004h
INLVLB_INLVLB3_POSN                      equ 0003h
INLVLB_INLVLB3_POSITION                  equ 0003h
INLVLB_INLVLB3_SIZE                      equ 0001h
INLVLB_INLVLB3_LENGTH                    equ 0001h
INLVLB_INLVLB3_MASK                      equ 0008h
INLVLB_INLVLB4_POSN                      equ 0004h
INLVLB_INLVLB4_POSITION                  equ 0004h
INLVLB_INLVLB4_SIZE                      equ 0001h
INLVLB_INLVLB4_LENGTH                    equ 0001h
INLVLB_INLVLB4_MASK                      equ 0010h
INLVLB_INLVLB5_POSN                      equ 0005h
INLVLB_INLVLB5_POSITION                  equ 0005h
INLVLB_INLVLB5_SIZE                      equ 0001h
INLVLB_INLVLB5_LENGTH                    equ 0001h
INLVLB_INLVLB5_MASK                      equ 0020h
INLVLB_INLVLB6_POSN                      equ 0006h
INLVLB_INLVLB6_POSITION                  equ 0006h
INLVLB_INLVLB6_SIZE                      equ 0001h
INLVLB_INLVLB6_LENGTH                    equ 0001h
INLVLB_INLVLB6_MASK                      equ 0040h
INLVLB_INLVLB7_POSN                      equ 0007h
INLVLB_INLVLB7_POSITION                  equ 0007h
INLVLB_INLVLB7_SIZE                      equ 0001h
INLVLB_INLVLB7_LENGTH                    equ 0001h
INLVLB_INLVLB7_MASK                      equ 0080h

// Register: IOCBP
#define IOCBP IOCBP
IOCBP                                    equ 040Dh
// bitfield definitions
IOCBP_IOCBP0_POSN                        equ 0000h
IOCBP_IOCBP0_POSITION                    equ 0000h
IOCBP_IOCBP0_SIZE                        equ 0001h
IOCBP_IOCBP0_LENGTH                      equ 0001h
IOCBP_IOCBP0_MASK                        equ 0001h
IOCBP_IOCBP1_POSN                        equ 0001h
IOCBP_IOCBP1_POSITION                    equ 0001h
IOCBP_IOCBP1_SIZE                        equ 0001h
IOCBP_IOCBP1_LENGTH                      equ 0001h
IOCBP_IOCBP1_MASK                        equ 0002h
IOCBP_IOCBP2_POSN                        equ 0002h
IOCBP_IOCBP2_POSITION                    equ 0002h
IOCBP_IOCBP2_SIZE                        equ 0001h
IOCBP_IOCBP2_LENGTH                      equ 0001h
IOCBP_IOCBP2_MASK                        equ 0004h
IOCBP_IOCBP3_POSN                        equ 0003h
IOCBP_IOCBP3_POSITION                    equ 0003h
IOCBP_IOCBP3_SIZE                        equ 0001h
IOCBP_IOCBP3_LENGTH                      equ 0001h
IOCBP_IOCBP3_MASK                        equ 0008h
IOCBP_IOCBP4_POSN                        equ 0004h
IOCBP_IOCBP4_POSITION                    equ 0004h
IOCBP_IOCBP4_SIZE                        equ 0001h
IOCBP_IOCBP4_LENGTH                      equ 0001h
IOCBP_IOCBP4_MASK                        equ 0010h
IOCBP_IOCBP5_POSN                        equ 0005h
IOCBP_IOCBP5_POSITION                    equ 0005h
IOCBP_IOCBP5_SIZE                        equ 0001h
IOCBP_IOCBP5_LENGTH                      equ 0001h
IOCBP_IOCBP5_MASK                        equ 0020h
IOCBP_IOCBP6_POSN                        equ 0006h
IOCBP_IOCBP6_POSITION                    equ 0006h
IOCBP_IOCBP6_SIZE                        equ 0001h
IOCBP_IOCBP6_LENGTH                      equ 0001h
IOCBP_IOCBP6_MASK                        equ 0040h
IOCBP_IOCBP7_POSN                        equ 0007h
IOCBP_IOCBP7_POSITION                    equ 0007h
IOCBP_IOCBP7_SIZE                        equ 0001h
IOCBP_IOCBP7_LENGTH                      equ 0001h
IOCBP_IOCBP7_MASK                        equ 0080h

// Register: IOCBN
#define IOCBN IOCBN
IOCBN                                    equ 040Eh
// bitfield definitions
IOCBN_IOCBN0_POSN                        equ 0000h
IOCBN_IOCBN0_POSITION                    equ 0000h
IOCBN_IOCBN0_SIZE                        equ 0001h
IOCBN_IOCBN0_LENGTH                      equ 0001h
IOCBN_IOCBN0_MASK                        equ 0001h
IOCBN_IOCBN1_POSN                        equ 0001h
IOCBN_IOCBN1_POSITION                    equ 0001h
IOCBN_IOCBN1_SIZE                        equ 0001h
IOCBN_IOCBN1_LENGTH                      equ 0001h
IOCBN_IOCBN1_MASK                        equ 0002h
IOCBN_IOCBN2_POSN                        equ 0002h
IOCBN_IOCBN2_POSITION                    equ 0002h
IOCBN_IOCBN2_SIZE                        equ 0001h
IOCBN_IOCBN2_LENGTH                      equ 0001h
IOCBN_IOCBN2_MASK                        equ 0004h
IOCBN_IOCBN3_POSN                        equ 0003h
IOCBN_IOCBN3_POSITION                    equ 0003h
IOCBN_IOCBN3_SIZE                        equ 0001h
IOCBN_IOCBN3_LENGTH                      equ 0001h
IOCBN_IOCBN3_MASK                        equ 0008h
IOCBN_IOCBN4_POSN                        equ 0004h
IOCBN_IOCBN4_POSITION                    equ 0004h
IOCBN_IOCBN4_SIZE                        equ 0001h
IOCBN_IOCBN4_LENGTH                      equ 0001h
IOCBN_IOCBN4_MASK                        equ 0010h
IOCBN_IOCBN5_POSN                        equ 0005h
IOCBN_IOCBN5_POSITION                    equ 0005h
IOCBN_IOCBN5_SIZE                        equ 0001h
IOCBN_IOCBN5_LENGTH                      equ 0001h
IOCBN_IOCBN5_MASK                        equ 0020h
IOCBN_IOCBN6_POSN                        equ 0006h
IOCBN_IOCBN6_POSITION                    equ 0006h
IOCBN_IOCBN6_SIZE                        equ 0001h
IOCBN_IOCBN6_LENGTH                      equ 0001h
IOCBN_IOCBN6_MASK                        equ 0040h
IOCBN_IOCBN7_POSN                        equ 0007h
IOCBN_IOCBN7_POSITION                    equ 0007h
IOCBN_IOCBN7_SIZE                        equ 0001h
IOCBN_IOCBN7_LENGTH                      equ 0001h
IOCBN_IOCBN7_MASK                        equ 0080h

// Register: IOCBF
#define IOCBF IOCBF
IOCBF                                    equ 040Fh
// bitfield definitions
IOCBF_IOCBF0_POSN                        equ 0000h
IOCBF_IOCBF0_POSITION                    equ 0000h
IOCBF_IOCBF0_SIZE                        equ 0001h
IOCBF_IOCBF0_LENGTH                      equ 0001h
IOCBF_IOCBF0_MASK                        equ 0001h
IOCBF_IOCBF1_POSN                        equ 0001h
IOCBF_IOCBF1_POSITION                    equ 0001h
IOCBF_IOCBF1_SIZE                        equ 0001h
IOCBF_IOCBF1_LENGTH                      equ 0001h
IOCBF_IOCBF1_MASK                        equ 0002h
IOCBF_IOCBF2_POSN                        equ 0002h
IOCBF_IOCBF2_POSITION                    equ 0002h
IOCBF_IOCBF2_SIZE                        equ 0001h
IOCBF_IOCBF2_LENGTH                      equ 0001h
IOCBF_IOCBF2_MASK                        equ 0004h
IOCBF_IOCBF3_POSN                        equ 0003h
IOCBF_IOCBF3_POSITION                    equ 0003h
IOCBF_IOCBF3_SIZE                        equ 0001h
IOCBF_IOCBF3_LENGTH                      equ 0001h
IOCBF_IOCBF3_MASK                        equ 0008h
IOCBF_IOCBF4_POSN                        equ 0004h
IOCBF_IOCBF4_POSITION                    equ 0004h
IOCBF_IOCBF4_SIZE                        equ 0001h
IOCBF_IOCBF4_LENGTH                      equ 0001h
IOCBF_IOCBF4_MASK                        equ 0010h
IOCBF_IOCBF5_POSN                        equ 0005h
IOCBF_IOCBF5_POSITION                    equ 0005h
IOCBF_IOCBF5_SIZE                        equ 0001h
IOCBF_IOCBF5_LENGTH                      equ 0001h
IOCBF_IOCBF5_MASK                        equ 0020h
IOCBF_IOCBF6_POSN                        equ 0006h
IOCBF_IOCBF6_POSITION                    equ 0006h
IOCBF_IOCBF6_SIZE                        equ 0001h
IOCBF_IOCBF6_LENGTH                      equ 0001h
IOCBF_IOCBF6_MASK                        equ 0040h
IOCBF_IOCBF7_POSN                        equ 0007h
IOCBF_IOCBF7_POSITION                    equ 0007h
IOCBF_IOCBF7_SIZE                        equ 0001h
IOCBF_IOCBF7_LENGTH                      equ 0001h
IOCBF_IOCBF7_MASK                        equ 0080h

// Register: ANSELC
#define ANSELC ANSELC
ANSELC                                   equ 0410h
// bitfield definitions
ANSELC_ANSELC0_POSN                      equ 0000h
ANSELC_ANSELC0_POSITION                  equ 0000h
ANSELC_ANSELC0_SIZE                      equ 0001h
ANSELC_ANSELC0_LENGTH                    equ 0001h
ANSELC_ANSELC0_MASK                      equ 0001h
ANSELC_ANSELC1_POSN                      equ 0001h
ANSELC_ANSELC1_POSITION                  equ 0001h
ANSELC_ANSELC1_SIZE                      equ 0001h
ANSELC_ANSELC1_LENGTH                    equ 0001h
ANSELC_ANSELC1_MASK                      equ 0002h
ANSELC_ANSELC2_POSN                      equ 0002h
ANSELC_ANSELC2_POSITION                  equ 0002h
ANSELC_ANSELC2_SIZE                      equ 0001h
ANSELC_ANSELC2_LENGTH                    equ 0001h
ANSELC_ANSELC2_MASK                      equ 0004h
ANSELC_ANSELC3_POSN                      equ 0003h
ANSELC_ANSELC3_POSITION                  equ 0003h
ANSELC_ANSELC3_SIZE                      equ 0001h
ANSELC_ANSELC3_LENGTH                    equ 0001h
ANSELC_ANSELC3_MASK                      equ 0008h
ANSELC_ANSELC4_POSN                      equ 0004h
ANSELC_ANSELC4_POSITION                  equ 0004h
ANSELC_ANSELC4_SIZE                      equ 0001h
ANSELC_ANSELC4_LENGTH                    equ 0001h
ANSELC_ANSELC4_MASK                      equ 0010h
ANSELC_ANSELC5_POSN                      equ 0005h
ANSELC_ANSELC5_POSITION                  equ 0005h
ANSELC_ANSELC5_SIZE                      equ 0001h
ANSELC_ANSELC5_LENGTH                    equ 0001h
ANSELC_ANSELC5_MASK                      equ 0020h
ANSELC_ANSELC6_POSN                      equ 0006h
ANSELC_ANSELC6_POSITION                  equ 0006h
ANSELC_ANSELC6_SIZE                      equ 0001h
ANSELC_ANSELC6_LENGTH                    equ 0001h
ANSELC_ANSELC6_MASK                      equ 0040h
ANSELC_ANSELC7_POSN                      equ 0007h
ANSELC_ANSELC7_POSITION                  equ 0007h
ANSELC_ANSELC7_SIZE                      equ 0001h
ANSELC_ANSELC7_LENGTH                    equ 0001h
ANSELC_ANSELC7_MASK                      equ 0080h

// Register: WPUC
#define WPUC WPUC
WPUC                                     equ 0411h
// bitfield definitions
WPUC_WPUC0_POSN                          equ 0000h
WPUC_WPUC0_POSITION                      equ 0000h
WPUC_WPUC0_SIZE                          equ 0001h
WPUC_WPUC0_LENGTH                        equ 0001h
WPUC_WPUC0_MASK                          equ 0001h
WPUC_WPUC1_POSN                          equ 0001h
WPUC_WPUC1_POSITION                      equ 0001h
WPUC_WPUC1_SIZE                          equ 0001h
WPUC_WPUC1_LENGTH                        equ 0001h
WPUC_WPUC1_MASK                          equ 0002h
WPUC_WPUC2_POSN                          equ 0002h
WPUC_WPUC2_POSITION                      equ 0002h
WPUC_WPUC2_SIZE                          equ 0001h
WPUC_WPUC2_LENGTH                        equ 0001h
WPUC_WPUC2_MASK                          equ 0004h
WPUC_WPUC3_POSN                          equ 0003h
WPUC_WPUC3_POSITION                      equ 0003h
WPUC_WPUC3_SIZE                          equ 0001h
WPUC_WPUC3_LENGTH                        equ 0001h
WPUC_WPUC3_MASK                          equ 0008h
WPUC_WPUC4_POSN                          equ 0004h
WPUC_WPUC4_POSITION                      equ 0004h
WPUC_WPUC4_SIZE                          equ 0001h
WPUC_WPUC4_LENGTH                        equ 0001h
WPUC_WPUC4_MASK                          equ 0010h
WPUC_WPUC5_POSN                          equ 0005h
WPUC_WPUC5_POSITION                      equ 0005h
WPUC_WPUC5_SIZE                          equ 0001h
WPUC_WPUC5_LENGTH                        equ 0001h
WPUC_WPUC5_MASK                          equ 0020h
WPUC_WPUC6_POSN                          equ 0006h
WPUC_WPUC6_POSITION                      equ 0006h
WPUC_WPUC6_SIZE                          equ 0001h
WPUC_WPUC6_LENGTH                        equ 0001h
WPUC_WPUC6_MASK                          equ 0040h
WPUC_WPUC7_POSN                          equ 0007h
WPUC_WPUC7_POSITION                      equ 0007h
WPUC_WPUC7_SIZE                          equ 0001h
WPUC_WPUC7_LENGTH                        equ 0001h
WPUC_WPUC7_MASK                          equ 0080h

// Register: ODCONC
#define ODCONC ODCONC
ODCONC                                   equ 0412h
// bitfield definitions
ODCONC_ODCC0_POSN                        equ 0000h
ODCONC_ODCC0_POSITION                    equ 0000h
ODCONC_ODCC0_SIZE                        equ 0001h
ODCONC_ODCC0_LENGTH                      equ 0001h
ODCONC_ODCC0_MASK                        equ 0001h
ODCONC_ODCC1_POSN                        equ 0001h
ODCONC_ODCC1_POSITION                    equ 0001h
ODCONC_ODCC1_SIZE                        equ 0001h
ODCONC_ODCC1_LENGTH                      equ 0001h
ODCONC_ODCC1_MASK                        equ 0002h
ODCONC_ODCC2_POSN                        equ 0002h
ODCONC_ODCC2_POSITION                    equ 0002h
ODCONC_ODCC2_SIZE                        equ 0001h
ODCONC_ODCC2_LENGTH                      equ 0001h
ODCONC_ODCC2_MASK                        equ 0004h
ODCONC_ODCC3_POSN                        equ 0003h
ODCONC_ODCC3_POSITION                    equ 0003h
ODCONC_ODCC3_SIZE                        equ 0001h
ODCONC_ODCC3_LENGTH                      equ 0001h
ODCONC_ODCC3_MASK                        equ 0008h
ODCONC_ODCC4_POSN                        equ 0004h
ODCONC_ODCC4_POSITION                    equ 0004h
ODCONC_ODCC4_SIZE                        equ 0001h
ODCONC_ODCC4_LENGTH                      equ 0001h
ODCONC_ODCC4_MASK                        equ 0010h
ODCONC_ODCC5_POSN                        equ 0005h
ODCONC_ODCC5_POSITION                    equ 0005h
ODCONC_ODCC5_SIZE                        equ 0001h
ODCONC_ODCC5_LENGTH                      equ 0001h
ODCONC_ODCC5_MASK                        equ 0020h
ODCONC_ODCC6_POSN                        equ 0006h
ODCONC_ODCC6_POSITION                    equ 0006h
ODCONC_ODCC6_SIZE                        equ 0001h
ODCONC_ODCC6_LENGTH                      equ 0001h
ODCONC_ODCC6_MASK                        equ 0040h
ODCONC_ODCC7_POSN                        equ 0007h
ODCONC_ODCC7_POSITION                    equ 0007h
ODCONC_ODCC7_SIZE                        equ 0001h
ODCONC_ODCC7_LENGTH                      equ 0001h
ODCONC_ODCC7_MASK                        equ 0080h

// Register: SLRCONC
#define SLRCONC SLRCONC
SLRCONC                                  equ 0413h
// bitfield definitions
SLRCONC_SLRC0_POSN                       equ 0000h
SLRCONC_SLRC0_POSITION                   equ 0000h
SLRCONC_SLRC0_SIZE                       equ 0001h
SLRCONC_SLRC0_LENGTH                     equ 0001h
SLRCONC_SLRC0_MASK                       equ 0001h
SLRCONC_SLRC1_POSN                       equ 0001h
SLRCONC_SLRC1_POSITION                   equ 0001h
SLRCONC_SLRC1_SIZE                       equ 0001h
SLRCONC_SLRC1_LENGTH                     equ 0001h
SLRCONC_SLRC1_MASK                       equ 0002h
SLRCONC_SLRC2_POSN                       equ 0002h
SLRCONC_SLRC2_POSITION                   equ 0002h
SLRCONC_SLRC2_SIZE                       equ 0001h
SLRCONC_SLRC2_LENGTH                     equ 0001h
SLRCONC_SLRC2_MASK                       equ 0004h
SLRCONC_SLRC3_POSN                       equ 0003h
SLRCONC_SLRC3_POSITION                   equ 0003h
SLRCONC_SLRC3_SIZE                       equ 0001h
SLRCONC_SLRC3_LENGTH                     equ 0001h
SLRCONC_SLRC3_MASK                       equ 0008h
SLRCONC_SLRC4_POSN                       equ 0004h
SLRCONC_SLRC4_POSITION                   equ 0004h
SLRCONC_SLRC4_SIZE                       equ 0001h
SLRCONC_SLRC4_LENGTH                     equ 0001h
SLRCONC_SLRC4_MASK                       equ 0010h
SLRCONC_SLRC5_POSN                       equ 0005h
SLRCONC_SLRC5_POSITION                   equ 0005h
SLRCONC_SLRC5_SIZE                       equ 0001h
SLRCONC_SLRC5_LENGTH                     equ 0001h
SLRCONC_SLRC5_MASK                       equ 0020h
SLRCONC_SLRC6_POSN                       equ 0006h
SLRCONC_SLRC6_POSITION                   equ 0006h
SLRCONC_SLRC6_SIZE                       equ 0001h
SLRCONC_SLRC6_LENGTH                     equ 0001h
SLRCONC_SLRC6_MASK                       equ 0040h
SLRCONC_SLRC7_POSN                       equ 0007h
SLRCONC_SLRC7_POSITION                   equ 0007h
SLRCONC_SLRC7_SIZE                       equ 0001h
SLRCONC_SLRC7_LENGTH                     equ 0001h
SLRCONC_SLRC7_MASK                       equ 0080h

// Register: INLVLC
#define INLVLC INLVLC
INLVLC                                   equ 0414h
// bitfield definitions
INLVLC_INLVLC0_POSN                      equ 0000h
INLVLC_INLVLC0_POSITION                  equ 0000h
INLVLC_INLVLC0_SIZE                      equ 0001h
INLVLC_INLVLC0_LENGTH                    equ 0001h
INLVLC_INLVLC0_MASK                      equ 0001h
INLVLC_INLVLC1_POSN                      equ 0001h
INLVLC_INLVLC1_POSITION                  equ 0001h
INLVLC_INLVLC1_SIZE                      equ 0001h
INLVLC_INLVLC1_LENGTH                    equ 0001h
INLVLC_INLVLC1_MASK                      equ 0002h
INLVLC_INLVLC2_POSN                      equ 0002h
INLVLC_INLVLC2_POSITION                  equ 0002h
INLVLC_INLVLC2_SIZE                      equ 0001h
INLVLC_INLVLC2_LENGTH                    equ 0001h
INLVLC_INLVLC2_MASK                      equ 0004h
INLVLC_INLVLC3_POSN                      equ 0003h
INLVLC_INLVLC3_POSITION                  equ 0003h
INLVLC_INLVLC3_SIZE                      equ 0001h
INLVLC_INLVLC3_LENGTH                    equ 0001h
INLVLC_INLVLC3_MASK                      equ 0008h
INLVLC_INLVLC4_POSN                      equ 0004h
INLVLC_INLVLC4_POSITION                  equ 0004h
INLVLC_INLVLC4_SIZE                      equ 0001h
INLVLC_INLVLC4_LENGTH                    equ 0001h
INLVLC_INLVLC4_MASK                      equ 0010h
INLVLC_INLVLC5_POSN                      equ 0005h
INLVLC_INLVLC5_POSITION                  equ 0005h
INLVLC_INLVLC5_SIZE                      equ 0001h
INLVLC_INLVLC5_LENGTH                    equ 0001h
INLVLC_INLVLC5_MASK                      equ 0020h
INLVLC_INLVLC6_POSN                      equ 0006h
INLVLC_INLVLC6_POSITION                  equ 0006h
INLVLC_INLVLC6_SIZE                      equ 0001h
INLVLC_INLVLC6_LENGTH                    equ 0001h
INLVLC_INLVLC6_MASK                      equ 0040h
INLVLC_INLVLC7_POSN                      equ 0007h
INLVLC_INLVLC7_POSITION                  equ 0007h
INLVLC_INLVLC7_SIZE                      equ 0001h
INLVLC_INLVLC7_LENGTH                    equ 0001h
INLVLC_INLVLC7_MASK                      equ 0080h

// Register: IOCCP
#define IOCCP IOCCP
IOCCP                                    equ 0415h
// bitfield definitions
IOCCP_IOCCP0_POSN                        equ 0000h
IOCCP_IOCCP0_POSITION                    equ 0000h
IOCCP_IOCCP0_SIZE                        equ 0001h
IOCCP_IOCCP0_LENGTH                      equ 0001h
IOCCP_IOCCP0_MASK                        equ 0001h
IOCCP_IOCCP1_POSN                        equ 0001h
IOCCP_IOCCP1_POSITION                    equ 0001h
IOCCP_IOCCP1_SIZE                        equ 0001h
IOCCP_IOCCP1_LENGTH                      equ 0001h
IOCCP_IOCCP1_MASK                        equ 0002h
IOCCP_IOCCP2_POSN                        equ 0002h
IOCCP_IOCCP2_POSITION                    equ 0002h
IOCCP_IOCCP2_SIZE                        equ 0001h
IOCCP_IOCCP2_LENGTH                      equ 0001h
IOCCP_IOCCP2_MASK                        equ 0004h
IOCCP_IOCCP3_POSN                        equ 0003h
IOCCP_IOCCP3_POSITION                    equ 0003h
IOCCP_IOCCP3_SIZE                        equ 0001h
IOCCP_IOCCP3_LENGTH                      equ 0001h
IOCCP_IOCCP3_MASK                        equ 0008h
IOCCP_IOCCP4_POSN                        equ 0004h
IOCCP_IOCCP4_POSITION                    equ 0004h
IOCCP_IOCCP4_SIZE                        equ 0001h
IOCCP_IOCCP4_LENGTH                      equ 0001h
IOCCP_IOCCP4_MASK                        equ 0010h
IOCCP_IOCCP5_POSN                        equ 0005h
IOCCP_IOCCP5_POSITION                    equ 0005h
IOCCP_IOCCP5_SIZE                        equ 0001h
IOCCP_IOCCP5_LENGTH                      equ 0001h
IOCCP_IOCCP5_MASK                        equ 0020h
IOCCP_IOCCP6_POSN                        equ 0006h
IOCCP_IOCCP6_POSITION                    equ 0006h
IOCCP_IOCCP6_SIZE                        equ 0001h
IOCCP_IOCCP6_LENGTH                      equ 0001h
IOCCP_IOCCP6_MASK                        equ 0040h
IOCCP_IOCCP7_POSN                        equ 0007h
IOCCP_IOCCP7_POSITION                    equ 0007h
IOCCP_IOCCP7_SIZE                        equ 0001h
IOCCP_IOCCP7_LENGTH                      equ 0001h
IOCCP_IOCCP7_MASK                        equ 0080h

// Register: IOCCN
#define IOCCN IOCCN
IOCCN                                    equ 0416h
// bitfield definitions
IOCCN_IOCCN0_POSN                        equ 0000h
IOCCN_IOCCN0_POSITION                    equ 0000h
IOCCN_IOCCN0_SIZE                        equ 0001h
IOCCN_IOCCN0_LENGTH                      equ 0001h
IOCCN_IOCCN0_MASK                        equ 0001h
IOCCN_IOCCN1_POSN                        equ 0001h
IOCCN_IOCCN1_POSITION                    equ 0001h
IOCCN_IOCCN1_SIZE                        equ 0001h
IOCCN_IOCCN1_LENGTH                      equ 0001h
IOCCN_IOCCN1_MASK                        equ 0002h
IOCCN_IOCCN2_POSN                        equ 0002h
IOCCN_IOCCN2_POSITION                    equ 0002h
IOCCN_IOCCN2_SIZE                        equ 0001h
IOCCN_IOCCN2_LENGTH                      equ 0001h
IOCCN_IOCCN2_MASK                        equ 0004h
IOCCN_IOCCN3_POSN                        equ 0003h
IOCCN_IOCCN3_POSITION                    equ 0003h
IOCCN_IOCCN3_SIZE                        equ 0001h
IOCCN_IOCCN3_LENGTH                      equ 0001h
IOCCN_IOCCN3_MASK                        equ 0008h
IOCCN_IOCCN4_POSN                        equ 0004h
IOCCN_IOCCN4_POSITION                    equ 0004h
IOCCN_IOCCN4_SIZE                        equ 0001h
IOCCN_IOCCN4_LENGTH                      equ 0001h
IOCCN_IOCCN4_MASK                        equ 0010h
IOCCN_IOCCN5_POSN                        equ 0005h
IOCCN_IOCCN5_POSITION                    equ 0005h
IOCCN_IOCCN5_SIZE                        equ 0001h
IOCCN_IOCCN5_LENGTH                      equ 0001h
IOCCN_IOCCN5_MASK                        equ 0020h
IOCCN_IOCCN6_POSN                        equ 0006h
IOCCN_IOCCN6_POSITION                    equ 0006h
IOCCN_IOCCN6_SIZE                        equ 0001h
IOCCN_IOCCN6_LENGTH                      equ 0001h
IOCCN_IOCCN6_MASK                        equ 0040h
IOCCN_IOCCN7_POSN                        equ 0007h
IOCCN_IOCCN7_POSITION                    equ 0007h
IOCCN_IOCCN7_SIZE                        equ 0001h
IOCCN_IOCCN7_LENGTH                      equ 0001h
IOCCN_IOCCN7_MASK                        equ 0080h

// Register: IOCCF
#define IOCCF IOCCF
IOCCF                                    equ 0417h
// bitfield definitions
IOCCF_IOCCF0_POSN                        equ 0000h
IOCCF_IOCCF0_POSITION                    equ 0000h
IOCCF_IOCCF0_SIZE                        equ 0001h
IOCCF_IOCCF0_LENGTH                      equ 0001h
IOCCF_IOCCF0_MASK                        equ 0001h
IOCCF_IOCCF1_POSN                        equ 0001h
IOCCF_IOCCF1_POSITION                    equ 0001h
IOCCF_IOCCF1_SIZE                        equ 0001h
IOCCF_IOCCF1_LENGTH                      equ 0001h
IOCCF_IOCCF1_MASK                        equ 0002h
IOCCF_IOCCF2_POSN                        equ 0002h
IOCCF_IOCCF2_POSITION                    equ 0002h
IOCCF_IOCCF2_SIZE                        equ 0001h
IOCCF_IOCCF2_LENGTH                      equ 0001h
IOCCF_IOCCF2_MASK                        equ 0004h
IOCCF_IOCCF3_POSN                        equ 0003h
IOCCF_IOCCF3_POSITION                    equ 0003h
IOCCF_IOCCF3_SIZE                        equ 0001h
IOCCF_IOCCF3_LENGTH                      equ 0001h
IOCCF_IOCCF3_MASK                        equ 0008h
IOCCF_IOCCF4_POSN                        equ 0004h
IOCCF_IOCCF4_POSITION                    equ 0004h
IOCCF_IOCCF4_SIZE                        equ 0001h
IOCCF_IOCCF4_LENGTH                      equ 0001h
IOCCF_IOCCF4_MASK                        equ 0010h
IOCCF_IOCCF5_POSN                        equ 0005h
IOCCF_IOCCF5_POSITION                    equ 0005h
IOCCF_IOCCF5_SIZE                        equ 0001h
IOCCF_IOCCF5_LENGTH                      equ 0001h
IOCCF_IOCCF5_MASK                        equ 0020h
IOCCF_IOCCF6_POSN                        equ 0006h
IOCCF_IOCCF6_POSITION                    equ 0006h
IOCCF_IOCCF6_SIZE                        equ 0001h
IOCCF_IOCCF6_LENGTH                      equ 0001h
IOCCF_IOCCF6_MASK                        equ 0040h
IOCCF_IOCCF7_POSN                        equ 0007h
IOCCF_IOCCF7_POSITION                    equ 0007h
IOCCF_IOCCF7_SIZE                        equ 0001h
IOCCF_IOCCF7_LENGTH                      equ 0001h
IOCCF_IOCCF7_MASK                        equ 0080h

// Register: ANSELD
#define ANSELD ANSELD
ANSELD                                   equ 0418h
// bitfield definitions
ANSELD_ANSELD0_POSN                      equ 0000h
ANSELD_ANSELD0_POSITION                  equ 0000h
ANSELD_ANSELD0_SIZE                      equ 0001h
ANSELD_ANSELD0_LENGTH                    equ 0001h
ANSELD_ANSELD0_MASK                      equ 0001h
ANSELD_ANSELD1_POSN                      equ 0001h
ANSELD_ANSELD1_POSITION                  equ 0001h
ANSELD_ANSELD1_SIZE                      equ 0001h
ANSELD_ANSELD1_LENGTH                    equ 0001h
ANSELD_ANSELD1_MASK                      equ 0002h
ANSELD_ANSELD2_POSN                      equ 0002h
ANSELD_ANSELD2_POSITION                  equ 0002h
ANSELD_ANSELD2_SIZE                      equ 0001h
ANSELD_ANSELD2_LENGTH                    equ 0001h
ANSELD_ANSELD2_MASK                      equ 0004h
ANSELD_ANSELD3_POSN                      equ 0003h
ANSELD_ANSELD3_POSITION                  equ 0003h
ANSELD_ANSELD3_SIZE                      equ 0001h
ANSELD_ANSELD3_LENGTH                    equ 0001h
ANSELD_ANSELD3_MASK                      equ 0008h
ANSELD_ANSELD4_POSN                      equ 0004h
ANSELD_ANSELD4_POSITION                  equ 0004h
ANSELD_ANSELD4_SIZE                      equ 0001h
ANSELD_ANSELD4_LENGTH                    equ 0001h
ANSELD_ANSELD4_MASK                      equ 0010h
ANSELD_ANSELD5_POSN                      equ 0005h
ANSELD_ANSELD5_POSITION                  equ 0005h
ANSELD_ANSELD5_SIZE                      equ 0001h
ANSELD_ANSELD5_LENGTH                    equ 0001h
ANSELD_ANSELD5_MASK                      equ 0020h
ANSELD_ANSELD6_POSN                      equ 0006h
ANSELD_ANSELD6_POSITION                  equ 0006h
ANSELD_ANSELD6_SIZE                      equ 0001h
ANSELD_ANSELD6_LENGTH                    equ 0001h
ANSELD_ANSELD6_MASK                      equ 0040h
ANSELD_ANSELD7_POSN                      equ 0007h
ANSELD_ANSELD7_POSITION                  equ 0007h
ANSELD_ANSELD7_SIZE                      equ 0001h
ANSELD_ANSELD7_LENGTH                    equ 0001h
ANSELD_ANSELD7_MASK                      equ 0080h

// Register: WPUD
#define WPUD WPUD
WPUD                                     equ 0419h
// bitfield definitions
WPUD_WPUD0_POSN                          equ 0000h
WPUD_WPUD0_POSITION                      equ 0000h
WPUD_WPUD0_SIZE                          equ 0001h
WPUD_WPUD0_LENGTH                        equ 0001h
WPUD_WPUD0_MASK                          equ 0001h
WPUD_WPUD1_POSN                          equ 0001h
WPUD_WPUD1_POSITION                      equ 0001h
WPUD_WPUD1_SIZE                          equ 0001h
WPUD_WPUD1_LENGTH                        equ 0001h
WPUD_WPUD1_MASK                          equ 0002h
WPUD_WPUD2_POSN                          equ 0002h
WPUD_WPUD2_POSITION                      equ 0002h
WPUD_WPUD2_SIZE                          equ 0001h
WPUD_WPUD2_LENGTH                        equ 0001h
WPUD_WPUD2_MASK                          equ 0004h
WPUD_WPUD3_POSN                          equ 0003h
WPUD_WPUD3_POSITION                      equ 0003h
WPUD_WPUD3_SIZE                          equ 0001h
WPUD_WPUD3_LENGTH                        equ 0001h
WPUD_WPUD3_MASK                          equ 0008h
WPUD_WPUD4_POSN                          equ 0004h
WPUD_WPUD4_POSITION                      equ 0004h
WPUD_WPUD4_SIZE                          equ 0001h
WPUD_WPUD4_LENGTH                        equ 0001h
WPUD_WPUD4_MASK                          equ 0010h
WPUD_WPUD5_POSN                          equ 0005h
WPUD_WPUD5_POSITION                      equ 0005h
WPUD_WPUD5_SIZE                          equ 0001h
WPUD_WPUD5_LENGTH                        equ 0001h
WPUD_WPUD5_MASK                          equ 0020h
WPUD_WPUD6_POSN                          equ 0006h
WPUD_WPUD6_POSITION                      equ 0006h
WPUD_WPUD6_SIZE                          equ 0001h
WPUD_WPUD6_LENGTH                        equ 0001h
WPUD_WPUD6_MASK                          equ 0040h
WPUD_WPUD7_POSN                          equ 0007h
WPUD_WPUD7_POSITION                      equ 0007h
WPUD_WPUD7_SIZE                          equ 0001h
WPUD_WPUD7_LENGTH                        equ 0001h
WPUD_WPUD7_MASK                          equ 0080h

// Register: ODCOND
#define ODCOND ODCOND
ODCOND                                   equ 041Ah
// bitfield definitions
ODCOND_ODCD0_POSN                        equ 0000h
ODCOND_ODCD0_POSITION                    equ 0000h
ODCOND_ODCD0_SIZE                        equ 0001h
ODCOND_ODCD0_LENGTH                      equ 0001h
ODCOND_ODCD0_MASK                        equ 0001h
ODCOND_ODCD1_POSN                        equ 0001h
ODCOND_ODCD1_POSITION                    equ 0001h
ODCOND_ODCD1_SIZE                        equ 0001h
ODCOND_ODCD1_LENGTH                      equ 0001h
ODCOND_ODCD1_MASK                        equ 0002h
ODCOND_ODCD2_POSN                        equ 0002h
ODCOND_ODCD2_POSITION                    equ 0002h
ODCOND_ODCD2_SIZE                        equ 0001h
ODCOND_ODCD2_LENGTH                      equ 0001h
ODCOND_ODCD2_MASK                        equ 0004h
ODCOND_ODCD3_POSN                        equ 0003h
ODCOND_ODCD3_POSITION                    equ 0003h
ODCOND_ODCD3_SIZE                        equ 0001h
ODCOND_ODCD3_LENGTH                      equ 0001h
ODCOND_ODCD3_MASK                        equ 0008h
ODCOND_ODCD4_POSN                        equ 0004h
ODCOND_ODCD4_POSITION                    equ 0004h
ODCOND_ODCD4_SIZE                        equ 0001h
ODCOND_ODCD4_LENGTH                      equ 0001h
ODCOND_ODCD4_MASK                        equ 0010h
ODCOND_ODCD5_POSN                        equ 0005h
ODCOND_ODCD5_POSITION                    equ 0005h
ODCOND_ODCD5_SIZE                        equ 0001h
ODCOND_ODCD5_LENGTH                      equ 0001h
ODCOND_ODCD5_MASK                        equ 0020h
ODCOND_ODCD6_POSN                        equ 0006h
ODCOND_ODCD6_POSITION                    equ 0006h
ODCOND_ODCD6_SIZE                        equ 0001h
ODCOND_ODCD6_LENGTH                      equ 0001h
ODCOND_ODCD6_MASK                        equ 0040h
ODCOND_ODCD7_POSN                        equ 0007h
ODCOND_ODCD7_POSITION                    equ 0007h
ODCOND_ODCD7_SIZE                        equ 0001h
ODCOND_ODCD7_LENGTH                      equ 0001h
ODCOND_ODCD7_MASK                        equ 0080h

// Register: SLRCOND
#define SLRCOND SLRCOND
SLRCOND                                  equ 041Bh
// bitfield definitions
SLRCOND_SLRD0_POSN                       equ 0000h
SLRCOND_SLRD0_POSITION                   equ 0000h
SLRCOND_SLRD0_SIZE                       equ 0001h
SLRCOND_SLRD0_LENGTH                     equ 0001h
SLRCOND_SLRD0_MASK                       equ 0001h
SLRCOND_SLRD1_POSN                       equ 0001h
SLRCOND_SLRD1_POSITION                   equ 0001h
SLRCOND_SLRD1_SIZE                       equ 0001h
SLRCOND_SLRD1_LENGTH                     equ 0001h
SLRCOND_SLRD1_MASK                       equ 0002h
SLRCOND_SLRD2_POSN                       equ 0002h
SLRCOND_SLRD2_POSITION                   equ 0002h
SLRCOND_SLRD2_SIZE                       equ 0001h
SLRCOND_SLRD2_LENGTH                     equ 0001h
SLRCOND_SLRD2_MASK                       equ 0004h
SLRCOND_SLRD3_POSN                       equ 0003h
SLRCOND_SLRD3_POSITION                   equ 0003h
SLRCOND_SLRD3_SIZE                       equ 0001h
SLRCOND_SLRD3_LENGTH                     equ 0001h
SLRCOND_SLRD3_MASK                       equ 0008h
SLRCOND_SLRD4_POSN                       equ 0004h
SLRCOND_SLRD4_POSITION                   equ 0004h
SLRCOND_SLRD4_SIZE                       equ 0001h
SLRCOND_SLRD4_LENGTH                     equ 0001h
SLRCOND_SLRD4_MASK                       equ 0010h
SLRCOND_SLRD5_POSN                       equ 0005h
SLRCOND_SLRD5_POSITION                   equ 0005h
SLRCOND_SLRD5_SIZE                       equ 0001h
SLRCOND_SLRD5_LENGTH                     equ 0001h
SLRCOND_SLRD5_MASK                       equ 0020h
SLRCOND_SLRD6_POSN                       equ 0006h
SLRCOND_SLRD6_POSITION                   equ 0006h
SLRCOND_SLRD6_SIZE                       equ 0001h
SLRCOND_SLRD6_LENGTH                     equ 0001h
SLRCOND_SLRD6_MASK                       equ 0040h
SLRCOND_SLRD7_POSN                       equ 0007h
SLRCOND_SLRD7_POSITION                   equ 0007h
SLRCOND_SLRD7_SIZE                       equ 0001h
SLRCOND_SLRD7_LENGTH                     equ 0001h
SLRCOND_SLRD7_MASK                       equ 0080h

// Register: INLVLD
#define INLVLD INLVLD
INLVLD                                   equ 041Ch
// bitfield definitions
INLVLD_INLVLD0_POSN                      equ 0000h
INLVLD_INLVLD0_POSITION                  equ 0000h
INLVLD_INLVLD0_SIZE                      equ 0001h
INLVLD_INLVLD0_LENGTH                    equ 0001h
INLVLD_INLVLD0_MASK                      equ 0001h
INLVLD_INLVLD1_POSN                      equ 0001h
INLVLD_INLVLD1_POSITION                  equ 0001h
INLVLD_INLVLD1_SIZE                      equ 0001h
INLVLD_INLVLD1_LENGTH                    equ 0001h
INLVLD_INLVLD1_MASK                      equ 0002h
INLVLD_INLVLD2_POSN                      equ 0002h
INLVLD_INLVLD2_POSITION                  equ 0002h
INLVLD_INLVLD2_SIZE                      equ 0001h
INLVLD_INLVLD2_LENGTH                    equ 0001h
INLVLD_INLVLD2_MASK                      equ 0004h
INLVLD_INLVLD3_POSN                      equ 0003h
INLVLD_INLVLD3_POSITION                  equ 0003h
INLVLD_INLVLD3_SIZE                      equ 0001h
INLVLD_INLVLD3_LENGTH                    equ 0001h
INLVLD_INLVLD3_MASK                      equ 0008h
INLVLD_INLVLD4_POSN                      equ 0004h
INLVLD_INLVLD4_POSITION                  equ 0004h
INLVLD_INLVLD4_SIZE                      equ 0001h
INLVLD_INLVLD4_LENGTH                    equ 0001h
INLVLD_INLVLD4_MASK                      equ 0010h
INLVLD_INLVLD5_POSN                      equ 0005h
INLVLD_INLVLD5_POSITION                  equ 0005h
INLVLD_INLVLD5_SIZE                      equ 0001h
INLVLD_INLVLD5_LENGTH                    equ 0001h
INLVLD_INLVLD5_MASK                      equ 0020h
INLVLD_INLVLD6_POSN                      equ 0006h
INLVLD_INLVLD6_POSITION                  equ 0006h
INLVLD_INLVLD6_SIZE                      equ 0001h
INLVLD_INLVLD6_LENGTH                    equ 0001h
INLVLD_INLVLD6_MASK                      equ 0040h
INLVLD_INLVLD7_POSN                      equ 0007h
INLVLD_INLVLD7_POSITION                  equ 0007h
INLVLD_INLVLD7_SIZE                      equ 0001h
INLVLD_INLVLD7_LENGTH                    equ 0001h
INLVLD_INLVLD7_MASK                      equ 0080h

// Register: ANSELE
#define ANSELE ANSELE
ANSELE                                   equ 0420h
// bitfield definitions
ANSELE_ANSELE0_POSN                      equ 0000h
ANSELE_ANSELE0_POSITION                  equ 0000h
ANSELE_ANSELE0_SIZE                      equ 0001h
ANSELE_ANSELE0_LENGTH                    equ 0001h
ANSELE_ANSELE0_MASK                      equ 0001h
ANSELE_ANSELE1_POSN                      equ 0001h
ANSELE_ANSELE1_POSITION                  equ 0001h
ANSELE_ANSELE1_SIZE                      equ 0001h
ANSELE_ANSELE1_LENGTH                    equ 0001h
ANSELE_ANSELE1_MASK                      equ 0002h
ANSELE_ANSELE2_POSN                      equ 0002h
ANSELE_ANSELE2_POSITION                  equ 0002h
ANSELE_ANSELE2_SIZE                      equ 0001h
ANSELE_ANSELE2_LENGTH                    equ 0001h
ANSELE_ANSELE2_MASK                      equ 0004h

// Register: WPUE
#define WPUE WPUE
WPUE                                     equ 0421h
// bitfield definitions
WPUE_WPUE0_POSN                          equ 0000h
WPUE_WPUE0_POSITION                      equ 0000h
WPUE_WPUE0_SIZE                          equ 0001h
WPUE_WPUE0_LENGTH                        equ 0001h
WPUE_WPUE0_MASK                          equ 0001h
WPUE_WPUE1_POSN                          equ 0001h
WPUE_WPUE1_POSITION                      equ 0001h
WPUE_WPUE1_SIZE                          equ 0001h
WPUE_WPUE1_LENGTH                        equ 0001h
WPUE_WPUE1_MASK                          equ 0002h
WPUE_WPUE2_POSN                          equ 0002h
WPUE_WPUE2_POSITION                      equ 0002h
WPUE_WPUE2_SIZE                          equ 0001h
WPUE_WPUE2_LENGTH                        equ 0001h
WPUE_WPUE2_MASK                          equ 0004h
WPUE_WPUE3_POSN                          equ 0003h
WPUE_WPUE3_POSITION                      equ 0003h
WPUE_WPUE3_SIZE                          equ 0001h
WPUE_WPUE3_LENGTH                        equ 0001h
WPUE_WPUE3_MASK                          equ 0008h

// Register: ODCONE
#define ODCONE ODCONE
ODCONE                                   equ 0422h
// bitfield definitions
ODCONE_ODCE0_POSN                        equ 0000h
ODCONE_ODCE0_POSITION                    equ 0000h
ODCONE_ODCE0_SIZE                        equ 0001h
ODCONE_ODCE0_LENGTH                      equ 0001h
ODCONE_ODCE0_MASK                        equ 0001h
ODCONE_ODCE1_POSN                        equ 0001h
ODCONE_ODCE1_POSITION                    equ 0001h
ODCONE_ODCE1_SIZE                        equ 0001h
ODCONE_ODCE1_LENGTH                      equ 0001h
ODCONE_ODCE1_MASK                        equ 0002h
ODCONE_ODCE2_POSN                        equ 0002h
ODCONE_ODCE2_POSITION                    equ 0002h
ODCONE_ODCE2_SIZE                        equ 0001h
ODCONE_ODCE2_LENGTH                      equ 0001h
ODCONE_ODCE2_MASK                        equ 0004h

// Register: SLRCONE
#define SLRCONE SLRCONE
SLRCONE                                  equ 0423h
// bitfield definitions
SLRCONE_SLRE0_POSN                       equ 0000h
SLRCONE_SLRE0_POSITION                   equ 0000h
SLRCONE_SLRE0_SIZE                       equ 0001h
SLRCONE_SLRE0_LENGTH                     equ 0001h
SLRCONE_SLRE0_MASK                       equ 0001h
SLRCONE_SLRE1_POSN                       equ 0001h
SLRCONE_SLRE1_POSITION                   equ 0001h
SLRCONE_SLRE1_SIZE                       equ 0001h
SLRCONE_SLRE1_LENGTH                     equ 0001h
SLRCONE_SLRE1_MASK                       equ 0002h
SLRCONE_SLRE2_POSN                       equ 0002h
SLRCONE_SLRE2_POSITION                   equ 0002h
SLRCONE_SLRE2_SIZE                       equ 0001h
SLRCONE_SLRE2_LENGTH                     equ 0001h
SLRCONE_SLRE2_MASK                       equ 0004h

// Register: INLVLE
#define INLVLE INLVLE
INLVLE                                   equ 0424h
// bitfield definitions
INLVLE_INLVLE0_POSN                      equ 0000h
INLVLE_INLVLE0_POSITION                  equ 0000h
INLVLE_INLVLE0_SIZE                      equ 0001h
INLVLE_INLVLE0_LENGTH                    equ 0001h
INLVLE_INLVLE0_MASK                      equ 0001h
INLVLE_INLVLE1_POSN                      equ 0001h
INLVLE_INLVLE1_POSITION                  equ 0001h
INLVLE_INLVLE1_SIZE                      equ 0001h
INLVLE_INLVLE1_LENGTH                    equ 0001h
INLVLE_INLVLE1_MASK                      equ 0002h
INLVLE_INLVLE2_POSN                      equ 0002h
INLVLE_INLVLE2_POSITION                  equ 0002h
INLVLE_INLVLE2_SIZE                      equ 0001h
INLVLE_INLVLE2_LENGTH                    equ 0001h
INLVLE_INLVLE2_MASK                      equ 0004h
INLVLE_INLVLE3_POSN                      equ 0003h
INLVLE_INLVLE3_POSITION                  equ 0003h
INLVLE_INLVLE3_SIZE                      equ 0001h
INLVLE_INLVLE3_LENGTH                    equ 0001h
INLVLE_INLVLE3_MASK                      equ 0008h

// Register: IOCEP
#define IOCEP IOCEP
IOCEP                                    equ 0425h
// bitfield definitions
IOCEP_IOCEP3_POSN                        equ 0003h
IOCEP_IOCEP3_POSITION                    equ 0003h
IOCEP_IOCEP3_SIZE                        equ 0001h
IOCEP_IOCEP3_LENGTH                      equ 0001h
IOCEP_IOCEP3_MASK                        equ 0008h

// Register: IOCEN
#define IOCEN IOCEN
IOCEN                                    equ 0426h
// bitfield definitions
IOCEN_IOCEN3_POSN                        equ 0003h
IOCEN_IOCEN3_POSITION                    equ 0003h
IOCEN_IOCEN3_SIZE                        equ 0001h
IOCEN_IOCEN3_LENGTH                      equ 0001h
IOCEN_IOCEN3_MASK                        equ 0008h

// Register: IOCEF
#define IOCEF IOCEF
IOCEF                                    equ 0427h
// bitfield definitions
IOCEF_IOCEF3_POSN                        equ 0003h
IOCEF_IOCEF3_POSITION                    equ 0003h
IOCEF_IOCEF3_SIZE                        equ 0001h
IOCEF_IOCEF3_LENGTH                      equ 0001h
IOCEF_IOCEF3_MASK                        equ 0008h

// Register: ANSELF
#define ANSELF ANSELF
ANSELF                                   equ 0428h
// bitfield definitions
ANSELF_ANSELF0_POSN                      equ 0000h
ANSELF_ANSELF0_POSITION                  equ 0000h
ANSELF_ANSELF0_SIZE                      equ 0001h
ANSELF_ANSELF0_LENGTH                    equ 0001h
ANSELF_ANSELF0_MASK                      equ 0001h
ANSELF_ANSELF1_POSN                      equ 0001h
ANSELF_ANSELF1_POSITION                  equ 0001h
ANSELF_ANSELF1_SIZE                      equ 0001h
ANSELF_ANSELF1_LENGTH                    equ 0001h
ANSELF_ANSELF1_MASK                      equ 0002h
ANSELF_ANSELF2_POSN                      equ 0002h
ANSELF_ANSELF2_POSITION                  equ 0002h
ANSELF_ANSELF2_SIZE                      equ 0001h
ANSELF_ANSELF2_LENGTH                    equ 0001h
ANSELF_ANSELF2_MASK                      equ 0004h
ANSELF_ANSELF3_POSN                      equ 0003h
ANSELF_ANSELF3_POSITION                  equ 0003h
ANSELF_ANSELF3_SIZE                      equ 0001h
ANSELF_ANSELF3_LENGTH                    equ 0001h
ANSELF_ANSELF3_MASK                      equ 0008h
ANSELF_ANSELF4_POSN                      equ 0004h
ANSELF_ANSELF4_POSITION                  equ 0004h
ANSELF_ANSELF4_SIZE                      equ 0001h
ANSELF_ANSELF4_LENGTH                    equ 0001h
ANSELF_ANSELF4_MASK                      equ 0010h
ANSELF_ANSELF5_POSN                      equ 0005h
ANSELF_ANSELF5_POSITION                  equ 0005h
ANSELF_ANSELF5_SIZE                      equ 0001h
ANSELF_ANSELF5_LENGTH                    equ 0001h
ANSELF_ANSELF5_MASK                      equ 0020h
ANSELF_ANSELF6_POSN                      equ 0006h
ANSELF_ANSELF6_POSITION                  equ 0006h
ANSELF_ANSELF6_SIZE                      equ 0001h
ANSELF_ANSELF6_LENGTH                    equ 0001h
ANSELF_ANSELF6_MASK                      equ 0040h
ANSELF_ANSELF7_POSN                      equ 0007h
ANSELF_ANSELF7_POSITION                  equ 0007h
ANSELF_ANSELF7_SIZE                      equ 0001h
ANSELF_ANSELF7_LENGTH                    equ 0001h
ANSELF_ANSELF7_MASK                      equ 0080h

// Register: WPUF
#define WPUF WPUF
WPUF                                     equ 0429h
// bitfield definitions
WPUF_WPUF0_POSN                          equ 0000h
WPUF_WPUF0_POSITION                      equ 0000h
WPUF_WPUF0_SIZE                          equ 0001h
WPUF_WPUF0_LENGTH                        equ 0001h
WPUF_WPUF0_MASK                          equ 0001h
WPUF_WPUF1_POSN                          equ 0001h
WPUF_WPUF1_POSITION                      equ 0001h
WPUF_WPUF1_SIZE                          equ 0001h
WPUF_WPUF1_LENGTH                        equ 0001h
WPUF_WPUF1_MASK                          equ 0002h
WPUF_WPUF2_POSN                          equ 0002h
WPUF_WPUF2_POSITION                      equ 0002h
WPUF_WPUF2_SIZE                          equ 0001h
WPUF_WPUF2_LENGTH                        equ 0001h
WPUF_WPUF2_MASK                          equ 0004h
WPUF_WPUF3_POSN                          equ 0003h
WPUF_WPUF3_POSITION                      equ 0003h
WPUF_WPUF3_SIZE                          equ 0001h
WPUF_WPUF3_LENGTH                        equ 0001h
WPUF_WPUF3_MASK                          equ 0008h
WPUF_WPUF4_POSN                          equ 0004h
WPUF_WPUF4_POSITION                      equ 0004h
WPUF_WPUF4_SIZE                          equ 0001h
WPUF_WPUF4_LENGTH                        equ 0001h
WPUF_WPUF4_MASK                          equ 0010h
WPUF_WPUF5_POSN                          equ 0005h
WPUF_WPUF5_POSITION                      equ 0005h
WPUF_WPUF5_SIZE                          equ 0001h
WPUF_WPUF5_LENGTH                        equ 0001h
WPUF_WPUF5_MASK                          equ 0020h
WPUF_WPUF6_POSN                          equ 0006h
WPUF_WPUF6_POSITION                      equ 0006h
WPUF_WPUF6_SIZE                          equ 0001h
WPUF_WPUF6_LENGTH                        equ 0001h
WPUF_WPUF6_MASK                          equ 0040h
WPUF_WPUF7_POSN                          equ 0007h
WPUF_WPUF7_POSITION                      equ 0007h
WPUF_WPUF7_SIZE                          equ 0001h
WPUF_WPUF7_LENGTH                        equ 0001h
WPUF_WPUF7_MASK                          equ 0080h

// Register: ODCONF
#define ODCONF ODCONF
ODCONF                                   equ 042Ah
// bitfield definitions
ODCONF_ODCF0_POSN                        equ 0000h
ODCONF_ODCF0_POSITION                    equ 0000h
ODCONF_ODCF0_SIZE                        equ 0001h
ODCONF_ODCF0_LENGTH                      equ 0001h
ODCONF_ODCF0_MASK                        equ 0001h
ODCONF_ODCF1_POSN                        equ 0001h
ODCONF_ODCF1_POSITION                    equ 0001h
ODCONF_ODCF1_SIZE                        equ 0001h
ODCONF_ODCF1_LENGTH                      equ 0001h
ODCONF_ODCF1_MASK                        equ 0002h
ODCONF_ODCF2_POSN                        equ 0002h
ODCONF_ODCF2_POSITION                    equ 0002h
ODCONF_ODCF2_SIZE                        equ 0001h
ODCONF_ODCF2_LENGTH                      equ 0001h
ODCONF_ODCF2_MASK                        equ 0004h
ODCONF_ODCF3_POSN                        equ 0003h
ODCONF_ODCF3_POSITION                    equ 0003h
ODCONF_ODCF3_SIZE                        equ 0001h
ODCONF_ODCF3_LENGTH                      equ 0001h
ODCONF_ODCF3_MASK                        equ 0008h
ODCONF_ODCF4_POSN                        equ 0004h
ODCONF_ODCF4_POSITION                    equ 0004h
ODCONF_ODCF4_SIZE                        equ 0001h
ODCONF_ODCF4_LENGTH                      equ 0001h
ODCONF_ODCF4_MASK                        equ 0010h
ODCONF_ODCF5_POSN                        equ 0005h
ODCONF_ODCF5_POSITION                    equ 0005h
ODCONF_ODCF5_SIZE                        equ 0001h
ODCONF_ODCF5_LENGTH                      equ 0001h
ODCONF_ODCF5_MASK                        equ 0020h
ODCONF_ODCF6_POSN                        equ 0006h
ODCONF_ODCF6_POSITION                    equ 0006h
ODCONF_ODCF6_SIZE                        equ 0001h
ODCONF_ODCF6_LENGTH                      equ 0001h
ODCONF_ODCF6_MASK                        equ 0040h
ODCONF_ODCF7_POSN                        equ 0007h
ODCONF_ODCF7_POSITION                    equ 0007h
ODCONF_ODCF7_SIZE                        equ 0001h
ODCONF_ODCF7_LENGTH                      equ 0001h
ODCONF_ODCF7_MASK                        equ 0080h

// Register: SLRCONF
#define SLRCONF SLRCONF
SLRCONF                                  equ 042Bh
// bitfield definitions
SLRCONF_SLRF0_POSN                       equ 0000h
SLRCONF_SLRF0_POSITION                   equ 0000h
SLRCONF_SLRF0_SIZE                       equ 0001h
SLRCONF_SLRF0_LENGTH                     equ 0001h
SLRCONF_SLRF0_MASK                       equ 0001h
SLRCONF_SLRF1_POSN                       equ 0001h
SLRCONF_SLRF1_POSITION                   equ 0001h
SLRCONF_SLRF1_SIZE                       equ 0001h
SLRCONF_SLRF1_LENGTH                     equ 0001h
SLRCONF_SLRF1_MASK                       equ 0002h
SLRCONF_SLRF2_POSN                       equ 0002h
SLRCONF_SLRF2_POSITION                   equ 0002h
SLRCONF_SLRF2_SIZE                       equ 0001h
SLRCONF_SLRF2_LENGTH                     equ 0001h
SLRCONF_SLRF2_MASK                       equ 0004h
SLRCONF_SLRF3_POSN                       equ 0003h
SLRCONF_SLRF3_POSITION                   equ 0003h
SLRCONF_SLRF3_SIZE                       equ 0001h
SLRCONF_SLRF3_LENGTH                     equ 0001h
SLRCONF_SLRF3_MASK                       equ 0008h
SLRCONF_SLRF4_POSN                       equ 0004h
SLRCONF_SLRF4_POSITION                   equ 0004h
SLRCONF_SLRF4_SIZE                       equ 0001h
SLRCONF_SLRF4_LENGTH                     equ 0001h
SLRCONF_SLRF4_MASK                       equ 0010h
SLRCONF_SLRF5_POSN                       equ 0005h
SLRCONF_SLRF5_POSITION                   equ 0005h
SLRCONF_SLRF5_SIZE                       equ 0001h
SLRCONF_SLRF5_LENGTH                     equ 0001h
SLRCONF_SLRF5_MASK                       equ 0020h
SLRCONF_SLRF6_POSN                       equ 0006h
SLRCONF_SLRF6_POSITION                   equ 0006h
SLRCONF_SLRF6_SIZE                       equ 0001h
SLRCONF_SLRF6_LENGTH                     equ 0001h
SLRCONF_SLRF6_MASK                       equ 0040h
SLRCONF_SLRF7_POSN                       equ 0007h
SLRCONF_SLRF7_POSITION                   equ 0007h
SLRCONF_SLRF7_SIZE                       equ 0001h
SLRCONF_SLRF7_LENGTH                     equ 0001h
SLRCONF_SLRF7_MASK                       equ 0080h

// Register: INLVLF
#define INLVLF INLVLF
INLVLF                                   equ 042Ch
// bitfield definitions
INLVLF_INLVLF0_POSN                      equ 0000h
INLVLF_INLVLF0_POSITION                  equ 0000h
INLVLF_INLVLF0_SIZE                      equ 0001h
INLVLF_INLVLF0_LENGTH                    equ 0001h
INLVLF_INLVLF0_MASK                      equ 0001h
INLVLF_INLVLF1_POSN                      equ 0001h
INLVLF_INLVLF1_POSITION                  equ 0001h
INLVLF_INLVLF1_SIZE                      equ 0001h
INLVLF_INLVLF1_LENGTH                    equ 0001h
INLVLF_INLVLF1_MASK                      equ 0002h
INLVLF_INLVLF2_POSN                      equ 0002h
INLVLF_INLVLF2_POSITION                  equ 0002h
INLVLF_INLVLF2_SIZE                      equ 0001h
INLVLF_INLVLF2_LENGTH                    equ 0001h
INLVLF_INLVLF2_MASK                      equ 0004h
INLVLF_INLVLF3_POSN                      equ 0003h
INLVLF_INLVLF3_POSITION                  equ 0003h
INLVLF_INLVLF3_SIZE                      equ 0001h
INLVLF_INLVLF3_LENGTH                    equ 0001h
INLVLF_INLVLF3_MASK                      equ 0008h
INLVLF_INLVLF4_POSN                      equ 0004h
INLVLF_INLVLF4_POSITION                  equ 0004h
INLVLF_INLVLF4_SIZE                      equ 0001h
INLVLF_INLVLF4_LENGTH                    equ 0001h
INLVLF_INLVLF4_MASK                      equ 0010h
INLVLF_INLVLF5_POSN                      equ 0005h
INLVLF_INLVLF5_POSITION                  equ 0005h
INLVLF_INLVLF5_SIZE                      equ 0001h
INLVLF_INLVLF5_LENGTH                    equ 0001h
INLVLF_INLVLF5_MASK                      equ 0020h
INLVLF_INLVLF6_POSN                      equ 0006h
INLVLF_INLVLF6_POSITION                  equ 0006h
INLVLF_INLVLF6_SIZE                      equ 0001h
INLVLF_INLVLF6_LENGTH                    equ 0001h
INLVLF_INLVLF6_MASK                      equ 0040h
INLVLF_INLVLF7_POSN                      equ 0007h
INLVLF_INLVLF7_POSITION                  equ 0007h
INLVLF_INLVLF7_SIZE                      equ 0001h
INLVLF_INLVLF7_LENGTH                    equ 0001h
INLVLF_INLVLF7_MASK                      equ 0080h

// Register: NCO1ACC
#define NCO1ACC NCO1ACC
NCO1ACC                                  equ 0440h

// Register: NCO1ACCL
#define NCO1ACCL NCO1ACCL
NCO1ACCL                                 equ 0440h
// bitfield definitions
NCO1ACCL_ACC_POSN                        equ 0000h
NCO1ACCL_ACC_POSITION                    equ 0000h
NCO1ACCL_ACC_SIZE                        equ 0008h
NCO1ACCL_ACC_LENGTH                      equ 0008h
NCO1ACCL_ACC_MASK                        equ 00FFh
NCO1ACCL_NCO1ACC0_POSN                   equ 0000h
NCO1ACCL_NCO1ACC0_POSITION               equ 0000h
NCO1ACCL_NCO1ACC0_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC0_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC0_MASK                   equ 0001h
NCO1ACCL_NCO1ACC1_POSN                   equ 0001h
NCO1ACCL_NCO1ACC1_POSITION               equ 0001h
NCO1ACCL_NCO1ACC1_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC1_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC1_MASK                   equ 0002h
NCO1ACCL_NCO1ACC2_POSN                   equ 0002h
NCO1ACCL_NCO1ACC2_POSITION               equ 0002h
NCO1ACCL_NCO1ACC2_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC2_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC2_MASK                   equ 0004h
NCO1ACCL_NCO1ACC3_POSN                   equ 0003h
NCO1ACCL_NCO1ACC3_POSITION               equ 0003h
NCO1ACCL_NCO1ACC3_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC3_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC3_MASK                   equ 0008h
NCO1ACCL_NCO1ACC4_POSN                   equ 0004h
NCO1ACCL_NCO1ACC4_POSITION               equ 0004h
NCO1ACCL_NCO1ACC4_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC4_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC4_MASK                   equ 0010h
NCO1ACCL_NCO1ACC5_POSN                   equ 0005h
NCO1ACCL_NCO1ACC5_POSITION               equ 0005h
NCO1ACCL_NCO1ACC5_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC5_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC5_MASK                   equ 0020h
NCO1ACCL_NCO1ACC6_POSN                   equ 0006h
NCO1ACCL_NCO1ACC6_POSITION               equ 0006h
NCO1ACCL_NCO1ACC6_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC6_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC6_MASK                   equ 0040h
NCO1ACCL_NCO1ACC7_POSN                   equ 0007h
NCO1ACCL_NCO1ACC7_POSITION               equ 0007h
NCO1ACCL_NCO1ACC7_SIZE                   equ 0001h
NCO1ACCL_NCO1ACC7_LENGTH                 equ 0001h
NCO1ACCL_NCO1ACC7_MASK                   equ 0080h
NCO1ACCL_ACC0_POSN                       equ 0000h
NCO1ACCL_ACC0_POSITION                   equ 0000h
NCO1ACCL_ACC0_SIZE                       equ 0001h
NCO1ACCL_ACC0_LENGTH                     equ 0001h
NCO1ACCL_ACC0_MASK                       equ 0001h
NCO1ACCL_ACC1_POSN                       equ 0001h
NCO1ACCL_ACC1_POSITION                   equ 0001h
NCO1ACCL_ACC1_SIZE                       equ 0001h
NCO1ACCL_ACC1_LENGTH                     equ 0001h
NCO1ACCL_ACC1_MASK                       equ 0002h
NCO1ACCL_ACC2_POSN                       equ 0002h
NCO1ACCL_ACC2_POSITION                   equ 0002h
NCO1ACCL_ACC2_SIZE                       equ 0001h
NCO1ACCL_ACC2_LENGTH                     equ 0001h
NCO1ACCL_ACC2_MASK                       equ 0004h
NCO1ACCL_ACC3_POSN                       equ 0003h
NCO1ACCL_ACC3_POSITION                   equ 0003h
NCO1ACCL_ACC3_SIZE                       equ 0001h
NCO1ACCL_ACC3_LENGTH                     equ 0001h
NCO1ACCL_ACC3_MASK                       equ 0008h
NCO1ACCL_ACC4_POSN                       equ 0004h
NCO1ACCL_ACC4_POSITION                   equ 0004h
NCO1ACCL_ACC4_SIZE                       equ 0001h
NCO1ACCL_ACC4_LENGTH                     equ 0001h
NCO1ACCL_ACC4_MASK                       equ 0010h
NCO1ACCL_ACC5_POSN                       equ 0005h
NCO1ACCL_ACC5_POSITION                   equ 0005h
NCO1ACCL_ACC5_SIZE                       equ 0001h
NCO1ACCL_ACC5_LENGTH                     equ 0001h
NCO1ACCL_ACC5_MASK                       equ 0020h
NCO1ACCL_ACC6_POSN                       equ 0006h
NCO1ACCL_ACC6_POSITION                   equ 0006h
NCO1ACCL_ACC6_SIZE                       equ 0001h
NCO1ACCL_ACC6_LENGTH                     equ 0001h
NCO1ACCL_ACC6_MASK                       equ 0040h
NCO1ACCL_ACC7_POSN                       equ 0007h
NCO1ACCL_ACC7_POSITION                   equ 0007h
NCO1ACCL_ACC7_SIZE                       equ 0001h
NCO1ACCL_ACC7_LENGTH                     equ 0001h
NCO1ACCL_ACC7_MASK                       equ 0080h
NCO1ACCL_NCO1ACC_POSN                    equ 0000h
NCO1ACCL_NCO1ACC_POSITION                equ 0000h
NCO1ACCL_NCO1ACC_SIZE                    equ 0008h
NCO1ACCL_NCO1ACC_LENGTH                  equ 0008h
NCO1ACCL_NCO1ACC_MASK                    equ 00FFh

// Register: NCO1ACCH
#define NCO1ACCH NCO1ACCH
NCO1ACCH                                 equ 0441h
// bitfield definitions
NCO1ACCH_ACC_POSN                        equ 0000h
NCO1ACCH_ACC_POSITION                    equ 0000h
NCO1ACCH_ACC_SIZE                        equ 0008h
NCO1ACCH_ACC_LENGTH                      equ 0008h
NCO1ACCH_ACC_MASK                        equ 00FFh
NCO1ACCH_NCO1ACC8_POSN                   equ 0000h
NCO1ACCH_NCO1ACC8_POSITION               equ 0000h
NCO1ACCH_NCO1ACC8_SIZE                   equ 0001h
NCO1ACCH_NCO1ACC8_LENGTH                 equ 0001h
NCO1ACCH_NCO1ACC8_MASK                   equ 0001h
NCO1ACCH_NCO1ACC9_POSN                   equ 0001h
NCO1ACCH_NCO1ACC9_POSITION               equ 0001h
NCO1ACCH_NCO1ACC9_SIZE                   equ 0001h
NCO1ACCH_NCO1ACC9_LENGTH                 equ 0001h
NCO1ACCH_NCO1ACC9_MASK                   equ 0002h
NCO1ACCH_NCO1ACC10_POSN                  equ 0002h
NCO1ACCH_NCO1ACC10_POSITION              equ 0002h
NCO1ACCH_NCO1ACC10_SIZE                  equ 0001h
NCO1ACCH_NCO1ACC10_LENGTH                equ 0001h
NCO1ACCH_NCO1ACC10_MASK                  equ 0004h
NCO1ACCH_NCO1ACC11_POSN                  equ 0003h
NCO1ACCH_NCO1ACC11_POSITION              equ 0003h
NCO1ACCH_NCO1ACC11_SIZE                  equ 0001h
NCO1ACCH_NCO1ACC11_LENGTH                equ 0001h
NCO1ACCH_NCO1ACC11_MASK                  equ 0008h
NCO1ACCH_NCO1ACC12_POSN                  equ 0004h
NCO1ACCH_NCO1ACC12_POSITION              equ 0004h
NCO1ACCH_NCO1ACC12_SIZE                  equ 0001h
NCO1ACCH_NCO1ACC12_LENGTH                equ 0001h
NCO1ACCH_NCO1ACC12_MASK                  equ 0010h
NCO1ACCH_NCO1ACC13_POSN                  equ 0005h
NCO1ACCH_NCO1ACC13_POSITION              equ 0005h
NCO1ACCH_NCO1ACC13_SIZE                  equ 0001h
NCO1ACCH_NCO1ACC13_LENGTH                equ 0001h
NCO1ACCH_NCO1ACC13_MASK                  equ 0020h
NCO1ACCH_NCO1ACC14_POSN                  equ 0006h
NCO1ACCH_NCO1ACC14_POSITION              equ 0006h
NCO1ACCH_NCO1ACC14_SIZE                  equ 0001h
NCO1ACCH_NCO1ACC14_LENGTH                equ 0001h
NCO1ACCH_NCO1ACC14_MASK                  equ 0040h
NCO1ACCH_NCO1ACC15_POSN                  equ 0007h
NCO1ACCH_NCO1ACC15_POSITION              equ 0007h
NCO1ACCH_NCO1ACC15_SIZE                  equ 0001h
NCO1ACCH_NCO1ACC15_LENGTH                equ 0001h
NCO1ACCH_NCO1ACC15_MASK                  equ 0080h
NCO1ACCH_ACC8_POSN                       equ 0000h
NCO1ACCH_ACC8_POSITION                   equ 0000h
NCO1ACCH_ACC8_SIZE                       equ 0001h
NCO1ACCH_ACC8_LENGTH                     equ 0001h
NCO1ACCH_ACC8_MASK                       equ 0001h
NCO1ACCH_ACC9_POSN                       equ 0001h
NCO1ACCH_ACC9_POSITION                   equ 0001h
NCO1ACCH_ACC9_SIZE                       equ 0001h
NCO1ACCH_ACC9_LENGTH                     equ 0001h
NCO1ACCH_ACC9_MASK                       equ 0002h
NCO1ACCH_ACC10_POSN                      equ 0002h
NCO1ACCH_ACC10_POSITION                  equ 0002h
NCO1ACCH_ACC10_SIZE                      equ 0001h
NCO1ACCH_ACC10_LENGTH                    equ 0001h
NCO1ACCH_ACC10_MASK                      equ 0004h
NCO1ACCH_ACC11_POSN                      equ 0003h
NCO1ACCH_ACC11_POSITION                  equ 0003h
NCO1ACCH_ACC11_SIZE                      equ 0001h
NCO1ACCH_ACC11_LENGTH                    equ 0001h
NCO1ACCH_ACC11_MASK                      equ 0008h
NCO1ACCH_ACC12_POSN                      equ 0004h
NCO1ACCH_ACC12_POSITION                  equ 0004h
NCO1ACCH_ACC12_SIZE                      equ 0001h
NCO1ACCH_ACC12_LENGTH                    equ 0001h
NCO1ACCH_ACC12_MASK                      equ 0010h
NCO1ACCH_ACC13_POSN                      equ 0005h
NCO1ACCH_ACC13_POSITION                  equ 0005h
NCO1ACCH_ACC13_SIZE                      equ 0001h
NCO1ACCH_ACC13_LENGTH                    equ 0001h
NCO1ACCH_ACC13_MASK                      equ 0020h
NCO1ACCH_ACC14_POSN                      equ 0006h
NCO1ACCH_ACC14_POSITION                  equ 0006h
NCO1ACCH_ACC14_SIZE                      equ 0001h
NCO1ACCH_ACC14_LENGTH                    equ 0001h
NCO1ACCH_ACC14_MASK                      equ 0040h
NCO1ACCH_ACC15_POSN                      equ 0007h
NCO1ACCH_ACC15_POSITION                  equ 0007h
NCO1ACCH_ACC15_SIZE                      equ 0001h
NCO1ACCH_ACC15_LENGTH                    equ 0001h
NCO1ACCH_ACC15_MASK                      equ 0080h
NCO1ACCH_NCO1ACC_POSN                    equ 0000h
NCO1ACCH_NCO1ACC_POSITION                equ 0000h
NCO1ACCH_NCO1ACC_SIZE                    equ 0008h
NCO1ACCH_NCO1ACC_LENGTH                  equ 0008h
NCO1ACCH_NCO1ACC_MASK                    equ 00FFh

// Register: NCO1ACCU
#define NCO1ACCU NCO1ACCU
NCO1ACCU                                 equ 0442h
// bitfield definitions
NCO1ACCU_ACC_POSN                        equ 0000h
NCO1ACCU_ACC_POSITION                    equ 0000h
NCO1ACCU_ACC_SIZE                        equ 0004h
NCO1ACCU_ACC_LENGTH                      equ 0004h
NCO1ACCU_ACC_MASK                        equ 000Fh
NCO1ACCU_NCO1ACC16_POSN                  equ 0000h
NCO1ACCU_NCO1ACC16_POSITION              equ 0000h
NCO1ACCU_NCO1ACC16_SIZE                  equ 0001h
NCO1ACCU_NCO1ACC16_LENGTH                equ 0001h
NCO1ACCU_NCO1ACC16_MASK                  equ 0001h
NCO1ACCU_NCO1ACC17_POSN                  equ 0001h
NCO1ACCU_NCO1ACC17_POSITION              equ 0001h
NCO1ACCU_NCO1ACC17_SIZE                  equ 0001h
NCO1ACCU_NCO1ACC17_LENGTH                equ 0001h
NCO1ACCU_NCO1ACC17_MASK                  equ 0002h
NCO1ACCU_NCO1ACC18_POSN                  equ 0002h
NCO1ACCU_NCO1ACC18_POSITION              equ 0002h
NCO1ACCU_NCO1ACC18_SIZE                  equ 0001h
NCO1ACCU_NCO1ACC18_LENGTH                equ 0001h
NCO1ACCU_NCO1ACC18_MASK                  equ 0004h
NCO1ACCU_NCO1ACC19_POSN                  equ 0003h
NCO1ACCU_NCO1ACC19_POSITION              equ 0003h
NCO1ACCU_NCO1ACC19_SIZE                  equ 0001h
NCO1ACCU_NCO1ACC19_LENGTH                equ 0001h
NCO1ACCU_NCO1ACC19_MASK                  equ 0008h
NCO1ACCU_ACC16_POSN                      equ 0000h
NCO1ACCU_ACC16_POSITION                  equ 0000h
NCO1ACCU_ACC16_SIZE                      equ 0001h
NCO1ACCU_ACC16_LENGTH                    equ 0001h
NCO1ACCU_ACC16_MASK                      equ 0001h
NCO1ACCU_ACC17_POSN                      equ 0001h
NCO1ACCU_ACC17_POSITION                  equ 0001h
NCO1ACCU_ACC17_SIZE                      equ 0001h
NCO1ACCU_ACC17_LENGTH                    equ 0001h
NCO1ACCU_ACC17_MASK                      equ 0002h
NCO1ACCU_ACC18_POSN                      equ 0002h
NCO1ACCU_ACC18_POSITION                  equ 0002h
NCO1ACCU_ACC18_SIZE                      equ 0001h
NCO1ACCU_ACC18_LENGTH                    equ 0001h
NCO1ACCU_ACC18_MASK                      equ 0004h
NCO1ACCU_ACC19_POSN                      equ 0003h
NCO1ACCU_ACC19_POSITION                  equ 0003h
NCO1ACCU_ACC19_SIZE                      equ 0001h
NCO1ACCU_ACC19_LENGTH                    equ 0001h
NCO1ACCU_ACC19_MASK                      equ 0008h
NCO1ACCU_NCO1ACC_POSN                    equ 0000h
NCO1ACCU_NCO1ACC_POSITION                equ 0000h
NCO1ACCU_NCO1ACC_SIZE                    equ 0004h
NCO1ACCU_NCO1ACC_LENGTH                  equ 0004h
NCO1ACCU_NCO1ACC_MASK                    equ 000Fh

// Register: NCO1INC
#define NCO1INC NCO1INC
NCO1INC                                  equ 0443h

// Register: NCO1INCL
#define NCO1INCL NCO1INCL
NCO1INCL                                 equ 0443h
// bitfield definitions
NCO1INCL_INC_POSN                        equ 0000h
NCO1INCL_INC_POSITION                    equ 0000h
NCO1INCL_INC_SIZE                        equ 0008h
NCO1INCL_INC_LENGTH                      equ 0008h
NCO1INCL_INC_MASK                        equ 00FFh
NCO1INCL_NCO1INC0_POSN                   equ 0000h
NCO1INCL_NCO1INC0_POSITION               equ 0000h
NCO1INCL_NCO1INC0_SIZE                   equ 0001h
NCO1INCL_NCO1INC0_LENGTH                 equ 0001h
NCO1INCL_NCO1INC0_MASK                   equ 0001h
NCO1INCL_NCO1INC1_POSN                   equ 0001h
NCO1INCL_NCO1INC1_POSITION               equ 0001h
NCO1INCL_NCO1INC1_SIZE                   equ 0001h
NCO1INCL_NCO1INC1_LENGTH                 equ 0001h
NCO1INCL_NCO1INC1_MASK                   equ 0002h
NCO1INCL_NCO1INC2_POSN                   equ 0002h
NCO1INCL_NCO1INC2_POSITION               equ 0002h
NCO1INCL_NCO1INC2_SIZE                   equ 0001h
NCO1INCL_NCO1INC2_LENGTH                 equ 0001h
NCO1INCL_NCO1INC2_MASK                   equ 0004h
NCO1INCL_NCO1INC3_POSN                   equ 0003h
NCO1INCL_NCO1INC3_POSITION               equ 0003h
NCO1INCL_NCO1INC3_SIZE                   equ 0001h
NCO1INCL_NCO1INC3_LENGTH                 equ 0001h
NCO1INCL_NCO1INC3_MASK                   equ 0008h
NCO1INCL_NCO1INC4_POSN                   equ 0004h
NCO1INCL_NCO1INC4_POSITION               equ 0004h
NCO1INCL_NCO1INC4_SIZE                   equ 0001h
NCO1INCL_NCO1INC4_LENGTH                 equ 0001h
NCO1INCL_NCO1INC4_MASK                   equ 0010h
NCO1INCL_NCO1INC5_POSN                   equ 0005h
NCO1INCL_NCO1INC5_POSITION               equ 0005h
NCO1INCL_NCO1INC5_SIZE                   equ 0001h
NCO1INCL_NCO1INC5_LENGTH                 equ 0001h
NCO1INCL_NCO1INC5_MASK                   equ 0020h
NCO1INCL_NCO1INC6_POSN                   equ 0006h
NCO1INCL_NCO1INC6_POSITION               equ 0006h
NCO1INCL_NCO1INC6_SIZE                   equ 0001h
NCO1INCL_NCO1INC6_LENGTH                 equ 0001h
NCO1INCL_NCO1INC6_MASK                   equ 0040h
NCO1INCL_NCO1INC7_POSN                   equ 0007h
NCO1INCL_NCO1INC7_POSITION               equ 0007h
NCO1INCL_NCO1INC7_SIZE                   equ 0001h
NCO1INCL_NCO1INC7_LENGTH                 equ 0001h
NCO1INCL_NCO1INC7_MASK                   equ 0080h
NCO1INCL_INC0_POSN                       equ 0000h
NCO1INCL_INC0_POSITION                   equ 0000h
NCO1INCL_INC0_SIZE                       equ 0001h
NCO1INCL_INC0_LENGTH                     equ 0001h
NCO1INCL_INC0_MASK                       equ 0001h
NCO1INCL_INC1_POSN                       equ 0001h
NCO1INCL_INC1_POSITION                   equ 0001h
NCO1INCL_INC1_SIZE                       equ 0001h
NCO1INCL_INC1_LENGTH                     equ 0001h
NCO1INCL_INC1_MASK                       equ 0002h
NCO1INCL_INC2_POSN                       equ 0002h
NCO1INCL_INC2_POSITION                   equ 0002h
NCO1INCL_INC2_SIZE                       equ 0001h
NCO1INCL_INC2_LENGTH                     equ 0001h
NCO1INCL_INC2_MASK                       equ 0004h
NCO1INCL_INC3_POSN                       equ 0003h
NCO1INCL_INC3_POSITION                   equ 0003h
NCO1INCL_INC3_SIZE                       equ 0001h
NCO1INCL_INC3_LENGTH                     equ 0001h
NCO1INCL_INC3_MASK                       equ 0008h
NCO1INCL_INC4_POSN                       equ 0004h
NCO1INCL_INC4_POSITION                   equ 0004h
NCO1INCL_INC4_SIZE                       equ 0001h
NCO1INCL_INC4_LENGTH                     equ 0001h
NCO1INCL_INC4_MASK                       equ 0010h
NCO1INCL_INC5_POSN                       equ 0005h
NCO1INCL_INC5_POSITION                   equ 0005h
NCO1INCL_INC5_SIZE                       equ 0001h
NCO1INCL_INC5_LENGTH                     equ 0001h
NCO1INCL_INC5_MASK                       equ 0020h
NCO1INCL_INC6_POSN                       equ 0006h
NCO1INCL_INC6_POSITION                   equ 0006h
NCO1INCL_INC6_SIZE                       equ 0001h
NCO1INCL_INC6_LENGTH                     equ 0001h
NCO1INCL_INC6_MASK                       equ 0040h
NCO1INCL_INC7_POSN                       equ 0007h
NCO1INCL_INC7_POSITION                   equ 0007h
NCO1INCL_INC7_SIZE                       equ 0001h
NCO1INCL_INC7_LENGTH                     equ 0001h
NCO1INCL_INC7_MASK                       equ 0080h
NCO1INCL_NCO1INC_POSN                    equ 0000h
NCO1INCL_NCO1INC_POSITION                equ 0000h
NCO1INCL_NCO1INC_SIZE                    equ 0008h
NCO1INCL_NCO1INC_LENGTH                  equ 0008h
NCO1INCL_NCO1INC_MASK                    equ 00FFh

// Register: NCO1INCH
#define NCO1INCH NCO1INCH
NCO1INCH                                 equ 0444h
// bitfield definitions
NCO1INCH_INC_POSN                        equ 0000h
NCO1INCH_INC_POSITION                    equ 0000h
NCO1INCH_INC_SIZE                        equ 0008h
NCO1INCH_INC_LENGTH                      equ 0008h
NCO1INCH_INC_MASK                        equ 00FFh
NCO1INCH_NCO1INC8_POSN                   equ 0000h
NCO1INCH_NCO1INC8_POSITION               equ 0000h
NCO1INCH_NCO1INC8_SIZE                   equ 0001h
NCO1INCH_NCO1INC8_LENGTH                 equ 0001h
NCO1INCH_NCO1INC8_MASK                   equ 0001h
NCO1INCH_NCO1INC9_POSN                   equ 0001h
NCO1INCH_NCO1INC9_POSITION               equ 0001h
NCO1INCH_NCO1INC9_SIZE                   equ 0001h
NCO1INCH_NCO1INC9_LENGTH                 equ 0001h
NCO1INCH_NCO1INC9_MASK                   equ 0002h
NCO1INCH_NCO1INC10_POSN                  equ 0002h
NCO1INCH_NCO1INC10_POSITION              equ 0002h
NCO1INCH_NCO1INC10_SIZE                  equ 0001h
NCO1INCH_NCO1INC10_LENGTH                equ 0001h
NCO1INCH_NCO1INC10_MASK                  equ 0004h
NCO1INCH_NCO1INC11_POSN                  equ 0003h
NCO1INCH_NCO1INC11_POSITION              equ 0003h
NCO1INCH_NCO1INC11_SIZE                  equ 0001h
NCO1INCH_NCO1INC11_LENGTH                equ 0001h
NCO1INCH_NCO1INC11_MASK                  equ 0008h
NCO1INCH_NCO1INC12_POSN                  equ 0004h
NCO1INCH_NCO1INC12_POSITION              equ 0004h
NCO1INCH_NCO1INC12_SIZE                  equ 0001h
NCO1INCH_NCO1INC12_LENGTH                equ 0001h
NCO1INCH_NCO1INC12_MASK                  equ 0010h
NCO1INCH_NCO1INC13_POSN                  equ 0005h
NCO1INCH_NCO1INC13_POSITION              equ 0005h
NCO1INCH_NCO1INC13_SIZE                  equ 0001h
NCO1INCH_NCO1INC13_LENGTH                equ 0001h
NCO1INCH_NCO1INC13_MASK                  equ 0020h
NCO1INCH_NCO1INC14_POSN                  equ 0006h
NCO1INCH_NCO1INC14_POSITION              equ 0006h
NCO1INCH_NCO1INC14_SIZE                  equ 0001h
NCO1INCH_NCO1INC14_LENGTH                equ 0001h
NCO1INCH_NCO1INC14_MASK                  equ 0040h
NCO1INCH_NCO1INC15_POSN                  equ 0007h
NCO1INCH_NCO1INC15_POSITION              equ 0007h
NCO1INCH_NCO1INC15_SIZE                  equ 0001h
NCO1INCH_NCO1INC15_LENGTH                equ 0001h
NCO1INCH_NCO1INC15_MASK                  equ 0080h
NCO1INCH_INC8_POSN                       equ 0000h
NCO1INCH_INC8_POSITION                   equ 0000h
NCO1INCH_INC8_SIZE                       equ 0001h
NCO1INCH_INC8_LENGTH                     equ 0001h
NCO1INCH_INC8_MASK                       equ 0001h
NCO1INCH_INC9_POSN                       equ 0001h
NCO1INCH_INC9_POSITION                   equ 0001h
NCO1INCH_INC9_SIZE                       equ 0001h
NCO1INCH_INC9_LENGTH                     equ 0001h
NCO1INCH_INC9_MASK                       equ 0002h
NCO1INCH_INC10_POSN                      equ 0002h
NCO1INCH_INC10_POSITION                  equ 0002h
NCO1INCH_INC10_SIZE                      equ 0001h
NCO1INCH_INC10_LENGTH                    equ 0001h
NCO1INCH_INC10_MASK                      equ 0004h
NCO1INCH_INC11_POSN                      equ 0003h
NCO1INCH_INC11_POSITION                  equ 0003h
NCO1INCH_INC11_SIZE                      equ 0001h
NCO1INCH_INC11_LENGTH                    equ 0001h
NCO1INCH_INC11_MASK                      equ 0008h
NCO1INCH_INC12_POSN                      equ 0004h
NCO1INCH_INC12_POSITION                  equ 0004h
NCO1INCH_INC12_SIZE                      equ 0001h
NCO1INCH_INC12_LENGTH                    equ 0001h
NCO1INCH_INC12_MASK                      equ 0010h
NCO1INCH_INC13_POSN                      equ 0005h
NCO1INCH_INC13_POSITION                  equ 0005h
NCO1INCH_INC13_SIZE                      equ 0001h
NCO1INCH_INC13_LENGTH                    equ 0001h
NCO1INCH_INC13_MASK                      equ 0020h
NCO1INCH_INC14_POSN                      equ 0006h
NCO1INCH_INC14_POSITION                  equ 0006h
NCO1INCH_INC14_SIZE                      equ 0001h
NCO1INCH_INC14_LENGTH                    equ 0001h
NCO1INCH_INC14_MASK                      equ 0040h
NCO1INCH_INC15_POSN                      equ 0007h
NCO1INCH_INC15_POSITION                  equ 0007h
NCO1INCH_INC15_SIZE                      equ 0001h
NCO1INCH_INC15_LENGTH                    equ 0001h
NCO1INCH_INC15_MASK                      equ 0080h
NCO1INCH_NCO1INC_POSN                    equ 0000h
NCO1INCH_NCO1INC_POSITION                equ 0000h
NCO1INCH_NCO1INC_SIZE                    equ 0008h
NCO1INCH_NCO1INC_LENGTH                  equ 0008h
NCO1INCH_NCO1INC_MASK                    equ 00FFh

// Register: NCO1INCU
#define NCO1INCU NCO1INCU
NCO1INCU                                 equ 0445h
// bitfield definitions
NCO1INCU_INC_POSN                        equ 0000h
NCO1INCU_INC_POSITION                    equ 0000h
NCO1INCU_INC_SIZE                        equ 0004h
NCO1INCU_INC_LENGTH                      equ 0004h
NCO1INCU_INC_MASK                        equ 000Fh
NCO1INCU_NCO1INC16_POSN                  equ 0000h
NCO1INCU_NCO1INC16_POSITION              equ 0000h
NCO1INCU_NCO1INC16_SIZE                  equ 0001h
NCO1INCU_NCO1INC16_LENGTH                equ 0001h
NCO1INCU_NCO1INC16_MASK                  equ 0001h
NCO1INCU_NCO1INC17_POSN                  equ 0001h
NCO1INCU_NCO1INC17_POSITION              equ 0001h
NCO1INCU_NCO1INC17_SIZE                  equ 0001h
NCO1INCU_NCO1INC17_LENGTH                equ 0001h
NCO1INCU_NCO1INC17_MASK                  equ 0002h
NCO1INCU_NCO1INC18_POSN                  equ 0002h
NCO1INCU_NCO1INC18_POSITION              equ 0002h
NCO1INCU_NCO1INC18_SIZE                  equ 0001h
NCO1INCU_NCO1INC18_LENGTH                equ 0001h
NCO1INCU_NCO1INC18_MASK                  equ 0004h
NCO1INCU_NCO1INC19_POSN                  equ 0003h
NCO1INCU_NCO1INC19_POSITION              equ 0003h
NCO1INCU_NCO1INC19_SIZE                  equ 0001h
NCO1INCU_NCO1INC19_LENGTH                equ 0001h
NCO1INCU_NCO1INC19_MASK                  equ 0008h
NCO1INCU_INC16_POSN                      equ 0000h
NCO1INCU_INC16_POSITION                  equ 0000h
NCO1INCU_INC16_SIZE                      equ 0001h
NCO1INCU_INC16_LENGTH                    equ 0001h
NCO1INCU_INC16_MASK                      equ 0001h
NCO1INCU_INC17_POSN                      equ 0001h
NCO1INCU_INC17_POSITION                  equ 0001h
NCO1INCU_INC17_SIZE                      equ 0001h
NCO1INCU_INC17_LENGTH                    equ 0001h
NCO1INCU_INC17_MASK                      equ 0002h
NCO1INCU_INC18_POSN                      equ 0002h
NCO1INCU_INC18_POSITION                  equ 0002h
NCO1INCU_INC18_SIZE                      equ 0001h
NCO1INCU_INC18_LENGTH                    equ 0001h
NCO1INCU_INC18_MASK                      equ 0004h
NCO1INCU_INC19_POSN                      equ 0003h
NCO1INCU_INC19_POSITION                  equ 0003h
NCO1INCU_INC19_SIZE                      equ 0001h
NCO1INCU_INC19_LENGTH                    equ 0001h
NCO1INCU_INC19_MASK                      equ 0008h
NCO1INCU_NCO1INC_POSN                    equ 0000h
NCO1INCU_NCO1INC_POSITION                equ 0000h
NCO1INCU_NCO1INC_SIZE                    equ 0004h
NCO1INCU_NCO1INC_LENGTH                  equ 0004h
NCO1INCU_NCO1INC_MASK                    equ 000Fh

// Register: NCO1CON
#define NCO1CON NCO1CON
NCO1CON                                  equ 0446h
// bitfield definitions
NCO1CON_PFM_POSN                         equ 0000h
NCO1CON_PFM_POSITION                     equ 0000h
NCO1CON_PFM_SIZE                         equ 0001h
NCO1CON_PFM_LENGTH                       equ 0001h
NCO1CON_PFM_MASK                         equ 0001h
NCO1CON_POL_POSN                         equ 0004h
NCO1CON_POL_POSITION                     equ 0004h
NCO1CON_POL_SIZE                         equ 0001h
NCO1CON_POL_LENGTH                       equ 0001h
NCO1CON_POL_MASK                         equ 0010h
NCO1CON_OUT_POSN                         equ 0005h
NCO1CON_OUT_POSITION                     equ 0005h
NCO1CON_OUT_SIZE                         equ 0001h
NCO1CON_OUT_LENGTH                       equ 0001h
NCO1CON_OUT_MASK                         equ 0020h
NCO1CON_EN_POSN                          equ 0007h
NCO1CON_EN_POSITION                      equ 0007h
NCO1CON_EN_SIZE                          equ 0001h
NCO1CON_EN_LENGTH                        equ 0001h
NCO1CON_EN_MASK                          equ 0080h
NCO1CON_NCO1PFM_POSN                     equ 0000h
NCO1CON_NCO1PFM_POSITION                 equ 0000h
NCO1CON_NCO1PFM_SIZE                     equ 0001h
NCO1CON_NCO1PFM_LENGTH                   equ 0001h
NCO1CON_NCO1PFM_MASK                     equ 0001h
NCO1CON_NCO1POL_POSN                     equ 0004h
NCO1CON_NCO1POL_POSITION                 equ 0004h
NCO1CON_NCO1POL_SIZE                     equ 0001h
NCO1CON_NCO1POL_LENGTH                   equ 0001h
NCO1CON_NCO1POL_MASK                     equ 0010h
NCO1CON_NCO1OUT_POSN                     equ 0005h
NCO1CON_NCO1OUT_POSITION                 equ 0005h
NCO1CON_NCO1OUT_SIZE                     equ 0001h
NCO1CON_NCO1OUT_LENGTH                   equ 0001h
NCO1CON_NCO1OUT_MASK                     equ 0020h
NCO1CON_NCO1EN_POSN                      equ 0007h
NCO1CON_NCO1EN_POSITION                  equ 0007h
NCO1CON_NCO1EN_SIZE                      equ 0001h
NCO1CON_NCO1EN_LENGTH                    equ 0001h
NCO1CON_NCO1EN_MASK                      equ 0080h

// Register: NCO1CLK
#define NCO1CLK NCO1CLK
NCO1CLK                                  equ 0447h
// bitfield definitions
NCO1CLK_CKS_POSN                         equ 0000h
NCO1CLK_CKS_POSITION                     equ 0000h
NCO1CLK_CKS_SIZE                         equ 0005h
NCO1CLK_CKS_LENGTH                       equ 0005h
NCO1CLK_CKS_MASK                         equ 001Fh
NCO1CLK_PWS_POSN                         equ 0005h
NCO1CLK_PWS_POSITION                     equ 0005h
NCO1CLK_PWS_SIZE                         equ 0003h
NCO1CLK_PWS_LENGTH                       equ 0003h
NCO1CLK_PWS_MASK                         equ 00E0h
NCO1CLK_CKS0_POSN                        equ 0000h
NCO1CLK_CKS0_POSITION                    equ 0000h
NCO1CLK_CKS0_SIZE                        equ 0001h
NCO1CLK_CKS0_LENGTH                      equ 0001h
NCO1CLK_CKS0_MASK                        equ 0001h
NCO1CLK_CKS1_POSN                        equ 0001h
NCO1CLK_CKS1_POSITION                    equ 0001h
NCO1CLK_CKS1_SIZE                        equ 0001h
NCO1CLK_CKS1_LENGTH                      equ 0001h
NCO1CLK_CKS1_MASK                        equ 0002h
NCO1CLK_CKS2_POSN                        equ 0002h
NCO1CLK_CKS2_POSITION                    equ 0002h
NCO1CLK_CKS2_SIZE                        equ 0001h
NCO1CLK_CKS2_LENGTH                      equ 0001h
NCO1CLK_CKS2_MASK                        equ 0004h
NCO1CLK_CKS3_POSN                        equ 0003h
NCO1CLK_CKS3_POSITION                    equ 0003h
NCO1CLK_CKS3_SIZE                        equ 0001h
NCO1CLK_CKS3_LENGTH                      equ 0001h
NCO1CLK_CKS3_MASK                        equ 0008h
NCO1CLK_CKS4_POSN                        equ 0004h
NCO1CLK_CKS4_POSITION                    equ 0004h
NCO1CLK_CKS4_SIZE                        equ 0001h
NCO1CLK_CKS4_LENGTH                      equ 0001h
NCO1CLK_CKS4_MASK                        equ 0010h
NCO1CLK_PWS0_POSN                        equ 0005h
NCO1CLK_PWS0_POSITION                    equ 0005h
NCO1CLK_PWS0_SIZE                        equ 0001h
NCO1CLK_PWS0_LENGTH                      equ 0001h
NCO1CLK_PWS0_MASK                        equ 0020h
NCO1CLK_PWS1_POSN                        equ 0006h
NCO1CLK_PWS1_POSITION                    equ 0006h
NCO1CLK_PWS1_SIZE                        equ 0001h
NCO1CLK_PWS1_LENGTH                      equ 0001h
NCO1CLK_PWS1_MASK                        equ 0040h
NCO1CLK_PWS2_POSN                        equ 0007h
NCO1CLK_PWS2_POSITION                    equ 0007h
NCO1CLK_PWS2_SIZE                        equ 0001h
NCO1CLK_PWS2_LENGTH                      equ 0001h
NCO1CLK_PWS2_MASK                        equ 0080h
NCO1CLK_NCO1CKS_POSN                     equ 0000h
NCO1CLK_NCO1CKS_POSITION                 equ 0000h
NCO1CLK_NCO1CKS_SIZE                     equ 0005h
NCO1CLK_NCO1CKS_LENGTH                   equ 0005h
NCO1CLK_NCO1CKS_MASK                     equ 001Fh
NCO1CLK_NCO1PWS_POSN                     equ 0005h
NCO1CLK_NCO1PWS_POSITION                 equ 0005h
NCO1CLK_NCO1PWS_SIZE                     equ 0003h
NCO1CLK_NCO1PWS_LENGTH                   equ 0003h
NCO1CLK_NCO1PWS_MASK                     equ 00E0h
NCO1CLK_NCO1CKS0_POSN                    equ 0000h
NCO1CLK_NCO1CKS0_POSITION                equ 0000h
NCO1CLK_NCO1CKS0_SIZE                    equ 0001h
NCO1CLK_NCO1CKS0_LENGTH                  equ 0001h
NCO1CLK_NCO1CKS0_MASK                    equ 0001h
NCO1CLK_NCO1CKS1_POSN                    equ 0001h
NCO1CLK_NCO1CKS1_POSITION                equ 0001h
NCO1CLK_NCO1CKS1_SIZE                    equ 0001h
NCO1CLK_NCO1CKS1_LENGTH                  equ 0001h
NCO1CLK_NCO1CKS1_MASK                    equ 0002h
NCO1CLK_NCO1CKS2_POSN                    equ 0002h
NCO1CLK_NCO1CKS2_POSITION                equ 0002h
NCO1CLK_NCO1CKS2_SIZE                    equ 0001h
NCO1CLK_NCO1CKS2_LENGTH                  equ 0001h
NCO1CLK_NCO1CKS2_MASK                    equ 0004h
NCO1CLK_NCO1CKS3_POSN                    equ 0003h
NCO1CLK_NCO1CKS3_POSITION                equ 0003h
NCO1CLK_NCO1CKS3_SIZE                    equ 0001h
NCO1CLK_NCO1CKS3_LENGTH                  equ 0001h
NCO1CLK_NCO1CKS3_MASK                    equ 0008h
NCO1CLK_NCO1CKS4_POSN                    equ 0004h
NCO1CLK_NCO1CKS4_POSITION                equ 0004h
NCO1CLK_NCO1CKS4_SIZE                    equ 0001h
NCO1CLK_NCO1CKS4_LENGTH                  equ 0001h
NCO1CLK_NCO1CKS4_MASK                    equ 0010h
NCO1CLK_NCO1PWS0_POSN                    equ 0005h
NCO1CLK_NCO1PWS0_POSITION                equ 0005h
NCO1CLK_NCO1PWS0_SIZE                    equ 0001h
NCO1CLK_NCO1PWS0_LENGTH                  equ 0001h
NCO1CLK_NCO1PWS0_MASK                    equ 0020h
NCO1CLK_NCO1PWS1_POSN                    equ 0006h
NCO1CLK_NCO1PWS1_POSITION                equ 0006h
NCO1CLK_NCO1PWS1_SIZE                    equ 0001h
NCO1CLK_NCO1PWS1_LENGTH                  equ 0001h
NCO1CLK_NCO1PWS1_MASK                    equ 0040h
NCO1CLK_NCO1PWS2_POSN                    equ 0007h
NCO1CLK_NCO1PWS2_POSITION                equ 0007h
NCO1CLK_NCO1PWS2_SIZE                    equ 0001h
NCO1CLK_NCO1PWS2_LENGTH                  equ 0001h
NCO1CLK_NCO1PWS2_MASK                    equ 0080h

// Register: NCO2ACC
#define NCO2ACC NCO2ACC
NCO2ACC                                  equ 0448h

// Register: NCO2ACCL
#define NCO2ACCL NCO2ACCL
NCO2ACCL                                 equ 0448h
// bitfield definitions
NCO2ACCL_ACC_POSN                        equ 0000h
NCO2ACCL_ACC_POSITION                    equ 0000h
NCO2ACCL_ACC_SIZE                        equ 0008h
NCO2ACCL_ACC_LENGTH                      equ 0008h
NCO2ACCL_ACC_MASK                        equ 00FFh
NCO2ACCL_NCO2ACC0_POSN                   equ 0000h
NCO2ACCL_NCO2ACC0_POSITION               equ 0000h
NCO2ACCL_NCO2ACC0_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC0_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC0_MASK                   equ 0001h
NCO2ACCL_NCO2ACC1_POSN                   equ 0001h
NCO2ACCL_NCO2ACC1_POSITION               equ 0001h
NCO2ACCL_NCO2ACC1_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC1_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC1_MASK                   equ 0002h
NCO2ACCL_NCO2ACC2_POSN                   equ 0002h
NCO2ACCL_NCO2ACC2_POSITION               equ 0002h
NCO2ACCL_NCO2ACC2_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC2_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC2_MASK                   equ 0004h
NCO2ACCL_NCO2ACC3_POSN                   equ 0003h
NCO2ACCL_NCO2ACC3_POSITION               equ 0003h
NCO2ACCL_NCO2ACC3_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC3_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC3_MASK                   equ 0008h
NCO2ACCL_NCO2ACC4_POSN                   equ 0004h
NCO2ACCL_NCO2ACC4_POSITION               equ 0004h
NCO2ACCL_NCO2ACC4_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC4_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC4_MASK                   equ 0010h
NCO2ACCL_NCO2ACC5_POSN                   equ 0005h
NCO2ACCL_NCO2ACC5_POSITION               equ 0005h
NCO2ACCL_NCO2ACC5_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC5_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC5_MASK                   equ 0020h
NCO2ACCL_NCO2ACC6_POSN                   equ 0006h
NCO2ACCL_NCO2ACC6_POSITION               equ 0006h
NCO2ACCL_NCO2ACC6_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC6_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC6_MASK                   equ 0040h
NCO2ACCL_NCO2ACC7_POSN                   equ 0007h
NCO2ACCL_NCO2ACC7_POSITION               equ 0007h
NCO2ACCL_NCO2ACC7_SIZE                   equ 0001h
NCO2ACCL_NCO2ACC7_LENGTH                 equ 0001h
NCO2ACCL_NCO2ACC7_MASK                   equ 0080h
NCO2ACCL_ACC0_POSN                       equ 0000h
NCO2ACCL_ACC0_POSITION                   equ 0000h
NCO2ACCL_ACC0_SIZE                       equ 0001h
NCO2ACCL_ACC0_LENGTH                     equ 0001h
NCO2ACCL_ACC0_MASK                       equ 0001h
NCO2ACCL_ACC1_POSN                       equ 0001h
NCO2ACCL_ACC1_POSITION                   equ 0001h
NCO2ACCL_ACC1_SIZE                       equ 0001h
NCO2ACCL_ACC1_LENGTH                     equ 0001h
NCO2ACCL_ACC1_MASK                       equ 0002h
NCO2ACCL_ACC2_POSN                       equ 0002h
NCO2ACCL_ACC2_POSITION                   equ 0002h
NCO2ACCL_ACC2_SIZE                       equ 0001h
NCO2ACCL_ACC2_LENGTH                     equ 0001h
NCO2ACCL_ACC2_MASK                       equ 0004h
NCO2ACCL_ACC3_POSN                       equ 0003h
NCO2ACCL_ACC3_POSITION                   equ 0003h
NCO2ACCL_ACC3_SIZE                       equ 0001h
NCO2ACCL_ACC3_LENGTH                     equ 0001h
NCO2ACCL_ACC3_MASK                       equ 0008h
NCO2ACCL_ACC4_POSN                       equ 0004h
NCO2ACCL_ACC4_POSITION                   equ 0004h
NCO2ACCL_ACC4_SIZE                       equ 0001h
NCO2ACCL_ACC4_LENGTH                     equ 0001h
NCO2ACCL_ACC4_MASK                       equ 0010h
NCO2ACCL_ACC5_POSN                       equ 0005h
NCO2ACCL_ACC5_POSITION                   equ 0005h
NCO2ACCL_ACC5_SIZE                       equ 0001h
NCO2ACCL_ACC5_LENGTH                     equ 0001h
NCO2ACCL_ACC5_MASK                       equ 0020h
NCO2ACCL_ACC6_POSN                       equ 0006h
NCO2ACCL_ACC6_POSITION                   equ 0006h
NCO2ACCL_ACC6_SIZE                       equ 0001h
NCO2ACCL_ACC6_LENGTH                     equ 0001h
NCO2ACCL_ACC6_MASK                       equ 0040h
NCO2ACCL_ACC7_POSN                       equ 0007h
NCO2ACCL_ACC7_POSITION                   equ 0007h
NCO2ACCL_ACC7_SIZE                       equ 0001h
NCO2ACCL_ACC7_LENGTH                     equ 0001h
NCO2ACCL_ACC7_MASK                       equ 0080h
NCO2ACCL_NCO2ACC_POSN                    equ 0000h
NCO2ACCL_NCO2ACC_POSITION                equ 0000h
NCO2ACCL_NCO2ACC_SIZE                    equ 0008h
NCO2ACCL_NCO2ACC_LENGTH                  equ 0008h
NCO2ACCL_NCO2ACC_MASK                    equ 00FFh

// Register: NCO2ACCH
#define NCO2ACCH NCO2ACCH
NCO2ACCH                                 equ 0449h
// bitfield definitions
NCO2ACCH_ACC_POSN                        equ 0000h
NCO2ACCH_ACC_POSITION                    equ 0000h
NCO2ACCH_ACC_SIZE                        equ 0008h
NCO2ACCH_ACC_LENGTH                      equ 0008h
NCO2ACCH_ACC_MASK                        equ 00FFh
NCO2ACCH_NCO2ACC8_POSN                   equ 0000h
NCO2ACCH_NCO2ACC8_POSITION               equ 0000h
NCO2ACCH_NCO2ACC8_SIZE                   equ 0001h
NCO2ACCH_NCO2ACC8_LENGTH                 equ 0001h
NCO2ACCH_NCO2ACC8_MASK                   equ 0001h
NCO2ACCH_NCO2ACC9_POSN                   equ 0001h
NCO2ACCH_NCO2ACC9_POSITION               equ 0001h
NCO2ACCH_NCO2ACC9_SIZE                   equ 0001h
NCO2ACCH_NCO2ACC9_LENGTH                 equ 0001h
NCO2ACCH_NCO2ACC9_MASK                   equ 0002h
NCO2ACCH_NCO2ACC10_POSN                  equ 0002h
NCO2ACCH_NCO2ACC10_POSITION              equ 0002h
NCO2ACCH_NCO2ACC10_SIZE                  equ 0001h
NCO2ACCH_NCO2ACC10_LENGTH                equ 0001h
NCO2ACCH_NCO2ACC10_MASK                  equ 0004h
NCO2ACCH_NCO2ACC11_POSN                  equ 0003h
NCO2ACCH_NCO2ACC11_POSITION              equ 0003h
NCO2ACCH_NCO2ACC11_SIZE                  equ 0001h
NCO2ACCH_NCO2ACC11_LENGTH                equ 0001h
NCO2ACCH_NCO2ACC11_MASK                  equ 0008h
NCO2ACCH_NCO2ACC12_POSN                  equ 0004h
NCO2ACCH_NCO2ACC12_POSITION              equ 0004h
NCO2ACCH_NCO2ACC12_SIZE                  equ 0001h
NCO2ACCH_NCO2ACC12_LENGTH                equ 0001h
NCO2ACCH_NCO2ACC12_MASK                  equ 0010h
NCO2ACCH_NCO2ACC13_POSN                  equ 0005h
NCO2ACCH_NCO2ACC13_POSITION              equ 0005h
NCO2ACCH_NCO2ACC13_SIZE                  equ 0001h
NCO2ACCH_NCO2ACC13_LENGTH                equ 0001h
NCO2ACCH_NCO2ACC13_MASK                  equ 0020h
NCO2ACCH_NCO2ACC14_POSN                  equ 0006h
NCO2ACCH_NCO2ACC14_POSITION              equ 0006h
NCO2ACCH_NCO2ACC14_SIZE                  equ 0001h
NCO2ACCH_NCO2ACC14_LENGTH                equ 0001h
NCO2ACCH_NCO2ACC14_MASK                  equ 0040h
NCO2ACCH_NCO2ACC15_POSN                  equ 0007h
NCO2ACCH_NCO2ACC15_POSITION              equ 0007h
NCO2ACCH_NCO2ACC15_SIZE                  equ 0001h
NCO2ACCH_NCO2ACC15_LENGTH                equ 0001h
NCO2ACCH_NCO2ACC15_MASK                  equ 0080h
NCO2ACCH_ACC8_POSN                       equ 0000h
NCO2ACCH_ACC8_POSITION                   equ 0000h
NCO2ACCH_ACC8_SIZE                       equ 0001h
NCO2ACCH_ACC8_LENGTH                     equ 0001h
NCO2ACCH_ACC8_MASK                       equ 0001h
NCO2ACCH_ACC9_POSN                       equ 0001h
NCO2ACCH_ACC9_POSITION                   equ 0001h
NCO2ACCH_ACC9_SIZE                       equ 0001h
NCO2ACCH_ACC9_LENGTH                     equ 0001h
NCO2ACCH_ACC9_MASK                       equ 0002h
NCO2ACCH_ACC10_POSN                      equ 0002h
NCO2ACCH_ACC10_POSITION                  equ 0002h
NCO2ACCH_ACC10_SIZE                      equ 0001h
NCO2ACCH_ACC10_LENGTH                    equ 0001h
NCO2ACCH_ACC10_MASK                      equ 0004h
NCO2ACCH_ACC11_POSN                      equ 0003h
NCO2ACCH_ACC11_POSITION                  equ 0003h
NCO2ACCH_ACC11_SIZE                      equ 0001h
NCO2ACCH_ACC11_LENGTH                    equ 0001h
NCO2ACCH_ACC11_MASK                      equ 0008h
NCO2ACCH_ACC12_POSN                      equ 0004h
NCO2ACCH_ACC12_POSITION                  equ 0004h
NCO2ACCH_ACC12_SIZE                      equ 0001h
NCO2ACCH_ACC12_LENGTH                    equ 0001h
NCO2ACCH_ACC12_MASK                      equ 0010h
NCO2ACCH_ACC13_POSN                      equ 0005h
NCO2ACCH_ACC13_POSITION                  equ 0005h
NCO2ACCH_ACC13_SIZE                      equ 0001h
NCO2ACCH_ACC13_LENGTH                    equ 0001h
NCO2ACCH_ACC13_MASK                      equ 0020h
NCO2ACCH_ACC14_POSN                      equ 0006h
NCO2ACCH_ACC14_POSITION                  equ 0006h
NCO2ACCH_ACC14_SIZE                      equ 0001h
NCO2ACCH_ACC14_LENGTH                    equ 0001h
NCO2ACCH_ACC14_MASK                      equ 0040h
NCO2ACCH_ACC15_POSN                      equ 0007h
NCO2ACCH_ACC15_POSITION                  equ 0007h
NCO2ACCH_ACC15_SIZE                      equ 0001h
NCO2ACCH_ACC15_LENGTH                    equ 0001h
NCO2ACCH_ACC15_MASK                      equ 0080h
NCO2ACCH_NCO2ACC_POSN                    equ 0000h
NCO2ACCH_NCO2ACC_POSITION                equ 0000h
NCO2ACCH_NCO2ACC_SIZE                    equ 0008h
NCO2ACCH_NCO2ACC_LENGTH                  equ 0008h
NCO2ACCH_NCO2ACC_MASK                    equ 00FFh

// Register: NCO2ACCU
#define NCO2ACCU NCO2ACCU
NCO2ACCU                                 equ 044Ah
// bitfield definitions
NCO2ACCU_ACC_POSN                        equ 0000h
NCO2ACCU_ACC_POSITION                    equ 0000h
NCO2ACCU_ACC_SIZE                        equ 0004h
NCO2ACCU_ACC_LENGTH                      equ 0004h
NCO2ACCU_ACC_MASK                        equ 000Fh
NCO2ACCU_NCO2ACC16_POSN                  equ 0000h
NCO2ACCU_NCO2ACC16_POSITION              equ 0000h
NCO2ACCU_NCO2ACC16_SIZE                  equ 0001h
NCO2ACCU_NCO2ACC16_LENGTH                equ 0001h
NCO2ACCU_NCO2ACC16_MASK                  equ 0001h
NCO2ACCU_NCO2ACC17_POSN                  equ 0001h
NCO2ACCU_NCO2ACC17_POSITION              equ 0001h
NCO2ACCU_NCO2ACC17_SIZE                  equ 0001h
NCO2ACCU_NCO2ACC17_LENGTH                equ 0001h
NCO2ACCU_NCO2ACC17_MASK                  equ 0002h
NCO2ACCU_NCO2ACC18_POSN                  equ 0002h
NCO2ACCU_NCO2ACC18_POSITION              equ 0002h
NCO2ACCU_NCO2ACC18_SIZE                  equ 0001h
NCO2ACCU_NCO2ACC18_LENGTH                equ 0001h
NCO2ACCU_NCO2ACC18_MASK                  equ 0004h
NCO2ACCU_NCO2ACC19_POSN                  equ 0003h
NCO2ACCU_NCO2ACC19_POSITION              equ 0003h
NCO2ACCU_NCO2ACC19_SIZE                  equ 0001h
NCO2ACCU_NCO2ACC19_LENGTH                equ 0001h
NCO2ACCU_NCO2ACC19_MASK                  equ 0008h
NCO2ACCU_ACC16_POSN                      equ 0000h
NCO2ACCU_ACC16_POSITION                  equ 0000h
NCO2ACCU_ACC16_SIZE                      equ 0001h
NCO2ACCU_ACC16_LENGTH                    equ 0001h
NCO2ACCU_ACC16_MASK                      equ 0001h
NCO2ACCU_ACC17_POSN                      equ 0001h
NCO2ACCU_ACC17_POSITION                  equ 0001h
NCO2ACCU_ACC17_SIZE                      equ 0001h
NCO2ACCU_ACC17_LENGTH                    equ 0001h
NCO2ACCU_ACC17_MASK                      equ 0002h
NCO2ACCU_ACC18_POSN                      equ 0002h
NCO2ACCU_ACC18_POSITION                  equ 0002h
NCO2ACCU_ACC18_SIZE                      equ 0001h
NCO2ACCU_ACC18_LENGTH                    equ 0001h
NCO2ACCU_ACC18_MASK                      equ 0004h
NCO2ACCU_ACC19_POSN                      equ 0003h
NCO2ACCU_ACC19_POSITION                  equ 0003h
NCO2ACCU_ACC19_SIZE                      equ 0001h
NCO2ACCU_ACC19_LENGTH                    equ 0001h
NCO2ACCU_ACC19_MASK                      equ 0008h
NCO2ACCU_NCO2ACC_POSN                    equ 0000h
NCO2ACCU_NCO2ACC_POSITION                equ 0000h
NCO2ACCU_NCO2ACC_SIZE                    equ 0004h
NCO2ACCU_NCO2ACC_LENGTH                  equ 0004h
NCO2ACCU_NCO2ACC_MASK                    equ 000Fh

// Register: NCO2INC
#define NCO2INC NCO2INC
NCO2INC                                  equ 044Bh

// Register: NCO2INCL
#define NCO2INCL NCO2INCL
NCO2INCL                                 equ 044Bh
// bitfield definitions
NCO2INCL_INC_POSN                        equ 0000h
NCO2INCL_INC_POSITION                    equ 0000h
NCO2INCL_INC_SIZE                        equ 0008h
NCO2INCL_INC_LENGTH                      equ 0008h
NCO2INCL_INC_MASK                        equ 00FFh
NCO2INCL_NCO2INC0_POSN                   equ 0000h
NCO2INCL_NCO2INC0_POSITION               equ 0000h
NCO2INCL_NCO2INC0_SIZE                   equ 0001h
NCO2INCL_NCO2INC0_LENGTH                 equ 0001h
NCO2INCL_NCO2INC0_MASK                   equ 0001h
NCO2INCL_NCO2INC1_POSN                   equ 0001h
NCO2INCL_NCO2INC1_POSITION               equ 0001h
NCO2INCL_NCO2INC1_SIZE                   equ 0001h
NCO2INCL_NCO2INC1_LENGTH                 equ 0001h
NCO2INCL_NCO2INC1_MASK                   equ 0002h
NCO2INCL_NCO2INC2_POSN                   equ 0002h
NCO2INCL_NCO2INC2_POSITION               equ 0002h
NCO2INCL_NCO2INC2_SIZE                   equ 0001h
NCO2INCL_NCO2INC2_LENGTH                 equ 0001h
NCO2INCL_NCO2INC2_MASK                   equ 0004h
NCO2INCL_NCO2INC3_POSN                   equ 0003h
NCO2INCL_NCO2INC3_POSITION               equ 0003h
NCO2INCL_NCO2INC3_SIZE                   equ 0001h
NCO2INCL_NCO2INC3_LENGTH                 equ 0001h
NCO2INCL_NCO2INC3_MASK                   equ 0008h
NCO2INCL_NCO2INC4_POSN                   equ 0004h
NCO2INCL_NCO2INC4_POSITION               equ 0004h
NCO2INCL_NCO2INC4_SIZE                   equ 0001h
NCO2INCL_NCO2INC4_LENGTH                 equ 0001h
NCO2INCL_NCO2INC4_MASK                   equ 0010h
NCO2INCL_NCO2INC5_POSN                   equ 0005h
NCO2INCL_NCO2INC5_POSITION               equ 0005h
NCO2INCL_NCO2INC5_SIZE                   equ 0001h
NCO2INCL_NCO2INC5_LENGTH                 equ 0001h
NCO2INCL_NCO2INC5_MASK                   equ 0020h
NCO2INCL_NCO2INC6_POSN                   equ 0006h
NCO2INCL_NCO2INC6_POSITION               equ 0006h
NCO2INCL_NCO2INC6_SIZE                   equ 0001h
NCO2INCL_NCO2INC6_LENGTH                 equ 0001h
NCO2INCL_NCO2INC6_MASK                   equ 0040h
NCO2INCL_NCO2INC7_POSN                   equ 0007h
NCO2INCL_NCO2INC7_POSITION               equ 0007h
NCO2INCL_NCO2INC7_SIZE                   equ 0001h
NCO2INCL_NCO2INC7_LENGTH                 equ 0001h
NCO2INCL_NCO2INC7_MASK                   equ 0080h
NCO2INCL_INC0_POSN                       equ 0000h
NCO2INCL_INC0_POSITION                   equ 0000h
NCO2INCL_INC0_SIZE                       equ 0001h
NCO2INCL_INC0_LENGTH                     equ 0001h
NCO2INCL_INC0_MASK                       equ 0001h
NCO2INCL_INC1_POSN                       equ 0001h
NCO2INCL_INC1_POSITION                   equ 0001h
NCO2INCL_INC1_SIZE                       equ 0001h
NCO2INCL_INC1_LENGTH                     equ 0001h
NCO2INCL_INC1_MASK                       equ 0002h
NCO2INCL_INC2_POSN                       equ 0002h
NCO2INCL_INC2_POSITION                   equ 0002h
NCO2INCL_INC2_SIZE                       equ 0001h
NCO2INCL_INC2_LENGTH                     equ 0001h
NCO2INCL_INC2_MASK                       equ 0004h
NCO2INCL_INC3_POSN                       equ 0003h
NCO2INCL_INC3_POSITION                   equ 0003h
NCO2INCL_INC3_SIZE                       equ 0001h
NCO2INCL_INC3_LENGTH                     equ 0001h
NCO2INCL_INC3_MASK                       equ 0008h
NCO2INCL_INC4_POSN                       equ 0004h
NCO2INCL_INC4_POSITION                   equ 0004h
NCO2INCL_INC4_SIZE                       equ 0001h
NCO2INCL_INC4_LENGTH                     equ 0001h
NCO2INCL_INC4_MASK                       equ 0010h
NCO2INCL_INC5_POSN                       equ 0005h
NCO2INCL_INC5_POSITION                   equ 0005h
NCO2INCL_INC5_SIZE                       equ 0001h
NCO2INCL_INC5_LENGTH                     equ 0001h
NCO2INCL_INC5_MASK                       equ 0020h
NCO2INCL_INC6_POSN                       equ 0006h
NCO2INCL_INC6_POSITION                   equ 0006h
NCO2INCL_INC6_SIZE                       equ 0001h
NCO2INCL_INC6_LENGTH                     equ 0001h
NCO2INCL_INC6_MASK                       equ 0040h
NCO2INCL_INC7_POSN                       equ 0007h
NCO2INCL_INC7_POSITION                   equ 0007h
NCO2INCL_INC7_SIZE                       equ 0001h
NCO2INCL_INC7_LENGTH                     equ 0001h
NCO2INCL_INC7_MASK                       equ 0080h
NCO2INCL_NCO2INC_POSN                    equ 0000h
NCO2INCL_NCO2INC_POSITION                equ 0000h
NCO2INCL_NCO2INC_SIZE                    equ 0008h
NCO2INCL_NCO2INC_LENGTH                  equ 0008h
NCO2INCL_NCO2INC_MASK                    equ 00FFh

// Register: NCO2INCH
#define NCO2INCH NCO2INCH
NCO2INCH                                 equ 044Ch
// bitfield definitions
NCO2INCH_INC_POSN                        equ 0000h
NCO2INCH_INC_POSITION                    equ 0000h
NCO2INCH_INC_SIZE                        equ 0008h
NCO2INCH_INC_LENGTH                      equ 0008h
NCO2INCH_INC_MASK                        equ 00FFh
NCO2INCH_NCO2INC8_POSN                   equ 0000h
NCO2INCH_NCO2INC8_POSITION               equ 0000h
NCO2INCH_NCO2INC8_SIZE                   equ 0001h
NCO2INCH_NCO2INC8_LENGTH                 equ 0001h
NCO2INCH_NCO2INC8_MASK                   equ 0001h
NCO2INCH_NCO2INC9_POSN                   equ 0001h
NCO2INCH_NCO2INC9_POSITION               equ 0001h
NCO2INCH_NCO2INC9_SIZE                   equ 0001h
NCO2INCH_NCO2INC9_LENGTH                 equ 0001h
NCO2INCH_NCO2INC9_MASK                   equ 0002h
NCO2INCH_NCO2INC10_POSN                  equ 0002h
NCO2INCH_NCO2INC10_POSITION              equ 0002h
NCO2INCH_NCO2INC10_SIZE                  equ 0001h
NCO2INCH_NCO2INC10_LENGTH                equ 0001h
NCO2INCH_NCO2INC10_MASK                  equ 0004h
NCO2INCH_NCO2INC11_POSN                  equ 0003h
NCO2INCH_NCO2INC11_POSITION              equ 0003h
NCO2INCH_NCO2INC11_SIZE                  equ 0001h
NCO2INCH_NCO2INC11_LENGTH                equ 0001h
NCO2INCH_NCO2INC11_MASK                  equ 0008h
NCO2INCH_NCO2INC12_POSN                  equ 0004h
NCO2INCH_NCO2INC12_POSITION              equ 0004h
NCO2INCH_NCO2INC12_SIZE                  equ 0001h
NCO2INCH_NCO2INC12_LENGTH                equ 0001h
NCO2INCH_NCO2INC12_MASK                  equ 0010h
NCO2INCH_NCO2INC13_POSN                  equ 0005h
NCO2INCH_NCO2INC13_POSITION              equ 0005h
NCO2INCH_NCO2INC13_SIZE                  equ 0001h
NCO2INCH_NCO2INC13_LENGTH                equ 0001h
NCO2INCH_NCO2INC13_MASK                  equ 0020h
NCO2INCH_NCO2INC14_POSN                  equ 0006h
NCO2INCH_NCO2INC14_POSITION              equ 0006h
NCO2INCH_NCO2INC14_SIZE                  equ 0001h
NCO2INCH_NCO2INC14_LENGTH                equ 0001h
NCO2INCH_NCO2INC14_MASK                  equ 0040h
NCO2INCH_NCO2INC15_POSN                  equ 0007h
NCO2INCH_NCO2INC15_POSITION              equ 0007h
NCO2INCH_NCO2INC15_SIZE                  equ 0001h
NCO2INCH_NCO2INC15_LENGTH                equ 0001h
NCO2INCH_NCO2INC15_MASK                  equ 0080h
NCO2INCH_INC8_POSN                       equ 0000h
NCO2INCH_INC8_POSITION                   equ 0000h
NCO2INCH_INC8_SIZE                       equ 0001h
NCO2INCH_INC8_LENGTH                     equ 0001h
NCO2INCH_INC8_MASK                       equ 0001h
NCO2INCH_INC9_POSN                       equ 0001h
NCO2INCH_INC9_POSITION                   equ 0001h
NCO2INCH_INC9_SIZE                       equ 0001h
NCO2INCH_INC9_LENGTH                     equ 0001h
NCO2INCH_INC9_MASK                       equ 0002h
NCO2INCH_INC10_POSN                      equ 0002h
NCO2INCH_INC10_POSITION                  equ 0002h
NCO2INCH_INC10_SIZE                      equ 0001h
NCO2INCH_INC10_LENGTH                    equ 0001h
NCO2INCH_INC10_MASK                      equ 0004h
NCO2INCH_INC11_POSN                      equ 0003h
NCO2INCH_INC11_POSITION                  equ 0003h
NCO2INCH_INC11_SIZE                      equ 0001h
NCO2INCH_INC11_LENGTH                    equ 0001h
NCO2INCH_INC11_MASK                      equ 0008h
NCO2INCH_INC12_POSN                      equ 0004h
NCO2INCH_INC12_POSITION                  equ 0004h
NCO2INCH_INC12_SIZE                      equ 0001h
NCO2INCH_INC12_LENGTH                    equ 0001h
NCO2INCH_INC12_MASK                      equ 0010h
NCO2INCH_INC13_POSN                      equ 0005h
NCO2INCH_INC13_POSITION                  equ 0005h
NCO2INCH_INC13_SIZE                      equ 0001h
NCO2INCH_INC13_LENGTH                    equ 0001h
NCO2INCH_INC13_MASK                      equ 0020h
NCO2INCH_INC14_POSN                      equ 0006h
NCO2INCH_INC14_POSITION                  equ 0006h
NCO2INCH_INC14_SIZE                      equ 0001h
NCO2INCH_INC14_LENGTH                    equ 0001h
NCO2INCH_INC14_MASK                      equ 0040h
NCO2INCH_INC15_POSN                      equ 0007h
NCO2INCH_INC15_POSITION                  equ 0007h
NCO2INCH_INC15_SIZE                      equ 0001h
NCO2INCH_INC15_LENGTH                    equ 0001h
NCO2INCH_INC15_MASK                      equ 0080h
NCO2INCH_NCO2INC_POSN                    equ 0000h
NCO2INCH_NCO2INC_POSITION                equ 0000h
NCO2INCH_NCO2INC_SIZE                    equ 0008h
NCO2INCH_NCO2INC_LENGTH                  equ 0008h
NCO2INCH_NCO2INC_MASK                    equ 00FFh

// Register: NCO2INCU
#define NCO2INCU NCO2INCU
NCO2INCU                                 equ 044Dh
// bitfield definitions
NCO2INCU_INC_POSN                        equ 0000h
NCO2INCU_INC_POSITION                    equ 0000h
NCO2INCU_INC_SIZE                        equ 0004h
NCO2INCU_INC_LENGTH                      equ 0004h
NCO2INCU_INC_MASK                        equ 000Fh
NCO2INCU_NCO2INC16_POSN                  equ 0000h
NCO2INCU_NCO2INC16_POSITION              equ 0000h
NCO2INCU_NCO2INC16_SIZE                  equ 0001h
NCO2INCU_NCO2INC16_LENGTH                equ 0001h
NCO2INCU_NCO2INC16_MASK                  equ 0001h
NCO2INCU_NCO2INC17_POSN                  equ 0001h
NCO2INCU_NCO2INC17_POSITION              equ 0001h
NCO2INCU_NCO2INC17_SIZE                  equ 0001h
NCO2INCU_NCO2INC17_LENGTH                equ 0001h
NCO2INCU_NCO2INC17_MASK                  equ 0002h
NCO2INCU_NCO2INC18_POSN                  equ 0002h
NCO2INCU_NCO2INC18_POSITION              equ 0002h
NCO2INCU_NCO2INC18_SIZE                  equ 0001h
NCO2INCU_NCO2INC18_LENGTH                equ 0001h
NCO2INCU_NCO2INC18_MASK                  equ 0004h
NCO2INCU_NCO2INC19_POSN                  equ 0003h
NCO2INCU_NCO2INC19_POSITION              equ 0003h
NCO2INCU_NCO2INC19_SIZE                  equ 0001h
NCO2INCU_NCO2INC19_LENGTH                equ 0001h
NCO2INCU_NCO2INC19_MASK                  equ 0008h
NCO2INCU_INC16_POSN                      equ 0000h
NCO2INCU_INC16_POSITION                  equ 0000h
NCO2INCU_INC16_SIZE                      equ 0001h
NCO2INCU_INC16_LENGTH                    equ 0001h
NCO2INCU_INC16_MASK                      equ 0001h
NCO2INCU_INC17_POSN                      equ 0001h
NCO2INCU_INC17_POSITION                  equ 0001h
NCO2INCU_INC17_SIZE                      equ 0001h
NCO2INCU_INC17_LENGTH                    equ 0001h
NCO2INCU_INC17_MASK                      equ 0002h
NCO2INCU_INC18_POSN                      equ 0002h
NCO2INCU_INC18_POSITION                  equ 0002h
NCO2INCU_INC18_SIZE                      equ 0001h
NCO2INCU_INC18_LENGTH                    equ 0001h
NCO2INCU_INC18_MASK                      equ 0004h
NCO2INCU_INC19_POSN                      equ 0003h
NCO2INCU_INC19_POSITION                  equ 0003h
NCO2INCU_INC19_SIZE                      equ 0001h
NCO2INCU_INC19_LENGTH                    equ 0001h
NCO2INCU_INC19_MASK                      equ 0008h
NCO2INCU_NCO2INC_POSN                    equ 0000h
NCO2INCU_NCO2INC_POSITION                equ 0000h
NCO2INCU_NCO2INC_SIZE                    equ 0004h
NCO2INCU_NCO2INC_LENGTH                  equ 0004h
NCO2INCU_NCO2INC_MASK                    equ 000Fh

// Register: NCO2CON
#define NCO2CON NCO2CON
NCO2CON                                  equ 044Eh
// bitfield definitions
NCO2CON_PFM_POSN                         equ 0000h
NCO2CON_PFM_POSITION                     equ 0000h
NCO2CON_PFM_SIZE                         equ 0001h
NCO2CON_PFM_LENGTH                       equ 0001h
NCO2CON_PFM_MASK                         equ 0001h
NCO2CON_POL_POSN                         equ 0004h
NCO2CON_POL_POSITION                     equ 0004h
NCO2CON_POL_SIZE                         equ 0001h
NCO2CON_POL_LENGTH                       equ 0001h
NCO2CON_POL_MASK                         equ 0010h
NCO2CON_OUT_POSN                         equ 0005h
NCO2CON_OUT_POSITION                     equ 0005h
NCO2CON_OUT_SIZE                         equ 0001h
NCO2CON_OUT_LENGTH                       equ 0001h
NCO2CON_OUT_MASK                         equ 0020h
NCO2CON_EN_POSN                          equ 0007h
NCO2CON_EN_POSITION                      equ 0007h
NCO2CON_EN_SIZE                          equ 0001h
NCO2CON_EN_LENGTH                        equ 0001h
NCO2CON_EN_MASK                          equ 0080h
NCO2CON_NCO2PFM_POSN                     equ 0000h
NCO2CON_NCO2PFM_POSITION                 equ 0000h
NCO2CON_NCO2PFM_SIZE                     equ 0001h
NCO2CON_NCO2PFM_LENGTH                   equ 0001h
NCO2CON_NCO2PFM_MASK                     equ 0001h
NCO2CON_NCO2POL_POSN                     equ 0004h
NCO2CON_NCO2POL_POSITION                 equ 0004h
NCO2CON_NCO2POL_SIZE                     equ 0001h
NCO2CON_NCO2POL_LENGTH                   equ 0001h
NCO2CON_NCO2POL_MASK                     equ 0010h
NCO2CON_NCO2OUT_POSN                     equ 0005h
NCO2CON_NCO2OUT_POSITION                 equ 0005h
NCO2CON_NCO2OUT_SIZE                     equ 0001h
NCO2CON_NCO2OUT_LENGTH                   equ 0001h
NCO2CON_NCO2OUT_MASK                     equ 0020h
NCO2CON_NCO2EN_POSN                      equ 0007h
NCO2CON_NCO2EN_POSITION                  equ 0007h
NCO2CON_NCO2EN_SIZE                      equ 0001h
NCO2CON_NCO2EN_LENGTH                    equ 0001h
NCO2CON_NCO2EN_MASK                      equ 0080h

// Register: NCO2CLK
#define NCO2CLK NCO2CLK
NCO2CLK                                  equ 044Fh
// bitfield definitions
NCO2CLK_CKS_POSN                         equ 0000h
NCO2CLK_CKS_POSITION                     equ 0000h
NCO2CLK_CKS_SIZE                         equ 0005h
NCO2CLK_CKS_LENGTH                       equ 0005h
NCO2CLK_CKS_MASK                         equ 001Fh
NCO2CLK_PWS_POSN                         equ 0005h
NCO2CLK_PWS_POSITION                     equ 0005h
NCO2CLK_PWS_SIZE                         equ 0003h
NCO2CLK_PWS_LENGTH                       equ 0003h
NCO2CLK_PWS_MASK                         equ 00E0h
NCO2CLK_CKS0_POSN                        equ 0000h
NCO2CLK_CKS0_POSITION                    equ 0000h
NCO2CLK_CKS0_SIZE                        equ 0001h
NCO2CLK_CKS0_LENGTH                      equ 0001h
NCO2CLK_CKS0_MASK                        equ 0001h
NCO2CLK_CKS1_POSN                        equ 0001h
NCO2CLK_CKS1_POSITION                    equ 0001h
NCO2CLK_CKS1_SIZE                        equ 0001h
NCO2CLK_CKS1_LENGTH                      equ 0001h
NCO2CLK_CKS1_MASK                        equ 0002h
NCO2CLK_CKS2_POSN                        equ 0002h
NCO2CLK_CKS2_POSITION                    equ 0002h
NCO2CLK_CKS2_SIZE                        equ 0001h
NCO2CLK_CKS2_LENGTH                      equ 0001h
NCO2CLK_CKS2_MASK                        equ 0004h
NCO2CLK_CKS3_POSN                        equ 0003h
NCO2CLK_CKS3_POSITION                    equ 0003h
NCO2CLK_CKS3_SIZE                        equ 0001h
NCO2CLK_CKS3_LENGTH                      equ 0001h
NCO2CLK_CKS3_MASK                        equ 0008h
NCO2CLK_CKS4_POSN                        equ 0004h
NCO2CLK_CKS4_POSITION                    equ 0004h
NCO2CLK_CKS4_SIZE                        equ 0001h
NCO2CLK_CKS4_LENGTH                      equ 0001h
NCO2CLK_CKS4_MASK                        equ 0010h
NCO2CLK_PWS0_POSN                        equ 0005h
NCO2CLK_PWS0_POSITION                    equ 0005h
NCO2CLK_PWS0_SIZE                        equ 0001h
NCO2CLK_PWS0_LENGTH                      equ 0001h
NCO2CLK_PWS0_MASK                        equ 0020h
NCO2CLK_PWS1_POSN                        equ 0006h
NCO2CLK_PWS1_POSITION                    equ 0006h
NCO2CLK_PWS1_SIZE                        equ 0001h
NCO2CLK_PWS1_LENGTH                      equ 0001h
NCO2CLK_PWS1_MASK                        equ 0040h
NCO2CLK_PWS2_POSN                        equ 0007h
NCO2CLK_PWS2_POSITION                    equ 0007h
NCO2CLK_PWS2_SIZE                        equ 0001h
NCO2CLK_PWS2_LENGTH                      equ 0001h
NCO2CLK_PWS2_MASK                        equ 0080h
NCO2CLK_NCO2CKS_POSN                     equ 0000h
NCO2CLK_NCO2CKS_POSITION                 equ 0000h
NCO2CLK_NCO2CKS_SIZE                     equ 0005h
NCO2CLK_NCO2CKS_LENGTH                   equ 0005h
NCO2CLK_NCO2CKS_MASK                     equ 001Fh
NCO2CLK_NCO2PWS_POSN                     equ 0005h
NCO2CLK_NCO2PWS_POSITION                 equ 0005h
NCO2CLK_NCO2PWS_SIZE                     equ 0003h
NCO2CLK_NCO2PWS_LENGTH                   equ 0003h
NCO2CLK_NCO2PWS_MASK                     equ 00E0h
NCO2CLK_NCO2CKS0_POSN                    equ 0000h
NCO2CLK_NCO2CKS0_POSITION                equ 0000h
NCO2CLK_NCO2CKS0_SIZE                    equ 0001h
NCO2CLK_NCO2CKS0_LENGTH                  equ 0001h
NCO2CLK_NCO2CKS0_MASK                    equ 0001h
NCO2CLK_NCO2CKS1_POSN                    equ 0001h
NCO2CLK_NCO2CKS1_POSITION                equ 0001h
NCO2CLK_NCO2CKS1_SIZE                    equ 0001h
NCO2CLK_NCO2CKS1_LENGTH                  equ 0001h
NCO2CLK_NCO2CKS1_MASK                    equ 0002h
NCO2CLK_NCO2CKS2_POSN                    equ 0002h
NCO2CLK_NCO2CKS2_POSITION                equ 0002h
NCO2CLK_NCO2CKS2_SIZE                    equ 0001h
NCO2CLK_NCO2CKS2_LENGTH                  equ 0001h
NCO2CLK_NCO2CKS2_MASK                    equ 0004h
NCO2CLK_NCO2CKS3_POSN                    equ 0003h
NCO2CLK_NCO2CKS3_POSITION                equ 0003h
NCO2CLK_NCO2CKS3_SIZE                    equ 0001h
NCO2CLK_NCO2CKS3_LENGTH                  equ 0001h
NCO2CLK_NCO2CKS3_MASK                    equ 0008h
NCO2CLK_NCO2CKS4_POSN                    equ 0004h
NCO2CLK_NCO2CKS4_POSITION                equ 0004h
NCO2CLK_NCO2CKS4_SIZE                    equ 0001h
NCO2CLK_NCO2CKS4_LENGTH                  equ 0001h
NCO2CLK_NCO2CKS4_MASK                    equ 0010h
NCO2CLK_NCO2PWS0_POSN                    equ 0005h
NCO2CLK_NCO2PWS0_POSITION                equ 0005h
NCO2CLK_NCO2PWS0_SIZE                    equ 0001h
NCO2CLK_NCO2PWS0_LENGTH                  equ 0001h
NCO2CLK_NCO2PWS0_MASK                    equ 0020h
NCO2CLK_NCO2PWS1_POSN                    equ 0006h
NCO2CLK_NCO2PWS1_POSITION                equ 0006h
NCO2CLK_NCO2PWS1_SIZE                    equ 0001h
NCO2CLK_NCO2PWS1_LENGTH                  equ 0001h
NCO2CLK_NCO2PWS1_MASK                    equ 0040h
NCO2CLK_NCO2PWS2_POSN                    equ 0007h
NCO2CLK_NCO2PWS2_POSITION                equ 0007h
NCO2CLK_NCO2PWS2_SIZE                    equ 0001h
NCO2CLK_NCO2PWS2_LENGTH                  equ 0001h
NCO2CLK_NCO2PWS2_MASK                    equ 0080h

// Register: NCO3ACC
#define NCO3ACC NCO3ACC
NCO3ACC                                  equ 0450h

// Register: NCO3ACCL
#define NCO3ACCL NCO3ACCL
NCO3ACCL                                 equ 0450h
// bitfield definitions
NCO3ACCL_ACC_POSN                        equ 0000h
NCO3ACCL_ACC_POSITION                    equ 0000h
NCO3ACCL_ACC_SIZE                        equ 0008h
NCO3ACCL_ACC_LENGTH                      equ 0008h
NCO3ACCL_ACC_MASK                        equ 00FFh
NCO3ACCL_NCO3ACC0_POSN                   equ 0000h
NCO3ACCL_NCO3ACC0_POSITION               equ 0000h
NCO3ACCL_NCO3ACC0_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC0_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC0_MASK                   equ 0001h
NCO3ACCL_NCO3ACC1_POSN                   equ 0001h
NCO3ACCL_NCO3ACC1_POSITION               equ 0001h
NCO3ACCL_NCO3ACC1_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC1_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC1_MASK                   equ 0002h
NCO3ACCL_NCO3ACC2_POSN                   equ 0002h
NCO3ACCL_NCO3ACC2_POSITION               equ 0002h
NCO3ACCL_NCO3ACC2_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC2_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC2_MASK                   equ 0004h
NCO3ACCL_NCO3ACC3_POSN                   equ 0003h
NCO3ACCL_NCO3ACC3_POSITION               equ 0003h
NCO3ACCL_NCO3ACC3_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC3_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC3_MASK                   equ 0008h
NCO3ACCL_NCO3ACC4_POSN                   equ 0004h
NCO3ACCL_NCO3ACC4_POSITION               equ 0004h
NCO3ACCL_NCO3ACC4_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC4_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC4_MASK                   equ 0010h
NCO3ACCL_NCO3ACC5_POSN                   equ 0005h
NCO3ACCL_NCO3ACC5_POSITION               equ 0005h
NCO3ACCL_NCO3ACC5_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC5_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC5_MASK                   equ 0020h
NCO3ACCL_NCO3ACC6_POSN                   equ 0006h
NCO3ACCL_NCO3ACC6_POSITION               equ 0006h
NCO3ACCL_NCO3ACC6_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC6_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC6_MASK                   equ 0040h
NCO3ACCL_NCO3ACC7_POSN                   equ 0007h
NCO3ACCL_NCO3ACC7_POSITION               equ 0007h
NCO3ACCL_NCO3ACC7_SIZE                   equ 0001h
NCO3ACCL_NCO3ACC7_LENGTH                 equ 0001h
NCO3ACCL_NCO3ACC7_MASK                   equ 0080h
NCO3ACCL_ACC0_POSN                       equ 0000h
NCO3ACCL_ACC0_POSITION                   equ 0000h
NCO3ACCL_ACC0_SIZE                       equ 0001h
NCO3ACCL_ACC0_LENGTH                     equ 0001h
NCO3ACCL_ACC0_MASK                       equ 0001h
NCO3ACCL_ACC1_POSN                       equ 0001h
NCO3ACCL_ACC1_POSITION                   equ 0001h
NCO3ACCL_ACC1_SIZE                       equ 0001h
NCO3ACCL_ACC1_LENGTH                     equ 0001h
NCO3ACCL_ACC1_MASK                       equ 0002h
NCO3ACCL_ACC2_POSN                       equ 0002h
NCO3ACCL_ACC2_POSITION                   equ 0002h
NCO3ACCL_ACC2_SIZE                       equ 0001h
NCO3ACCL_ACC2_LENGTH                     equ 0001h
NCO3ACCL_ACC2_MASK                       equ 0004h
NCO3ACCL_ACC3_POSN                       equ 0003h
NCO3ACCL_ACC3_POSITION                   equ 0003h
NCO3ACCL_ACC3_SIZE                       equ 0001h
NCO3ACCL_ACC3_LENGTH                     equ 0001h
NCO3ACCL_ACC3_MASK                       equ 0008h
NCO3ACCL_ACC4_POSN                       equ 0004h
NCO3ACCL_ACC4_POSITION                   equ 0004h
NCO3ACCL_ACC4_SIZE                       equ 0001h
NCO3ACCL_ACC4_LENGTH                     equ 0001h
NCO3ACCL_ACC4_MASK                       equ 0010h
NCO3ACCL_ACC5_POSN                       equ 0005h
NCO3ACCL_ACC5_POSITION                   equ 0005h
NCO3ACCL_ACC5_SIZE                       equ 0001h
NCO3ACCL_ACC5_LENGTH                     equ 0001h
NCO3ACCL_ACC5_MASK                       equ 0020h
NCO3ACCL_ACC6_POSN                       equ 0006h
NCO3ACCL_ACC6_POSITION                   equ 0006h
NCO3ACCL_ACC6_SIZE                       equ 0001h
NCO3ACCL_ACC6_LENGTH                     equ 0001h
NCO3ACCL_ACC6_MASK                       equ 0040h
NCO3ACCL_ACC7_POSN                       equ 0007h
NCO3ACCL_ACC7_POSITION                   equ 0007h
NCO3ACCL_ACC7_SIZE                       equ 0001h
NCO3ACCL_ACC7_LENGTH                     equ 0001h
NCO3ACCL_ACC7_MASK                       equ 0080h
NCO3ACCL_NCO3ACC_POSN                    equ 0000h
NCO3ACCL_NCO3ACC_POSITION                equ 0000h
NCO3ACCL_NCO3ACC_SIZE                    equ 0008h
NCO3ACCL_NCO3ACC_LENGTH                  equ 0008h
NCO3ACCL_NCO3ACC_MASK                    equ 00FFh

// Register: NCO3ACCH
#define NCO3ACCH NCO3ACCH
NCO3ACCH                                 equ 0451h
// bitfield definitions
NCO3ACCH_ACC_POSN                        equ 0000h
NCO3ACCH_ACC_POSITION                    equ 0000h
NCO3ACCH_ACC_SIZE                        equ 0008h
NCO3ACCH_ACC_LENGTH                      equ 0008h
NCO3ACCH_ACC_MASK                        equ 00FFh
NCO3ACCH_NCO3ACC8_POSN                   equ 0000h
NCO3ACCH_NCO3ACC8_POSITION               equ 0000h
NCO3ACCH_NCO3ACC8_SIZE                   equ 0001h
NCO3ACCH_NCO3ACC8_LENGTH                 equ 0001h
NCO3ACCH_NCO3ACC8_MASK                   equ 0001h
NCO3ACCH_NCO3ACC9_POSN                   equ 0001h
NCO3ACCH_NCO3ACC9_POSITION               equ 0001h
NCO3ACCH_NCO3ACC9_SIZE                   equ 0001h
NCO3ACCH_NCO3ACC9_LENGTH                 equ 0001h
NCO3ACCH_NCO3ACC9_MASK                   equ 0002h
NCO3ACCH_NCO3ACC10_POSN                  equ 0002h
NCO3ACCH_NCO3ACC10_POSITION              equ 0002h
NCO3ACCH_NCO3ACC10_SIZE                  equ 0001h
NCO3ACCH_NCO3ACC10_LENGTH                equ 0001h
NCO3ACCH_NCO3ACC10_MASK                  equ 0004h
NCO3ACCH_NCO3ACC11_POSN                  equ 0003h
NCO3ACCH_NCO3ACC11_POSITION              equ 0003h
NCO3ACCH_NCO3ACC11_SIZE                  equ 0001h
NCO3ACCH_NCO3ACC11_LENGTH                equ 0001h
NCO3ACCH_NCO3ACC11_MASK                  equ 0008h
NCO3ACCH_NCO3ACC12_POSN                  equ 0004h
NCO3ACCH_NCO3ACC12_POSITION              equ 0004h
NCO3ACCH_NCO3ACC12_SIZE                  equ 0001h
NCO3ACCH_NCO3ACC12_LENGTH                equ 0001h
NCO3ACCH_NCO3ACC12_MASK                  equ 0010h
NCO3ACCH_NCO3ACC13_POSN                  equ 0005h
NCO3ACCH_NCO3ACC13_POSITION              equ 0005h
NCO3ACCH_NCO3ACC13_SIZE                  equ 0001h
NCO3ACCH_NCO3ACC13_LENGTH                equ 0001h
NCO3ACCH_NCO3ACC13_MASK                  equ 0020h
NCO3ACCH_NCO3ACC14_POSN                  equ 0006h
NCO3ACCH_NCO3ACC14_POSITION              equ 0006h
NCO3ACCH_NCO3ACC14_SIZE                  equ 0001h
NCO3ACCH_NCO3ACC14_LENGTH                equ 0001h
NCO3ACCH_NCO3ACC14_MASK                  equ 0040h
NCO3ACCH_NCO3ACC15_POSN                  equ 0007h
NCO3ACCH_NCO3ACC15_POSITION              equ 0007h
NCO3ACCH_NCO3ACC15_SIZE                  equ 0001h
NCO3ACCH_NCO3ACC15_LENGTH                equ 0001h
NCO3ACCH_NCO3ACC15_MASK                  equ 0080h
NCO3ACCH_ACC8_POSN                       equ 0000h
NCO3ACCH_ACC8_POSITION                   equ 0000h
NCO3ACCH_ACC8_SIZE                       equ 0001h
NCO3ACCH_ACC8_LENGTH                     equ 0001h
NCO3ACCH_ACC8_MASK                       equ 0001h
NCO3ACCH_ACC9_POSN                       equ 0001h
NCO3ACCH_ACC9_POSITION                   equ 0001h
NCO3ACCH_ACC9_SIZE                       equ 0001h
NCO3ACCH_ACC9_LENGTH                     equ 0001h
NCO3ACCH_ACC9_MASK                       equ 0002h
NCO3ACCH_ACC10_POSN                      equ 0002h
NCO3ACCH_ACC10_POSITION                  equ 0002h
NCO3ACCH_ACC10_SIZE                      equ 0001h
NCO3ACCH_ACC10_LENGTH                    equ 0001h
NCO3ACCH_ACC10_MASK                      equ 0004h
NCO3ACCH_ACC11_POSN                      equ 0003h
NCO3ACCH_ACC11_POSITION                  equ 0003h
NCO3ACCH_ACC11_SIZE                      equ 0001h
NCO3ACCH_ACC11_LENGTH                    equ 0001h
NCO3ACCH_ACC11_MASK                      equ 0008h
NCO3ACCH_ACC12_POSN                      equ 0004h
NCO3ACCH_ACC12_POSITION                  equ 0004h
NCO3ACCH_ACC12_SIZE                      equ 0001h
NCO3ACCH_ACC12_LENGTH                    equ 0001h
NCO3ACCH_ACC12_MASK                      equ 0010h
NCO3ACCH_ACC13_POSN                      equ 0005h
NCO3ACCH_ACC13_POSITION                  equ 0005h
NCO3ACCH_ACC13_SIZE                      equ 0001h
NCO3ACCH_ACC13_LENGTH                    equ 0001h
NCO3ACCH_ACC13_MASK                      equ 0020h
NCO3ACCH_ACC14_POSN                      equ 0006h
NCO3ACCH_ACC14_POSITION                  equ 0006h
NCO3ACCH_ACC14_SIZE                      equ 0001h
NCO3ACCH_ACC14_LENGTH                    equ 0001h
NCO3ACCH_ACC14_MASK                      equ 0040h
NCO3ACCH_ACC15_POSN                      equ 0007h
NCO3ACCH_ACC15_POSITION                  equ 0007h
NCO3ACCH_ACC15_SIZE                      equ 0001h
NCO3ACCH_ACC15_LENGTH                    equ 0001h
NCO3ACCH_ACC15_MASK                      equ 0080h
NCO3ACCH_NCO3ACC_POSN                    equ 0000h
NCO3ACCH_NCO3ACC_POSITION                equ 0000h
NCO3ACCH_NCO3ACC_SIZE                    equ 0008h
NCO3ACCH_NCO3ACC_LENGTH                  equ 0008h
NCO3ACCH_NCO3ACC_MASK                    equ 00FFh

// Register: NCO3ACCU
#define NCO3ACCU NCO3ACCU
NCO3ACCU                                 equ 0452h
// bitfield definitions
NCO3ACCU_ACC_POSN                        equ 0000h
NCO3ACCU_ACC_POSITION                    equ 0000h
NCO3ACCU_ACC_SIZE                        equ 0004h
NCO3ACCU_ACC_LENGTH                      equ 0004h
NCO3ACCU_ACC_MASK                        equ 000Fh
NCO3ACCU_NCO3ACC16_POSN                  equ 0000h
NCO3ACCU_NCO3ACC16_POSITION              equ 0000h
NCO3ACCU_NCO3ACC16_SIZE                  equ 0001h
NCO3ACCU_NCO3ACC16_LENGTH                equ 0001h
NCO3ACCU_NCO3ACC16_MASK                  equ 0001h
NCO3ACCU_NCO3ACC17_POSN                  equ 0001h
NCO3ACCU_NCO3ACC17_POSITION              equ 0001h
NCO3ACCU_NCO3ACC17_SIZE                  equ 0001h
NCO3ACCU_NCO3ACC17_LENGTH                equ 0001h
NCO3ACCU_NCO3ACC17_MASK                  equ 0002h
NCO3ACCU_NCO3ACC18_POSN                  equ 0002h
NCO3ACCU_NCO3ACC18_POSITION              equ 0002h
NCO3ACCU_NCO3ACC18_SIZE                  equ 0001h
NCO3ACCU_NCO3ACC18_LENGTH                equ 0001h
NCO3ACCU_NCO3ACC18_MASK                  equ 0004h
NCO3ACCU_NCO3ACC19_POSN                  equ 0003h
NCO3ACCU_NCO3ACC19_POSITION              equ 0003h
NCO3ACCU_NCO3ACC19_SIZE                  equ 0001h
NCO3ACCU_NCO3ACC19_LENGTH                equ 0001h
NCO3ACCU_NCO3ACC19_MASK                  equ 0008h
NCO3ACCU_ACC16_POSN                      equ 0000h
NCO3ACCU_ACC16_POSITION                  equ 0000h
NCO3ACCU_ACC16_SIZE                      equ 0001h
NCO3ACCU_ACC16_LENGTH                    equ 0001h
NCO3ACCU_ACC16_MASK                      equ 0001h
NCO3ACCU_ACC17_POSN                      equ 0001h
NCO3ACCU_ACC17_POSITION                  equ 0001h
NCO3ACCU_ACC17_SIZE                      equ 0001h
NCO3ACCU_ACC17_LENGTH                    equ 0001h
NCO3ACCU_ACC17_MASK                      equ 0002h
NCO3ACCU_ACC18_POSN                      equ 0002h
NCO3ACCU_ACC18_POSITION                  equ 0002h
NCO3ACCU_ACC18_SIZE                      equ 0001h
NCO3ACCU_ACC18_LENGTH                    equ 0001h
NCO3ACCU_ACC18_MASK                      equ 0004h
NCO3ACCU_ACC19_POSN                      equ 0003h
NCO3ACCU_ACC19_POSITION                  equ 0003h
NCO3ACCU_ACC19_SIZE                      equ 0001h
NCO3ACCU_ACC19_LENGTH                    equ 0001h
NCO3ACCU_ACC19_MASK                      equ 0008h
NCO3ACCU_NCO3ACC_POSN                    equ 0000h
NCO3ACCU_NCO3ACC_POSITION                equ 0000h
NCO3ACCU_NCO3ACC_SIZE                    equ 0004h
NCO3ACCU_NCO3ACC_LENGTH                  equ 0004h
NCO3ACCU_NCO3ACC_MASK                    equ 000Fh

// Register: NCO3INC
#define NCO3INC NCO3INC
NCO3INC                                  equ 0453h

// Register: NCO3INCL
#define NCO3INCL NCO3INCL
NCO3INCL                                 equ 0453h
// bitfield definitions
NCO3INCL_INC_POSN                        equ 0000h
NCO3INCL_INC_POSITION                    equ 0000h
NCO3INCL_INC_SIZE                        equ 0008h
NCO3INCL_INC_LENGTH                      equ 0008h
NCO3INCL_INC_MASK                        equ 00FFh
NCO3INCL_NCO3INC0_POSN                   equ 0000h
NCO3INCL_NCO3INC0_POSITION               equ 0000h
NCO3INCL_NCO3INC0_SIZE                   equ 0001h
NCO3INCL_NCO3INC0_LENGTH                 equ 0001h
NCO3INCL_NCO3INC0_MASK                   equ 0001h
NCO3INCL_NCO3INC1_POSN                   equ 0001h
NCO3INCL_NCO3INC1_POSITION               equ 0001h
NCO3INCL_NCO3INC1_SIZE                   equ 0001h
NCO3INCL_NCO3INC1_LENGTH                 equ 0001h
NCO3INCL_NCO3INC1_MASK                   equ 0002h
NCO3INCL_NCO3INC2_POSN                   equ 0002h
NCO3INCL_NCO3INC2_POSITION               equ 0002h
NCO3INCL_NCO3INC2_SIZE                   equ 0001h
NCO3INCL_NCO3INC2_LENGTH                 equ 0001h
NCO3INCL_NCO3INC2_MASK                   equ 0004h
NCO3INCL_NCO3INC3_POSN                   equ 0003h
NCO3INCL_NCO3INC3_POSITION               equ 0003h
NCO3INCL_NCO3INC3_SIZE                   equ 0001h
NCO3INCL_NCO3INC3_LENGTH                 equ 0001h
NCO3INCL_NCO3INC3_MASK                   equ 0008h
NCO3INCL_NCO3INC4_POSN                   equ 0004h
NCO3INCL_NCO3INC4_POSITION               equ 0004h
NCO3INCL_NCO3INC4_SIZE                   equ 0001h
NCO3INCL_NCO3INC4_LENGTH                 equ 0001h
NCO3INCL_NCO3INC4_MASK                   equ 0010h
NCO3INCL_NCO3INC5_POSN                   equ 0005h
NCO3INCL_NCO3INC5_POSITION               equ 0005h
NCO3INCL_NCO3INC5_SIZE                   equ 0001h
NCO3INCL_NCO3INC5_LENGTH                 equ 0001h
NCO3INCL_NCO3INC5_MASK                   equ 0020h
NCO3INCL_NCO3INC6_POSN                   equ 0006h
NCO3INCL_NCO3INC6_POSITION               equ 0006h
NCO3INCL_NCO3INC6_SIZE                   equ 0001h
NCO3INCL_NCO3INC6_LENGTH                 equ 0001h
NCO3INCL_NCO3INC6_MASK                   equ 0040h
NCO3INCL_NCO3INC7_POSN                   equ 0007h
NCO3INCL_NCO3INC7_POSITION               equ 0007h
NCO3INCL_NCO3INC7_SIZE                   equ 0001h
NCO3INCL_NCO3INC7_LENGTH                 equ 0001h
NCO3INCL_NCO3INC7_MASK                   equ 0080h
NCO3INCL_INC0_POSN                       equ 0000h
NCO3INCL_INC0_POSITION                   equ 0000h
NCO3INCL_INC0_SIZE                       equ 0001h
NCO3INCL_INC0_LENGTH                     equ 0001h
NCO3INCL_INC0_MASK                       equ 0001h
NCO3INCL_INC1_POSN                       equ 0001h
NCO3INCL_INC1_POSITION                   equ 0001h
NCO3INCL_INC1_SIZE                       equ 0001h
NCO3INCL_INC1_LENGTH                     equ 0001h
NCO3INCL_INC1_MASK                       equ 0002h
NCO3INCL_INC2_POSN                       equ 0002h
NCO3INCL_INC2_POSITION                   equ 0002h
NCO3INCL_INC2_SIZE                       equ 0001h
NCO3INCL_INC2_LENGTH                     equ 0001h
NCO3INCL_INC2_MASK                       equ 0004h
NCO3INCL_INC3_POSN                       equ 0003h
NCO3INCL_INC3_POSITION                   equ 0003h
NCO3INCL_INC3_SIZE                       equ 0001h
NCO3INCL_INC3_LENGTH                     equ 0001h
NCO3INCL_INC3_MASK                       equ 0008h
NCO3INCL_INC4_POSN                       equ 0004h
NCO3INCL_INC4_POSITION                   equ 0004h
NCO3INCL_INC4_SIZE                       equ 0001h
NCO3INCL_INC4_LENGTH                     equ 0001h
NCO3INCL_INC4_MASK                       equ 0010h
NCO3INCL_INC5_POSN                       equ 0005h
NCO3INCL_INC5_POSITION                   equ 0005h
NCO3INCL_INC5_SIZE                       equ 0001h
NCO3INCL_INC5_LENGTH                     equ 0001h
NCO3INCL_INC5_MASK                       equ 0020h
NCO3INCL_INC6_POSN                       equ 0006h
NCO3INCL_INC6_POSITION                   equ 0006h
NCO3INCL_INC6_SIZE                       equ 0001h
NCO3INCL_INC6_LENGTH                     equ 0001h
NCO3INCL_INC6_MASK                       equ 0040h
NCO3INCL_INC7_POSN                       equ 0007h
NCO3INCL_INC7_POSITION                   equ 0007h
NCO3INCL_INC7_SIZE                       equ 0001h
NCO3INCL_INC7_LENGTH                     equ 0001h
NCO3INCL_INC7_MASK                       equ 0080h
NCO3INCL_NCO3INC_POSN                    equ 0000h
NCO3INCL_NCO3INC_POSITION                equ 0000h
NCO3INCL_NCO3INC_SIZE                    equ 0008h
NCO3INCL_NCO3INC_LENGTH                  equ 0008h
NCO3INCL_NCO3INC_MASK                    equ 00FFh

// Register: NCO3INCH
#define NCO3INCH NCO3INCH
NCO3INCH                                 equ 0454h
// bitfield definitions
NCO3INCH_INC_POSN                        equ 0000h
NCO3INCH_INC_POSITION                    equ 0000h
NCO3INCH_INC_SIZE                        equ 0008h
NCO3INCH_INC_LENGTH                      equ 0008h
NCO3INCH_INC_MASK                        equ 00FFh
NCO3INCH_NCO3INC8_POSN                   equ 0000h
NCO3INCH_NCO3INC8_POSITION               equ 0000h
NCO3INCH_NCO3INC8_SIZE                   equ 0001h
NCO3INCH_NCO3INC8_LENGTH                 equ 0001h
NCO3INCH_NCO3INC8_MASK                   equ 0001h
NCO3INCH_NCO3INC9_POSN                   equ 0001h
NCO3INCH_NCO3INC9_POSITION               equ 0001h
NCO3INCH_NCO3INC9_SIZE                   equ 0001h
NCO3INCH_NCO3INC9_LENGTH                 equ 0001h
NCO3INCH_NCO3INC9_MASK                   equ 0002h
NCO3INCH_NCO3INC10_POSN                  equ 0002h
NCO3INCH_NCO3INC10_POSITION              equ 0002h
NCO3INCH_NCO3INC10_SIZE                  equ 0001h
NCO3INCH_NCO3INC10_LENGTH                equ 0001h
NCO3INCH_NCO3INC10_MASK                  equ 0004h
NCO3INCH_NCO3INC11_POSN                  equ 0003h
NCO3INCH_NCO3INC11_POSITION              equ 0003h
NCO3INCH_NCO3INC11_SIZE                  equ 0001h
NCO3INCH_NCO3INC11_LENGTH                equ 0001h
NCO3INCH_NCO3INC11_MASK                  equ 0008h
NCO3INCH_NCO3INC12_POSN                  equ 0004h
NCO3INCH_NCO3INC12_POSITION              equ 0004h
NCO3INCH_NCO3INC12_SIZE                  equ 0001h
NCO3INCH_NCO3INC12_LENGTH                equ 0001h
NCO3INCH_NCO3INC12_MASK                  equ 0010h
NCO3INCH_NCO3INC13_POSN                  equ 0005h
NCO3INCH_NCO3INC13_POSITION              equ 0005h
NCO3INCH_NCO3INC13_SIZE                  equ 0001h
NCO3INCH_NCO3INC13_LENGTH                equ 0001h
NCO3INCH_NCO3INC13_MASK                  equ 0020h
NCO3INCH_NCO3INC14_POSN                  equ 0006h
NCO3INCH_NCO3INC14_POSITION              equ 0006h
NCO3INCH_NCO3INC14_SIZE                  equ 0001h
NCO3INCH_NCO3INC14_LENGTH                equ 0001h
NCO3INCH_NCO3INC14_MASK                  equ 0040h
NCO3INCH_NCO3INC15_POSN                  equ 0007h
NCO3INCH_NCO3INC15_POSITION              equ 0007h
NCO3INCH_NCO3INC15_SIZE                  equ 0001h
NCO3INCH_NCO3INC15_LENGTH                equ 0001h
NCO3INCH_NCO3INC15_MASK                  equ 0080h
NCO3INCH_INC8_POSN                       equ 0000h
NCO3INCH_INC8_POSITION                   equ 0000h
NCO3INCH_INC8_SIZE                       equ 0001h
NCO3INCH_INC8_LENGTH                     equ 0001h
NCO3INCH_INC8_MASK                       equ 0001h
NCO3INCH_INC9_POSN                       equ 0001h
NCO3INCH_INC9_POSITION                   equ 0001h
NCO3INCH_INC9_SIZE                       equ 0001h
NCO3INCH_INC9_LENGTH                     equ 0001h
NCO3INCH_INC9_MASK                       equ 0002h
NCO3INCH_INC10_POSN                      equ 0002h
NCO3INCH_INC10_POSITION                  equ 0002h
NCO3INCH_INC10_SIZE                      equ 0001h
NCO3INCH_INC10_LENGTH                    equ 0001h
NCO3INCH_INC10_MASK                      equ 0004h
NCO3INCH_INC11_POSN                      equ 0003h
NCO3INCH_INC11_POSITION                  equ 0003h
NCO3INCH_INC11_SIZE                      equ 0001h
NCO3INCH_INC11_LENGTH                    equ 0001h
NCO3INCH_INC11_MASK                      equ 0008h
NCO3INCH_INC12_POSN                      equ 0004h
NCO3INCH_INC12_POSITION                  equ 0004h
NCO3INCH_INC12_SIZE                      equ 0001h
NCO3INCH_INC12_LENGTH                    equ 0001h
NCO3INCH_INC12_MASK                      equ 0010h
NCO3INCH_INC13_POSN                      equ 0005h
NCO3INCH_INC13_POSITION                  equ 0005h
NCO3INCH_INC13_SIZE                      equ 0001h
NCO3INCH_INC13_LENGTH                    equ 0001h
NCO3INCH_INC13_MASK                      equ 0020h
NCO3INCH_INC14_POSN                      equ 0006h
NCO3INCH_INC14_POSITION                  equ 0006h
NCO3INCH_INC14_SIZE                      equ 0001h
NCO3INCH_INC14_LENGTH                    equ 0001h
NCO3INCH_INC14_MASK                      equ 0040h
NCO3INCH_INC15_POSN                      equ 0007h
NCO3INCH_INC15_POSITION                  equ 0007h
NCO3INCH_INC15_SIZE                      equ 0001h
NCO3INCH_INC15_LENGTH                    equ 0001h
NCO3INCH_INC15_MASK                      equ 0080h
NCO3INCH_NCO3INC_POSN                    equ 0000h
NCO3INCH_NCO3INC_POSITION                equ 0000h
NCO3INCH_NCO3INC_SIZE                    equ 0008h
NCO3INCH_NCO3INC_LENGTH                  equ 0008h
NCO3INCH_NCO3INC_MASK                    equ 00FFh

// Register: NCO3INCU
#define NCO3INCU NCO3INCU
NCO3INCU                                 equ 0455h
// bitfield definitions
NCO3INCU_INC_POSN                        equ 0000h
NCO3INCU_INC_POSITION                    equ 0000h
NCO3INCU_INC_SIZE                        equ 0004h
NCO3INCU_INC_LENGTH                      equ 0004h
NCO3INCU_INC_MASK                        equ 000Fh
NCO3INCU_NCO3INC16_POSN                  equ 0000h
NCO3INCU_NCO3INC16_POSITION              equ 0000h
NCO3INCU_NCO3INC16_SIZE                  equ 0001h
NCO3INCU_NCO3INC16_LENGTH                equ 0001h
NCO3INCU_NCO3INC16_MASK                  equ 0001h
NCO3INCU_NCO3INC17_POSN                  equ 0001h
NCO3INCU_NCO3INC17_POSITION              equ 0001h
NCO3INCU_NCO3INC17_SIZE                  equ 0001h
NCO3INCU_NCO3INC17_LENGTH                equ 0001h
NCO3INCU_NCO3INC17_MASK                  equ 0002h
NCO3INCU_NCO3INC18_POSN                  equ 0002h
NCO3INCU_NCO3INC18_POSITION              equ 0002h
NCO3INCU_NCO3INC18_SIZE                  equ 0001h
NCO3INCU_NCO3INC18_LENGTH                equ 0001h
NCO3INCU_NCO3INC18_MASK                  equ 0004h
NCO3INCU_NCO3INC19_POSN                  equ 0003h
NCO3INCU_NCO3INC19_POSITION              equ 0003h
NCO3INCU_NCO3INC19_SIZE                  equ 0001h
NCO3INCU_NCO3INC19_LENGTH                equ 0001h
NCO3INCU_NCO3INC19_MASK                  equ 0008h
NCO3INCU_INC16_POSN                      equ 0000h
NCO3INCU_INC16_POSITION                  equ 0000h
NCO3INCU_INC16_SIZE                      equ 0001h
NCO3INCU_INC16_LENGTH                    equ 0001h
NCO3INCU_INC16_MASK                      equ 0001h
NCO3INCU_INC17_POSN                      equ 0001h
NCO3INCU_INC17_POSITION                  equ 0001h
NCO3INCU_INC17_SIZE                      equ 0001h
NCO3INCU_INC17_LENGTH                    equ 0001h
NCO3INCU_INC17_MASK                      equ 0002h
NCO3INCU_INC18_POSN                      equ 0002h
NCO3INCU_INC18_POSITION                  equ 0002h
NCO3INCU_INC18_SIZE                      equ 0001h
NCO3INCU_INC18_LENGTH                    equ 0001h
NCO3INCU_INC18_MASK                      equ 0004h
NCO3INCU_INC19_POSN                      equ 0003h
NCO3INCU_INC19_POSITION                  equ 0003h
NCO3INCU_INC19_SIZE                      equ 0001h
NCO3INCU_INC19_LENGTH                    equ 0001h
NCO3INCU_INC19_MASK                      equ 0008h
NCO3INCU_NCO3INC_POSN                    equ 0000h
NCO3INCU_NCO3INC_POSITION                equ 0000h
NCO3INCU_NCO3INC_SIZE                    equ 0004h
NCO3INCU_NCO3INC_LENGTH                  equ 0004h
NCO3INCU_NCO3INC_MASK                    equ 000Fh

// Register: NCO3CON
#define NCO3CON NCO3CON
NCO3CON                                  equ 0456h
// bitfield definitions
NCO3CON_PFM_POSN                         equ 0000h
NCO3CON_PFM_POSITION                     equ 0000h
NCO3CON_PFM_SIZE                         equ 0001h
NCO3CON_PFM_LENGTH                       equ 0001h
NCO3CON_PFM_MASK                         equ 0001h
NCO3CON_POL_POSN                         equ 0004h
NCO3CON_POL_POSITION                     equ 0004h
NCO3CON_POL_SIZE                         equ 0001h
NCO3CON_POL_LENGTH                       equ 0001h
NCO3CON_POL_MASK                         equ 0010h
NCO3CON_OUT_POSN                         equ 0005h
NCO3CON_OUT_POSITION                     equ 0005h
NCO3CON_OUT_SIZE                         equ 0001h
NCO3CON_OUT_LENGTH                       equ 0001h
NCO3CON_OUT_MASK                         equ 0020h
NCO3CON_EN_POSN                          equ 0007h
NCO3CON_EN_POSITION                      equ 0007h
NCO3CON_EN_SIZE                          equ 0001h
NCO3CON_EN_LENGTH                        equ 0001h
NCO3CON_EN_MASK                          equ 0080h
NCO3CON_NCO3PFM_POSN                     equ 0000h
NCO3CON_NCO3PFM_POSITION                 equ 0000h
NCO3CON_NCO3PFM_SIZE                     equ 0001h
NCO3CON_NCO3PFM_LENGTH                   equ 0001h
NCO3CON_NCO3PFM_MASK                     equ 0001h
NCO3CON_NCO3POL_POSN                     equ 0004h
NCO3CON_NCO3POL_POSITION                 equ 0004h
NCO3CON_NCO3POL_SIZE                     equ 0001h
NCO3CON_NCO3POL_LENGTH                   equ 0001h
NCO3CON_NCO3POL_MASK                     equ 0010h
NCO3CON_NCO3OUT_POSN                     equ 0005h
NCO3CON_NCO3OUT_POSITION                 equ 0005h
NCO3CON_NCO3OUT_SIZE                     equ 0001h
NCO3CON_NCO3OUT_LENGTH                   equ 0001h
NCO3CON_NCO3OUT_MASK                     equ 0020h
NCO3CON_NCO3EN_POSN                      equ 0007h
NCO3CON_NCO3EN_POSITION                  equ 0007h
NCO3CON_NCO3EN_SIZE                      equ 0001h
NCO3CON_NCO3EN_LENGTH                    equ 0001h
NCO3CON_NCO3EN_MASK                      equ 0080h

// Register: NCO3CLK
#define NCO3CLK NCO3CLK
NCO3CLK                                  equ 0457h
// bitfield definitions
NCO3CLK_CKS_POSN                         equ 0000h
NCO3CLK_CKS_POSITION                     equ 0000h
NCO3CLK_CKS_SIZE                         equ 0005h
NCO3CLK_CKS_LENGTH                       equ 0005h
NCO3CLK_CKS_MASK                         equ 001Fh
NCO3CLK_PWS_POSN                         equ 0005h
NCO3CLK_PWS_POSITION                     equ 0005h
NCO3CLK_PWS_SIZE                         equ 0003h
NCO3CLK_PWS_LENGTH                       equ 0003h
NCO3CLK_PWS_MASK                         equ 00E0h
NCO3CLK_CKS0_POSN                        equ 0000h
NCO3CLK_CKS0_POSITION                    equ 0000h
NCO3CLK_CKS0_SIZE                        equ 0001h
NCO3CLK_CKS0_LENGTH                      equ 0001h
NCO3CLK_CKS0_MASK                        equ 0001h
NCO3CLK_CKS1_POSN                        equ 0001h
NCO3CLK_CKS1_POSITION                    equ 0001h
NCO3CLK_CKS1_SIZE                        equ 0001h
NCO3CLK_CKS1_LENGTH                      equ 0001h
NCO3CLK_CKS1_MASK                        equ 0002h
NCO3CLK_CKS2_POSN                        equ 0002h
NCO3CLK_CKS2_POSITION                    equ 0002h
NCO3CLK_CKS2_SIZE                        equ 0001h
NCO3CLK_CKS2_LENGTH                      equ 0001h
NCO3CLK_CKS2_MASK                        equ 0004h
NCO3CLK_CKS3_POSN                        equ 0003h
NCO3CLK_CKS3_POSITION                    equ 0003h
NCO3CLK_CKS3_SIZE                        equ 0001h
NCO3CLK_CKS3_LENGTH                      equ 0001h
NCO3CLK_CKS3_MASK                        equ 0008h
NCO3CLK_CKS4_POSN                        equ 0004h
NCO3CLK_CKS4_POSITION                    equ 0004h
NCO3CLK_CKS4_SIZE                        equ 0001h
NCO3CLK_CKS4_LENGTH                      equ 0001h
NCO3CLK_CKS4_MASK                        equ 0010h
NCO3CLK_PWS0_POSN                        equ 0005h
NCO3CLK_PWS0_POSITION                    equ 0005h
NCO3CLK_PWS0_SIZE                        equ 0001h
NCO3CLK_PWS0_LENGTH                      equ 0001h
NCO3CLK_PWS0_MASK                        equ 0020h
NCO3CLK_PWS1_POSN                        equ 0006h
NCO3CLK_PWS1_POSITION                    equ 0006h
NCO3CLK_PWS1_SIZE                        equ 0001h
NCO3CLK_PWS1_LENGTH                      equ 0001h
NCO3CLK_PWS1_MASK                        equ 0040h
NCO3CLK_PWS2_POSN                        equ 0007h
NCO3CLK_PWS2_POSITION                    equ 0007h
NCO3CLK_PWS2_SIZE                        equ 0001h
NCO3CLK_PWS2_LENGTH                      equ 0001h
NCO3CLK_PWS2_MASK                        equ 0080h
NCO3CLK_NCO3CKS_POSN                     equ 0000h
NCO3CLK_NCO3CKS_POSITION                 equ 0000h
NCO3CLK_NCO3CKS_SIZE                     equ 0005h
NCO3CLK_NCO3CKS_LENGTH                   equ 0005h
NCO3CLK_NCO3CKS_MASK                     equ 001Fh
NCO3CLK_NCO3PWS_POSN                     equ 0005h
NCO3CLK_NCO3PWS_POSITION                 equ 0005h
NCO3CLK_NCO3PWS_SIZE                     equ 0003h
NCO3CLK_NCO3PWS_LENGTH                   equ 0003h
NCO3CLK_NCO3PWS_MASK                     equ 00E0h
NCO3CLK_NCO3CKS0_POSN                    equ 0000h
NCO3CLK_NCO3CKS0_POSITION                equ 0000h
NCO3CLK_NCO3CKS0_SIZE                    equ 0001h
NCO3CLK_NCO3CKS0_LENGTH                  equ 0001h
NCO3CLK_NCO3CKS0_MASK                    equ 0001h
NCO3CLK_NCO3CKS1_POSN                    equ 0001h
NCO3CLK_NCO3CKS1_POSITION                equ 0001h
NCO3CLK_NCO3CKS1_SIZE                    equ 0001h
NCO3CLK_NCO3CKS1_LENGTH                  equ 0001h
NCO3CLK_NCO3CKS1_MASK                    equ 0002h
NCO3CLK_NCO3CKS2_POSN                    equ 0002h
NCO3CLK_NCO3CKS2_POSITION                equ 0002h
NCO3CLK_NCO3CKS2_SIZE                    equ 0001h
NCO3CLK_NCO3CKS2_LENGTH                  equ 0001h
NCO3CLK_NCO3CKS2_MASK                    equ 0004h
NCO3CLK_NCO3CKS3_POSN                    equ 0003h
NCO3CLK_NCO3CKS3_POSITION                equ 0003h
NCO3CLK_NCO3CKS3_SIZE                    equ 0001h
NCO3CLK_NCO3CKS3_LENGTH                  equ 0001h
NCO3CLK_NCO3CKS3_MASK                    equ 0008h
NCO3CLK_NCO3CKS4_POSN                    equ 0004h
NCO3CLK_NCO3CKS4_POSITION                equ 0004h
NCO3CLK_NCO3CKS4_SIZE                    equ 0001h
NCO3CLK_NCO3CKS4_LENGTH                  equ 0001h
NCO3CLK_NCO3CKS4_MASK                    equ 0010h
NCO3CLK_NCO3PWS0_POSN                    equ 0005h
NCO3CLK_NCO3PWS0_POSITION                equ 0005h
NCO3CLK_NCO3PWS0_SIZE                    equ 0001h
NCO3CLK_NCO3PWS0_LENGTH                  equ 0001h
NCO3CLK_NCO3PWS0_MASK                    equ 0020h
NCO3CLK_NCO3PWS1_POSN                    equ 0006h
NCO3CLK_NCO3PWS1_POSITION                equ 0006h
NCO3CLK_NCO3PWS1_SIZE                    equ 0001h
NCO3CLK_NCO3PWS1_LENGTH                  equ 0001h
NCO3CLK_NCO3PWS1_MASK                    equ 0040h
NCO3CLK_NCO3PWS2_POSN                    equ 0007h
NCO3CLK_NCO3PWS2_POSITION                equ 0007h
NCO3CLK_NCO3PWS2_SIZE                    equ 0001h
NCO3CLK_NCO3PWS2_LENGTH                  equ 0001h
NCO3CLK_NCO3PWS2_MASK                    equ 0080h

// Register: IVTLOCK
#define IVTLOCK IVTLOCK
IVTLOCK                                  equ 0459h
// bitfield definitions
IVTLOCK_IVTLOCKED_POSN                   equ 0000h
IVTLOCK_IVTLOCKED_POSITION               equ 0000h
IVTLOCK_IVTLOCKED_SIZE                   equ 0001h
IVTLOCK_IVTLOCKED_LENGTH                 equ 0001h
IVTLOCK_IVTLOCKED_MASK                   equ 0001h

// Register: IVTAD
#define IVTAD IVTAD
IVTAD                                    equ 045Ah

// Register: IVTADL
#define IVTADL IVTADL
IVTADL                                   equ 045Ah
// bitfield definitions
IVTADL_AD0_POSN                          equ 0000h
IVTADL_AD0_POSITION                      equ 0000h
IVTADL_AD0_SIZE                          equ 0001h
IVTADL_AD0_LENGTH                        equ 0001h
IVTADL_AD0_MASK                          equ 0001h
IVTADL_AD1_POSN                          equ 0001h
IVTADL_AD1_POSITION                      equ 0001h
IVTADL_AD1_SIZE                          equ 0001h
IVTADL_AD1_LENGTH                        equ 0001h
IVTADL_AD1_MASK                          equ 0002h
IVTADL_AD2_POSN                          equ 0002h
IVTADL_AD2_POSITION                      equ 0002h
IVTADL_AD2_SIZE                          equ 0001h
IVTADL_AD2_LENGTH                        equ 0001h
IVTADL_AD2_MASK                          equ 0004h
IVTADL_AD3_POSN                          equ 0003h
IVTADL_AD3_POSITION                      equ 0003h
IVTADL_AD3_SIZE                          equ 0001h
IVTADL_AD3_LENGTH                        equ 0001h
IVTADL_AD3_MASK                          equ 0008h
IVTADL_AD4_POSN                          equ 0004h
IVTADL_AD4_POSITION                      equ 0004h
IVTADL_AD4_SIZE                          equ 0001h
IVTADL_AD4_LENGTH                        equ 0001h
IVTADL_AD4_MASK                          equ 0010h
IVTADL_AD5_POSN                          equ 0005h
IVTADL_AD5_POSITION                      equ 0005h
IVTADL_AD5_SIZE                          equ 0001h
IVTADL_AD5_LENGTH                        equ 0001h
IVTADL_AD5_MASK                          equ 0020h
IVTADL_AD6_POSN                          equ 0006h
IVTADL_AD6_POSITION                      equ 0006h
IVTADL_AD6_SIZE                          equ 0001h
IVTADL_AD6_LENGTH                        equ 0001h
IVTADL_AD6_MASK                          equ 0040h
IVTADL_AD7_POSN                          equ 0007h
IVTADL_AD7_POSITION                      equ 0007h
IVTADL_AD7_SIZE                          equ 0001h
IVTADL_AD7_LENGTH                        equ 0001h
IVTADL_AD7_MASK                          equ 0080h

// Register: IVTADH
#define IVTADH IVTADH
IVTADH                                   equ 045Bh
// bitfield definitions
IVTADH_AD8_POSN                          equ 0000h
IVTADH_AD8_POSITION                      equ 0000h
IVTADH_AD8_SIZE                          equ 0001h
IVTADH_AD8_LENGTH                        equ 0001h
IVTADH_AD8_MASK                          equ 0001h
IVTADH_AD9_POSN                          equ 0001h
IVTADH_AD9_POSITION                      equ 0001h
IVTADH_AD9_SIZE                          equ 0001h
IVTADH_AD9_LENGTH                        equ 0001h
IVTADH_AD9_MASK                          equ 0002h
IVTADH_AD10_POSN                         equ 0002h
IVTADH_AD10_POSITION                     equ 0002h
IVTADH_AD10_SIZE                         equ 0001h
IVTADH_AD10_LENGTH                       equ 0001h
IVTADH_AD10_MASK                         equ 0004h
IVTADH_AD11_POSN                         equ 0003h
IVTADH_AD11_POSITION                     equ 0003h
IVTADH_AD11_SIZE                         equ 0001h
IVTADH_AD11_LENGTH                       equ 0001h
IVTADH_AD11_MASK                         equ 0008h
IVTADH_AD12_POSN                         equ 0004h
IVTADH_AD12_POSITION                     equ 0004h
IVTADH_AD12_SIZE                         equ 0001h
IVTADH_AD12_LENGTH                       equ 0001h
IVTADH_AD12_MASK                         equ 0010h
IVTADH_AD13_POSN                         equ 0005h
IVTADH_AD13_POSITION                     equ 0005h
IVTADH_AD13_SIZE                         equ 0001h
IVTADH_AD13_LENGTH                       equ 0001h
IVTADH_AD13_MASK                         equ 0020h
IVTADH_AD14_POSN                         equ 0006h
IVTADH_AD14_POSITION                     equ 0006h
IVTADH_AD14_SIZE                         equ 0001h
IVTADH_AD14_LENGTH                       equ 0001h
IVTADH_AD14_MASK                         equ 0040h
IVTADH_AD15_POSN                         equ 0007h
IVTADH_AD15_POSITION                     equ 0007h
IVTADH_AD15_SIZE                         equ 0001h
IVTADH_AD15_LENGTH                       equ 0001h
IVTADH_AD15_MASK                         equ 0080h

// Register: IVTADU
#define IVTADU IVTADU
IVTADU                                   equ 045Ch
// bitfield definitions
IVTADU_AD16_POSN                         equ 0000h
IVTADU_AD16_POSITION                     equ 0000h
IVTADU_AD16_SIZE                         equ 0001h
IVTADU_AD16_LENGTH                       equ 0001h
IVTADU_AD16_MASK                         equ 0001h
IVTADU_AD17_POSN                         equ 0001h
IVTADU_AD17_POSITION                     equ 0001h
IVTADU_AD17_SIZE                         equ 0001h
IVTADU_AD17_LENGTH                       equ 0001h
IVTADU_AD17_MASK                         equ 0002h
IVTADU_AD18_POSN                         equ 0002h
IVTADU_AD18_POSITION                     equ 0002h
IVTADU_AD18_SIZE                         equ 0001h
IVTADU_AD18_LENGTH                       equ 0001h
IVTADU_AD18_MASK                         equ 0004h
IVTADU_AD19_POSN                         equ 0003h
IVTADU_AD19_POSITION                     equ 0003h
IVTADU_AD19_SIZE                         equ 0001h
IVTADU_AD19_LENGTH                       equ 0001h
IVTADU_AD19_MASK                         equ 0008h
IVTADU_AD20_POSN                         equ 0004h
IVTADU_AD20_POSITION                     equ 0004h
IVTADU_AD20_SIZE                         equ 0001h
IVTADU_AD20_LENGTH                       equ 0001h
IVTADU_AD20_MASK                         equ 0010h

// Register: IVTBASE
#define IVTBASE IVTBASE
IVTBASE                                  equ 045Dh

// Register: IVTBASEL
#define IVTBASEL IVTBASEL
IVTBASEL                                 equ 045Dh
// bitfield definitions
IVTBASEL_BASE0_POSN                      equ 0000h
IVTBASEL_BASE0_POSITION                  equ 0000h
IVTBASEL_BASE0_SIZE                      equ 0001h
IVTBASEL_BASE0_LENGTH                    equ 0001h
IVTBASEL_BASE0_MASK                      equ 0001h
IVTBASEL_BASE1_POSN                      equ 0001h
IVTBASEL_BASE1_POSITION                  equ 0001h
IVTBASEL_BASE1_SIZE                      equ 0001h
IVTBASEL_BASE1_LENGTH                    equ 0001h
IVTBASEL_BASE1_MASK                      equ 0002h
IVTBASEL_BASE2_POSN                      equ 0002h
IVTBASEL_BASE2_POSITION                  equ 0002h
IVTBASEL_BASE2_SIZE                      equ 0001h
IVTBASEL_BASE2_LENGTH                    equ 0001h
IVTBASEL_BASE2_MASK                      equ 0004h
IVTBASEL_BASE3_POSN                      equ 0003h
IVTBASEL_BASE3_POSITION                  equ 0003h
IVTBASEL_BASE3_SIZE                      equ 0001h
IVTBASEL_BASE3_LENGTH                    equ 0001h
IVTBASEL_BASE3_MASK                      equ 0008h
IVTBASEL_BASE4_POSN                      equ 0004h
IVTBASEL_BASE4_POSITION                  equ 0004h
IVTBASEL_BASE4_SIZE                      equ 0001h
IVTBASEL_BASE4_LENGTH                    equ 0001h
IVTBASEL_BASE4_MASK                      equ 0010h
IVTBASEL_BASE5_POSN                      equ 0005h
IVTBASEL_BASE5_POSITION                  equ 0005h
IVTBASEL_BASE5_SIZE                      equ 0001h
IVTBASEL_BASE5_LENGTH                    equ 0001h
IVTBASEL_BASE5_MASK                      equ 0020h
IVTBASEL_BASE6_POSN                      equ 0006h
IVTBASEL_BASE6_POSITION                  equ 0006h
IVTBASEL_BASE6_SIZE                      equ 0001h
IVTBASEL_BASE6_LENGTH                    equ 0001h
IVTBASEL_BASE6_MASK                      equ 0040h
IVTBASEL_BASE7_POSN                      equ 0007h
IVTBASEL_BASE7_POSITION                  equ 0007h
IVTBASEL_BASE7_SIZE                      equ 0001h
IVTBASEL_BASE7_LENGTH                    equ 0001h
IVTBASEL_BASE7_MASK                      equ 0080h

// Register: IVTBASEH
#define IVTBASEH IVTBASEH
IVTBASEH                                 equ 045Eh
// bitfield definitions
IVTBASEH_BASE8_POSN                      equ 0000h
IVTBASEH_BASE8_POSITION                  equ 0000h
IVTBASEH_BASE8_SIZE                      equ 0001h
IVTBASEH_BASE8_LENGTH                    equ 0001h
IVTBASEH_BASE8_MASK                      equ 0001h
IVTBASEH_BASE9_POSN                      equ 0001h
IVTBASEH_BASE9_POSITION                  equ 0001h
IVTBASEH_BASE9_SIZE                      equ 0001h
IVTBASEH_BASE9_LENGTH                    equ 0001h
IVTBASEH_BASE9_MASK                      equ 0002h
IVTBASEH_BASE10_POSN                     equ 0002h
IVTBASEH_BASE10_POSITION                 equ 0002h
IVTBASEH_BASE10_SIZE                     equ 0001h
IVTBASEH_BASE10_LENGTH                   equ 0001h
IVTBASEH_BASE10_MASK                     equ 0004h
IVTBASEH_BASE11_POSN                     equ 0003h
IVTBASEH_BASE11_POSITION                 equ 0003h
IVTBASEH_BASE11_SIZE                     equ 0001h
IVTBASEH_BASE11_LENGTH                   equ 0001h
IVTBASEH_BASE11_MASK                     equ 0008h
IVTBASEH_BASE12_POSN                     equ 0004h
IVTBASEH_BASE12_POSITION                 equ 0004h
IVTBASEH_BASE12_SIZE                     equ 0001h
IVTBASEH_BASE12_LENGTH                   equ 0001h
IVTBASEH_BASE12_MASK                     equ 0010h
IVTBASEH_BASE13_POSN                     equ 0005h
IVTBASEH_BASE13_POSITION                 equ 0005h
IVTBASEH_BASE13_SIZE                     equ 0001h
IVTBASEH_BASE13_LENGTH                   equ 0001h
IVTBASEH_BASE13_MASK                     equ 0020h
IVTBASEH_BASE14_POSN                     equ 0006h
IVTBASEH_BASE14_POSITION                 equ 0006h
IVTBASEH_BASE14_SIZE                     equ 0001h
IVTBASEH_BASE14_LENGTH                   equ 0001h
IVTBASEH_BASE14_MASK                     equ 0040h
IVTBASEH_BASE15_POSN                     equ 0007h
IVTBASEH_BASE15_POSITION                 equ 0007h
IVTBASEH_BASE15_SIZE                     equ 0001h
IVTBASEH_BASE15_LENGTH                   equ 0001h
IVTBASEH_BASE15_MASK                     equ 0080h

// Register: IVTBASEU
#define IVTBASEU IVTBASEU
IVTBASEU                                 equ 045Fh
// bitfield definitions
IVTBASEU_BASE16_POSN                     equ 0000h
IVTBASEU_BASE16_POSITION                 equ 0000h
IVTBASEU_BASE16_SIZE                     equ 0001h
IVTBASEU_BASE16_LENGTH                   equ 0001h
IVTBASEU_BASE16_MASK                     equ 0001h
IVTBASEU_BASE17_POSN                     equ 0001h
IVTBASEU_BASE17_POSITION                 equ 0001h
IVTBASEU_BASE17_SIZE                     equ 0001h
IVTBASEU_BASE17_LENGTH                   equ 0001h
IVTBASEU_BASE17_MASK                     equ 0002h
IVTBASEU_BASE18_POSN                     equ 0002h
IVTBASEU_BASE18_POSITION                 equ 0002h
IVTBASEU_BASE18_SIZE                     equ 0001h
IVTBASEU_BASE18_LENGTH                   equ 0001h
IVTBASEU_BASE18_MASK                     equ 0004h
IVTBASEU_BASE19_POSN                     equ 0003h
IVTBASEU_BASE19_POSITION                 equ 0003h
IVTBASEU_BASE19_SIZE                     equ 0001h
IVTBASEU_BASE19_LENGTH                   equ 0001h
IVTBASEU_BASE19_MASK                     equ 0008h
IVTBASEU_BASE20_POSN                     equ 0004h
IVTBASEU_BASE20_POSITION                 equ 0004h
IVTBASEU_BASE20_SIZE                     equ 0001h
IVTBASEU_BASE20_LENGTH                   equ 0001h
IVTBASEU_BASE20_MASK                     equ 0010h

// Register: PWM1ERS
#define PWM1ERS PWM1ERS
PWM1ERS                                  equ 0460h
// bitfield definitions
PWM1ERS_ERS_POSN                         equ 0000h
PWM1ERS_ERS_POSITION                     equ 0000h
PWM1ERS_ERS_SIZE                         equ 0008h
PWM1ERS_ERS_LENGTH                       equ 0008h
PWM1ERS_ERS_MASK                         equ 00FFh
PWM1ERS_ERS0_POSN                        equ 0000h
PWM1ERS_ERS0_POSITION                    equ 0000h
PWM1ERS_ERS0_SIZE                        equ 0001h
PWM1ERS_ERS0_LENGTH                      equ 0001h
PWM1ERS_ERS0_MASK                        equ 0001h
PWM1ERS_ERS1_POSN                        equ 0001h
PWM1ERS_ERS1_POSITION                    equ 0001h
PWM1ERS_ERS1_SIZE                        equ 0001h
PWM1ERS_ERS1_LENGTH                      equ 0001h
PWM1ERS_ERS1_MASK                        equ 0002h
PWM1ERS_ERS2_POSN                        equ 0002h
PWM1ERS_ERS2_POSITION                    equ 0002h
PWM1ERS_ERS2_SIZE                        equ 0001h
PWM1ERS_ERS2_LENGTH                      equ 0001h
PWM1ERS_ERS2_MASK                        equ 0004h
PWM1ERS_ERS3_POSN                        equ 0003h
PWM1ERS_ERS3_POSITION                    equ 0003h
PWM1ERS_ERS3_SIZE                        equ 0001h
PWM1ERS_ERS3_LENGTH                      equ 0001h
PWM1ERS_ERS3_MASK                        equ 0008h
PWM1ERS_ERS4_POSN                        equ 0004h
PWM1ERS_ERS4_POSITION                    equ 0004h
PWM1ERS_ERS4_SIZE                        equ 0001h
PWM1ERS_ERS4_LENGTH                      equ 0001h
PWM1ERS_ERS4_MASK                        equ 0010h
PWM1ERS_ERS5_POSN                        equ 0005h
PWM1ERS_ERS5_POSITION                    equ 0005h
PWM1ERS_ERS5_SIZE                        equ 0001h
PWM1ERS_ERS5_LENGTH                      equ 0001h
PWM1ERS_ERS5_MASK                        equ 0020h
PWM1ERS_ERS6_POSN                        equ 0006h
PWM1ERS_ERS6_POSITION                    equ 0006h
PWM1ERS_ERS6_SIZE                        equ 0001h
PWM1ERS_ERS6_LENGTH                      equ 0001h
PWM1ERS_ERS6_MASK                        equ 0040h
PWM1ERS_ERS7_POSN                        equ 0007h
PWM1ERS_ERS7_POSITION                    equ 0007h
PWM1ERS_ERS7_SIZE                        equ 0001h
PWM1ERS_ERS7_LENGTH                      equ 0001h
PWM1ERS_ERS7_MASK                        equ 0080h

// Register: PWM1CLK
#define PWM1CLK PWM1CLK
PWM1CLK                                  equ 0461h
// bitfield definitions
PWM1CLK_CLK_POSN                         equ 0000h
PWM1CLK_CLK_POSITION                     equ 0000h
PWM1CLK_CLK_SIZE                         equ 0008h
PWM1CLK_CLK_LENGTH                       equ 0008h
PWM1CLK_CLK_MASK                         equ 00FFh
PWM1CLK_CLK0_POSN                        equ 0000h
PWM1CLK_CLK0_POSITION                    equ 0000h
PWM1CLK_CLK0_SIZE                        equ 0001h
PWM1CLK_CLK0_LENGTH                      equ 0001h
PWM1CLK_CLK0_MASK                        equ 0001h
PWM1CLK_CLK1_POSN                        equ 0001h
PWM1CLK_CLK1_POSITION                    equ 0001h
PWM1CLK_CLK1_SIZE                        equ 0001h
PWM1CLK_CLK1_LENGTH                      equ 0001h
PWM1CLK_CLK1_MASK                        equ 0002h
PWM1CLK_CLK2_POSN                        equ 0002h
PWM1CLK_CLK2_POSITION                    equ 0002h
PWM1CLK_CLK2_SIZE                        equ 0001h
PWM1CLK_CLK2_LENGTH                      equ 0001h
PWM1CLK_CLK2_MASK                        equ 0004h
PWM1CLK_CLK3_POSN                        equ 0003h
PWM1CLK_CLK3_POSITION                    equ 0003h
PWM1CLK_CLK3_SIZE                        equ 0001h
PWM1CLK_CLK3_LENGTH                      equ 0001h
PWM1CLK_CLK3_MASK                        equ 0008h
PWM1CLK_CLK4_POSN                        equ 0004h
PWM1CLK_CLK4_POSITION                    equ 0004h
PWM1CLK_CLK4_SIZE                        equ 0001h
PWM1CLK_CLK4_LENGTH                      equ 0001h
PWM1CLK_CLK4_MASK                        equ 0010h
PWM1CLK_CLK5_POSN                        equ 0005h
PWM1CLK_CLK5_POSITION                    equ 0005h
PWM1CLK_CLK5_SIZE                        equ 0001h
PWM1CLK_CLK5_LENGTH                      equ 0001h
PWM1CLK_CLK5_MASK                        equ 0020h
PWM1CLK_CLK6_POSN                        equ 0006h
PWM1CLK_CLK6_POSITION                    equ 0006h
PWM1CLK_CLK6_SIZE                        equ 0001h
PWM1CLK_CLK6_LENGTH                      equ 0001h
PWM1CLK_CLK6_MASK                        equ 0040h
PWM1CLK_CLK7_POSN                        equ 0007h
PWM1CLK_CLK7_POSITION                    equ 0007h
PWM1CLK_CLK7_SIZE                        equ 0001h
PWM1CLK_CLK7_LENGTH                      equ 0001h
PWM1CLK_CLK7_MASK                        equ 0080h

// Register: PWM1LDS
#define PWM1LDS PWM1LDS
PWM1LDS                                  equ 0462h
// bitfield definitions
PWM1LDS_LDS_POSN                         equ 0000h
PWM1LDS_LDS_POSITION                     equ 0000h
PWM1LDS_LDS_SIZE                         equ 0008h
PWM1LDS_LDS_LENGTH                       equ 0008h
PWM1LDS_LDS_MASK                         equ 00FFh
PWM1LDS_LDS0_POSN                        equ 0000h
PWM1LDS_LDS0_POSITION                    equ 0000h
PWM1LDS_LDS0_SIZE                        equ 0001h
PWM1LDS_LDS0_LENGTH                      equ 0001h
PWM1LDS_LDS0_MASK                        equ 0001h
PWM1LDS_LDS1_POSN                        equ 0001h
PWM1LDS_LDS1_POSITION                    equ 0001h
PWM1LDS_LDS1_SIZE                        equ 0001h
PWM1LDS_LDS1_LENGTH                      equ 0001h
PWM1LDS_LDS1_MASK                        equ 0002h
PWM1LDS_LDS2_POSN                        equ 0002h
PWM1LDS_LDS2_POSITION                    equ 0002h
PWM1LDS_LDS2_SIZE                        equ 0001h
PWM1LDS_LDS2_LENGTH                      equ 0001h
PWM1LDS_LDS2_MASK                        equ 0004h
PWM1LDS_LDS3_POSN                        equ 0003h
PWM1LDS_LDS3_POSITION                    equ 0003h
PWM1LDS_LDS3_SIZE                        equ 0001h
PWM1LDS_LDS3_LENGTH                      equ 0001h
PWM1LDS_LDS3_MASK                        equ 0008h
PWM1LDS_LDS4_POSN                        equ 0004h
PWM1LDS_LDS4_POSITION                    equ 0004h
PWM1LDS_LDS4_SIZE                        equ 0001h
PWM1LDS_LDS4_LENGTH                      equ 0001h
PWM1LDS_LDS4_MASK                        equ 0010h
PWM1LDS_LDS5_POSN                        equ 0005h
PWM1LDS_LDS5_POSITION                    equ 0005h
PWM1LDS_LDS5_SIZE                        equ 0001h
PWM1LDS_LDS5_LENGTH                      equ 0001h
PWM1LDS_LDS5_MASK                        equ 0020h
PWM1LDS_LDS6_POSN                        equ 0006h
PWM1LDS_LDS6_POSITION                    equ 0006h
PWM1LDS_LDS6_SIZE                        equ 0001h
PWM1LDS_LDS6_LENGTH                      equ 0001h
PWM1LDS_LDS6_MASK                        equ 0040h
PWM1LDS_LDS7_POSN                        equ 0007h
PWM1LDS_LDS7_POSITION                    equ 0007h
PWM1LDS_LDS7_SIZE                        equ 0001h
PWM1LDS_LDS7_LENGTH                      equ 0001h
PWM1LDS_LDS7_MASK                        equ 0080h

// Register: PWM1PR
#define PWM1PR PWM1PR
PWM1PR                                   equ 0463h

// Register: PWM1PRL
#define PWM1PRL PWM1PRL
PWM1PRL                                  equ 0463h
// bitfield definitions
PWM1PRL_PRL_POSN                         equ 0000h
PWM1PRL_PRL_POSITION                     equ 0000h
PWM1PRL_PRL_SIZE                         equ 0008h
PWM1PRL_PRL_LENGTH                       equ 0008h
PWM1PRL_PRL_MASK                         equ 00FFh

// Register: PWM1PRH
#define PWM1PRH PWM1PRH
PWM1PRH                                  equ 0464h
// bitfield definitions
PWM1PRH_PRH_POSN                         equ 0000h
PWM1PRH_PRH_POSITION                     equ 0000h
PWM1PRH_PRH_SIZE                         equ 0008h
PWM1PRH_PRH_LENGTH                       equ 0008h
PWM1PRH_PRH_MASK                         equ 00FFh

// Register: PWM1CPRE
#define PWM1CPRE PWM1CPRE
PWM1CPRE                                 equ 0465h
// bitfield definitions
PWM1CPRE_CPRE_POSN                       equ 0000h
PWM1CPRE_CPRE_POSITION                   equ 0000h
PWM1CPRE_CPRE_SIZE                       equ 0008h
PWM1CPRE_CPRE_LENGTH                     equ 0008h
PWM1CPRE_CPRE_MASK                       equ 00FFh

// Register: PWM1PIPOS
#define PWM1PIPOS PWM1PIPOS
PWM1PIPOS                                equ 0466h
// bitfield definitions
PWM1PIPOS_PIPOS_POSN                     equ 0000h
PWM1PIPOS_PIPOS_POSITION                 equ 0000h
PWM1PIPOS_PIPOS_SIZE                     equ 0008h
PWM1PIPOS_PIPOS_LENGTH                   equ 0008h
PWM1PIPOS_PIPOS_MASK                     equ 00FFh

// Register: PWM1GIR
#define PWM1GIR PWM1GIR
PWM1GIR                                  equ 0467h
// bitfield definitions
PWM1GIR_S1P1IF_POSN                      equ 0000h
PWM1GIR_S1P1IF_POSITION                  equ 0000h
PWM1GIR_S1P1IF_SIZE                      equ 0001h
PWM1GIR_S1P1IF_LENGTH                    equ 0001h
PWM1GIR_S1P1IF_MASK                      equ 0001h
PWM1GIR_S1P2IF_POSN                      equ 0001h
PWM1GIR_S1P2IF_POSITION                  equ 0001h
PWM1GIR_S1P2IF_SIZE                      equ 0001h
PWM1GIR_S1P2IF_LENGTH                    equ 0001h
PWM1GIR_S1P2IF_MASK                      equ 0002h

// Register: PWM1GIE
#define PWM1GIE PWM1GIE
PWM1GIE                                  equ 0468h
// bitfield definitions
PWM1GIE_S1P1IE_POSN                      equ 0000h
PWM1GIE_S1P1IE_POSITION                  equ 0000h
PWM1GIE_S1P1IE_SIZE                      equ 0001h
PWM1GIE_S1P1IE_LENGTH                    equ 0001h
PWM1GIE_S1P1IE_MASK                      equ 0001h
PWM1GIE_S1P2IE_POSN                      equ 0001h
PWM1GIE_S1P2IE_POSITION                  equ 0001h
PWM1GIE_S1P2IE_SIZE                      equ 0001h
PWM1GIE_S1P2IE_LENGTH                    equ 0001h
PWM1GIE_S1P2IE_MASK                      equ 0002h

// Register: PWM1CON
#define PWM1CON PWM1CON
PWM1CON                                  equ 0469h
// bitfield definitions
PWM1CON_ERSNOW_POSN                      equ 0000h
PWM1CON_ERSNOW_POSITION                  equ 0000h
PWM1CON_ERSNOW_SIZE                      equ 0001h
PWM1CON_ERSNOW_LENGTH                    equ 0001h
PWM1CON_ERSNOW_MASK                      equ 0001h
PWM1CON_ERSPOL_POSN                      equ 0001h
PWM1CON_ERSPOL_POSITION                  equ 0001h
PWM1CON_ERSPOL_SIZE                      equ 0001h
PWM1CON_ERSPOL_LENGTH                    equ 0001h
PWM1CON_ERSPOL_MASK                      equ 0002h
PWM1CON_LD_POSN                          equ 0002h
PWM1CON_LD_POSITION                      equ 0002h
PWM1CON_LD_SIZE                          equ 0001h
PWM1CON_LD_LENGTH                        equ 0001h
PWM1CON_LD_MASK                          equ 0004h
PWM1CON_EN_POSN                          equ 0007h
PWM1CON_EN_POSITION                      equ 0007h
PWM1CON_EN_SIZE                          equ 0001h
PWM1CON_EN_LENGTH                        equ 0001h
PWM1CON_EN_MASK                          equ 0080h

// Register: PWM1S1CFG
#define PWM1S1CFG PWM1S1CFG
PWM1S1CFG                                equ 046Ah
// bitfield definitions
PWM1S1CFG_MODE_POSN                      equ 0000h
PWM1S1CFG_MODE_POSITION                  equ 0000h
PWM1S1CFG_MODE_SIZE                      equ 0003h
PWM1S1CFG_MODE_LENGTH                    equ 0003h
PWM1S1CFG_MODE_MASK                      equ 0007h
PWM1S1CFG_PPEN_POSN                      equ 0003h
PWM1S1CFG_PPEN_POSITION                  equ 0003h
PWM1S1CFG_PPEN_SIZE                      equ 0001h
PWM1S1CFG_PPEN_LENGTH                    equ 0001h
PWM1S1CFG_PPEN_MASK                      equ 0008h
PWM1S1CFG_POL1_POSN                      equ 0006h
PWM1S1CFG_POL1_POSITION                  equ 0006h
PWM1S1CFG_POL1_SIZE                      equ 0001h
PWM1S1CFG_POL1_LENGTH                    equ 0001h
PWM1S1CFG_POL1_MASK                      equ 0040h
PWM1S1CFG_POL2_POSN                      equ 0007h
PWM1S1CFG_POL2_POSITION                  equ 0007h
PWM1S1CFG_POL2_SIZE                      equ 0001h
PWM1S1CFG_POL2_LENGTH                    equ 0001h
PWM1S1CFG_POL2_MASK                      equ 0080h
PWM1S1CFG_MODE0_POSN                     equ 0000h
PWM1S1CFG_MODE0_POSITION                 equ 0000h
PWM1S1CFG_MODE0_SIZE                     equ 0001h
PWM1S1CFG_MODE0_LENGTH                   equ 0001h
PWM1S1CFG_MODE0_MASK                     equ 0001h
PWM1S1CFG_MODE1_POSN                     equ 0001h
PWM1S1CFG_MODE1_POSITION                 equ 0001h
PWM1S1CFG_MODE1_SIZE                     equ 0001h
PWM1S1CFG_MODE1_LENGTH                   equ 0001h
PWM1S1CFG_MODE1_MASK                     equ 0002h
PWM1S1CFG_MODE2_POSN                     equ 0002h
PWM1S1CFG_MODE2_POSITION                 equ 0002h
PWM1S1CFG_MODE2_SIZE                     equ 0001h
PWM1S1CFG_MODE2_LENGTH                   equ 0001h
PWM1S1CFG_MODE2_MASK                     equ 0004h

// Register: PWM1S1P1
#define PWM1S1P1 PWM1S1P1
PWM1S1P1                                 equ 046Bh

// Register: PWM1S1P1L
#define PWM1S1P1L PWM1S1P1L
PWM1S1P1L                                equ 046Bh
// bitfield definitions
PWM1S1P1L_S1P1L_POSN                     equ 0000h
PWM1S1P1L_S1P1L_POSITION                 equ 0000h
PWM1S1P1L_S1P1L_SIZE                     equ 0008h
PWM1S1P1L_S1P1L_LENGTH                   equ 0008h
PWM1S1P1L_S1P1L_MASK                     equ 00FFh

// Register: PWM1S1P1H
#define PWM1S1P1H PWM1S1P1H
PWM1S1P1H                                equ 046Ch
// bitfield definitions
PWM1S1P1H_S1P1H_POSN                     equ 0000h
PWM1S1P1H_S1P1H_POSITION                 equ 0000h
PWM1S1P1H_S1P1H_SIZE                     equ 0008h
PWM1S1P1H_S1P1H_LENGTH                   equ 0008h
PWM1S1P1H_S1P1H_MASK                     equ 00FFh

// Register: PWM1S1P2
#define PWM1S1P2 PWM1S1P2
PWM1S1P2                                 equ 046Dh

// Register: PWM1S1P2L
#define PWM1S1P2L PWM1S1P2L
PWM1S1P2L                                equ 046Dh
// bitfield definitions
PWM1S1P2L_S1P2L_POSN                     equ 0000h
PWM1S1P2L_S1P2L_POSITION                 equ 0000h
PWM1S1P2L_S1P2L_SIZE                     equ 0008h
PWM1S1P2L_S1P2L_LENGTH                   equ 0008h
PWM1S1P2L_S1P2L_MASK                     equ 00FFh

// Register: PWM1S1P2H
#define PWM1S1P2H PWM1S1P2H
PWM1S1P2H                                equ 046Eh
// bitfield definitions
PWM1S1P2H_S1P2H_POSN                     equ 0000h
PWM1S1P2H_S1P2H_POSITION                 equ 0000h
PWM1S1P2H_S1P2H_SIZE                     equ 0008h
PWM1S1P2H_S1P2H_LENGTH                   equ 0008h
PWM1S1P2H_S1P2H_MASK                     equ 00FFh

// Register: PWM2ERS
#define PWM2ERS PWM2ERS
PWM2ERS                                  equ 046Fh
// bitfield definitions
PWM2ERS_ERS_POSN                         equ 0000h
PWM2ERS_ERS_POSITION                     equ 0000h
PWM2ERS_ERS_SIZE                         equ 0008h
PWM2ERS_ERS_LENGTH                       equ 0008h
PWM2ERS_ERS_MASK                         equ 00FFh
PWM2ERS_ERS0_POSN                        equ 0000h
PWM2ERS_ERS0_POSITION                    equ 0000h
PWM2ERS_ERS0_SIZE                        equ 0001h
PWM2ERS_ERS0_LENGTH                      equ 0001h
PWM2ERS_ERS0_MASK                        equ 0001h
PWM2ERS_ERS1_POSN                        equ 0001h
PWM2ERS_ERS1_POSITION                    equ 0001h
PWM2ERS_ERS1_SIZE                        equ 0001h
PWM2ERS_ERS1_LENGTH                      equ 0001h
PWM2ERS_ERS1_MASK                        equ 0002h
PWM2ERS_ERS2_POSN                        equ 0002h
PWM2ERS_ERS2_POSITION                    equ 0002h
PWM2ERS_ERS2_SIZE                        equ 0001h
PWM2ERS_ERS2_LENGTH                      equ 0001h
PWM2ERS_ERS2_MASK                        equ 0004h
PWM2ERS_ERS3_POSN                        equ 0003h
PWM2ERS_ERS3_POSITION                    equ 0003h
PWM2ERS_ERS3_SIZE                        equ 0001h
PWM2ERS_ERS3_LENGTH                      equ 0001h
PWM2ERS_ERS3_MASK                        equ 0008h
PWM2ERS_ERS4_POSN                        equ 0004h
PWM2ERS_ERS4_POSITION                    equ 0004h
PWM2ERS_ERS4_SIZE                        equ 0001h
PWM2ERS_ERS4_LENGTH                      equ 0001h
PWM2ERS_ERS4_MASK                        equ 0010h
PWM2ERS_ERS5_POSN                        equ 0005h
PWM2ERS_ERS5_POSITION                    equ 0005h
PWM2ERS_ERS5_SIZE                        equ 0001h
PWM2ERS_ERS5_LENGTH                      equ 0001h
PWM2ERS_ERS5_MASK                        equ 0020h
PWM2ERS_ERS6_POSN                        equ 0006h
PWM2ERS_ERS6_POSITION                    equ 0006h
PWM2ERS_ERS6_SIZE                        equ 0001h
PWM2ERS_ERS6_LENGTH                      equ 0001h
PWM2ERS_ERS6_MASK                        equ 0040h
PWM2ERS_ERS7_POSN                        equ 0007h
PWM2ERS_ERS7_POSITION                    equ 0007h
PWM2ERS_ERS7_SIZE                        equ 0001h
PWM2ERS_ERS7_LENGTH                      equ 0001h
PWM2ERS_ERS7_MASK                        equ 0080h

// Register: PWM2CLK
#define PWM2CLK PWM2CLK
PWM2CLK                                  equ 0470h
// bitfield definitions
PWM2CLK_CLK_POSN                         equ 0000h
PWM2CLK_CLK_POSITION                     equ 0000h
PWM2CLK_CLK_SIZE                         equ 0008h
PWM2CLK_CLK_LENGTH                       equ 0008h
PWM2CLK_CLK_MASK                         equ 00FFh
PWM2CLK_CLK0_POSN                        equ 0000h
PWM2CLK_CLK0_POSITION                    equ 0000h
PWM2CLK_CLK0_SIZE                        equ 0001h
PWM2CLK_CLK0_LENGTH                      equ 0001h
PWM2CLK_CLK0_MASK                        equ 0001h
PWM2CLK_CLK1_POSN                        equ 0001h
PWM2CLK_CLK1_POSITION                    equ 0001h
PWM2CLK_CLK1_SIZE                        equ 0001h
PWM2CLK_CLK1_LENGTH                      equ 0001h
PWM2CLK_CLK1_MASK                        equ 0002h
PWM2CLK_CLK2_POSN                        equ 0002h
PWM2CLK_CLK2_POSITION                    equ 0002h
PWM2CLK_CLK2_SIZE                        equ 0001h
PWM2CLK_CLK2_LENGTH                      equ 0001h
PWM2CLK_CLK2_MASK                        equ 0004h
PWM2CLK_CLK3_POSN                        equ 0003h
PWM2CLK_CLK3_POSITION                    equ 0003h
PWM2CLK_CLK3_SIZE                        equ 0001h
PWM2CLK_CLK3_LENGTH                      equ 0001h
PWM2CLK_CLK3_MASK                        equ 0008h
PWM2CLK_CLK4_POSN                        equ 0004h
PWM2CLK_CLK4_POSITION                    equ 0004h
PWM2CLK_CLK4_SIZE                        equ 0001h
PWM2CLK_CLK4_LENGTH                      equ 0001h
PWM2CLK_CLK4_MASK                        equ 0010h
PWM2CLK_CLK5_POSN                        equ 0005h
PWM2CLK_CLK5_POSITION                    equ 0005h
PWM2CLK_CLK5_SIZE                        equ 0001h
PWM2CLK_CLK5_LENGTH                      equ 0001h
PWM2CLK_CLK5_MASK                        equ 0020h
PWM2CLK_CLK6_POSN                        equ 0006h
PWM2CLK_CLK6_POSITION                    equ 0006h
PWM2CLK_CLK6_SIZE                        equ 0001h
PWM2CLK_CLK6_LENGTH                      equ 0001h
PWM2CLK_CLK6_MASK                        equ 0040h
PWM2CLK_CLK7_POSN                        equ 0007h
PWM2CLK_CLK7_POSITION                    equ 0007h
PWM2CLK_CLK7_SIZE                        equ 0001h
PWM2CLK_CLK7_LENGTH                      equ 0001h
PWM2CLK_CLK7_MASK                        equ 0080h

// Register: PWM2LDS
#define PWM2LDS PWM2LDS
PWM2LDS                                  equ 0471h
// bitfield definitions
PWM2LDS_LDS_POSN                         equ 0000h
PWM2LDS_LDS_POSITION                     equ 0000h
PWM2LDS_LDS_SIZE                         equ 0008h
PWM2LDS_LDS_LENGTH                       equ 0008h
PWM2LDS_LDS_MASK                         equ 00FFh
PWM2LDS_LDS0_POSN                        equ 0000h
PWM2LDS_LDS0_POSITION                    equ 0000h
PWM2LDS_LDS0_SIZE                        equ 0001h
PWM2LDS_LDS0_LENGTH                      equ 0001h
PWM2LDS_LDS0_MASK                        equ 0001h
PWM2LDS_LDS1_POSN                        equ 0001h
PWM2LDS_LDS1_POSITION                    equ 0001h
PWM2LDS_LDS1_SIZE                        equ 0001h
PWM2LDS_LDS1_LENGTH                      equ 0001h
PWM2LDS_LDS1_MASK                        equ 0002h
PWM2LDS_LDS2_POSN                        equ 0002h
PWM2LDS_LDS2_POSITION                    equ 0002h
PWM2LDS_LDS2_SIZE                        equ 0001h
PWM2LDS_LDS2_LENGTH                      equ 0001h
PWM2LDS_LDS2_MASK                        equ 0004h
PWM2LDS_LDS3_POSN                        equ 0003h
PWM2LDS_LDS3_POSITION                    equ 0003h
PWM2LDS_LDS3_SIZE                        equ 0001h
PWM2LDS_LDS3_LENGTH                      equ 0001h
PWM2LDS_LDS3_MASK                        equ 0008h
PWM2LDS_LDS4_POSN                        equ 0004h
PWM2LDS_LDS4_POSITION                    equ 0004h
PWM2LDS_LDS4_SIZE                        equ 0001h
PWM2LDS_LDS4_LENGTH                      equ 0001h
PWM2LDS_LDS4_MASK                        equ 0010h
PWM2LDS_LDS5_POSN                        equ 0005h
PWM2LDS_LDS5_POSITION                    equ 0005h
PWM2LDS_LDS5_SIZE                        equ 0001h
PWM2LDS_LDS5_LENGTH                      equ 0001h
PWM2LDS_LDS5_MASK                        equ 0020h
PWM2LDS_LDS6_POSN                        equ 0006h
PWM2LDS_LDS6_POSITION                    equ 0006h
PWM2LDS_LDS6_SIZE                        equ 0001h
PWM2LDS_LDS6_LENGTH                      equ 0001h
PWM2LDS_LDS6_MASK                        equ 0040h
PWM2LDS_LDS7_POSN                        equ 0007h
PWM2LDS_LDS7_POSITION                    equ 0007h
PWM2LDS_LDS7_SIZE                        equ 0001h
PWM2LDS_LDS7_LENGTH                      equ 0001h
PWM2LDS_LDS7_MASK                        equ 0080h

// Register: PWM2PR
#define PWM2PR PWM2PR
PWM2PR                                   equ 0472h

// Register: PWM2PRL
#define PWM2PRL PWM2PRL
PWM2PRL                                  equ 0472h
// bitfield definitions
PWM2PRL_PRL_POSN                         equ 0000h
PWM2PRL_PRL_POSITION                     equ 0000h
PWM2PRL_PRL_SIZE                         equ 0008h
PWM2PRL_PRL_LENGTH                       equ 0008h
PWM2PRL_PRL_MASK                         equ 00FFh

// Register: PWM2PRH
#define PWM2PRH PWM2PRH
PWM2PRH                                  equ 0473h
// bitfield definitions
PWM2PRH_PRH_POSN                         equ 0000h
PWM2PRH_PRH_POSITION                     equ 0000h
PWM2PRH_PRH_SIZE                         equ 0008h
PWM2PRH_PRH_LENGTH                       equ 0008h
PWM2PRH_PRH_MASK                         equ 00FFh

// Register: PWM2CPRE
#define PWM2CPRE PWM2CPRE
PWM2CPRE                                 equ 0474h
// bitfield definitions
PWM2CPRE_CPRE_POSN                       equ 0000h
PWM2CPRE_CPRE_POSITION                   equ 0000h
PWM2CPRE_CPRE_SIZE                       equ 0008h
PWM2CPRE_CPRE_LENGTH                     equ 0008h
PWM2CPRE_CPRE_MASK                       equ 00FFh

// Register: PWM2PIPOS
#define PWM2PIPOS PWM2PIPOS
PWM2PIPOS                                equ 0475h
// bitfield definitions
PWM2PIPOS_PIPOS_POSN                     equ 0000h
PWM2PIPOS_PIPOS_POSITION                 equ 0000h
PWM2PIPOS_PIPOS_SIZE                     equ 0008h
PWM2PIPOS_PIPOS_LENGTH                   equ 0008h
PWM2PIPOS_PIPOS_MASK                     equ 00FFh

// Register: PWM2GIR
#define PWM2GIR PWM2GIR
PWM2GIR                                  equ 0476h
// bitfield definitions
PWM2GIR_S1P1IF_POSN                      equ 0000h
PWM2GIR_S1P1IF_POSITION                  equ 0000h
PWM2GIR_S1P1IF_SIZE                      equ 0001h
PWM2GIR_S1P1IF_LENGTH                    equ 0001h
PWM2GIR_S1P1IF_MASK                      equ 0001h
PWM2GIR_S1P2IF_POSN                      equ 0001h
PWM2GIR_S1P2IF_POSITION                  equ 0001h
PWM2GIR_S1P2IF_SIZE                      equ 0001h
PWM2GIR_S1P2IF_LENGTH                    equ 0001h
PWM2GIR_S1P2IF_MASK                      equ 0002h

// Register: PWM2GIE
#define PWM2GIE PWM2GIE
PWM2GIE                                  equ 0477h
// bitfield definitions
PWM2GIE_S1P1IE_POSN                      equ 0000h
PWM2GIE_S1P1IE_POSITION                  equ 0000h
PWM2GIE_S1P1IE_SIZE                      equ 0001h
PWM2GIE_S1P1IE_LENGTH                    equ 0001h
PWM2GIE_S1P1IE_MASK                      equ 0001h
PWM2GIE_S1P2IE_POSN                      equ 0001h
PWM2GIE_S1P2IE_POSITION                  equ 0001h
PWM2GIE_S1P2IE_SIZE                      equ 0001h
PWM2GIE_S1P2IE_LENGTH                    equ 0001h
PWM2GIE_S1P2IE_MASK                      equ 0002h

// Register: PWM2CON
#define PWM2CON PWM2CON
PWM2CON                                  equ 0478h
// bitfield definitions
PWM2CON_ERSNOW_POSN                      equ 0000h
PWM2CON_ERSNOW_POSITION                  equ 0000h
PWM2CON_ERSNOW_SIZE                      equ 0001h
PWM2CON_ERSNOW_LENGTH                    equ 0001h
PWM2CON_ERSNOW_MASK                      equ 0001h
PWM2CON_ERSPOL_POSN                      equ 0001h
PWM2CON_ERSPOL_POSITION                  equ 0001h
PWM2CON_ERSPOL_SIZE                      equ 0001h
PWM2CON_ERSPOL_LENGTH                    equ 0001h
PWM2CON_ERSPOL_MASK                      equ 0002h
PWM2CON_LD_POSN                          equ 0002h
PWM2CON_LD_POSITION                      equ 0002h
PWM2CON_LD_SIZE                          equ 0001h
PWM2CON_LD_LENGTH                        equ 0001h
PWM2CON_LD_MASK                          equ 0004h
PWM2CON_EN_POSN                          equ 0007h
PWM2CON_EN_POSITION                      equ 0007h
PWM2CON_EN_SIZE                          equ 0001h
PWM2CON_EN_LENGTH                        equ 0001h
PWM2CON_EN_MASK                          equ 0080h

// Register: PWM2S1CFG
#define PWM2S1CFG PWM2S1CFG
PWM2S1CFG                                equ 0479h
// bitfield definitions
PWM2S1CFG_MODE_POSN                      equ 0000h
PWM2S1CFG_MODE_POSITION                  equ 0000h
PWM2S1CFG_MODE_SIZE                      equ 0003h
PWM2S1CFG_MODE_LENGTH                    equ 0003h
PWM2S1CFG_MODE_MASK                      equ 0007h
PWM2S1CFG_PPEN_POSN                      equ 0003h
PWM2S1CFG_PPEN_POSITION                  equ 0003h
PWM2S1CFG_PPEN_SIZE                      equ 0001h
PWM2S1CFG_PPEN_LENGTH                    equ 0001h
PWM2S1CFG_PPEN_MASK                      equ 0008h
PWM2S1CFG_POL1_POSN                      equ 0006h
PWM2S1CFG_POL1_POSITION                  equ 0006h
PWM2S1CFG_POL1_SIZE                      equ 0001h
PWM2S1CFG_POL1_LENGTH                    equ 0001h
PWM2S1CFG_POL1_MASK                      equ 0040h
PWM2S1CFG_POL2_POSN                      equ 0007h
PWM2S1CFG_POL2_POSITION                  equ 0007h
PWM2S1CFG_POL2_SIZE                      equ 0001h
PWM2S1CFG_POL2_LENGTH                    equ 0001h
PWM2S1CFG_POL2_MASK                      equ 0080h
PWM2S1CFG_MODE0_POSN                     equ 0000h
PWM2S1CFG_MODE0_POSITION                 equ 0000h
PWM2S1CFG_MODE0_SIZE                     equ 0001h
PWM2S1CFG_MODE0_LENGTH                   equ 0001h
PWM2S1CFG_MODE0_MASK                     equ 0001h
PWM2S1CFG_MODE1_POSN                     equ 0001h
PWM2S1CFG_MODE1_POSITION                 equ 0001h
PWM2S1CFG_MODE1_SIZE                     equ 0001h
PWM2S1CFG_MODE1_LENGTH                   equ 0001h
PWM2S1CFG_MODE1_MASK                     equ 0002h
PWM2S1CFG_MODE2_POSN                     equ 0002h
PWM2S1CFG_MODE2_POSITION                 equ 0002h
PWM2S1CFG_MODE2_SIZE                     equ 0001h
PWM2S1CFG_MODE2_LENGTH                   equ 0001h
PWM2S1CFG_MODE2_MASK                     equ 0004h

// Register: PWM2S1P1
#define PWM2S1P1 PWM2S1P1
PWM2S1P1                                 equ 047Ah

// Register: PWM2S1P1L
#define PWM2S1P1L PWM2S1P1L
PWM2S1P1L                                equ 047Ah
// bitfield definitions
PWM2S1P1L_S1P1L_POSN                     equ 0000h
PWM2S1P1L_S1P1L_POSITION                 equ 0000h
PWM2S1P1L_S1P1L_SIZE                     equ 0008h
PWM2S1P1L_S1P1L_LENGTH                   equ 0008h
PWM2S1P1L_S1P1L_MASK                     equ 00FFh

// Register: PWM2S1P1H
#define PWM2S1P1H PWM2S1P1H
PWM2S1P1H                                equ 047Bh
// bitfield definitions
PWM2S1P1H_S1P1H_POSN                     equ 0000h
PWM2S1P1H_S1P1H_POSITION                 equ 0000h
PWM2S1P1H_S1P1H_SIZE                     equ 0008h
PWM2S1P1H_S1P1H_LENGTH                   equ 0008h
PWM2S1P1H_S1P1H_MASK                     equ 00FFh

// Register: PWM2S1P2
#define PWM2S1P2 PWM2S1P2
PWM2S1P2                                 equ 047Ch

// Register: PWM2S1P2L
#define PWM2S1P2L PWM2S1P2L
PWM2S1P2L                                equ 047Ch
// bitfield definitions
PWM2S1P2L_S1P2L_POSN                     equ 0000h
PWM2S1P2L_S1P2L_POSITION                 equ 0000h
PWM2S1P2L_S1P2L_SIZE                     equ 0008h
PWM2S1P2L_S1P2L_LENGTH                   equ 0008h
PWM2S1P2L_S1P2L_MASK                     equ 00FFh

// Register: PWM2S1P2H
#define PWM2S1P2H PWM2S1P2H
PWM2S1P2H                                equ 047Dh
// bitfield definitions
PWM2S1P2H_S1P2H_POSN                     equ 0000h
PWM2S1P2H_S1P2H_POSITION                 equ 0000h
PWM2S1P2H_S1P2H_SIZE                     equ 0008h
PWM2S1P2H_S1P2H_LENGTH                   equ 0008h
PWM2S1P2H_S1P2H_MASK                     equ 00FFh

// Register: PWM3ERS
#define PWM3ERS PWM3ERS
PWM3ERS                                  equ 047Eh
// bitfield definitions
PWM3ERS_ERS_POSN                         equ 0000h
PWM3ERS_ERS_POSITION                     equ 0000h
PWM3ERS_ERS_SIZE                         equ 0008h
PWM3ERS_ERS_LENGTH                       equ 0008h
PWM3ERS_ERS_MASK                         equ 00FFh
PWM3ERS_ERS0_POSN                        equ 0000h
PWM3ERS_ERS0_POSITION                    equ 0000h
PWM3ERS_ERS0_SIZE                        equ 0001h
PWM3ERS_ERS0_LENGTH                      equ 0001h
PWM3ERS_ERS0_MASK                        equ 0001h
PWM3ERS_ERS1_POSN                        equ 0001h
PWM3ERS_ERS1_POSITION                    equ 0001h
PWM3ERS_ERS1_SIZE                        equ 0001h
PWM3ERS_ERS1_LENGTH                      equ 0001h
PWM3ERS_ERS1_MASK                        equ 0002h
PWM3ERS_ERS2_POSN                        equ 0002h
PWM3ERS_ERS2_POSITION                    equ 0002h
PWM3ERS_ERS2_SIZE                        equ 0001h
PWM3ERS_ERS2_LENGTH                      equ 0001h
PWM3ERS_ERS2_MASK                        equ 0004h
PWM3ERS_ERS3_POSN                        equ 0003h
PWM3ERS_ERS3_POSITION                    equ 0003h
PWM3ERS_ERS3_SIZE                        equ 0001h
PWM3ERS_ERS3_LENGTH                      equ 0001h
PWM3ERS_ERS3_MASK                        equ 0008h
PWM3ERS_ERS4_POSN                        equ 0004h
PWM3ERS_ERS4_POSITION                    equ 0004h
PWM3ERS_ERS4_SIZE                        equ 0001h
PWM3ERS_ERS4_LENGTH                      equ 0001h
PWM3ERS_ERS4_MASK                        equ 0010h
PWM3ERS_ERS5_POSN                        equ 0005h
PWM3ERS_ERS5_POSITION                    equ 0005h
PWM3ERS_ERS5_SIZE                        equ 0001h
PWM3ERS_ERS5_LENGTH                      equ 0001h
PWM3ERS_ERS5_MASK                        equ 0020h
PWM3ERS_ERS6_POSN                        equ 0006h
PWM3ERS_ERS6_POSITION                    equ 0006h
PWM3ERS_ERS6_SIZE                        equ 0001h
PWM3ERS_ERS6_LENGTH                      equ 0001h
PWM3ERS_ERS6_MASK                        equ 0040h
PWM3ERS_ERS7_POSN                        equ 0007h
PWM3ERS_ERS7_POSITION                    equ 0007h
PWM3ERS_ERS7_SIZE                        equ 0001h
PWM3ERS_ERS7_LENGTH                      equ 0001h
PWM3ERS_ERS7_MASK                        equ 0080h

// Register: PWM3CLK
#define PWM3CLK PWM3CLK
PWM3CLK                                  equ 047Fh
// bitfield definitions
PWM3CLK_CLK_POSN                         equ 0000h
PWM3CLK_CLK_POSITION                     equ 0000h
PWM3CLK_CLK_SIZE                         equ 0008h
PWM3CLK_CLK_LENGTH                       equ 0008h
PWM3CLK_CLK_MASK                         equ 00FFh
PWM3CLK_CLK0_POSN                        equ 0000h
PWM3CLK_CLK0_POSITION                    equ 0000h
PWM3CLK_CLK0_SIZE                        equ 0001h
PWM3CLK_CLK0_LENGTH                      equ 0001h
PWM3CLK_CLK0_MASK                        equ 0001h
PWM3CLK_CLK1_POSN                        equ 0001h
PWM3CLK_CLK1_POSITION                    equ 0001h
PWM3CLK_CLK1_SIZE                        equ 0001h
PWM3CLK_CLK1_LENGTH                      equ 0001h
PWM3CLK_CLK1_MASK                        equ 0002h
PWM3CLK_CLK2_POSN                        equ 0002h
PWM3CLK_CLK2_POSITION                    equ 0002h
PWM3CLK_CLK2_SIZE                        equ 0001h
PWM3CLK_CLK2_LENGTH                      equ 0001h
PWM3CLK_CLK2_MASK                        equ 0004h
PWM3CLK_CLK3_POSN                        equ 0003h
PWM3CLK_CLK3_POSITION                    equ 0003h
PWM3CLK_CLK3_SIZE                        equ 0001h
PWM3CLK_CLK3_LENGTH                      equ 0001h
PWM3CLK_CLK3_MASK                        equ 0008h
PWM3CLK_CLK4_POSN                        equ 0004h
PWM3CLK_CLK4_POSITION                    equ 0004h
PWM3CLK_CLK4_SIZE                        equ 0001h
PWM3CLK_CLK4_LENGTH                      equ 0001h
PWM3CLK_CLK4_MASK                        equ 0010h
PWM3CLK_CLK5_POSN                        equ 0005h
PWM3CLK_CLK5_POSITION                    equ 0005h
PWM3CLK_CLK5_SIZE                        equ 0001h
PWM3CLK_CLK5_LENGTH                      equ 0001h
PWM3CLK_CLK5_MASK                        equ 0020h
PWM3CLK_CLK6_POSN                        equ 0006h
PWM3CLK_CLK6_POSITION                    equ 0006h
PWM3CLK_CLK6_SIZE                        equ 0001h
PWM3CLK_CLK6_LENGTH                      equ 0001h
PWM3CLK_CLK6_MASK                        equ 0040h
PWM3CLK_CLK7_POSN                        equ 0007h
PWM3CLK_CLK7_POSITION                    equ 0007h
PWM3CLK_CLK7_SIZE                        equ 0001h
PWM3CLK_CLK7_LENGTH                      equ 0001h
PWM3CLK_CLK7_MASK                        equ 0080h

// Register: PWM3LDS
#define PWM3LDS PWM3LDS
PWM3LDS                                  equ 0480h
// bitfield definitions
PWM3LDS_LDS_POSN                         equ 0000h
PWM3LDS_LDS_POSITION                     equ 0000h
PWM3LDS_LDS_SIZE                         equ 0008h
PWM3LDS_LDS_LENGTH                       equ 0008h
PWM3LDS_LDS_MASK                         equ 00FFh
PWM3LDS_LDS0_POSN                        equ 0000h
PWM3LDS_LDS0_POSITION                    equ 0000h
PWM3LDS_LDS0_SIZE                        equ 0001h
PWM3LDS_LDS0_LENGTH                      equ 0001h
PWM3LDS_LDS0_MASK                        equ 0001h
PWM3LDS_LDS1_POSN                        equ 0001h
PWM3LDS_LDS1_POSITION                    equ 0001h
PWM3LDS_LDS1_SIZE                        equ 0001h
PWM3LDS_LDS1_LENGTH                      equ 0001h
PWM3LDS_LDS1_MASK                        equ 0002h
PWM3LDS_LDS2_POSN                        equ 0002h
PWM3LDS_LDS2_POSITION                    equ 0002h
PWM3LDS_LDS2_SIZE                        equ 0001h
PWM3LDS_LDS2_LENGTH                      equ 0001h
PWM3LDS_LDS2_MASK                        equ 0004h
PWM3LDS_LDS3_POSN                        equ 0003h
PWM3LDS_LDS3_POSITION                    equ 0003h
PWM3LDS_LDS3_SIZE                        equ 0001h
PWM3LDS_LDS3_LENGTH                      equ 0001h
PWM3LDS_LDS3_MASK                        equ 0008h
PWM3LDS_LDS4_POSN                        equ 0004h
PWM3LDS_LDS4_POSITION                    equ 0004h
PWM3LDS_LDS4_SIZE                        equ 0001h
PWM3LDS_LDS4_LENGTH                      equ 0001h
PWM3LDS_LDS4_MASK                        equ 0010h
PWM3LDS_LDS5_POSN                        equ 0005h
PWM3LDS_LDS5_POSITION                    equ 0005h
PWM3LDS_LDS5_SIZE                        equ 0001h
PWM3LDS_LDS5_LENGTH                      equ 0001h
PWM3LDS_LDS5_MASK                        equ 0020h
PWM3LDS_LDS6_POSN                        equ 0006h
PWM3LDS_LDS6_POSITION                    equ 0006h
PWM3LDS_LDS6_SIZE                        equ 0001h
PWM3LDS_LDS6_LENGTH                      equ 0001h
PWM3LDS_LDS6_MASK                        equ 0040h
PWM3LDS_LDS7_POSN                        equ 0007h
PWM3LDS_LDS7_POSITION                    equ 0007h
PWM3LDS_LDS7_SIZE                        equ 0001h
PWM3LDS_LDS7_LENGTH                      equ 0001h
PWM3LDS_LDS7_MASK                        equ 0080h

// Register: PWM3PR
#define PWM3PR PWM3PR
PWM3PR                                   equ 0481h

// Register: PWM3PRL
#define PWM3PRL PWM3PRL
PWM3PRL                                  equ 0481h
// bitfield definitions
PWM3PRL_PRL_POSN                         equ 0000h
PWM3PRL_PRL_POSITION                     equ 0000h
PWM3PRL_PRL_SIZE                         equ 0008h
PWM3PRL_PRL_LENGTH                       equ 0008h
PWM3PRL_PRL_MASK                         equ 00FFh

// Register: PWM3PRH
#define PWM3PRH PWM3PRH
PWM3PRH                                  equ 0482h
// bitfield definitions
PWM3PRH_PRH_POSN                         equ 0000h
PWM3PRH_PRH_POSITION                     equ 0000h
PWM3PRH_PRH_SIZE                         equ 0008h
PWM3PRH_PRH_LENGTH                       equ 0008h
PWM3PRH_PRH_MASK                         equ 00FFh

// Register: PWM3CPRE
#define PWM3CPRE PWM3CPRE
PWM3CPRE                                 equ 0483h
// bitfield definitions
PWM3CPRE_CPRE_POSN                       equ 0000h
PWM3CPRE_CPRE_POSITION                   equ 0000h
PWM3CPRE_CPRE_SIZE                       equ 0008h
PWM3CPRE_CPRE_LENGTH                     equ 0008h
PWM3CPRE_CPRE_MASK                       equ 00FFh

// Register: PWM3PIPOS
#define PWM3PIPOS PWM3PIPOS
PWM3PIPOS                                equ 0484h
// bitfield definitions
PWM3PIPOS_PIPOS_POSN                     equ 0000h
PWM3PIPOS_PIPOS_POSITION                 equ 0000h
PWM3PIPOS_PIPOS_SIZE                     equ 0008h
PWM3PIPOS_PIPOS_LENGTH                   equ 0008h
PWM3PIPOS_PIPOS_MASK                     equ 00FFh

// Register: PWM3GIR
#define PWM3GIR PWM3GIR
PWM3GIR                                  equ 0485h
// bitfield definitions
PWM3GIR_S1P1IF_POSN                      equ 0000h
PWM3GIR_S1P1IF_POSITION                  equ 0000h
PWM3GIR_S1P1IF_SIZE                      equ 0001h
PWM3GIR_S1P1IF_LENGTH                    equ 0001h
PWM3GIR_S1P1IF_MASK                      equ 0001h
PWM3GIR_S1P2IF_POSN                      equ 0001h
PWM3GIR_S1P2IF_POSITION                  equ 0001h
PWM3GIR_S1P2IF_SIZE                      equ 0001h
PWM3GIR_S1P2IF_LENGTH                    equ 0001h
PWM3GIR_S1P2IF_MASK                      equ 0002h

// Register: PWM3GIE
#define PWM3GIE PWM3GIE
PWM3GIE                                  equ 0486h
// bitfield definitions
PWM3GIE_S1P1IE_POSN                      equ 0000h
PWM3GIE_S1P1IE_POSITION                  equ 0000h
PWM3GIE_S1P1IE_SIZE                      equ 0001h
PWM3GIE_S1P1IE_LENGTH                    equ 0001h
PWM3GIE_S1P1IE_MASK                      equ 0001h
PWM3GIE_S1P2IE_POSN                      equ 0001h
PWM3GIE_S1P2IE_POSITION                  equ 0001h
PWM3GIE_S1P2IE_SIZE                      equ 0001h
PWM3GIE_S1P2IE_LENGTH                    equ 0001h
PWM3GIE_S1P2IE_MASK                      equ 0002h

// Register: PWM3CON
#define PWM3CON PWM3CON
PWM3CON                                  equ 0487h
// bitfield definitions
PWM3CON_ERSNOW_POSN                      equ 0000h
PWM3CON_ERSNOW_POSITION                  equ 0000h
PWM3CON_ERSNOW_SIZE                      equ 0001h
PWM3CON_ERSNOW_LENGTH                    equ 0001h
PWM3CON_ERSNOW_MASK                      equ 0001h
PWM3CON_ERSPOL_POSN                      equ 0001h
PWM3CON_ERSPOL_POSITION                  equ 0001h
PWM3CON_ERSPOL_SIZE                      equ 0001h
PWM3CON_ERSPOL_LENGTH                    equ 0001h
PWM3CON_ERSPOL_MASK                      equ 0002h
PWM3CON_LD_POSN                          equ 0002h
PWM3CON_LD_POSITION                      equ 0002h
PWM3CON_LD_SIZE                          equ 0001h
PWM3CON_LD_LENGTH                        equ 0001h
PWM3CON_LD_MASK                          equ 0004h
PWM3CON_EN_POSN                          equ 0007h
PWM3CON_EN_POSITION                      equ 0007h
PWM3CON_EN_SIZE                          equ 0001h
PWM3CON_EN_LENGTH                        equ 0001h
PWM3CON_EN_MASK                          equ 0080h

// Register: PWM3S1CFG
#define PWM3S1CFG PWM3S1CFG
PWM3S1CFG                                equ 0488h
// bitfield definitions
PWM3S1CFG_MODE_POSN                      equ 0000h
PWM3S1CFG_MODE_POSITION                  equ 0000h
PWM3S1CFG_MODE_SIZE                      equ 0003h
PWM3S1CFG_MODE_LENGTH                    equ 0003h
PWM3S1CFG_MODE_MASK                      equ 0007h
PWM3S1CFG_PPEN_POSN                      equ 0003h
PWM3S1CFG_PPEN_POSITION                  equ 0003h
PWM3S1CFG_PPEN_SIZE                      equ 0001h
PWM3S1CFG_PPEN_LENGTH                    equ 0001h
PWM3S1CFG_PPEN_MASK                      equ 0008h
PWM3S1CFG_POL1_POSN                      equ 0006h
PWM3S1CFG_POL1_POSITION                  equ 0006h
PWM3S1CFG_POL1_SIZE                      equ 0001h
PWM3S1CFG_POL1_LENGTH                    equ 0001h
PWM3S1CFG_POL1_MASK                      equ 0040h
PWM3S1CFG_POL2_POSN                      equ 0007h
PWM3S1CFG_POL2_POSITION                  equ 0007h
PWM3S1CFG_POL2_SIZE                      equ 0001h
PWM3S1CFG_POL2_LENGTH                    equ 0001h
PWM3S1CFG_POL2_MASK                      equ 0080h
PWM3S1CFG_MODE0_POSN                     equ 0000h
PWM3S1CFG_MODE0_POSITION                 equ 0000h
PWM3S1CFG_MODE0_SIZE                     equ 0001h
PWM3S1CFG_MODE0_LENGTH                   equ 0001h
PWM3S1CFG_MODE0_MASK                     equ 0001h
PWM3S1CFG_MODE1_POSN                     equ 0001h
PWM3S1CFG_MODE1_POSITION                 equ 0001h
PWM3S1CFG_MODE1_SIZE                     equ 0001h
PWM3S1CFG_MODE1_LENGTH                   equ 0001h
PWM3S1CFG_MODE1_MASK                     equ 0002h
PWM3S1CFG_MODE2_POSN                     equ 0002h
PWM3S1CFG_MODE2_POSITION                 equ 0002h
PWM3S1CFG_MODE2_SIZE                     equ 0001h
PWM3S1CFG_MODE2_LENGTH                   equ 0001h
PWM3S1CFG_MODE2_MASK                     equ 0004h

// Register: PWM3S1P1
#define PWM3S1P1 PWM3S1P1
PWM3S1P1                                 equ 0489h

// Register: PWM3S1P1L
#define PWM3S1P1L PWM3S1P1L
PWM3S1P1L                                equ 0489h
// bitfield definitions
PWM3S1P1L_S1P1L_POSN                     equ 0000h
PWM3S1P1L_S1P1L_POSITION                 equ 0000h
PWM3S1P1L_S1P1L_SIZE                     equ 0008h
PWM3S1P1L_S1P1L_LENGTH                   equ 0008h
PWM3S1P1L_S1P1L_MASK                     equ 00FFh

// Register: PWM3S1P1H
#define PWM3S1P1H PWM3S1P1H
PWM3S1P1H                                equ 048Ah
// bitfield definitions
PWM3S1P1H_S1P1H_POSN                     equ 0000h
PWM3S1P1H_S1P1H_POSITION                 equ 0000h
PWM3S1P1H_S1P1H_SIZE                     equ 0008h
PWM3S1P1H_S1P1H_LENGTH                   equ 0008h
PWM3S1P1H_S1P1H_MASK                     equ 00FFh

// Register: PWM3S1P2
#define PWM3S1P2 PWM3S1P2
PWM3S1P2                                 equ 048Bh

// Register: PWM3S1P2L
#define PWM3S1P2L PWM3S1P2L
PWM3S1P2L                                equ 048Bh
// bitfield definitions
PWM3S1P2L_S1P2L_POSN                     equ 0000h
PWM3S1P2L_S1P2L_POSITION                 equ 0000h
PWM3S1P2L_S1P2L_SIZE                     equ 0008h
PWM3S1P2L_S1P2L_LENGTH                   equ 0008h
PWM3S1P2L_S1P2L_MASK                     equ 00FFh

// Register: PWM3S1P2H
#define PWM3S1P2H PWM3S1P2H
PWM3S1P2H                                equ 048Ch
// bitfield definitions
PWM3S1P2H_S1P2H_POSN                     equ 0000h
PWM3S1P2H_S1P2H_POSITION                 equ 0000h
PWM3S1P2H_S1P2H_SIZE                     equ 0008h
PWM3S1P2H_S1P2H_LENGTH                   equ 0008h
PWM3S1P2H_S1P2H_MASK                     equ 00FFh

// Register: PWMLOAD
#define PWMLOAD PWMLOAD
PWMLOAD                                  equ 049Ch
// bitfield definitions
PWMLOAD_MPWM1LD_POSN                     equ 0000h
PWMLOAD_MPWM1LD_POSITION                 equ 0000h
PWMLOAD_MPWM1LD_SIZE                     equ 0001h
PWMLOAD_MPWM1LD_LENGTH                   equ 0001h
PWMLOAD_MPWM1LD_MASK                     equ 0001h
PWMLOAD_MPWM2LD_POSN                     equ 0001h
PWMLOAD_MPWM2LD_POSITION                 equ 0001h
PWMLOAD_MPWM2LD_SIZE                     equ 0001h
PWMLOAD_MPWM2LD_LENGTH                   equ 0001h
PWMLOAD_MPWM2LD_MASK                     equ 0002h
PWMLOAD_MPWM3LD_POSN                     equ 0002h
PWMLOAD_MPWM3LD_POSITION                 equ 0002h
PWMLOAD_MPWM3LD_SIZE                     equ 0001h
PWMLOAD_MPWM3LD_LENGTH                   equ 0001h
PWMLOAD_MPWM3LD_MASK                     equ 0004h

// Register: PWMEN
#define PWMEN PWMEN
PWMEN                                    equ 049Dh
// bitfield definitions
PWMEN_MPWM1EN_POSN                       equ 0000h
PWMEN_MPWM1EN_POSITION                   equ 0000h
PWMEN_MPWM1EN_SIZE                       equ 0001h
PWMEN_MPWM1EN_LENGTH                     equ 0001h
PWMEN_MPWM1EN_MASK                       equ 0001h
PWMEN_MPWM2EN_POSN                       equ 0001h
PWMEN_MPWM2EN_POSITION                   equ 0001h
PWMEN_MPWM2EN_SIZE                       equ 0001h
PWMEN_MPWM2EN_LENGTH                     equ 0001h
PWMEN_MPWM2EN_MASK                       equ 0002h
PWMEN_MPWM3EN_POSN                       equ 0002h
PWMEN_MPWM3EN_POSITION                   equ 0002h
PWMEN_MPWM3EN_SIZE                       equ 0001h
PWMEN_MPWM3EN_LENGTH                     equ 0001h
PWMEN_MPWM3EN_MASK                       equ 0004h

// Register: PIE0
#define PIE0 PIE0
PIE0                                     equ 049Eh
// bitfield definitions
PIE0_SWIE_POSN                           equ 0000h
PIE0_SWIE_POSITION                       equ 0000h
PIE0_SWIE_SIZE                           equ 0001h
PIE0_SWIE_LENGTH                         equ 0001h
PIE0_SWIE_MASK                           equ 0001h
PIE0_HLVDIE_POSN                         equ 0001h
PIE0_HLVDIE_POSITION                     equ 0001h
PIE0_HLVDIE_SIZE                         equ 0001h
PIE0_HLVDIE_LENGTH                       equ 0001h
PIE0_HLVDIE_MASK                         equ 0002h
PIE0_OSFIE_POSN                          equ 0002h
PIE0_OSFIE_POSITION                      equ 0002h
PIE0_OSFIE_SIZE                          equ 0001h
PIE0_OSFIE_LENGTH                        equ 0001h
PIE0_OSFIE_MASK                          equ 0004h
PIE0_CSWIE_POSN                          equ 0003h
PIE0_CSWIE_POSITION                      equ 0003h
PIE0_CSWIE_SIZE                          equ 0001h
PIE0_CSWIE_LENGTH                        equ 0001h
PIE0_CSWIE_MASK                          equ 0008h
PIE0_CLC1IE_POSN                         equ 0005h
PIE0_CLC1IE_POSITION                     equ 0005h
PIE0_CLC1IE_SIZE                         equ 0001h
PIE0_CLC1IE_LENGTH                       equ 0001h
PIE0_CLC1IE_MASK                         equ 0020h
PIE0_IOCIE_POSN                          equ 0007h
PIE0_IOCIE_POSITION                      equ 0007h
PIE0_IOCIE_SIZE                          equ 0001h
PIE0_IOCIE_LENGTH                        equ 0001h
PIE0_IOCIE_MASK                          equ 0080h

// Register: PIE1
#define PIE1 PIE1
PIE1                                     equ 049Fh
// bitfield definitions
PIE1_INT0IE_POSN                         equ 0000h
PIE1_INT0IE_POSITION                     equ 0000h
PIE1_INT0IE_SIZE                         equ 0001h
PIE1_INT0IE_LENGTH                       equ 0001h
PIE1_INT0IE_MASK                         equ 0001h
PIE1_ZCDIE_POSN                          equ 0001h
PIE1_ZCDIE_POSITION                      equ 0001h
PIE1_ZCDIE_SIZE                          equ 0001h
PIE1_ZCDIE_LENGTH                        equ 0001h
PIE1_ZCDIE_MASK                          equ 0002h
PIE1_ADIE_POSN                           equ 0002h
PIE1_ADIE_POSITION                       equ 0002h
PIE1_ADIE_SIZE                           equ 0001h
PIE1_ADIE_LENGTH                         equ 0001h
PIE1_ADIE_MASK                           equ 0004h
PIE1_ACTIE_POSN                          equ 0003h
PIE1_ACTIE_POSITION                      equ 0003h
PIE1_ACTIE_SIZE                          equ 0001h
PIE1_ACTIE_LENGTH                        equ 0001h
PIE1_ACTIE_MASK                          equ 0008h
PIE1_C1IE_POSN                           equ 0004h
PIE1_C1IE_POSITION                       equ 0004h
PIE1_C1IE_SIZE                           equ 0001h
PIE1_C1IE_LENGTH                         equ 0001h
PIE1_C1IE_MASK                           equ 0010h
PIE1_SMT1IE_POSN                         equ 0005h
PIE1_SMT1IE_POSITION                     equ 0005h
PIE1_SMT1IE_SIZE                         equ 0001h
PIE1_SMT1IE_LENGTH                       equ 0001h
PIE1_SMT1IE_MASK                         equ 0020h
PIE1_SMT1PRAIE_POSN                      equ 0006h
PIE1_SMT1PRAIE_POSITION                  equ 0006h
PIE1_SMT1PRAIE_SIZE                      equ 0001h
PIE1_SMT1PRAIE_LENGTH                    equ 0001h
PIE1_SMT1PRAIE_MASK                      equ 0040h
PIE1_SMT1PWAIE_POSN                      equ 0007h
PIE1_SMT1PWAIE_POSITION                  equ 0007h
PIE1_SMT1PWAIE_SIZE                      equ 0001h
PIE1_SMT1PWAIE_LENGTH                    equ 0001h
PIE1_SMT1PWAIE_MASK                      equ 0080h

// Register: PIE2
#define PIE2 PIE2
PIE2                                     equ 04A0h
// bitfield definitions
PIE2_ADTIE_POSN                          equ 0000h
PIE2_ADTIE_POSITION                      equ 0000h
PIE2_ADTIE_SIZE                          equ 0001h
PIE2_ADTIE_LENGTH                        equ 0001h
PIE2_ADTIE_MASK                          equ 0001h
PIE2_DMA1SCNTIE_POSN                     equ 0004h
PIE2_DMA1SCNTIE_POSITION                 equ 0004h
PIE2_DMA1SCNTIE_SIZE                     equ 0001h
PIE2_DMA1SCNTIE_LENGTH                   equ 0001h
PIE2_DMA1SCNTIE_MASK                     equ 0010h
PIE2_DMA1DCNTIE_POSN                     equ 0005h
PIE2_DMA1DCNTIE_POSITION                 equ 0005h
PIE2_DMA1DCNTIE_SIZE                     equ 0001h
PIE2_DMA1DCNTIE_LENGTH                   equ 0001h
PIE2_DMA1DCNTIE_MASK                     equ 0020h
PIE2_DMA1ORIE_POSN                       equ 0006h
PIE2_DMA1ORIE_POSITION                   equ 0006h
PIE2_DMA1ORIE_SIZE                       equ 0001h
PIE2_DMA1ORIE_LENGTH                     equ 0001h
PIE2_DMA1ORIE_MASK                       equ 0040h
PIE2_DMA1AIE_POSN                        equ 0007h
PIE2_DMA1AIE_POSITION                    equ 0007h
PIE2_DMA1AIE_SIZE                        equ 0001h
PIE2_DMA1AIE_LENGTH                      equ 0001h
PIE2_DMA1AIE_MASK                        equ 0080h

// Register: PIE3
#define PIE3 PIE3
PIE3                                     equ 04A1h
// bitfield definitions
PIE3_SPI1RXIE_POSN                       equ 0000h
PIE3_SPI1RXIE_POSITION                   equ 0000h
PIE3_SPI1RXIE_SIZE                       equ 0001h
PIE3_SPI1RXIE_LENGTH                     equ 0001h
PIE3_SPI1RXIE_MASK                       equ 0001h
PIE3_SPI1TXIE_POSN                       equ 0001h
PIE3_SPI1TXIE_POSITION                   equ 0001h
PIE3_SPI1TXIE_SIZE                       equ 0001h
PIE3_SPI1TXIE_LENGTH                     equ 0001h
PIE3_SPI1TXIE_MASK                       equ 0002h
PIE3_SPI1IE_POSN                         equ 0002h
PIE3_SPI1IE_POSITION                     equ 0002h
PIE3_SPI1IE_SIZE                         equ 0001h
PIE3_SPI1IE_LENGTH                       equ 0001h
PIE3_SPI1IE_MASK                         equ 0004h
PIE3_TMR2IE_POSN                         equ 0003h
PIE3_TMR2IE_POSITION                     equ 0003h
PIE3_TMR2IE_SIZE                         equ 0001h
PIE3_TMR2IE_LENGTH                       equ 0001h
PIE3_TMR2IE_MASK                         equ 0008h
PIE3_TMR1IE_POSN                         equ 0004h
PIE3_TMR1IE_POSITION                     equ 0004h
PIE3_TMR1IE_SIZE                         equ 0001h
PIE3_TMR1IE_LENGTH                       equ 0001h
PIE3_TMR1IE_MASK                         equ 0010h
PIE3_TMR1GIE_POSN                        equ 0005h
PIE3_TMR1GIE_POSITION                    equ 0005h
PIE3_TMR1GIE_SIZE                        equ 0001h
PIE3_TMR1GIE_LENGTH                      equ 0001h
PIE3_TMR1GIE_MASK                        equ 0020h
PIE3_CCP1IE_POSN                         equ 0006h
PIE3_CCP1IE_POSITION                     equ 0006h
PIE3_CCP1IE_SIZE                         equ 0001h
PIE3_CCP1IE_LENGTH                       equ 0001h
PIE3_CCP1IE_MASK                         equ 0040h
PIE3_TMR0IE_POSN                         equ 0007h
PIE3_TMR0IE_POSITION                     equ 0007h
PIE3_TMR0IE_SIZE                         equ 0001h
PIE3_TMR0IE_LENGTH                       equ 0001h
PIE3_TMR0IE_MASK                         equ 0080h

// Register: PIE4
#define PIE4 PIE4
PIE4                                     equ 04A2h
// bitfield definitions
PIE4_U1RXIE_POSN                         equ 0000h
PIE4_U1RXIE_POSITION                     equ 0000h
PIE4_U1RXIE_SIZE                         equ 0001h
PIE4_U1RXIE_LENGTH                       equ 0001h
PIE4_U1RXIE_MASK                         equ 0001h
PIE4_U1TXIE_POSN                         equ 0001h
PIE4_U1TXIE_POSITION                     equ 0001h
PIE4_U1TXIE_SIZE                         equ 0001h
PIE4_U1TXIE_LENGTH                       equ 0001h
PIE4_U1TXIE_MASK                         equ 0002h
PIE4_U1EIE_POSN                          equ 0002h
PIE4_U1EIE_POSITION                      equ 0002h
PIE4_U1EIE_SIZE                          equ 0001h
PIE4_U1EIE_LENGTH                        equ 0001h
PIE4_U1EIE_MASK                          equ 0004h
PIE4_U1IE_POSN                           equ 0003h
PIE4_U1IE_POSITION                       equ 0003h
PIE4_U1IE_SIZE                           equ 0001h
PIE4_U1IE_LENGTH                         equ 0001h
PIE4_U1IE_MASK                           equ 0008h
PIE4_PWM1PIE_POSN                        equ 0006h
PIE4_PWM1PIE_POSITION                    equ 0006h
PIE4_PWM1PIE_SIZE                        equ 0001h
PIE4_PWM1PIE_LENGTH                      equ 0001h
PIE4_PWM1PIE_MASK                        equ 0040h
PIE4_PWM1IE_POSN                         equ 0007h
PIE4_PWM1IE_POSITION                     equ 0007h
PIE4_PWM1IE_SIZE                         equ 0001h
PIE4_PWM1IE_LENGTH                       equ 0001h
PIE4_PWM1IE_MASK                         equ 0080h

// Register: PIE5
#define PIE5 PIE5
PIE5                                     equ 04A3h
// bitfield definitions
PIE5_SPI2RXIE_POSN                       equ 0000h
PIE5_SPI2RXIE_POSITION                   equ 0000h
PIE5_SPI2RXIE_SIZE                       equ 0001h
PIE5_SPI2RXIE_LENGTH                     equ 0001h
PIE5_SPI2RXIE_MASK                       equ 0001h
PIE5_SPI2TXIE_POSN                       equ 0001h
PIE5_SPI2TXIE_POSITION                   equ 0001h
PIE5_SPI2TXIE_SIZE                       equ 0001h
PIE5_SPI2TXIE_LENGTH                     equ 0001h
PIE5_SPI2TXIE_MASK                       equ 0002h
PIE5_SPI2IE_POSN                         equ 0002h
PIE5_SPI2IE_POSITION                     equ 0002h
PIE5_SPI2IE_SIZE                         equ 0001h
PIE5_SPI2IE_LENGTH                       equ 0001h
PIE5_SPI2IE_MASK                         equ 0004h
PIE5_TMR3IE_POSN                         equ 0004h
PIE5_TMR3IE_POSITION                     equ 0004h
PIE5_TMR3IE_SIZE                         equ 0001h
PIE5_TMR3IE_LENGTH                       equ 0001h
PIE5_TMR3IE_MASK                         equ 0010h
PIE5_TMR3GIE_POSN                        equ 0005h
PIE5_TMR3GIE_POSITION                    equ 0005h
PIE5_TMR3GIE_SIZE                        equ 0001h
PIE5_TMR3GIE_LENGTH                      equ 0001h
PIE5_TMR3GIE_MASK                        equ 0020h
PIE5_PWM2PIE_POSN                        equ 0006h
PIE5_PWM2PIE_POSITION                    equ 0006h
PIE5_PWM2PIE_SIZE                        equ 0001h
PIE5_PWM2PIE_LENGTH                      equ 0001h
PIE5_PWM2PIE_MASK                        equ 0040h
PIE5_PWM2IE_POSN                         equ 0007h
PIE5_PWM2IE_POSITION                     equ 0007h
PIE5_PWM2IE_SIZE                         equ 0001h
PIE5_PWM2IE_LENGTH                       equ 0001h
PIE5_PWM2IE_MASK                         equ 0080h

// Register: PIE6
#define PIE6 PIE6
PIE6                                     equ 04A4h
// bitfield definitions
PIE6_INT1IE_POSN                         equ 0000h
PIE6_INT1IE_POSITION                     equ 0000h
PIE6_INT1IE_SIZE                         equ 0001h
PIE6_INT1IE_LENGTH                       equ 0001h
PIE6_INT1IE_MASK                         equ 0001h
PIE6_CLC2IE_POSN                         equ 0001h
PIE6_CLC2IE_POSITION                     equ 0001h
PIE6_CLC2IE_SIZE                         equ 0001h
PIE6_CLC2IE_LENGTH                       equ 0001h
PIE6_CLC2IE_MASK                         equ 0002h
PIE6_CWG1IE_POSN                         equ 0002h
PIE6_CWG1IE_POSITION                     equ 0002h
PIE6_CWG1IE_SIZE                         equ 0001h
PIE6_CWG1IE_LENGTH                       equ 0001h
PIE6_CWG1IE_MASK                         equ 0004h
PIE6_NCO1IE_POSN                         equ 0003h
PIE6_NCO1IE_POSITION                     equ 0003h
PIE6_NCO1IE_SIZE                         equ 0001h
PIE6_NCO1IE_LENGTH                       equ 0001h
PIE6_NCO1IE_MASK                         equ 0008h
PIE6_DMA2SCNTIE_POSN                     equ 0004h
PIE6_DMA2SCNTIE_POSITION                 equ 0004h
PIE6_DMA2SCNTIE_SIZE                     equ 0001h
PIE6_DMA2SCNTIE_LENGTH                   equ 0001h
PIE6_DMA2SCNTIE_MASK                     equ 0010h
PIE6_DMA2DCNTIE_POSN                     equ 0005h
PIE6_DMA2DCNTIE_POSITION                 equ 0005h
PIE6_DMA2DCNTIE_SIZE                     equ 0001h
PIE6_DMA2DCNTIE_LENGTH                   equ 0001h
PIE6_DMA2DCNTIE_MASK                     equ 0020h
PIE6_DMA2ORIE_POSN                       equ 0006h
PIE6_DMA2ORIE_POSITION                   equ 0006h
PIE6_DMA2ORIE_SIZE                       equ 0001h
PIE6_DMA2ORIE_LENGTH                     equ 0001h
PIE6_DMA2ORIE_MASK                       equ 0040h
PIE6_DMA2AIE_POSN                        equ 0007h
PIE6_DMA2AIE_POSITION                    equ 0007h
PIE6_DMA2AIE_SIZE                        equ 0001h
PIE6_DMA2AIE_LENGTH                      equ 0001h
PIE6_DMA2AIE_MASK                        equ 0080h

// Register: PIE7
#define PIE7 PIE7
PIE7                                     equ 04A5h
// bitfield definitions
PIE7_I2C1RXIE_POSN                       equ 0000h
PIE7_I2C1RXIE_POSITION                   equ 0000h
PIE7_I2C1RXIE_SIZE                       equ 0001h
PIE7_I2C1RXIE_LENGTH                     equ 0001h
PIE7_I2C1RXIE_MASK                       equ 0001h
PIE7_I2C1TXIE_POSN                       equ 0001h
PIE7_I2C1TXIE_POSITION                   equ 0001h
PIE7_I2C1TXIE_SIZE                       equ 0001h
PIE7_I2C1TXIE_LENGTH                     equ 0001h
PIE7_I2C1TXIE_MASK                       equ 0002h
PIE7_I2C1IE_POSN                         equ 0002h
PIE7_I2C1IE_POSITION                     equ 0002h
PIE7_I2C1IE_SIZE                         equ 0001h
PIE7_I2C1IE_LENGTH                       equ 0001h
PIE7_I2C1IE_MASK                         equ 0004h
PIE7_I2C1EIE_POSN                        equ 0003h
PIE7_I2C1EIE_POSITION                    equ 0003h
PIE7_I2C1EIE_SIZE                        equ 0001h
PIE7_I2C1EIE_LENGTH                      equ 0001h
PIE7_I2C1EIE_MASK                        equ 0008h
PIE7_CLC3IE_POSN                         equ 0005h
PIE7_CLC3IE_POSITION                     equ 0005h
PIE7_CLC3IE_SIZE                         equ 0001h
PIE7_CLC3IE_LENGTH                       equ 0001h
PIE7_CLC3IE_MASK                         equ 0020h
PIE7_PWM3PIE_POSN                        equ 0006h
PIE7_PWM3PIE_POSITION                    equ 0006h
PIE7_PWM3PIE_SIZE                        equ 0001h
PIE7_PWM3PIE_LENGTH                      equ 0001h
PIE7_PWM3PIE_MASK                        equ 0040h
PIE7_PWM3IE_POSN                         equ 0007h
PIE7_PWM3IE_POSITION                     equ 0007h
PIE7_PWM3IE_SIZE                         equ 0001h
PIE7_PWM3IE_LENGTH                       equ 0001h
PIE7_PWM3IE_MASK                         equ 0080h

// Register: PIE8
#define PIE8 PIE8
PIE8                                     equ 04A6h
// bitfield definitions
PIE8_U2RXIE_POSN                         equ 0000h
PIE8_U2RXIE_POSITION                     equ 0000h
PIE8_U2RXIE_SIZE                         equ 0001h
PIE8_U2RXIE_LENGTH                       equ 0001h
PIE8_U2RXIE_MASK                         equ 0001h
PIE8_U2TXIE_POSN                         equ 0001h
PIE8_U2TXIE_POSITION                     equ 0001h
PIE8_U2TXIE_SIZE                         equ 0001h
PIE8_U2TXIE_LENGTH                       equ 0001h
PIE8_U2TXIE_MASK                         equ 0002h
PIE8_U2EIE_POSN                          equ 0002h
PIE8_U2EIE_POSITION                      equ 0002h
PIE8_U2EIE_SIZE                          equ 0001h
PIE8_U2EIE_LENGTH                        equ 0001h
PIE8_U2EIE_MASK                          equ 0004h
PIE8_U2IE_POSN                           equ 0003h
PIE8_U2IE_POSITION                       equ 0003h
PIE8_U2IE_SIZE                           equ 0001h
PIE8_U2IE_LENGTH                         equ 0001h
PIE8_U2IE_MASK                           equ 0008h
PIE8_TMR5IE_POSN                         equ 0004h
PIE8_TMR5IE_POSITION                     equ 0004h
PIE8_TMR5IE_SIZE                         equ 0001h
PIE8_TMR5IE_LENGTH                       equ 0001h
PIE8_TMR5IE_MASK                         equ 0010h
PIE8_TMR5GIE_POSN                        equ 0005h
PIE8_TMR5GIE_POSITION                    equ 0005h
PIE8_TMR5GIE_SIZE                        equ 0001h
PIE8_TMR5GIE_LENGTH                      equ 0001h
PIE8_TMR5GIE_MASK                        equ 0020h
PIE8_CCP2IE_POSN                         equ 0006h
PIE8_CCP2IE_POSITION                     equ 0006h
PIE8_CCP2IE_SIZE                         equ 0001h
PIE8_CCP2IE_LENGTH                       equ 0001h
PIE8_CCP2IE_MASK                         equ 0040h
PIE8_SCANIE_POSN                         equ 0007h
PIE8_SCANIE_POSITION                     equ 0007h
PIE8_SCANIE_SIZE                         equ 0001h
PIE8_SCANIE_LENGTH                       equ 0001h
PIE8_SCANIE_MASK                         equ 0080h

// Register: PIE9
#define PIE9 PIE9
PIE9                                     equ 04A7h
// bitfield definitions
PIE9_U3RXIE_POSN                         equ 0000h
PIE9_U3RXIE_POSITION                     equ 0000h
PIE9_U3RXIE_SIZE                         equ 0001h
PIE9_U3RXIE_LENGTH                       equ 0001h
PIE9_U3RXIE_MASK                         equ 0001h
PIE9_U3TXIE_POSN                         equ 0001h
PIE9_U3TXIE_POSITION                     equ 0001h
PIE9_U3TXIE_SIZE                         equ 0001h
PIE9_U3TXIE_LENGTH                       equ 0001h
PIE9_U3TXIE_MASK                         equ 0002h
PIE9_U3EIE_POSN                          equ 0002h
PIE9_U3EIE_POSITION                      equ 0002h
PIE9_U3EIE_SIZE                          equ 0001h
PIE9_U3EIE_LENGTH                        equ 0001h
PIE9_U3EIE_MASK                          equ 0004h
PIE9_U3IE_POSN                           equ 0003h
PIE9_U3IE_POSITION                       equ 0003h
PIE9_U3IE_SIZE                           equ 0001h
PIE9_U3IE_LENGTH                         equ 0001h
PIE9_U3IE_MASK                           equ 0008h
PIE9_CLC4IE_POSN                         equ 0005h
PIE9_CLC4IE_POSITION                     equ 0005h
PIE9_CLC4IE_SIZE                         equ 0001h
PIE9_CLC4IE_LENGTH                       equ 0001h
PIE9_CLC4IE_MASK                         equ 0020h

// Register: PIE10
#define PIE10 PIE10
PIE10                                    equ 04A8h
// bitfield definitions
PIE10_INT2IE_POSN                        equ 0000h
PIE10_INT2IE_POSITION                    equ 0000h
PIE10_INT2IE_SIZE                        equ 0001h
PIE10_INT2IE_LENGTH                      equ 0001h
PIE10_INT2IE_MASK                        equ 0001h
PIE10_CLC5IE_POSN                        equ 0001h
PIE10_CLC5IE_POSITION                    equ 0001h
PIE10_CLC5IE_SIZE                        equ 0001h
PIE10_CLC5IE_LENGTH                      equ 0001h
PIE10_CLC5IE_MASK                        equ 0002h
PIE10_CWG2IE_POSN                        equ 0002h
PIE10_CWG2IE_POSITION                    equ 0002h
PIE10_CWG2IE_SIZE                        equ 0001h
PIE10_CWG2IE_LENGTH                      equ 0001h
PIE10_CWG2IE_MASK                        equ 0004h
PIE10_NCO2IE_POSN                        equ 0003h
PIE10_NCO2IE_POSITION                    equ 0003h
PIE10_NCO2IE_SIZE                        equ 0001h
PIE10_NCO2IE_LENGTH                      equ 0001h
PIE10_NCO2IE_MASK                        equ 0008h
PIE10_DMA3SCNTIE_POSN                    equ 0004h
PIE10_DMA3SCNTIE_POSITION                equ 0004h
PIE10_DMA3SCNTIE_SIZE                    equ 0001h
PIE10_DMA3SCNTIE_LENGTH                  equ 0001h
PIE10_DMA3SCNTIE_MASK                    equ 0010h
PIE10_DMA3DCNTIE_POSN                    equ 0005h
PIE10_DMA3DCNTIE_POSITION                equ 0005h
PIE10_DMA3DCNTIE_SIZE                    equ 0001h
PIE10_DMA3DCNTIE_LENGTH                  equ 0001h
PIE10_DMA3DCNTIE_MASK                    equ 0020h
PIE10_DMA3ORIE_POSN                      equ 0006h
PIE10_DMA3ORIE_POSITION                  equ 0006h
PIE10_DMA3ORIE_SIZE                      equ 0001h
PIE10_DMA3ORIE_LENGTH                    equ 0001h
PIE10_DMA3ORIE_MASK                      equ 0040h
PIE10_DMA3AIE_POSN                       equ 0007h
PIE10_DMA3AIE_POSITION                   equ 0007h
PIE10_DMA3AIE_SIZE                       equ 0001h
PIE10_DMA3AIE_LENGTH                     equ 0001h
PIE10_DMA3AIE_MASK                       equ 0080h

// Register: PIE11
#define PIE11 PIE11
PIE11                                    equ 04A9h
// bitfield definitions
PIE11_CCP3IE_POSN                        equ 0000h
PIE11_CCP3IE_POSITION                    equ 0000h
PIE11_CCP3IE_SIZE                        equ 0001h
PIE11_CCP3IE_LENGTH                      equ 0001h
PIE11_CCP3IE_MASK                        equ 0001h
PIE11_CLC6IE_POSN                        equ 0001h
PIE11_CLC6IE_POSITION                    equ 0001h
PIE11_CLC6IE_SIZE                        equ 0001h
PIE11_CLC6IE_LENGTH                      equ 0001h
PIE11_CLC6IE_MASK                        equ 0002h
PIE11_CWG3IE_POSN                        equ 0002h
PIE11_CWG3IE_POSITION                    equ 0002h
PIE11_CWG3IE_SIZE                        equ 0001h
PIE11_CWG3IE_LENGTH                      equ 0001h
PIE11_CWG3IE_MASK                        equ 0004h
PIE11_TMR4IE_POSN                        equ 0003h
PIE11_TMR4IE_POSITION                    equ 0003h
PIE11_TMR4IE_SIZE                        equ 0001h
PIE11_TMR4IE_LENGTH                      equ 0001h
PIE11_TMR4IE_MASK                        equ 0008h
PIE11_DMA4SCNTIE_POSN                    equ 0004h
PIE11_DMA4SCNTIE_POSITION                equ 0004h
PIE11_DMA4SCNTIE_SIZE                    equ 0001h
PIE11_DMA4SCNTIE_LENGTH                  equ 0001h
PIE11_DMA4SCNTIE_MASK                    equ 0010h
PIE11_DMA4DCNTIE_POSN                    equ 0005h
PIE11_DMA4DCNTIE_POSITION                equ 0005h
PIE11_DMA4DCNTIE_SIZE                    equ 0001h
PIE11_DMA4DCNTIE_LENGTH                  equ 0001h
PIE11_DMA4DCNTIE_MASK                    equ 0020h
PIE11_DMA4ORIE_POSN                      equ 0006h
PIE11_DMA4ORIE_POSITION                  equ 0006h
PIE11_DMA4ORIE_SIZE                      equ 0001h
PIE11_DMA4ORIE_LENGTH                    equ 0001h
PIE11_DMA4ORIE_MASK                      equ 0040h
PIE11_DMA4AIE_POSN                       equ 0007h
PIE11_DMA4AIE_POSITION                   equ 0007h
PIE11_DMA4AIE_SIZE                       equ 0001h
PIE11_DMA4AIE_LENGTH                     equ 0001h
PIE11_DMA4AIE_MASK                       equ 0080h

// Register: PIE12
#define PIE12 PIE12
PIE12                                    equ 04AAh
// bitfield definitions
PIE12_U4RXIE_POSN                        equ 0000h
PIE12_U4RXIE_POSITION                    equ 0000h
PIE12_U4RXIE_SIZE                        equ 0001h
PIE12_U4RXIE_LENGTH                      equ 0001h
PIE12_U4RXIE_MASK                        equ 0001h
PIE12_U4TXIE_POSN                        equ 0001h
PIE12_U4TXIE_POSITION                    equ 0001h
PIE12_U4TXIE_SIZE                        equ 0001h
PIE12_U4TXIE_LENGTH                      equ 0001h
PIE12_U4TXIE_MASK                        equ 0002h
PIE12_U4EIE_POSN                         equ 0002h
PIE12_U4EIE_POSITION                     equ 0002h
PIE12_U4EIE_SIZE                         equ 0001h
PIE12_U4EIE_LENGTH                       equ 0001h
PIE12_U4EIE_MASK                         equ 0004h
PIE12_U4IE_POSN                          equ 0003h
PIE12_U4IE_POSITION                      equ 0003h
PIE12_U4IE_SIZE                          equ 0001h
PIE12_U4IE_LENGTH                        equ 0001h
PIE12_U4IE_MASK                          equ 0008h
PIE12_DMA5SCNTIE_POSN                    equ 0004h
PIE12_DMA5SCNTIE_POSITION                equ 0004h
PIE12_DMA5SCNTIE_SIZE                    equ 0001h
PIE12_DMA5SCNTIE_LENGTH                  equ 0001h
PIE12_DMA5SCNTIE_MASK                    equ 0010h
PIE12_DMA5DCNTIE_POSN                    equ 0005h
PIE12_DMA5DCNTIE_POSITION                equ 0005h
PIE12_DMA5DCNTIE_SIZE                    equ 0001h
PIE12_DMA5DCNTIE_LENGTH                  equ 0001h
PIE12_DMA5DCNTIE_MASK                    equ 0020h
PIE12_DMA5ORIE_POSN                      equ 0006h
PIE12_DMA5ORIE_POSITION                  equ 0006h
PIE12_DMA5ORIE_SIZE                      equ 0001h
PIE12_DMA5ORIE_LENGTH                    equ 0001h
PIE12_DMA5ORIE_MASK                      equ 0040h
PIE12_DMA5AIE_POSN                       equ 0007h
PIE12_DMA5AIE_POSITION                   equ 0007h
PIE12_DMA5AIE_SIZE                       equ 0001h
PIE12_DMA5AIE_LENGTH                     equ 0001h
PIE12_DMA5AIE_MASK                       equ 0080h

// Register: PIE13
#define PIE13 PIE13
PIE13                                    equ 04ABh
// bitfield definitions
PIE13_U5RXIE_POSN                        equ 0000h
PIE13_U5RXIE_POSITION                    equ 0000h
PIE13_U5RXIE_SIZE                        equ 0001h
PIE13_U5RXIE_LENGTH                      equ 0001h
PIE13_U5RXIE_MASK                        equ 0001h
PIE13_U5TXIE_POSN                        equ 0001h
PIE13_U5TXIE_POSITION                    equ 0001h
PIE13_U5TXIE_SIZE                        equ 0001h
PIE13_U5TXIE_LENGTH                      equ 0001h
PIE13_U5TXIE_MASK                        equ 0002h
PIE13_U5EIE_POSN                         equ 0002h
PIE13_U5EIE_POSITION                     equ 0002h
PIE13_U5EIE_SIZE                         equ 0001h
PIE13_U5EIE_LENGTH                       equ 0001h
PIE13_U5EIE_MASK                         equ 0004h
PIE13_U5IE_POSN                          equ 0003h
PIE13_U5IE_POSITION                      equ 0003h
PIE13_U5IE_SIZE                          equ 0001h
PIE13_U5IE_LENGTH                        equ 0001h
PIE13_U5IE_MASK                          equ 0008h
PIE13_DMA6SCNTIE_POSN                    equ 0004h
PIE13_DMA6SCNTIE_POSITION                equ 0004h
PIE13_DMA6SCNTIE_SIZE                    equ 0001h
PIE13_DMA6SCNTIE_LENGTH                  equ 0001h
PIE13_DMA6SCNTIE_MASK                    equ 0010h
PIE13_DMA6DCNTIE_POSN                    equ 0005h
PIE13_DMA6DCNTIE_POSITION                equ 0005h
PIE13_DMA6DCNTIE_SIZE                    equ 0001h
PIE13_DMA6DCNTIE_LENGTH                  equ 0001h
PIE13_DMA6DCNTIE_MASK                    equ 0020h
PIE13_DMA6ORIE_POSN                      equ 0006h
PIE13_DMA6ORIE_POSITION                  equ 0006h
PIE13_DMA6ORIE_SIZE                      equ 0001h
PIE13_DMA6ORIE_LENGTH                    equ 0001h
PIE13_DMA6ORIE_MASK                      equ 0040h
PIE13_DMA6AIE_POSN                       equ 0007h
PIE13_DMA6AIE_POSITION                   equ 0007h
PIE13_DMA6AIE_SIZE                       equ 0001h
PIE13_DMA6AIE_LENGTH                     equ 0001h
PIE13_DMA6AIE_MASK                       equ 0080h

// Register: PIE14
#define PIE14 PIE14
PIE14                                    equ 04ACh
// bitfield definitions
PIE14_CLC7IE_POSN                        equ 0001h
PIE14_CLC7IE_POSITION                    equ 0001h
PIE14_CLC7IE_SIZE                        equ 0001h
PIE14_CLC7IE_LENGTH                      equ 0001h
PIE14_CLC7IE_MASK                        equ 0002h
PIE14_C2IE_POSN                          equ 0002h
PIE14_C2IE_POSITION                      equ 0002h
PIE14_C2IE_SIZE                          equ 0001h
PIE14_C2IE_LENGTH                        equ 0001h
PIE14_C2IE_MASK                          equ 0004h
PIE14_NCO3IE_POSN                        equ 0003h
PIE14_NCO3IE_POSITION                    equ 0003h
PIE14_NCO3IE_SIZE                        equ 0001h
PIE14_NCO3IE_LENGTH                      equ 0001h
PIE14_NCO3IE_MASK                        equ 0008h

// Register: PIE15
#define PIE15 PIE15
PIE15                                    equ 04ADh
// bitfield definitions
PIE15_NVMIE_POSN                         equ 0000h
PIE15_NVMIE_POSITION                     equ 0000h
PIE15_NVMIE_SIZE                         equ 0001h
PIE15_NVMIE_LENGTH                       equ 0001h
PIE15_NVMIE_MASK                         equ 0001h
PIE15_CLC8IE_POSN                        equ 0001h
PIE15_CLC8IE_POSITION                    equ 0001h
PIE15_CLC8IE_SIZE                        equ 0001h
PIE15_CLC8IE_LENGTH                      equ 0001h
PIE15_CLC8IE_MASK                        equ 0002h
PIE15_CRCIE_POSN                         equ 0002h
PIE15_CRCIE_POSITION                     equ 0002h
PIE15_CRCIE_SIZE                         equ 0001h
PIE15_CRCIE_LENGTH                       equ 0001h
PIE15_CRCIE_MASK                         equ 0004h
PIE15_TMR6IE_POSN                        equ 0003h
PIE15_TMR6IE_POSITION                    equ 0003h
PIE15_TMR6IE_SIZE                        equ 0001h
PIE15_TMR6IE_LENGTH                      equ 0001h
PIE15_TMR6IE_MASK                        equ 0008h

// Register: PIR0
#define PIR0 PIR0
PIR0                                     equ 04AEh
// bitfield definitions
PIR0_SWIF_POSN                           equ 0000h
PIR0_SWIF_POSITION                       equ 0000h
PIR0_SWIF_SIZE                           equ 0001h
PIR0_SWIF_LENGTH                         equ 0001h
PIR0_SWIF_MASK                           equ 0001h
PIR0_HLVDIF_POSN                         equ 0001h
PIR0_HLVDIF_POSITION                     equ 0001h
PIR0_HLVDIF_SIZE                         equ 0001h
PIR0_HLVDIF_LENGTH                       equ 0001h
PIR0_HLVDIF_MASK                         equ 0002h
PIR0_OSFIF_POSN                          equ 0002h
PIR0_OSFIF_POSITION                      equ 0002h
PIR0_OSFIF_SIZE                          equ 0001h
PIR0_OSFIF_LENGTH                        equ 0001h
PIR0_OSFIF_MASK                          equ 0004h
PIR0_CSWIF_POSN                          equ 0003h
PIR0_CSWIF_POSITION                      equ 0003h
PIR0_CSWIF_SIZE                          equ 0001h
PIR0_CSWIF_LENGTH                        equ 0001h
PIR0_CSWIF_MASK                          equ 0008h
PIR0_CLC1IF_POSN                         equ 0005h
PIR0_CLC1IF_POSITION                     equ 0005h
PIR0_CLC1IF_SIZE                         equ 0001h
PIR0_CLC1IF_LENGTH                       equ 0001h
PIR0_CLC1IF_MASK                         equ 0020h
PIR0_IOCIF_POSN                          equ 0007h
PIR0_IOCIF_POSITION                      equ 0007h
PIR0_IOCIF_SIZE                          equ 0001h
PIR0_IOCIF_LENGTH                        equ 0001h
PIR0_IOCIF_MASK                          equ 0080h

// Register: PIR1
#define PIR1 PIR1
PIR1                                     equ 04AFh
// bitfield definitions
PIR1_INT0IF_POSN                         equ 0000h
PIR1_INT0IF_POSITION                     equ 0000h
PIR1_INT0IF_SIZE                         equ 0001h
PIR1_INT0IF_LENGTH                       equ 0001h
PIR1_INT0IF_MASK                         equ 0001h
PIR1_ZCDIF_POSN                          equ 0001h
PIR1_ZCDIF_POSITION                      equ 0001h
PIR1_ZCDIF_SIZE                          equ 0001h
PIR1_ZCDIF_LENGTH                        equ 0001h
PIR1_ZCDIF_MASK                          equ 0002h
PIR1_ADIF_POSN                           equ 0002h
PIR1_ADIF_POSITION                       equ 0002h
PIR1_ADIF_SIZE                           equ 0001h
PIR1_ADIF_LENGTH                         equ 0001h
PIR1_ADIF_MASK                           equ 0004h
PIR1_ACTIF_POSN                          equ 0003h
PIR1_ACTIF_POSITION                      equ 0003h
PIR1_ACTIF_SIZE                          equ 0001h
PIR1_ACTIF_LENGTH                        equ 0001h
PIR1_ACTIF_MASK                          equ 0008h
PIR1_C1IF_POSN                           equ 0004h
PIR1_C1IF_POSITION                       equ 0004h
PIR1_C1IF_SIZE                           equ 0001h
PIR1_C1IF_LENGTH                         equ 0001h
PIR1_C1IF_MASK                           equ 0010h
PIR1_SMT1IF_POSN                         equ 0005h
PIR1_SMT1IF_POSITION                     equ 0005h
PIR1_SMT1IF_SIZE                         equ 0001h
PIR1_SMT1IF_LENGTH                       equ 0001h
PIR1_SMT1IF_MASK                         equ 0020h
PIR1_SMT1PRAIF_POSN                      equ 0006h
PIR1_SMT1PRAIF_POSITION                  equ 0006h
PIR1_SMT1PRAIF_SIZE                      equ 0001h
PIR1_SMT1PRAIF_LENGTH                    equ 0001h
PIR1_SMT1PRAIF_MASK                      equ 0040h
PIR1_SMT1PWAIF_POSN                      equ 0007h
PIR1_SMT1PWAIF_POSITION                  equ 0007h
PIR1_SMT1PWAIF_SIZE                      equ 0001h
PIR1_SMT1PWAIF_LENGTH                    equ 0001h
PIR1_SMT1PWAIF_MASK                      equ 0080h

// Register: PIR2
#define PIR2 PIR2
PIR2                                     equ 04B0h
// bitfield definitions
PIR2_ADTIF_POSN                          equ 0000h
PIR2_ADTIF_POSITION                      equ 0000h
PIR2_ADTIF_SIZE                          equ 0001h
PIR2_ADTIF_LENGTH                        equ 0001h
PIR2_ADTIF_MASK                          equ 0001h
PIR2_DMA1SCNTIF_POSN                     equ 0004h
PIR2_DMA1SCNTIF_POSITION                 equ 0004h
PIR2_DMA1SCNTIF_SIZE                     equ 0001h
PIR2_DMA1SCNTIF_LENGTH                   equ 0001h
PIR2_DMA1SCNTIF_MASK                     equ 0010h
PIR2_DMA1DCNTIF_POSN                     equ 0005h
PIR2_DMA1DCNTIF_POSITION                 equ 0005h
PIR2_DMA1DCNTIF_SIZE                     equ 0001h
PIR2_DMA1DCNTIF_LENGTH                   equ 0001h
PIR2_DMA1DCNTIF_MASK                     equ 0020h
PIR2_DMA1ORIF_POSN                       equ 0006h
PIR2_DMA1ORIF_POSITION                   equ 0006h
PIR2_DMA1ORIF_SIZE                       equ 0001h
PIR2_DMA1ORIF_LENGTH                     equ 0001h
PIR2_DMA1ORIF_MASK                       equ 0040h
PIR2_DMA1AIF_POSN                        equ 0007h
PIR2_DMA1AIF_POSITION                    equ 0007h
PIR2_DMA1AIF_SIZE                        equ 0001h
PIR2_DMA1AIF_LENGTH                      equ 0001h
PIR2_DMA1AIF_MASK                        equ 0080h

// Register: PIR3
#define PIR3 PIR3
PIR3                                     equ 04B1h
// bitfield definitions
PIR3_SPI1RXIF_POSN                       equ 0000h
PIR3_SPI1RXIF_POSITION                   equ 0000h
PIR3_SPI1RXIF_SIZE                       equ 0001h
PIR3_SPI1RXIF_LENGTH                     equ 0001h
PIR3_SPI1RXIF_MASK                       equ 0001h
PIR3_SPI1TXIF_POSN                       equ 0001h
PIR3_SPI1TXIF_POSITION                   equ 0001h
PIR3_SPI1TXIF_SIZE                       equ 0001h
PIR3_SPI1TXIF_LENGTH                     equ 0001h
PIR3_SPI1TXIF_MASK                       equ 0002h
PIR3_SPI1IF_POSN                         equ 0002h
PIR3_SPI1IF_POSITION                     equ 0002h
PIR3_SPI1IF_SIZE                         equ 0001h
PIR3_SPI1IF_LENGTH                       equ 0001h
PIR3_SPI1IF_MASK                         equ 0004h
PIR3_TMR2IF_POSN                         equ 0003h
PIR3_TMR2IF_POSITION                     equ 0003h
PIR3_TMR2IF_SIZE                         equ 0001h
PIR3_TMR2IF_LENGTH                       equ 0001h
PIR3_TMR2IF_MASK                         equ 0008h
PIR3_TMR1IF_POSN                         equ 0004h
PIR3_TMR1IF_POSITION                     equ 0004h
PIR3_TMR1IF_SIZE                         equ 0001h
PIR3_TMR1IF_LENGTH                       equ 0001h
PIR3_TMR1IF_MASK                         equ 0010h
PIR3_TMR1GIF_POSN                        equ 0005h
PIR3_TMR1GIF_POSITION                    equ 0005h
PIR3_TMR1GIF_SIZE                        equ 0001h
PIR3_TMR1GIF_LENGTH                      equ 0001h
PIR3_TMR1GIF_MASK                        equ 0020h
PIR3_CCP1IF_POSN                         equ 0006h
PIR3_CCP1IF_POSITION                     equ 0006h
PIR3_CCP1IF_SIZE                         equ 0001h
PIR3_CCP1IF_LENGTH                       equ 0001h
PIR3_CCP1IF_MASK                         equ 0040h
PIR3_TMR0IF_POSN                         equ 0007h
PIR3_TMR0IF_POSITION                     equ 0007h
PIR3_TMR0IF_SIZE                         equ 0001h
PIR3_TMR0IF_LENGTH                       equ 0001h
PIR3_TMR0IF_MASK                         equ 0080h

// Register: PIR4
#define PIR4 PIR4
PIR4                                     equ 04B2h
// bitfield definitions
PIR4_U1RXIF_POSN                         equ 0000h
PIR4_U1RXIF_POSITION                     equ 0000h
PIR4_U1RXIF_SIZE                         equ 0001h
PIR4_U1RXIF_LENGTH                       equ 0001h
PIR4_U1RXIF_MASK                         equ 0001h
PIR4_U1TXIF_POSN                         equ 0001h
PIR4_U1TXIF_POSITION                     equ 0001h
PIR4_U1TXIF_SIZE                         equ 0001h
PIR4_U1TXIF_LENGTH                       equ 0001h
PIR4_U1TXIF_MASK                         equ 0002h
PIR4_U1EIF_POSN                          equ 0002h
PIR4_U1EIF_POSITION                      equ 0002h
PIR4_U1EIF_SIZE                          equ 0001h
PIR4_U1EIF_LENGTH                        equ 0001h
PIR4_U1EIF_MASK                          equ 0004h
PIR4_U1IF_POSN                           equ 0003h
PIR4_U1IF_POSITION                       equ 0003h
PIR4_U1IF_SIZE                           equ 0001h
PIR4_U1IF_LENGTH                         equ 0001h
PIR4_U1IF_MASK                           equ 0008h
PIR4_PWM1PIF_POSN                        equ 0006h
PIR4_PWM1PIF_POSITION                    equ 0006h
PIR4_PWM1PIF_SIZE                        equ 0001h
PIR4_PWM1PIF_LENGTH                      equ 0001h
PIR4_PWM1PIF_MASK                        equ 0040h
PIR4_PWM1IF_POSN                         equ 0007h
PIR4_PWM1IF_POSITION                     equ 0007h
PIR4_PWM1IF_SIZE                         equ 0001h
PIR4_PWM1IF_LENGTH                       equ 0001h
PIR4_PWM1IF_MASK                         equ 0080h

// Register: PIR5
#define PIR5 PIR5
PIR5                                     equ 04B3h
// bitfield definitions
PIR5_SPI2RXIF_POSN                       equ 0000h
PIR5_SPI2RXIF_POSITION                   equ 0000h
PIR5_SPI2RXIF_SIZE                       equ 0001h
PIR5_SPI2RXIF_LENGTH                     equ 0001h
PIR5_SPI2RXIF_MASK                       equ 0001h
PIR5_SPI2TXIF_POSN                       equ 0001h
PIR5_SPI2TXIF_POSITION                   equ 0001h
PIR5_SPI2TXIF_SIZE                       equ 0001h
PIR5_SPI2TXIF_LENGTH                     equ 0001h
PIR5_SPI2TXIF_MASK                       equ 0002h
PIR5_SPI2IF_POSN                         equ 0002h
PIR5_SPI2IF_POSITION                     equ 0002h
PIR5_SPI2IF_SIZE                         equ 0001h
PIR5_SPI2IF_LENGTH                       equ 0001h
PIR5_SPI2IF_MASK                         equ 0004h
PIR5_TMR3IF_POSN                         equ 0004h
PIR5_TMR3IF_POSITION                     equ 0004h
PIR5_TMR3IF_SIZE                         equ 0001h
PIR5_TMR3IF_LENGTH                       equ 0001h
PIR5_TMR3IF_MASK                         equ 0010h
PIR5_TMR3GIF_POSN                        equ 0005h
PIR5_TMR3GIF_POSITION                    equ 0005h
PIR5_TMR3GIF_SIZE                        equ 0001h
PIR5_TMR3GIF_LENGTH                      equ 0001h
PIR5_TMR3GIF_MASK                        equ 0020h
PIR5_PWM2PIF_POSN                        equ 0006h
PIR5_PWM2PIF_POSITION                    equ 0006h
PIR5_PWM2PIF_SIZE                        equ 0001h
PIR5_PWM2PIF_LENGTH                      equ 0001h
PIR5_PWM2PIF_MASK                        equ 0040h
PIR5_PWM2IF_POSN                         equ 0007h
PIR5_PWM2IF_POSITION                     equ 0007h
PIR5_PWM2IF_SIZE                         equ 0001h
PIR5_PWM2IF_LENGTH                       equ 0001h
PIR5_PWM2IF_MASK                         equ 0080h

// Register: PIR6
#define PIR6 PIR6
PIR6                                     equ 04B4h
// bitfield definitions
PIR6_INT1IF_POSN                         equ 0000h
PIR6_INT1IF_POSITION                     equ 0000h
PIR6_INT1IF_SIZE                         equ 0001h
PIR6_INT1IF_LENGTH                       equ 0001h
PIR6_INT1IF_MASK                         equ 0001h
PIR6_CLC2IF_POSN                         equ 0001h
PIR6_CLC2IF_POSITION                     equ 0001h
PIR6_CLC2IF_SIZE                         equ 0001h
PIR6_CLC2IF_LENGTH                       equ 0001h
PIR6_CLC2IF_MASK                         equ 0002h
PIR6_CWG1IF_POSN                         equ 0002h
PIR6_CWG1IF_POSITION                     equ 0002h
PIR6_CWG1IF_SIZE                         equ 0001h
PIR6_CWG1IF_LENGTH                       equ 0001h
PIR6_CWG1IF_MASK                         equ 0004h
PIR6_NCO1IF_POSN                         equ 0003h
PIR6_NCO1IF_POSITION                     equ 0003h
PIR6_NCO1IF_SIZE                         equ 0001h
PIR6_NCO1IF_LENGTH                       equ 0001h
PIR6_NCO1IF_MASK                         equ 0008h
PIR6_DMA2SCNTIF_POSN                     equ 0004h
PIR6_DMA2SCNTIF_POSITION                 equ 0004h
PIR6_DMA2SCNTIF_SIZE                     equ 0001h
PIR6_DMA2SCNTIF_LENGTH                   equ 0001h
PIR6_DMA2SCNTIF_MASK                     equ 0010h
PIR6_DMA2DCNTIF_POSN                     equ 0005h
PIR6_DMA2DCNTIF_POSITION                 equ 0005h
PIR6_DMA2DCNTIF_SIZE                     equ 0001h
PIR6_DMA2DCNTIF_LENGTH                   equ 0001h
PIR6_DMA2DCNTIF_MASK                     equ 0020h
PIR6_DMA2ORIF_POSN                       equ 0006h
PIR6_DMA2ORIF_POSITION                   equ 0006h
PIR6_DMA2ORIF_SIZE                       equ 0001h
PIR6_DMA2ORIF_LENGTH                     equ 0001h
PIR6_DMA2ORIF_MASK                       equ 0040h
PIR6_DMA2AIF_POSN                        equ 0007h
PIR6_DMA2AIF_POSITION                    equ 0007h
PIR6_DMA2AIF_SIZE                        equ 0001h
PIR6_DMA2AIF_LENGTH                      equ 0001h
PIR6_DMA2AIF_MASK                        equ 0080h

// Register: PIR7
#define PIR7 PIR7
PIR7                                     equ 04B5h
// bitfield definitions
PIR7_I2C1RXIF_POSN                       equ 0000h
PIR7_I2C1RXIF_POSITION                   equ 0000h
PIR7_I2C1RXIF_SIZE                       equ 0001h
PIR7_I2C1RXIF_LENGTH                     equ 0001h
PIR7_I2C1RXIF_MASK                       equ 0001h
PIR7_I2C1TXIF_POSN                       equ 0001h
PIR7_I2C1TXIF_POSITION                   equ 0001h
PIR7_I2C1TXIF_SIZE                       equ 0001h
PIR7_I2C1TXIF_LENGTH                     equ 0001h
PIR7_I2C1TXIF_MASK                       equ 0002h
PIR7_I2C1IF_POSN                         equ 0002h
PIR7_I2C1IF_POSITION                     equ 0002h
PIR7_I2C1IF_SIZE                         equ 0001h
PIR7_I2C1IF_LENGTH                       equ 0001h
PIR7_I2C1IF_MASK                         equ 0004h
PIR7_I2C1EIF_POSN                        equ 0003h
PIR7_I2C1EIF_POSITION                    equ 0003h
PIR7_I2C1EIF_SIZE                        equ 0001h
PIR7_I2C1EIF_LENGTH                      equ 0001h
PIR7_I2C1EIF_MASK                        equ 0008h
PIR7_CLC3IF_POSN                         equ 0005h
PIR7_CLC3IF_POSITION                     equ 0005h
PIR7_CLC3IF_SIZE                         equ 0001h
PIR7_CLC3IF_LENGTH                       equ 0001h
PIR7_CLC3IF_MASK                         equ 0020h
PIR7_PWM3PIF_POSN                        equ 0006h
PIR7_PWM3PIF_POSITION                    equ 0006h
PIR7_PWM3PIF_SIZE                        equ 0001h
PIR7_PWM3PIF_LENGTH                      equ 0001h
PIR7_PWM3PIF_MASK                        equ 0040h
PIR7_PWM3IF_POSN                         equ 0007h
PIR7_PWM3IF_POSITION                     equ 0007h
PIR7_PWM3IF_SIZE                         equ 0001h
PIR7_PWM3IF_LENGTH                       equ 0001h
PIR7_PWM3IF_MASK                         equ 0080h

// Register: PIR8
#define PIR8 PIR8
PIR8                                     equ 04B6h
// bitfield definitions
PIR8_U2RXIF_POSN                         equ 0000h
PIR8_U2RXIF_POSITION                     equ 0000h
PIR8_U2RXIF_SIZE                         equ 0001h
PIR8_U2RXIF_LENGTH                       equ 0001h
PIR8_U2RXIF_MASK                         equ 0001h
PIR8_U2TXIF_POSN                         equ 0001h
PIR8_U2TXIF_POSITION                     equ 0001h
PIR8_U2TXIF_SIZE                         equ 0001h
PIR8_U2TXIF_LENGTH                       equ 0001h
PIR8_U2TXIF_MASK                         equ 0002h
PIR8_U2EIF_POSN                          equ 0002h
PIR8_U2EIF_POSITION                      equ 0002h
PIR8_U2EIF_SIZE                          equ 0001h
PIR8_U2EIF_LENGTH                        equ 0001h
PIR8_U2EIF_MASK                          equ 0004h
PIR8_U2IF_POSN                           equ 0003h
PIR8_U2IF_POSITION                       equ 0003h
PIR8_U2IF_SIZE                           equ 0001h
PIR8_U2IF_LENGTH                         equ 0001h
PIR8_U2IF_MASK                           equ 0008h
PIR8_TMR5IF_POSN                         equ 0004h
PIR8_TMR5IF_POSITION                     equ 0004h
PIR8_TMR5IF_SIZE                         equ 0001h
PIR8_TMR5IF_LENGTH                       equ 0001h
PIR8_TMR5IF_MASK                         equ 0010h
PIR8_TMR5GIF_POSN                        equ 0005h
PIR8_TMR5GIF_POSITION                    equ 0005h
PIR8_TMR5GIF_SIZE                        equ 0001h
PIR8_TMR5GIF_LENGTH                      equ 0001h
PIR8_TMR5GIF_MASK                        equ 0020h
PIR8_CCP2IF_POSN                         equ 0006h
PIR8_CCP2IF_POSITION                     equ 0006h
PIR8_CCP2IF_SIZE                         equ 0001h
PIR8_CCP2IF_LENGTH                       equ 0001h
PIR8_CCP2IF_MASK                         equ 0040h
PIR8_SCANIF_POSN                         equ 0007h
PIR8_SCANIF_POSITION                     equ 0007h
PIR8_SCANIF_SIZE                         equ 0001h
PIR8_SCANIF_LENGTH                       equ 0001h
PIR8_SCANIF_MASK                         equ 0080h

// Register: PIR9
#define PIR9 PIR9
PIR9                                     equ 04B7h
// bitfield definitions
PIR9_U3RXIF_POSN                         equ 0000h
PIR9_U3RXIF_POSITION                     equ 0000h
PIR9_U3RXIF_SIZE                         equ 0001h
PIR9_U3RXIF_LENGTH                       equ 0001h
PIR9_U3RXIF_MASK                         equ 0001h
PIR9_U3TXIF_POSN                         equ 0001h
PIR9_U3TXIF_POSITION                     equ 0001h
PIR9_U3TXIF_SIZE                         equ 0001h
PIR9_U3TXIF_LENGTH                       equ 0001h
PIR9_U3TXIF_MASK                         equ 0002h
PIR9_U3EIF_POSN                          equ 0002h
PIR9_U3EIF_POSITION                      equ 0002h
PIR9_U3EIF_SIZE                          equ 0001h
PIR9_U3EIF_LENGTH                        equ 0001h
PIR9_U3EIF_MASK                          equ 0004h
PIR9_U3IF_POSN                           equ 0003h
PIR9_U3IF_POSITION                       equ 0003h
PIR9_U3IF_SIZE                           equ 0001h
PIR9_U3IF_LENGTH                         equ 0001h
PIR9_U3IF_MASK                           equ 0008h
PIR9_CLC4IF_POSN                         equ 0005h
PIR9_CLC4IF_POSITION                     equ 0005h
PIR9_CLC4IF_SIZE                         equ 0001h
PIR9_CLC4IF_LENGTH                       equ 0001h
PIR9_CLC4IF_MASK                         equ 0020h

// Register: PIR10
#define PIR10 PIR10
PIR10                                    equ 04B8h
// bitfield definitions
PIR10_INT2IF_POSN                        equ 0000h
PIR10_INT2IF_POSITION                    equ 0000h
PIR10_INT2IF_SIZE                        equ 0001h
PIR10_INT2IF_LENGTH                      equ 0001h
PIR10_INT2IF_MASK                        equ 0001h
PIR10_CLC5IF_POSN                        equ 0001h
PIR10_CLC5IF_POSITION                    equ 0001h
PIR10_CLC5IF_SIZE                        equ 0001h
PIR10_CLC5IF_LENGTH                      equ 0001h
PIR10_CLC5IF_MASK                        equ 0002h
PIR10_CWG2IF_POSN                        equ 0002h
PIR10_CWG2IF_POSITION                    equ 0002h
PIR10_CWG2IF_SIZE                        equ 0001h
PIR10_CWG2IF_LENGTH                      equ 0001h
PIR10_CWG2IF_MASK                        equ 0004h
PIR10_NCO2IF_POSN                        equ 0003h
PIR10_NCO2IF_POSITION                    equ 0003h
PIR10_NCO2IF_SIZE                        equ 0001h
PIR10_NCO2IF_LENGTH                      equ 0001h
PIR10_NCO2IF_MASK                        equ 0008h
PIR10_DMA3SCNTIF_POSN                    equ 0004h
PIR10_DMA3SCNTIF_POSITION                equ 0004h
PIR10_DMA3SCNTIF_SIZE                    equ 0001h
PIR10_DMA3SCNTIF_LENGTH                  equ 0001h
PIR10_DMA3SCNTIF_MASK                    equ 0010h
PIR10_DMA3DCNTIF_POSN                    equ 0005h
PIR10_DMA3DCNTIF_POSITION                equ 0005h
PIR10_DMA3DCNTIF_SIZE                    equ 0001h
PIR10_DMA3DCNTIF_LENGTH                  equ 0001h
PIR10_DMA3DCNTIF_MASK                    equ 0020h
PIR10_DMA3ORIF_POSN                      equ 0006h
PIR10_DMA3ORIF_POSITION                  equ 0006h
PIR10_DMA3ORIF_SIZE                      equ 0001h
PIR10_DMA3ORIF_LENGTH                    equ 0001h
PIR10_DMA3ORIF_MASK                      equ 0040h
PIR10_DMA3AIF_POSN                       equ 0007h
PIR10_DMA3AIF_POSITION                   equ 0007h
PIR10_DMA3AIF_SIZE                       equ 0001h
PIR10_DMA3AIF_LENGTH                     equ 0001h
PIR10_DMA3AIF_MASK                       equ 0080h

// Register: PIR11
#define PIR11 PIR11
PIR11                                    equ 04B9h
// bitfield definitions
PIR11_CCP3IF_POSN                        equ 0000h
PIR11_CCP3IF_POSITION                    equ 0000h
PIR11_CCP3IF_SIZE                        equ 0001h
PIR11_CCP3IF_LENGTH                      equ 0001h
PIR11_CCP3IF_MASK                        equ 0001h
PIR11_CLC6IF_POSN                        equ 0001h
PIR11_CLC6IF_POSITION                    equ 0001h
PIR11_CLC6IF_SIZE                        equ 0001h
PIR11_CLC6IF_LENGTH                      equ 0001h
PIR11_CLC6IF_MASK                        equ 0002h
PIR11_CWG3IF_POSN                        equ 0002h
PIR11_CWG3IF_POSITION                    equ 0002h
PIR11_CWG3IF_SIZE                        equ 0001h
PIR11_CWG3IF_LENGTH                      equ 0001h
PIR11_CWG3IF_MASK                        equ 0004h
PIR11_TMR4IF_POSN                        equ 0003h
PIR11_TMR4IF_POSITION                    equ 0003h
PIR11_TMR4IF_SIZE                        equ 0001h
PIR11_TMR4IF_LENGTH                      equ 0001h
PIR11_TMR4IF_MASK                        equ 0008h
PIR11_DMA4SCNTIF_POSN                    equ 0004h
PIR11_DMA4SCNTIF_POSITION                equ 0004h
PIR11_DMA4SCNTIF_SIZE                    equ 0001h
PIR11_DMA4SCNTIF_LENGTH                  equ 0001h
PIR11_DMA4SCNTIF_MASK                    equ 0010h
PIR11_DMA4DCNTIF_POSN                    equ 0005h
PIR11_DMA4DCNTIF_POSITION                equ 0005h
PIR11_DMA4DCNTIF_SIZE                    equ 0001h
PIR11_DMA4DCNTIF_LENGTH                  equ 0001h
PIR11_DMA4DCNTIF_MASK                    equ 0020h
PIR11_DMA4ORIF_POSN                      equ 0006h
PIR11_DMA4ORIF_POSITION                  equ 0006h
PIR11_DMA4ORIF_SIZE                      equ 0001h
PIR11_DMA4ORIF_LENGTH                    equ 0001h
PIR11_DMA4ORIF_MASK                      equ 0040h
PIR11_DMA4AIF_POSN                       equ 0007h
PIR11_DMA4AIF_POSITION                   equ 0007h
PIR11_DMA4AIF_SIZE                       equ 0001h
PIR11_DMA4AIF_LENGTH                     equ 0001h
PIR11_DMA4AIF_MASK                       equ 0080h

// Register: PIR12
#define PIR12 PIR12
PIR12                                    equ 04BAh
// bitfield definitions
PIR12_U4RXIF_POSN                        equ 0000h
PIR12_U4RXIF_POSITION                    equ 0000h
PIR12_U4RXIF_SIZE                        equ 0001h
PIR12_U4RXIF_LENGTH                      equ 0001h
PIR12_U4RXIF_MASK                        equ 0001h
PIR12_U4TXIF_POSN                        equ 0001h
PIR12_U4TXIF_POSITION                    equ 0001h
PIR12_U4TXIF_SIZE                        equ 0001h
PIR12_U4TXIF_LENGTH                      equ 0001h
PIR12_U4TXIF_MASK                        equ 0002h
PIR12_U4EIF_POSN                         equ 0002h
PIR12_U4EIF_POSITION                     equ 0002h
PIR12_U4EIF_SIZE                         equ 0001h
PIR12_U4EIF_LENGTH                       equ 0001h
PIR12_U4EIF_MASK                         equ 0004h
PIR12_U4IF_POSN                          equ 0003h
PIR12_U4IF_POSITION                      equ 0003h
PIR12_U4IF_SIZE                          equ 0001h
PIR12_U4IF_LENGTH                        equ 0001h
PIR12_U4IF_MASK                          equ 0008h
PIR12_DMA5SCNTIF_POSN                    equ 0004h
PIR12_DMA5SCNTIF_POSITION                equ 0004h
PIR12_DMA5SCNTIF_SIZE                    equ 0001h
PIR12_DMA5SCNTIF_LENGTH                  equ 0001h
PIR12_DMA5SCNTIF_MASK                    equ 0010h
PIR12_DMA5DCNTIF_POSN                    equ 0005h
PIR12_DMA5DCNTIF_POSITION                equ 0005h
PIR12_DMA5DCNTIF_SIZE                    equ 0001h
PIR12_DMA5DCNTIF_LENGTH                  equ 0001h
PIR12_DMA5DCNTIF_MASK                    equ 0020h
PIR12_DMA5ORIF_POSN                      equ 0006h
PIR12_DMA5ORIF_POSITION                  equ 0006h
PIR12_DMA5ORIF_SIZE                      equ 0001h
PIR12_DMA5ORIF_LENGTH                    equ 0001h
PIR12_DMA5ORIF_MASK                      equ 0040h
PIR12_DMA5AIF_POSN                       equ 0007h
PIR12_DMA5AIF_POSITION                   equ 0007h
PIR12_DMA5AIF_SIZE                       equ 0001h
PIR12_DMA5AIF_LENGTH                     equ 0001h
PIR12_DMA5AIF_MASK                       equ 0080h

// Register: PIR13
#define PIR13 PIR13
PIR13                                    equ 04BBh
// bitfield definitions
PIR13_U5RXIF_POSN                        equ 0000h
PIR13_U5RXIF_POSITION                    equ 0000h
PIR13_U5RXIF_SIZE                        equ 0001h
PIR13_U5RXIF_LENGTH                      equ 0001h
PIR13_U5RXIF_MASK                        equ 0001h
PIR13_U5TXIF_POSN                        equ 0001h
PIR13_U5TXIF_POSITION                    equ 0001h
PIR13_U5TXIF_SIZE                        equ 0001h
PIR13_U5TXIF_LENGTH                      equ 0001h
PIR13_U5TXIF_MASK                        equ 0002h
PIR13_U5EIF_POSN                         equ 0002h
PIR13_U5EIF_POSITION                     equ 0002h
PIR13_U5EIF_SIZE                         equ 0001h
PIR13_U5EIF_LENGTH                       equ 0001h
PIR13_U5EIF_MASK                         equ 0004h
PIR13_U5IF_POSN                          equ 0003h
PIR13_U5IF_POSITION                      equ 0003h
PIR13_U5IF_SIZE                          equ 0001h
PIR13_U5IF_LENGTH                        equ 0001h
PIR13_U5IF_MASK                          equ 0008h
PIR13_DMA6SCNTIF_POSN                    equ 0004h
PIR13_DMA6SCNTIF_POSITION                equ 0004h
PIR13_DMA6SCNTIF_SIZE                    equ 0001h
PIR13_DMA6SCNTIF_LENGTH                  equ 0001h
PIR13_DMA6SCNTIF_MASK                    equ 0010h
PIR13_DMA6DCNTIF_POSN                    equ 0005h
PIR13_DMA6DCNTIF_POSITION                equ 0005h
PIR13_DMA6DCNTIF_SIZE                    equ 0001h
PIR13_DMA6DCNTIF_LENGTH                  equ 0001h
PIR13_DMA6DCNTIF_MASK                    equ 0020h
PIR13_DMA6ORIF_POSN                      equ 0006h
PIR13_DMA6ORIF_POSITION                  equ 0006h
PIR13_DMA6ORIF_SIZE                      equ 0001h
PIR13_DMA6ORIF_LENGTH                    equ 0001h
PIR13_DMA6ORIF_MASK                      equ 0040h
PIR13_DMA6AIF_POSN                       equ 0007h
PIR13_DMA6AIF_POSITION                   equ 0007h
PIR13_DMA6AIF_SIZE                       equ 0001h
PIR13_DMA6AIF_LENGTH                     equ 0001h
PIR13_DMA6AIF_MASK                       equ 0080h

// Register: PIR14
#define PIR14 PIR14
PIR14                                    equ 04BCh
// bitfield definitions
PIR14_CLC7IF_POSN                        equ 0001h
PIR14_CLC7IF_POSITION                    equ 0001h
PIR14_CLC7IF_SIZE                        equ 0001h
PIR14_CLC7IF_LENGTH                      equ 0001h
PIR14_CLC7IF_MASK                        equ 0002h
PIR14_C2IF_POSN                          equ 0002h
PIR14_C2IF_POSITION                      equ 0002h
PIR14_C2IF_SIZE                          equ 0001h
PIR14_C2IF_LENGTH                        equ 0001h
PIR14_C2IF_MASK                          equ 0004h
PIR14_NCO3IF_POSN                        equ 0003h
PIR14_NCO3IF_POSITION                    equ 0003h
PIR14_NCO3IF_SIZE                        equ 0001h
PIR14_NCO3IF_LENGTH                      equ 0001h
PIR14_NCO3IF_MASK                        equ 0008h

// Register: PIR15
#define PIR15 PIR15
PIR15                                    equ 04BDh
// bitfield definitions
PIR15_NVMIF_POSN                         equ 0000h
PIR15_NVMIF_POSITION                     equ 0000h
PIR15_NVMIF_SIZE                         equ 0001h
PIR15_NVMIF_LENGTH                       equ 0001h
PIR15_NVMIF_MASK                         equ 0001h
PIR15_CLC8IF_POSN                        equ 0001h
PIR15_CLC8IF_POSITION                    equ 0001h
PIR15_CLC8IF_SIZE                        equ 0001h
PIR15_CLC8IF_LENGTH                      equ 0001h
PIR15_CLC8IF_MASK                        equ 0002h
PIR15_CRCIF_POSN                         equ 0002h
PIR15_CRCIF_POSITION                     equ 0002h
PIR15_CRCIF_SIZE                         equ 0001h
PIR15_CRCIF_LENGTH                       equ 0001h
PIR15_CRCIF_MASK                         equ 0004h
PIR15_TMR6IF_POSN                        equ 0003h
PIR15_TMR6IF_POSITION                    equ 0003h
PIR15_TMR6IF_SIZE                        equ 0001h
PIR15_TMR6IF_LENGTH                      equ 0001h
PIR15_TMR6IF_MASK                        equ 0008h

// Register: LATA
#define LATA LATA
LATA                                     equ 04BEh
// bitfield definitions
LATA_LATA0_POSN                          equ 0000h
LATA_LATA0_POSITION                      equ 0000h
LATA_LATA0_SIZE                          equ 0001h
LATA_LATA0_LENGTH                        equ 0001h
LATA_LATA0_MASK                          equ 0001h
LATA_LATA1_POSN                          equ 0001h
LATA_LATA1_POSITION                      equ 0001h
LATA_LATA1_SIZE                          equ 0001h
LATA_LATA1_LENGTH                        equ 0001h
LATA_LATA1_MASK                          equ 0002h
LATA_LATA2_POSN                          equ 0002h
LATA_LATA2_POSITION                      equ 0002h
LATA_LATA2_SIZE                          equ 0001h
LATA_LATA2_LENGTH                        equ 0001h
LATA_LATA2_MASK                          equ 0004h
LATA_LATA3_POSN                          equ 0003h
LATA_LATA3_POSITION                      equ 0003h
LATA_LATA3_SIZE                          equ 0001h
LATA_LATA3_LENGTH                        equ 0001h
LATA_LATA3_MASK                          equ 0008h
LATA_LATA4_POSN                          equ 0004h
LATA_LATA4_POSITION                      equ 0004h
LATA_LATA4_SIZE                          equ 0001h
LATA_LATA4_LENGTH                        equ 0001h
LATA_LATA4_MASK                          equ 0010h
LATA_LATA5_POSN                          equ 0005h
LATA_LATA5_POSITION                      equ 0005h
LATA_LATA5_SIZE                          equ 0001h
LATA_LATA5_LENGTH                        equ 0001h
LATA_LATA5_MASK                          equ 0020h
LATA_LATA6_POSN                          equ 0006h
LATA_LATA6_POSITION                      equ 0006h
LATA_LATA6_SIZE                          equ 0001h
LATA_LATA6_LENGTH                        equ 0001h
LATA_LATA6_MASK                          equ 0040h
LATA_LATA7_POSN                          equ 0007h
LATA_LATA7_POSITION                      equ 0007h
LATA_LATA7_SIZE                          equ 0001h
LATA_LATA7_LENGTH                        equ 0001h
LATA_LATA7_MASK                          equ 0080h

// Register: LATB
#define LATB LATB
LATB                                     equ 04BFh
// bitfield definitions
LATB_LATB0_POSN                          equ 0000h
LATB_LATB0_POSITION                      equ 0000h
LATB_LATB0_SIZE                          equ 0001h
LATB_LATB0_LENGTH                        equ 0001h
LATB_LATB0_MASK                          equ 0001h
LATB_LATB1_POSN                          equ 0001h
LATB_LATB1_POSITION                      equ 0001h
LATB_LATB1_SIZE                          equ 0001h
LATB_LATB1_LENGTH                        equ 0001h
LATB_LATB1_MASK                          equ 0002h
LATB_LATB2_POSN                          equ 0002h
LATB_LATB2_POSITION                      equ 0002h
LATB_LATB2_SIZE                          equ 0001h
LATB_LATB2_LENGTH                        equ 0001h
LATB_LATB2_MASK                          equ 0004h
LATB_LATB3_POSN                          equ 0003h
LATB_LATB3_POSITION                      equ 0003h
LATB_LATB3_SIZE                          equ 0001h
LATB_LATB3_LENGTH                        equ 0001h
LATB_LATB3_MASK                          equ 0008h
LATB_LATB4_POSN                          equ 0004h
LATB_LATB4_POSITION                      equ 0004h
LATB_LATB4_SIZE                          equ 0001h
LATB_LATB4_LENGTH                        equ 0001h
LATB_LATB4_MASK                          equ 0010h
LATB_LATB5_POSN                          equ 0005h
LATB_LATB5_POSITION                      equ 0005h
LATB_LATB5_SIZE                          equ 0001h
LATB_LATB5_LENGTH                        equ 0001h
LATB_LATB5_MASK                          equ 0020h
LATB_LATB6_POSN                          equ 0006h
LATB_LATB6_POSITION                      equ 0006h
LATB_LATB6_SIZE                          equ 0001h
LATB_LATB6_LENGTH                        equ 0001h
LATB_LATB6_MASK                          equ 0040h
LATB_LATB7_POSN                          equ 0007h
LATB_LATB7_POSITION                      equ 0007h
LATB_LATB7_SIZE                          equ 0001h
LATB_LATB7_LENGTH                        equ 0001h
LATB_LATB7_MASK                          equ 0080h

// Register: LATC
#define LATC LATC
LATC                                     equ 04C0h
// bitfield definitions
LATC_LATC0_POSN                          equ 0000h
LATC_LATC0_POSITION                      equ 0000h
LATC_LATC0_SIZE                          equ 0001h
LATC_LATC0_LENGTH                        equ 0001h
LATC_LATC0_MASK                          equ 0001h
LATC_LATC1_POSN                          equ 0001h
LATC_LATC1_POSITION                      equ 0001h
LATC_LATC1_SIZE                          equ 0001h
LATC_LATC1_LENGTH                        equ 0001h
LATC_LATC1_MASK                          equ 0002h
LATC_LATC2_POSN                          equ 0002h
LATC_LATC2_POSITION                      equ 0002h
LATC_LATC2_SIZE                          equ 0001h
LATC_LATC2_LENGTH                        equ 0001h
LATC_LATC2_MASK                          equ 0004h
LATC_LATC3_POSN                          equ 0003h
LATC_LATC3_POSITION                      equ 0003h
LATC_LATC3_SIZE                          equ 0001h
LATC_LATC3_LENGTH                        equ 0001h
LATC_LATC3_MASK                          equ 0008h
LATC_LATC4_POSN                          equ 0004h
LATC_LATC4_POSITION                      equ 0004h
LATC_LATC4_SIZE                          equ 0001h
LATC_LATC4_LENGTH                        equ 0001h
LATC_LATC4_MASK                          equ 0010h
LATC_LATC5_POSN                          equ 0005h
LATC_LATC5_POSITION                      equ 0005h
LATC_LATC5_SIZE                          equ 0001h
LATC_LATC5_LENGTH                        equ 0001h
LATC_LATC5_MASK                          equ 0020h
LATC_LATC6_POSN                          equ 0006h
LATC_LATC6_POSITION                      equ 0006h
LATC_LATC6_SIZE                          equ 0001h
LATC_LATC6_LENGTH                        equ 0001h
LATC_LATC6_MASK                          equ 0040h
LATC_LATC7_POSN                          equ 0007h
LATC_LATC7_POSITION                      equ 0007h
LATC_LATC7_SIZE                          equ 0001h
LATC_LATC7_LENGTH                        equ 0001h
LATC_LATC7_MASK                          equ 0080h

// Register: LATD
#define LATD LATD
LATD                                     equ 04C1h
// bitfield definitions
LATD_LATD0_POSN                          equ 0000h
LATD_LATD0_POSITION                      equ 0000h
LATD_LATD0_SIZE                          equ 0001h
LATD_LATD0_LENGTH                        equ 0001h
LATD_LATD0_MASK                          equ 0001h
LATD_LATD1_POSN                          equ 0001h
LATD_LATD1_POSITION                      equ 0001h
LATD_LATD1_SIZE                          equ 0001h
LATD_LATD1_LENGTH                        equ 0001h
LATD_LATD1_MASK                          equ 0002h
LATD_LATD2_POSN                          equ 0002h
LATD_LATD2_POSITION                      equ 0002h
LATD_LATD2_SIZE                          equ 0001h
LATD_LATD2_LENGTH                        equ 0001h
LATD_LATD2_MASK                          equ 0004h
LATD_LATD3_POSN                          equ 0003h
LATD_LATD3_POSITION                      equ 0003h
LATD_LATD3_SIZE                          equ 0001h
LATD_LATD3_LENGTH                        equ 0001h
LATD_LATD3_MASK                          equ 0008h
LATD_LATD4_POSN                          equ 0004h
LATD_LATD4_POSITION                      equ 0004h
LATD_LATD4_SIZE                          equ 0001h
LATD_LATD4_LENGTH                        equ 0001h
LATD_LATD4_MASK                          equ 0010h
LATD_LATD5_POSN                          equ 0005h
LATD_LATD5_POSITION                      equ 0005h
LATD_LATD5_SIZE                          equ 0001h
LATD_LATD5_LENGTH                        equ 0001h
LATD_LATD5_MASK                          equ 0020h
LATD_LATD6_POSN                          equ 0006h
LATD_LATD6_POSITION                      equ 0006h
LATD_LATD6_SIZE                          equ 0001h
LATD_LATD6_LENGTH                        equ 0001h
LATD_LATD6_MASK                          equ 0040h
LATD_LATD7_POSN                          equ 0007h
LATD_LATD7_POSITION                      equ 0007h
LATD_LATD7_SIZE                          equ 0001h
LATD_LATD7_LENGTH                        equ 0001h
LATD_LATD7_MASK                          equ 0080h

// Register: LATE
#define LATE LATE
LATE                                     equ 04C2h
// bitfield definitions
LATE_LATE0_POSN                          equ 0000h
LATE_LATE0_POSITION                      equ 0000h
LATE_LATE0_SIZE                          equ 0001h
LATE_LATE0_LENGTH                        equ 0001h
LATE_LATE0_MASK                          equ 0001h
LATE_LATE1_POSN                          equ 0001h
LATE_LATE1_POSITION                      equ 0001h
LATE_LATE1_SIZE                          equ 0001h
LATE_LATE1_LENGTH                        equ 0001h
LATE_LATE1_MASK                          equ 0002h
LATE_LATE2_POSN                          equ 0002h
LATE_LATE2_POSITION                      equ 0002h
LATE_LATE2_SIZE                          equ 0001h
LATE_LATE2_LENGTH                        equ 0001h
LATE_LATE2_MASK                          equ 0004h

// Register: LATF
#define LATF LATF
LATF                                     equ 04C3h
// bitfield definitions
LATF_LATF0_POSN                          equ 0000h
LATF_LATF0_POSITION                      equ 0000h
LATF_LATF0_SIZE                          equ 0001h
LATF_LATF0_LENGTH                        equ 0001h
LATF_LATF0_MASK                          equ 0001h
LATF_LATF1_POSN                          equ 0001h
LATF_LATF1_POSITION                      equ 0001h
LATF_LATF1_SIZE                          equ 0001h
LATF_LATF1_LENGTH                        equ 0001h
LATF_LATF1_MASK                          equ 0002h
LATF_LATF2_POSN                          equ 0002h
LATF_LATF2_POSITION                      equ 0002h
LATF_LATF2_SIZE                          equ 0001h
LATF_LATF2_LENGTH                        equ 0001h
LATF_LATF2_MASK                          equ 0004h
LATF_LATF3_POSN                          equ 0003h
LATF_LATF3_POSITION                      equ 0003h
LATF_LATF3_SIZE                          equ 0001h
LATF_LATF3_LENGTH                        equ 0001h
LATF_LATF3_MASK                          equ 0008h
LATF_LATF4_POSN                          equ 0004h
LATF_LATF4_POSITION                      equ 0004h
LATF_LATF4_SIZE                          equ 0001h
LATF_LATF4_LENGTH                        equ 0001h
LATF_LATF4_MASK                          equ 0010h
LATF_LATF5_POSN                          equ 0005h
LATF_LATF5_POSITION                      equ 0005h
LATF_LATF5_SIZE                          equ 0001h
LATF_LATF5_LENGTH                        equ 0001h
LATF_LATF5_MASK                          equ 0020h
LATF_LATF6_POSN                          equ 0006h
LATF_LATF6_POSITION                      equ 0006h
LATF_LATF6_SIZE                          equ 0001h
LATF_LATF6_LENGTH                        equ 0001h
LATF_LATF6_MASK                          equ 0040h
LATF_LATF7_POSN                          equ 0007h
LATF_LATF7_POSITION                      equ 0007h
LATF_LATF7_SIZE                          equ 0001h
LATF_LATF7_LENGTH                        equ 0001h
LATF_LATF7_MASK                          equ 0080h

// Register: TRISA
#define TRISA TRISA
TRISA                                    equ 04C6h
// bitfield definitions
TRISA_TRISA0_POSN                        equ 0000h
TRISA_TRISA0_POSITION                    equ 0000h
TRISA_TRISA0_SIZE                        equ 0001h
TRISA_TRISA0_LENGTH                      equ 0001h
TRISA_TRISA0_MASK                        equ 0001h
TRISA_TRISA1_POSN                        equ 0001h
TRISA_TRISA1_POSITION                    equ 0001h
TRISA_TRISA1_SIZE                        equ 0001h
TRISA_TRISA1_LENGTH                      equ 0001h
TRISA_TRISA1_MASK                        equ 0002h
TRISA_TRISA2_POSN                        equ 0002h
TRISA_TRISA2_POSITION                    equ 0002h
TRISA_TRISA2_SIZE                        equ 0001h
TRISA_TRISA2_LENGTH                      equ 0001h
TRISA_TRISA2_MASK                        equ 0004h
TRISA_TRISA3_POSN                        equ 0003h
TRISA_TRISA3_POSITION                    equ 0003h
TRISA_TRISA3_SIZE                        equ 0001h
TRISA_TRISA3_LENGTH                      equ 0001h
TRISA_TRISA3_MASK                        equ 0008h
TRISA_TRISA4_POSN                        equ 0004h
TRISA_TRISA4_POSITION                    equ 0004h
TRISA_TRISA4_SIZE                        equ 0001h
TRISA_TRISA4_LENGTH                      equ 0001h
TRISA_TRISA4_MASK                        equ 0010h
TRISA_TRISA5_POSN                        equ 0005h
TRISA_TRISA5_POSITION                    equ 0005h
TRISA_TRISA5_SIZE                        equ 0001h
TRISA_TRISA5_LENGTH                      equ 0001h
TRISA_TRISA5_MASK                        equ 0020h
TRISA_TRISA6_POSN                        equ 0006h
TRISA_TRISA6_POSITION                    equ 0006h
TRISA_TRISA6_SIZE                        equ 0001h
TRISA_TRISA6_LENGTH                      equ 0001h
TRISA_TRISA6_MASK                        equ 0040h
TRISA_TRISA7_POSN                        equ 0007h
TRISA_TRISA7_POSITION                    equ 0007h
TRISA_TRISA7_SIZE                        equ 0001h
TRISA_TRISA7_LENGTH                      equ 0001h
TRISA_TRISA7_MASK                        equ 0080h

// Register: TRISB
#define TRISB TRISB
TRISB                                    equ 04C7h
// bitfield definitions
TRISB_TRISB0_POSN                        equ 0000h
TRISB_TRISB0_POSITION                    equ 0000h
TRISB_TRISB0_SIZE                        equ 0001h
TRISB_TRISB0_LENGTH                      equ 0001h
TRISB_TRISB0_MASK                        equ 0001h
TRISB_TRISB1_POSN                        equ 0001h
TRISB_TRISB1_POSITION                    equ 0001h
TRISB_TRISB1_SIZE                        equ 0001h
TRISB_TRISB1_LENGTH                      equ 0001h
TRISB_TRISB1_MASK                        equ 0002h
TRISB_TRISB2_POSN                        equ 0002h
TRISB_TRISB2_POSITION                    equ 0002h
TRISB_TRISB2_SIZE                        equ 0001h
TRISB_TRISB2_LENGTH                      equ 0001h
TRISB_TRISB2_MASK                        equ 0004h
TRISB_TRISB3_POSN                        equ 0003h
TRISB_TRISB3_POSITION                    equ 0003h
TRISB_TRISB3_SIZE                        equ 0001h
TRISB_TRISB3_LENGTH                      equ 0001h
TRISB_TRISB3_MASK                        equ 0008h
TRISB_TRISB4_POSN                        equ 0004h
TRISB_TRISB4_POSITION                    equ 0004h
TRISB_TRISB4_SIZE                        equ 0001h
TRISB_TRISB4_LENGTH                      equ 0001h
TRISB_TRISB4_MASK                        equ 0010h
TRISB_TRISB5_POSN                        equ 0005h
TRISB_TRISB5_POSITION                    equ 0005h
TRISB_TRISB5_SIZE                        equ 0001h
TRISB_TRISB5_LENGTH                      equ 0001h
TRISB_TRISB5_MASK                        equ 0020h
TRISB_TRISB6_POSN                        equ 0006h
TRISB_TRISB6_POSITION                    equ 0006h
TRISB_TRISB6_SIZE                        equ 0001h
TRISB_TRISB6_LENGTH                      equ 0001h
TRISB_TRISB6_MASK                        equ 0040h
TRISB_TRISB7_POSN                        equ 0007h
TRISB_TRISB7_POSITION                    equ 0007h
TRISB_TRISB7_SIZE                        equ 0001h
TRISB_TRISB7_LENGTH                      equ 0001h
TRISB_TRISB7_MASK                        equ 0080h

// Register: TRISC
#define TRISC TRISC
TRISC                                    equ 04C8h
// bitfield definitions
TRISC_TRISC0_POSN                        equ 0000h
TRISC_TRISC0_POSITION                    equ 0000h
TRISC_TRISC0_SIZE                        equ 0001h
TRISC_TRISC0_LENGTH                      equ 0001h
TRISC_TRISC0_MASK                        equ 0001h
TRISC_TRISC1_POSN                        equ 0001h
TRISC_TRISC1_POSITION                    equ 0001h
TRISC_TRISC1_SIZE                        equ 0001h
TRISC_TRISC1_LENGTH                      equ 0001h
TRISC_TRISC1_MASK                        equ 0002h
TRISC_TRISC2_POSN                        equ 0002h
TRISC_TRISC2_POSITION                    equ 0002h
TRISC_TRISC2_SIZE                        equ 0001h
TRISC_TRISC2_LENGTH                      equ 0001h
TRISC_TRISC2_MASK                        equ 0004h
TRISC_TRISC3_POSN                        equ 0003h
TRISC_TRISC3_POSITION                    equ 0003h
TRISC_TRISC3_SIZE                        equ 0001h
TRISC_TRISC3_LENGTH                      equ 0001h
TRISC_TRISC3_MASK                        equ 0008h
TRISC_TRISC4_POSN                        equ 0004h
TRISC_TRISC4_POSITION                    equ 0004h
TRISC_TRISC4_SIZE                        equ 0001h
TRISC_TRISC4_LENGTH                      equ 0001h
TRISC_TRISC4_MASK                        equ 0010h
TRISC_TRISC5_POSN                        equ 0005h
TRISC_TRISC5_POSITION                    equ 0005h
TRISC_TRISC5_SIZE                        equ 0001h
TRISC_TRISC5_LENGTH                      equ 0001h
TRISC_TRISC5_MASK                        equ 0020h
TRISC_TRISC6_POSN                        equ 0006h
TRISC_TRISC6_POSITION                    equ 0006h
TRISC_TRISC6_SIZE                        equ 0001h
TRISC_TRISC6_LENGTH                      equ 0001h
TRISC_TRISC6_MASK                        equ 0040h
TRISC_TRISC7_POSN                        equ 0007h
TRISC_TRISC7_POSITION                    equ 0007h
TRISC_TRISC7_SIZE                        equ 0001h
TRISC_TRISC7_LENGTH                      equ 0001h
TRISC_TRISC7_MASK                        equ 0080h

// Register: TRISD
#define TRISD TRISD
TRISD                                    equ 04C9h
// bitfield definitions
TRISD_TRISD0_POSN                        equ 0000h
TRISD_TRISD0_POSITION                    equ 0000h
TRISD_TRISD0_SIZE                        equ 0001h
TRISD_TRISD0_LENGTH                      equ 0001h
TRISD_TRISD0_MASK                        equ 0001h
TRISD_TRISD1_POSN                        equ 0001h
TRISD_TRISD1_POSITION                    equ 0001h
TRISD_TRISD1_SIZE                        equ 0001h
TRISD_TRISD1_LENGTH                      equ 0001h
TRISD_TRISD1_MASK                        equ 0002h
TRISD_TRISD2_POSN                        equ 0002h
TRISD_TRISD2_POSITION                    equ 0002h
TRISD_TRISD2_SIZE                        equ 0001h
TRISD_TRISD2_LENGTH                      equ 0001h
TRISD_TRISD2_MASK                        equ 0004h
TRISD_TRISD3_POSN                        equ 0003h
TRISD_TRISD3_POSITION                    equ 0003h
TRISD_TRISD3_SIZE                        equ 0001h
TRISD_TRISD3_LENGTH                      equ 0001h
TRISD_TRISD3_MASK                        equ 0008h
TRISD_TRISD4_POSN                        equ 0004h
TRISD_TRISD4_POSITION                    equ 0004h
TRISD_TRISD4_SIZE                        equ 0001h
TRISD_TRISD4_LENGTH                      equ 0001h
TRISD_TRISD4_MASK                        equ 0010h
TRISD_TRISD5_POSN                        equ 0005h
TRISD_TRISD5_POSITION                    equ 0005h
TRISD_TRISD5_SIZE                        equ 0001h
TRISD_TRISD5_LENGTH                      equ 0001h
TRISD_TRISD5_MASK                        equ 0020h
TRISD_TRISD6_POSN                        equ 0006h
TRISD_TRISD6_POSITION                    equ 0006h
TRISD_TRISD6_SIZE                        equ 0001h
TRISD_TRISD6_LENGTH                      equ 0001h
TRISD_TRISD6_MASK                        equ 0040h
TRISD_TRISD7_POSN                        equ 0007h
TRISD_TRISD7_POSITION                    equ 0007h
TRISD_TRISD7_SIZE                        equ 0001h
TRISD_TRISD7_LENGTH                      equ 0001h
TRISD_TRISD7_MASK                        equ 0080h

// Register: TRISE
#define TRISE TRISE
TRISE                                    equ 04CAh
// bitfield definitions
TRISE_TRISE0_POSN                        equ 0000h
TRISE_TRISE0_POSITION                    equ 0000h
TRISE_TRISE0_SIZE                        equ 0001h
TRISE_TRISE0_LENGTH                      equ 0001h
TRISE_TRISE0_MASK                        equ 0001h
TRISE_TRISE1_POSN                        equ 0001h
TRISE_TRISE1_POSITION                    equ 0001h
TRISE_TRISE1_SIZE                        equ 0001h
TRISE_TRISE1_LENGTH                      equ 0001h
TRISE_TRISE1_MASK                        equ 0002h
TRISE_TRISE2_POSN                        equ 0002h
TRISE_TRISE2_POSITION                    equ 0002h
TRISE_TRISE2_SIZE                        equ 0001h
TRISE_TRISE2_LENGTH                      equ 0001h
TRISE_TRISE2_MASK                        equ 0004h

// Register: TRISF
#define TRISF TRISF
TRISF                                    equ 04CBh
// bitfield definitions
TRISF_TRISF0_POSN                        equ 0000h
TRISF_TRISF0_POSITION                    equ 0000h
TRISF_TRISF0_SIZE                        equ 0001h
TRISF_TRISF0_LENGTH                      equ 0001h
TRISF_TRISF0_MASK                        equ 0001h
TRISF_TRISF1_POSN                        equ 0001h
TRISF_TRISF1_POSITION                    equ 0001h
TRISF_TRISF1_SIZE                        equ 0001h
TRISF_TRISF1_LENGTH                      equ 0001h
TRISF_TRISF1_MASK                        equ 0002h
TRISF_TRISF2_POSN                        equ 0002h
TRISF_TRISF2_POSITION                    equ 0002h
TRISF_TRISF2_SIZE                        equ 0001h
TRISF_TRISF2_LENGTH                      equ 0001h
TRISF_TRISF2_MASK                        equ 0004h
TRISF_TRISF3_POSN                        equ 0003h
TRISF_TRISF3_POSITION                    equ 0003h
TRISF_TRISF3_SIZE                        equ 0001h
TRISF_TRISF3_LENGTH                      equ 0001h
TRISF_TRISF3_MASK                        equ 0008h
TRISF_TRISF4_POSN                        equ 0004h
TRISF_TRISF4_POSITION                    equ 0004h
TRISF_TRISF4_SIZE                        equ 0001h
TRISF_TRISF4_LENGTH                      equ 0001h
TRISF_TRISF4_MASK                        equ 0010h
TRISF_TRISF5_POSN                        equ 0005h
TRISF_TRISF5_POSITION                    equ 0005h
TRISF_TRISF5_SIZE                        equ 0001h
TRISF_TRISF5_LENGTH                      equ 0001h
TRISF_TRISF5_MASK                        equ 0020h
TRISF_TRISF6_POSN                        equ 0006h
TRISF_TRISF6_POSITION                    equ 0006h
TRISF_TRISF6_SIZE                        equ 0001h
TRISF_TRISF6_LENGTH                      equ 0001h
TRISF_TRISF6_MASK                        equ 0040h
TRISF_TRISF7_POSN                        equ 0007h
TRISF_TRISF7_POSITION                    equ 0007h
TRISF_TRISF7_SIZE                        equ 0001h
TRISF_TRISF7_LENGTH                      equ 0001h
TRISF_TRISF7_MASK                        equ 0080h

// Register: PORTA
#define PORTA PORTA
PORTA                                    equ 04CEh
// bitfield definitions
PORTA_RA0_POSN                           equ 0000h
PORTA_RA0_POSITION                       equ 0000h
PORTA_RA0_SIZE                           equ 0001h
PORTA_RA0_LENGTH                         equ 0001h
PORTA_RA0_MASK                           equ 0001h
PORTA_RA1_POSN                           equ 0001h
PORTA_RA1_POSITION                       equ 0001h
PORTA_RA1_SIZE                           equ 0001h
PORTA_RA1_LENGTH                         equ 0001h
PORTA_RA1_MASK                           equ 0002h
PORTA_RA2_POSN                           equ 0002h
PORTA_RA2_POSITION                       equ 0002h
PORTA_RA2_SIZE                           equ 0001h
PORTA_RA2_LENGTH                         equ 0001h
PORTA_RA2_MASK                           equ 0004h
PORTA_RA3_POSN                           equ 0003h
PORTA_RA3_POSITION                       equ 0003h
PORTA_RA3_SIZE                           equ 0001h
PORTA_RA3_LENGTH                         equ 0001h
PORTA_RA3_MASK                           equ 0008h
PORTA_RA4_POSN                           equ 0004h
PORTA_RA4_POSITION                       equ 0004h
PORTA_RA4_SIZE                           equ 0001h
PORTA_RA4_LENGTH                         equ 0001h
PORTA_RA4_MASK                           equ 0010h
PORTA_RA5_POSN                           equ 0005h
PORTA_RA5_POSITION                       equ 0005h
PORTA_RA5_SIZE                           equ 0001h
PORTA_RA5_LENGTH                         equ 0001h
PORTA_RA5_MASK                           equ 0020h
PORTA_RA6_POSN                           equ 0006h
PORTA_RA6_POSITION                       equ 0006h
PORTA_RA6_SIZE                           equ 0001h
PORTA_RA6_LENGTH                         equ 0001h
PORTA_RA6_MASK                           equ 0040h
PORTA_RA7_POSN                           equ 0007h
PORTA_RA7_POSITION                       equ 0007h
PORTA_RA7_SIZE                           equ 0001h
PORTA_RA7_LENGTH                         equ 0001h
PORTA_RA7_MASK                           equ 0080h

// Register: PORTB
#define PORTB PORTB
PORTB                                    equ 04CFh
// bitfield definitions
PORTB_RB0_POSN                           equ 0000h
PORTB_RB0_POSITION                       equ 0000h
PORTB_RB0_SIZE                           equ 0001h
PORTB_RB0_LENGTH                         equ 0001h
PORTB_RB0_MASK                           equ 0001h
PORTB_RB1_POSN                           equ 0001h
PORTB_RB1_POSITION                       equ 0001h
PORTB_RB1_SIZE                           equ 0001h
PORTB_RB1_LENGTH                         equ 0001h
PORTB_RB1_MASK                           equ 0002h
PORTB_RB2_POSN                           equ 0002h
PORTB_RB2_POSITION                       equ 0002h
PORTB_RB2_SIZE                           equ 0001h
PORTB_RB2_LENGTH                         equ 0001h
PORTB_RB2_MASK                           equ 0004h
PORTB_RB3_POSN                           equ 0003h
PORTB_RB3_POSITION                       equ 0003h
PORTB_RB3_SIZE                           equ 0001h
PORTB_RB3_LENGTH                         equ 0001h
PORTB_RB3_MASK                           equ 0008h
PORTB_RB4_POSN                           equ 0004h
PORTB_RB4_POSITION                       equ 0004h
PORTB_RB4_SIZE                           equ 0001h
PORTB_RB4_LENGTH                         equ 0001h
PORTB_RB4_MASK                           equ 0010h
PORTB_RB5_POSN                           equ 0005h
PORTB_RB5_POSITION                       equ 0005h
PORTB_RB5_SIZE                           equ 0001h
PORTB_RB5_LENGTH                         equ 0001h
PORTB_RB5_MASK                           equ 0020h
PORTB_RB6_POSN                           equ 0006h
PORTB_RB6_POSITION                       equ 0006h
PORTB_RB6_SIZE                           equ 0001h
PORTB_RB6_LENGTH                         equ 0001h
PORTB_RB6_MASK                           equ 0040h
PORTB_RB7_POSN                           equ 0007h
PORTB_RB7_POSITION                       equ 0007h
PORTB_RB7_SIZE                           equ 0001h
PORTB_RB7_LENGTH                         equ 0001h
PORTB_RB7_MASK                           equ 0080h

// Register: PORTC
#define PORTC PORTC
PORTC                                    equ 04D0h
// bitfield definitions
PORTC_RC0_POSN                           equ 0000h
PORTC_RC0_POSITION                       equ 0000h
PORTC_RC0_SIZE                           equ 0001h
PORTC_RC0_LENGTH                         equ 0001h
PORTC_RC0_MASK                           equ 0001h
PORTC_RC1_POSN                           equ 0001h
PORTC_RC1_POSITION                       equ 0001h
PORTC_RC1_SIZE                           equ 0001h
PORTC_RC1_LENGTH                         equ 0001h
PORTC_RC1_MASK                           equ 0002h
PORTC_RC2_POSN                           equ 0002h
PORTC_RC2_POSITION                       equ 0002h
PORTC_RC2_SIZE                           equ 0001h
PORTC_RC2_LENGTH                         equ 0001h
PORTC_RC2_MASK                           equ 0004h
PORTC_RC3_POSN                           equ 0003h
PORTC_RC3_POSITION                       equ 0003h
PORTC_RC3_SIZE                           equ 0001h
PORTC_RC3_LENGTH                         equ 0001h
PORTC_RC3_MASK                           equ 0008h
PORTC_RC4_POSN                           equ 0004h
PORTC_RC4_POSITION                       equ 0004h
PORTC_RC4_SIZE                           equ 0001h
PORTC_RC4_LENGTH                         equ 0001h
PORTC_RC4_MASK                           equ 0010h
PORTC_RC5_POSN                           equ 0005h
PORTC_RC5_POSITION                       equ 0005h
PORTC_RC5_SIZE                           equ 0001h
PORTC_RC5_LENGTH                         equ 0001h
PORTC_RC5_MASK                           equ 0020h
PORTC_RC6_POSN                           equ 0006h
PORTC_RC6_POSITION                       equ 0006h
PORTC_RC6_SIZE                           equ 0001h
PORTC_RC6_LENGTH                         equ 0001h
PORTC_RC6_MASK                           equ 0040h
PORTC_RC7_POSN                           equ 0007h
PORTC_RC7_POSITION                       equ 0007h
PORTC_RC7_SIZE                           equ 0001h
PORTC_RC7_LENGTH                         equ 0001h
PORTC_RC7_MASK                           equ 0080h

// Register: PORTD
#define PORTD PORTD
PORTD                                    equ 04D1h
// bitfield definitions
PORTD_RD0_POSN                           equ 0000h
PORTD_RD0_POSITION                       equ 0000h
PORTD_RD0_SIZE                           equ 0001h
PORTD_RD0_LENGTH                         equ 0001h
PORTD_RD0_MASK                           equ 0001h
PORTD_RD1_POSN                           equ 0001h
PORTD_RD1_POSITION                       equ 0001h
PORTD_RD1_SIZE                           equ 0001h
PORTD_RD1_LENGTH                         equ 0001h
PORTD_RD1_MASK                           equ 0002h
PORTD_RD2_POSN                           equ 0002h
PORTD_RD2_POSITION                       equ 0002h
PORTD_RD2_SIZE                           equ 0001h
PORTD_RD2_LENGTH                         equ 0001h
PORTD_RD2_MASK                           equ 0004h
PORTD_RD3_POSN                           equ 0003h
PORTD_RD3_POSITION                       equ 0003h
PORTD_RD3_SIZE                           equ 0001h
PORTD_RD3_LENGTH                         equ 0001h
PORTD_RD3_MASK                           equ 0008h
PORTD_RD4_POSN                           equ 0004h
PORTD_RD4_POSITION                       equ 0004h
PORTD_RD4_SIZE                           equ 0001h
PORTD_RD4_LENGTH                         equ 0001h
PORTD_RD4_MASK                           equ 0010h
PORTD_RD5_POSN                           equ 0005h
PORTD_RD5_POSITION                       equ 0005h
PORTD_RD5_SIZE                           equ 0001h
PORTD_RD5_LENGTH                         equ 0001h
PORTD_RD5_MASK                           equ 0020h
PORTD_RD6_POSN                           equ 0006h
PORTD_RD6_POSITION                       equ 0006h
PORTD_RD6_SIZE                           equ 0001h
PORTD_RD6_LENGTH                         equ 0001h
PORTD_RD6_MASK                           equ 0040h
PORTD_RD7_POSN                           equ 0007h
PORTD_RD7_POSITION                       equ 0007h
PORTD_RD7_SIZE                           equ 0001h
PORTD_RD7_LENGTH                         equ 0001h
PORTD_RD7_MASK                           equ 0080h

// Register: PORTE
#define PORTE PORTE
PORTE                                    equ 04D2h
// bitfield definitions
PORTE_RE0_POSN                           equ 0000h
PORTE_RE0_POSITION                       equ 0000h
PORTE_RE0_SIZE                           equ 0001h
PORTE_RE0_LENGTH                         equ 0001h
PORTE_RE0_MASK                           equ 0001h
PORTE_RE1_POSN                           equ 0001h
PORTE_RE1_POSITION                       equ 0001h
PORTE_RE1_SIZE                           equ 0001h
PORTE_RE1_LENGTH                         equ 0001h
PORTE_RE1_MASK                           equ 0002h
PORTE_RE2_POSN                           equ 0002h
PORTE_RE2_POSITION                       equ 0002h
PORTE_RE2_SIZE                           equ 0001h
PORTE_RE2_LENGTH                         equ 0001h
PORTE_RE2_MASK                           equ 0004h
PORTE_RE3_POSN                           equ 0003h
PORTE_RE3_POSITION                       equ 0003h
PORTE_RE3_SIZE                           equ 0001h
PORTE_RE3_LENGTH                         equ 0001h
PORTE_RE3_MASK                           equ 0008h

// Register: PORTF
#define PORTF PORTF
PORTF                                    equ 04D3h
// bitfield definitions
PORTF_RF0_POSN                           equ 0000h
PORTF_RF0_POSITION                       equ 0000h
PORTF_RF0_SIZE                           equ 0001h
PORTF_RF0_LENGTH                         equ 0001h
PORTF_RF0_MASK                           equ 0001h
PORTF_RF1_POSN                           equ 0001h
PORTF_RF1_POSITION                       equ 0001h
PORTF_RF1_SIZE                           equ 0001h
PORTF_RF1_LENGTH                         equ 0001h
PORTF_RF1_MASK                           equ 0002h
PORTF_RF2_POSN                           equ 0002h
PORTF_RF2_POSITION                       equ 0002h
PORTF_RF2_SIZE                           equ 0001h
PORTF_RF2_LENGTH                         equ 0001h
PORTF_RF2_MASK                           equ 0004h
PORTF_RF3_POSN                           equ 0003h
PORTF_RF3_POSITION                       equ 0003h
PORTF_RF3_SIZE                           equ 0001h
PORTF_RF3_LENGTH                         equ 0001h
PORTF_RF3_MASK                           equ 0008h
PORTF_RF4_POSN                           equ 0004h
PORTF_RF4_POSITION                       equ 0004h
PORTF_RF4_SIZE                           equ 0001h
PORTF_RF4_LENGTH                         equ 0001h
PORTF_RF4_MASK                           equ 0010h
PORTF_RF5_POSN                           equ 0005h
PORTF_RF5_POSITION                       equ 0005h
PORTF_RF5_SIZE                           equ 0001h
PORTF_RF5_LENGTH                         equ 0001h
PORTF_RF5_MASK                           equ 0020h
PORTF_RF6_POSN                           equ 0006h
PORTF_RF6_POSITION                       equ 0006h
PORTF_RF6_SIZE                           equ 0001h
PORTF_RF6_LENGTH                         equ 0001h
PORTF_RF6_MASK                           equ 0040h
PORTF_RF7_POSN                           equ 0007h
PORTF_RF7_POSITION                       equ 0007h
PORTF_RF7_SIZE                           equ 0001h
PORTF_RF7_LENGTH                         equ 0001h
PORTF_RF7_MASK                           equ 0080h

// Register: INTCON0
#define INTCON0 INTCON0
INTCON0                                  equ 04D6h
// bitfield definitions
INTCON0_INT0EDG_POSN                     equ 0000h
INTCON0_INT0EDG_POSITION                 equ 0000h
INTCON0_INT0EDG_SIZE                     equ 0001h
INTCON0_INT0EDG_LENGTH                   equ 0001h
INTCON0_INT0EDG_MASK                     equ 0001h
INTCON0_INT1EDG_POSN                     equ 0001h
INTCON0_INT1EDG_POSITION                 equ 0001h
INTCON0_INT1EDG_SIZE                     equ 0001h
INTCON0_INT1EDG_LENGTH                   equ 0001h
INTCON0_INT1EDG_MASK                     equ 0002h
INTCON0_INT2EDG_POSN                     equ 0002h
INTCON0_INT2EDG_POSITION                 equ 0002h
INTCON0_INT2EDG_SIZE                     equ 0001h
INTCON0_INT2EDG_LENGTH                   equ 0001h
INTCON0_INT2EDG_MASK                     equ 0004h
INTCON0_IPEN_POSN                        equ 0005h
INTCON0_IPEN_POSITION                    equ 0005h
INTCON0_IPEN_SIZE                        equ 0001h
INTCON0_IPEN_LENGTH                      equ 0001h
INTCON0_IPEN_MASK                        equ 0020h
INTCON0_GIEL_POSN                        equ 0006h
INTCON0_GIEL_POSITION                    equ 0006h
INTCON0_GIEL_SIZE                        equ 0001h
INTCON0_GIEL_LENGTH                      equ 0001h
INTCON0_GIEL_MASK                        equ 0040h
INTCON0_GIE_POSN                         equ 0007h
INTCON0_GIE_POSITION                     equ 0007h
INTCON0_GIE_SIZE                         equ 0001h
INTCON0_GIE_LENGTH                       equ 0001h
INTCON0_GIE_MASK                         equ 0080h
INTCON0_GIEH_POSN                        equ 0007h
INTCON0_GIEH_POSITION                    equ 0007h
INTCON0_GIEH_SIZE                        equ 0001h
INTCON0_GIEH_LENGTH                      equ 0001h
INTCON0_GIEH_MASK                        equ 0080h

// Register: INTCON1
#define INTCON1 INTCON1
INTCON1                                  equ 04D7h
// bitfield definitions
INTCON1_STAT_POSN                        equ 0006h
INTCON1_STAT_POSITION                    equ 0006h
INTCON1_STAT_SIZE                        equ 0002h
INTCON1_STAT_LENGTH                      equ 0002h
INTCON1_STAT_MASK                        equ 00C0h
INTCON1_STAT0_POSN                       equ 0006h
INTCON1_STAT0_POSITION                   equ 0006h
INTCON1_STAT0_SIZE                       equ 0001h
INTCON1_STAT0_LENGTH                     equ 0001h
INTCON1_STAT0_MASK                       equ 0040h
INTCON1_STAT1_POSN                       equ 0007h
INTCON1_STAT1_POSITION                   equ 0007h
INTCON1_STAT1_SIZE                       equ 0001h
INTCON1_STAT1_LENGTH                     equ 0001h
INTCON1_STAT1_MASK                       equ 0080h

// Register: STATUS
#define STATUS STATUS
STATUS                                   equ 04D8h
// bitfield definitions
STATUS_NOT_PD_POSN                       equ 0005h
STATUS_NOT_PD_POSITION                   equ 0005h
STATUS_NOT_PD_SIZE                       equ 0001h
STATUS_NOT_PD_LENGTH                     equ 0001h
STATUS_NOT_PD_MASK                       equ 0020h
STATUS_NOT_TO_POSN                       equ 0006h
STATUS_NOT_TO_POSITION                   equ 0006h
STATUS_NOT_TO_SIZE                       equ 0001h
STATUS_NOT_TO_LENGTH                     equ 0001h
STATUS_NOT_TO_MASK                       equ 0040h
STATUS_C_POSN                            equ 0000h
STATUS_C_POSITION                        equ 0000h
STATUS_C_SIZE                            equ 0001h
STATUS_C_LENGTH                          equ 0001h
STATUS_C_MASK                            equ 0001h
STATUS_DC_POSN                           equ 0001h
STATUS_DC_POSITION                       equ 0001h
STATUS_DC_SIZE                           equ 0001h
STATUS_DC_LENGTH                         equ 0001h
STATUS_DC_MASK                           equ 0002h
STATUS_Z_POSN                            equ 0002h
STATUS_Z_POSITION                        equ 0002h
STATUS_Z_SIZE                            equ 0001h
STATUS_Z_LENGTH                          equ 0001h
STATUS_Z_MASK                            equ 0004h
STATUS_OV_POSN                           equ 0003h
STATUS_OV_POSITION                       equ 0003h
STATUS_OV_SIZE                           equ 0001h
STATUS_OV_LENGTH                         equ 0001h
STATUS_OV_MASK                           equ 0008h
STATUS_N_POSN                            equ 0004h
STATUS_N_POSITION                        equ 0004h
STATUS_N_SIZE                            equ 0001h
STATUS_N_LENGTH                          equ 0001h
STATUS_N_MASK                            equ 0010h
STATUS_nPD_POSN                          equ 0005h
STATUS_nPD_POSITION                      equ 0005h
STATUS_nPD_SIZE                          equ 0001h
STATUS_nPD_LENGTH                        equ 0001h
STATUS_nPD_MASK                          equ 0020h
STATUS_nTO_POSN                          equ 0006h
STATUS_nTO_POSITION                      equ 0006h
STATUS_nTO_SIZE                          equ 0001h
STATUS_nTO_LENGTH                        equ 0001h
STATUS_nTO_MASK                          equ 0040h
STATUS_PD_POSN                           equ 0005h
STATUS_PD_POSITION                       equ 0005h
STATUS_PD_SIZE                           equ 0001h
STATUS_PD_LENGTH                         equ 0001h
STATUS_PD_MASK                           equ 0020h
STATUS_TO_POSN                           equ 0006h
STATUS_TO_POSITION                       equ 0006h
STATUS_TO_SIZE                           equ 0001h
STATUS_TO_LENGTH                         equ 0001h
STATUS_TO_MASK                           equ 0040h

// Register: FSR2
#define FSR2 FSR2
FSR2                                     equ 04D9h

// Register: FSR2L
#define FSR2L FSR2L
FSR2L                                    equ 04D9h
// bitfield definitions
FSR2L_FSR2L_POSN                         equ 0000h
FSR2L_FSR2L_POSITION                     equ 0000h
FSR2L_FSR2L_SIZE                         equ 0008h
FSR2L_FSR2L_LENGTH                       equ 0008h
FSR2L_FSR2L_MASK                         equ 00FFh

// Register: FSR2H
#define FSR2H FSR2H
FSR2H                                    equ 04DAh

// Register: PLUSW2
#define PLUSW2 PLUSW2
PLUSW2                                   equ 04DBh
// bitfield definitions
PLUSW2_PLUSW2_POSN                       equ 0000h
PLUSW2_PLUSW2_POSITION                   equ 0000h
PLUSW2_PLUSW2_SIZE                       equ 0008h
PLUSW2_PLUSW2_LENGTH                     equ 0008h
PLUSW2_PLUSW2_MASK                       equ 00FFh

// Register: PREINC2
#define PREINC2 PREINC2
PREINC2                                  equ 04DCh
// bitfield definitions
PREINC2_PREINC2_POSN                     equ 0000h
PREINC2_PREINC2_POSITION                 equ 0000h
PREINC2_PREINC2_SIZE                     equ 0008h
PREINC2_PREINC2_LENGTH                   equ 0008h
PREINC2_PREINC2_MASK                     equ 00FFh

// Register: POSTDEC2
#define POSTDEC2 POSTDEC2
POSTDEC2                                 equ 04DDh
// bitfield definitions
POSTDEC2_POSTDEC2_POSN                   equ 0000h
POSTDEC2_POSTDEC2_POSITION               equ 0000h
POSTDEC2_POSTDEC2_SIZE                   equ 0008h
POSTDEC2_POSTDEC2_LENGTH                 equ 0008h
POSTDEC2_POSTDEC2_MASK                   equ 00FFh

// Register: POSTINC2
#define POSTINC2 POSTINC2
POSTINC2                                 equ 04DEh
// bitfield definitions
POSTINC2_POSTINC2_POSN                   equ 0000h
POSTINC2_POSTINC2_POSITION               equ 0000h
POSTINC2_POSTINC2_SIZE                   equ 0008h
POSTINC2_POSTINC2_LENGTH                 equ 0008h
POSTINC2_POSTINC2_MASK                   equ 00FFh

// Register: INDF2
#define INDF2 INDF2
INDF2                                    equ 04DFh
// bitfield definitions
INDF2_INDF2_POSN                         equ 0000h
INDF2_INDF2_POSITION                     equ 0000h
INDF2_INDF2_SIZE                         equ 0008h
INDF2_INDF2_LENGTH                       equ 0008h
INDF2_INDF2_MASK                         equ 00FFh

// Register: BSR
#define BSR BSR
BSR                                      equ 04E0h

// Register: FSR1
#define FSR1 FSR1
FSR1                                     equ 04E1h

// Register: FSR1L
#define FSR1L FSR1L
FSR1L                                    equ 04E1h
// bitfield definitions
FSR1L_FSR1L_POSN                         equ 0000h
FSR1L_FSR1L_POSITION                     equ 0000h
FSR1L_FSR1L_SIZE                         equ 0008h
FSR1L_FSR1L_LENGTH                       equ 0008h
FSR1L_FSR1L_MASK                         equ 00FFh

// Register: FSR1H
#define FSR1H FSR1H
FSR1H                                    equ 04E2h

// Register: PLUSW1
#define PLUSW1 PLUSW1
PLUSW1                                   equ 04E3h
// bitfield definitions
PLUSW1_PLUSW1_POSN                       equ 0000h
PLUSW1_PLUSW1_POSITION                   equ 0000h
PLUSW1_PLUSW1_SIZE                       equ 0008h
PLUSW1_PLUSW1_LENGTH                     equ 0008h
PLUSW1_PLUSW1_MASK                       equ 00FFh

// Register: PREINC1
#define PREINC1 PREINC1
PREINC1                                  equ 04E4h
// bitfield definitions
PREINC1_PREINC1_POSN                     equ 0000h
PREINC1_PREINC1_POSITION                 equ 0000h
PREINC1_PREINC1_SIZE                     equ 0008h
PREINC1_PREINC1_LENGTH                   equ 0008h
PREINC1_PREINC1_MASK                     equ 00FFh

// Register: POSTDEC1
#define POSTDEC1 POSTDEC1
POSTDEC1                                 equ 04E5h
// bitfield definitions
POSTDEC1_POSTDEC1_POSN                   equ 0000h
POSTDEC1_POSTDEC1_POSITION               equ 0000h
POSTDEC1_POSTDEC1_SIZE                   equ 0008h
POSTDEC1_POSTDEC1_LENGTH                 equ 0008h
POSTDEC1_POSTDEC1_MASK                   equ 00FFh

// Register: POSTINC1
#define POSTINC1 POSTINC1
POSTINC1                                 equ 04E6h
// bitfield definitions
POSTINC1_POSTINC1_POSN                   equ 0000h
POSTINC1_POSTINC1_POSITION               equ 0000h
POSTINC1_POSTINC1_SIZE                   equ 0008h
POSTINC1_POSTINC1_LENGTH                 equ 0008h
POSTINC1_POSTINC1_MASK                   equ 00FFh

// Register: INDF1
#define INDF1 INDF1
INDF1                                    equ 04E7h
// bitfield definitions
INDF1_INDF1_POSN                         equ 0000h
INDF1_INDF1_POSITION                     equ 0000h
INDF1_INDF1_SIZE                         equ 0008h
INDF1_INDF1_LENGTH                       equ 0008h
INDF1_INDF1_MASK                         equ 00FFh

// Register: WREG
#define WREG WREG
WREG                                     equ 04E8h
// bitfield definitions
WREG_WREG_POSN                           equ 0000h
WREG_WREG_POSITION                       equ 0000h
WREG_WREG_SIZE                           equ 0008h
WREG_WREG_LENGTH                         equ 0008h
WREG_WREG_MASK                           equ 00FFh

// Register: FSR0
#define FSR0 FSR0
FSR0                                     equ 04E9h

// Register: FSR0L
#define FSR0L FSR0L
FSR0L                                    equ 04E9h
// bitfield definitions
FSR0L_FSR0L_POSN                         equ 0000h
FSR0L_FSR0L_POSITION                     equ 0000h
FSR0L_FSR0L_SIZE                         equ 0008h
FSR0L_FSR0L_LENGTH                       equ 0008h
FSR0L_FSR0L_MASK                         equ 00FFh

// Register: FSR0H
#define FSR0H FSR0H
FSR0H                                    equ 04EAh

// Register: PLUSW0
#define PLUSW0 PLUSW0
PLUSW0                                   equ 04EBh
// bitfield definitions
PLUSW0_PLUSW0_POSN                       equ 0000h
PLUSW0_PLUSW0_POSITION                   equ 0000h
PLUSW0_PLUSW0_SIZE                       equ 0008h
PLUSW0_PLUSW0_LENGTH                     equ 0008h
PLUSW0_PLUSW0_MASK                       equ 00FFh

// Register: PREINC0
#define PREINC0 PREINC0
PREINC0                                  equ 04ECh
// bitfield definitions
PREINC0_PREINC0_POSN                     equ 0000h
PREINC0_PREINC0_POSITION                 equ 0000h
PREINC0_PREINC0_SIZE                     equ 0008h
PREINC0_PREINC0_LENGTH                   equ 0008h
PREINC0_PREINC0_MASK                     equ 00FFh

// Register: POSTDEC0
#define POSTDEC0 POSTDEC0
POSTDEC0                                 equ 04EDh
// bitfield definitions
POSTDEC0_POSTDEC0_POSN                   equ 0000h
POSTDEC0_POSTDEC0_POSITION               equ 0000h
POSTDEC0_POSTDEC0_SIZE                   equ 0008h
POSTDEC0_POSTDEC0_LENGTH                 equ 0008h
POSTDEC0_POSTDEC0_MASK                   equ 00FFh

// Register: POSTINC0
#define POSTINC0 POSTINC0
POSTINC0                                 equ 04EEh
// bitfield definitions
POSTINC0_POSTINC0_POSN                   equ 0000h
POSTINC0_POSTINC0_POSITION               equ 0000h
POSTINC0_POSTINC0_SIZE                   equ 0008h
POSTINC0_POSTINC0_LENGTH                 equ 0008h
POSTINC0_POSTINC0_MASK                   equ 00FFh

// Register: INDF0
#define INDF0 INDF0
INDF0                                    equ 04EFh
// bitfield definitions
INDF0_INDF0_POSN                         equ 0000h
INDF0_INDF0_POSITION                     equ 0000h
INDF0_INDF0_SIZE                         equ 0008h
INDF0_INDF0_LENGTH                       equ 0008h
INDF0_INDF0_MASK                         equ 00FFh

// Register: PCON0
#define PCON0 PCON0
PCON0                                    equ 04F0h
// bitfield definitions
PCON0_NOT_BOR_POSN                       equ 0000h
PCON0_NOT_BOR_POSITION                   equ 0000h
PCON0_NOT_BOR_SIZE                       equ 0001h
PCON0_NOT_BOR_LENGTH                     equ 0001h
PCON0_NOT_BOR_MASK                       equ 0001h
PCON0_NOT_POR_POSN                       equ 0001h
PCON0_NOT_POR_POSITION                   equ 0001h
PCON0_NOT_POR_SIZE                       equ 0001h
PCON0_NOT_POR_LENGTH                     equ 0001h
PCON0_NOT_POR_MASK                       equ 0002h
PCON0_NOT_RI_POSN                        equ 0002h
PCON0_NOT_RI_POSITION                    equ 0002h
PCON0_NOT_RI_SIZE                        equ 0001h
PCON0_NOT_RI_LENGTH                      equ 0001h
PCON0_NOT_RI_MASK                        equ 0004h
PCON0_NOT_RMCLR_POSN                     equ 0003h
PCON0_NOT_RMCLR_POSITION                 equ 0003h
PCON0_NOT_RMCLR_SIZE                     equ 0001h
PCON0_NOT_RMCLR_LENGTH                   equ 0001h
PCON0_NOT_RMCLR_MASK                     equ 0008h
PCON0_NOT_RWDT_POSN                      equ 0004h
PCON0_NOT_RWDT_POSITION                  equ 0004h
PCON0_NOT_RWDT_SIZE                      equ 0001h
PCON0_NOT_RWDT_LENGTH                    equ 0001h
PCON0_NOT_RWDT_MASK                      equ 0010h
PCON0_NOT_WDTWV_POSN                     equ 0005h
PCON0_NOT_WDTWV_POSITION                 equ 0005h
PCON0_NOT_WDTWV_SIZE                     equ 0001h
PCON0_NOT_WDTWV_LENGTH                   equ 0001h
PCON0_NOT_WDTWV_MASK                     equ 0020h
PCON0_nBOR_POSN                          equ 0000h
PCON0_nBOR_POSITION                      equ 0000h
PCON0_nBOR_SIZE                          equ 0001h
PCON0_nBOR_LENGTH                        equ 0001h
PCON0_nBOR_MASK                          equ 0001h
PCON0_nPOR_POSN                          equ 0001h
PCON0_nPOR_POSITION                      equ 0001h
PCON0_nPOR_SIZE                          equ 0001h
PCON0_nPOR_LENGTH                        equ 0001h
PCON0_nPOR_MASK                          equ 0002h
PCON0_nRI_POSN                           equ 0002h
PCON0_nRI_POSITION                       equ 0002h
PCON0_nRI_SIZE                           equ 0001h
PCON0_nRI_LENGTH                         equ 0001h
PCON0_nRI_MASK                           equ 0004h
PCON0_nRMCLR_POSN                        equ 0003h
PCON0_nRMCLR_POSITION                    equ 0003h
PCON0_nRMCLR_SIZE                        equ 0001h
PCON0_nRMCLR_LENGTH                      equ 0001h
PCON0_nRMCLR_MASK                        equ 0008h
PCON0_nRWDT_POSN                         equ 0004h
PCON0_nRWDT_POSITION                     equ 0004h
PCON0_nRWDT_SIZE                         equ 0001h
PCON0_nRWDT_LENGTH                       equ 0001h
PCON0_nRWDT_MASK                         equ 0010h
PCON0_nWDTWV_POSN                        equ 0005h
PCON0_nWDTWV_POSITION                    equ 0005h
PCON0_nWDTWV_SIZE                        equ 0001h
PCON0_nWDTWV_LENGTH                      equ 0001h
PCON0_nWDTWV_MASK                        equ 0020h
PCON0_STKUNF_POSN                        equ 0006h
PCON0_STKUNF_POSITION                    equ 0006h
PCON0_STKUNF_SIZE                        equ 0001h
PCON0_STKUNF_LENGTH                      equ 0001h
PCON0_STKUNF_MASK                        equ 0040h
PCON0_STKOVF_POSN                        equ 0007h
PCON0_STKOVF_POSITION                    equ 0007h
PCON0_STKOVF_SIZE                        equ 0001h
PCON0_STKOVF_LENGTH                      equ 0001h
PCON0_STKOVF_MASK                        equ 0080h
PCON0_BOR_POSN                           equ 0000h
PCON0_BOR_POSITION                       equ 0000h
PCON0_BOR_SIZE                           equ 0001h
PCON0_BOR_LENGTH                         equ 0001h
PCON0_BOR_MASK                           equ 0001h
PCON0_POR_POSN                           equ 0001h
PCON0_POR_POSITION                       equ 0001h
PCON0_POR_SIZE                           equ 0001h
PCON0_POR_LENGTH                         equ 0001h
PCON0_POR_MASK                           equ 0002h
PCON0_RI_POSN                            equ 0002h
PCON0_RI_POSITION                        equ 0002h
PCON0_RI_SIZE                            equ 0001h
PCON0_RI_LENGTH                          equ 0001h
PCON0_RI_MASK                            equ 0004h
PCON0_RMCLR_POSN                         equ 0003h
PCON0_RMCLR_POSITION                     equ 0003h
PCON0_RMCLR_SIZE                         equ 0001h
PCON0_RMCLR_LENGTH                       equ 0001h
PCON0_RMCLR_MASK                         equ 0008h
PCON0_RWDT_POSN                          equ 0004h
PCON0_RWDT_POSITION                      equ 0004h
PCON0_RWDT_SIZE                          equ 0001h
PCON0_RWDT_LENGTH                        equ 0001h
PCON0_RWDT_MASK                          equ 0010h
PCON0_WDTWV_POSN                         equ 0005h
PCON0_WDTWV_POSITION                     equ 0005h
PCON0_WDTWV_SIZE                         equ 0001h
PCON0_WDTWV_LENGTH                       equ 0001h
PCON0_WDTWV_MASK                         equ 0020h

// Register: PCON1
#define PCON1 PCON1
PCON1                                    equ 04F1h
// bitfield definitions
PCON1_NOT_RCM_POSN                       equ 0000h
PCON1_NOT_RCM_POSITION                   equ 0000h
PCON1_NOT_RCM_SIZE                       equ 0001h
PCON1_NOT_RCM_LENGTH                     equ 0001h
PCON1_NOT_RCM_MASK                       equ 0001h
PCON1_NOT_MEMV_POSN                      equ 0001h
PCON1_NOT_MEMV_POSITION                  equ 0001h
PCON1_NOT_MEMV_SIZE                      equ 0001h
PCON1_NOT_MEMV_LENGTH                    equ 0001h
PCON1_NOT_MEMV_MASK                      equ 0002h
PCON1_NOT_RVREG_POSN                     equ 0002h
PCON1_NOT_RVREG_POSITION                 equ 0002h
PCON1_NOT_RVREG_SIZE                     equ 0001h
PCON1_NOT_RVREG_LENGTH                   equ 0001h
PCON1_NOT_RVREG_MASK                     equ 0004h
PCON1_nRCM_POSN                          equ 0000h
PCON1_nRCM_POSITION                      equ 0000h
PCON1_nRCM_SIZE                          equ 0001h
PCON1_nRCM_LENGTH                        equ 0001h
PCON1_nRCM_MASK                          equ 0001h
PCON1_nMEMV_POSN                         equ 0001h
PCON1_nMEMV_POSITION                     equ 0001h
PCON1_nMEMV_SIZE                         equ 0001h
PCON1_nMEMV_LENGTH                       equ 0001h
PCON1_nMEMV_MASK                         equ 0002h
PCON1_nRVREG_POSN                        equ 0002h
PCON1_nRVREG_POSITION                    equ 0002h
PCON1_nRVREG_SIZE                        equ 0001h
PCON1_nRVREG_LENGTH                      equ 0001h
PCON1_nRVREG_MASK                        equ 0004h
PCON1_MEMV_POSN                          equ 0001h
PCON1_MEMV_POSITION                      equ 0001h
PCON1_MEMV_SIZE                          equ 0001h
PCON1_MEMV_LENGTH                        equ 0001h
PCON1_MEMV_MASK                          equ 0002h

// Register: CPUDOZE
#define CPUDOZE CPUDOZE
CPUDOZE                                  equ 04F2h
// bitfield definitions
CPUDOZE_DOZE_POSN                        equ 0000h
CPUDOZE_DOZE_POSITION                    equ 0000h
CPUDOZE_DOZE_SIZE                        equ 0003h
CPUDOZE_DOZE_LENGTH                      equ 0003h
CPUDOZE_DOZE_MASK                        equ 0007h
CPUDOZE_DOE_POSN                         equ 0004h
CPUDOZE_DOE_POSITION                     equ 0004h
CPUDOZE_DOE_SIZE                         equ 0001h
CPUDOZE_DOE_LENGTH                       equ 0001h
CPUDOZE_DOE_MASK                         equ 0010h
CPUDOZE_ROI_POSN                         equ 0005h
CPUDOZE_ROI_POSITION                     equ 0005h
CPUDOZE_ROI_SIZE                         equ 0001h
CPUDOZE_ROI_LENGTH                       equ 0001h
CPUDOZE_ROI_MASK                         equ 0020h
CPUDOZE_DOZEN_POSN                       equ 0006h
CPUDOZE_DOZEN_POSITION                   equ 0006h
CPUDOZE_DOZEN_SIZE                       equ 0001h
CPUDOZE_DOZEN_LENGTH                     equ 0001h
CPUDOZE_DOZEN_MASK                       equ 0040h
CPUDOZE_IDLEN_POSN                       equ 0007h
CPUDOZE_IDLEN_POSITION                   equ 0007h
CPUDOZE_IDLEN_SIZE                       equ 0001h
CPUDOZE_IDLEN_LENGTH                     equ 0001h
CPUDOZE_IDLEN_MASK                       equ 0080h
CPUDOZE_DOZE0_POSN                       equ 0000h
CPUDOZE_DOZE0_POSITION                   equ 0000h
CPUDOZE_DOZE0_SIZE                       equ 0001h
CPUDOZE_DOZE0_LENGTH                     equ 0001h
CPUDOZE_DOZE0_MASK                       equ 0001h
CPUDOZE_DOZE1_POSN                       equ 0001h
CPUDOZE_DOZE1_POSITION                   equ 0001h
CPUDOZE_DOZE1_SIZE                       equ 0001h
CPUDOZE_DOZE1_LENGTH                     equ 0001h
CPUDOZE_DOZE1_MASK                       equ 0002h
CPUDOZE_DOZE2_POSN                       equ 0002h
CPUDOZE_DOZE2_POSITION                   equ 0002h
CPUDOZE_DOZE2_SIZE                       equ 0001h
CPUDOZE_DOZE2_LENGTH                     equ 0001h
CPUDOZE_DOZE2_MASK                       equ 0004h

// Register: PROD
#define PROD PROD
PROD                                     equ 04F3h

// Register: PRODL
#define PRODL PRODL
PRODL                                    equ 04F3h
// bitfield definitions
PRODL_PRODL_POSN                         equ 0000h
PRODL_PRODL_POSITION                     equ 0000h
PRODL_PRODL_SIZE                         equ 0008h
PRODL_PRODL_LENGTH                       equ 0008h
PRODL_PRODL_MASK                         equ 00FFh

// Register: PRODH
#define PRODH PRODH
PRODH                                    equ 04F4h
// bitfield definitions
PRODH_PRODH_POSN                         equ 0000h
PRODH_PRODH_POSITION                     equ 0000h
PRODH_PRODH_SIZE                         equ 0008h
PRODH_PRODH_LENGTH                       equ 0008h
PRODH_PRODH_MASK                         equ 00FFh

// Register: TABLAT
#define TABLAT TABLAT
TABLAT                                   equ 04F5h
// bitfield definitions
TABLAT_TABLAT_POSN                       equ 0000h
TABLAT_TABLAT_POSITION                   equ 0000h
TABLAT_TABLAT_SIZE                       equ 0008h
TABLAT_TABLAT_LENGTH                     equ 0008h
TABLAT_TABLAT_MASK                       equ 00FFh

// Register: TBLPTR
#define TBLPTR TBLPTR
TBLPTR                                   equ 04F6h

// Register: TBLPTRL
#define TBLPTRL TBLPTRL
TBLPTRL                                  equ 04F6h
// bitfield definitions
TBLPTRL_TBLPTRL_POSN                     equ 0000h
TBLPTRL_TBLPTRL_POSITION                 equ 0000h
TBLPTRL_TBLPTRL_SIZE                     equ 0008h
TBLPTRL_TBLPTRL_LENGTH                   equ 0008h
TBLPTRL_TBLPTRL_MASK                     equ 00FFh

// Register: TBLPTRH
#define TBLPTRH TBLPTRH
TBLPTRH                                  equ 04F7h
// bitfield definitions
TBLPTRH_TBLPTRH_POSN                     equ 0000h
TBLPTRH_TBLPTRH_POSITION                 equ 0000h
TBLPTRH_TBLPTRH_SIZE                     equ 0008h
TBLPTRH_TBLPTRH_LENGTH                   equ 0008h
TBLPTRH_TBLPTRH_MASK                     equ 00FFh

// Register: TBLPTRU
#define TBLPTRU TBLPTRU
TBLPTRU                                  equ 04F8h
// bitfield definitions
TBLPTRU_TBLPTRU_POSN                     equ 0000h
TBLPTRU_TBLPTRU_POSITION                 equ 0000h
TBLPTRU_TBLPTRU_SIZE                     equ 0006h
TBLPTRU_TBLPTRU_LENGTH                   equ 0006h
TBLPTRU_TBLPTRU_MASK                     equ 003Fh
TBLPTRU_ACSS_POSN                        equ 0005h
TBLPTRU_ACSS_POSITION                    equ 0005h
TBLPTRU_ACSS_SIZE                        equ 0001h
TBLPTRU_ACSS_LENGTH                      equ 0001h
TBLPTRU_ACSS_MASK                        equ 0020h

// Register: PCLAT
#define PCLAT PCLAT
PCLAT                                    equ 04F9h

// Register: PCL
#define PCL PCL
PCL                                      equ 04F9h
// bitfield definitions
PCL_PCL_POSN                             equ 0000h
PCL_PCL_POSITION                         equ 0000h
PCL_PCL_SIZE                             equ 0008h
PCL_PCL_LENGTH                           equ 0008h
PCL_PCL_MASK                             equ 00FFh

// Register: PCLATH
#define PCLATH PCLATH
PCLATH                                   equ 04FAh
// bitfield definitions
PCLATH_PCH_POSN                          equ 0000h
PCLATH_PCH_POSITION                      equ 0000h
PCLATH_PCH_SIZE                          equ 0008h
PCLATH_PCH_LENGTH                        equ 0008h
PCLATH_PCH_MASK                          equ 00FFh

// Register: PCLATU
#define PCLATU PCLATU
PCLATU                                   equ 04FBh
// bitfield definitions
PCLATU_PCU_POSN                          equ 0000h
PCLATU_PCU_POSITION                      equ 0000h
PCLATU_PCU_SIZE                          equ 0005h
PCLATU_PCU_LENGTH                        equ 0005h
PCLATU_PCU_MASK                          equ 001Fh

// Register: STKPTR
#define STKPTR STKPTR
STKPTR                                   equ 04FCh
// bitfield definitions
STKPTR_STKPTR_POSN                       equ 0000h
STKPTR_STKPTR_POSITION                   equ 0000h
STKPTR_STKPTR_SIZE                       equ 0006h
STKPTR_STKPTR_LENGTH                     equ 0006h
STKPTR_STKPTR_MASK                       equ 003Fh
STKPTR_STKPTR0_POSN                      equ 0000h
STKPTR_STKPTR0_POSITION                  equ 0000h
STKPTR_STKPTR0_SIZE                      equ 0001h
STKPTR_STKPTR0_LENGTH                    equ 0001h
STKPTR_STKPTR0_MASK                      equ 0001h
STKPTR_STKPTR1_POSN                      equ 0001h
STKPTR_STKPTR1_POSITION                  equ 0001h
STKPTR_STKPTR1_SIZE                      equ 0001h
STKPTR_STKPTR1_LENGTH                    equ 0001h
STKPTR_STKPTR1_MASK                      equ 0002h
STKPTR_STKPTR2_POSN                      equ 0002h
STKPTR_STKPTR2_POSITION                  equ 0002h
STKPTR_STKPTR2_SIZE                      equ 0001h
STKPTR_STKPTR2_LENGTH                    equ 0001h
STKPTR_STKPTR2_MASK                      equ 0004h
STKPTR_STKPTR3_POSN                      equ 0003h
STKPTR_STKPTR3_POSITION                  equ 0003h
STKPTR_STKPTR3_SIZE                      equ 0001h
STKPTR_STKPTR3_LENGTH                    equ 0001h
STKPTR_STKPTR3_MASK                      equ 0008h
STKPTR_STKPTR4_POSN                      equ 0004h
STKPTR_STKPTR4_POSITION                  equ 0004h
STKPTR_STKPTR4_SIZE                      equ 0001h
STKPTR_STKPTR4_LENGTH                    equ 0001h
STKPTR_STKPTR4_MASK                      equ 0010h
STKPTR_STKPTR5_POSN                      equ 0005h
STKPTR_STKPTR5_POSITION                  equ 0005h
STKPTR_STKPTR5_SIZE                      equ 0001h
STKPTR_STKPTR5_LENGTH                    equ 0001h
STKPTR_STKPTR5_MASK                      equ 0020h
STKPTR_SP0_POSN                          equ 0000h
STKPTR_SP0_POSITION                      equ 0000h
STKPTR_SP0_SIZE                          equ 0001h
STKPTR_SP0_LENGTH                        equ 0001h
STKPTR_SP0_MASK                          equ 0001h
STKPTR_SP1_POSN                          equ 0001h
STKPTR_SP1_POSITION                      equ 0001h
STKPTR_SP1_SIZE                          equ 0001h
STKPTR_SP1_LENGTH                        equ 0001h
STKPTR_SP1_MASK                          equ 0002h
STKPTR_SP2_POSN                          equ 0002h
STKPTR_SP2_POSITION                      equ 0002h
STKPTR_SP2_SIZE                          equ 0001h
STKPTR_SP2_LENGTH                        equ 0001h
STKPTR_SP2_MASK                          equ 0004h
STKPTR_SP3_POSN                          equ 0003h
STKPTR_SP3_POSITION                      equ 0003h
STKPTR_SP3_SIZE                          equ 0001h
STKPTR_SP3_LENGTH                        equ 0001h
STKPTR_SP3_MASK                          equ 0008h
STKPTR_SP4_POSN                          equ 0004h
STKPTR_SP4_POSITION                      equ 0004h
STKPTR_SP4_SIZE                          equ 0001h
STKPTR_SP4_LENGTH                        equ 0001h
STKPTR_SP4_MASK                          equ 0010h
STKPTR_SP5_POSN                          equ 0005h
STKPTR_SP5_POSITION                      equ 0005h
STKPTR_SP5_SIZE                          equ 0001h
STKPTR_SP5_LENGTH                        equ 0001h
STKPTR_SP5_MASK                          equ 0020h

// Register: TOS
#define TOS TOS
TOS                                      equ 04FDh

// Register: TOSL
#define TOSL TOSL
TOSL                                     equ 04FDh
// bitfield definitions
TOSL_TOSL_POSN                           equ 0000h
TOSL_TOSL_POSITION                       equ 0000h
TOSL_TOSL_SIZE                           equ 0008h
TOSL_TOSL_LENGTH                         equ 0008h
TOSL_TOSL_MASK                           equ 00FFh

// Register: TOSH
#define TOSH TOSH
TOSH                                     equ 04FEh
// bitfield definitions
TOSH_TOSH_POSN                           equ 0000h
TOSH_TOSH_POSITION                       equ 0000h
TOSH_TOSH_SIZE                           equ 0008h
TOSH_TOSH_LENGTH                         equ 0008h
TOSH_TOSH_MASK                           equ 00FFh

// Register: TOSU
#define TOSU TOSU
TOSU                                     equ 04FFh

/*
 * Bit Access Macros
 */

#ifndef PAGEMASK
#define PAGEMASK(addr) ((addr) and 0FFFFFh)
#endif
#ifndef BANKMASK
#define BANKMASK(addr) ((addr) and 0FFh)
#endif
#define ABD                              BANKMASK(I2C1CON2), 4, b
#define ACC20                            BANKMASK(ADACCU), 4, b
#define ACC21                            BANKMASK(ADACCU), 5, b
#define ACC22                            BANKMASK(ADACCU), 6, b
#define ACC23                            BANKMASK(ADACCU), 7, b
#define ACCM                             BANKMASK(CRCCON0), 4, b
#define ACKCNT                           BANKMASK(I2C1CON1), 7, b
#define ACKDT                            BANKMASK(I2C1CON1), 6, b
#define ACKSTAT                          BANKMASK(I2C1CON1), 5, b
#define ACKT                             BANKMASK(I2C1CON1), 4, b
#define ACKT1IE                          BANKMASK(I2C1PIE), 6, b
#define ACKT1IF                          BANKMASK(I2C1PIR), 6, b
#define ACKTIE                           BANKMASK(I2C1PIE), 6, b
#define ACKTIF                           BANKMASK(I2C1PIR), 6, b
#define ACLR                             BANKMASK(ADCON2), 3, b
#define ACNT                             BANKMASK(I2C1CON2), 7, b
#define ACQ0                             BANKMASK(ADACQL), 0, b
#define ACQ1                             BANKMASK(ADACQL), 1, b
#define ACQ10                            BANKMASK(ADACQH), 2, b
#define ACQ11                            BANKMASK(ADACQH), 3, b
#define ACQ12                            BANKMASK(ADACQH), 4, b
#define ACQ2                             BANKMASK(ADACQL), 2, b
#define ACQ3                             BANKMASK(ADACQL), 3, b
#define ACQ4                             BANKMASK(ADACQL), 4, b
#define ACQ5                             BANKMASK(ADACQL), 5, b
#define ACQ6                             BANKMASK(ADACQL), 6, b
#define ACQ7                             BANKMASK(ADACQL), 7, b
#define ACQ8                             BANKMASK(ADACQH), 0, b
#define ACQ9                             BANKMASK(ADACQH), 1, b
#define ACSS                             BANKMASK(TBLPTRU), 5, a
#define ACT0                             BANKMASK(ADACT), 0, b
#define ACT1                             BANKMASK(ADACT), 1, b
#define ACT2                             BANKMASK(ADACT), 2, b
#define ACT3                             BANKMASK(ADACT), 3, b
#define ACT4                             BANKMASK(ADACT), 4, b
#define ACT5                             BANKMASK(ADACT), 5, b
#define ACTEN                            BANKMASK(ACTCON), 7, b
#define ACTIE                            BANKMASK(PIE1), 3, a
#define ACTIF                            BANKMASK(PIR1), 3, a
#define ACTIP                            BANKMASK(IPR1), 3, b
#define ACTLOCK                          BANKMASK(ACTCON), 3, b
#define ACTMD                            BANKMASK(PMD3), 7, b
#define ACTORS                           BANKMASK(ACTCON), 1, b
#define ACTUD                            BANKMASK(ACTCON), 6, b
#define AD0                              BANKMASK(IVTADL), 0, b
#define AD1                              BANKMASK(IVTADL), 1, b
#define AD10                             BANKMASK(IVTADH), 2, b
#define AD11                             BANKMASK(IVTADH), 3, b
#define AD12                             BANKMASK(IVTADH), 4, b
#define AD13                             BANKMASK(IVTADH), 5, b
#define AD14                             BANKMASK(IVTADH), 6, b
#define AD15                             BANKMASK(IVTADH), 7, b
#define AD16                             BANKMASK(IVTADU), 0, b
#define AD17                             BANKMASK(IVTADU), 1, b
#define AD18                             BANKMASK(IVTADU), 2, b
#define AD19                             BANKMASK(IVTADU), 3, b
#define AD2                              BANKMASK(IVTADL), 2, b
#define AD20                             BANKMASK(IVTADU), 4, b
#define AD3                              BANKMASK(IVTADL), 3, b
#define AD4                              BANKMASK(IVTADL), 4, b
#define AD5                              BANKMASK(IVTADL), 5, b
#define AD6                              BANKMASK(IVTADL), 6, b
#define AD7                              BANKMASK(IVTADL), 7, b
#define AD8                              BANKMASK(IVTADH), 0, b
#define AD9                              BANKMASK(IVTADH), 1, b
#define ADACC0                           BANKMASK(ADACCL), 0, b
#define ADACC1                           BANKMASK(ADACCL), 1, b
#define ADACC10                          BANKMASK(ADACCH), 2, b
#define ADACC11                          BANKMASK(ADACCH), 3, b
#define ADACC12                          BANKMASK(ADACCH), 4, b
#define ADACC13                          BANKMASK(ADACCH), 5, b
#define ADACC14                          BANKMASK(ADACCH), 6, b
#define ADACC15                          BANKMASK(ADACCH), 7, b
#define ADACC16                          BANKMASK(ADACCU), 0, b
#define ADACC17                          BANKMASK(ADACCU), 1, b
#define ADACC18                          BANKMASK(ADACCU), 2, b
#define ADACC19                          BANKMASK(ADACCU), 3, b
#define ADACC2                           BANKMASK(ADACCL), 2, b
#define ADACC20                          BANKMASK(ADACCU), 4, b
#define ADACC21                          BANKMASK(ADACCU), 5, b
#define ADACC22                          BANKMASK(ADACCU), 6, b
#define ADACC23                          BANKMASK(ADACCU), 7, b
#define ADACC3                           BANKMASK(ADACCL), 3, b
#define ADACC4                           BANKMASK(ADACCL), 4, b
#define ADACC5                           BANKMASK(ADACCL), 5, b
#define ADACC6                           BANKMASK(ADACCL), 6, b
#define ADACC7                           BANKMASK(ADACCL), 7, b
#define ADACC8                           BANKMASK(ADACCH), 0, b
#define ADACC9                           BANKMASK(ADACCH), 1, b
#define ADACLR                           BANKMASK(ADCON2), 3, b
#define ADACQ0                           BANKMASK(ADACQL), 0, b
#define ADACQ1                           BANKMASK(ADACQL), 1, b
#define ADACQ10                          BANKMASK(ADACQH), 2, b
#define ADACQ11                          BANKMASK(ADACQH), 3, b
#define ADACQ12                          BANKMASK(ADACQH), 4, b
#define ADACQ2                           BANKMASK(ADACQL), 2, b
#define ADACQ3                           BANKMASK(ADACQL), 3, b
#define ADACQ4                           BANKMASK(ADACQL), 4, b
#define ADACQ5                           BANKMASK(ADACQL), 5, b
#define ADACQ6                           BANKMASK(ADACQL), 6, b
#define ADACQ7                           BANKMASK(ADACQL), 7, b
#define ADACQ8                           BANKMASK(ADACQH), 0, b
#define ADACQ9                           BANKMASK(ADACQH), 1, b
#define ADACT0                           BANKMASK(ADACT), 0, b
#define ADACT1                           BANKMASK(ADACT), 1, b
#define ADACT2                           BANKMASK(ADACT), 2, b
#define ADACT3                           BANKMASK(ADACT), 3, b
#define ADACT4                           BANKMASK(ADACT), 4, b
#define ADACT5                           BANKMASK(ADACT), 5, b
#define ADACTPPS0                        BANKMASK(ADACTPPS), 0, b
#define ADACTPPS1                        BANKMASK(ADACTPPS), 1, b
#define ADACTPPS2                        BANKMASK(ADACTPPS), 2, b
#define ADACTPPS3                        BANKMASK(ADACTPPS), 3, b
#define ADACTPPS4                        BANKMASK(ADACTPPS), 4, b
#define ADAOV                            BANKMASK(ADSTAT), 7, b
#define ADCALC0                          BANKMASK(ADCON3), 4, b
#define ADCALC1                          BANKMASK(ADCON3), 5, b
#define ADCALC2                          BANKMASK(ADCON3), 6, b
#define ADCAP0                           BANKMASK(ADCAP), 0, b
#define ADCAP1                           BANKMASK(ADCAP), 1, b
#define ADCAP2                           BANKMASK(ADCAP), 2, b
#define ADCAP3                           BANKMASK(ADCAP), 3, b
#define ADCAP4                           BANKMASK(ADCAP), 4, b
#define ADCMD                            BANKMASK(PMD3), 5, b
#define ADCNT0                           BANKMASK(ADCNT), 0, b
#define ADCNT1                           BANKMASK(ADCNT), 1, b
#define ADCNT2                           BANKMASK(ADCNT), 2, b
#define ADCNT3                           BANKMASK(ADCNT), 3, b
#define ADCNT4                           BANKMASK(ADCNT), 4, b
#define ADCNT5                           BANKMASK(ADCNT), 5, b
#define ADCNT6                           BANKMASK(ADCNT), 6, b
#define ADCNT7                           BANKMASK(ADCNT), 7, b
#define ADCONT                           BANKMASK(ADCON0), 6, b
#define ADCPON                           BANKMASK(ADCPCON), 7, b
#define ADCPRDY                          BANKMASK(ADCPCON), 0, b
#define ADCRS0                           BANKMASK(ADCON2), 4, b
#define ADCRS1                           BANKMASK(ADCON2), 5, b
#define ADCRS2                           BANKMASK(ADCON2), 6, b
#define ADCS                             BANKMASK(ADCON0), 4, b
#define ADCS0                            BANKMASK(ADCLK), 0, b
#define ADCS1                            BANKMASK(ADCLK), 1, b
#define ADCS2                            BANKMASK(ADCLK), 2, b
#define ADCS3                            BANKMASK(ADCLK), 3, b
#define ADCS4                            BANKMASK(ADCLK), 4, b
#define ADCS5                            BANKMASK(ADCLK), 5, b
#define ADDSEN                           BANKMASK(ADCON1), 0, b
#define ADERR0                           BANKMASK(ADERRL), 0, b
#define ADERR1                           BANKMASK(ADERRL), 1, b
#define ADERR10                          BANKMASK(ADERRH), 2, b
#define ADERR11                          BANKMASK(ADERRH), 3, b
#define ADERR12                          BANKMASK(ADERRH), 4, b
#define ADERR13                          BANKMASK(ADERRH), 5, b
#define ADERR14                          BANKMASK(ADERRH), 6, b
#define ADERR15                          BANKMASK(ADERRH), 7, b
#define ADERR2                           BANKMASK(ADERRL), 2, b
#define ADERR3                           BANKMASK(ADERRL), 3, b
#define ADERR4                           BANKMASK(ADERRL), 4, b
#define ADERR5                           BANKMASK(ADERRL), 5, b
#define ADERR6                           BANKMASK(ADERRL), 6, b
#define ADERR7                           BANKMASK(ADERRL), 7, b
#define ADERR8                           BANKMASK(ADERRH), 0, b
#define ADERR9                           BANKMASK(ADERRH), 1, b
#define ADFLTR0                          BANKMASK(ADFLTRL), 0, b
#define ADFLTR1                          BANKMASK(ADFLTRL), 1, b
#define ADFLTR10                         BANKMASK(ADFLTRH), 2, b
#define ADFLTR11                         BANKMASK(ADFLTRH), 3, b
#define ADFLTR12                         BANKMASK(ADFLTRH), 4, b
#define ADFLTR13                         BANKMASK(ADFLTRH), 5, b
#define ADFLTR14                         BANKMASK(ADFLTRH), 6, b
#define ADFLTR15                         BANKMASK(ADFLTRH), 7, b
#define ADFLTR2                          BANKMASK(ADFLTRL), 2, b
#define ADFLTR3                          BANKMASK(ADFLTRL), 3, b
#define ADFLTR4                          BANKMASK(ADFLTRL), 4, b
#define ADFLTR5                          BANKMASK(ADFLTRL), 5, b
#define ADFLTR6                          BANKMASK(ADFLTRL), 6, b
#define ADFLTR7                          BANKMASK(ADFLTRL), 7, b
#define ADFLTR8                          BANKMASK(ADFLTRH), 0, b
#define ADFLTR9                          BANKMASK(ADFLTRH), 1, b
#define ADFM0                            BANKMASK(ADCON0), 2, b
#define ADFVR0                           BANKMASK(FVRCON), 0, b
#define ADFVR1                           BANKMASK(FVRCON), 1, b
#define ADGO                             BANKMASK(ADCON0), 0, b
#define ADGPOL                           BANKMASK(ADCON1), 5, b
#define ADIE                             BANKMASK(PIE1), 2, a
#define ADIF                             BANKMASK(PIR1), 2, a
#define ADIP                             BANKMASK(IPR1), 2, b
#define ADIPEN                           BANKMASK(ADCON1), 6, b
#define ADLTH0                           BANKMASK(ADLTHL), 0, b
#define ADLTH1                           BANKMASK(ADLTHL), 1, b
#define ADLTH10                          BANKMASK(ADLTHH), 2, b
#define ADLTH11                          BANKMASK(ADLTHH), 3, b
#define ADLTH12                          BANKMASK(ADLTHH), 4, b
#define ADLTH13                          BANKMASK(ADLTHH), 5, b
#define ADLTH14                          BANKMASK(ADLTHH), 6, b
#define ADLTH15                          BANKMASK(ADLTHH), 7, b
#define ADLTH2                           BANKMASK(ADLTHL), 2, b
#define ADLTH3                           BANKMASK(ADLTHL), 3, b
#define ADLTH4                           BANKMASK(ADLTHL), 4, b
#define ADLTH5                           BANKMASK(ADLTHL), 5, b
#define ADLTH6                           BANKMASK(ADLTHL), 6, b
#define ADLTH7                           BANKMASK(ADLTHL), 7, b
#define ADLTH8                           BANKMASK(ADLTHH), 0, b
#define ADLTH9                           BANKMASK(ADLTHH), 1, b
#define ADLTHR                           BANKMASK(ADSTAT), 5, b
#define ADMATH                           BANKMASK(ADSTAT), 4, b
#define ADMD0                            BANKMASK(ADCON2), 0, b
#define ADMD1                            BANKMASK(ADCON2), 1, b
#define ADMD2                            BANKMASK(ADCON2), 2, b
#define ADNREF0                          BANKMASK(ADREF), 4, b
#define ADOEN                            BANKMASK(OSCEN), 2, b
#define ADON                             BANKMASK(ADCON0), 7, b
#define ADOR                             BANKMASK(OSCSTAT), 2, b
#define ADOV                             BANKMASK(ADSTAT), 7, b
#define ADPCH0                           BANKMASK(ADPCH), 0, b
#define ADPCH1                           BANKMASK(ADPCH), 1, b
#define ADPCH2                           BANKMASK(ADPCH), 2, b
#define ADPCH3                           BANKMASK(ADPCH), 3, b
#define ADPCH4                           BANKMASK(ADPCH), 4, b
#define ADPCH5                           BANKMASK(ADPCH), 5, b
#define ADPPOL                           BANKMASK(ADCON1), 7, b
#define ADPRE0                           BANKMASK(ADPREL), 0, b
#define ADPRE1                           BANKMASK(ADPREL), 1, b
#define ADPRE10                          BANKMASK(ADPREH), 2, b
#define ADPRE11                          BANKMASK(ADPREH), 3, b
#define ADPRE12                          BANKMASK(ADPREH), 4, b
#define ADPRE2                           BANKMASK(ADPREL), 2, b
#define ADPRE3                           BANKMASK(ADPREL), 3, b
#define ADPRE4                           BANKMASK(ADPREL), 4, b
#define ADPRE5                           BANKMASK(ADPREL), 5, b
#define ADPRE6                           BANKMASK(ADPREL), 6, b
#define ADPRE7                           BANKMASK(ADPREL), 7, b
#define ADPRE8                           BANKMASK(ADPREH), 0, b
#define ADPRE9                           BANKMASK(ADPREH), 1, b
#define ADPREF0                          BANKMASK(ADREF), 0, b
#define ADPREF1                          BANKMASK(ADREF), 1, b
#define ADPREV0                          BANKMASK(ADPREVL), 0, b
#define ADPREV1                          BANKMASK(ADPREVL), 1, b
#define ADPREV10                         BANKMASK(ADPREVH), 2, b
#define ADPREV11                         BANKMASK(ADPREVH), 3, b
#define ADPREV12                         BANKMASK(ADPREVH), 4, b
#define ADPREV13                         BANKMASK(ADPREVH), 5, b
#define ADPREV14                         BANKMASK(ADPREVH), 6, b
#define ADPREV15                         BANKMASK(ADPREVH), 7, b
#define ADPREV2                          BANKMASK(ADPREVL), 2, b
#define ADPREV3                          BANKMASK(ADPREVL), 3, b
#define ADPREV4                          BANKMASK(ADPREVL), 4, b
#define ADPREV5                          BANKMASK(ADPREVL), 5, b
#define ADPREV6                          BANKMASK(ADPREVL), 6, b
#define ADPREV7                          BANKMASK(ADPREVL), 7, b
#define ADPREV8                          BANKMASK(ADPREVH), 0, b
#define ADPREV9                          BANKMASK(ADPREVH), 1, b
#define ADPSIS                           BANKMASK(ADCON2), 7, b
#define ADR1IE                           BANKMASK(I2C1PIE), 3, b
#define ADR1IF                           BANKMASK(I2C1PIR), 3, b
#define ADRES0                           BANKMASK(ADRESL), 0, b
#define ADRES1                           BANKMASK(ADRESL), 1, b
#define ADRES10                          BANKMASK(ADRESH), 2, b
#define ADRES11                          BANKMASK(ADRESH), 3, b
#define ADRES12                          BANKMASK(ADRESH), 4, b
#define ADRES13                          BANKMASK(ADRESH), 5, b
#define ADRES14                          BANKMASK(ADRESH), 6, b
#define ADRES15                          BANKMASK(ADRESH), 7, b
#define ADRES2                           BANKMASK(ADRESL), 2, b
#define ADRES3                           BANKMASK(ADRESL), 3, b
#define ADRES4                           BANKMASK(ADRESL), 4, b
#define ADRES5                           BANKMASK(ADRESL), 5, b
#define ADRES6                           BANKMASK(ADRESL), 6, b
#define ADRES7                           BANKMASK(ADRESL), 7, b
#define ADRES8                           BANKMASK(ADRESH), 0, b
#define ADRES9                           BANKMASK(ADRESH), 1, b
#define ADRIE                            BANKMASK(I2C1PIE), 3, b
#define ADRIF                            BANKMASK(I2C1PIR), 3, b
#define ADRPT0                           BANKMASK(ADRPT), 0, b
#define ADRPT1                           BANKMASK(ADRPT), 1, b
#define ADRPT2                           BANKMASK(ADRPT), 2, b
#define ADRPT3                           BANKMASK(ADRPT), 3, b
#define ADRPT4                           BANKMASK(ADRPT), 4, b
#define ADRPT5                           BANKMASK(ADRPT), 5, b
#define ADRPT6                           BANKMASK(ADRPT), 6, b
#define ADRPT7                           BANKMASK(ADRPT), 7, b
#define ADSOI                            BANKMASK(ADCON3), 3, b
#define ADSTAT0                          BANKMASK(ADSTAT), 0, b
#define ADSTAT1                          BANKMASK(ADSTAT), 1, b
#define ADSTAT2                          BANKMASK(ADSTAT), 2, b
#define ADSTPT0                          BANKMASK(ADSTPTL), 0, b
#define ADSTPT1                          BANKMASK(ADSTPTL), 1, b
#define ADSTPT10                         BANKMASK(ADSTPTH), 2, b
#define ADSTPT11                         BANKMASK(ADSTPTH), 3, b
#define ADSTPT12                         BANKMASK(ADSTPTH), 4, b
#define ADSTPT13                         BANKMASK(ADSTPTH), 5, b
#define ADSTPT14                         BANKMASK(ADSTPTH), 6, b
#define ADSTPT15                         BANKMASK(ADSTPTH), 7, b
#define ADSTPT2                          BANKMASK(ADSTPTL), 2, b
#define ADSTPT3                          BANKMASK(ADSTPTL), 3, b
#define ADSTPT4                          BANKMASK(ADSTPTL), 4, b
#define ADSTPT5                          BANKMASK(ADSTPTL), 5, b
#define ADSTPT6                          BANKMASK(ADSTPTL), 6, b
#define ADSTPT7                          BANKMASK(ADSTPTL), 7, b
#define ADSTPT8                          BANKMASK(ADSTPTH), 0, b
#define ADSTPT9                          BANKMASK(ADSTPTH), 1, b
#define ADTIE                            BANKMASK(PIE2), 0, a
#define ADTIF                            BANKMASK(PIR2), 0, a
#define ADTIP                            BANKMASK(IPR2), 0, b
#define ADTMD0                           BANKMASK(ADCON3), 0, b
#define ADTMD1                           BANKMASK(ADCON3), 1, b
#define ADTMD2                           BANKMASK(ADCON3), 2, b
#define ADUTH0                           BANKMASK(ADUTHL), 0, b
#define ADUTH1                           BANKMASK(ADUTHL), 1, b
#define ADUTH10                          BANKMASK(ADUTHH), 2, b
#define ADUTH11                          BANKMASK(ADUTHH), 3, b
#define ADUTH12                          BANKMASK(ADUTHH), 4, b
#define ADUTH13                          BANKMASK(ADUTHH), 5, b
#define ADUTH14                          BANKMASK(ADUTHH), 6, b
#define ADUTH15                          BANKMASK(ADUTHH), 7, b
#define ADUTH2                           BANKMASK(ADUTHL), 2, b
#define ADUTH3                           BANKMASK(ADUTHL), 3, b
#define ADUTH4                           BANKMASK(ADUTHL), 4, b
#define ADUTH5                           BANKMASK(ADUTHL), 5, b
#define ADUTH6                           BANKMASK(ADUTHL), 6, b
#define ADUTH7                           BANKMASK(ADUTHL), 7, b
#define ADUTH8                           BANKMASK(ADUTHH), 0, b
#define ADUTH9                           BANKMASK(ADUTHH), 1, b
#define ADUTHR                           BANKMASK(ADSTAT), 6, b
#define AIRQ0                            BANKMASK(DMAnAIRQ), 0, b
#define AIRQ1                            BANKMASK(DMAnAIRQ), 1, b
#define AIRQ2                            BANKMASK(DMAnAIRQ), 2, b
#define AIRQ3                            BANKMASK(DMAnAIRQ), 3, b
#define AIRQ4                            BANKMASK(DMAnAIRQ), 4, b
#define AIRQ5                            BANKMASK(DMAnAIRQ), 5, b
#define AIRQ6                            BANKMASK(DMAnAIRQ), 6, b
#define AIRQ7                            BANKMASK(DMAnAIRQ), 7, b
#define AIRQEN                           BANKMASK(DMAnCON0), 2, b
#define ANSELA0                          BANKMASK(ANSELA), 0, b
#define ANSELA1                          BANKMASK(ANSELA), 1, b
#define ANSELA2                          BANKMASK(ANSELA), 2, b
#define ANSELA3                          BANKMASK(ANSELA), 3, b
#define ANSELA4                          BANKMASK(ANSELA), 4, b
#define ANSELA5                          BANKMASK(ANSELA), 5, b
#define ANSELA6                          BANKMASK(ANSELA), 6, b
#define ANSELA7                          BANKMASK(ANSELA), 7, b
#define ANSELB0                          BANKMASK(ANSELB), 0, b
#define ANSELB1                          BANKMASK(ANSELB), 1, b
#define ANSELB2                          BANKMASK(ANSELB), 2, b
#define ANSELB3                          BANKMASK(ANSELB), 3, b
#define ANSELB4                          BANKMASK(ANSELB), 4, b
#define ANSELB5                          BANKMASK(ANSELB), 5, b
#define ANSELB6                          BANKMASK(ANSELB), 6, b
#define ANSELB7                          BANKMASK(ANSELB), 7, b
#define ANSELC0                          BANKMASK(ANSELC), 0, b
#define ANSELC1                          BANKMASK(ANSELC), 1, b
#define ANSELC2                          BANKMASK(ANSELC), 2, b
#define ANSELC3                          BANKMASK(ANSELC), 3, b
#define ANSELC4                          BANKMASK(ANSELC), 4, b
#define ANSELC5                          BANKMASK(ANSELC), 5, b
#define ANSELC6                          BANKMASK(ANSELC), 6, b
#define ANSELC7                          BANKMASK(ANSELC), 7, b
#define ANSELD0                          BANKMASK(ANSELD), 0, b
#define ANSELD1                          BANKMASK(ANSELD), 1, b
#define ANSELD2                          BANKMASK(ANSELD), 2, b
#define ANSELD3                          BANKMASK(ANSELD), 3, b
#define ANSELD4                          BANKMASK(ANSELD), 4, b
#define ANSELD5                          BANKMASK(ANSELD), 5, b
#define ANSELD6                          BANKMASK(ANSELD), 6, b
#define ANSELD7                          BANKMASK(ANSELD), 7, b
#define ANSELE0                          BANKMASK(ANSELE), 0, b
#define ANSELE1                          BANKMASK(ANSELE), 1, b
#define ANSELE2                          BANKMASK(ANSELE), 2, b
#define ANSELF0                          BANKMASK(ANSELF), 0, b
#define ANSELF1                          BANKMASK(ANSELF), 1, b
#define ANSELF2                          BANKMASK(ANSELF), 2, b
#define ANSELF3                          BANKMASK(ANSELF), 3, b
#define ANSELF4                          BANKMASK(ANSELF), 4, b
#define ANSELF5                          BANKMASK(ANSELF), 5, b
#define ANSELF6                          BANKMASK(ANSELF), 6, b
#define ANSELF7                          BANKMASK(ANSELF), 7, b
#define AOV                              BANKMASK(ADSTAT), 7, b
#define AS                               BANKMASK(SMT1STAT), 0, b
#define ASYNC                            BANKMASK(T0CON1), 4, b
#define BASE0                            BANKMASK(IVTBASEL), 0, b
#define BASE1                            BANKMASK(IVTBASEL), 1, b
#define BASE10                           BANKMASK(IVTBASEH), 2, b
#define BASE11                           BANKMASK(IVTBASEH), 3, b
#define BASE12                           BANKMASK(IVTBASEH), 4, b
#define BASE13                           BANKMASK(IVTBASEH), 5, b
#define BASE14                           BANKMASK(IVTBASEH), 6, b
#define BASE15                           BANKMASK(IVTBASEH), 7, b
#define BASE16                           BANKMASK(IVTBASEU), 0, b
#define BASE17                           BANKMASK(IVTBASEU), 1, b
#define BASE18                           BANKMASK(IVTBASEU), 2, b
#define BASE19                           BANKMASK(IVTBASEU), 3, b
#define BASE2                            BANKMASK(IVTBASEL), 2, b
#define BASE20                           BANKMASK(IVTBASEU), 4, b
#define BASE3                            BANKMASK(IVTBASEL), 3, b
#define BASE4                            BANKMASK(IVTBASEL), 4, b
#define BASE5                            BANKMASK(IVTBASEL), 5, b
#define BASE6                            BANKMASK(IVTBASEL), 6, b
#define BASE7                            BANKMASK(IVTBASEL), 7, b
#define BASE8                            BANKMASK(IVTBASEH), 0, b
#define BASE9                            BANKMASK(IVTBASEH), 1, b
#define BCL1IE                           BANKMASK(I2C1ERR), 1, b
#define BCL1IF                           BANKMASK(I2C1ERR), 5, b
#define BCLIE                            BANKMASK(I2C1ERR), 1, b
#define BCLIF                            BANKMASK(I2C1ERR), 5, b
#define BFRE                             BANKMASK(I2C1STAT0), 7, b
#define BFRET0                           BANKMASK(I2C1CON2), 0, b
#define BFRET1                           BANKMASK(I2C1CON2), 1, b
#define BOR                              BANKMASK(PCON0), 0, a
#define BORRDY                           BANKMASK(BORCON), 0, b
#define BTO0                             BANKMASK(I2C1BTO), 0, b
#define BTO1                             BANKMASK(I2C1BTO), 1, b
#define BTO1IE                           BANKMASK(I2C1ERR), 2, b
#define BTO1IF                           BANKMASK(I2C1ERR), 6, b
#define BTO2                             BANKMASK(I2C1BTO), 2, b
#define BTO3                             BANKMASK(I2C1BTO), 3, b
#define BTOIE                            BANKMASK(I2C1ERR), 2, b
#define BTOIF                            BANKMASK(I2C1ERR), 6, b
#define BUF0                             BANKMASK(DMAnBUF), 0, b
#define BUF1                             BANKMASK(DMAnBUF), 1, b
#define BUF2                             BANKMASK(DMAnBUF), 2, b
#define BUF3                             BANKMASK(DMAnBUF), 3, b
#define BUF4                             BANKMASK(DMAnBUF), 4, b
#define BUF5                             BANKMASK(DMAnBUF), 5, b
#define BUF6                             BANKMASK(DMAnBUF), 6, b
#define BUF7                             BANKMASK(DMAnBUF), 7, b
#define BURSTMD                          BANKMASK(SCANCON0), 1, b
#define C0EN                             BANKMASK(U1CON2), 3, b
#define C1EN                             BANKMASK(CM1CON0), 7, b
#define C1HYS                            BANKMASK(CM1CON0), 1, b
#define C1IE                             BANKMASK(PIE1), 4, a
#define C1IF                             BANKMASK(PIR1), 4, a
#define C1INTN                           BANKMASK(CM1CON1), 0, b
#define C1INTP                           BANKMASK(CM1CON1), 1, b
#define C1IP                             BANKMASK(IPR1), 4, b
#define C1NCH0                           BANKMASK(CM1NCH), 0, b
#define C1NCH1                           BANKMASK(CM1NCH), 1, b
#define C1NCH2                           BANKMASK(CM1NCH), 2, b
#define C1OUT                            BANKMASK(CM1CON0), 6, b
#define C1PCH0                           BANKMASK(CM1PCH), 0, b
#define C1PCH1                           BANKMASK(CM1PCH), 1, b
#define C1PCH2                           BANKMASK(CM1PCH), 2, b
#define C1POL                            BANKMASK(CM1CON0), 4, b
#define C1SYNC                           BANKMASK(CM1CON0), 0, b
#define C1TSEL0                          BANKMASK(CCPTMRS0), 0, b
#define C1TSEL1                          BANKMASK(CCPTMRS0), 1, b
#define C2EN                             BANKMASK(CM2CON0), 7, b
#define C2HYS                            BANKMASK(CM2CON0), 1, b
#define C2IE                             BANKMASK(PIE14), 2, a
#define C2IF                             BANKMASK(PIR14), 2, a
#define C2INTN                           BANKMASK(CM2CON1), 0, b
#define C2INTP                           BANKMASK(CM2CON1), 1, b
#define C2IP                             BANKMASK(IPR14), 2, b
#define C2NCH0                           BANKMASK(CM2NCH), 0, b
#define C2NCH1                           BANKMASK(CM2NCH), 1, b
#define C2NCH2                           BANKMASK(CM2NCH), 2, b
#define C2OUT                            BANKMASK(CM2CON0), 6, b
#define C2PCH0                           BANKMASK(CM2PCH), 0, b
#define C2PCH1                           BANKMASK(CM2PCH), 1, b
#define C2PCH2                           BANKMASK(CM2PCH), 2, b
#define C2POL                            BANKMASK(CM2CON0), 4, b
#define C2SYNC                           BANKMASK(CM2CON0), 0, b
#define C2TSEL0                          BANKMASK(CCPTMRS0), 2, b
#define C2TSEL1                          BANKMASK(CCPTMRS0), 3, b
#define C3TSEL0                          BANKMASK(CCPTMRS0), 4, b
#define C3TSEL1                          BANKMASK(CCPTMRS0), 5, b
#define CALC0                            BANKMASK(ADCON3), 4, b
#define CALC1                            BANKMASK(ADCON3), 5, b
#define CALC2                            BANKMASK(ADCON3), 6, b
#define CCP1CTS0                         BANKMASK(CCP1CAP), 0, b
#define CCP1CTS1                         BANKMASK(CCP1CAP), 1, b
#define CCP1CTS2                         BANKMASK(CCP1CAP), 2, b
#define CCP1CTS3                         BANKMASK(CCP1CAP), 3, b
#define CCP1EN                           BANKMASK(CCP1CON), 7, b
#define CCP1FMT                          BANKMASK(CCP1CON), 4, b
#define CCP1IE                           BANKMASK(PIE3), 6, a
#define CCP1IF                           BANKMASK(PIR3), 6, a
#define CCP1IP                           BANKMASK(IPR3), 6, b
#define CCP1MD                           BANKMASK(PMD5), 0, b
#define CCP1MODE0                        BANKMASK(CCP1CON), 0, b
#define CCP1MODE1                        BANKMASK(CCP1CON), 1, b
#define CCP1MODE2                        BANKMASK(CCP1CON), 2, b
#define CCP1MODE3                        BANKMASK(CCP1CON), 3, b
#define CCP1OUT                          BANKMASK(CCP1CON), 5, b
#define CCP1PPS0                         BANKMASK(CCP1PPS), 0, b
#define CCP1PPS1                         BANKMASK(CCP1PPS), 1, b
#define CCP1PPS2                         BANKMASK(CCP1PPS), 2, b
#define CCP1PPS3                         BANKMASK(CCP1PPS), 3, b
#define CCP1PPS4                         BANKMASK(CCP1PPS), 4, b
#define CCP1PPS5                         BANKMASK(CCP1PPS), 5, b
#define CCP2CTS0                         BANKMASK(CCP2CAP), 0, b
#define CCP2CTS1                         BANKMASK(CCP2CAP), 1, b
#define CCP2CTS2                         BANKMASK(CCP2CAP), 2, b
#define CCP2CTS3                         BANKMASK(CCP2CAP), 3, b
#define CCP2EN                           BANKMASK(CCP2CON), 7, b
#define CCP2FMT                          BANKMASK(CCP2CON), 4, b
#define CCP2IE                           BANKMASK(PIE8), 6, a
#define CCP2IF                           BANKMASK(PIR8), 6, a
#define CCP2IP                           BANKMASK(IPR8), 6, b
#define CCP2MD                           BANKMASK(PMD5), 1, b
#define CCP2MODE0                        BANKMASK(CCP2CON), 0, b
#define CCP2MODE1                        BANKMASK(CCP2CON), 1, b
#define CCP2MODE2                        BANKMASK(CCP2CON), 2, b
#define CCP2MODE3                        BANKMASK(CCP2CON), 3, b
#define CCP2OUT                          BANKMASK(CCP2CON), 5, b
#define CCP2PPS0                         BANKMASK(CCP2PPS), 0, b
#define CCP2PPS1                         BANKMASK(CCP2PPS), 1, b
#define CCP2PPS2                         BANKMASK(CCP2PPS), 2, b
#define CCP2PPS3                         BANKMASK(CCP2PPS), 3, b
#define CCP2PPS4                         BANKMASK(CCP2PPS), 4, b
#define CCP2PPS5                         BANKMASK(CCP2PPS), 5, b
#define CCP3CTS0                         BANKMASK(CCP3CAP), 0, b
#define CCP3CTS1                         BANKMASK(CCP3CAP), 1, b
#define CCP3CTS2                         BANKMASK(CCP3CAP), 2, b
#define CCP3CTS3                         BANKMASK(CCP3CAP), 3, b
#define CCP3EN                           BANKMASK(CCP3CON), 7, b
#define CCP3FMT                          BANKMASK(CCP3CON), 4, b
#define CCP3IE                           BANKMASK(PIE11), 0, a
#define CCP3IF                           BANKMASK(PIR11), 0, a
#define CCP3IP                           BANKMASK(IPR11), 0, b
#define CCP3MD                           BANKMASK(PMD5), 2, b
#define CCP3MODE0                        BANKMASK(CCP3CON), 0, b
#define CCP3MODE1                        BANKMASK(CCP3CON), 1, b
#define CCP3MODE2                        BANKMASK(CCP3CON), 2, b
#define CCP3MODE3                        BANKMASK(CCP3CON), 3, b
#define CCP3OUT                          BANKMASK(CCP3CON), 5, b
#define CCP3PPS0                         BANKMASK(CCP3PPS), 0, b
#define CCP3PPS1                         BANKMASK(CCP3PPS), 1, b
#define CCP3PPS2                         BANKMASK(CCP3PPS), 2, b
#define CCP3PPS3                         BANKMASK(CCP3PPS), 3, b
#define CCP3PPS4                         BANKMASK(CCP3PPS), 4, b
#define CDAFVR0                          BANKMASK(FVRCON), 2, b
#define CDAFVR1                          BANKMASK(FVRCON), 3, b
#define CDIV0                            BANKMASK(OSCCON2), 0, b
#define CDIV1                            BANKMASK(OSCCON2), 1, b
#define CDIV2                            BANKMASK(OSCCON2), 2, b
#define CDIV3                            BANKMASK(OSCCON2), 3, b
#define CH0                              BANKMASK(MD1CARH), 0, b
#define CH1                              BANKMASK(MD1CARH), 1, b
#define CH2                              BANKMASK(MD1CARH), 2, b
#define CH3                              BANKMASK(MD1CARH), 3, b
#define CH4                              BANKMASK(MD1CARH), 4, b
#define CHPOL                            BANKMASK(MD1CON1), 5, b
#define CHSYNC                           BANKMASK(MD1CON1), 4, b
#define CKPS3                            BANKMASK(T0CON1), 3, b
#define CL0                              BANKMASK(MD1CARL), 0, b
#define CL1                              BANKMASK(MD1CARL), 1, b
#define CL2                              BANKMASK(MD1CARL), 2, b
#define CL3                              BANKMASK(MD1CARL), 3, b
#define CL4                              BANKMASK(MD1CARL), 4, b
#define CLC1IE                           BANKMASK(PIE0), 5, a
#define CLC1IF                           BANKMASK(PIR0), 5, a
#define CLC1IP                           BANKMASK(IPR0), 5, b
#define CLC1MD                           BANKMASK(PMD7), 0, b
#define CLC1OUT                          BANKMASK(CLCDATA), 0, b
#define CLC2IE                           BANKMASK(PIE6), 1, a
#define CLC2IF                           BANKMASK(PIR6), 1, a
#define CLC2IP                           BANKMASK(IPR6), 1, b
#define CLC2MD                           BANKMASK(PMD7), 1, b
#define CLC2OUT                          BANKMASK(CLCDATA), 1, b
#define CLC3IE                           BANKMASK(PIE7), 5, a
#define CLC3IF                           BANKMASK(PIR7), 5, a
#define CLC3IP                           BANKMASK(IPR7), 5, b
#define CLC3MD                           BANKMASK(PMD7), 2, b
#define CLC3OUT                          BANKMASK(CLCDATA), 2, b
#define CLC4IE                           BANKMASK(PIE9), 5, a
#define CLC4IF                           BANKMASK(PIR9), 5, a
#define CLC4IP                           BANKMASK(IPR9), 5, b
#define CLC4MD                           BANKMASK(PMD7), 3, b
#define CLC4OUT                          BANKMASK(CLCDATA), 3, b
#define CLC5IE                           BANKMASK(PIE10), 1, a
#define CLC5IF                           BANKMASK(PIR10), 1, a
#define CLC5IP                           BANKMASK(IPR10), 1, b
#define CLC5MD                           BANKMASK(PMD7), 4, b
#define CLC5OUT                          BANKMASK(CLCDATA), 4, b
#define CLC6IE                           BANKMASK(PIE11), 1, a
#define CLC6IF                           BANKMASK(PIR11), 1, a
#define CLC6IP                           BANKMASK(IPR11), 1, b
#define CLC6MD                           BANKMASK(PMD7), 5, b
#define CLC6OUT                          BANKMASK(CLCDATA), 5, b
#define CLC7IE                           BANKMASK(PIE14), 1, a
#define CLC7IF                           BANKMASK(PIR14), 1, a
#define CLC7IP                           BANKMASK(IPR14), 1, b
#define CLC7MD                           BANKMASK(PMD7), 6, b
#define CLC7OUT                          BANKMASK(CLCDATA), 6, b
#define CLC8IE                           BANKMASK(PIE15), 1, a
#define CLC8IF                           BANKMASK(PIR15), 1, a
#define CLC8IP                           BANKMASK(IPR15), 1, b
#define CLC8MD                           BANKMASK(PMD7), 7, b
#define CLC8OUT                          BANKMASK(CLCDATA), 7, b
#define CLCIN0PPS0                       BANKMASK(CLCIN0PPS), 0, b
#define CLCIN0PPS1                       BANKMASK(CLCIN0PPS), 1, b
#define CLCIN0PPS2                       BANKMASK(CLCIN0PPS), 2, b
#define CLCIN0PPS3                       BANKMASK(CLCIN0PPS), 3, b
#define CLCIN0PPS4                       BANKMASK(CLCIN0PPS), 4, b
#define CLCIN1PPS0                       BANKMASK(CLCIN1PPS), 0, b
#define CLCIN1PPS1                       BANKMASK(CLCIN1PPS), 1, b
#define CLCIN1PPS2                       BANKMASK(CLCIN1PPS), 2, b
#define CLCIN1PPS3                       BANKMASK(CLCIN1PPS), 3, b
#define CLCIN1PPS4                       BANKMASK(CLCIN1PPS), 4, b
#define CLCIN2PPS0                       BANKMASK(CLCIN2PPS), 0, b
#define CLCIN2PPS1                       BANKMASK(CLCIN2PPS), 1, b
#define CLCIN2PPS2                       BANKMASK(CLCIN2PPS), 2, b
#define CLCIN2PPS3                       BANKMASK(CLCIN2PPS), 3, b
#define CLCIN2PPS4                       BANKMASK(CLCIN2PPS), 4, b
#define CLCIN3PPS0                       BANKMASK(CLCIN3PPS), 0, b
#define CLCIN3PPS1                       BANKMASK(CLCIN3PPS), 1, b
#define CLCIN3PPS2                       BANKMASK(CLCIN3PPS), 2, b
#define CLCIN3PPS3                       BANKMASK(CLCIN3PPS), 3, b
#define CLCIN3PPS4                       BANKMASK(CLCIN3PPS), 4, b
#define CLCIN4PPS0                       BANKMASK(CLCIN4PPS), 0, b
#define CLCIN4PPS1                       BANKMASK(CLCIN4PPS), 1, b
#define CLCIN4PPS2                       BANKMASK(CLCIN4PPS), 2, b
#define CLCIN4PPS3                       BANKMASK(CLCIN4PPS), 3, b
#define CLCIN4PPS4                       BANKMASK(CLCIN4PPS), 4, b
#define CLCIN5PPS0                       BANKMASK(CLCIN5PPS), 0, b
#define CLCIN5PPS1                       BANKMASK(CLCIN5PPS), 1, b
#define CLCIN5PPS2                       BANKMASK(CLCIN5PPS), 2, b
#define CLCIN5PPS3                       BANKMASK(CLCIN5PPS), 3, b
#define CLCIN5PPS4                       BANKMASK(CLCIN5PPS), 4, b
#define CLCIN6PPS0                       BANKMASK(CLCIN6PPS), 0, b
#define CLCIN6PPS1                       BANKMASK(CLCIN6PPS), 1, b
#define CLCIN6PPS2                       BANKMASK(CLCIN6PPS), 2, b
#define CLCIN6PPS3                       BANKMASK(CLCIN6PPS), 3, b
#define CLCIN6PPS4                       BANKMASK(CLCIN6PPS), 4, b
#define CLCIN7PPS0                       BANKMASK(CLCIN7PPS), 0, b
#define CLCIN7PPS1                       BANKMASK(CLCIN7PPS), 1, b
#define CLCIN7PPS2                       BANKMASK(CLCIN7PPS), 2, b
#define CLCIN7PPS3                       BANKMASK(CLCIN7PPS), 3, b
#define CLCIN7PPS4                       BANKMASK(CLCIN7PPS), 4, b
#define CLKRCLK0                         BANKMASK(CLKRCLK), 0, b
#define CLKRCLK1                         BANKMASK(CLKRCLK), 1, b
#define CLKRCLK2                         BANKMASK(CLKRCLK), 2, b
#define CLKRCLK3                         BANKMASK(CLKRCLK), 3, b
#define CLKRCLK4                         BANKMASK(CLKRCLK), 4, b
#define CLKRDC0                          BANKMASK(CLKRCON), 3, b
#define CLKRDC1                          BANKMASK(CLKRCON), 4, b
#define CLKRDIV0                         BANKMASK(CLKRCON), 0, b
#define CLKRDIV1                         BANKMASK(CLKRCON), 1, b
#define CLKRDIV2                         BANKMASK(CLKRCON), 2, b
#define CLKREN                           BANKMASK(CLKRCON), 7, b
#define CLKRMD                           BANKMASK(PMD0), 1, b
#define CLPOL                            BANKMASK(MD1CON1), 1, b
#define CLSYNC                           BANKMASK(MD1CON1), 0, b
#define CM1MD                            BANKMASK(PMD3), 1, b
#define CM2MD                            BANKMASK(PMD3), 2, b
#define CNT1IE                           BANKMASK(I2C1PIE), 7, b
#define CNT1IF                           BANKMASK(I2C1PIR), 7, b
#define CNTIE                            BANKMASK(I2C1PIE), 7, b
#define CNTIF                            BANKMASK(I2C1PIR), 7, b
#define CONT                             BANKMASK(ADCON0), 6, b
#define COSC0                            BANKMASK(OSCCON2), 4, b
#define COSC1                            BANKMASK(OSCCON2), 5, b
#define COSC2                            BANKMASK(OSCCON2), 6, b
#define CPOL                             BANKMASK(SMT1CON0), 2, b
#define CPON                             BANKMASK(ADCPCON), 7, b
#define CPRDY                            BANKMASK(ADCPCON), 0, b
#define CPRUP                            BANKMASK(SMT1STAT), 7, b
#define CPWUP                            BANKMASK(SMT1STAT), 6, b
#define CRCEN                            BANKMASK(CRCCON0), 7, b
#define CRCGO                            BANKMASK(CRCCON0), 6, b
#define CRCIE                            BANKMASK(PIE15), 2, a
#define CRCIF                            BANKMASK(PIR15), 2, a
#define CRCIP                            BANKMASK(IPR15), 2, b
#define CRCMD                            BANKMASK(PMD0), 4, b
#define CRS0                             BANKMASK(ADCON2), 4, b
#define CRS1                             BANKMASK(ADCON2), 5, b
#define CRS2                             BANKMASK(ADCON2), 6, b
#define CSD                              BANKMASK(I2C1CON1), 0, b
#define CSEL0                            BANKMASK(SMT1CLK), 0, b
#define CSEL1                            BANKMASK(SMT1CLK), 1, b
#define CSEL2                            BANKMASK(SMT1CLK), 2, b
#define CSEL3                            BANKMASK(SMT1CLK), 3, b
#define CSTR                             BANKMASK(I2C1CON0), 4, b
#define CSWHOLD                          BANKMASK(OSCCON3), 7, b
#define CSWIE                            BANKMASK(PIE0), 3, a
#define CSWIF                            BANKMASK(PIR0), 3, a
#define CSWIP                            BANKMASK(IPR0), 3, b
#define CWG1CS                           BANKMASK(CWG1CLK), 0, b
#define CWG1DBF0                         BANKMASK(CWG1DBF), 0, b
#define CWG1DBF1                         BANKMASK(CWG1DBF), 1, b
#define CWG1DBF2                         BANKMASK(CWG1DBF), 2, b
#define CWG1DBF3                         BANKMASK(CWG1DBF), 3, b
#define CWG1DBF4                         BANKMASK(CWG1DBF), 4, b
#define CWG1DBF5                         BANKMASK(CWG1DBF), 5, b
#define CWG1DBR0                         BANKMASK(CWG1DBR), 0, b
#define CWG1DBR1                         BANKMASK(CWG1DBR), 1, b
#define CWG1DBR2                         BANKMASK(CWG1DBR), 2, b
#define CWG1DBR3                         BANKMASK(CWG1DBR), 3, b
#define CWG1DBR4                         BANKMASK(CWG1DBR), 4, b
#define CWG1DBR5                         BANKMASK(CWG1DBR), 5, b
#define CWG1EN                           BANKMASK(CWG1CON0), 7, b
#define CWG1IE                           BANKMASK(PIE6), 2, a
#define CWG1IF                           BANKMASK(PIR6), 2, a
#define CWG1IN                           BANKMASK(CWG1CON1), 5, b
#define CWG1INPPS0                       BANKMASK(CWG1PPS), 0, b
#define CWG1INPPS1                       BANKMASK(CWG1PPS), 1, b
#define CWG1INPPS2                       BANKMASK(CWG1PPS), 2, b
#define CWG1INPPS3                       BANKMASK(CWG1PPS), 3, b
#define CWG1INPPS4                       BANKMASK(CWG1PPS), 4, b
#define CWG1IP                           BANKMASK(IPR6), 2, b
#define CWG1LD                           BANKMASK(CWG1CON0), 6, b
#define CWG1LSAC0                        BANKMASK(CWG1AS0), 2, b
#define CWG1LSAC1                        BANKMASK(CWG1AS0), 3, b
#define CWG1LSBD0                        BANKMASK(CWG1AS0), 4, b
#define CWG1LSBD1                        BANKMASK(CWG1AS0), 5, b
#define CWG1LSDB0                        BANKMASK(CWG1AS0), 4, b
#define CWG1LSDB1                        BANKMASK(CWG1AS0), 5, b
#define CWG1MD                           BANKMASK(PMD4), 4, b
#define CWG1MODE0                        BANKMASK(CWG1CON0), 0, b
#define CWG1MODE1                        BANKMASK(CWG1CON0), 1, b
#define CWG1MODE2                        BANKMASK(CWG1CON0), 2, b
#define CWG1OVRA                         BANKMASK(CWG1STR), 4, b
#define CWG1OVRB                         BANKMASK(CWG1STR), 5, b
#define CWG1OVRC                         BANKMASK(CWG1STR), 6, b
#define CWG1OVRD                         BANKMASK(CWG1STR), 7, b
#define CWG1POLA                         BANKMASK(CWG1CON1), 0, b
#define CWG1POLB                         BANKMASK(CWG1CON1), 1, b
#define CWG1POLC                         BANKMASK(CWG1CON1), 2, b
#define CWG1POLD                         BANKMASK(CWG1CON1), 3, b
#define CWG1STRA                         BANKMASK(CWG1STR), 0, b
#define CWG1STRB                         BANKMASK(CWG1STR), 1, b
#define CWG1STRC                         BANKMASK(CWG1STR), 2, b
#define CWG1STRD                         BANKMASK(CWG1STR), 3, b
#define CWG2CS                           BANKMASK(CWG2CLK), 0, b
#define CWG2DBF0                         BANKMASK(CWG2DBF), 0, b
#define CWG2DBF1                         BANKMASK(CWG2DBF), 1, b
#define CWG2DBF2                         BANKMASK(CWG2DBF), 2, b
#define CWG2DBF3                         BANKMASK(CWG2DBF), 3, b
#define CWG2DBF4                         BANKMASK(CWG2DBF), 4, b
#define CWG2DBF5                         BANKMASK(CWG2DBF), 5, b
#define CWG2DBR0                         BANKMASK(CWG2DBR), 0, b
#define CWG2DBR1                         BANKMASK(CWG2DBR), 1, b
#define CWG2DBR2                         BANKMASK(CWG2DBR), 2, b
#define CWG2DBR3                         BANKMASK(CWG2DBR), 3, b
#define CWG2DBR4                         BANKMASK(CWG2DBR), 4, b
#define CWG2DBR5                         BANKMASK(CWG2DBR), 5, b
#define CWG2EN                           BANKMASK(CWG2CON0), 7, b
#define CWG2IE                           BANKMASK(PIE10), 2, a
#define CWG2IF                           BANKMASK(PIR10), 2, a
#define CWG2IN                           BANKMASK(CWG2CON1), 5, b
#define CWG2INPPS0                       BANKMASK(CWG2PPS), 0, b
#define CWG2INPPS1                       BANKMASK(CWG2PPS), 1, b
#define CWG2INPPS2                       BANKMASK(CWG2PPS), 2, b
#define CWG2INPPS3                       BANKMASK(CWG2PPS), 3, b
#define CWG2INPPS4                       BANKMASK(CWG2PPS), 4, b
#define CWG2IP                           BANKMASK(IPR10), 2, b
#define CWG2LD                           BANKMASK(CWG2CON0), 6, b
#define CWG2LSAC0                        BANKMASK(CWG2AS0), 2, b
#define CWG2LSAC1                        BANKMASK(CWG2AS0), 3, b
#define CWG2LSBD0                        BANKMASK(CWG2AS0), 4, b
#define CWG2LSBD1                        BANKMASK(CWG2AS0), 5, b
#define CWG2LSDB0                        BANKMASK(CWG2AS0), 4, b
#define CWG2LSDB1                        BANKMASK(CWG2AS0), 5, b
#define CWG2MD                           BANKMASK(PMD4), 5, b
#define CWG2MODE0                        BANKMASK(CWG2CON0), 0, b
#define CWG2MODE1                        BANKMASK(CWG2CON0), 1, b
#define CWG2MODE2                        BANKMASK(CWG2CON0), 2, b
#define CWG2OVRA                         BANKMASK(CWG2STR), 4, b
#define CWG2OVRB                         BANKMASK(CWG2STR), 5, b
#define CWG2OVRC                         BANKMASK(CWG2STR), 6, b
#define CWG2OVRD                         BANKMASK(CWG2STR), 7, b
#define CWG2POLA                         BANKMASK(CWG2CON1), 0, b
#define CWG2POLB                         BANKMASK(CWG2CON1), 1, b
#define CWG2POLC                         BANKMASK(CWG2CON1), 2, b
#define CWG2POLD                         BANKMASK(CWG2CON1), 3, b
#define CWG2STRA                         BANKMASK(CWG2STR), 0, b
#define CWG2STRB                         BANKMASK(CWG2STR), 1, b
#define CWG2STRC                         BANKMASK(CWG2STR), 2, b
#define CWG2STRD                         BANKMASK(CWG2STR), 3, b
#define CWG3CS                           BANKMASK(CWG3CLK), 0, b
#define CWG3DBF0                         BANKMASK(CWG3DBF), 0, b
#define CWG3DBF1                         BANKMASK(CWG3DBF), 1, b
#define CWG3DBF2                         BANKMASK(CWG3DBF), 2, b
#define CWG3DBF3                         BANKMASK(CWG3DBF), 3, b
#define CWG3DBF4                         BANKMASK(CWG3DBF), 4, b
#define CWG3DBF5                         BANKMASK(CWG3DBF), 5, b
#define CWG3DBR0                         BANKMASK(CWG3DBR), 0, b
#define CWG3DBR1                         BANKMASK(CWG3DBR), 1, b
#define CWG3DBR2                         BANKMASK(CWG3DBR), 2, b
#define CWG3DBR3                         BANKMASK(CWG3DBR), 3, b
#define CWG3DBR4                         BANKMASK(CWG3DBR), 4, b
#define CWG3DBR5                         BANKMASK(CWG3DBR), 5, b
#define CWG3EN                           BANKMASK(CWG3CON0), 7, b
#define CWG3IE                           BANKMASK(PIE11), 2, a
#define CWG3IF                           BANKMASK(PIR11), 2, a
#define CWG3IN                           BANKMASK(CWG3CON1), 5, b
#define CWG3INPPS0                       BANKMASK(CWG3PPS), 0, b
#define CWG3INPPS1                       BANKMASK(CWG3PPS), 1, b
#define CWG3INPPS2                       BANKMASK(CWG3PPS), 2, b
#define CWG3INPPS3                       BANKMASK(CWG3PPS), 3, b
#define CWG3INPPS4                       BANKMASK(CWG3PPS), 4, b
#define CWG3IP                           BANKMASK(IPR11), 2, b
#define CWG3LD                           BANKMASK(CWG3CON0), 6, b
#define CWG3LSAC0                        BANKMASK(CWG3AS0), 2, b
#define CWG3LSAC1                        BANKMASK(CWG3AS0), 3, b
#define CWG3LSBD0                        BANKMASK(CWG3AS0), 4, b
#define CWG3LSBD1                        BANKMASK(CWG3AS0), 5, b
#define CWG3LSDB0                        BANKMASK(CWG3AS0), 4, b
#define CWG3LSDB1                        BANKMASK(CWG3AS0), 5, b
#define CWG3MD                           BANKMASK(PMD4), 6, b
#define CWG3MODE0                        BANKMASK(CWG3CON0), 0, b
#define CWG3MODE1                        BANKMASK(CWG3CON0), 1, b
#define CWG3MODE2                        BANKMASK(CWG3CON0), 2, b
#define CWG3OVRA                         BANKMASK(CWG3STR), 4, b
#define CWG3OVRB                         BANKMASK(CWG3STR), 5, b
#define CWG3OVRC                         BANKMASK(CWG3STR), 6, b
#define CWG3OVRD                         BANKMASK(CWG3STR), 7, b
#define CWG3POLA                         BANKMASK(CWG3CON1), 0, b
#define CWG3POLB                         BANKMASK(CWG3CON1), 1, b
#define CWG3POLC                         BANKMASK(CWG3CON1), 2, b
#define CWG3POLD                         BANKMASK(CWG3CON1), 3, b
#define CWG3STRA                         BANKMASK(CWG3STR), 0, b
#define CWG3STRB                         BANKMASK(CWG3STR), 1, b
#define CWG3STRC                         BANKMASK(CWG3STR), 2, b
#define CWG3STRD                         BANKMASK(CWG3STR), 3, b
#define D1S0                             BANKMASK(CLCnSEL0), 0, b
#define D1S1                             BANKMASK(CLCnSEL0), 1, b
#define D1S2                             BANKMASK(CLCnSEL0), 2, b
#define D1S3                             BANKMASK(CLCnSEL0), 3, b
#define D1S4                             BANKMASK(CLCnSEL0), 4, b
#define D1S5                             BANKMASK(CLCnSEL0), 5, b
#define D1S6                             BANKMASK(CLCnSEL0), 6, b
#define D1S7                             BANKMASK(CLCnSEL0), 7, b
#define D2S0                             BANKMASK(CLCnSEL1), 0, b
#define D2S1                             BANKMASK(CLCnSEL1), 1, b
#define D2S2                             BANKMASK(CLCnSEL1), 2, b
#define D2S3                             BANKMASK(CLCnSEL1), 3, b
#define D2S4                             BANKMASK(CLCnSEL1), 4, b
#define D2S5                             BANKMASK(CLCnSEL1), 5, b
#define D2S6                             BANKMASK(CLCnSEL1), 6, b
#define D2S7                             BANKMASK(CLCnSEL1), 7, b
#define D3S0                             BANKMASK(CLCnSEL2), 0, b
#define D3S1                             BANKMASK(CLCnSEL2), 1, b
#define D3S2                             BANKMASK(CLCnSEL2), 2, b
#define D3S3                             BANKMASK(CLCnSEL2), 3, b
#define D3S4                             BANKMASK(CLCnSEL2), 4, b
#define D3S5                             BANKMASK(CLCnSEL2), 5, b
#define D3S6                             BANKMASK(CLCnSEL2), 6, b
#define D3S7                             BANKMASK(CLCnSEL2), 7, b
#define D4S0                             BANKMASK(CLCnSEL3), 0, b
#define D4S1                             BANKMASK(CLCnSEL3), 1, b
#define D4S2                             BANKMASK(CLCnSEL3), 2, b
#define D4S3                             BANKMASK(CLCnSEL3), 3, b
#define D4S4                             BANKMASK(CLCnSEL3), 4, b
#define D4S5                             BANKMASK(CLCnSEL3), 5, b
#define D4S6                             BANKMASK(CLCnSEL3), 6, b
#define D4S7                             BANKMASK(CLCnSEL3), 7, b
#define DAC1EN                           BANKMASK(DAC1CON), 7, b
#define DAC1MD                           BANKMASK(PMD3), 6, b
#define DAC1PSS0                         BANKMASK(DAC1CON), 2, b
#define DAC1PSS1                         BANKMASK(DAC1CON), 3, b
#define DAC1R0                           BANKMASK(DAC1DATL), 0, b
#define DAC1R1                           BANKMASK(DAC1DATL), 1, b
#define DAC1R2                           BANKMASK(DAC1DATL), 2, b
#define DAC1R3                           BANKMASK(DAC1DATL), 3, b
#define DAC1R4                           BANKMASK(DAC1DATL), 4, b
#define DAC1R5                           BANKMASK(DAC1DATL), 5, b
#define DAC1R6                           BANKMASK(DAC1DATL), 6, b
#define DAC1R7                           BANKMASK(DAC1DATL), 7, b
#define DATA                             BANKMASK(I2C1STAT0), 3, b
#define DATA0                            BANKMASK(CRCDATL), 0, b
#define DATA1                            BANKMASK(CRCDATL), 1, b
#define DATA10                           BANKMASK(CRCDATH), 2, b
#define DATA11                           BANKMASK(CRCDATH), 3, b
#define DATA12                           BANKMASK(CRCDATH), 4, b
#define DATA13                           BANKMASK(CRCDATH), 5, b
#define DATA14                           BANKMASK(CRCDATH), 6, b
#define DATA15                           BANKMASK(CRCDATH), 7, b
#define DATA2                            BANKMASK(CRCDATL), 2, b
#define DATA3                            BANKMASK(CRCDATL), 3, b
#define DATA4                            BANKMASK(CRCDATL), 4, b
#define DATA5                            BANKMASK(CRCDATL), 5, b
#define DATA6                            BANKMASK(CRCDATL), 6, b
#define DATA7                            BANKMASK(CRCDATL), 7, b
#define DATA8                            BANKMASK(CRCDATH), 0, b
#define DATA9                            BANKMASK(CRCDATH), 1, b
#define DC0                              BANKMASK(CLKRCON), 3, b
#define DC1                              BANKMASK(CLKRCON), 4, b
#define DCNT0                            BANKMASK(DMAnDCNTL), 0, b
#define DCNT1                            BANKMASK(DMAnDCNTL), 1, b
#define DCNT10                           BANKMASK(DMAnDCNTH), 2, b
#define DCNT11                           BANKMASK(DMAnDCNTH), 3, b
#define DCNT2                            BANKMASK(DMAnDCNTL), 2, b
#define DCNT3                            BANKMASK(DMAnDCNTL), 3, b
#define DCNT4                            BANKMASK(DMAnDCNTL), 4, b
#define DCNT5                            BANKMASK(DMAnDCNTL), 5, b
#define DCNT6                            BANKMASK(DMAnDCNTL), 6, b
#define DCNT7                            BANKMASK(DMAnDCNTL), 7, b
#define DCNT8                            BANKMASK(DMAnDCNTH), 0, b
#define DCNT9                            BANKMASK(DMAnDCNTH), 1, b
#define DGO                              BANKMASK(DMAnCON0), 5, b
#define DIV0                             BANKMASK(CLKRCON), 0, b
#define DIV1                             BANKMASK(CLKRCON), 1, b
#define DIV2                             BANKMASK(CLKRCON), 2, b
#define DLEN0                            BANKMASK(CRCCON1), 4, b
#define DLEN1                            BANKMASK(CRCCON1), 5, b
#define DLEN2                            BANKMASK(CRCCON1), 6, b
#define DLEN3                            BANKMASK(CRCCON1), 7, b
#define DMA1AIE                          BANKMASK(PIE2), 7, a
#define DMA1AIF                          BANKMASK(PIR2), 7, a
#define DMA1AIP                          BANKMASK(IPR2), 7, b
#define DMA1DCNTIE                       BANKMASK(PIE2), 5, a
#define DMA1DCNTIF                       BANKMASK(PIR2), 5, a
#define DMA1DCNTIP                       BANKMASK(IPR2), 5, b
#define DMA1MD                           BANKMASK(PMD8), 0, b
#define DMA1ORIE                         BANKMASK(PIE2), 6, a
#define DMA1ORIF                         BANKMASK(PIR2), 6, a
#define DMA1ORIP                         BANKMASK(IPR2), 6, b
#define DMA1PR0                          BANKMASK(DMA1PR), 0, b
#define DMA1PR1                          BANKMASK(DMA1PR), 1, b
#define DMA1PR2                          BANKMASK(DMA1PR), 2, b
#define DMA1SCNTIE                       BANKMASK(PIE2), 4, a
#define DMA1SCNTIF                       BANKMASK(PIR2), 4, a
#define DMA1SCNTIP                       BANKMASK(IPR2), 4, b
#define DMA2AIE                          BANKMASK(PIE6), 7, a
#define DMA2AIF                          BANKMASK(PIR6), 7, a
#define DMA2AIP                          BANKMASK(IPR6), 7, b
#define DMA2DCNTIE                       BANKMASK(PIE6), 5, a
#define DMA2DCNTIF                       BANKMASK(PIR6), 5, a
#define DMA2DCNTIP                       BANKMASK(IPR6), 5, b
#define DMA2MD                           BANKMASK(PMD8), 1, b
#define DMA2ORIE                         BANKMASK(PIE6), 6, a
#define DMA2ORIF                         BANKMASK(PIR6), 6, a
#define DMA2ORIP                         BANKMASK(IPR6), 6, b
#define DMA2PR0                          BANKMASK(DMA2PR), 0, b
#define DMA2PR1                          BANKMASK(DMA2PR), 1, b
#define DMA2PR2                          BANKMASK(DMA2PR), 2, b
#define DMA2SCNTIE                       BANKMASK(PIE6), 4, a
#define DMA2SCNTIF                       BANKMASK(PIR6), 4, a
#define DMA2SCNTIP                       BANKMASK(IPR6), 4, b
#define DMA3AIE                          BANKMASK(PIE10), 7, a
#define DMA3AIF                          BANKMASK(PIR10), 7, a
#define DMA3AIP                          BANKMASK(IPR10), 7, b
#define DMA3DCNTIE                       BANKMASK(PIE10), 5, a
#define DMA3DCNTIF                       BANKMASK(PIR10), 5, a
#define DMA3DCNTIP                       BANKMASK(IPR10), 5, b
#define DMA3MD                           BANKMASK(PMD8), 2, b
#define DMA3ORIE                         BANKMASK(PIE10), 6, a
#define DMA3ORIF                         BANKMASK(PIR10), 6, a
#define DMA3ORIP                         BANKMASK(IPR10), 6, b
#define DMA3PR0                          BANKMASK(DMA3PR), 0, b
#define DMA3PR1                          BANKMASK(DMA3PR), 1, b
#define DMA3PR2                          BANKMASK(DMA3PR), 2, b
#define DMA3SCNTIE                       BANKMASK(PIE10), 4, a
#define DMA3SCNTIF                       BANKMASK(PIR10), 4, a
#define DMA3SCNTIP                       BANKMASK(IPR10), 4, b
#define DMA4AIE                          BANKMASK(PIE11), 7, a
#define DMA4AIF                          BANKMASK(PIR11), 7, a
#define DMA4AIP                          BANKMASK(IPR11), 7, b
#define DMA4DCNTIE                       BANKMASK(PIE11), 5, a
#define DMA4DCNTIF                       BANKMASK(PIR11), 5, a
#define DMA4DCNTIP                       BANKMASK(IPR11), 5, b
#define DMA4MD                           BANKMASK(PMD8), 3, b
#define DMA4ORIE                         BANKMASK(PIE11), 6, a
#define DMA4ORIF                         BANKMASK(PIR11), 6, a
#define DMA4ORIP                         BANKMASK(IPR11), 6, b
#define DMA4PR0                          BANKMASK(DMA4PR), 0, b
#define DMA4PR1                          BANKMASK(DMA4PR), 1, b
#define DMA4PR2                          BANKMASK(DMA4PR), 2, b
#define DMA4SCNTIE                       BANKMASK(PIE11), 4, a
#define DMA4SCNTIF                       BANKMASK(PIR11), 4, a
#define DMA4SCNTIP                       BANKMASK(IPR11), 4, b
#define DMA5AIE                          BANKMASK(PIE12), 7, a
#define DMA5AIF                          BANKMASK(PIR12), 7, a
#define DMA5AIP                          BANKMASK(IPR12), 7, b
#define DMA5DCNTIE                       BANKMASK(PIE12), 5, a
#define DMA5DCNTIF                       BANKMASK(PIR12), 5, a
#define DMA5DCNTIP                       BANKMASK(IPR12), 5, b
#define DMA5MD                           BANKMASK(PMD8), 4, b
#define DMA5ORIE                         BANKMASK(PIE12), 6, a
#define DMA5ORIF                         BANKMASK(PIR12), 6, a
#define DMA5ORIP                         BANKMASK(IPR12), 6, b
#define DMA5PR0                          BANKMASK(DMA5PR), 0, b
#define DMA5PR1                          BANKMASK(DMA5PR), 1, b
#define DMA5PR2                          BANKMASK(DMA5PR), 2, b
#define DMA5SCNTIE                       BANKMASK(PIE12), 4, a
#define DMA5SCNTIF                       BANKMASK(PIR12), 4, a
#define DMA5SCNTIP                       BANKMASK(IPR12), 4, b
#define DMA6AIE                          BANKMASK(PIE13), 7, a
#define DMA6AIF                          BANKMASK(PIR13), 7, a
#define DMA6AIP                          BANKMASK(IPR13), 7, b
#define DMA6DCNTIE                       BANKMASK(PIE13), 5, a
#define DMA6DCNTIF                       BANKMASK(PIR13), 5, a
#define DMA6DCNTIP                       BANKMASK(IPR13), 5, b
#define DMA6MD                           BANKMASK(PMD8), 5, b
#define DMA6ORIE                         BANKMASK(PIE13), 6, a
#define DMA6ORIF                         BANKMASK(PIR13), 6, a
#define DMA6ORIP                         BANKMASK(IPR13), 6, b
#define DMA6PR0                          BANKMASK(DMA6PR), 0, b
#define DMA6PR1                          BANKMASK(DMA6PR), 1, b
#define DMA6PR2                          BANKMASK(DMA6PR), 2, b
#define DMA6SCNTIE                       BANKMASK(PIE13), 4, a
#define DMA6SCNTIF                       BANKMASK(PIR13), 4, a
#define DMA6SCNTIP                       BANKMASK(IPR13), 4, b
#define DOE                              BANKMASK(CPUDOZE), 4, a
#define DONE                             BANKMASK(ADCON0), 0, b
#define DOZE0                            BANKMASK(CPUDOZE), 0, a
#define DOZE1                            BANKMASK(CPUDOZE), 1, a
#define DOZE2                            BANKMASK(CPUDOZE), 2, a
#define DOZEN                            BANKMASK(CPUDOZE), 6, a
#define DPTR0                            BANKMASK(DMAnDPTRL), 0, b
#define DPTR1                            BANKMASK(DMAnDPTRL), 1, b
#define DPTR10                           BANKMASK(DMAnDPTRH), 2, b
#define DPTR11                           BANKMASK(DMAnDPTRH), 3, b
#define DPTR12                           BANKMASK(DMAnDPTRH), 4, b
#define DPTR13                           BANKMASK(DMAnDPTRH), 5, b
#define DPTR14                           BANKMASK(DMAnDPTRH), 6, b
#define DPTR15                           BANKMASK(DMAnDPTRH), 7, b
#define DPTR2                            BANKMASK(DMAnDPTRL), 2, b
#define DPTR3                            BANKMASK(DMAnDPTRL), 3, b
#define DPTR4                            BANKMASK(DMAnDPTRL), 4, b
#define DPTR5                            BANKMASK(DMAnDPTRL), 5, b
#define DPTR6                            BANKMASK(DMAnDPTRL), 6, b
#define DPTR7                            BANKMASK(DMAnDPTRL), 7, b
#define DPTR8                            BANKMASK(DMAnDPTRH), 0, b
#define DPTR9                            BANKMASK(DMAnDPTRH), 1, b
#define DSA0                             BANKMASK(DMAnDSAL), 0, b
#define DSA1                             BANKMASK(DMAnDSAL), 1, b
#define DSA10                            BANKMASK(DMAnDSAH), 2, b
#define DSA11                            BANKMASK(DMAnDSAH), 3, b
#define DSA12                            BANKMASK(DMAnDSAH), 4, b
#define DSA13                            BANKMASK(DMAnDSAH), 5, b
#define DSA14                            BANKMASK(DMAnDSAH), 6, b
#define DSA15                            BANKMASK(DMAnDSAH), 7, b
#define DSA2                             BANKMASK(DMAnDSAL), 2, b
#define DSA3                             BANKMASK(DMAnDSAL), 3, b
#define DSA4                             BANKMASK(DMAnDSAL), 4, b
#define DSA5                             BANKMASK(DMAnDSAL), 5, b
#define DSA6                             BANKMASK(DMAnDSAL), 6, b
#define DSA7                             BANKMASK(DMAnDSAL), 7, b
#define DSA8                             BANKMASK(DMAnDSAH), 0, b
#define DSA9                             BANKMASK(DMAnDSAH), 1, b
#define DSEN                             BANKMASK(ADCON1), 0, b
#define DSM1MD                           BANKMASK(PMD4), 3, b
#define DSTP                             BANKMASK(DMAnCON1), 5, b
#define DSZ0                             BANKMASK(DMAnDSZL), 0, b
#define DSZ1                             BANKMASK(DMAnDSZL), 1, b
#define DSZ10                            BANKMASK(DMAnDSZH), 2, b
#define DSZ11                            BANKMASK(DMAnDSZH), 3, b
#define DSZ2                             BANKMASK(DMAnDSZL), 2, b
#define DSZ3                             BANKMASK(DMAnDSZL), 3, b
#define DSZ4                             BANKMASK(DMAnDSZL), 4, b
#define DSZ5                             BANKMASK(DMAnDSZL), 5, b
#define DSZ6                             BANKMASK(DMAnDSZL), 6, b
#define DSZ7                             BANKMASK(DMAnDSZL), 7, b
#define DSZ8                             BANKMASK(DMAnDSZH), 0, b
#define DSZ9                             BANKMASK(DMAnDSZH), 1, b
#define ERR0                             BANKMASK(ADERRL), 0, b
#define ERR1                             BANKMASK(ADERRL), 1, b
#define ERR10                            BANKMASK(ADERRH), 2, b
#define ERR11                            BANKMASK(ADERRH), 3, b
#define ERR12                            BANKMASK(ADERRH), 4, b
#define ERR13                            BANKMASK(ADERRH), 5, b
#define ERR14                            BANKMASK(ADERRH), 6, b
#define ERR15                            BANKMASK(ADERRH), 7, b
#define ERR2                             BANKMASK(ADERRL), 2, b
#define ERR3                             BANKMASK(ADERRL), 3, b
#define ERR4                             BANKMASK(ADERRL), 4, b
#define ERR5                             BANKMASK(ADERRL), 5, b
#define ERR6                             BANKMASK(ADERRL), 6, b
#define ERR7                             BANKMASK(ADERRL), 7, b
#define ERR8                             BANKMASK(ADERRH), 0, b
#define ERR9                             BANKMASK(ADERRH), 1, b
#define EXTOEN                           BANKMASK(OSCEN), 7, b
#define EXTOR                            BANKMASK(OSCSTAT), 7, b
#define FLTR0                            BANKMASK(ADFLTRL), 0, b
#define FLTR1                            BANKMASK(ADFLTRL), 1, b
#define FLTR10                           BANKMASK(ADFLTRH), 2, b
#define FLTR11                           BANKMASK(ADFLTRH), 3, b
#define FLTR12                           BANKMASK(ADFLTRH), 4, b
#define FLTR13                           BANKMASK(ADFLTRH), 5, b
#define FLTR14                           BANKMASK(ADFLTRH), 6, b
#define FLTR15                           BANKMASK(ADFLTRH), 7, b
#define FLTR2                            BANKMASK(ADFLTRL), 2, b
#define FLTR3                            BANKMASK(ADFLTRL), 3, b
#define FLTR4                            BANKMASK(ADFLTRL), 4, b
#define FLTR5                            BANKMASK(ADFLTRL), 5, b
#define FLTR6                            BANKMASK(ADFLTRL), 6, b
#define FLTR7                            BANKMASK(ADFLTRL), 7, b
#define FLTR8                            BANKMASK(ADFLTRH), 0, b
#define FLTR9                            BANKMASK(ADFLTRH), 1, b
#define FM0                              BANKMASK(ADCON0), 2, b
#define FME                              BANKMASK(I2C1CON2), 5, b
#define FRQ0                             BANKMASK(OSCFRQ), 0, b
#define FRQ1                             BANKMASK(OSCFRQ), 1, b
#define FRQ2                             BANKMASK(OSCFRQ), 2, b
#define FRQ3                             BANKMASK(OSCFRQ), 3, b
#define FULL                             BANKMASK(CRCCON0), 0, b
#define FVREN                            BANKMASK(FVRCON), 7, b
#define FVRMD                            BANKMASK(PMD0), 6, b
#define FVRRDY                           BANKMASK(FVRCON), 6, b
#define G1D1N                            BANKMASK(CLCnGLS0), 0, b
#define G1D1T                            BANKMASK(CLCnGLS0), 1, b
#define G1D2N                            BANKMASK(CLCnGLS0), 2, b
#define G1D2T                            BANKMASK(CLCnGLS0), 3, b
#define G1D3N                            BANKMASK(CLCnGLS0), 4, b
#define G1D3T                            BANKMASK(CLCnGLS0), 5, b
#define G1D4N                            BANKMASK(CLCnGLS0), 6, b
#define G1D4T                            BANKMASK(CLCnGLS0), 7, b
#define G1EN                             BANKMASK(CWG1CON0), 7, b
#define G1POL                            BANKMASK(CLCnPOL), 0, b
#define G2D1N                            BANKMASK(CLCnGLS1), 0, b
#define G2D1T                            BANKMASK(CLCnGLS1), 1, b
#define G2D2N                            BANKMASK(CLCnGLS1), 2, b
#define G2D2T                            BANKMASK(CLCnGLS1), 3, b
#define G2D3N                            BANKMASK(CLCnGLS1), 4, b
#define G2D3T                            BANKMASK(CLCnGLS1), 5, b
#define G2D4N                            BANKMASK(CLCnGLS1), 6, b
#define G2D4T                            BANKMASK(CLCnGLS1), 7, b
#define G2EN                             BANKMASK(CWG2CON0), 7, b
#define G2POL                            BANKMASK(CLCnPOL), 1, b
#define G3D1N                            BANKMASK(CLCnGLS2), 0, b
#define G3D1T                            BANKMASK(CLCnGLS2), 1, b
#define G3D2N                            BANKMASK(CLCnGLS2), 2, b
#define G3D2T                            BANKMASK(CLCnGLS2), 3, b
#define G3D3N                            BANKMASK(CLCnGLS2), 4, b
#define G3D3T                            BANKMASK(CLCnGLS2), 5, b
#define G3D4N                            BANKMASK(CLCnGLS2), 6, b
#define G3D4T                            BANKMASK(CLCnGLS2), 7, b
#define G3EN                             BANKMASK(CWG3CON0), 7, b
#define G3POL                            BANKMASK(CLCnPOL), 2, b
#define G4D1N                            BANKMASK(CLCnGLS3), 0, b
#define G4D1T                            BANKMASK(CLCnGLS3), 1, b
#define G4D2N                            BANKMASK(CLCnGLS3), 2, b
#define G4D2T                            BANKMASK(CLCnGLS3), 3, b
#define G4D3N                            BANKMASK(CLCnGLS3), 4, b
#define G4D3T                            BANKMASK(CLCnGLS3), 5, b
#define G4D4N                            BANKMASK(CLCnGLS3), 6, b
#define G4D4T                            BANKMASK(CLCnGLS3), 7, b
#define G4POL                            BANKMASK(CLCnPOL), 3, b
#define GCEN                             BANKMASK(I2C1CON2), 6, b
#define GIE                              BANKMASK(INTCON0), 7, a
#define GIEH                             BANKMASK(INTCON0), 7, a
#define GIEL                             BANKMASK(INTCON0), 6, a
#define GO_NOT_DONE                      BANKMASK(ADCON0), 0, b
#define GO_nDONE                         BANKMASK(ADCON0), 0, b
#define HADR0                            BANKMASK(SCANHADRL), 0, b
#define HADR1                            BANKMASK(SCANHADRL), 1, b
#define HADR10                           BANKMASK(SCANHADRH), 2, b
#define HADR11                           BANKMASK(SCANHADRH), 3, b
#define HADR12                           BANKMASK(SCANHADRH), 4, b
#define HADR13                           BANKMASK(SCANHADRH), 5, b
#define HADR14                           BANKMASK(SCANHADRH), 6, b
#define HADR15                           BANKMASK(SCANHADRH), 7, b
#define HADR16                           BANKMASK(SCANHADRU), 0, b
#define HADR17                           BANKMASK(SCANHADRU), 1, b
#define HADR18                           BANKMASK(SCANHADRU), 2, b
#define HADR19                           BANKMASK(SCANHADRU), 3, b
#define HADR2                            BANKMASK(SCANHADRL), 2, b
#define HADR20                           BANKMASK(SCANHADRU), 4, b
#define HADR21                           BANKMASK(SCANHADRU), 5, b
#define HADR3                            BANKMASK(SCANHADRL), 3, b
#define HADR4                            BANKMASK(SCANHADRL), 4, b
#define HADR5                            BANKMASK(SCANHADRL), 5, b
#define HADR6                            BANKMASK(SCANHADRL), 6, b
#define HADR7                            BANKMASK(SCANHADRL), 7, b
#define HADR8                            BANKMASK(SCANHADRH), 0, b
#define HADR9                            BANKMASK(SCANHADRH), 1, b
#define HFOEN                            BANKMASK(OSCEN), 6, b
#define HFOR                             BANKMASK(OSCSTAT), 6, b
#define HLVDEN                           BANKMASK(HLVDCON0), 7, b
#define HLVDIE                           BANKMASK(PIE0), 1, a
#define HLVDIF                           BANKMASK(PIR0), 1, a
#define HLVDINTH                         BANKMASK(HLVDCON0), 1, b
#define HLVDINTL                         BANKMASK(HLVDCON0), 0, b
#define HLVDIP                           BANKMASK(IPR0), 1, b
#define HLVDMD                           BANKMASK(PMD0), 5, b
#define HLVDOUT                          BANKMASK(HLVDCON0), 5, b
#define HLVDRDY                          BANKMASK(HLVDCON0), 4, b
#define HLVDSEL0                         BANKMASK(HLVDCON1), 0, b
#define HLVDSEL1                         BANKMASK(HLVDCON1), 1, b
#define HLVDSEL2                         BANKMASK(HLVDCON1), 2, b
#define HLVDSEL3                         BANKMASK(HLVDCON1), 3, b
#define I2C1EIE                          BANKMASK(PIE7), 3, a
#define I2C1EIF                          BANKMASK(PIR7), 3, a
#define I2C1EIP                          BANKMASK(IPR7), 3, b
#define I2C1IE                           BANKMASK(PIE7), 2, a
#define I2C1IF                           BANKMASK(PIR7), 2, a
#define I2C1IP                           BANKMASK(IPR7), 2, b
#define I2C1MD                           BANKMASK(PMD6), 0, b
#define I2C1RXIE                         BANKMASK(PIE7), 0, a
#define I2C1RXIF                         BANKMASK(PIR7), 0, a
#define I2C1RXIP                         BANKMASK(IPR7), 0, b
#define I2C1SCLPPS0                      BANKMASK(I2C1SCLPPS), 0, b
#define I2C1SCLPPS1                      BANKMASK(I2C1SCLPPS), 1, b
#define I2C1SCLPPS2                      BANKMASK(I2C1SCLPPS), 2, b
#define I2C1SCLPPS3                      BANKMASK(I2C1SCLPPS), 3, b
#define I2C1SCLPPS4                      BANKMASK(I2C1SCLPPS), 4, b
#define I2C1SDAPPS0                      BANKMASK(I2C1SDAPPS), 0, b
#define I2C1SDAPPS1                      BANKMASK(I2C1SDAPPS), 1, b
#define I2C1SDAPPS2                      BANKMASK(I2C1SDAPPS), 2, b
#define I2C1SDAPPS3                      BANKMASK(I2C1SDAPPS), 3, b
#define I2C1SDAPPS4                      BANKMASK(I2C1SDAPPS), 4, b
#define I2C1TXIE                         BANKMASK(PIE7), 1, a
#define I2C1TXIF                         BANKMASK(PIR7), 1, a
#define I2C1TXIP                         BANKMASK(IPR7), 1, b
#define I2CBTO0                          BANKMASK(I2C1BTO), 0, b
#define I2CBTO1                          BANKMASK(I2C1BTO), 1, b
#define I2CBTO2                          BANKMASK(I2C1BTO), 2, b
#define I2CBTO3                          BANKMASK(I2C1BTO), 3, b
#define I2CCLK0                          BANKMASK(I2C1CLK), 0, b
#define I2CCLK1                          BANKMASK(I2C1CLK), 1, b
#define I2CCLK2                          BANKMASK(I2C1CLK), 2, b
#define I2CCLK3                          BANKMASK(I2C1CLK), 3, b
#define I2CCLK4                          BANKMASK(I2C1CLK), 4, b
#define I2CEN                            BANKMASK(I2C1CON0), 7, b
#define IDLEN                            BANKMASK(CPUDOZE), 7, a
#define INLVLA0                          BANKMASK(INLVLA), 0, b
#define INLVLA1                          BANKMASK(INLVLA), 1, b
#define INLVLA2                          BANKMASK(INLVLA), 2, b
#define INLVLA3                          BANKMASK(INLVLA), 3, b
#define INLVLA4                          BANKMASK(INLVLA), 4, b
#define INLVLA5                          BANKMASK(INLVLA), 5, b
#define INLVLA6                          BANKMASK(INLVLA), 6, b
#define INLVLA7                          BANKMASK(INLVLA), 7, b
#define INLVLB0                          BANKMASK(INLVLB), 0, b
#define INLVLB1                          BANKMASK(INLVLB), 1, b
#define INLVLB2                          BANKMASK(INLVLB), 2, b
#define INLVLB3                          BANKMASK(INLVLB), 3, b
#define INLVLB4                          BANKMASK(INLVLB), 4, b
#define INLVLB5                          BANKMASK(INLVLB), 5, b
#define INLVLB6                          BANKMASK(INLVLB), 6, b
#define INLVLB7                          BANKMASK(INLVLB), 7, b
#define INLVLC0                          BANKMASK(INLVLC), 0, b
#define INLVLC1                          BANKMASK(INLVLC), 1, b
#define INLVLC2                          BANKMASK(INLVLC), 2, b
#define INLVLC3                          BANKMASK(INLVLC), 3, b
#define INLVLC4                          BANKMASK(INLVLC), 4, b
#define INLVLC5                          BANKMASK(INLVLC), 5, b
#define INLVLC6                          BANKMASK(INLVLC), 6, b
#define INLVLC7                          BANKMASK(INLVLC), 7, b
#define INLVLD0                          BANKMASK(INLVLD), 0, b
#define INLVLD1                          BANKMASK(INLVLD), 1, b
#define INLVLD2                          BANKMASK(INLVLD), 2, b
#define INLVLD3                          BANKMASK(INLVLD), 3, b
#define INLVLD4                          BANKMASK(INLVLD), 4, b
#define INLVLD5                          BANKMASK(INLVLD), 5, b
#define INLVLD6                          BANKMASK(INLVLD), 6, b
#define INLVLD7                          BANKMASK(INLVLD), 7, b
#define INLVLE0                          BANKMASK(INLVLE), 0, b
#define INLVLE1                          BANKMASK(INLVLE), 1, b
#define INLVLE2                          BANKMASK(INLVLE), 2, b
#define INLVLE3                          BANKMASK(INLVLE), 3, b
#define INLVLF0                          BANKMASK(INLVLF), 0, b
#define INLVLF1                          BANKMASK(INLVLF), 1, b
#define INLVLF2                          BANKMASK(INLVLF), 2, b
#define INLVLF3                          BANKMASK(INLVLF), 3, b
#define INLVLF4                          BANKMASK(INLVLF), 4, b
#define INLVLF5                          BANKMASK(INLVLF), 5, b
#define INLVLF6                          BANKMASK(INLVLF), 6, b
#define INLVLF7                          BANKMASK(INLVLF), 7, b
#define INT0EDG                          BANKMASK(INTCON0), 0, a
#define INT0IE                           BANKMASK(PIE1), 0, a
#define INT0IF                           BANKMASK(PIR1), 0, a
#define INT0IP                           BANKMASK(IPR1), 0, b
#define INT0PPS0                         BANKMASK(INT0PPS), 0, b
#define INT0PPS1                         BANKMASK(INT0PPS), 1, b
#define INT0PPS2                         BANKMASK(INT0PPS), 2, b
#define INT0PPS3                         BANKMASK(INT0PPS), 3, b
#define INT1EDG                          BANKMASK(INTCON0), 1, a
#define INT1IE                           BANKMASK(PIE6), 0, a
#define INT1IF                           BANKMASK(PIR6), 0, a
#define INT1IP                           BANKMASK(IPR6), 0, b
#define INT1PPS0                         BANKMASK(INT1PPS), 0, b
#define INT1PPS1                         BANKMASK(INT1PPS), 1, b
#define INT1PPS2                         BANKMASK(INT1PPS), 2, b
#define INT1PPS3                         BANKMASK(INT1PPS), 3, b
#define INT1PPS4                         BANKMASK(INT1PPS), 4, b
#define INT2EDG                          BANKMASK(INTCON0), 2, a
#define INT2IE                           BANKMASK(PIE10), 0, a
#define INT2IF                           BANKMASK(PIR10), 0, a
#define INT2IP                           BANKMASK(IPR10), 0, b
#define INT2PPS0                         BANKMASK(INT2PPS), 0, b
#define INT2PPS1                         BANKMASK(INT2PPS), 1, b
#define INT2PPS2                         BANKMASK(INT2PPS), 2, b
#define INT2PPS3                         BANKMASK(INT2PPS), 3, b
#define INT2PPS4                         BANKMASK(INT2PPS), 4, b
#define INT2PPS5                         BANKMASK(INT2PPS), 5, b
#define INTH                             BANKMASK(HLVDCON0), 1, b
#define INTL                             BANKMASK(HLVDCON0), 0, b
#define IOCAF0                           BANKMASK(IOCAF), 0, b
#define IOCAF1                           BANKMASK(IOCAF), 1, b
#define IOCAF2                           BANKMASK(IOCAF), 2, b
#define IOCAF3                           BANKMASK(IOCAF), 3, b
#define IOCAF4                           BANKMASK(IOCAF), 4, b
#define IOCAF5                           BANKMASK(IOCAF), 5, b
#define IOCAF6                           BANKMASK(IOCAF), 6, b
#define IOCAF7                           BANKMASK(IOCAF), 7, b
#define IOCAN0                           BANKMASK(IOCAN), 0, b
#define IOCAN1                           BANKMASK(IOCAN), 1, b
#define IOCAN2                           BANKMASK(IOCAN), 2, b
#define IOCAN3                           BANKMASK(IOCAN), 3, b
#define IOCAN4                           BANKMASK(IOCAN), 4, b
#define IOCAN5                           BANKMASK(IOCAN), 5, b
#define IOCAN6                           BANKMASK(IOCAN), 6, b
#define IOCAN7                           BANKMASK(IOCAN), 7, b
#define IOCAP0                           BANKMASK(IOCAP), 0, b
#define IOCAP1                           BANKMASK(IOCAP), 1, b
#define IOCAP2                           BANKMASK(IOCAP), 2, b
#define IOCAP3                           BANKMASK(IOCAP), 3, b
#define IOCAP4                           BANKMASK(IOCAP), 4, b
#define IOCAP5                           BANKMASK(IOCAP), 5, b
#define IOCAP6                           BANKMASK(IOCAP), 6, b
#define IOCAP7                           BANKMASK(IOCAP), 7, b
#define IOCBF0                           BANKMASK(IOCBF), 0, b
#define IOCBF1                           BANKMASK(IOCBF), 1, b
#define IOCBF2                           BANKMASK(IOCBF), 2, b
#define IOCBF3                           BANKMASK(IOCBF), 3, b
#define IOCBF4                           BANKMASK(IOCBF), 4, b
#define IOCBF5                           BANKMASK(IOCBF), 5, b
#define IOCBF6                           BANKMASK(IOCBF), 6, b
#define IOCBF7                           BANKMASK(IOCBF), 7, b
#define IOCBN0                           BANKMASK(IOCBN), 0, b
#define IOCBN1                           BANKMASK(IOCBN), 1, b
#define IOCBN2                           BANKMASK(IOCBN), 2, b
#define IOCBN3                           BANKMASK(IOCBN), 3, b
#define IOCBN4                           BANKMASK(IOCBN), 4, b
#define IOCBN5                           BANKMASK(IOCBN), 5, b
#define IOCBN6                           BANKMASK(IOCBN), 6, b
#define IOCBN7                           BANKMASK(IOCBN), 7, b
#define IOCBP0                           BANKMASK(IOCBP), 0, b
#define IOCBP1                           BANKMASK(IOCBP), 1, b
#define IOCBP2                           BANKMASK(IOCBP), 2, b
#define IOCBP3                           BANKMASK(IOCBP), 3, b
#define IOCBP4                           BANKMASK(IOCBP), 4, b
#define IOCBP5                           BANKMASK(IOCBP), 5, b
#define IOCBP6                           BANKMASK(IOCBP), 6, b
#define IOCBP7                           BANKMASK(IOCBP), 7, b
#define IOCCF0                           BANKMASK(IOCCF), 0, b
#define IOCCF1                           BANKMASK(IOCCF), 1, b
#define IOCCF2                           BANKMASK(IOCCF), 2, b
#define IOCCF3                           BANKMASK(IOCCF), 3, b
#define IOCCF4                           BANKMASK(IOCCF), 4, b
#define IOCCF5                           BANKMASK(IOCCF), 5, b
#define IOCCF6                           BANKMASK(IOCCF), 6, b
#define IOCCF7                           BANKMASK(IOCCF), 7, b
#define IOCCN0                           BANKMASK(IOCCN), 0, b
#define IOCCN1                           BANKMASK(IOCCN), 1, b
#define IOCCN2                           BANKMASK(IOCCN), 2, b
#define IOCCN3                           BANKMASK(IOCCN), 3, b
#define IOCCN4                           BANKMASK(IOCCN), 4, b
#define IOCCN5                           BANKMASK(IOCCN), 5, b
#define IOCCN6                           BANKMASK(IOCCN), 6, b
#define IOCCN7                           BANKMASK(IOCCN), 7, b
#define IOCCP0                           BANKMASK(IOCCP), 0, b
#define IOCCP1                           BANKMASK(IOCCP), 1, b
#define IOCCP2                           BANKMASK(IOCCP), 2, b
#define IOCCP3                           BANKMASK(IOCCP), 3, b
#define IOCCP4                           BANKMASK(IOCCP), 4, b
#define IOCCP5                           BANKMASK(IOCCP), 5, b
#define IOCCP6                           BANKMASK(IOCCP), 6, b
#define IOCCP7                           BANKMASK(IOCCP), 7, b
#define IOCEF3                           BANKMASK(IOCEF), 3, b
#define IOCEN3                           BANKMASK(IOCEN), 3, b
#define IOCEP3                           BANKMASK(IOCEP), 3, b
#define IOCIE                            BANKMASK(PIE0), 7, a
#define IOCIF                            BANKMASK(PIR0), 7, a
#define IOCIP                            BANKMASK(IPR0), 7, b
#define IOCMD                            BANKMASK(PMD0), 0, b
#define ISRPR0                           BANKMASK(ISRPR), 0, b
#define ISRPR1                           BANKMASK(ISRPR), 1, b
#define ISRPR2                           BANKMASK(ISRPR), 2, b
#define IVTLOCKED                        BANKMASK(IVTLOCK), 0, b
#define LADR0                            BANKMASK(SCANLADRL), 0, b
#define LADR1                            BANKMASK(SCANLADRL), 1, b
#define LADR10                           BANKMASK(SCANLADRH), 2, b
#define LADR11                           BANKMASK(SCANLADRH), 3, b
#define LADR12                           BANKMASK(SCANLADRH), 4, b
#define LADR13                           BANKMASK(SCANLADRH), 5, b
#define LADR14                           BANKMASK(SCANLADRH), 6, b
#define LADR15                           BANKMASK(SCANLADRH), 7, b
#define LADR16                           BANKMASK(SCANLADRU), 0, b
#define LADR17                           BANKMASK(SCANLADRU), 1, b
#define LADR18                           BANKMASK(SCANLADRU), 2, b
#define LADR19                           BANKMASK(SCANLADRU), 3, b
#define LADR2                            BANKMASK(SCANLADRL), 2, b
#define LADR20                           BANKMASK(SCANLADRU), 4, b
#define LADR21                           BANKMASK(SCANLADRU), 5, b
#define LADR3                            BANKMASK(SCANLADRL), 3, b
#define LADR4                            BANKMASK(SCANLADRL), 4, b
#define LADR5                            BANKMASK(SCANLADRL), 5, b
#define LADR6                            BANKMASK(SCANLADRL), 6, b
#define LADR7                            BANKMASK(SCANLADRL), 7, b
#define LADR8                            BANKMASK(SCANLADRH), 0, b
#define LADR9                            BANKMASK(SCANLADRH), 1, b
#define LATA0                            BANKMASK(LATA), 0, a
#define LATA1                            BANKMASK(LATA), 1, a
#define LATA2                            BANKMASK(LATA), 2, a
#define LATA3                            BANKMASK(LATA), 3, a
#define LATA4                            BANKMASK(LATA), 4, a
#define LATA5                            BANKMASK(LATA), 5, a
#define LATA6                            BANKMASK(LATA), 6, a
#define LATA7                            BANKMASK(LATA), 7, a
#define LATB0                            BANKMASK(LATB), 0, a
#define LATB1                            BANKMASK(LATB), 1, a
#define LATB2                            BANKMASK(LATB), 2, a
#define LATB3                            BANKMASK(LATB), 3, a
#define LATB4                            BANKMASK(LATB), 4, a
#define LATB5                            BANKMASK(LATB), 5, a
#define LATB6                            BANKMASK(LATB), 6, a
#define LATB7                            BANKMASK(LATB), 7, a
#define LATC0                            BANKMASK(LATC), 0, a
#define LATC1                            BANKMASK(LATC), 1, a
#define LATC2                            BANKMASK(LATC), 2, a
#define LATC3                            BANKMASK(LATC), 3, a
#define LATC4                            BANKMASK(LATC), 4, a
#define LATC5                            BANKMASK(LATC), 5, a
#define LATC6                            BANKMASK(LATC), 6, a
#define LATC7                            BANKMASK(LATC), 7, a
#define LATD0                            BANKMASK(LATD), 0, a
#define LATD1                            BANKMASK(LATD), 1, a
#define LATD2                            BANKMASK(LATD), 2, a
#define LATD3                            BANKMASK(LATD), 3, a
#define LATD4                            BANKMASK(LATD), 4, a
#define LATD5                            BANKMASK(LATD), 5, a
#define LATD6                            BANKMASK(LATD), 6, a
#define LATD7                            BANKMASK(LATD), 7, a
#define LATE0                            BANKMASK(LATE), 0, a
#define LATE1                            BANKMASK(LATE), 1, a
#define LATE2                            BANKMASK(LATE), 2, a
#define LATF0                            BANKMASK(LATF), 0, a
#define LATF1                            BANKMASK(LATF), 1, a
#define LATF2                            BANKMASK(LATF), 2, a
#define LATF3                            BANKMASK(LATF), 3, a
#define LATF4                            BANKMASK(LATF), 4, a
#define LATF5                            BANKMASK(LATF), 5, a
#define LATF6                            BANKMASK(LATF), 6, a
#define LATF7                            BANKMASK(LATF), 7, a
#define LFOEN                            BANKMASK(OSCEN), 4, b
#define LFOR                             BANKMASK(OSCSTAT), 4, b
#define LOCK                             BANKMASK(ACTCON), 3, b
#define LTH0                             BANKMASK(ADLTHL), 0, b
#define LTH1                             BANKMASK(ADLTHL), 1, b
#define LTH10                            BANKMASK(ADLTHH), 2, b
#define LTH11                            BANKMASK(ADLTHH), 3, b
#define LTH12                            BANKMASK(ADLTHH), 4, b
#define LTH13                            BANKMASK(ADLTHH), 5, b
#define LTH14                            BANKMASK(ADLTHH), 6, b
#define LTH15                            BANKMASK(ADLTHH), 7, b
#define LTH2                             BANKMASK(ADLTHL), 2, b
#define LTH3                             BANKMASK(ADLTHL), 3, b
#define LTH4                             BANKMASK(ADLTHL), 4, b
#define LTH5                             BANKMASK(ADLTHL), 5, b
#define LTH6                             BANKMASK(ADLTHL), 6, b
#define LTH7                             BANKMASK(ADLTHL), 7, b
#define LTH8                             BANKMASK(ADLTHH), 0, b
#define LTH9                             BANKMASK(ADLTHH), 1, b
#define LTHR                             BANKMASK(ADSTAT), 5, b
#define MAINPR0                          BANKMASK(MAINPR), 0, b
#define MAINPR1                          BANKMASK(MAINPR), 1, b
#define MAINPR2                          BANKMASK(MAINPR), 2, b
#define MATH                             BANKMASK(ADSTAT), 4, b
#define MC1OUT                           BANKMASK(CMOUT), 0, b
#define MC2OUT                           BANKMASK(CMOUT), 1, b
#define MD0                              BANKMASK(ADCON2), 0, b
#define MD1                              BANKMASK(ADCON2), 1, b
#define MD16                             BANKMASK(T0CON0), 4, b
#define MD1BIT                           BANKMASK(MD1CON0), 0, b
#define MD1CH0                           BANKMASK(MD1CARH), 0, b
#define MD1CH1                           BANKMASK(MD1CARH), 1, b
#define MD1CH2                           BANKMASK(MD1CARH), 2, b
#define MD1CH3                           BANKMASK(MD1CARH), 3, b
#define MD1CH4                           BANKMASK(MD1CARH), 4, b
#define MD1CHPOL                         BANKMASK(MD1CON1), 5, b
#define MD1CHSYNC                        BANKMASK(MD1CON1), 4, b
#define MD1CL0                           BANKMASK(MD1CARL), 0, b
#define MD1CL1                           BANKMASK(MD1CARL), 1, b
#define MD1CL2                           BANKMASK(MD1CARL), 2, b
#define MD1CL3                           BANKMASK(MD1CARL), 3, b
#define MD1CL4                           BANKMASK(MD1CARL), 4, b
#define MD1CLPOL                         BANKMASK(MD1CON1), 1, b
#define MD1CLSYNC                        BANKMASK(MD1CON1), 0, b
#define MD1EN                            BANKMASK(MD1CON0), 7, b
#define MD1MS0                           BANKMASK(MD1SRC), 0, b
#define MD1MS1                           BANKMASK(MD1SRC), 1, b
#define MD1MS2                           BANKMASK(MD1SRC), 2, b
#define MD1MS3                           BANKMASK(MD1SRC), 3, b
#define MD1MS4                           BANKMASK(MD1SRC), 4, b
#define MD1MS5                           BANKMASK(MD1SRC), 5, b
#define MD1OPOL                          BANKMASK(MD1CON0), 4, b
#define MD1OUT                           BANKMASK(MD1CON0), 5, b
#define MD2                              BANKMASK(ADCON2), 2, b
#define MDCARHPPS0                       BANKMASK(MD1CARHPPS), 0, b
#define MDCARHPPS1                       BANKMASK(MD1CARHPPS), 1, b
#define MDCARHPPS2                       BANKMASK(MD1CARHPPS), 2, b
#define MDCARHPPS3                       BANKMASK(MD1CARHPPS), 3, b
#define MDCARHPPS4                       BANKMASK(MD1CARHPPS), 4, b
#define MDCARLPPS0                       BANKMASK(MD1CARLPPS), 0, b
#define MDCARLPPS1                       BANKMASK(MD1CARLPPS), 1, b
#define MDCARLPPS2                       BANKMASK(MD1CARLPPS), 2, b
#define MDCARLPPS3                       BANKMASK(MD1CARLPPS), 3, b
#define MDCARLPPS4                       BANKMASK(MD1CARLPPS), 4, b
#define MDR                              BANKMASK(I2C1CON0), 3, b
#define MDSRCPPS0                        BANKMASK(MD1SRCPPS), 0, b
#define MDSRCPPS1                        BANKMASK(MD1SRCPPS), 1, b
#define MDSRCPPS2                        BANKMASK(MD1SRCPPS), 2, b
#define MDSRCPPS3                        BANKMASK(MD1SRCPPS), 3, b
#define MDSRCPPS4                        BANKMASK(MD1SRCPPS), 4, b
#define MEMV                             BANKMASK(PCON1), 1, a
#define MFOEN                            BANKMASK(OSCEN), 5, b
#define MFOR                             BANKMASK(OSCSTAT), 5, b
#define MMA                              BANKMASK(I2C1STAT0), 5, b
#define MPWM1EN                          BANKMASK(PWMEN), 0, a
#define MPWM1LD                          BANKMASK(PWMLOAD), 0, a
#define MPWM2EN                          BANKMASK(PWMEN), 1, a
#define MPWM2LD                          BANKMASK(PWMLOAD), 1, a
#define MPWM3EN                          BANKMASK(PWMEN), 2, a
#define MPWM3LD                          BANKMASK(PWMLOAD), 2, a
#define MREG                             BANKMASK(SCANCON0), 2, b
#define MS0                              BANKMASK(MD1SRC), 0, b
#define MS1                              BANKMASK(MD1SRC), 1, b
#define MS2                              BANKMASK(MD1SRC), 2, b
#define MS3                              BANKMASK(MD1SRC), 3, b
#define MS4                              BANKMASK(MD1SRC), 4, b
#define MS5                              BANKMASK(MD1SRC), 5, b
#define NACK1IE                          BANKMASK(I2C1ERR), 0, b
#define NACK1IF                          BANKMASK(I2C1ERR), 4, b
#define NACKIE                           BANKMASK(I2C1ERR), 0, b
#define NACKIF                           BANKMASK(I2C1ERR), 4, b
#define NCO1ACC0                         BANKMASK(NCO1ACCL), 0, b
#define NCO1ACC1                         BANKMASK(NCO1ACCL), 1, b
#define NCO1ACC10                        BANKMASK(NCO1ACCH), 2, b
#define NCO1ACC11                        BANKMASK(NCO1ACCH), 3, b
#define NCO1ACC12                        BANKMASK(NCO1ACCH), 4, b
#define NCO1ACC13                        BANKMASK(NCO1ACCH), 5, b
#define NCO1ACC14                        BANKMASK(NCO1ACCH), 6, b
#define NCO1ACC15                        BANKMASK(NCO1ACCH), 7, b
#define NCO1ACC16                        BANKMASK(NCO1ACCU), 0, b
#define NCO1ACC17                        BANKMASK(NCO1ACCU), 1, b
#define NCO1ACC18                        BANKMASK(NCO1ACCU), 2, b
#define NCO1ACC19                        BANKMASK(NCO1ACCU), 3, b
#define NCO1ACC2                         BANKMASK(NCO1ACCL), 2, b
#define NCO1ACC3                         BANKMASK(NCO1ACCL), 3, b
#define NCO1ACC4                         BANKMASK(NCO1ACCL), 4, b
#define NCO1ACC5                         BANKMASK(NCO1ACCL), 5, b
#define NCO1ACC6                         BANKMASK(NCO1ACCL), 6, b
#define NCO1ACC7                         BANKMASK(NCO1ACCL), 7, b
#define NCO1ACC8                         BANKMASK(NCO1ACCH), 0, b
#define NCO1ACC9                         BANKMASK(NCO1ACCH), 1, b
#define NCO1CKS0                         BANKMASK(NCO1CLK), 0, b
#define NCO1CKS1                         BANKMASK(NCO1CLK), 1, b
#define NCO1CKS2                         BANKMASK(NCO1CLK), 2, b
#define NCO1CKS3                         BANKMASK(NCO1CLK), 3, b
#define NCO1CKS4                         BANKMASK(NCO1CLK), 4, b
#define NCO1EN                           BANKMASK(NCO1CON), 7, b
#define NCO1IE                           BANKMASK(PIE6), 3, a
#define NCO1IF                           BANKMASK(PIR6), 3, a
#define NCO1INC0                         BANKMASK(NCO1INCL), 0, b
#define NCO1INC1                         BANKMASK(NCO1INCL), 1, b
#define NCO1INC10                        BANKMASK(NCO1INCH), 2, b
#define NCO1INC11                        BANKMASK(NCO1INCH), 3, b
#define NCO1INC12                        BANKMASK(NCO1INCH), 4, b
#define NCO1INC13                        BANKMASK(NCO1INCH), 5, b
#define NCO1INC14                        BANKMASK(NCO1INCH), 6, b
#define NCO1INC15                        BANKMASK(NCO1INCH), 7, b
#define NCO1INC16                        BANKMASK(NCO1INCU), 0, b
#define NCO1INC17                        BANKMASK(NCO1INCU), 1, b
#define NCO1INC18                        BANKMASK(NCO1INCU), 2, b
#define NCO1INC19                        BANKMASK(NCO1INCU), 3, b
#define NCO1INC2                         BANKMASK(NCO1INCL), 2, b
#define NCO1INC3                         BANKMASK(NCO1INCL), 3, b
#define NCO1INC4                         BANKMASK(NCO1INCL), 4, b
#define NCO1INC5                         BANKMASK(NCO1INCL), 5, b
#define NCO1INC6                         BANKMASK(NCO1INCL), 6, b
#define NCO1INC7                         BANKMASK(NCO1INCL), 7, b
#define NCO1INC8                         BANKMASK(NCO1INCH), 0, b
#define NCO1INC9                         BANKMASK(NCO1INCH), 1, b
#define NCO1IP                           BANKMASK(IPR6), 3, b
#define NCO1MD                           BANKMASK(PMD4), 0, b
#define NCO1OUT                          BANKMASK(NCO1CON), 5, b
#define NCO1PFM                          BANKMASK(NCO1CON), 0, b
#define NCO1POL                          BANKMASK(NCO1CON), 4, b
#define NCO1PWS0                         BANKMASK(NCO1CLK), 5, b
#define NCO1PWS1                         BANKMASK(NCO1CLK), 6, b
#define NCO1PWS2                         BANKMASK(NCO1CLK), 7, b
#define NCO2ACC0                         BANKMASK(NCO2ACCL), 0, b
#define NCO2ACC1                         BANKMASK(NCO2ACCL), 1, b
#define NCO2ACC10                        BANKMASK(NCO2ACCH), 2, b
#define NCO2ACC11                        BANKMASK(NCO2ACCH), 3, b
#define NCO2ACC12                        BANKMASK(NCO2ACCH), 4, b
#define NCO2ACC13                        BANKMASK(NCO2ACCH), 5, b
#define NCO2ACC14                        BANKMASK(NCO2ACCH), 6, b
#define NCO2ACC15                        BANKMASK(NCO2ACCH), 7, b
#define NCO2ACC16                        BANKMASK(NCO2ACCU), 0, b
#define NCO2ACC17                        BANKMASK(NCO2ACCU), 1, b
#define NCO2ACC18                        BANKMASK(NCO2ACCU), 2, b
#define NCO2ACC19                        BANKMASK(NCO2ACCU), 3, b
#define NCO2ACC2                         BANKMASK(NCO2ACCL), 2, b
#define NCO2ACC3                         BANKMASK(NCO2ACCL), 3, b
#define NCO2ACC4                         BANKMASK(NCO2ACCL), 4, b
#define NCO2ACC5                         BANKMASK(NCO2ACCL), 5, b
#define NCO2ACC6                         BANKMASK(NCO2ACCL), 6, b
#define NCO2ACC7                         BANKMASK(NCO2ACCL), 7, b
#define NCO2ACC8                         BANKMASK(NCO2ACCH), 0, b
#define NCO2ACC9                         BANKMASK(NCO2ACCH), 1, b
#define NCO2CKS0                         BANKMASK(NCO2CLK), 0, b
#define NCO2CKS1                         BANKMASK(NCO2CLK), 1, b
#define NCO2CKS2                         BANKMASK(NCO2CLK), 2, b
#define NCO2CKS3                         BANKMASK(NCO2CLK), 3, b
#define NCO2CKS4                         BANKMASK(NCO2CLK), 4, b
#define NCO2EN                           BANKMASK(NCO2CON), 7, b
#define NCO2IE                           BANKMASK(PIE10), 3, a
#define NCO2IF                           BANKMASK(PIR10), 3, a
#define NCO2INC0                         BANKMASK(NCO2INCL), 0, b
#define NCO2INC1                         BANKMASK(NCO2INCL), 1, b
#define NCO2INC10                        BANKMASK(NCO2INCH), 2, b
#define NCO2INC11                        BANKMASK(NCO2INCH), 3, b
#define NCO2INC12                        BANKMASK(NCO2INCH), 4, b
#define NCO2INC13                        BANKMASK(NCO2INCH), 5, b
#define NCO2INC14                        BANKMASK(NCO2INCH), 6, b
#define NCO2INC15                        BANKMASK(NCO2INCH), 7, b
#define NCO2INC16                        BANKMASK(NCO2INCU), 0, b
#define NCO2INC17                        BANKMASK(NCO2INCU), 1, b
#define NCO2INC18                        BANKMASK(NCO2INCU), 2, b
#define NCO2INC19                        BANKMASK(NCO2INCU), 3, b
#define NCO2INC2                         BANKMASK(NCO2INCL), 2, b
#define NCO2INC3                         BANKMASK(NCO2INCL), 3, b
#define NCO2INC4                         BANKMASK(NCO2INCL), 4, b
#define NCO2INC5                         BANKMASK(NCO2INCL), 5, b
#define NCO2INC6                         BANKMASK(NCO2INCL), 6, b
#define NCO2INC7                         BANKMASK(NCO2INCL), 7, b
#define NCO2INC8                         BANKMASK(NCO2INCH), 0, b
#define NCO2INC9                         BANKMASK(NCO2INCH), 1, b
#define NCO2IP                           BANKMASK(IPR10), 3, b
#define NCO2MD                           BANKMASK(PMD4), 1, b
#define NCO2OUT                          BANKMASK(NCO2CON), 5, b
#define NCO2PFM                          BANKMASK(NCO2CON), 0, b
#define NCO2POL                          BANKMASK(NCO2CON), 4, b
#define NCO2PWS0                         BANKMASK(NCO2CLK), 5, b
#define NCO2PWS1                         BANKMASK(NCO2CLK), 6, b
#define NCO2PWS2                         BANKMASK(NCO2CLK), 7, b
#define NCO3ACC0                         BANKMASK(NCO3ACCL), 0, b
#define NCO3ACC1                         BANKMASK(NCO3ACCL), 1, b
#define NCO3ACC10                        BANKMASK(NCO3ACCH), 2, b
#define NCO3ACC11                        BANKMASK(NCO3ACCH), 3, b
#define NCO3ACC12                        BANKMASK(NCO3ACCH), 4, b
#define NCO3ACC13                        BANKMASK(NCO3ACCH), 5, b
#define NCO3ACC14                        BANKMASK(NCO3ACCH), 6, b
#define NCO3ACC15                        BANKMASK(NCO3ACCH), 7, b
#define NCO3ACC16                        BANKMASK(NCO3ACCU), 0, b
#define NCO3ACC17                        BANKMASK(NCO3ACCU), 1, b
#define NCO3ACC18                        BANKMASK(NCO3ACCU), 2, b
#define NCO3ACC19                        BANKMASK(NCO3ACCU), 3, b
#define NCO3ACC2                         BANKMASK(NCO3ACCL), 2, b
#define NCO3ACC3                         BANKMASK(NCO3ACCL), 3, b
#define NCO3ACC4                         BANKMASK(NCO3ACCL), 4, b
#define NCO3ACC5                         BANKMASK(NCO3ACCL), 5, b
#define NCO3ACC6                         BANKMASK(NCO3ACCL), 6, b
#define NCO3ACC7                         BANKMASK(NCO3ACCL), 7, b
#define NCO3ACC8                         BANKMASK(NCO3ACCH), 0, b
#define NCO3ACC9                         BANKMASK(NCO3ACCH), 1, b
#define NCO3CKS0                         BANKMASK(NCO3CLK), 0, b
#define NCO3CKS1                         BANKMASK(NCO3CLK), 1, b
#define NCO3CKS2                         BANKMASK(NCO3CLK), 2, b
#define NCO3CKS3                         BANKMASK(NCO3CLK), 3, b
#define NCO3CKS4                         BANKMASK(NCO3CLK), 4, b
#define NCO3EN                           BANKMASK(NCO3CON), 7, b
#define NCO3IE                           BANKMASK(PIE14), 3, a
#define NCO3IF                           BANKMASK(PIR14), 3, a
#define NCO3INC0                         BANKMASK(NCO3INCL), 0, b
#define NCO3INC1                         BANKMASK(NCO3INCL), 1, b
#define NCO3INC10                        BANKMASK(NCO3INCH), 2, b
#define NCO3INC11                        BANKMASK(NCO3INCH), 3, b
#define NCO3INC12                        BANKMASK(NCO3INCH), 4, b
#define NCO3INC13                        BANKMASK(NCO3INCH), 5, b
#define NCO3INC14                        BANKMASK(NCO3INCH), 6, b
#define NCO3INC15                        BANKMASK(NCO3INCH), 7, b
#define NCO3INC16                        BANKMASK(NCO3INCU), 0, b
#define NCO3INC17                        BANKMASK(NCO3INCU), 1, b
#define NCO3INC18                        BANKMASK(NCO3INCU), 2, b
#define NCO3INC19                        BANKMASK(NCO3INCU), 3, b
#define NCO3INC2                         BANKMASK(NCO3INCL), 2, b
#define NCO3INC3                         BANKMASK(NCO3INCL), 3, b
#define NCO3INC4                         BANKMASK(NCO3INCL), 4, b
#define NCO3INC5                         BANKMASK(NCO3INCL), 5, b
#define NCO3INC6                         BANKMASK(NCO3INCL), 6, b
#define NCO3INC7                         BANKMASK(NCO3INCL), 7, b
#define NCO3INC8                         BANKMASK(NCO3INCH), 0, b
#define NCO3INC9                         BANKMASK(NCO3INCH), 1, b
#define NCO3IP                           BANKMASK(IPR14), 3, b
#define NCO3MD                           BANKMASK(PMD4), 2, b
#define NCO3OUT                          BANKMASK(NCO3CON), 5, b
#define NCO3PFM                          BANKMASK(NCO3CON), 0, b
#define NCO3POL                          BANKMASK(NCO3CON), 4, b
#define NCO3PWS0                         BANKMASK(NCO3CLK), 5, b
#define NCO3PWS1                         BANKMASK(NCO3CLK), 6, b
#define NCO3PWS2                         BANKMASK(NCO3CLK), 7, b
#define NDIV0                            BANKMASK(OSCCON1), 0, b
#define NDIV1                            BANKMASK(OSCCON1), 1, b
#define NDIV2                            BANKMASK(OSCCON1), 2, b
#define NDIV3                            BANKMASK(OSCCON1), 3, b
#define NOSC0                            BANKMASK(OSCCON1), 4, b
#define NOSC1                            BANKMASK(OSCCON1), 5, b
#define NOSC2                            BANKMASK(OSCCON1), 6, b
#define NOSCR                            BANKMASK(OSCCON3), 3, b
#define NOT_A                            BANKMASK(I2C1STAT0), 3, b
#define NOT_ADDRESS                      BANKMASK(I2C1STAT0), 3, b
#define NOT_BOR                          BANKMASK(PCON0), 0, a
#define NOT_MEMV                         BANKMASK(PCON1), 1, a
#define NOT_POR                          BANKMASK(PCON0), 1, a
#define NOT_RCM                          BANKMASK(PCON1), 0, a
#define NOT_RI                           BANKMASK(PCON0), 2, a
#define NOT_RMCLR                        BANKMASK(PCON0), 3, a
#define NOT_RVREG                        BANKMASK(PCON1), 2, a
#define NOT_RWDT                         BANKMASK(PCON0), 4, a
#define NOT_T1DONE                       BANKMASK(T1GCON), 3, b
#define NOT_T1SYNC                       BANKMASK(T1CON), 2, b
#define NOT_T3DONE                       BANKMASK(T3GCON), 3, b
#define NOT_T3SYNC                       BANKMASK(T3CON), 2, b
#define NOT_T5DONE                       BANKMASK(T5GCON), 3, b
#define NOT_T5SYNC                       BANKMASK(T5CON), 2, b
#define NOT_W                            BANKMASK(I2C1STAT0), 4, b
#define NOT_WDTWV                        BANKMASK(PCON0), 5, a
#define NOT_WRITE                        BANKMASK(I2C1STAT0), 4, b
#define NREF0                            BANKMASK(ADREF), 4, b
#define NSS0                             BANKMASK(DAC1CON), 0, b
#define NVMADR0                          BANKMASK(NVMADRL), 0, b
#define NVMADR1                          BANKMASK(NVMADRL), 1, b
#define NVMADR10                         BANKMASK(NVMADRH), 2, b
#define NVMADR11                         BANKMASK(NVMADRH), 3, b
#define NVMADR12                         BANKMASK(NVMADRH), 4, b
#define NVMADR13                         BANKMASK(NVMADRH), 5, b
#define NVMADR14                         BANKMASK(NVMADRH), 6, b
#define NVMADR15                         BANKMASK(NVMADRH), 7, b
#define NVMADR16                         BANKMASK(NVMADRU), 0, b
#define NVMADR17                         BANKMASK(NVMADRU), 1, b
#define NVMADR18                         BANKMASK(NVMADRU), 2, b
#define NVMADR19                         BANKMASK(NVMADRU), 3, b
#define NVMADR2                          BANKMASK(NVMADRL), 2, b
#define NVMADR20                         BANKMASK(NVMADRU), 4, b
#define NVMADR21                         BANKMASK(NVMADRU), 5, b
#define NVMADR3                          BANKMASK(NVMADRL), 3, b
#define NVMADR4                          BANKMASK(NVMADRL), 4, b
#define NVMADR5                          BANKMASK(NVMADRL), 5, b
#define NVMADR6                          BANKMASK(NVMADRL), 6, b
#define NVMADR7                          BANKMASK(NVMADRL), 7, b
#define NVMADR8                          BANKMASK(NVMADRH), 0, b
#define NVMADR9                          BANKMASK(NVMADRH), 1, b
#define NVMDAT0                          BANKMASK(NVMDATL), 0, b
#define NVMDAT1                          BANKMASK(NVMDATL), 1, b
#define NVMDAT10                         BANKMASK(NVMDATH), 2, b
#define NVMDAT11                         BANKMASK(NVMDATH), 3, b
#define NVMDAT12                         BANKMASK(NVMDATH), 4, b
#define NVMDAT13                         BANKMASK(NVMDATH), 5, b
#define NVMDAT14                         BANKMASK(NVMDATH), 6, b
#define NVMDAT15                         BANKMASK(NVMDATH), 7, b
#define NVMDAT2                          BANKMASK(NVMDATL), 2, b
#define NVMDAT3                          BANKMASK(NVMDATL), 3, b
#define NVMDAT4                          BANKMASK(NVMDATL), 4, b
#define NVMDAT5                          BANKMASK(NVMDATL), 5, b
#define NVMDAT6                          BANKMASK(NVMDATL), 6, b
#define NVMDAT7                          BANKMASK(NVMDATL), 7, b
#define NVMDAT8                          BANKMASK(NVMDATH), 0, b
#define NVMDAT9                          BANKMASK(NVMDATH), 1, b
#define NVMGO                            BANKMASK(NVMCON0), 0, b
#define NVMIE                            BANKMASK(PIE15), 0, a
#define NVMIF                            BANKMASK(PIR15), 0, a
#define NVMIP                            BANKMASK(IPR15), 0, b
#define ODCA0                            BANKMASK(ODCONA), 0, b
#define ODCA1                            BANKMASK(ODCONA), 1, b
#define ODCA2                            BANKMASK(ODCONA), 2, b
#define ODCA3                            BANKMASK(ODCONA), 3, b
#define ODCA4                            BANKMASK(ODCONA), 4, b
#define ODCA5                            BANKMASK(ODCONA), 5, b
#define ODCA6                            BANKMASK(ODCONA), 6, b
#define ODCA7                            BANKMASK(ODCONA), 7, b
#define ODCB0                            BANKMASK(ODCONB), 0, b
#define ODCB1                            BANKMASK(ODCONB), 1, b
#define ODCB2                            BANKMASK(ODCONB), 2, b
#define ODCB3                            BANKMASK(ODCONB), 3, b
#define ODCB4                            BANKMASK(ODCONB), 4, b
#define ODCB5                            BANKMASK(ODCONB), 5, b
#define ODCB6                            BANKMASK(ODCONB), 6, b
#define ODCB7                            BANKMASK(ODCONB), 7, b
#define ODCC0                            BANKMASK(ODCONC), 0, b
#define ODCC1                            BANKMASK(ODCONC), 1, b
#define ODCC2                            BANKMASK(ODCONC), 2, b
#define ODCC3                            BANKMASK(ODCONC), 3, b
#define ODCC4                            BANKMASK(ODCONC), 4, b
#define ODCC5                            BANKMASK(ODCONC), 5, b
#define ODCC6                            BANKMASK(ODCONC), 6, b
#define ODCC7                            BANKMASK(ODCONC), 7, b
#define ODCD0                            BANKMASK(ODCOND), 0, b
#define ODCD1                            BANKMASK(ODCOND), 1, b
#define ODCD2                            BANKMASK(ODCOND), 2, b
#define ODCD3                            BANKMASK(ODCOND), 3, b
#define ODCD4                            BANKMASK(ODCOND), 4, b
#define ODCD5                            BANKMASK(ODCOND), 5, b
#define ODCD6                            BANKMASK(ODCOND), 6, b
#define ODCD7                            BANKMASK(ODCOND), 7, b
#define ODCE0                            BANKMASK(ODCONE), 0, b
#define ODCE1                            BANKMASK(ODCONE), 1, b
#define ODCE2                            BANKMASK(ODCONE), 2, b
#define ODCF0                            BANKMASK(ODCONF), 0, b
#define ODCF1                            BANKMASK(ODCONF), 1, b
#define ODCF2                            BANKMASK(ODCONF), 2, b
#define ODCF3                            BANKMASK(ODCONF), 3, b
#define ODCF4                            BANKMASK(ODCONF), 4, b
#define ODCF5                            BANKMASK(ODCONF), 5, b
#define ODCF6                            BANKMASK(ODCONF), 6, b
#define ODCF7                            BANKMASK(ODCONF), 7, b
#define OE                               BANKMASK(CLCnCON), 6, b
#define OE0                              BANKMASK(DAC1CON), 4, b
#define OE1                              BANKMASK(DAC1CON), 5, b
#define OPOL                             BANKMASK(MD1CON0), 4, b
#define ORDY                             BANKMASK(OSCCON3), 4, b
#define ORS                              BANKMASK(ACTCON), 1, b
#define OSFIE                            BANKMASK(PIE0), 2, a
#define OSFIF                            BANKMASK(PIR0), 2, a
#define OSFIP                            BANKMASK(IPR0), 2, b
#define P1H                              BANKMASK(U1P1H), 0, b
#define P2H                              BANKMASK(U1P2H), 0, b
#define P3H                              BANKMASK(U1P3H), 0, b
#define PC1IE                            BANKMASK(I2C1PIE), 2, b
#define PC1IF                            BANKMASK(I2C1PIR), 2, b
#define PCIE                             BANKMASK(I2C1PIE), 2, b
#define PCIF                             BANKMASK(I2C1PIR), 2, b
#define PLEN0                            BANKMASK(CRCCON1), 0, b
#define PLEN1                            BANKMASK(CRCCON1), 1, b
#define PLEN2                            BANKMASK(CRCCON1), 2, b
#define PLEN3                            BANKMASK(CRCCON1), 3, b
#define PLLEN                            BANKMASK(OSCEN), 0, b
#define PLLR                             BANKMASK(OSCSTAT), 0, b
#define PMSYS0                           BANKMASK(VREGCON), 4, b
#define PMSYS1                           BANKMASK(VREGCON), 5, b
#define POR                              BANKMASK(PCON0), 1, a
#define PORT                             BANKMASK(INT0PPS), 3, b
#define PPOL                             BANKMASK(ADCON1), 7, b
#define PPSLOCKED                        BANKMASK(PPSLOCK), 0, b
#define PRE0                             BANKMASK(ADPREL), 0, b
#define PRE1                             BANKMASK(ADPREL), 1, b
#define PRE10                            BANKMASK(ADPREH), 2, b
#define PRE11                            BANKMASK(ADPREH), 3, b
#define PRE12                            BANKMASK(ADPREH), 4, b
#define PRE2                             BANKMASK(ADPREL), 2, b
#define PRE3                             BANKMASK(ADPREL), 3, b
#define PRE4                             BANKMASK(ADPREL), 4, b
#define PRE5                             BANKMASK(ADPREL), 5, b
#define PRE6                             BANKMASK(ADPREL), 6, b
#define PRE7                             BANKMASK(ADPREL), 7, b
#define PRE8                             BANKMASK(ADPREH), 0, b
#define PRE9                             BANKMASK(ADPREH), 1, b
#define PREF0                            BANKMASK(ADREF), 0, b
#define PREF1                            BANKMASK(ADREF), 1, b
#define PREV0                            BANKMASK(ADPREVL), 0, b
#define PREV1                            BANKMASK(ADPREVL), 1, b
#define PREV10                           BANKMASK(ADPREVH), 2, b
#define PREV11                           BANKMASK(ADPREVH), 3, b
#define PREV12                           BANKMASK(ADPREVH), 4, b
#define PREV13                           BANKMASK(ADPREVH), 5, b
#define PREV14                           BANKMASK(ADPREVH), 6, b
#define PREV15                           BANKMASK(ADPREVH), 7, b
#define PREV2                            BANKMASK(ADPREVL), 2, b
#define PREV3                            BANKMASK(ADPREVL), 3, b
#define PREV4                            BANKMASK(ADPREVL), 4, b
#define PREV5                            BANKMASK(ADPREVL), 5, b
#define PREV6                            BANKMASK(ADPREVL), 6, b
#define PREV7                            BANKMASK(ADPREVL), 7, b
#define PREV8                            BANKMASK(ADPREVH), 0, b
#define PREV9                            BANKMASK(ADPREVH), 1, b
#define PRLOCKED                         BANKMASK(PRLOCK), 0, b
#define PS0                              BANKMASK(WDTCON0), 1, b
#define PS1                              BANKMASK(WDTCON0), 2, b
#define PS2                              BANKMASK(WDTCON0), 3, b
#define PS3                              BANKMASK(WDTCON0), 4, b
#define PS4                              BANKMASK(WDTCON0), 5, b
#define PSCNT0                           BANKMASK(WDTPSL), 0, b
#define PSCNT1                           BANKMASK(WDTPSL), 1, b
#define PSCNT10                          BANKMASK(WDTPSH), 2, b
#define PSCNT11                          BANKMASK(WDTPSH), 3, b
#define PSCNT12                          BANKMASK(WDTPSH), 4, b
#define PSCNT13                          BANKMASK(WDTPSH), 5, b
#define PSCNT14                          BANKMASK(WDTPSH), 6, b
#define PSCNT15                          BANKMASK(WDTPSH), 7, b
#define PSCNT16                          BANKMASK(WDTTMR), 0, b
#define PSCNT17                          BANKMASK(WDTTMR), 1, b
#define PSCNT2                           BANKMASK(WDTPSL), 2, b
#define PSCNT3                           BANKMASK(WDTPSL), 3, b
#define PSCNT4                           BANKMASK(WDTPSL), 4, b
#define PSCNT5                           BANKMASK(WDTPSL), 5, b
#define PSCNT6                           BANKMASK(WDTPSL), 6, b
#define PSCNT7                           BANKMASK(WDTPSL), 7, b
#define PSCNT8                           BANKMASK(WDTPSH), 0, b
#define PSCNT9                           BANKMASK(WDTPSH), 1, b
#define PSIS                             BANKMASK(ADCON2), 7, b
#define PSS0                             BANKMASK(DAC1CON), 2, b
#define PSS1                             BANKMASK(DAC1CON), 3, b
#define PWM1ERSPPS0                      BANKMASK(PWM1ERSPPS), 0, b
#define PWM1ERSPPS1                      BANKMASK(PWM1ERSPPS), 1, b
#define PWM1ERSPPS2                      BANKMASK(PWM1ERSPPS), 2, b
#define PWM1ERSPPS3                      BANKMASK(PWM1ERSPPS), 3, b
#define PWM1ERSPPS4                      BANKMASK(PWM1ERSPPS), 4, b
#define PWM1IE                           BANKMASK(PIE4), 7, a
#define PWM1IF                           BANKMASK(PIR4), 7, a
#define PWM1IP                           BANKMASK(IPR4), 7, b
#define PWM1MD                           BANKMASK(PMD5), 4, b
#define PWM1PIE                          BANKMASK(PIE4), 6, a
#define PWM1PIF                          BANKMASK(PIR4), 6, a
#define PWM1PIP                          BANKMASK(IPR4), 6, b
#define PWM2ERSPPS0                      BANKMASK(PWM2ERSPPS), 0, b
#define PWM2ERSPPS1                      BANKMASK(PWM2ERSPPS), 1, b
#define PWM2ERSPPS2                      BANKMASK(PWM2ERSPPS), 2, b
#define PWM2ERSPPS3                      BANKMASK(PWM2ERSPPS), 3, b
#define PWM2ERSPPS4                      BANKMASK(PWM2ERSPPS), 4, b
#define PWM2ERSPPS5                      BANKMASK(PWM2ERSPPS), 5, b
#define PWM2IE                           BANKMASK(PIE5), 7, a
#define PWM2IF                           BANKMASK(PIR5), 7, a
#define PWM2IP                           BANKMASK(IPR5), 7, b
#define PWM2MD                           BANKMASK(PMD5), 5, b
#define PWM2PIE                          BANKMASK(PIE5), 6, a
#define PWM2PIF                          BANKMASK(PIR5), 6, a
#define PWM2PIP                          BANKMASK(IPR5), 6, b
#define PWM3ERSPPS0                      BANKMASK(PWM3ERSPPS), 0, b
#define PWM3ERSPPS1                      BANKMASK(PWM3ERSPPS), 1, b
#define PWM3ERSPPS2                      BANKMASK(PWM3ERSPPS), 2, b
#define PWM3ERSPPS3                      BANKMASK(PWM3ERSPPS), 3, b
#define PWM3ERSPPS4                      BANKMASK(PWM3ERSPPS), 4, b
#define PWM3IE                           BANKMASK(PIE7), 7, a
#define PWM3IF                           BANKMASK(PIR7), 7, a
#define PWM3IP                           BANKMASK(IPR7), 7, b
#define PWM3MD                           BANKMASK(PMD5), 6, b
#define PWM3PIE                          BANKMASK(PIE7), 6, a
#define PWM3PIF                          BANKMASK(PIR7), 6, a
#define PWM3PIP                          BANKMASK(IPR7), 6, b
#define PWMIN0PPS0                       BANKMASK(PWMIN0PPS), 0, b
#define PWMIN0PPS1                       BANKMASK(PWMIN0PPS), 1, b
#define PWMIN0PPS2                       BANKMASK(PWMIN0PPS), 2, b
#define PWMIN0PPS3                       BANKMASK(PWMIN0PPS), 3, b
#define PWMIN0PPS4                       BANKMASK(PWMIN0PPS), 4, b
#define PWMIN0PPS5                       BANKMASK(PWMIN0PPS), 5, b
#define PWMIN1PPS0                       BANKMASK(PWMIN1PPS), 0, b
#define PWMIN1PPS1                       BANKMASK(PWMIN1PPS), 1, b
#define PWMIN1PPS2                       BANKMASK(PWMIN1PPS), 2, b
#define PWMIN1PPS3                       BANKMASK(PWMIN1PPS), 3, b
#define PWMIN1PPS4                       BANKMASK(PWMIN1PPS), 4, b
#define PWMIN1PPS5                       BANKMASK(PWMIN1PPS), 5, b
#define RA0                              BANKMASK(PORTA), 0, a
#define RA0PPS0                          BANKMASK(RA0PPS), 0, b
#define RA0PPS1                          BANKMASK(RA0PPS), 1, b
#define RA0PPS2                          BANKMASK(RA0PPS), 2, b
#define RA0PPS3                          BANKMASK(RA0PPS), 3, b
#define RA0PPS4                          BANKMASK(RA0PPS), 4, b
#define RA0PPS5                          BANKMASK(RA0PPS), 5, b
#define RA0PPS6                          BANKMASK(RA0PPS), 6, b
#define RA1                              BANKMASK(PORTA), 1, a
#define RA1PPS0                          BANKMASK(RA1PPS), 0, b
#define RA1PPS1                          BANKMASK(RA1PPS), 1, b
#define RA1PPS2                          BANKMASK(RA1PPS), 2, b
#define RA1PPS3                          BANKMASK(RA1PPS), 3, b
#define RA1PPS4                          BANKMASK(RA1PPS), 4, b
#define RA1PPS5                          BANKMASK(RA1PPS), 5, b
#define RA1PPS6                          BANKMASK(RA1PPS), 6, b
#define RA2                              BANKMASK(PORTA), 2, a
#define RA2PPS0                          BANKMASK(RA2PPS), 0, b
#define RA2PPS1                          BANKMASK(RA2PPS), 1, b
#define RA2PPS2                          BANKMASK(RA2PPS), 2, b
#define RA2PPS3                          BANKMASK(RA2PPS), 3, b
#define RA2PPS4                          BANKMASK(RA2PPS), 4, b
#define RA2PPS5                          BANKMASK(RA2PPS), 5, b
#define RA2PPS6                          BANKMASK(RA2PPS), 6, b
#define RA3                              BANKMASK(PORTA), 3, a
#define RA3PPS0                          BANKMASK(RA3PPS), 0, b
#define RA3PPS1                          BANKMASK(RA3PPS), 1, b
#define RA3PPS2                          BANKMASK(RA3PPS), 2, b
#define RA3PPS3                          BANKMASK(RA3PPS), 3, b
#define RA3PPS4                          BANKMASK(RA3PPS), 4, b
#define RA3PPS5                          BANKMASK(RA3PPS), 5, b
#define RA3PPS6                          BANKMASK(RA3PPS), 6, b
#define RA4                              BANKMASK(PORTA), 4, a
#define RA4PPS0                          BANKMASK(RA4PPS), 0, b
#define RA4PPS1                          BANKMASK(RA4PPS), 1, b
#define RA4PPS2                          BANKMASK(RA4PPS), 2, b
#define RA4PPS3                          BANKMASK(RA4PPS), 3, b
#define RA4PPS4                          BANKMASK(RA4PPS), 4, b
#define RA4PPS5                          BANKMASK(RA4PPS), 5, b
#define RA4PPS6                          BANKMASK(RA4PPS), 6, b
#define RA5                              BANKMASK(PORTA), 5, a
#define RA5PPS0                          BANKMASK(RA5PPS), 0, b
#define RA5PPS1                          BANKMASK(RA5PPS), 1, b
#define RA5PPS2                          BANKMASK(RA5PPS), 2, b
#define RA5PPS3                          BANKMASK(RA5PPS), 3, b
#define RA5PPS4                          BANKMASK(RA5PPS), 4, b
#define RA5PPS5                          BANKMASK(RA5PPS), 5, b
#define RA5PPS6                          BANKMASK(RA5PPS), 6, b
#define RA6                              BANKMASK(PORTA), 6, a
#define RA6PPS0                          BANKMASK(RA6PPS), 0, b
#define RA6PPS1                          BANKMASK(RA6PPS), 1, b
#define RA6PPS2                          BANKMASK(RA6PPS), 2, b
#define RA6PPS3                          BANKMASK(RA6PPS), 3, b
#define RA6PPS4                          BANKMASK(RA6PPS), 4, b
#define RA6PPS5                          BANKMASK(RA6PPS), 5, b
#define RA6PPS6                          BANKMASK(RA6PPS), 6, b
#define RA7                              BANKMASK(PORTA), 7, a
#define RA7PPS0                          BANKMASK(RA7PPS), 0, b
#define RA7PPS1                          BANKMASK(RA7PPS), 1, b
#define RA7PPS2                          BANKMASK(RA7PPS), 2, b
#define RA7PPS3                          BANKMASK(RA7PPS), 3, b
#define RA7PPS4                          BANKMASK(RA7PPS), 4, b
#define RA7PPS5                          BANKMASK(RA7PPS), 5, b
#define RA7PPS6                          BANKMASK(RA7PPS), 6, b
#define RB0                              BANKMASK(PORTB), 0, a
#define RB0PPS0                          BANKMASK(RB0PPS), 0, b
#define RB0PPS1                          BANKMASK(RB0PPS), 1, b
#define RB0PPS2                          BANKMASK(RB0PPS), 2, b
#define RB0PPS3                          BANKMASK(RB0PPS), 3, b
#define RB0PPS4                          BANKMASK(RB0PPS), 4, b
#define RB0PPS5                          BANKMASK(RB0PPS), 5, b
#define RB0PPS6                          BANKMASK(RB0PPS), 6, b
#define RB1                              BANKMASK(PORTB), 1, a
#define RB1PPS0                          BANKMASK(RB1PPS), 0, b
#define RB1PPS1                          BANKMASK(RB1PPS), 1, b
#define RB1PPS2                          BANKMASK(RB1PPS), 2, b
#define RB1PPS3                          BANKMASK(RB1PPS), 3, b
#define RB1PPS4                          BANKMASK(RB1PPS), 4, b
#define RB1PPS5                          BANKMASK(RB1PPS), 5, b
#define RB1PPS6                          BANKMASK(RB1PPS), 6, b
#define RB2                              BANKMASK(PORTB), 2, a
#define RB2PPS0                          BANKMASK(RB2PPS), 0, b
#define RB2PPS1                          BANKMASK(RB2PPS), 1, b
#define RB2PPS2                          BANKMASK(RB2PPS), 2, b
#define RB2PPS3                          BANKMASK(RB2PPS), 3, b
#define RB2PPS4                          BANKMASK(RB2PPS), 4, b
#define RB2PPS5                          BANKMASK(RB2PPS), 5, b
#define RB2PPS6                          BANKMASK(RB2PPS), 6, b
#define RB3                              BANKMASK(PORTB), 3, a
#define RB3PPS0                          BANKMASK(RB3PPS), 0, b
#define RB3PPS1                          BANKMASK(RB3PPS), 1, b
#define RB3PPS2                          BANKMASK(RB3PPS), 2, b
#define RB3PPS3                          BANKMASK(RB3PPS), 3, b
#define RB3PPS4                          BANKMASK(RB3PPS), 4, b
#define RB3PPS5                          BANKMASK(RB3PPS), 5, b
#define RB3PPS6                          BANKMASK(RB3PPS), 6, b
#define RB4                              BANKMASK(PORTB), 4, a
#define RB4PPS0                          BANKMASK(RB4PPS), 0, b
#define RB4PPS1                          BANKMASK(RB4PPS), 1, b
#define RB4PPS2                          BANKMASK(RB4PPS), 2, b
#define RB4PPS3                          BANKMASK(RB4PPS), 3, b
#define RB4PPS4                          BANKMASK(RB4PPS), 4, b
#define RB4PPS5                          BANKMASK(RB4PPS), 5, b
#define RB4PPS6                          BANKMASK(RB4PPS), 6, b
#define RB5                              BANKMASK(PORTB), 5, a
#define RB5PPS0                          BANKMASK(RB5PPS), 0, b
#define RB5PPS1                          BANKMASK(RB5PPS), 1, b
#define RB5PPS2                          BANKMASK(RB5PPS), 2, b
#define RB5PPS3                          BANKMASK(RB5PPS), 3, b
#define RB5PPS4                          BANKMASK(RB5PPS), 4, b
#define RB5PPS5                          BANKMASK(RB5PPS), 5, b
#define RB5PPS6                          BANKMASK(RB5PPS), 6, b
#define RB6                              BANKMASK(PORTB), 6, a
#define RB6PPS0                          BANKMASK(RB6PPS), 0, b
#define RB6PPS1                          BANKMASK(RB6PPS), 1, b
#define RB6PPS2                          BANKMASK(RB6PPS), 2, b
#define RB6PPS3                          BANKMASK(RB6PPS), 3, b
#define RB6PPS4                          BANKMASK(RB6PPS), 4, b
#define RB6PPS5                          BANKMASK(RB6PPS), 5, b
#define RB6PPS6                          BANKMASK(RB6PPS), 6, b
#define RB7                              BANKMASK(PORTB), 7, a
#define RB7PPS0                          BANKMASK(RB7PPS), 0, b
#define RB7PPS1                          BANKMASK(RB7PPS), 1, b
#define RB7PPS2                          BANKMASK(RB7PPS), 2, b
#define RB7PPS3                          BANKMASK(RB7PPS), 3, b
#define RB7PPS4                          BANKMASK(RB7PPS), 4, b
#define RB7PPS5                          BANKMASK(RB7PPS), 5, b
#define RB7PPS6                          BANKMASK(RB7PPS), 6, b
#define RC0                              BANKMASK(PORTC), 0, a
#define RC0PPS0                          BANKMASK(RC0PPS), 0, b
#define RC0PPS1                          BANKMASK(RC0PPS), 1, b
#define RC0PPS2                          BANKMASK(RC0PPS), 2, b
#define RC0PPS3                          BANKMASK(RC0PPS), 3, b
#define RC0PPS4                          BANKMASK(RC0PPS), 4, b
#define RC0PPS5                          BANKMASK(RC0PPS), 5, b
#define RC0PPS6                          BANKMASK(RC0PPS), 6, b
#define RC1                              BANKMASK(PORTC), 1, a
#define RC1PPS0                          BANKMASK(RC1PPS), 0, b
#define RC1PPS1                          BANKMASK(RC1PPS), 1, b
#define RC1PPS2                          BANKMASK(RC1PPS), 2, b
#define RC1PPS3                          BANKMASK(RC1PPS), 3, b
#define RC1PPS4                          BANKMASK(RC1PPS), 4, b
#define RC1PPS5                          BANKMASK(RC1PPS), 5, b
#define RC1PPS6                          BANKMASK(RC1PPS), 6, b
#define RC2                              BANKMASK(PORTC), 2, a
#define RC2PPS0                          BANKMASK(RC2PPS), 0, b
#define RC2PPS1                          BANKMASK(RC2PPS), 1, b
#define RC2PPS2                          BANKMASK(RC2PPS), 2, b
#define RC2PPS3                          BANKMASK(RC2PPS), 3, b
#define RC2PPS4                          BANKMASK(RC2PPS), 4, b
#define RC2PPS5                          BANKMASK(RC2PPS), 5, b
#define RC2PPS6                          BANKMASK(RC2PPS), 6, b
#define RC3                              BANKMASK(PORTC), 3, a
#define RC3PPS0                          BANKMASK(RC3PPS), 0, b
#define RC3PPS1                          BANKMASK(RC3PPS), 1, b
#define RC3PPS2                          BANKMASK(RC3PPS), 2, b
#define RC3PPS3                          BANKMASK(RC3PPS), 3, b
#define RC3PPS4                          BANKMASK(RC3PPS), 4, b
#define RC3PPS5                          BANKMASK(RC3PPS), 5, b
#define RC3PPS6                          BANKMASK(RC3PPS), 6, b
#define RC4                              BANKMASK(PORTC), 4, a
#define RC4PPS0                          BANKMASK(RC4PPS), 0, b
#define RC4PPS1                          BANKMASK(RC4PPS), 1, b
#define RC4PPS2                          BANKMASK(RC4PPS), 2, b
#define RC4PPS3                          BANKMASK(RC4PPS), 3, b
#define RC4PPS4                          BANKMASK(RC4PPS), 4, b
#define RC4PPS5                          BANKMASK(RC4PPS), 5, b
#define RC4PPS6                          BANKMASK(RC4PPS), 6, b
#define RC5                              BANKMASK(PORTC), 5, a
#define RC5PPS0                          BANKMASK(RC5PPS), 0, b
#define RC5PPS1                          BANKMASK(RC5PPS), 1, b
#define RC5PPS2                          BANKMASK(RC5PPS), 2, b
#define RC5PPS3                          BANKMASK(RC5PPS), 3, b
#define RC5PPS4                          BANKMASK(RC5PPS), 4, b
#define RC5PPS5                          BANKMASK(RC5PPS), 5, b
#define RC5PPS6                          BANKMASK(RC5PPS), 6, b
#define RC6                              BANKMASK(PORTC), 6, a
#define RC6PPS0                          BANKMASK(RC6PPS), 0, b
#define RC6PPS1                          BANKMASK(RC6PPS), 1, b
#define RC6PPS2                          BANKMASK(RC6PPS), 2, b
#define RC6PPS3                          BANKMASK(RC6PPS), 3, b
#define RC6PPS4                          BANKMASK(RC6PPS), 4, b
#define RC6PPS5                          BANKMASK(RC6PPS), 5, b
#define RC6PPS6                          BANKMASK(RC6PPS), 6, b
#define RC7                              BANKMASK(PORTC), 7, a
#define RC7PPS0                          BANKMASK(RC7PPS), 0, b
#define RC7PPS1                          BANKMASK(RC7PPS), 1, b
#define RC7PPS2                          BANKMASK(RC7PPS), 2, b
#define RC7PPS3                          BANKMASK(RC7PPS), 3, b
#define RC7PPS4                          BANKMASK(RC7PPS), 4, b
#define RC7PPS5                          BANKMASK(RC7PPS), 5, b
#define RC7PPS6                          BANKMASK(RC7PPS), 6, b
#define RD0                              BANKMASK(PORTD), 0, a
#define RD0PPS0                          BANKMASK(RD0PPS), 0, b
#define RD0PPS1                          BANKMASK(RD0PPS), 1, b
#define RD0PPS2                          BANKMASK(RD0PPS), 2, b
#define RD0PPS3                          BANKMASK(RD0PPS), 3, b
#define RD0PPS4                          BANKMASK(RD0PPS), 4, b
#define RD0PPS5                          BANKMASK(RD0PPS), 5, b
#define RD0PPS6                          BANKMASK(RD0PPS), 6, b
#define RD1                              BANKMASK(PORTD), 1, a
#define RD161                            BANKMASK(T1CON), 1, b
#define RD163                            BANKMASK(T3CON), 1, b
#define RD165                            BANKMASK(T5CON), 1, b
#define RD1PPS0                          BANKMASK(RD1PPS), 0, b
#define RD1PPS1                          BANKMASK(RD1PPS), 1, b
#define RD1PPS2                          BANKMASK(RD1PPS), 2, b
#define RD1PPS3                          BANKMASK(RD1PPS), 3, b
#define RD1PPS4                          BANKMASK(RD1PPS), 4, b
#define RD1PPS5                          BANKMASK(RD1PPS), 5, b
#define RD1PPS6                          BANKMASK(RD1PPS), 6, b
#define RD2                              BANKMASK(PORTD), 2, a
#define RD2PPS0                          BANKMASK(RD2PPS), 0, b
#define RD2PPS1                          BANKMASK(RD2PPS), 1, b
#define RD2PPS2                          BANKMASK(RD2PPS), 2, b
#define RD2PPS3                          BANKMASK(RD2PPS), 3, b
#define RD2PPS4                          BANKMASK(RD2PPS), 4, b
#define RD2PPS5                          BANKMASK(RD2PPS), 5, b
#define RD2PPS6                          BANKMASK(RD2PPS), 6, b
#define RD3                              BANKMASK(PORTD), 3, a
#define RD3PPS0                          BANKMASK(RD3PPS), 0, b
#define RD3PPS1                          BANKMASK(RD3PPS), 1, b
#define RD3PPS2                          BANKMASK(RD3PPS), 2, b
#define RD3PPS3                          BANKMASK(RD3PPS), 3, b
#define RD3PPS4                          BANKMASK(RD3PPS), 4, b
#define RD3PPS5                          BANKMASK(RD3PPS), 5, b
#define RD3PPS6                          BANKMASK(RD3PPS), 6, b
#define RD4                              BANKMASK(PORTD), 4, a
#define RD4PPS0                          BANKMASK(RD4PPS), 0, b
#define RD4PPS1                          BANKMASK(RD4PPS), 1, b
#define RD4PPS2                          BANKMASK(RD4PPS), 2, b
#define RD4PPS3                          BANKMASK(RD4PPS), 3, b
#define RD4PPS4                          BANKMASK(RD4PPS), 4, b
#define RD4PPS5                          BANKMASK(RD4PPS), 5, b
#define RD4PPS6                          BANKMASK(RD4PPS), 6, b
#define RD5                              BANKMASK(PORTD), 5, a
#define RD5PPS0                          BANKMASK(RD5PPS), 0, b
#define RD5PPS1                          BANKMASK(RD5PPS), 1, b
#define RD5PPS2                          BANKMASK(RD5PPS), 2, b
#define RD5PPS3                          BANKMASK(RD5PPS), 3, b
#define RD5PPS4                          BANKMASK(RD5PPS), 4, b
#define RD5PPS5                          BANKMASK(RD5PPS), 5, b
#define RD5PPS6                          BANKMASK(RD5PPS), 6, b
#define RD6                              BANKMASK(PORTD), 6, a
#define RD6PPS0                          BANKMASK(RD6PPS), 0, b
#define RD6PPS1                          BANKMASK(RD6PPS), 1, b
#define RD6PPS2                          BANKMASK(RD6PPS), 2, b
#define RD6PPS3                          BANKMASK(RD6PPS), 3, b
#define RD6PPS4                          BANKMASK(RD6PPS), 4, b
#define RD6PPS5                          BANKMASK(RD6PPS), 5, b
#define RD6PPS6                          BANKMASK(RD6PPS), 6, b
#define RD7                              BANKMASK(PORTD), 7, a
#define RD7PPS0                          BANKMASK(RD7PPS), 0, b
#define RD7PPS1                          BANKMASK(RD7PPS), 1, b
#define RD7PPS2                          BANKMASK(RD7PPS), 2, b
#define RD7PPS3                          BANKMASK(RD7PPS), 3, b
#define RD7PPS4                          BANKMASK(RD7PPS), 4, b
#define RD7PPS5                          BANKMASK(RD7PPS), 5, b
#define RD7PPS6                          BANKMASK(RD7PPS), 6, b
#define RE0                              BANKMASK(PORTE), 0, a
#define RE0PPS0                          BANKMASK(RE0PPS), 0, b
#define RE0PPS1                          BANKMASK(RE0PPS), 1, b
#define RE0PPS2                          BANKMASK(RE0PPS), 2, b
#define RE0PPS3                          BANKMASK(RE0PPS), 3, b
#define RE0PPS4                          BANKMASK(RE0PPS), 4, b
#define RE0PPS5                          BANKMASK(RE0PPS), 5, b
#define RE0PPS6                          BANKMASK(RE0PPS), 6, b
#define RE1                              BANKMASK(PORTE), 1, a
#define RE1PPS0                          BANKMASK(RE1PPS), 0, b
#define RE1PPS1                          BANKMASK(RE1PPS), 1, b
#define RE1PPS2                          BANKMASK(RE1PPS), 2, b
#define RE1PPS3                          BANKMASK(RE1PPS), 3, b
#define RE1PPS4                          BANKMASK(RE1PPS), 4, b
#define RE1PPS5                          BANKMASK(RE1PPS), 5, b
#define RE1PPS6                          BANKMASK(RE1PPS), 6, b
#define RE2                              BANKMASK(PORTE), 2, a
#define RE2PPS0                          BANKMASK(RE2PPS), 0, b
#define RE2PPS1                          BANKMASK(RE2PPS), 1, b
#define RE2PPS2                          BANKMASK(RE2PPS), 2, b
#define RE2PPS3                          BANKMASK(RE2PPS), 3, b
#define RE2PPS4                          BANKMASK(RE2PPS), 4, b
#define RE2PPS5                          BANKMASK(RE2PPS), 5, b
#define RE2PPS6                          BANKMASK(RE2PPS), 6, b
#define RE3                              BANKMASK(PORTE), 3, a
#define READ                             BANKMASK(I2C1STAT0), 4, b
#define REPEAT                           BANKMASK(SMT1CON1), 6, b
#define RES0                             BANKMASK(ADRESL), 0, b
#define RES1                             BANKMASK(ADRESL), 1, b
#define RES10                            BANKMASK(ADRESH), 2, b
#define RES11                            BANKMASK(ADRESH), 3, b
#define RES12                            BANKMASK(ADRESH), 4, b
#define RES13                            BANKMASK(ADRESH), 5, b
#define RES14                            BANKMASK(ADRESH), 6, b
#define RES15                            BANKMASK(ADRESH), 7, b
#define RES2                             BANKMASK(ADRESL), 2, b
#define RES3                             BANKMASK(ADRESL), 3, b
#define RES4                             BANKMASK(ADRESL), 4, b
#define RES5                             BANKMASK(ADRESL), 5, b
#define RES6                             BANKMASK(ADRESL), 6, b
#define RES7                             BANKMASK(ADRESL), 7, b
#define RES8                             BANKMASK(ADRESH), 0, b
#define RES9                             BANKMASK(ADRESH), 1, b
#define RF0                              BANKMASK(PORTF), 0, a
#define RF0PPS0                          BANKMASK(RF0PPS), 0, b
#define RF0PPS1                          BANKMASK(RF0PPS), 1, b
#define RF0PPS2                          BANKMASK(RF0PPS), 2, b
#define RF0PPS3                          BANKMASK(RF0PPS), 3, b
#define RF0PPS4                          BANKMASK(RF0PPS), 4, b
#define RF0PPS5                          BANKMASK(RF0PPS), 5, b
#define RF0PPS6                          BANKMASK(RF0PPS), 6, b
#define RF1                              BANKMASK(PORTF), 1, a
#define RF1PPS0                          BANKMASK(RF1PPS), 0, b
#define RF1PPS1                          BANKMASK(RF1PPS), 1, b
#define RF1PPS2                          BANKMASK(RF1PPS), 2, b
#define RF1PPS3                          BANKMASK(RF1PPS), 3, b
#define RF1PPS4                          BANKMASK(RF1PPS), 4, b
#define RF1PPS5                          BANKMASK(RF1PPS), 5, b
#define RF1PPS6                          BANKMASK(RF1PPS), 6, b
#define RF2                              BANKMASK(PORTF), 2, a
#define RF2PPS0                          BANKMASK(RF2PPS), 0, b
#define RF2PPS1                          BANKMASK(RF2PPS), 1, b
#define RF2PPS2                          BANKMASK(RF2PPS), 2, b
#define RF2PPS3                          BANKMASK(RF2PPS), 3, b
#define RF2PPS4                          BANKMASK(RF2PPS), 4, b
#define RF2PPS5                          BANKMASK(RF2PPS), 5, b
#define RF2PPS6                          BANKMASK(RF2PPS), 6, b
#define RF3                              BANKMASK(PORTF), 3, a
#define RF3PPS0                          BANKMASK(RF3PPS), 0, b
#define RF3PPS1                          BANKMASK(RF3PPS), 1, b
#define RF3PPS2                          BANKMASK(RF3PPS), 2, b
#define RF3PPS3                          BANKMASK(RF3PPS), 3, b
#define RF3PPS4                          BANKMASK(RF3PPS), 4, b
#define RF3PPS5                          BANKMASK(RF3PPS), 5, b
#define RF3PPS6                          BANKMASK(RF3PPS), 6, b
#define RF4                              BANKMASK(PORTF), 4, a
#define RF4PPS0                          BANKMASK(RF4PPS), 0, b
#define RF4PPS1                          BANKMASK(RF4PPS), 1, b
#define RF4PPS2                          BANKMASK(RF4PPS), 2, b
#define RF4PPS3                          BANKMASK(RF4PPS), 3, b
#define RF4PPS4                          BANKMASK(RF4PPS), 4, b
#define RF4PPS5                          BANKMASK(RF4PPS), 5, b
#define RF4PPS6                          BANKMASK(RF4PPS), 6, b
#define RF5                              BANKMASK(PORTF), 5, a
#define RF5PPS0                          BANKMASK(RF5PPS), 0, b
#define RF5PPS1                          BANKMASK(RF5PPS), 1, b
#define RF5PPS2                          BANKMASK(RF5PPS), 2, b
#define RF5PPS3                          BANKMASK(RF5PPS), 3, b
#define RF5PPS4                          BANKMASK(RF5PPS), 4, b
#define RF5PPS5                          BANKMASK(RF5PPS), 5, b
#define RF5PPS6                          BANKMASK(RF5PPS), 6, b
#define RF6                              BANKMASK(PORTF), 6, a
#define RF6PPS0                          BANKMASK(RF6PPS), 0, b
#define RF6PPS1                          BANKMASK(RF6PPS), 1, b
#define RF6PPS2                          BANKMASK(RF6PPS), 2, b
#define RF6PPS3                          BANKMASK(RF6PPS), 3, b
#define RF6PPS4                          BANKMASK(RF6PPS), 4, b
#define RF6PPS5                          BANKMASK(RF6PPS), 5, b
#define RF6PPS6                          BANKMASK(RF6PPS), 6, b
#define RF7                              BANKMASK(PORTF), 7, a
#define RF7PPS0                          BANKMASK(RF7PPS), 0, b
#define RF7PPS1                          BANKMASK(RF7PPS), 1, b
#define RF7PPS2                          BANKMASK(RF7PPS), 2, b
#define RF7PPS3                          BANKMASK(RF7PPS), 3, b
#define RF7PPS4                          BANKMASK(RF7PPS), 4, b
#define RF7PPS5                          BANKMASK(RF7PPS), 5, b
#define RF7PPS6                          BANKMASK(RF7PPS), 6, b
#define RI                               BANKMASK(PCON0), 2, a
#define RMCLR                            BANKMASK(PCON0), 3, a
#define ROI                              BANKMASK(CPUDOZE), 5, a
#define RPT0                             BANKMASK(ADRPT), 0, b
#define RPT1                             BANKMASK(ADRPT), 1, b
#define RPT2                             BANKMASK(ADRPT), 2, b
#define RPT3                             BANKMASK(ADRPT), 3, b
#define RPT4                             BANKMASK(ADRPT), 4, b
#define RPT5                             BANKMASK(ADRPT), 5, b
#define RPT6                             BANKMASK(ADRPT), 6, b
#define RPT7                             BANKMASK(ADRPT), 7, b
#define RSC1IE                           BANKMASK(I2C1PIE), 1, b
#define RSC1IF                           BANKMASK(I2C1PIR), 1, b
#define RSCIE                            BANKMASK(I2C1PIE), 1, b
#define RSCIF                            BANKMASK(I2C1PIR), 1, b
#define RSEN                             BANKMASK(I2C1CON0), 6, b
#define RST                              BANKMASK(SMT1STAT), 5, b
#define RWDT                             BANKMASK(PCON0), 4, a
#define RXO                              BANKMASK(I2C1CON1), 2, b
#define SBOREN                           BANKMASK(BORCON), 7, b
#define SC1IE                            BANKMASK(I2C1PIE), 0, b
#define SC1IF                            BANKMASK(I2C1PIR), 0, b
#define SCANEN                           BANKMASK(SCANCON0), 7, b
#define SCANHADR0                        BANKMASK(SCANHADRL), 0, b
#define SCANHADR1                        BANKMASK(SCANHADRL), 1, b
#define SCANHADR10                       BANKMASK(SCANHADRH), 2, b
#define SCANHADR11                       BANKMASK(SCANHADRH), 3, b
#define SCANHADR12                       BANKMASK(SCANHADRH), 4, b
#define SCANHADR13                       BANKMASK(SCANHADRH), 5, b
#define SCANHADR14                       BANKMASK(SCANHADRH), 6, b
#define SCANHADR15                       BANKMASK(SCANHADRH), 7, b
#define SCANHADR16                       BANKMASK(SCANHADRU), 0, b
#define SCANHADR17                       BANKMASK(SCANHADRU), 1, b
#define SCANHADR18                       BANKMASK(SCANHADRU), 2, b
#define SCANHADR19                       BANKMASK(SCANHADRU), 3, b
#define SCANHADR2                        BANKMASK(SCANHADRL), 2, b
#define SCANHADR20                       BANKMASK(SCANHADRU), 4, b
#define SCANHADR21                       BANKMASK(SCANHADRU), 5, b
#define SCANHADR3                        BANKMASK(SCANHADRL), 3, b
#define SCANHADR4                        BANKMASK(SCANHADRL), 4, b
#define SCANHADR5                        BANKMASK(SCANHADRL), 5, b
#define SCANHADR6                        BANKMASK(SCANHADRL), 6, b
#define SCANHADR7                        BANKMASK(SCANHADRL), 7, b
#define SCANHADR8                        BANKMASK(SCANHADRH), 0, b
#define SCANHADR9                        BANKMASK(SCANHADRH), 1, b
#define SCANIE                           BANKMASK(PIE8), 7, a
#define SCANIF                           BANKMASK(PIR8), 7, a
#define SCANIP                           BANKMASK(IPR8), 7, b
#define SCANLADR0                        BANKMASK(SCANLADRL), 0, b
#define SCANLADR1                        BANKMASK(SCANLADRL), 1, b
#define SCANLADR10                       BANKMASK(SCANLADRH), 2, b
#define SCANLADR11                       BANKMASK(SCANLADRH), 3, b
#define SCANLADR12                       BANKMASK(SCANLADRH), 4, b
#define SCANLADR13                       BANKMASK(SCANLADRH), 5, b
#define SCANLADR14                       BANKMASK(SCANLADRH), 6, b
#define SCANLADR15                       BANKMASK(SCANLADRH), 7, b
#define SCANLADR16                       BANKMASK(SCANLADRU), 0, b
#define SCANLADR17                       BANKMASK(SCANLADRU), 1, b
#define SCANLADR18                       BANKMASK(SCANLADRU), 2, b
#define SCANLADR19                       BANKMASK(SCANLADRU), 3, b
#define SCANLADR2                        BANKMASK(SCANLADRL), 2, b
#define SCANLADR20                       BANKMASK(SCANLADRU), 4, b
#define SCANLADR21                       BANKMASK(SCANLADRU), 5, b
#define SCANLADR3                        BANKMASK(SCANLADRL), 3, b
#define SCANLADR4                        BANKMASK(SCANLADRL), 4, b
#define SCANLADR5                        BANKMASK(SCANLADRL), 5, b
#define SCANLADR6                        BANKMASK(SCANLADRL), 6, b
#define SCANLADR7                        BANKMASK(SCANLADRL), 7, b
#define SCANLADR8                        BANKMASK(SCANLADRH), 0, b
#define SCANLADR9                        BANKMASK(SCANLADRH), 1, b
#define SCANMD                           BANKMASK(PMD0), 3, b
#define SCANPR0                          BANKMASK(SCANPR), 0, b
#define SCANPR1                          BANKMASK(SCANPR), 1, b
#define SCANPR2                          BANKMASK(SCANPR), 2, b
#define SCIE                             BANKMASK(I2C1PIE), 0, b
#define SCIF                             BANKMASK(I2C1PIR), 0, b
#define SCNT0                            BANKMASK(DMAnSCNTL), 0, b
#define SCNT1                            BANKMASK(DMAnSCNTL), 1, b
#define SCNT10                           BANKMASK(DMAnSCNTH), 2, b
#define SCNT11                           BANKMASK(DMAnSCNTH), 3, b
#define SCNT2                            BANKMASK(DMAnSCNTL), 2, b
#define SCNT3                            BANKMASK(DMAnSCNTL), 3, b
#define SCNT4                            BANKMASK(DMAnSCNTL), 4, b
#define SCNT5                            BANKMASK(DMAnSCNTL), 5, b
#define SCNT6                            BANKMASK(DMAnSCNTL), 6, b
#define SCNT7                            BANKMASK(DMAnSCNTL), 7, b
#define SCNT8                            BANKMASK(DMAnSCNTH), 0, b
#define SCNT9                            BANKMASK(DMAnSCNTH), 1, b
#define SDAHT0                           BANKMASK(I2C1CON2), 2, b
#define SDAHT1                           BANKMASK(I2C1CON2), 3, b
#define SEL0                             BANKMASK(HLVDCON1), 0, b
#define SEL1                             BANKMASK(HLVDCON1), 1, b
#define SEL2                             BANKMASK(HLVDCON1), 2, b
#define SEL3                             BANKMASK(HLVDCON1), 3, b
#define SGO                              BANKMASK(SCANCON0), 5, b
#define SHADLO                           BANKMASK(SHADCON), 0, b
#define SHFT0                            BANKMASK(CRCSHIFTL), 0, b
#define SHFT1                            BANKMASK(CRCSHIFTL), 1, b
#define SHFT10                           BANKMASK(CRCSHIFTH), 2, b
#define SHFT11                           BANKMASK(CRCSHIFTH), 3, b
#define SHFT12                           BANKMASK(CRCSHIFTH), 4, b
#define SHFT13                           BANKMASK(CRCSHIFTH), 5, b
#define SHFT14                           BANKMASK(CRCSHIFTH), 6, b
#define SHFT15                           BANKMASK(CRCSHIFTH), 7, b
#define SHFT2                            BANKMASK(CRCSHIFTL), 2, b
#define SHFT3                            BANKMASK(CRCSHIFTL), 3, b
#define SHFT4                            BANKMASK(CRCSHIFTL), 4, b
#define SHFT5                            BANKMASK(CRCSHIFTL), 5, b
#define SHFT6                            BANKMASK(CRCSHIFTL), 6, b
#define SHFT7                            BANKMASK(CRCSHIFTL), 7, b
#define SHFT8                            BANKMASK(CRCSHIFTH), 0, b
#define SHFT9                            BANKMASK(CRCSHIFTH), 1, b
#define SHIFTM                           BANKMASK(CRCCON0), 1, b
#define SIRQ0                            BANKMASK(DMAnSIRQ), 0, b
#define SIRQ1                            BANKMASK(DMAnSIRQ), 1, b
#define SIRQ2                            BANKMASK(DMAnSIRQ), 2, b
#define SIRQ3                            BANKMASK(DMAnSIRQ), 3, b
#define SIRQ4                            BANKMASK(DMAnSIRQ), 4, b
#define SIRQ5                            BANKMASK(DMAnSIRQ), 5, b
#define SIRQ6                            BANKMASK(DMAnSIRQ), 6, b
#define SIRQ7                            BANKMASK(DMAnSIRQ), 7, b
#define SIRQEN                           BANKMASK(DMAnCON0), 6, b
#define SLRA0                            BANKMASK(SLRCONA), 0, b
#define SLRA1                            BANKMASK(SLRCONA), 1, b
#define SLRA2                            BANKMASK(SLRCONA), 2, b
#define SLRA3                            BANKMASK(SLRCONA), 3, b
#define SLRA4                            BANKMASK(SLRCONA), 4, b
#define SLRA5                            BANKMASK(SLRCONA), 5, b
#define SLRA6                            BANKMASK(SLRCONA), 6, b
#define SLRA7                            BANKMASK(SLRCONA), 7, b
#define SLRB0                            BANKMASK(SLRCONB), 0, b
#define SLRB1                            BANKMASK(SLRCONB), 1, b
#define SLRB2                            BANKMASK(SLRCONB), 2, b
#define SLRB3                            BANKMASK(SLRCONB), 3, b
#define SLRB4                            BANKMASK(SLRCONB), 4, b
#define SLRB5                            BANKMASK(SLRCONB), 5, b
#define SLRB6                            BANKMASK(SLRCONB), 6, b
#define SLRB7                            BANKMASK(SLRCONB), 7, b
#define SLRC0                            BANKMASK(SLRCONC), 0, b
#define SLRC1                            BANKMASK(SLRCONC), 1, b
#define SLRC2                            BANKMASK(SLRCONC), 2, b
#define SLRC3                            BANKMASK(SLRCONC), 3, b
#define SLRC4                            BANKMASK(SLRCONC), 4, b
#define SLRC5                            BANKMASK(SLRCONC), 5, b
#define SLRC6                            BANKMASK(SLRCONC), 6, b
#define SLRC7                            BANKMASK(SLRCONC), 7, b
#define SLRD0                            BANKMASK(SLRCOND), 0, b
#define SLRD1                            BANKMASK(SLRCOND), 1, b
#define SLRD2                            BANKMASK(SLRCOND), 2, b
#define SLRD3                            BANKMASK(SLRCOND), 3, b
#define SLRD4                            BANKMASK(SLRCOND), 4, b
#define SLRD5                            BANKMASK(SLRCOND), 5, b
#define SLRD6                            BANKMASK(SLRCOND), 6, b
#define SLRD7                            BANKMASK(SLRCOND), 7, b
#define SLRE0                            BANKMASK(SLRCONE), 0, b
#define SLRE1                            BANKMASK(SLRCONE), 1, b
#define SLRE2                            BANKMASK(SLRCONE), 2, b
#define SLRF0                            BANKMASK(SLRCONF), 0, b
#define SLRF1                            BANKMASK(SLRCONF), 1, b
#define SLRF2                            BANKMASK(SLRCONF), 2, b
#define SLRF3                            BANKMASK(SLRCONF), 3, b
#define SLRF4                            BANKMASK(SLRCONF), 4, b
#define SLRF5                            BANKMASK(SLRCONF), 5, b
#define SLRF6                            BANKMASK(SLRCONF), 6, b
#define SLRF7                            BANKMASK(SLRCONF), 7, b
#define SMA                              BANKMASK(I2C1STAT0), 6, b
#define SMT1AS                           BANKMASK(SMT1STAT), 0, b
#define SMT1CPR0                         BANKMASK(SMT1CPRL), 0, b
#define SMT1CPR1                         BANKMASK(SMT1CPRL), 1, b
#define SMT1CPR10                        BANKMASK(SMT1CPRH), 2, b
#define SMT1CPR11                        BANKMASK(SMT1CPRH), 3, b
#define SMT1CPR12                        BANKMASK(SMT1CPRH), 4, b
#define SMT1CPR13                        BANKMASK(SMT1CPRH), 5, b
#define SMT1CPR14                        BANKMASK(SMT1CPRH), 6, b
#define SMT1CPR15                        BANKMASK(SMT1CPRH), 7, b
#define SMT1CPR16                        BANKMASK(SMT1CPRU), 0, b
#define SMT1CPR17                        BANKMASK(SMT1CPRU), 1, b
#define SMT1CPR18                        BANKMASK(SMT1CPRU), 2, b
#define SMT1CPR19                        BANKMASK(SMT1CPRU), 3, b
#define SMT1CPR2                         BANKMASK(SMT1CPRL), 2, b
#define SMT1CPR20                        BANKMASK(SMT1CPRU), 4, b
#define SMT1CPR21                        BANKMASK(SMT1CPRU), 5, b
#define SMT1CPR22                        BANKMASK(SMT1CPRU), 6, b
#define SMT1CPR23                        BANKMASK(SMT1CPRU), 7, b
#define SMT1CPR3                         BANKMASK(SMT1CPRL), 3, b
#define SMT1CPR4                         BANKMASK(SMT1CPRL), 4, b
#define SMT1CPR5                         BANKMASK(SMT1CPRL), 5, b
#define SMT1CPR6                         BANKMASK(SMT1CPRL), 6, b
#define SMT1CPR7                         BANKMASK(SMT1CPRL), 7, b
#define SMT1CPR8                         BANKMASK(SMT1CPRH), 0, b
#define SMT1CPR9                         BANKMASK(SMT1CPRH), 1, b
#define SMT1CPRUP                        BANKMASK(SMT1STAT), 7, b
#define SMT1CPW0                         BANKMASK(SMT1CPWL), 0, b
#define SMT1CPW1                         BANKMASK(SMT1CPWL), 1, b
#define SMT1CPW10                        BANKMASK(SMT1CPWH), 2, b
#define SMT1CPW11                        BANKMASK(SMT1CPWH), 3, b
#define SMT1CPW12                        BANKMASK(SMT1CPWH), 4, b
#define SMT1CPW13                        BANKMASK(SMT1CPWH), 5, b
#define SMT1CPW14                        BANKMASK(SMT1CPWH), 6, b
#define SMT1CPW15                        BANKMASK(SMT1CPWH), 7, b
#define SMT1CPW16                        BANKMASK(SMT1CPWU), 0, b
#define SMT1CPW17                        BANKMASK(SMT1CPWU), 1, b
#define SMT1CPW18                        BANKMASK(SMT1CPWU), 2, b
#define SMT1CPW19                        BANKMASK(SMT1CPWU), 3, b
#define SMT1CPW2                         BANKMASK(SMT1CPWL), 2, b
#define SMT1CPW20                        BANKMASK(SMT1CPWU), 4, b
#define SMT1CPW21                        BANKMASK(SMT1CPWU), 5, b
#define SMT1CPW22                        BANKMASK(SMT1CPWU), 6, b
#define SMT1CPW23                        BANKMASK(SMT1CPWU), 7, b
#define SMT1CPW3                         BANKMASK(SMT1CPWL), 3, b
#define SMT1CPW4                         BANKMASK(SMT1CPWL), 4, b
#define SMT1CPW5                         BANKMASK(SMT1CPWL), 5, b
#define SMT1CPW6                         BANKMASK(SMT1CPWL), 6, b
#define SMT1CPW7                         BANKMASK(SMT1CPWL), 7, b
#define SMT1CPW8                         BANKMASK(SMT1CPWH), 0, b
#define SMT1CPW9                         BANKMASK(SMT1CPWH), 1, b
#define SMT1CPWUP                        BANKMASK(SMT1STAT), 6, b
#define SMT1CSEL0                        BANKMASK(SMT1CLK), 0, b
#define SMT1CSEL1                        BANKMASK(SMT1CLK), 1, b
#define SMT1CSEL2                        BANKMASK(SMT1CLK), 2, b
#define SMT1CSEL3                        BANKMASK(SMT1CLK), 3, b
#define SMT1GO                           BANKMASK(SMT1CON1), 7, b
#define SMT1IE                           BANKMASK(PIE1), 5, a
#define SMT1IF                           BANKMASK(PIR1), 5, a
#define SMT1IP                           BANKMASK(IPR1), 5, b
#define SMT1MD                           BANKMASK(PMD1), 7, b
#define SMT1MODE0                        BANKMASK(SMT1CON1), 0, b
#define SMT1MODE1                        BANKMASK(SMT1CON1), 1, b
#define SMT1MODE2                        BANKMASK(SMT1CON1), 2, b
#define SMT1MODE3                        BANKMASK(SMT1CON1), 3, b
#define SMT1PR0                          BANKMASK(SMT1PRL), 0, b
#define SMT1PR1                          BANKMASK(SMT1PRL), 1, b
#define SMT1PR10                         BANKMASK(SMT1PRH), 2, b
#define SMT1PR11                         BANKMASK(SMT1PRH), 3, b
#define SMT1PR12                         BANKMASK(SMT1PRH), 4, b
#define SMT1PR13                         BANKMASK(SMT1PRH), 5, b
#define SMT1PR14                         BANKMASK(SMT1PRH), 6, b
#define SMT1PR15                         BANKMASK(SMT1PRH), 7, b
#define SMT1PR16                         BANKMASK(SMT1PRU), 0, b
#define SMT1PR17                         BANKMASK(SMT1PRU), 1, b
#define SMT1PR18                         BANKMASK(SMT1PRU), 2, b
#define SMT1PR19                         BANKMASK(SMT1PRU), 3, b
#define SMT1PR2                          BANKMASK(SMT1PRL), 2, b
#define SMT1PR20                         BANKMASK(SMT1PRU), 4, b
#define SMT1PR21                         BANKMASK(SMT1PRU), 5, b
#define SMT1PR22                         BANKMASK(SMT1PRU), 6, b
#define SMT1PR23                         BANKMASK(SMT1PRU), 7, b
#define SMT1PR3                          BANKMASK(SMT1PRL), 3, b
#define SMT1PR4                          BANKMASK(SMT1PRL), 4, b
#define SMT1PR5                          BANKMASK(SMT1PRL), 5, b
#define SMT1PR6                          BANKMASK(SMT1PRL), 6, b
#define SMT1PR7                          BANKMASK(SMT1PRL), 7, b
#define SMT1PR8                          BANKMASK(SMT1PRH), 0, b
#define SMT1PR9                          BANKMASK(SMT1PRH), 1, b
#define SMT1PRAIE                        BANKMASK(PIE1), 6, a
#define SMT1PRAIF                        BANKMASK(PIR1), 6, a
#define SMT1PRAIP                        BANKMASK(IPR1), 6, b
#define SMT1PS0                          BANKMASK(SMT1CON0), 0, b
#define SMT1PS1                          BANKMASK(SMT1CON0), 1, b
#define SMT1PWAIE                        BANKMASK(PIE1), 7, a
#define SMT1PWAIF                        BANKMASK(PIR1), 7, a
#define SMT1PWAIP                        BANKMASK(IPR1), 7, b
#define SMT1REPEAT                       BANKMASK(SMT1CON1), 6, b
#define SMT1RESET                        BANKMASK(SMT1STAT), 5, b
#define SMT1SIGPPS0                      BANKMASK(SMT1SIGPPS), 0, b
#define SMT1SIGPPS1                      BANKMASK(SMT1SIGPPS), 1, b
#define SMT1SIGPPS2                      BANKMASK(SMT1SIGPPS), 2, b
#define SMT1SIGPPS3                      BANKMASK(SMT1SIGPPS), 3, b
#define SMT1SIGPPS4                      BANKMASK(SMT1SIGPPS), 4, b
#define SMT1SIGPPS5                      BANKMASK(SMT1SIGPPS), 5, b
#define SMT1SSEL0                        BANKMASK(SMT1SIG), 0, b
#define SMT1SSEL1                        BANKMASK(SMT1SIG), 1, b
#define SMT1SSEL2                        BANKMASK(SMT1SIG), 2, b
#define SMT1SSEL3                        BANKMASK(SMT1SIG), 3, b
#define SMT1SSEL4                        BANKMASK(SMT1SIG), 4, b
#define SMT1SSEL5                        BANKMASK(SMT1SIG), 5, b
#define SMT1TMR0                         BANKMASK(SMT1TMRL), 0, b
#define SMT1TMR1                         BANKMASK(SMT1TMRL), 1, b
#define SMT1TMR10                        BANKMASK(SMT1TMRH), 2, b
#define SMT1TMR11                        BANKMASK(SMT1TMRH), 3, b
#define SMT1TMR12                        BANKMASK(SMT1TMRH), 4, b
#define SMT1TMR13                        BANKMASK(SMT1TMRH), 5, b
#define SMT1TMR14                        BANKMASK(SMT1TMRH), 6, b
#define SMT1TMR15                        BANKMASK(SMT1TMRH), 7, b
#define SMT1TMR16                        BANKMASK(SMT1TMRU), 0, b
#define SMT1TMR17                        BANKMASK(SMT1TMRU), 1, b
#define SMT1TMR18                        BANKMASK(SMT1TMRU), 2, b
#define SMT1TMR19                        BANKMASK(SMT1TMRU), 3, b
#define SMT1TMR2                         BANKMASK(SMT1TMRL), 2, b
#define SMT1TMR20                        BANKMASK(SMT1TMRU), 4, b
#define SMT1TMR21                        BANKMASK(SMT1TMRU), 5, b
#define SMT1TMR22                        BANKMASK(SMT1TMRU), 6, b
#define SMT1TMR23                        BANKMASK(SMT1TMRU), 7, b
#define SMT1TMR3                         BANKMASK(SMT1TMRL), 3, b
#define SMT1TMR4                         BANKMASK(SMT1TMRL), 4, b
#define SMT1TMR5                         BANKMASK(SMT1TMRL), 5, b
#define SMT1TMR6                         BANKMASK(SMT1TMRL), 6, b
#define SMT1TMR7                         BANKMASK(SMT1TMRL), 7, b
#define SMT1TMR8                         BANKMASK(SMT1TMRH), 0, b
#define SMT1TMR9                         BANKMASK(SMT1TMRH), 1, b
#define SMT1TS                           BANKMASK(SMT1STAT), 2, b
#define SMT1WINPPS0                      BANKMASK(SMT1WINPPS), 0, b
#define SMT1WINPPS1                      BANKMASK(SMT1WINPPS), 1, b
#define SMT1WINPPS2                      BANKMASK(SMT1WINPPS), 2, b
#define SMT1WINPPS3                      BANKMASK(SMT1WINPPS), 3, b
#define SMT1WINPPS4                      BANKMASK(SMT1WINPPS), 4, b
#define SMT1WINPPS5                      BANKMASK(SMT1WINPPS), 5, b
#define SMT1WS                           BANKMASK(SMT1STAT), 1, b
#define SMT1WSEL0                        BANKMASK(SMT1WIN), 0, b
#define SMT1WSEL1                        BANKMASK(SMT1WIN), 1, b
#define SMT1WSEL2                        BANKMASK(SMT1WIN), 2, b
#define SMT1WSEL3                        BANKMASK(SMT1WIN), 3, b
#define SMT1WSEL4                        BANKMASK(SMT1WIN), 4, b
#define SMT1WSEL5                        BANKMASK(SMT1WIN), 5, b
#define SOI                              BANKMASK(ADCON3), 3, b
#define SOR                              BANKMASK(OSCSTAT), 3, b
#define SOSCEN                           BANKMASK(OSCEN), 3, b
#define SOSCPWR                          BANKMASK(OSCCON3), 6, b
#define SP0                              BANKMASK(STKPTR), 0, a
#define SP1                              BANKMASK(STKPTR), 1, a
#define SP2                              BANKMASK(STKPTR), 2, a
#define SP3                              BANKMASK(STKPTR), 3, a
#define SP4                              BANKMASK(STKPTR), 4, a
#define SP5                              BANKMASK(STKPTR), 5, a
#define SPI1BMODE                        BANKMASK(SPI1CON0), 0, b
#define SPI1BUSY                         BANKMASK(SPI1CON2), 7, b
#define SPI1CKE                          BANKMASK(SPI1CON1), 6, b
#define SPI1CKP                          BANKMASK(SPI1CON1), 5, b
#define SPI1CLKSEL0                      BANKMASK(SPI1CLK), 0, b
#define SPI1CLKSEL1                      BANKMASK(SPI1CLK), 1, b
#define SPI1CLKSEL2                      BANKMASK(SPI1CLK), 2, b
#define SPI1CLKSEL3                      BANKMASK(SPI1CLK), 3, b
#define SPI1CLKSEL4                      BANKMASK(SPI1CLK), 4, b
#define SPI1CLRBF                        BANKMASK(SPI1STATUS), 2, b
#define SPI1EOSIE                        BANKMASK(SPI1INTE), 4, b
#define SPI1EOSIF                        BANKMASK(SPI1INTF), 4, b
#define SPI1FST                          BANKMASK(SPI1CON1), 4, b
#define SPI1IE                           BANKMASK(PIE3), 2, a
#define SPI1IF                           BANKMASK(PIR3), 2, a
#define SPI1IP                           BANKMASK(IPR3), 2, b
#define SPI1LSBF                         BANKMASK(SPI1CON0), 2, b
#define SPI1MD                           BANKMASK(PMD6), 1, b
#define SPI1MST                          BANKMASK(SPI1CON0), 1, b
#define SPI1RXBF                         BANKMASK(SPI1STATUS), 0, b
#define SPI1RXIE                         BANKMASK(PIE3), 0, a
#define SPI1RXIF                         BANKMASK(PIR3), 0, a
#define SPI1RXIP                         BANKMASK(IPR3), 0, b
#define SPI1RXOIE                        BANKMASK(SPI1INTE), 2, b
#define SPI1RXOIF                        BANKMASK(SPI1INTF), 2, b
#define SPI1RXR                          BANKMASK(SPI1CON2), 0, b
#define SPI1RXRE                         BANKMASK(SPI1STATUS), 3, b
#define SPI1SCKPPS0                      BANKMASK(SPI1SCKPPS), 0, b
#define SPI1SCKPPS1                      BANKMASK(SPI1SCKPPS), 1, b
#define SPI1SCKPPS2                      BANKMASK(SPI1SCKPPS), 2, b
#define SPI1SCKPPS3                      BANKMASK(SPI1SCKPPS), 3, b
#define SPI1SCKPPS4                      BANKMASK(SPI1SCKPPS), 4, b
#define SPI1SDIP                         BANKMASK(SPI1CON1), 1, b
#define SPI1SDIPPS0                      BANKMASK(SPI1SDIPPS), 0, b
#define SPI1SDIPPS1                      BANKMASK(SPI1SDIPPS), 1, b
#define SPI1SDIPPS2                      BANKMASK(SPI1SDIPPS), 2, b
#define SPI1SDIPPS3                      BANKMASK(SPI1SDIPPS), 3, b
#define SPI1SDIPPS4                      BANKMASK(SPI1SDIPPS), 4, b
#define SPI1SDOP                         BANKMASK(SPI1CON1), 0, b
#define SPI1SMP                          BANKMASK(SPI1CON1), 7, b
#define SPI1SOSIE                        BANKMASK(SPI1INTE), 5, b
#define SPI1SOSIF                        BANKMASK(SPI1INTF), 5, b
#define SPI1SPIEN                        BANKMASK(SPI1CON0), 7, b
#define SPI1SRMTIE                       BANKMASK(SPI1INTE), 7, b
#define SPI1SRMTIF                       BANKMASK(SPI1INTF), 7, b
#define SPI1SSET                         BANKMASK(SPI1CON2), 2, b
#define SPI1SSFLT                        BANKMASK(SPI1CON2), 6, b
#define SPI1SSP                          BANKMASK(SPI1CON1), 2, b
#define SPI1SSPPS0                       BANKMASK(SPI1SSPPS), 0, b
#define SPI1SSPPS1                       BANKMASK(SPI1SSPPS), 1, b
#define SPI1SSPPS2                       BANKMASK(SPI1SSPPS), 2, b
#define SPI1SSPPS3                       BANKMASK(SPI1SSPPS), 3, b
#define SPI1SSPPS4                       BANKMASK(SPI1SSPPS), 4, b
#define SPI1TCZIE                        BANKMASK(SPI1INTE), 6, b
#define SPI1TCZIF                        BANKMASK(SPI1INTF), 6, b
#define SPI1TXBE                         BANKMASK(SPI1STATUS), 5, b
#define SPI1TXIE                         BANKMASK(PIE3), 1, a
#define SPI1TXIF                         BANKMASK(PIR3), 1, a
#define SPI1TXIP                         BANKMASK(IPR3), 1, b
#define SPI1TXR                          BANKMASK(SPI1CON2), 1, b
#define SPI1TXUIE                        BANKMASK(SPI1INTE), 1, b
#define SPI1TXUIF                        BANKMASK(SPI1INTF), 1, b
#define SPI1TXWE                         BANKMASK(SPI1STATUS), 7, b
#define SPI2BMODE                        BANKMASK(SPI2CON0), 0, b
#define SPI2BUSY                         BANKMASK(SPI2CON2), 7, b
#define SPI2CKE                          BANKMASK(SPI2CON1), 6, b
#define SPI2CKP                          BANKMASK(SPI2CON1), 5, b
#define SPI2CLKSEL0                      BANKMASK(SPI2CLK), 0, b
#define SPI2CLKSEL1                      BANKMASK(SPI2CLK), 1, b
#define SPI2CLKSEL2                      BANKMASK(SPI2CLK), 2, b
#define SPI2CLKSEL3                      BANKMASK(SPI2CLK), 3, b
#define SPI2CLKSEL4                      BANKMASK(SPI2CLK), 4, b
#define SPI2CLRBF                        BANKMASK(SPI2STATUS), 2, b
#define SPI2EOSIE                        BANKMASK(SPI2INTE), 4, b
#define SPI2EOSIF                        BANKMASK(SPI2INTF), 4, b
#define SPI2FST                          BANKMASK(SPI2CON1), 4, b
#define SPI2IE                           BANKMASK(PIE5), 2, a
#define SPI2IF                           BANKMASK(PIR5), 2, a
#define SPI2IP                           BANKMASK(IPR5), 2, b
#define SPI2LSBF                         BANKMASK(SPI2CON0), 2, b
#define SPI2MD                           BANKMASK(PMD6), 2, b
#define SPI2MST                          BANKMASK(SPI2CON0), 1, b
#define SPI2RXBF                         BANKMASK(SPI2STATUS), 0, b
#define SPI2RXIE                         BANKMASK(PIE5), 0, a
#define SPI2RXIF                         BANKMASK(PIR5), 0, a
#define SPI2RXIP                         BANKMASK(IPR5), 0, b
#define SPI2RXOIE                        BANKMASK(SPI2INTE), 2, b
#define SPI2RXOIF                        BANKMASK(SPI2INTF), 2, b
#define SPI2RXR                          BANKMASK(SPI2CON2), 0, b
#define SPI2RXRE                         BANKMASK(SPI2STATUS), 3, b
#define SPI2SCKPPS0                      BANKMASK(SPI2SCKPPS), 0, b
#define SPI2SCKPPS1                      BANKMASK(SPI2SCKPPS), 1, b
#define SPI2SCKPPS2                      BANKMASK(SPI2SCKPPS), 2, b
#define SPI2SCKPPS3                      BANKMASK(SPI2SCKPPS), 3, b
#define SPI2SCKPPS4                      BANKMASK(SPI2SCKPPS), 4, b
#define SPI2SDIP                         BANKMASK(SPI2CON1), 1, b
#define SPI2SDIPPS0                      BANKMASK(SPI2SDIPPS), 0, b
#define SPI2SDIPPS1                      BANKMASK(SPI2SDIPPS), 1, b
#define SPI2SDIPPS2                      BANKMASK(SPI2SDIPPS), 2, b
#define SPI2SDIPPS3                      BANKMASK(SPI2SDIPPS), 3, b
#define SPI2SDIPPS4                      BANKMASK(SPI2SDIPPS), 4, b
#define SPI2SDOP                         BANKMASK(SPI2CON1), 0, b
#define SPI2SMP                          BANKMASK(SPI2CON1), 7, b
#define SPI2SOSIE                        BANKMASK(SPI2INTE), 5, b
#define SPI2SOSIF                        BANKMASK(SPI2INTF), 5, b
#define SPI2SPIEN                        BANKMASK(SPI2CON0), 7, b
#define SPI2SRMTIE                       BANKMASK(SPI2INTE), 7, b
#define SPI2SRMTIF                       BANKMASK(SPI2INTF), 7, b
#define SPI2SSET                         BANKMASK(SPI2CON2), 2, b
#define SPI2SSFLT                        BANKMASK(SPI2CON2), 6, b
#define SPI2SSP                          BANKMASK(SPI2CON1), 2, b
#define SPI2SSPPS0                       BANKMASK(SPI2SSPPS), 0, b
#define SPI2SSPPS1                       BANKMASK(SPI2SSPPS), 1, b
#define SPI2SSPPS2                       BANKMASK(SPI2SSPPS), 2, b
#define SPI2SSPPS3                       BANKMASK(SPI2SSPPS), 3, b
#define SPI2SSPPS4                       BANKMASK(SPI2SSPPS), 4, b
#define SPI2TCZIE                        BANKMASK(SPI2INTE), 6, b
#define SPI2TCZIF                        BANKMASK(SPI2INTF), 6, b
#define SPI2TXBE                         BANKMASK(SPI2STATUS), 5, b
#define SPI2TXIE                         BANKMASK(PIE5), 1, a
#define SPI2TXIF                         BANKMASK(PIR5), 1, a
#define SPI2TXIP                         BANKMASK(IPR5), 1, b
#define SPI2TXR                          BANKMASK(SPI2CON2), 1, b
#define SPI2TXUIE                        BANKMASK(SPI2INTE), 1, b
#define SPI2TXUIF                        BANKMASK(SPI2INTF), 1, b
#define SPI2TXWE                         BANKMASK(SPI2STATUS), 7, b
#define SPOL                             BANKMASK(SMT1CON0), 3, b
#define SPTR0                            BANKMASK(DMAnSPTRL), 0, b
#define SPTR1                            BANKMASK(DMAnSPTRL), 1, b
#define SPTR10                           BANKMASK(DMAnSPTRH), 2, b
#define SPTR11                           BANKMASK(DMAnSPTRH), 3, b
#define SPTR12                           BANKMASK(DMAnSPTRH), 4, b
#define SPTR13                           BANKMASK(DMAnSPTRH), 5, b
#define SPTR14                           BANKMASK(DMAnSPTRH), 6, b
#define SPTR15                           BANKMASK(DMAnSPTRH), 7, b
#define SPTR16                           BANKMASK(DMAnSPTRU), 0, b
#define SPTR17                           BANKMASK(DMAnSPTRU), 1, b
#define SPTR18                           BANKMASK(DMAnSPTRU), 2, b
#define SPTR19                           BANKMASK(DMAnSPTRU), 3, b
#define SPTR2                            BANKMASK(DMAnSPTRL), 2, b
#define SPTR20                           BANKMASK(DMAnSPTRU), 4, b
#define SPTR21                           BANKMASK(DMAnSPTRU), 5, b
#define SPTR3                            BANKMASK(DMAnSPTRL), 3, b
#define SPTR4                            BANKMASK(DMAnSPTRL), 4, b
#define SPTR5                            BANKMASK(DMAnSPTRL), 5, b
#define SPTR6                            BANKMASK(DMAnSPTRL), 6, b
#define SPTR7                            BANKMASK(DMAnSPTRL), 7, b
#define SPTR8                            BANKMASK(DMAnSPTRH), 0, b
#define SPTR9                            BANKMASK(DMAnSPTRH), 1, b
#define SSA0                             BANKMASK(DMAnSSAL), 0, b
#define SSA1                             BANKMASK(DMAnSSAL), 1, b
#define SSA10                            BANKMASK(DMAnSSAH), 2, b
#define SSA11                            BANKMASK(DMAnSSAH), 3, b
#define SSA12                            BANKMASK(DMAnSSAH), 4, b
#define SSA13                            BANKMASK(DMAnSSAH), 5, b
#define SSA14                            BANKMASK(DMAnSSAH), 6, b
#define SSA15                            BANKMASK(DMAnSSAH), 7, b
#define SSA16                            BANKMASK(DMAnSSAU), 0, b
#define SSA17                            BANKMASK(DMAnSSAU), 1, b
#define SSA18                            BANKMASK(DMAnSSAU), 2, b
#define SSA19                            BANKMASK(DMAnSSAU), 3, b
#define SSA2                             BANKMASK(DMAnSSAL), 2, b
#define SSA20                            BANKMASK(DMAnSSAU), 4, b
#define SSA21                            BANKMASK(DMAnSSAU), 5, b
#define SSA3                             BANKMASK(DMAnSSAL), 3, b
#define SSA4                             BANKMASK(DMAnSSAL), 4, b
#define SSA5                             BANKMASK(DMAnSSAL), 5, b
#define SSA6                             BANKMASK(DMAnSSAL), 6, b
#define SSA7                             BANKMASK(DMAnSSAL), 7, b
#define SSA8                             BANKMASK(DMAnSSAH), 0, b
#define SSA9                             BANKMASK(DMAnSSAH), 1, b
#define SSEL0                            BANKMASK(SMT1SIG), 0, b
#define SSEL1                            BANKMASK(SMT1SIG), 1, b
#define SSEL2                            BANKMASK(SMT1SIG), 2, b
#define SSEL3                            BANKMASK(SMT1SIG), 3, b
#define SSEL4                            BANKMASK(SMT1SIG), 4, b
#define SSEL5                            BANKMASK(SMT1SIG), 5, b
#define SSTP                             BANKMASK(DMAnCON1), 0, b
#define SSZ0                             BANKMASK(DMAnSSZL), 0, b
#define SSZ1                             BANKMASK(DMAnSSZL), 1, b
#define SSZ10                            BANKMASK(DMAnSSZH), 2, b
#define SSZ11                            BANKMASK(DMAnSSZH), 3, b
#define SSZ2                             BANKMASK(DMAnSSZL), 2, b
#define SSZ3                             BANKMASK(DMAnSSZL), 3, b
#define SSZ4                             BANKMASK(DMAnSSZL), 4, b
#define SSZ5                             BANKMASK(DMAnSSZL), 5, b
#define SSZ6                             BANKMASK(DMAnSSZL), 6, b
#define SSZ7                             BANKMASK(DMAnSSZL), 7, b
#define SSZ8                             BANKMASK(DMAnSSZH), 0, b
#define SSZ9                             BANKMASK(DMAnSSZH), 1, b
#define STAT2                            BANKMASK(ADSTAT), 2, b
#define STATE                            BANKMASK(WDTTMR), 2, b
#define STKOVF                           BANKMASK(PCON0), 7, a
#define STKPTR0                          BANKMASK(STKPTR), 0, a
#define STKPTR1                          BANKMASK(STKPTR), 1, a
#define STKPTR2                          BANKMASK(STKPTR), 2, a
#define STKPTR3                          BANKMASK(STKPTR), 3, a
#define STKPTR4                          BANKMASK(STKPTR), 4, a
#define STKPTR5                          BANKMASK(STKPTR), 5, a
#define STKUNF                           BANKMASK(PCON0), 6, a
#define STP                              BANKMASK(SMT1CON0), 5, b
#define STPT0                            BANKMASK(ADSTPTL), 0, b
#define STPT1                            BANKMASK(ADSTPTL), 1, b
#define STPT10                           BANKMASK(ADSTPTH), 2, b
#define STPT11                           BANKMASK(ADSTPTH), 3, b
#define STPT12                           BANKMASK(ADSTPTH), 4, b
#define STPT13                           BANKMASK(ADSTPTH), 5, b
#define STPT15                           BANKMASK(ADSTPTH), 6, b
#define STPT16                           BANKMASK(ADSTPTH), 7, b
#define STPT2                            BANKMASK(ADSTPTL), 2, b
#define STPT3                            BANKMASK(ADSTPTL), 3, b
#define STPT4                            BANKMASK(ADSTPTL), 4, b
#define STPT5                            BANKMASK(ADSTPTL), 5, b
#define STPT6                            BANKMASK(ADSTPTL), 6, b
#define STPT7                            BANKMASK(ADSTPTL), 7, b
#define STPT8                            BANKMASK(ADSTPTH), 0, b
#define STPT9                            BANKMASK(ADSTPTH), 1, b
#define SWDTEN                           BANKMASK(WDTCON0), 0, b
#define SWIE                             BANKMASK(PIE0), 0, a
#define SWIF                             BANKMASK(PIR0), 0, a
#define SWIP                             BANKMASK(IPR0), 0, b
#define SYSCMD                           BANKMASK(PMD0), 7, b
#define T016BIT                          BANKMASK(T0CON0), 4, b
#define T0ASYNC                          BANKMASK(T0CON1), 4, b
#define T0CKIPPS0                        BANKMASK(T0CKIPPS), 0, b
#define T0CKIPPS1                        BANKMASK(T0CKIPPS), 1, b
#define T0CKIPPS2                        BANKMASK(T0CKIPPS), 2, b
#define T0CKIPPS3                        BANKMASK(T0CKIPPS), 3, b
#define T0CKIPPS4                        BANKMASK(T0CKIPPS), 4, b
#define T0CKIPPS5                        BANKMASK(T0CKIPPS), 5, b
#define T0CKPS0                          BANKMASK(T0CON1), 0, b
#define T0CKPS1                          BANKMASK(T0CON1), 1, b
#define T0CKPS2                          BANKMASK(T0CON1), 2, b
#define T0CKPS3                          BANKMASK(T0CON1), 3, b
#define T0CS0                            BANKMASK(T0CON1), 5, b
#define T0CS1                            BANKMASK(T0CON1), 6, b
#define T0CS2                            BANKMASK(T0CON1), 7, b
#define T0EN                             BANKMASK(T0CON0), 7, b
#define T0MD16                           BANKMASK(T0CON0), 4, b
#define T0OUT                            BANKMASK(T0CON0), 5, b
#define T0PR0                            BANKMASK(TMR0H), 0, b
#define T0PR1                            BANKMASK(TMR0H), 1, b
#define T0PR2                            BANKMASK(TMR0H), 2, b
#define T0PR3                            BANKMASK(TMR0H), 3, b
#define T0PR4                            BANKMASK(TMR0H), 4, b
#define T0PR5                            BANKMASK(TMR0H), 5, b
#define T0PR6                            BANKMASK(TMR0H), 6, b
#define T0PR7                            BANKMASK(TMR0H), 7, b
#define T1CKIPPS0                        BANKMASK(T1CKIPPS), 0, b
#define T1CKIPPS1                        BANKMASK(T1CKIPPS), 1, b
#define T1CKIPPS2                        BANKMASK(T1CKIPPS), 2, b
#define T1CKIPPS3                        BANKMASK(T1CKIPPS), 3, b
#define T1CKIPPS4                        BANKMASK(T1CKIPPS), 4, b
#define T1CKIPPS5                        BANKMASK(T1CKIPPS), 5, b
#define T1CKPS0                          BANKMASK(T1CON), 4, b
#define T1CKPS1                          BANKMASK(T1CON), 5, b
#define T1CS0                            BANKMASK(T1CLK), 0, b
#define T1CS1                            BANKMASK(T1CLK), 1, b
#define T1CS2                            BANKMASK(T1CLK), 2, b
#define T1CS3                            BANKMASK(T1CLK), 3, b
#define T1CS4                            BANKMASK(T1CLK), 4, b
#define T1GE                             BANKMASK(T1GCON), 7, b
#define T1GGO                            BANKMASK(T1GCON), 3, b
#define T1GPOL                           BANKMASK(T1GCON), 6, b
#define T1GPPS0                          BANKMASK(T1GPPS), 0, b
#define T1GPPS1                          BANKMASK(T1GPPS), 1, b
#define T1GPPS2                          BANKMASK(T1GPPS), 2, b
#define T1GPPS3                          BANKMASK(T1GPPS), 3, b
#define T1GPPS4                          BANKMASK(T1GPPS), 4, b
#define T1GSPM                           BANKMASK(T1GCON), 4, b
#define T1GSS0                           BANKMASK(T1GATE), 0, b
#define T1GSS1                           BANKMASK(T1GATE), 1, b
#define T1GSS2                           BANKMASK(T1GATE), 2, b
#define T1GSS3                           BANKMASK(T1GATE), 3, b
#define T1GSS4                           BANKMASK(T1GATE), 4, b
#define T1GSS5                           BANKMASK(T1GATE), 5, b
#define T1GTM                            BANKMASK(T1GCON), 5, b
#define T1GVAL                           BANKMASK(T1GCON), 2, b
#define T1RD16                           BANKMASK(T1CON), 1, b
#define T2CKPOL                          BANKMASK(T2HLT), 6, b
#define T2CKPS0                          BANKMASK(T2CON), 4, b
#define T2CKPS1                          BANKMASK(T2CON), 5, b
#define T2CKPS2                          BANKMASK(T2CON), 6, b
#define T2CKSYNC                         BANKMASK(T2HLT), 5, b
#define T2CS0                            BANKMASK(T2CLKCON), 0, b
#define T2CS1                            BANKMASK(T2CLKCON), 1, b
#define T2CS2                            BANKMASK(T2CLKCON), 2, b
#define T2CS3                            BANKMASK(T2CLKCON), 3, b
#define T2CS4                            BANKMASK(T2CLKCON), 4, b
#define T2CS5                            BANKMASK(T2CLKCON), 5, b
#define T2INPPS0                         BANKMASK(T2INPPS), 0, b
#define T2INPPS1                         BANKMASK(T2INPPS), 1, b
#define T2INPPS2                         BANKMASK(T2INPPS), 2, b
#define T2INPPS3                         BANKMASK(T2INPPS), 3, b
#define T2INPPS4                         BANKMASK(T2INPPS), 4, b
#define T2MODE0                          BANKMASK(T2HLT), 0, b
#define T2MODE1                          BANKMASK(T2HLT), 1, b
#define T2MODE2                          BANKMASK(T2HLT), 2, b
#define T2MODE3                          BANKMASK(T2HLT), 3, b
#define T2MODE4                          BANKMASK(T2HLT), 4, b
#define T2ON                             BANKMASK(T2CON), 7, b
#define T2OUTPS0                         BANKMASK(T2CON), 0, b
#define T2OUTPS1                         BANKMASK(T2CON), 1, b
#define T2OUTPS2                         BANKMASK(T2CON), 2, b
#define T2OUTPS3                         BANKMASK(T2CON), 3, b
#define T2PSYNC                          BANKMASK(T2HLT), 7, b
#define T2RSEL0                          BANKMASK(T2RST), 0, b
#define T2RSEL1                          BANKMASK(T2RST), 1, b
#define T2RSEL2                          BANKMASK(T2RST), 2, b
#define T2RSEL3                          BANKMASK(T2RST), 3, b
#define T2RSEL4                          BANKMASK(T2RST), 4, b
#define T2RSEL5                          BANKMASK(T2RST), 5, b
#define T2RSEL6                          BANKMASK(T2RST), 6, b
#define T3CKIPPS0                        BANKMASK(T3CKIPPS), 0, b
#define T3CKIPPS1                        BANKMASK(T3CKIPPS), 1, b
#define T3CKIPPS2                        BANKMASK(T3CKIPPS), 2, b
#define T3CKIPPS3                        BANKMASK(T3CKIPPS), 3, b
#define T3CKIPPS4                        BANKMASK(T3CKIPPS), 4, b
#define T3CKIPPS5                        BANKMASK(T3CKIPPS), 5, b
#define T3CKPS0                          BANKMASK(T3CON), 4, b
#define T3CKPS1                          BANKMASK(T3CON), 5, b
#define T3CS0                            BANKMASK(T3CLK), 0, b
#define T3CS1                            BANKMASK(T3CLK), 1, b
#define T3CS2                            BANKMASK(T3CLK), 2, b
#define T3CS3                            BANKMASK(T3CLK), 3, b
#define T3CS4                            BANKMASK(T3CLK), 4, b
#define T3GE                             BANKMASK(T3GCON), 7, b
#define T3GGO                            BANKMASK(T3GCON), 3, b
#define T3GPOL                           BANKMASK(T3GCON), 6, b
#define T3GPPS0                          BANKMASK(T3GPPS), 0, b
#define T3GPPS1                          BANKMASK(T3GPPS), 1, b
#define T3GPPS2                          BANKMASK(T3GPPS), 2, b
#define T3GPPS3                          BANKMASK(T3GPPS), 3, b
#define T3GPPS4                          BANKMASK(T3GPPS), 4, b
#define T3GSPM                           BANKMASK(T3GCON), 4, b
#define T3GSS0                           BANKMASK(T3GATE), 0, b
#define T3GSS1                           BANKMASK(T3GATE), 1, b
#define T3GSS2                           BANKMASK(T3GATE), 2, b
#define T3GSS3                           BANKMASK(T3GATE), 3, b
#define T3GSS4                           BANKMASK(T3GATE), 4, b
#define T3GSS5                           BANKMASK(T3GATE), 5, b
#define T3GTM                            BANKMASK(T3GCON), 5, b
#define T3GVAL                           BANKMASK(T3GCON), 2, b
#define T3RD16                           BANKMASK(T3CON), 1, b
#define T4CKPOL                          BANKMASK(T4HLT), 6, b
#define T4CKPS0                          BANKMASK(T4CON), 4, b
#define T4CKPS1                          BANKMASK(T4CON), 5, b
#define T4CKPS2                          BANKMASK(T4CON), 6, b
#define T4CKSYNC                         BANKMASK(T4HLT), 5, b
#define T4CS0                            BANKMASK(T4CLKCON), 0, b
#define T4CS1                            BANKMASK(T4CLKCON), 1, b
#define T4CS2                            BANKMASK(T4CLKCON), 2, b
#define T4CS3                            BANKMASK(T4CLKCON), 3, b
#define T4CS4                            BANKMASK(T4CLKCON), 4, b
#define T4CS5                            BANKMASK(T4CLKCON), 5, b
#define T4INPPS0                         BANKMASK(T4INPPS), 0, b
#define T4INPPS1                         BANKMASK(T4INPPS), 1, b
#define T4INPPS2                         BANKMASK(T4INPPS), 2, b
#define T4INPPS3                         BANKMASK(T4INPPS), 3, b
#define T4INPPS4                         BANKMASK(T4INPPS), 4, b
#define T4MODE0                          BANKMASK(T4HLT), 0, b
#define T4MODE1                          BANKMASK(T4HLT), 1, b
#define T4MODE2                          BANKMASK(T4HLT), 2, b
#define T4MODE3                          BANKMASK(T4HLT), 3, b
#define T4MODE4                          BANKMASK(T4HLT), 4, b
#define T4ON                             BANKMASK(T4CON), 7, b
#define T4OUTPS0                         BANKMASK(T4CON), 0, b
#define T4OUTPS1                         BANKMASK(T4CON), 1, b
#define T4OUTPS2                         BANKMASK(T4CON), 2, b
#define T4OUTPS3                         BANKMASK(T4CON), 3, b
#define T4PSYNC                          BANKMASK(T4HLT), 7, b
#define T4RSEL0                          BANKMASK(T4RST), 0, b
#define T4RSEL1                          BANKMASK(T4RST), 1, b
#define T4RSEL2                          BANKMASK(T4RST), 2, b
#define T4RSEL3                          BANKMASK(T4RST), 3, b
#define T4RSEL4                          BANKMASK(T4RST), 4, b
#define T4RSEL5                          BANKMASK(T4RST), 5, b
#define T4RSEL6                          BANKMASK(T4RST), 6, b
#define T5CKIPPS0                        BANKMASK(T5CKIPPS), 0, b
#define T5CKIPPS1                        BANKMASK(T5CKIPPS), 1, b
#define T5CKIPPS2                        BANKMASK(T5CKIPPS), 2, b
#define T5CKIPPS3                        BANKMASK(T5CKIPPS), 3, b
#define T5CKIPPS4                        BANKMASK(T5CKIPPS), 4, b
#define T5CKIPPS5                        BANKMASK(T5CKIPPS), 5, b
#define T5CKPS0                          BANKMASK(T5CON), 4, b
#define T5CKPS1                          BANKMASK(T5CON), 5, b
#define T5CS0                            BANKMASK(T5CLK), 0, b
#define T5CS1                            BANKMASK(T5CLK), 1, b
#define T5CS2                            BANKMASK(T5CLK), 2, b
#define T5CS3                            BANKMASK(T5CLK), 3, b
#define T5CS4                            BANKMASK(T5CLK), 4, b
#define T5GE                             BANKMASK(T5GCON), 7, b
#define T5GGO                            BANKMASK(T5GCON), 3, b
#define T5GPOL                           BANKMASK(T5GCON), 6, b
#define T5GPPS0                          BANKMASK(T5GPPS), 0, b
#define T5GPPS1                          BANKMASK(T5GPPS), 1, b
#define T5GPPS2                          BANKMASK(T5GPPS), 2, b
#define T5GPPS3                          BANKMASK(T5GPPS), 3, b
#define T5GPPS4                          BANKMASK(T5GPPS), 4, b
#define T5GSPM                           BANKMASK(T5GCON), 4, b
#define T5GSS0                           BANKMASK(T5GATE), 0, b
#define T5GSS1                           BANKMASK(T5GATE), 1, b
#define T5GSS2                           BANKMASK(T5GATE), 2, b
#define T5GSS3                           BANKMASK(T5GATE), 3, b
#define T5GSS4                           BANKMASK(T5GATE), 4, b
#define T5GSS5                           BANKMASK(T5GATE), 5, b
#define T5GTM                            BANKMASK(T5GCON), 5, b
#define T5GVAL                           BANKMASK(T5GCON), 2, b
#define T5RD16                           BANKMASK(T5CON), 1, b
#define T6CKPOL                          BANKMASK(T6HLT), 6, b
#define T6CKPS0                          BANKMASK(T6CON), 4, b
#define T6CKPS1                          BANKMASK(T6CON), 5, b
#define T6CKPS2                          BANKMASK(T6CON), 6, b
#define T6CKSYNC                         BANKMASK(T6HLT), 5, b
#define T6CS0                            BANKMASK(T6CLKCON), 0, b
#define T6CS1                            BANKMASK(T6CLKCON), 1, b
#define T6CS2                            BANKMASK(T6CLKCON), 2, b
#define T6CS3                            BANKMASK(T6CLKCON), 3, b
#define T6CS4                            BANKMASK(T6CLKCON), 4, b
#define T6CS5                            BANKMASK(T6CLKCON), 5, b
#define T6INPPS0                         BANKMASK(T6INPPS), 0, b
#define T6INPPS1                         BANKMASK(T6INPPS), 1, b
#define T6INPPS2                         BANKMASK(T6INPPS), 2, b
#define T6INPPS3                         BANKMASK(T6INPPS), 3, b
#define T6INPPS4                         BANKMASK(T6INPPS), 4, b
#define T6MODE0                          BANKMASK(T6HLT), 0, b
#define T6MODE1                          BANKMASK(T6HLT), 1, b
#define T6MODE2                          BANKMASK(T6HLT), 2, b
#define T6MODE3                          BANKMASK(T6HLT), 3, b
#define T6MODE4                          BANKMASK(T6HLT), 4, b
#define T6ON                             BANKMASK(T6CON), 7, b
#define T6OUTPS0                         BANKMASK(T6CON), 0, b
#define T6OUTPS1                         BANKMASK(T6CON), 1, b
#define T6OUTPS2                         BANKMASK(T6CON), 2, b
#define T6OUTPS3                         BANKMASK(T6CON), 3, b
#define T6PSYNC                          BANKMASK(T6HLT), 7, b
#define T6RSEL0                          BANKMASK(T6RST), 0, b
#define T6RSEL1                          BANKMASK(T6RST), 1, b
#define T6RSEL2                          BANKMASK(T6RST), 2, b
#define T6RSEL3                          BANKMASK(T6RST), 3, b
#define T6RSEL4                          BANKMASK(T6RST), 4, b
#define T6RSEL5                          BANKMASK(T6RST), 5, b
#define T6RSEL6                          BANKMASK(T6RST), 6, b
#define TMD0                             BANKMASK(ADCON3), 0, b
#define TMD1                             BANKMASK(ADCON3), 1, b
#define TMD2                             BANKMASK(ADCON3), 2, b
#define TMR0H0                           BANKMASK(TMR0H), 0, b
#define TMR0H1                           BANKMASK(TMR0H), 1, b
#define TMR0H2                           BANKMASK(TMR0H), 2, b
#define TMR0H3                           BANKMASK(TMR0H), 3, b
#define TMR0H4                           BANKMASK(TMR0H), 4, b
#define TMR0H5                           BANKMASK(TMR0H), 5, b
#define TMR0H6                           BANKMASK(TMR0H), 6, b
#define TMR0H7                           BANKMASK(TMR0H), 7, b
#define TMR0IE                           BANKMASK(PIE3), 7, a
#define TMR0IF                           BANKMASK(PIR3), 7, a
#define TMR0IP                           BANKMASK(IPR3), 7, b
#define TMR0L0                           BANKMASK(TMR0L), 0, b
#define TMR0L1                           BANKMASK(TMR0L), 1, b
#define TMR0L2                           BANKMASK(TMR0L), 2, b
#define TMR0L3                           BANKMASK(TMR0L), 3, b
#define TMR0L4                           BANKMASK(TMR0L), 4, b
#define TMR0L5                           BANKMASK(TMR0L), 5, b
#define TMR0L6                           BANKMASK(TMR0L), 6, b
#define TMR0L7                           BANKMASK(TMR0L), 7, b
#define TMR0MD                           BANKMASK(PMD1), 0, b
#define TMR1GIE                          BANKMASK(PIE3), 5, a
#define TMR1GIF                          BANKMASK(PIR3), 5, a
#define TMR1GIP                          BANKMASK(IPR3), 5, b
#define TMR1H0                           BANKMASK(TMR1H), 0, b
#define TMR1H1                           BANKMASK(TMR1H), 1, b
#define TMR1H2                           BANKMASK(TMR1H), 2, b
#define TMR1H3                           BANKMASK(TMR1H), 3, b
#define TMR1H4                           BANKMASK(TMR1H), 4, b
#define TMR1H5                           BANKMASK(TMR1H), 5, b
#define TMR1H6                           BANKMASK(TMR1H), 6, b
#define TMR1H7                           BANKMASK(TMR1H), 7, b
#define TMR1IE                           BANKMASK(PIE3), 4, a
#define TMR1IF                           BANKMASK(PIR3), 4, a
#define TMR1IP                           BANKMASK(IPR3), 4, b
#define TMR1L0                           BANKMASK(TMR1L), 0, b
#define TMR1L1                           BANKMASK(TMR1L), 1, b
#define TMR1L2                           BANKMASK(TMR1L), 2, b
#define TMR1L3                           BANKMASK(TMR1L), 3, b
#define TMR1L4                           BANKMASK(TMR1L), 4, b
#define TMR1L5                           BANKMASK(TMR1L), 5, b
#define TMR1L6                           BANKMASK(TMR1L), 6, b
#define TMR1L7                           BANKMASK(TMR1L), 7, b
#define TMR1MD                           BANKMASK(PMD1), 1, b
#define TMR1ON                           BANKMASK(T1CON), 0, b
#define TMR2IE                           BANKMASK(PIE3), 3, a
#define TMR2IF                           BANKMASK(PIR3), 3, a
#define TMR2IP                           BANKMASK(IPR3), 3, b
#define TMR2MD                           BANKMASK(PMD1), 2, b
#define TMR2ON                           BANKMASK(T2CON), 7, b
#define TMR3GIE                          BANKMASK(PIE5), 5, a
#define TMR3GIF                          BANKMASK(PIR5), 5, a
#define TMR3GIP                          BANKMASK(IPR5), 5, b
#define TMR3H0                           BANKMASK(TMR3H), 0, b
#define TMR3H1                           BANKMASK(TMR3H), 1, b
#define TMR3H2                           BANKMASK(TMR3H), 2, b
#define TMR3H3                           BANKMASK(TMR3H), 3, b
#define TMR3H4                           BANKMASK(TMR3H), 4, b
#define TMR3H5                           BANKMASK(TMR3H), 5, b
#define TMR3H6                           BANKMASK(TMR3H), 6, b
#define TMR3H7                           BANKMASK(TMR3H), 7, b
#define TMR3IE                           BANKMASK(PIE5), 4, a
#define TMR3IF                           BANKMASK(PIR5), 4, a
#define TMR3IP                           BANKMASK(IPR5), 4, b
#define TMR3L0                           BANKMASK(TMR3L), 0, b
#define TMR3L1                           BANKMASK(TMR3L), 1, b
#define TMR3L2                           BANKMASK(TMR3L), 2, b
#define TMR3L3                           BANKMASK(TMR3L), 3, b
#define TMR3L4                           BANKMASK(TMR3L), 4, b
#define TMR3L5                           BANKMASK(TMR3L), 5, b
#define TMR3L6                           BANKMASK(TMR3L), 6, b
#define TMR3L7                           BANKMASK(TMR3L), 7, b
#define TMR3MD                           BANKMASK(PMD1), 3, b
#define TMR3ON                           BANKMASK(T3CON), 0, b
#define TMR4IE                           BANKMASK(PIE11), 3, a
#define TMR4IF                           BANKMASK(PIR11), 3, a
#define TMR4IP                           BANKMASK(IPR11), 3, b
#define TMR4MD                           BANKMASK(PMD1), 4, b
#define TMR4ON                           BANKMASK(T4CON), 7, b
#define TMR5GIE                          BANKMASK(PIE8), 5, a
#define TMR5GIF                          BANKMASK(PIR8), 5, a
#define TMR5GIP                          BANKMASK(IPR8), 5, b
#define TMR5H0                           BANKMASK(TMR5H), 0, b
#define TMR5H1                           BANKMASK(TMR5H), 1, b
#define TMR5H2                           BANKMASK(TMR5H), 2, b
#define TMR5H3                           BANKMASK(TMR5H), 3, b
#define TMR5H4                           BANKMASK(TMR5H), 4, b
#define TMR5H5                           BANKMASK(TMR5H), 5, b
#define TMR5H6                           BANKMASK(TMR5H), 6, b
#define TMR5H7                           BANKMASK(TMR5H), 7, b
#define TMR5IE                           BANKMASK(PIE8), 4, a
#define TMR5IF                           BANKMASK(PIR8), 4, a
#define TMR5IP                           BANKMASK(IPR8), 4, b
#define TMR5L0                           BANKMASK(TMR5L), 0, b
#define TMR5L1                           BANKMASK(TMR5L), 1, b
#define TMR5L2                           BANKMASK(TMR5L), 2, b
#define TMR5L3                           BANKMASK(TMR5L), 3, b
#define TMR5L4                           BANKMASK(TMR5L), 4, b
#define TMR5L5                           BANKMASK(TMR5L), 5, b
#define TMR5L6                           BANKMASK(TMR5L), 6, b
#define TMR5L7                           BANKMASK(TMR5L), 7, b
#define TMR5MD                           BANKMASK(PMD1), 5, b
#define TMR5ON                           BANKMASK(T5CON), 0, b
#define TMR6IE                           BANKMASK(PIE15), 3, a
#define TMR6IF                           BANKMASK(PIR15), 3, a
#define TMR6IP                           BANKMASK(IPR15), 3, b
#define TMR6MD                           BANKMASK(PMD1), 6, b
#define TMR6ON                           BANKMASK(T6CON), 7, b
#define TRIGEN                           BANKMASK(SCANCON0), 6, b
#define TRISA0                           BANKMASK(TRISA), 0, a
#define TRISA1                           BANKMASK(TRISA), 1, a
#define TRISA2                           BANKMASK(TRISA), 2, a
#define TRISA3                           BANKMASK(TRISA), 3, a
#define TRISA4                           BANKMASK(TRISA), 4, a
#define TRISA5                           BANKMASK(TRISA), 5, a
#define TRISA6                           BANKMASK(TRISA), 6, a
#define TRISA7                           BANKMASK(TRISA), 7, a
#define TRISB0                           BANKMASK(TRISB), 0, a
#define TRISB1                           BANKMASK(TRISB), 1, a
#define TRISB2                           BANKMASK(TRISB), 2, a
#define TRISB3                           BANKMASK(TRISB), 3, a
#define TRISB4                           BANKMASK(TRISB), 4, a
#define TRISB5                           BANKMASK(TRISB), 5, a
#define TRISB6                           BANKMASK(TRISB), 6, a
#define TRISB7                           BANKMASK(TRISB), 7, a
#define TRISC0                           BANKMASK(TRISC), 0, a
#define TRISC1                           BANKMASK(TRISC), 1, a
#define TRISC2                           BANKMASK(TRISC), 2, a
#define TRISC3                           BANKMASK(TRISC), 3, a
#define TRISC4                           BANKMASK(TRISC), 4, a
#define TRISC5                           BANKMASK(TRISC), 5, a
#define TRISC6                           BANKMASK(TRISC), 6, a
#define TRISC7                           BANKMASK(TRISC), 7, a
#define TRISD0                           BANKMASK(TRISD), 0, a
#define TRISD1                           BANKMASK(TRISD), 1, a
#define TRISD2                           BANKMASK(TRISD), 2, a
#define TRISD3                           BANKMASK(TRISD), 3, a
#define TRISD4                           BANKMASK(TRISD), 4, a
#define TRISD5                           BANKMASK(TRISD), 5, a
#define TRISD6                           BANKMASK(TRISD), 6, a
#define TRISD7                           BANKMASK(TRISD), 7, a
#define TRISE0                           BANKMASK(TRISE), 0, a
#define TRISE1                           BANKMASK(TRISE), 1, a
#define TRISE2                           BANKMASK(TRISE), 2, a
#define TRISF0                           BANKMASK(TRISF), 0, a
#define TRISF1                           BANKMASK(TRISF), 1, a
#define TRISF2                           BANKMASK(TRISF), 2, a
#define TRISF3                           BANKMASK(TRISF), 3, a
#define TRISF4                           BANKMASK(TRISF), 4, a
#define TRISF5                           BANKMASK(TRISF), 5, a
#define TRISF6                           BANKMASK(TRISF), 6, a
#define TRISF7                           BANKMASK(TRISF), 7, a
#define TS                               BANKMASK(SMT1STAT), 2, b
#define TSEL0                            BANKMASK(SCANTRIG), 0, b
#define TSEL1                            BANKMASK(SCANTRIG), 1, b
#define TSEL2                            BANKMASK(SCANTRIG), 2, b
#define TSEL3                            BANKMASK(SCANTRIG), 3, b
#define TSEL4                            BANKMASK(SCANTRIG), 4, b
#define TSEN                             BANKMASK(FVRCON), 5, b
#define TSRNG                            BANKMASK(FVRCON), 4, b
#define TUN0                             BANKMASK(OSCTUNE), 0, b
#define TUN1                             BANKMASK(OSCTUNE), 1, b
#define TUN2                             BANKMASK(OSCTUNE), 2, b
#define TUN3                             BANKMASK(OSCTUNE), 3, b
#define TUN4                             BANKMASK(OSCTUNE), 4, b
#define TUN5                             BANKMASK(OSCTUNE), 5, b
#define TXU                              BANKMASK(I2C1CON1), 1, b
#define U1ABDEN                          BANKMASK(U1CON0), 6, b
#define U1ABDIE                          BANKMASK(U1UIR), 2, b
#define U1ABDIF                          BANKMASK(U1UIR), 6, b
#define U1ABDOVE                         BANKMASK(U1ERRIE), 5, b
#define U1ABDOVF                         BANKMASK(U1ERRIR), 5, b
#define U1BRGS                           BANKMASK(U1CON0), 7, b
#define U1BRKOVR                         BANKMASK(U1CON1), 1, b
#define U1C0EN                           BANKMASK(U1CON2), 3, b
#define U1CERIE                          BANKMASK(U1ERRIE), 4, b
#define U1CERIF                          BANKMASK(U1ERRIR), 4, b
#define U1CTSPPS0                        BANKMASK(U1CTSPPS), 0, b
#define U1CTSPPS1                        BANKMASK(U1CTSPPS), 1, b
#define U1CTSPPS2                        BANKMASK(U1CTSPPS), 2, b
#define U1CTSPPS3                        BANKMASK(U1CTSPPS), 3, b
#define U1CTSPPS4                        BANKMASK(U1CTSPPS), 4, b
#define U1CTSPPS5                        BANKMASK(U1CTSPPS), 5, b
#define U1EIE                            BANKMASK(PIE4), 2, a
#define U1EIF                            BANKMASK(PIR4), 2, a
#define U1EIP                            BANKMASK(IPR4), 2, b
#define U1FERIE                          BANKMASK(U1ERRIE), 3, b
#define U1FERIF                          BANKMASK(U1ERRIR), 3, b
#define U1FLO0                           BANKMASK(U1CON2), 0, b
#define U1FLO1                           BANKMASK(U1CON2), 1, b
#define U1IE                             BANKMASK(PIE4), 3, a
#define U1IF                             BANKMASK(PIR4), 3, a
#define U1IP                             BANKMASK(IPR4), 3, b
#define U1MD                             BANKMASK(PMD6), 3, b
#define U1MODE0                          BANKMASK(U1CON0), 0, b
#define U1MODE1                          BANKMASK(U1CON0), 1, b
#define U1MODE2                          BANKMASK(U1CON0), 2, b
#define U1MODE3                          BANKMASK(U1CON0), 3, b
#define U1ON                             BANKMASK(U1CON1), 7, b
#define U1PERIE                          BANKMASK(U1ERRIE), 6, b
#define U1PERIF                          BANKMASK(U1ERRIR), 6, b
#define U1RCIDL                          BANKMASK(U1FIFO), 3, b
#define U1RUNOVF                         BANKMASK(U1CON2), 7, b
#define U1RXBE                           BANKMASK(U1FIFO), 1, b
#define U1RXBF                           BANKMASK(U1FIFO), 0, b
#define U1RXBIMD                         BANKMASK(U1CON1), 3, b
#define U1RXBKIE                         BANKMASK(U1ERRIE), 2, b
#define U1RXBKIF                         BANKMASK(U1ERRIR), 2, b
#define U1RXEN                           BANKMASK(U1CON0), 4, b
#define U1RXFOIE                         BANKMASK(U1ERRIE), 1, b
#define U1RXFOIF                         BANKMASK(U1ERRIR), 1, b
#define U1RXIDL                          BANKMASK(U1FIFO), 3, b
#define U1RXIE                           BANKMASK(PIE4), 0, a
#define U1RXIF                           BANKMASK(PIR4), 0, a
#define U1RXIP                           BANKMASK(IPR4), 0, b
#define U1RXPOL                          BANKMASK(U1CON2), 6, b
#define U1RXPPS0                         BANKMASK(U1RXPPS), 0, b
#define U1RXPPS1                         BANKMASK(U1RXPPS), 1, b
#define U1RXPPS2                         BANKMASK(U1RXPPS), 2, b
#define U1RXPPS3                         BANKMASK(U1RXPPS), 3, b
#define U1RXPPS4                         BANKMASK(U1RXPPS), 4, b
#define U1RXPPS5                         BANKMASK(U1RXPPS), 5, b
#define U1SENDB                          BANKMASK(U1CON1), 0, b
#define U1STP0                           BANKMASK(U1CON2), 4, b
#define U1STP1                           BANKMASK(U1CON2), 5, b
#define U1STPMD                          BANKMASK(U1FIFO), 6, b
#define U1TXBE                           BANKMASK(U1FIFO), 5, b
#define U1TXBF                           BANKMASK(U1FIFO), 4, b
#define U1TXCIE                          BANKMASK(U1ERRIE), 0, b
#define U1TXCIF                          BANKMASK(U1ERRIR), 0, b
#define U1TXEN                           BANKMASK(U1CON0), 5, b
#define U1TXIE                           BANKMASK(PIE4), 1, a
#define U1TXIF                           BANKMASK(PIR4), 1, a
#define U1TXIP                           BANKMASK(IPR4), 1, b
#define U1TXMTIE                         BANKMASK(U1ERRIE), 7, b
#define U1TXMTIF                         BANKMASK(U1ERRIR), 7, b
#define U1TXPOL                          BANKMASK(U1CON2), 2, b
#define U1TXWRE                          BANKMASK(U1FIFO), 7, b
#define U1WUE                            BANKMASK(U1CON1), 4, b
#define U1WUIF                           BANKMASK(U1UIR), 7, b
#define U1XON                            BANKMASK(U1FIFO), 2, b
#define U2ABDEN                          BANKMASK(U2CON0), 6, b
#define U2ABDIE                          BANKMASK(U2UIR), 2, b
#define U2ABDIF                          BANKMASK(U2UIR), 6, b
#define U2ABDOVE                         BANKMASK(U2ERRIE), 5, b
#define U2ABDOVF                         BANKMASK(U2ERRIR), 5, b
#define U2BRGS                           BANKMASK(U2CON0), 7, b
#define U2BRKOVR                         BANKMASK(U2CON1), 1, b
#define U2CERIE                          BANKMASK(U2ERRIE), 4, b
#define U2CERIF                          BANKMASK(U2ERRIR), 4, b
#define U2CTSPPS0                        BANKMASK(U2CTSPPS), 0, b
#define U2CTSPPS1                        BANKMASK(U2CTSPPS), 1, b
#define U2CTSPPS2                        BANKMASK(U2CTSPPS), 2, b
#define U2CTSPPS3                        BANKMASK(U2CTSPPS), 3, b
#define U2CTSPPS4                        BANKMASK(U2CTSPPS), 4, b
#define U2EIE                            BANKMASK(PIE8), 2, a
#define U2EIF                            BANKMASK(PIR8), 2, a
#define U2EIP                            BANKMASK(IPR8), 2, b
#define U2FERIE                          BANKMASK(U2ERRIE), 3, b
#define U2FERIF                          BANKMASK(U2ERRIR), 3, b
#define U2FLO0                           BANKMASK(U2CON2), 0, b
#define U2FLO1                           BANKMASK(U2CON2), 1, b
#define U2IE                             BANKMASK(PIE8), 3, a
#define U2IF                             BANKMASK(PIR8), 3, a
#define U2IP                             BANKMASK(IPR8), 3, b
#define U2MD                             BANKMASK(PMD6), 4, b
#define U2MODE0                          BANKMASK(U2CON0), 0, b
#define U2MODE1                          BANKMASK(U2CON0), 1, b
#define U2MODE2                          BANKMASK(U2CON0), 2, b
#define U2ON                             BANKMASK(U2CON1), 7, b
#define U2PERIE                          BANKMASK(U2ERRIE), 6, b
#define U2PERIF                          BANKMASK(U2ERRIR), 6, b
#define U2RCIDL                          BANKMASK(U2FIFO), 3, b
#define U2RUNOVF                         BANKMASK(U2CON2), 7, b
#define U2RXBE                           BANKMASK(U2FIFO), 1, b
#define U2RXBF                           BANKMASK(U2FIFO), 0, b
#define U2RXBIMD                         BANKMASK(U2CON1), 3, b
#define U2RXBKIE                         BANKMASK(U2ERRIE), 2, b
#define U2RXBKIF                         BANKMASK(U2ERRIR), 2, b
#define U2RXEN                           BANKMASK(U2CON0), 4, b
#define U2RXFOIE                         BANKMASK(U2ERRIE), 1, b
#define U2RXFOIF                         BANKMASK(U2ERRIR), 1, b
#define U2RXIDL                          BANKMASK(U2FIFO), 3, b
#define U2RXIE                           BANKMASK(PIE8), 0, a
#define U2RXIF                           BANKMASK(PIR8), 0, a
#define U2RXIP                           BANKMASK(IPR8), 0, b
#define U2RXPOL                          BANKMASK(U2CON2), 6, b
#define U2RXPPS0                         BANKMASK(U2RXPPS), 0, b
#define U2RXPPS1                         BANKMASK(U2RXPPS), 1, b
#define U2RXPPS2                         BANKMASK(U2RXPPS), 2, b
#define U2RXPPS3                         BANKMASK(U2RXPPS), 3, b
#define U2RXPPS4                         BANKMASK(U2RXPPS), 4, b
#define U2SENDB                          BANKMASK(U2CON1), 0, b
#define U2STP0                           BANKMASK(U2CON2), 4, b
#define U2STP1                           BANKMASK(U2CON2), 5, b
#define U2STPMD                          BANKMASK(U2FIFO), 6, b
#define U2TXBE                           BANKMASK(U2FIFO), 5, b
#define U2TXBF                           BANKMASK(U2FIFO), 4, b
#define U2TXCIE                          BANKMASK(U2ERRIE), 0, b
#define U2TXCIF                          BANKMASK(U2ERRIR), 0, b
#define U2TXEN                           BANKMASK(U2CON0), 5, b
#define U2TXIE                           BANKMASK(PIE8), 1, a
#define U2TXIF                           BANKMASK(PIR8), 1, a
#define U2TXIP                           BANKMASK(IPR8), 1, b
#define U2TXMTIE                         BANKMASK(U2ERRIE), 7, b
#define U2TXMTIF                         BANKMASK(U2ERRIR), 7, b
#define U2TXPOL                          BANKMASK(U2CON2), 2, b
#define U2TXWRE                          BANKMASK(U2FIFO), 7, b
#define U2WUE                            BANKMASK(U2CON1), 4, b
#define U2WUIF                           BANKMASK(U2UIR), 7, b
#define U2XON                            BANKMASK(U2FIFO), 2, b
#define U3ABDEN                          BANKMASK(U3CON0), 6, b
#define U3ABDIE                          BANKMASK(U3UIR), 2, b
#define U3ABDIF                          BANKMASK(U3UIR), 6, b
#define U3ABDOVE                         BANKMASK(U3ERRIE), 5, b
#define U3ABDOVF                         BANKMASK(U3ERRIR), 5, b
#define U3BRGS                           BANKMASK(U3CON0), 7, b
#define U3BRKOVR                         BANKMASK(U3CON1), 1, b
#define U3CERIE                          BANKMASK(U3ERRIE), 4, b
#define U3CERIF                          BANKMASK(U3ERRIR), 4, b
#define U3CTSPPS0                        BANKMASK(U3CTSPPS), 0, b
#define U3CTSPPS1                        BANKMASK(U3CTSPPS), 1, b
#define U3CTSPPS2                        BANKMASK(U3CTSPPS), 2, b
#define U3CTSPPS3                        BANKMASK(U3CTSPPS), 3, b
#define U3CTSPPS4                        BANKMASK(U3CTSPPS), 4, b
#define U3CTSPPS5                        BANKMASK(U3CTSPPS), 5, b
#define U3EIE                            BANKMASK(PIE9), 2, a
#define U3EIF                            BANKMASK(PIR9), 2, a
#define U3EIP                            BANKMASK(IPR9), 2, b
#define U3FERIE                          BANKMASK(U3ERRIE), 3, b
#define U3FERIF                          BANKMASK(U3ERRIR), 3, b
#define U3FLO0                           BANKMASK(U3CON2), 0, b
#define U3FLO1                           BANKMASK(U3CON2), 1, b
#define U3IE                             BANKMASK(PIE9), 3, a
#define U3IF                             BANKMASK(PIR9), 3, a
#define U3IP                             BANKMASK(IPR9), 3, b
#define U3MD                             BANKMASK(PMD6), 5, b
#define U3MODE0                          BANKMASK(U3CON0), 0, b
#define U3MODE1                          BANKMASK(U3CON0), 1, b
#define U3MODE2                          BANKMASK(U3CON0), 2, b
#define U3ON                             BANKMASK(U3CON1), 7, b
#define U3PERIE                          BANKMASK(U3ERRIE), 6, b
#define U3PERIF                          BANKMASK(U3ERRIR), 6, b
#define U3RCIDL                          BANKMASK(U3FIFO), 3, b
#define U3RUNOVF                         BANKMASK(U3CON2), 7, b
#define U3RXBE                           BANKMASK(U3FIFO), 1, b
#define U3RXBF                           BANKMASK(U3FIFO), 0, b
#define U3RXBIMD                         BANKMASK(U3CON1), 3, b
#define U3RXBKIE                         BANKMASK(U3ERRIE), 2, b
#define U3RXBKIF                         BANKMASK(U3ERRIR), 2, b
#define U3RXEN                           BANKMASK(U3CON0), 4, b
#define U3RXFOIE                         BANKMASK(U3ERRIE), 1, b
#define U3RXFOIF                         BANKMASK(U3ERRIR), 1, b
#define U3RXIDL                          BANKMASK(U3FIFO), 3, b
#define U3RXIE                           BANKMASK(PIE9), 0, a
#define U3RXIF                           BANKMASK(PIR9), 0, a
#define U3RXIP                           BANKMASK(IPR9), 0, b
#define U3RXPOL                          BANKMASK(U3CON2), 6, b
#define U3RXPPS0                         BANKMASK(U3RXPPS), 0, b
#define U3RXPPS1                         BANKMASK(U3RXPPS), 1, b
#define U3RXPPS2                         BANKMASK(U3RXPPS), 2, b
#define U3RXPPS3                         BANKMASK(U3RXPPS), 3, b
#define U3RXPPS4                         BANKMASK(U3RXPPS), 4, b
#define U3RXPPS5                         BANKMASK(U3RXPPS), 5, b
#define U3SENDB                          BANKMASK(U3CON1), 0, b
#define U3STP0                           BANKMASK(U3CON2), 4, b
#define U3STP1                           BANKMASK(U3CON2), 5, b
#define U3STPMD                          BANKMASK(U3FIFO), 6, b
#define U3TXBE                           BANKMASK(U3FIFO), 5, b
#define U3TXBF                           BANKMASK(U3FIFO), 4, b
#define U3TXCIE                          BANKMASK(U3ERRIE), 0, b
#define U3TXCIF                          BANKMASK(U3ERRIR), 0, b
#define U3TXEN                           BANKMASK(U3CON0), 5, b
#define U3TXIE                           BANKMASK(PIE9), 1, a
#define U3TXIF                           BANKMASK(PIR9), 1, a
#define U3TXIP                           BANKMASK(IPR9), 1, b
#define U3TXMTIE                         BANKMASK(U3ERRIE), 7, b
#define U3TXMTIF                         BANKMASK(U3ERRIR), 7, b
#define U3TXPOL                          BANKMASK(U3CON2), 2, b
#define U3TXWRE                          BANKMASK(U3FIFO), 7, b
#define U3WUE                            BANKMASK(U3CON1), 4, b
#define U3WUIF                           BANKMASK(U3UIR), 7, b
#define U3XON                            BANKMASK(U3FIFO), 2, b
#define U4ABDEN                          BANKMASK(U4CON0), 6, b
#define U4ABDIE                          BANKMASK(U4UIR), 2, b
#define U4ABDIF                          BANKMASK(U4UIR), 6, b
#define U4ABDOVE                         BANKMASK(U4ERRIE), 5, b
#define U4ABDOVF                         BANKMASK(U4ERRIR), 5, b
#define U4BRGS                           BANKMASK(U4CON0), 7, b
#define U4BRKOVR                         BANKMASK(U4CON1), 1, b
#define U4CERIE                          BANKMASK(U4ERRIE), 4, b
#define U4CERIF                          BANKMASK(U4ERRIR), 4, b
#define U4CTSPPS0                        BANKMASK(U4CTSPPS), 0, b
#define U4CTSPPS1                        BANKMASK(U4CTSPPS), 1, b
#define U4CTSPPS2                        BANKMASK(U4CTSPPS), 2, b
#define U4CTSPPS3                        BANKMASK(U4CTSPPS), 3, b
#define U4CTSPPS4                        BANKMASK(U4CTSPPS), 4, b
#define U4EIE                            BANKMASK(PIE12), 2, a
#define U4EIF                            BANKMASK(PIR12), 2, a
#define U4EIP                            BANKMASK(IPR12), 2, b
#define U4FERIE                          BANKMASK(U4ERRIE), 3, b
#define U4FERIF                          BANKMASK(U4ERRIR), 3, b
#define U4FLO0                           BANKMASK(U4CON2), 0, b
#define U4FLO1                           BANKMASK(U4CON2), 1, b
#define U4IE                             BANKMASK(PIE12), 3, a
#define U4IF                             BANKMASK(PIR12), 3, a
#define U4IP                             BANKMASK(IPR12), 3, b
#define U4MD                             BANKMASK(PMD6), 6, b
#define U4MODE0                          BANKMASK(U4CON0), 0, b
#define U4MODE1                          BANKMASK(U4CON0), 1, b
#define U4MODE2                          BANKMASK(U4CON0), 2, b
#define U4ON                             BANKMASK(U4CON1), 7, b
#define U4PERIE                          BANKMASK(U4ERRIE), 6, b
#define U4PERIF                          BANKMASK(U4ERRIR), 6, b
#define U4RCIDL                          BANKMASK(U4FIFO), 3, b
#define U4RUNOVF                         BANKMASK(U4CON2), 7, b
#define U4RXBE                           BANKMASK(U4FIFO), 1, b
#define U4RXBF                           BANKMASK(U4FIFO), 0, b
#define U4RXBIMD                         BANKMASK(U4CON1), 3, b
#define U4RXBKIE                         BANKMASK(U4ERRIE), 2, b
#define U4RXBKIF                         BANKMASK(U4ERRIR), 2, b
#define U4RXEN                           BANKMASK(U4CON0), 4, b
#define U4RXFOIE                         BANKMASK(U4ERRIE), 1, b
#define U4RXFOIF                         BANKMASK(U4ERRIR), 1, b
#define U4RXIDL                          BANKMASK(U4FIFO), 3, b
#define U4RXIE                           BANKMASK(PIE12), 0, a
#define U4RXIF                           BANKMASK(PIR12), 0, a
#define U4RXIP                           BANKMASK(IPR12), 0, b
#define U4RXPOL                          BANKMASK(U4CON2), 6, b
#define U4RXPPS0                         BANKMASK(U4RXPPS), 0, b
#define U4RXPPS1                         BANKMASK(U4RXPPS), 1, b
#define U4RXPPS2                         BANKMASK(U4RXPPS), 2, b
#define U4RXPPS3                         BANKMASK(U4RXPPS), 3, b
#define U4RXPPS4                         BANKMASK(U4RXPPS), 4, b
#define U4SENDB                          BANKMASK(U4CON1), 0, b
#define U4STP0                           BANKMASK(U4CON2), 4, b
#define U4STP1                           BANKMASK(U4CON2), 5, b
#define U4STPMD                          BANKMASK(U4FIFO), 6, b
#define U4TXBE                           BANKMASK(U4FIFO), 5, b
#define U4TXBF                           BANKMASK(U4FIFO), 4, b
#define U4TXCIE                          BANKMASK(U4ERRIE), 0, b
#define U4TXCIF                          BANKMASK(U4ERRIR), 0, b
#define U4TXEN                           BANKMASK(U4CON0), 5, b
#define U4TXIE                           BANKMASK(PIE12), 1, a
#define U4TXIF                           BANKMASK(PIR12), 1, a
#define U4TXIP                           BANKMASK(IPR12), 1, b
#define U4TXMTIE                         BANKMASK(U4ERRIE), 7, b
#define U4TXMTIF                         BANKMASK(U4ERRIR), 7, b
#define U4TXPOL                          BANKMASK(U4CON2), 2, b
#define U4TXWRE                          BANKMASK(U4FIFO), 7, b
#define U4WUE                            BANKMASK(U4CON1), 4, b
#define U4WUIF                           BANKMASK(U4UIR), 7, b
#define U4XON                            BANKMASK(U4FIFO), 2, b
#define U5ABDEN                          BANKMASK(U5CON0), 6, b
#define U5ABDIE                          BANKMASK(U5UIR), 2, b
#define U5ABDIF                          BANKMASK(U5UIR), 6, b
#define U5ABDOVE                         BANKMASK(U5ERRIE), 5, b
#define U5ABDOVF                         BANKMASK(U5ERRIR), 5, b
#define U5BRGS                           BANKMASK(U5CON0), 7, b
#define U5BRKOVR                         BANKMASK(U5CON1), 1, b
#define U5CERIE                          BANKMASK(U5ERRIE), 4, b
#define U5CERIF                          BANKMASK(U5ERRIR), 4, b
#define U5CTSPPS0                        BANKMASK(U5CTSPPS), 0, b
#define U5CTSPPS1                        BANKMASK(U5CTSPPS), 1, b
#define U5CTSPPS2                        BANKMASK(U5CTSPPS), 2, b
#define U5CTSPPS3                        BANKMASK(U5CTSPPS), 3, b
#define U5CTSPPS4                        BANKMASK(U5CTSPPS), 4, b
#define U5CTSPPS5                        BANKMASK(U5CTSPPS), 5, b
#define U5EIE                            BANKMASK(PIE13), 2, a
#define U5EIF                            BANKMASK(PIR13), 2, a
#define U5EIP                            BANKMASK(IPR13), 2, b
#define U5FERIE                          BANKMASK(U5ERRIE), 3, b
#define U5FERIF                          BANKMASK(U5ERRIR), 3, b
#define U5FLO0                           BANKMASK(U5CON2), 0, b
#define U5FLO1                           BANKMASK(U5CON2), 1, b
#define U5IE                             BANKMASK(PIE13), 3, a
#define U5IF                             BANKMASK(PIR13), 3, a
#define U5IP                             BANKMASK(IPR13), 3, b
#define U5MD                             BANKMASK(PMD6), 7, b
#define U5MODE0                          BANKMASK(U5CON0), 0, b
#define U5MODE1                          BANKMASK(U5CON0), 1, b
#define U5MODE2                          BANKMASK(U5CON0), 2, b
#define U5ON                             BANKMASK(U5CON1), 7, b
#define U5PERIE                          BANKMASK(U5ERRIE), 6, b
#define U5PERIF                          BANKMASK(U5ERRIR), 6, b
#define U5RCIDL                          BANKMASK(U5FIFO), 3, b
#define U5RUNOVF                         BANKMASK(U5CON2), 7, b
#define U5RXBE                           BANKMASK(U5FIFO), 1, b
#define U5RXBF                           BANKMASK(U5FIFO), 0, b
#define U5RXBIMD                         BANKMASK(U5CON1), 3, b
#define U5RXBKIE                         BANKMASK(U5ERRIE), 2, b
#define U5RXBKIF                         BANKMASK(U5ERRIR), 2, b
#define U5RXEN                           BANKMASK(U5CON0), 4, b
#define U5RXFOIE                         BANKMASK(U5ERRIE), 1, b
#define U5RXFOIF                         BANKMASK(U5ERRIR), 1, b
#define U5RXIDL                          BANKMASK(U5FIFO), 3, b
#define U5RXIE                           BANKMASK(PIE13), 0, a
#define U5RXIF                           BANKMASK(PIR13), 0, a
#define U5RXIP                           BANKMASK(IPR13), 0, b
#define U5RXPOL                          BANKMASK(U5CON2), 6, b
#define U5RXPPS0                         BANKMASK(U5RXPPS), 0, b
#define U5RXPPS1                         BANKMASK(U5RXPPS), 1, b
#define U5RXPPS2                         BANKMASK(U5RXPPS), 2, b
#define U5RXPPS3                         BANKMASK(U5RXPPS), 3, b
#define U5RXPPS4                         BANKMASK(U5RXPPS), 4, b
#define U5RXPPS5                         BANKMASK(U5RXPPS), 5, b
#define U5SENDB                          BANKMASK(U5CON1), 0, b
#define U5STP0                           BANKMASK(U5CON2), 4, b
#define U5STP1                           BANKMASK(U5CON2), 5, b
#define U5STPMD                          BANKMASK(U5FIFO), 6, b
#define U5TXBE                           BANKMASK(U5FIFO), 5, b
#define U5TXBF                           BANKMASK(U5FIFO), 4, b
#define U5TXCIE                          BANKMASK(U5ERRIE), 0, b
#define U5TXCIF                          BANKMASK(U5ERRIR), 0, b
#define U5TXEN                           BANKMASK(U5CON0), 5, b
#define U5TXIE                           BANKMASK(PIE13), 1, a
#define U5TXIF                           BANKMASK(PIR13), 1, a
#define U5TXIP                           BANKMASK(IPR13), 1, b
#define U5TXMTIE                         BANKMASK(U5ERRIE), 7, b
#define U5TXMTIF                         BANKMASK(U5ERRIR), 7, b
#define U5TXPOL                          BANKMASK(U5CON2), 2, b
#define U5TXWRE                          BANKMASK(U5FIFO), 7, b
#define U5WUE                            BANKMASK(U5CON1), 4, b
#define U5WUIF                           BANKMASK(U5UIR), 7, b
#define U5XON                            BANKMASK(U5FIFO), 2, b
#define UD                               BANKMASK(ACTCON), 6, b
#define UTH0                             BANKMASK(ADUTHL), 0, b
#define UTH1                             BANKMASK(ADUTHL), 1, b
#define UTH10                            BANKMASK(ADUTHH), 2, b
#define UTH11                            BANKMASK(ADUTHH), 3, b
#define UTH12                            BANKMASK(ADUTHH), 4, b
#define UTH13                            BANKMASK(ADUTHH), 5, b
#define UTH14                            BANKMASK(ADUTHH), 6, b
#define UTH15                            BANKMASK(ADUTHH), 7, b
#define UTH2                             BANKMASK(ADUTHL), 2, b
#define UTH3                             BANKMASK(ADUTHL), 3, b
#define UTH4                             BANKMASK(ADUTHL), 4, b
#define UTH5                             BANKMASK(ADUTHL), 5, b
#define UTH6                             BANKMASK(ADUTHL), 6, b
#define UTH7                             BANKMASK(ADUTHL), 7, b
#define UTH8                             BANKMASK(ADUTHH), 0, b
#define UTH9                             BANKMASK(ADUTHH), 1, b
#define UTHR                             BANKMASK(ADSTAT), 6, b
#define VREGPM0                          BANKMASK(VREGCON), 0, b
#define VREGPM1                          BANKMASK(VREGCON), 1, b
#define WDTCS0                           BANKMASK(WDTCON1), 4, b
#define WDTCS1                           BANKMASK(WDTCON1), 5, b
#define WDTCS2                           BANKMASK(WDTCON1), 6, b
#define WDTPS0                           BANKMASK(WDTCON0), 1, b
#define WDTPS1                           BANKMASK(WDTCON0), 2, b
#define WDTPS2                           BANKMASK(WDTCON0), 3, b
#define WDTPS3                           BANKMASK(WDTCON0), 4, b
#define WDTPS4                           BANKMASK(WDTCON0), 5, b
#define WDTPSCNT16                       BANKMASK(WDTTMR), 0, b
#define WDTPSCNT17                       BANKMASK(WDTTMR), 1, b
#define WDTSEN                           BANKMASK(WDTCON0), 0, b
#define WDTSTATE                         BANKMASK(WDTTMR), 2, b
#define WDTTMR0                          BANKMASK(WDTTMR), 3, b
#define WDTTMR1                          BANKMASK(WDTTMR), 4, b
#define WDTTMR2                          BANKMASK(WDTTMR), 5, b
#define WDTTMR3                          BANKMASK(WDTTMR), 6, b
#define WDTTMR4                          BANKMASK(WDTTMR), 7, b
#define WDTWINDOW0                       BANKMASK(WDTCON1), 0, b
#define WDTWINDOW1                       BANKMASK(WDTCON1), 1, b
#define WDTWINDOW2                       BANKMASK(WDTCON1), 2, b
#define WDTWV                            BANKMASK(PCON0), 5, a
#define WINDOW0                          BANKMASK(WDTCON1), 0, b
#define WINDOW1                          BANKMASK(WDTCON1), 1, b
#define WINDOW2                          BANKMASK(WDTCON1), 2, b
#define WPOL                             BANKMASK(SMT1CON0), 4, b
#define WPUA0                            BANKMASK(WPUA), 0, b
#define WPUA1                            BANKMASK(WPUA), 1, b
#define WPUA2                            BANKMASK(WPUA), 2, b
#define WPUA3                            BANKMASK(WPUA), 3, b
#define WPUA4                            BANKMASK(WPUA), 4, b
#define WPUA5                            BANKMASK(WPUA), 5, b
#define WPUA6                            BANKMASK(WPUA), 6, b
#define WPUA7                            BANKMASK(WPUA), 7, b
#define WPUB0                            BANKMASK(WPUB), 0, b
#define WPUB1                            BANKMASK(WPUB), 1, b
#define WPUB2                            BANKMASK(WPUB), 2, b
#define WPUB3                            BANKMASK(WPUB), 3, b
#define WPUB4                            BANKMASK(WPUB), 4, b
#define WPUB5                            BANKMASK(WPUB), 5, b
#define WPUB6                            BANKMASK(WPUB), 6, b
#define WPUB7                            BANKMASK(WPUB), 7, b
#define WPUC0                            BANKMASK(WPUC), 0, b
#define WPUC1                            BANKMASK(WPUC), 1, b
#define WPUC2                            BANKMASK(WPUC), 2, b
#define WPUC3                            BANKMASK(WPUC), 3, b
#define WPUC4                            BANKMASK(WPUC), 4, b
#define WPUC5                            BANKMASK(WPUC), 5, b
#define WPUC6                            BANKMASK(WPUC), 6, b
#define WPUC7                            BANKMASK(WPUC), 7, b
#define WPUD0                            BANKMASK(WPUD), 0, b
#define WPUD1                            BANKMASK(WPUD), 1, b
#define WPUD2                            BANKMASK(WPUD), 2, b
#define WPUD3                            BANKMASK(WPUD), 3, b
#define WPUD4                            BANKMASK(WPUD), 4, b
#define WPUD5                            BANKMASK(WPUD), 5, b
#define WPUD6                            BANKMASK(WPUD), 6, b
#define WPUD7                            BANKMASK(WPUD), 7, b
#define WPUE0                            BANKMASK(WPUE), 0, b
#define WPUE1                            BANKMASK(WPUE), 1, b
#define WPUE2                            BANKMASK(WPUE), 2, b
#define WPUE3                            BANKMASK(WPUE), 3, b
#define WPUF0                            BANKMASK(WPUF), 0, b
#define WPUF1                            BANKMASK(WPUF), 1, b
#define WPUF2                            BANKMASK(WPUF), 2, b
#define WPUF3                            BANKMASK(WPUF), 3, b
#define WPUF4                            BANKMASK(WPUF), 4, b
#define WPUF5                            BANKMASK(WPUF), 5, b
#define WPUF6                            BANKMASK(WPUF), 6, b
#define WPUF7                            BANKMASK(WPUF), 7, b
#define WR1IE                            BANKMASK(I2C1PIE), 4, b
#define WR1IF                            BANKMASK(I2C1PIR), 4, b
#define WRERR                            BANKMASK(NVMCON1), 7, b
#define WRIE                             BANKMASK(I2C1PIE), 4, b
#define WRIF                             BANKMASK(I2C1PIR), 4, b
#define WS                               BANKMASK(SMT1STAT), 1, b
#define WSEL0                            BANKMASK(SMT1WIN), 0, b
#define WSEL1                            BANKMASK(SMT1WIN), 1, b
#define WSEL2                            BANKMASK(SMT1WIN), 2, b
#define WSEL3                            BANKMASK(SMT1WIN), 3, b
#define WSEL4                            BANKMASK(SMT1WIN), 4, b
#define WSEL5                            BANKMASK(SMT1WIN), 5, b
#define X1                               BANKMASK(CRCXORL), 1, b
#define X10                              BANKMASK(CRCXORH), 2, b
#define X11                              BANKMASK(CRCXORH), 3, b
#define X12                              BANKMASK(CRCXORH), 4, b
#define X13                              BANKMASK(CRCXORH), 5, b
#define X14                              BANKMASK(CRCXORH), 6, b
#define X15                              BANKMASK(CRCXORH), 7, b
#define X2                               BANKMASK(CRCXORL), 2, b
#define X3                               BANKMASK(CRCXORL), 3, b
#define X4                               BANKMASK(CRCXORL), 4, b
#define X5                               BANKMASK(CRCXORL), 5, b
#define X6                               BANKMASK(CRCXORL), 6, b
#define X7                               BANKMASK(CRCXORL), 7, b
#define X8                               BANKMASK(CRCXORH), 0, b
#define X9                               BANKMASK(CRCXORH), 1, b
#define XIP                              BANKMASK(DMAnCON0), 0, b
#define ZCDIE                            BANKMASK(PIE1), 1, a
#define ZCDIF                            BANKMASK(PIR1), 1, a
#define ZCDINTN                          BANKMASK(ZCDCON), 0, b
#define ZCDINTP                          BANKMASK(ZCDCON), 1, b
#define ZCDIP                            BANKMASK(IPR1), 1, b
#define ZCDMD                            BANKMASK(PMD3), 0, b
#define ZCDOUT                           BANKMASK(ZCDCON), 5, b
#define ZCDPOL                           BANKMASK(ZCDCON), 4, b
#define ZCDSEN                           BANKMASK(ZCDCON), 7, b
#define nBOR                             BANKMASK(PCON0), 0, a
#define nDONE                            BANKMASK(NVMCON0), 0, b
#define nMEMV                            BANKMASK(PCON1), 1, a
#define nPOR                             BANKMASK(PCON0), 1, a
#define nRCM                             BANKMASK(PCON1), 0, a
#define nRI                              BANKMASK(PCON0), 2, a
#define nRMCLR                           BANKMASK(PCON0), 3, a
#define nRVREG                           BANKMASK(PCON1), 2, a
#define nRWDT                            BANKMASK(PCON0), 4, a
#define nWDTWV                           BANKMASK(PCON0), 5, a

/*
 * Device Psects
 */

#ifdef _XC_INC_

// Memory Spaces
#define SPACE_CODE   0
#define SPACE_DATA   1
#define SPACE_EEPROM 3

#if _COMMON_SIZE_
psect udata_acs,class=COMRAM,space=SPACE_DATA,noexec,lowdata
#endif
psect udata_bank5,class=BANK5,space=SPACE_DATA,noexec,lowdata
psect udata_bank6,class=BANK6,space=SPACE_DATA,noexec,lowdata
psect udata_bank7,class=BANK7,space=SPACE_DATA,noexec,lowdata
psect udata_bank8,class=BANK8,space=SPACE_DATA,noexec,lowdata
psect udata_bank9,class=BANK9,space=SPACE_DATA,noexec,lowdata
psect udata_bank10,class=BANK10,space=SPACE_DATA,noexec,lowdata
psect udata_bank11,class=BANK11,space=SPACE_DATA,noexec,lowdata
psect udata_bank12,class=BANK12,space=SPACE_DATA,noexec,lowdata
psect udata_bank13,class=BANK13,space=SPACE_DATA,noexec,lowdata
psect udata_bank14,class=BANK14,space=SPACE_DATA,noexec,lowdata
psect udata_bank15,class=BANK15,space=SPACE_DATA,noexec,lowdata
psect udata_bank16,class=BANK16,space=SPACE_DATA,noexec
psect udata_bank17,class=BANK17,space=SPACE_DATA,noexec
psect udata_bank18,class=BANK18,space=SPACE_DATA,noexec
psect udata_bank19,class=BANK19,space=SPACE_DATA,noexec
psect udata_bank20,class=BANK20,space=SPACE_DATA,noexec
psect udata,class=RAM,space=SPACE_DATA,noexec
psect code,class=CODE,space=SPACE_CODE,reloc=2
psect data,class=CONST,space=SPACE_CODE,reloc=2,noexec
psect edata,class=EEDATA,space=SPACE_EEPROM,delta=1,noexec

#endif // _XC_INC_

#endif // _PIC18F56Q43_INC_
