Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep 22 11:55:28 2023
| Host         : DESKTOP-CITRUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'fir_compiler_1'

1. Summary
----------

SUCCESS in the conversion of fir_compiler_1 (xilinx.com:ip:fir_compiler:7.2 (Rev. 15)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep 22 11:55:27 2023
| Host         : DESKTOP-CITRUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'fir_compiler_0'

1. Summary
----------

SUCCESS in the conversion of fir_compiler_0 (xilinx.com:ip:fir_compiler:7.2 (Rev. 15)) to Vivado generation flows.






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Sep 22 11:55:25 2023
| Host         : DESKTOP-CITRUS running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xczu9eg-ffvb1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'dds_compiler_0'

1. Summary
----------

SUCCESS in the conversion of dds_compiler_0 (xilinx.com:ip:dds_compiler:6.0 (Rev. 20)) to Vivado generation flows.

