verilog xil_defaultlib --include "../../../../project_1.srcs/sources_1/bd/AES_ECB_2/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/AES_ECB_2/ipshared/2d50/hdl" --include "../../../../project_1.srcs/sources_1/bd/AES_ECB_2/ip/AES_ECB_2_processing_system7_0_0" --include "../../../../project_1.srcs/sources_1/bd/AES_ECB_2/AES_IP_CORE/AES_IP_CORE/rtl/verilog" \
"../../../bd/AES_ECB_2/ip/AES_ECB_2_processing_system7_0_0/sim/AES_ECB_2_processing_system7_0_0.v" \
"../../../bd/AES_ECB_2/ipshared/4d18/hdl/AES_ECB_ENCRYPT_2_v1_0_S00_AXI.v" \
"../../../bd/AES_ECB_2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_cipher_top.v" \
"../../../bd/AES_ECB_2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_key_expand_128.v" \
"../../../bd/AES_ECB_2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_rcon.v" \
"../../../bd/AES_ECB_2/AES_IP_CORE/AES_IP_CORE/rtl/verilog/aes_sbox.v" \
"../../../bd/AES_ECB_2/ipshared/4d18/hdl/AES_ECB_ENCRYPT_2_v1_0.v" \
"../../../bd/AES_ECB_2/ip/AES_ECB_2_AES_ECB_ENCRYPT_2_0_0/sim/AES_ECB_2_AES_ECB_ENCRYPT_2_0_0.v" \
"../../../bd/AES_ECB_2/ip/AES_ECB_2_auto_pc_0/sim/AES_ECB_2_auto_pc_0.v" \
"../../../bd/AES_ECB_2/sim/AES_ECB_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
