
---------- Begin Simulation Statistics ----------
simSeconds                                   4.532810                       # Number of seconds simulated (Second)
simTicks                                 4532809856500                       # Number of ticks simulated (Tick)
finalTick                                4532809856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2792.63                       # Real time elapsed on the host (Second)
hostTickRate                               1623135377                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     839300                       # Number of bytes of host memory used (Byte)
simInsts                                   1944258002                       # Number of instructions simulated (Count)
simOps                                     4217770788                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   696211                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1510324                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                       9065619713                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               4.662759                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.214465                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts           1944260688                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             4217852326                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  4.662759                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.214465                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts         3522679069                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1133603064                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        468039726                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        17915333                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass      6688457      0.16%      0.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1174735455     27.85%     28.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      2772285      0.07%     28.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1186986      0.03%     28.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd    424718567     10.07%     38.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp       451584      0.01%     38.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt      1657936      0.04%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     38.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt       301056      0.01%     38.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         9088      0.00%     38.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     38.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      1532412      0.04%     38.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     38.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        20046      0.00%     38.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc    420931277      9.98%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     48.25% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift       456125      0.01%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     48.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd    840697421     19.93%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp     14611948      0.35%     68.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       302935      0.01%     68.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       150577      0.00%     68.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult    840673112     19.93%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     88.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     34795721      0.82%     89.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7537790      0.18%     89.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead    433244005     10.27%     99.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite     10377543      0.25%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   4217852326                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     69437192                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     68236464                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl      1200227                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     65734672                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      3702019                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       635590                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       635585                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      457924439                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         457924439                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     457924439                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        457924439                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     27973815                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        27973815                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     27973815                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       27973815                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 1149863297500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 1149863297500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 1149863297500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 1149863297500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    485898254                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     485898254                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    485898254                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    485898254                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.057571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.057571                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.057571                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.057571                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 41104.986842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 41104.986842                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 41104.986842                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 41104.986842                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1338194                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1338194                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     27973815                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     27973815                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     27973815                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     27973815                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 1121889482500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 1121889482500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 1121889482500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 1121889482500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.057571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.057571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.057571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.057571                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 40104.986842                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 40104.986842                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 40104.986842                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 40104.986842                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               27973309                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data         1248                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total         1248                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            6                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            6                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       378000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       378000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data         1254                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total         1254                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.004785                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.004785                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        63000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        63000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            6                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      1998000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      1998000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.004785                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.004785                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       333000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       333000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data         1254                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total         1254                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data         1254                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total         1254                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    441344953                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       441344953                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     26708170                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      26708170                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 1059545231500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 1059545231500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    468053123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    468053123                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.057062                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.057062                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 39671.202913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 39671.202913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     26708170                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     26708170                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 1032837061500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 1032837061500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.057062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.057062                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 38671.202913                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 38671.202913                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     16579486                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       16579486                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1265645                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1265645                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  90318066000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  90318066000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     17845131                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     17845131                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.070924                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.070924                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 71361.294834                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 71361.294834                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      1265645                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      1265645                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  89052421000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  89052421000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.070924                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.070924                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 70361.294834                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 70361.294834                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.993423                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            485900762                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           27973821                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.369839                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              146500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.993423                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          339                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          127                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         3915179917                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        3915179917                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns      1271175                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.002000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 9065619712.997999                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      485955059                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses   3522679069                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads     7434998994                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites    3510027199                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses   1133603064                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1767053260                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    535985844                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         485955059                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    633864271                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites      8129901                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts            1944260688                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps              4217852326                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.214465                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           69437192                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.007659                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst     2924280920                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total        2924280920                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst    2924280920                       # number of overall hits (Count)
system.cpu.icache.overallHits::total       2924280920                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        14058                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           14058                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        14058                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          14058                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    776890000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    776890000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    776890000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    776890000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst   2924294978                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total    2924294978                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst   2924294978                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total   2924294978                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000005                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000005                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 55263.195334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 55263.195334                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 55263.195334                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 55263.195334                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        13546                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             13546                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        14058                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        14058                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        14058                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        14058                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    762832000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    762832000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    762832000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    762832000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 54263.195334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 54263.195334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 54263.195334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 54263.195334                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  13546                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst   2924280920                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total      2924280920                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        14058                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         14058                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    776890000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    776890000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst   2924294978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total   2924294978                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000005                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 55263.195334                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 55263.195334                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        14058                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        14058                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    762832000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    762832000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 54263.195334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 54263.195334                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.993167                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs           2924294978                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              14058                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           208016.430360                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               72500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.993167                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999987                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          139                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          267                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses        23394373882                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses       23394373882                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses               468055850                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                17926246                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                    198491                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     29730                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses              2924295177                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2294                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   208                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                   4046                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data               14561591                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                  14565637                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                  4046                       # number of overall hits (Count)
system.l2.overallHits::cpu.data              14561591                       # number of overall hits (Count)
system.l2.overallHits::total                 14565637                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                10012                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data             13412230                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                13422242                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst               10012                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data            13412230                       # number of overall misses (Count)
system.l2.overallMisses::total               13422242                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       699018500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    927027576500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       927726595000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      699018500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   927027576500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      927726595000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              14058                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data           27973821                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total              27987879                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             14058                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data          27973821                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total             27987879                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.712192                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.479456                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.479573                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.712192                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.479456                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.479573                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 69818.068318                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 69118.079283                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    69118.601423                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69818.068318                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 69118.079283                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   69118.601423                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1251051                       # number of writebacks (Count)
system.l2.writebacks::total                   1251051                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst            10012                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data         13412230                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total            13422242                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           10012                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data        13412230                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total           13422242                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    598898500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 792905276500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   793504175000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    598898500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 792905276500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  793504175000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.712192                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.479456                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.479573                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.712192                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.479456                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.479573                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 59818.068318                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 59118.079283                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59118.601423                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59818.068318                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 59118.079283                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59118.601423                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                       13421992                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        66410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          66410                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst            4046                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               4046                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         10012                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            10012                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    699018500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    699018500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        14058                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          14058                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.712192                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.712192                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69818.068318                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69818.068318                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        10012                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        10012                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    598898500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    598898500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.712192                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.712192                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59818.068318                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59818.068318                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20287                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data          1245364                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1245364                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  86940646500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    86940646500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data        1265651                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1265651                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.983971                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.983971                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 69811.433846                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 69811.433846                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data      1245364                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1245364                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  74487006500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  74487006500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.983971                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.983971                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 59811.433846                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 59811.433846                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data       14541304                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total          14541304                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data     12166866                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total        12166866                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 840086930000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 840086930000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data     26708170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total      26708170                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.455548                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.455548                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69047.109584                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69047.109584                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data     12166866                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total     12166866                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 718418270000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 718418270000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.455548                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.455548                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 59047.109584                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 59047.109584                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        13546                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            13546                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        13546                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        13546                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1338194                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1338194                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1338194                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1338194                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.659747                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     55908324                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                   13426088                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       4.164156                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       62000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.511967                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         5.795521                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4087.352259                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.001415                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.997889                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999917                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  104                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  543                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3389                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   60                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                  461223960                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                 461223960                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1249969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     10012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples  13409037.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.010149685492                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        75004                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        75004                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState            42393985                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1174911                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                    13422242                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1251051                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                  13422242                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1251051                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   3193                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  1082                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6              13422242                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1251051                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                13418881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  24905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  24929                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  74970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  75006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  75005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  75006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  75006                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  75005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  75004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  75005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  75048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  75005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  75004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  75004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  75004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  75008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  75004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  75004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        75004                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     178.909885                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     35.398396                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    560.578267                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         69281     92.37%     92.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511          388      0.52%     92.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767          399      0.53%     93.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-1023           23      0.03%     93.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1279           36      0.05%     93.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1535           10      0.01%     93.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1791          914      1.22%     94.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-2047           70      0.09%     94.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2303         2120      2.83%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2559          684      0.91%     98.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2815          790      1.05%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2816-3071          162      0.22%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3327          106      0.14%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5375            6      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-7935            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8447            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8960-9215            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9471            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         75004                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        75004                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.664645                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.638658                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.942713                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            50089     66.78%     66.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               10      0.01%     66.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            24876     33.17%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               27      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         75004                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  204352                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               859023488                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             80067264                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              189512358.82267809                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              17663936.17530292                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  4532809781500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     308915.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       640768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    858178368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     79994560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 141362.205847030098                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 189325913.763927578926                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 17647896.676117721945                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst        10012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data     13412230                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1251051                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    187616556                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 242747897306                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 253054081527522                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     18739.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     18099.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 202273193.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       640768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    858382720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      859023488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       640768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       640768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     80067264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     80067264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst        10012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data     13412230                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total        13422242                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1251051                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1251051                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         141362                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      189370997                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         189512359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       141362                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        141362                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     17663936                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         17663936                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     17663936                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        141362                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     189370997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        207176295                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts             13419049                       # Number of NVM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1249915                       # Number of NVM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        52348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        52331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        52337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        52351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        52361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        52336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        52325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        52317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        52309                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        52307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        52334                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        52312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        52287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        52294                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        52314                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        53041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        53014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        52321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        52302                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        52328                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        52322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        52359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        52324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        52305                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        52336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        52325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        52341                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        52358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        52307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        52376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        52363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        52337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::32        53050                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::33        53437                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::34        53423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::35        53400                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::36        53426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::37        53418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::38        53406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::39        53396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::40        53402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::41        53411                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::42        53458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::43        53447                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::44        53425                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::45        53420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::46        53442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::47        53441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::48        53418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::49        53389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::50        53434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::51        52339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::52        51994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::53        51951                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::54        51963                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::55        51878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::56        51884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::57        51892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::58        51930                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::59        51897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::60        51856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::61        51856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::62        51889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::63        51837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::64        51912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::65        51900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::66        53331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::67        51896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::68        51895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::69        51891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::70        51968                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::71        51842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::72        51860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::73        51862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::74        51881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::75        51875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::76        51851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::77        51875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::78        51875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::79        51852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::80        53116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::81        53357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::82        53366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::83        53363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::84        52276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::85        51901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::86        51903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::87        51881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::88        51877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::89        51886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::90        51901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::91        51897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::92        52002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::93        51878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::94        51879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::95        51858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::96        51917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::97        51923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::98        51920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::99        51912                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::100        51922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::101        51956                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::102        51883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::103        51883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::104        51869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::105        51873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::106        51882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::107        51900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::108        51869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::109        51855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::110        51857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::111        51829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::112        52151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::113        52238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::114        52253                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::115        52291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::116        52017                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::117        51909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::118        51898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::119        51931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::120        51920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::121        51933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::122        51945                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::123        51923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::124        51923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::125        51943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::126        53053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::127        52298                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::128        52055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::129        52096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::130        52067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::131        52068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::132        52051                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::133        52071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::134        52075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::135        52300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::136        52039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::137        52058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::138        52105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::139        52070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::140        52287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::141        52121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::142        52040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::143        52041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::144        53319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::145        53790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::146        53750                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::147        53781                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::148        53745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::149        53783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::150        53724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::151        53731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::152        53686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::153        53740                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::154        54169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::155        55928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::156        53889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::157        53773                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::158        53790                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::159        53716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::160        53678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::161        53703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::162        53689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::163        52594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::164        52215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::165        52225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::166        52181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::167        52188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::168        52164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::169        52194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::170        52218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::171        52231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::172        52177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::173        52185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::174        52171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::175        52210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::176        52206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::177        52219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::178        52192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::179        52255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::180        52228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::181        52199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::182        52174                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::183        52191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::184        52191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::185        52184                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::186        52182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::187        52198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::188        52185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::189        52232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::190        52209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::191        52218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::192        52317                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::193        52347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::194        52320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::195        52310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::196        52290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::197        52301                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::198        52321                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::199        52306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::200        52316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::201        52337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::202        52360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::203        52360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::204        52333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::205        52358                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::206        52451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::207        52409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::208        52366                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::209        52393                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::210        52362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::211        52356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::212        52379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::213        52376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::214        52381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::215        52377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::216        52370                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::217        52379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::218        52394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::219        52402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::220        52356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::221        52372                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::222        52377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::223        52347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::224        52410                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::225        52401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::226        52397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::227        52409                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::228        52365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::229        52386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::230        52377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::231        52349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::232        52342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::233        52307                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::234        52318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::235        52333                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::236        52274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::237        52272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::238        52292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::239        52285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::240        52247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::241        52331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::242        52386                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::243        52278                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::244        52501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::245        52337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::246        52419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::247        52443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::248        52408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::249        52332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::250        52351                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::251        52303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::252        52290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::253        52285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::254        52296                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::255        52244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         4864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         4855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         4874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         4863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         4855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         4873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         4860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         4868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         4854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         4857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         4874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16         4877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17         4875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18         4873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19         4892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20         4883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21         4887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22         4881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23         4905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24         4886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25         4887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26         4884                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27         4898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28         4883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29         4888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30         4885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31         4899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::32         4855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::33         4848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::34         4848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::35         4863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::36         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::37         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::38         4859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::39         4876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::40         4852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::41         4845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::42         4848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::43         4865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::44         4846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::45         4849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::46         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::47         4875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::48         4860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::49         4860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::50         4864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::51         4873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::52         4869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::53         4858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::54         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::55         4863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::56         4837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::57         4837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::58         4830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::59         4845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::60         4826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::61         4823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::62         4825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::63         4837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::64         4847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::65         4846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::66         4852                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::67         4861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::68         4850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::69         4851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::70         4844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::71         4862                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::72         4840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::73         4841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::74         4845                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::75         4868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::76         4847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::77         4847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::78         4841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::79         4849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::80         4859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::81         4855                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::82         4861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::83         4882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::84         4859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::85         4861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::86         4866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::87         4882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::88         4857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::89         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::90         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::91         4867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::92         4859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::93         4857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::94         4851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::95         4863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::96         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::97         4848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::98         4850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::99         4863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::100         4849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::101         4851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::102         4847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::103         4861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::104         4841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::105         4841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::106         4837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::107         4854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::108         4835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::109         4831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::110         4835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::111         4847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::112         4866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::113         4858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::114         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::115         4880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::116         4858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::117         4851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::118         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::119         4868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::120         4867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::121         4866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::122         4870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::123         4875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::124         4861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::125         4872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::126         4878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::127         4888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::128         4922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::129         4940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::130         4926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::131         4941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::132         4924                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::133         4928                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::134         4936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::135         4952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::136         4931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::137         4936                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::138         4943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::139         4954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::140         4933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::141         4927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::142         4927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::143         4948                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::144         4905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::145         4897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::146         4899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::147         4916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::148         4895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::149         4901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::150         4896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::151         4892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::152         4864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::153         4863                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::154         5818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::155         6802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::156         5049                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::157         4876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::158         4876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::159         4871                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::160         4856                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::161         4865                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::162         4851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::163         4850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::164         4835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::165         4842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::166         4836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::167         4858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::168         4834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::169         4834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::170         4834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::171         4853                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::172         4840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::173         4841                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::174         4834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::175         4849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::176         4834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::177         4838                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::178         4834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::179         4859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::180         4826                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::181         4839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::182         4828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::183         4835                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::184         4823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::185         4816                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::186         4818                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::187         4836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::188         4839                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::189         4840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::190         4829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::191         4831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::192         4883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::193         4880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::194         4878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::195         4889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::196         4879                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::197         4876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::198         4886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::199         4898                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::200         4888                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::201         4895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::202         4889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::203         4899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::204         4886                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::205         4893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::206         4904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::207         4916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::208         4897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::209         4902                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::210         4903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::211         4905                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::212         4895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::213         4891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::214         4891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::215         4908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::216         4896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::217         4903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::218         4893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::219         4906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::220         4883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::221         4882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::222         4892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::223         4896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::224         4935                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::225         4919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::226         4917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::227         4915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::228         4895                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::229         4889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::230         4883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::231         4908                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::232         4896                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::233         4880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::234         4872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::235         4900                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::236         4876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::237         4875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::238         4909                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::239         4916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::240         4854                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::241         4859                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::242         4861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::243         4880                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::244         4868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::245         4867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::246         4869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::247         4891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::248         4873                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::249         4867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::250         4867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::251         4885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::252         4870                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::253         4866                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::254         4874                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::255         4875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              8209508754                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           44712271268                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       242935513862                       # Total ticks spent from burst creation until serviced by the NVM (Tick)
system.mem_ctrls.dram.avgQLat                  611.78                       # Average queueing delay per NVM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per NVM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           18103.78                       # Average memory access latency per NVM burst ((Tick/Count))
system.mem_ctrls.dram.avgRdBW                  189.47                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                   17.65                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.08                       # NVM Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.99                       # NVM Data bus read utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.09                       # NVM Data bus write utilization in percentage (Ratio)
system.mem_ctrls.dram.pendingReads::samples     13419049                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::mean     0.000009                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::stdev     0.003028                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::0        13418926    100.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::1             123      0.00%    100.00% # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingReads::total     13419049                       # Reads issued to NVM for which data has not been transferred (Count)
system.mem_ctrls.dram.pendingWrites::samples      1249915                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::mean     8.449828                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::gmean     6.867056                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::stdev     4.305632                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::1          75004      6.00%      6.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::2          75004      6.00%     12.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::3          75004      6.00%     18.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::4          75004      6.00%     24.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::5          75004      6.00%     30.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::6          75004      6.00%     36.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::7          75004      6.00%     42.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::8          75004      6.00%     48.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::9          75004      6.00%     54.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::10         75004      6.00%     60.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::11         75004      6.00%     66.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::12         75004      6.00%     72.01% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::13        241469     19.32%     91.33% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::14         66337      5.31%     96.63% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::15         29539      2.36%     99.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::16         12519      1.00%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::17             3      0.00%    100.00% # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.pendingWrites::total      1249915                       # Number of outstanding writes to NVM (Count)
system.mem_ctrls.dram.bytesPerBank::samples      3886597                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::mean   241.547904                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::gmean   232.947406                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::stdev    46.271344                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::64-67       204890      5.27%      5.27% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::128-131        59011      1.52%      6.79% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::192-195       146083      3.76%     10.55% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::256-259      3476172     89.44%     99.99% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::320-323          145      0.00%     99.99% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::384-387           80      0.00%     99.99% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::448-451           42      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::512-515          174      0.00%    100.00% # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.bytesPerBank::total      3886597                       # Bytes read within a bank before loading new bank (Byte)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            12176878                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1251051                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          12167002                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1245364                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1245364                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       12176878                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port     40262537                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     40262537                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                40262537                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    939090752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    939090752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                939090752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           13422242                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 13422242    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             13422242                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         31845395000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        74109435414                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       26840295                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     13418053                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp           26722228                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2589245                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        13546                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict         38806056                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1265651                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1265651                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          14058                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq      26708170                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        41662                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     83920951                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               83962613                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1766656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1875968960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total              1877735616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                        13421992                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  80067264                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          41409871                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001699                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.041182                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                41339522     99.83%     99.83% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   70349      0.17%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            41409871                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 4532809856500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy        29339107000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          21087000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy       41960731500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      55974734                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests     27986855                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           70349                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        70349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
