Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\idtti\OneDrive\Desktop\ECEN_3763\lab_wk_12\quartus\PD_L12.qsys --block-symbol-file --output-directory=C:\Users\idtti\OneDrive\Desktop\ECEN_3763\lab_wk_12\quartus\PD_L12 --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus/PD_L12.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PD_L12.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: PD_L12.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\idtti\OneDrive\Desktop\ECEN_3763\lab_wk_12\quartus\PD_L12.qsys --synthesis=VERILOG --output-directory=C:\Users\idtti\OneDrive\Desktop\ECEN_3763\lab_wk_12\quartus\PD_L12\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading quartus/PD_L12.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PD_L12.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: PD_L12.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info: PD_L12: Generating PD_L12 "PD_L12" for QUARTUS_SYNTH
Info: pll_0: "PD_L12" instantiated altera_pll "pll_0"
Info: PD_L12: Done "PD_L12" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
