<module name="DDRSS0_PHY_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRPHY_RIDR" acronym="DDRPHY_RIDR" offset="0x0" width="32" description="Revision Identification Register">
    <bitfield id="UDRID" width="8" begin="31" end="24" resetval="0x0" description="User-Defined Revision ID" range="" rwaccess="R"/>
    <bitfield id="PHYMJR" width="4" begin="23" end="20" resetval="0x1" description="PHY Major Revision" range="" rwaccess="R"/>
    <bitfield id="PHYMDR" width="4" begin="19" end="16" resetval="0x2" description="PHY Moderate Revision" range="" rwaccess="R"/>
    <bitfield id="PHYMNR" width="4" begin="15" end="12" resetval="0x0" description="PHY Minor Revision" range="" rwaccess="R"/>
    <bitfield id="PUBMJR" width="4" begin="11" end="8" resetval="0x1" description="PUB Major Revision" range="" rwaccess="R"/>
    <bitfield id="PUBMDR" width="4" begin="7" end="4" resetval="0x5" description="PUB Moderate Revision" range="" rwaccess="R"/>
    <bitfield id="PUBMNR" width="4" begin="3" end="0" resetval="0x1" description="PUB Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PIR" acronym="DDRPHY_PIR" offset="0x4" width="32" description="PHY Initialization Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ZCALBYP" width="1" begin="30" end="30" resetval="0x0" description="Impedance Calibration Bypass" range="" rwaccess="RW1C"/>
    <bitfield id="DCALPSE" width="1" begin="29" end="29" resetval="0x0" description="Digital Delay Line (DDL) Calibration Pause" range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="8" begin="28" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQS2DQ" width="1" begin="20" end="20" resetval="0x0" description="Write DQS2DQ Training" range="" rwaccess="RW"/>
    <bitfield id="RDIMMINIT" width="1" begin="19" end="19" resetval="0x0" description="RDIMM Initialization" range="" rwaccess="RW"/>
    <bitfield id="CTLDINIT" width="1" begin="18" end="18" resetval="0x0" description="Controller DRAM Initialization" range="" rwaccess="RW"/>
    <bitfield id="VREF" width="1" begin="17" end="17" resetval="0x0" description="VREF Training" range="" rwaccess="RW"/>
    <bitfield id="SRD" width="1" begin="16" end="16" resetval="0x0" description="Static Read Training" range="" rwaccess="RW"/>
    <bitfield id="WREYE" width="1" begin="15" end="15" resetval="0x0" description="Write Data Eye Training" range="" rwaccess="RW"/>
    <bitfield id="RDEYE" width="1" begin="14" end="14" resetval="0x0" description="Read Data Eye Training" range="" rwaccess="RW"/>
    <bitfield id="WRDSKW" width="1" begin="13" end="13" resetval="0x0" description="Write Data Bit Deskew" range="" rwaccess="RW"/>
    <bitfield id="RDDSKW" width="1" begin="12" end="12" resetval="0x0" description="Read Data Bit Deskew" range="" rwaccess="RW"/>
    <bitfield id="WLADJ" width="1" begin="11" end="11" resetval="0x0" description="Write Leveling Adjust" range="" rwaccess="RW"/>
    <bitfield id="QSGATE" width="1" begin="10" end="10" resetval="0x0" description="Read DQS Gate Training" range="" rwaccess="RW"/>
    <bitfield id="WL" width="1" begin="9" end="9" resetval="0x0" description="Write Leveling" range="" rwaccess="RW"/>
    <bitfield id="DRAMINIT" width="1" begin="8" end="8" resetval="0x0" description="DRAM Initialization" range="" rwaccess="RW"/>
    <bitfield id="DRAMRST" width="1" begin="7" end="7" resetval="0x0" description="DRAM Reset (DDR3/DDR4/LPDDR4 Only)" range="" rwaccess="RW"/>
    <bitfield id="PHYRST" width="1" begin="6" end="6" resetval="0x0" description="PHY Reset" range="" rwaccess="RW"/>
    <bitfield id="DCAL" width="1" begin="5" end="5" resetval="0x0" description="Digital Delay Line (DDL) Calibration" range="" rwaccess="RW"/>
    <bitfield id="PLLINIT" width="1" begin="4" end="4" resetval="0x0" description="PLL Initialiazation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CA" width="1" begin="2" end="2" resetval="0x0" description="CA Training" range="" rwaccess="RW"/>
    <bitfield id="ZCAL" width="1" begin="1" end="1" resetval="0x0" description="Impedance Calibration" range="" rwaccess="RW"/>
    <bitfield id="INIT" width="1" begin="0" end="0" resetval="0x0" description="Initialization Trigger" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRPHY_PGCR0" acronym="DDRPHY_PGCR0" offset="0x10" width="32" description="PHY General Configuration Register 0">
    <bitfield id="ADCP" width="1" begin="31" end="31" resetval="0x0" description="Address Copy" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="30" end="27" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PHYFRST" width="1" begin="26" end="26" resetval="0x1" description="PHY FIFO Reset" range="" rwaccess="RW"/>
    <bitfield id="OSCACDL" width="2" begin="25" end="24" resetval="0x3" description="Oscillator Mode Address/Command Delay Line Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTOSEL" width="5" begin="18" end="14" resetval="0x0" description="Digital Test Output Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="OSCDIV" width="4" begin="12" end="9" resetval="0xF" description="Oscillator Mode Division" range="" rwaccess="RW"/>
    <bitfield id="OSCEN" width="1" begin="8" end="8" resetval="0x0" description="Oscillator Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGCR1" acronym="DDRPHY_PGCR1" offset="0x14" width="32" description="PHY General Configuration Register 1">
    <bitfield id="LBMODE" width="1" begin="31" end="31" resetval="0x0" description="Loopback Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="30" end="29" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LBGSDQS" width="1" begin="28" end="28" resetval="0x0" description="Load GSDQS LCDL with 2x the calibrated GSDQSPRD value (equivalent to one CK period)" range="" rwaccess="RW1C"/>
    <bitfield id="DLTST" width="1" begin="27" end="27" resetval="0x0" description="Delay Line Test Start" range="" rwaccess="RW"/>
    <bitfield id="DLTMODE" width="1" begin="26" end="26" resetval="0x0" description="Delay Line Test Mode" range="" rwaccess="RW"/>
    <bitfield id="PHYHRST" width="1" begin="25" end="25" resetval="0x1" description="PHY High-Speed Reset" range="" rwaccess="RW"/>
    <bitfield id="ACVLDTRN" width="1" begin="24" end="24" resetval="0x0" description="AC Loopback Valid Train" range="" rwaccess="RW"/>
    <bitfield id="ACVLDDLY" width="3" begin="23" end="21" resetval="0x0" description="AC Loopback Valid Delay" range="" rwaccess="RW"/>
    <bitfield id="LRDIMMST" width="1" begin="20" end="20" resetval="0x0" description="LRDIMM Software Training" range="" rwaccess="RW"/>
    <bitfield id="WDQSEXT" width="1" begin="19" end="19" resetval="0x0" description="When WDQS Extension mode is enabled by setting this bit to 1'b1" range="" rwaccess="RW"/>
    <bitfield id="UPDMSTRC0" width="1" begin="18" end="18" resetval="0x0" description="DFI Update Master Channel 0" range="" rwaccess="RW"/>
    <bitfield id="DISDIC" width="1" begin="17" end="17" resetval="0x0" description="Enable/Disable control for dfi_init_complete." range="" rwaccess="RW"/>
    <bitfield id="ACPDDC" width="1" begin="16" end="16" resetval="0x0" description="AC Power-Down with Dual Channels" range="" rwaccess="RW"/>
    <bitfield id="DUALCHN" width="1" begin="15" end="15" resetval="0x0" description="Dual Channel Configuration" range="" rwaccess="RW"/>
    <bitfield id="FDEPTH" width="2" begin="14" end="13" resetval="0x2" description="Filter Depth" range="" rwaccess="RW"/>
    <bitfield id="LPFDEPTH" width="2" begin="12" end="11" resetval="0x0" description="Low-Pass Filter Depth" range="" rwaccess="RW"/>
    <bitfield id="LPFEN" width="1" begin="10" end="10" resetval="0x1" description="Low-Pass Filter Enable" range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="9" end="9" resetval="0x1" description="Master Delay Line Enable" range="" rwaccess="RW"/>
    <bitfield id="ALERTMODE" width="2" begin="8" end="7" resetval="0x1" description="Control dfi_alert_n signal sent to the memory controller" range="" rwaccess="RW"/>
    <bitfield id="PUBMODE" width="1" begin="6" end="6" resetval="0x0" description="Enables, if set, the PUB to control the interface to the PHY and SDRAM." range="" rwaccess="RW"/>
    <bitfield id="CAST" width="1" begin="5" end="5" resetval="0x0" description="CA Software Training." range="" rwaccess="RW"/>
    <bitfield id="DX_DQSOUT_DIFF" width="1" begin="4" end="4" resetval="0x0" description="Selects PDIFF cell for DQS generation" range="" rwaccess="RW"/>
    <bitfield id="AC_CKOUT_DIFF" width="1" begin="3" end="3" resetval="0x0" description="Selects PDIFF cell for CK generation" range="" rwaccess="RW"/>
    <bitfield id="WLSTEP" width="1" begin="2" end="2" resetval="0x0" description="Write Leveling Step" range="" rwaccess="RW"/>
    <bitfield id="WLMODE" width="1" begin="1" end="1" resetval="0x0" description="Write Leveling (Software) Mode" range="" rwaccess="RW"/>
    <bitfield id="DTOMODE" width="1" begin="0" end="0" resetval="0x0" description="Digital Test Output Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR2" acronym="DDRPHY_PGCR2" offset="0x18" width="32" description="PHY General Configuration Register 2">
    <bitfield id="CLRTSTAT" width="1" begin="31" end="31" resetval="0x0" description="Clear Training Status Registers" range="" rwaccess="RW1C"/>
    <bitfield id="CLRZCAL" width="1" begin="30" end="30" resetval="0x0" description="Clear Impedance Calibration" range="" rwaccess="RW1C"/>
    <bitfield id="CLRPERR" width="1" begin="29" end="29" resetval="0x0" description="Clear Parity Error" range="" rwaccess="RW1C"/>
    <bitfield id="ICPC" width="1" begin="28" end="28" resetval="0x0" description="Initialization Complete Pin Configuration" range="" rwaccess="RW"/>
    <bitfield id="DTPMXTMR" width="8" begin="27" end="20" resetval="0xF" description="Data Training PUB Mode Exit Timer" range="" rwaccess="RW"/>
    <bitfield id="INITFSMBYP" width="1" begin="19" end="19" resetval="0x0" description="Initialization Bypass" range="" rwaccess="RW"/>
    <bitfield id="PLLFSMBYP" width="1" begin="18" end="18" resetval="0x0" description="PLL FSM Bypass" range="" rwaccess="RW"/>
    <bitfield id="TREFPRD" width="18" begin="17" end="0" resetval="0x00012480" description="Refresh Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR3" acronym="DDRPHY_PGCR3" offset="0x1C" width="32" description="PHY General Configuration Register 3">
    <bitfield id="CKNEN" width="8" begin="31" end="24" resetval="0x55" description="CKN Enable" range="" rwaccess="RW"/>
    <bitfield id="CKEN" width="8" begin="23" end="16" resetval="0xAA" description="CK Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GATEACRDCLK" width="2" begin="14" end="13" resetval="0x0" description="Enable Clock Gating for AC [0] ctl_rd_clk" range="" rwaccess="RW"/>
    <bitfield id="GATEACDDRCLK" width="2" begin="12" end="11" resetval="0x2" description="Enable Clock Gating for AC [0] ddr_clk" range="" rwaccess="RW"/>
    <bitfield id="GATEACCTLCLK" width="2" begin="10" end="9" resetval="0x0" description="Enable Clock Gating for AC [0] ctl_clk" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DDLBYPMODE" width="2" begin="7" end="6" resetval="0x2" description="Controls DDL Bypass Modes" range="" rwaccess="RW"/>
    <bitfield id="IOLB" width="1" begin="5" end="5" resetval="0x0" description="IO Loop-Back Select" range="" rwaccess="RW"/>
    <bitfield id="RDMODE" width="2" begin="4" end="3" resetval="0x0" description="AC Receive FIFO Read Mode" range="" rwaccess="RW"/>
    <bitfield id="DISRST" width="1" begin="2" end="2" resetval="0x0" description="Read FIFO Reset Disable" range="" rwaccess="RW"/>
    <bitfield id="CLKLEVEL" width="2" begin="1" end="0" resetval="0x0" description="Clock Level when Clock Gating" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR4" acronym="DDRPHY_PGCR4" offset="0x20" width="32" description="PHY General Configuration Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACDDLLD" width="1" begin="29" end="29" resetval="0x0" description="AC DDL Delay Select Dymainc Load" range="" rwaccess="RW"/>
    <bitfield id="ACDDLBYP" width="5" begin="28" end="24" resetval="0x0" description="AC DDL Bypass" range="" rwaccess="RW"/>
    <bitfield id="OEDDLBYP" width="1" begin="23" end="23" resetval="0x0" description="AC OE DDL Bypass" range="" rwaccess="RW"/>
    <bitfield id="TEDDLBYP" width="1" begin="22" end="22" resetval="0x0" description="AC ODT DDL Bypass" range="" rwaccess="RW"/>
    <bitfield id="PDRDDLBYP" width="1" begin="21" end="21" resetval="0x0" description="AC PDR DDL Bypass" range="" rwaccess="RW"/>
    <bitfield id="RRRMODE" width="1" begin="20" end="20" resetval="0x1" description="Read Path Rise-to-Rise Mode" range="" rwaccess="RW"/>
    <bitfield id="WRRMODE" width="1" begin="19" end="19" resetval="0x1" description="Write Path Rise-to-Rise Mode" range="" rwaccess="RW"/>
    <bitfield id="PDAMODE" width="1" begin="18" end="18" resetval="0x0" description="Set PDA mode timing" range="" rwaccess="RW"/>
    <bitfield id="DCALTYPE" width="1" begin="17" end="17" resetval="0x0" description="DDL Calibration Type" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="16" end="8" resetval="0x100" description="DDL Calibration Starting Value" range="" rwaccess="RW"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="7" end="4" resetval="0xC" description="AC Low Power Wakeup Threshold" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LPPLLPD" width="1" begin="1" end="1" resetval="0x1" description="AC Low Power PLL Power Down" range="" rwaccess="RW"/>
    <bitfield id="LPIOPD" width="1" begin="0" end="0" resetval="0x1" description="AC Low Power IO Power Down" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR5" acronym="DDRPHY_PGCR5" offset="0x24" width="32" description="PHY General Configuration Register 5">
    <bitfield id="FRQBT" width="8" begin="31" end="24" resetval="0x1" description="Frequency B Ratio Term" range="" rwaccess="RW"/>
    <bitfield id="FRQAT" width="8" begin="23" end="16" resetval="0x1" description="Frequency A Ratio Term" range="" rwaccess="RW"/>
    <bitfield id="DISCNPERIOD" width="8" begin="15" end="8" resetval="0x0" description="DFI Disconnect Time Period" range="" rwaccess="RW"/>
    <bitfield id="VREF_RBCTRL" width="4" begin="7" end="4" resetval="0x0" description="Receiver bias core side control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELRANGE" width="1" begin="2" end="2" resetval="0x0" description="Internal VREF generator REFSEL ragne select" range="" rwaccess="RW"/>
    <bitfield id="DDLPGACT" width="1" begin="1" end="1" resetval="0x0" description="DDL Page Read Write select" range="" rwaccess="RW"/>
    <bitfield id="DDLPGRW" width="1" begin="0" end="0" resetval="0x0" description="DDL Page Read Write select" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR6" acronym="DDRPHY_PGCR6" offset="0x28" width="32" description="PHY General Configuration Register 6">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLDLMT" width="8" begin="23" end="16" resetval="0x1" description="Delay Line VT Drift Limit" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACDLVT" width="1" begin="13" end="13" resetval="0x1" description="AC Address/Command Delay LCDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="ACBVT" width="1" begin="12" end="12" resetval="0x1" description="Address/Command Bit Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="ODTBVT" width="1" begin="11" end="11" resetval="0x0" description="ODT Bit Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="CKEBVT" width="1" begin="10" end="10" resetval="0x0" description="CKE Bit Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="CSNBVT" width="1" begin="9" end="9" resetval="0x0" description="CSN Bit Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="CKBVT" width="1" begin="8" end="8" resetval="0x0" description="CK Bit Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="FVT" width="1" begin="1" end="1" resetval="0x0" description="Forced VT Compensation Trigger" range="" rwaccess="RW"/>
    <bitfield id="INHVT" width="1" begin="0" end="0" resetval="0x0" description="VT Calculation Inhibit" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGCR7" acronym="DDRPHY_PGCR7" offset="0x2C" width="32" description="PHY General Configuration Register 7">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACRSVD_7_6" width="2" begin="7" end="6" resetval="0x0" description="These bits are reserved for future AC special PHY modes but the registers are already connected to existing (unused) AC phy_mode bits." range="" rwaccess="RW"/>
    <bitfield id="ACCALCLK" width="1" begin="5" end="5" resetval="0x0" description="AC Calibration Clock Select" range="" rwaccess="RW"/>
    <bitfield id="ACRCLKMD" width="1" begin="4" end="4" resetval="0x0" description="AC Read Clock Mode" range="" rwaccess="RW"/>
    <bitfield id="ACDLDT" width="1" begin="3" end="3" resetval="0x0" description="AC DDL Load Type" range="" rwaccess="RW"/>
    <bitfield id="ACRSVD_2" width="1" begin="2" end="2" resetval="0x0" description="This bit is reserved for future AC special PHY modes but the register is already connected to existing (unused) AC phy_mode bits." range="" rwaccess="RW"/>
    <bitfield id="ACDTOSEL" width="1" begin="1" end="1" resetval="0x0" description="AC Digital Test Output Select" range="" rwaccess="RW"/>
    <bitfield id="ACTMODE" width="1" begin="0" end="0" resetval="0x0" description="AC Test Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PGSR0" acronym="DDRPHY_PGSR0" offset="0x30" width="32" description="PHY General Status Register 0">
    <bitfield id="APLOCK" width="1" begin="31" end="31" resetval="0x0" description="AC PLL Lock" range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="30" end="30" resetval="0x0" description="Static Read Error" range="" rwaccess="R"/>
    <bitfield id="CAWRN" width="1" begin="29" end="29" resetval="0x0" description="CA Training Warning" range="" rwaccess="R"/>
    <bitfield id="CAERR" width="1" begin="28" end="28" resetval="0x0" description="CA Training Error" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="27" end="27" resetval="0x0" description="Write Eye Training Error" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="26" end="26" resetval="0x0" description="Read Eye Training Error" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="25" end="25" resetval="0x0" description="Write Bit Deskew Error" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="24" end="24" resetval="0x0" description="Read Bit Deskew Error" range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="1" begin="23" end="23" resetval="0x0" description="Write Leveling Adjustment Error" range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="1" begin="22" end="22" resetval="0x0" description="DQS Gate Training Error" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="21" end="21" resetval="0x0" description="Write Leveling Error" range="" rwaccess="R"/>
    <bitfield id="ZCERR" width="1" begin="20" end="20" resetval="0x0" description="Impedance Calibration Error" range="" rwaccess="R"/>
    <bitfield id="VERR" width="1" begin="19" end="19" resetval="0x0" description="VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="1" begin="18" end="18" resetval="0x0" description="Write DQS2DQ Training Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="17" end="16" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQS2DQDONE" width="1" begin="15" end="15" resetval="0x0" description="Write DQS2DQ Training Done" range="" rwaccess="R"/>
    <bitfield id="VDONE" width="1" begin="14" end="14" resetval="0x0" description="VREF Training Done" range="" rwaccess="R"/>
    <bitfield id="SRDDONE" width="1" begin="13" end="13" resetval="0x0" description="Static Read Done" range="" rwaccess="R"/>
    <bitfield id="CADONE" width="1" begin="12" end="12" resetval="0x0" description="CA Training Done" range="" rwaccess="R"/>
    <bitfield id="WEDONE" width="1" begin="11" end="11" resetval="0x0" description="Write Eye Training Done" range="" rwaccess="R"/>
    <bitfield id="REDONE" width="1" begin="10" end="10" resetval="0x0" description="Read Eye Training Done" range="" rwaccess="R"/>
    <bitfield id="WDDONE" width="1" begin="9" end="9" resetval="0x0" description="Write Bit Deskew Done" range="" rwaccess="R"/>
    <bitfield id="RDDONE" width="1" begin="8" end="8" resetval="0x0" description="Read Bit Deskew Done" range="" rwaccess="R"/>
    <bitfield id="WLADONE" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Adjustment Done" range="" rwaccess="R"/>
    <bitfield id="QSGDONE" width="1" begin="6" end="6" resetval="0x0" description="DQS Gate Training Done" range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done" range="" rwaccess="R"/>
    <bitfield id="DIDONE" width="1" begin="4" end="4" resetval="0x0" description="DRAM Initialization Done" range="" rwaccess="R"/>
    <bitfield id="ZCDONE" width="1" begin="3" end="3" resetval="0x0" description="Impedance Calibration Done" range="" rwaccess="R"/>
    <bitfield id="DCDONE" width="1" begin="2" end="2" resetval="0x0" description="Digital Delay Line (DDL) Calibration Done" range="" rwaccess="R"/>
    <bitfield id="PLDONE" width="1" begin="1" end="1" resetval="0x0" description="PLL Lock Done" range="" rwaccess="R"/>
    <bitfield id="IDONE" width="1" begin="0" end="0" resetval="0x0" description="Initialization Done" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGSR1" acronym="DDRPHY_PGSR1" offset="0x34" width="32" description="PHY General Status Register 1">
    <bitfield id="PARERR" width="1" begin="31" end="31" resetval="0x0" description="RDIMM Parity Error" range="" rwaccess="R"/>
    <bitfield id="VTSTOP" width="1" begin="30" end="30" resetval="0x0" description="VT Stop" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code for AC macro 0" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done for AC macro 0" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGSR2" acronym="DDRPHY_PGSR2" offset="0x38" width="32" description="PHY General Status Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code for AC macro 1" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done for AC macro 1" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PTR0" acronym="DDRPHY_PTR0" offset="0x40" width="32" description="PHY Timing Register 0">
    <bitfield id="TPLLPD" width="11" begin="31" end="21" resetval="0x320" description="PLL Power-Down Time" range="" rwaccess="RW"/>
    <bitfield id="TPLLGS" width="15" begin="20" end="6" resetval="0x856" description="PLL Gear Shift Time" range="" rwaccess="RW"/>
    <bitfield id="TPHYRST" width="6" begin="5" end="0" resetval="0x10" description="PHY Reset Time" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR1" acronym="DDRPHY_PTR1" offset="0x44" width="32" description="PHY Timing Register 1">
    <bitfield id="TPLLLOCK" width="16" begin="31" end="16" resetval="0xD056" description="PLL Lock Time" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPLLRST" width="13" begin="12" end="0" resetval="0x12C0" description="PLL Reset Time" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR2" acronym="DDRPHY_PTR2" offset="0x48" width="32" description="PHY Timing Register 2">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWLDLYS" width="5" begin="19" end="15" resetval="0x10" description="Write Leveling Delay Settling Time" range="" rwaccess="RW"/>
    <bitfield id="TCALH" width="5" begin="14" end="10" resetval="0xF" description="Calibration Hold Time" range="" rwaccess="RW"/>
    <bitfield id="TCALS" width="5" begin="9" end="5" resetval="0xF" description="Calibration Setup Time" range="" rwaccess="RW"/>
    <bitfield id="TCALON" width="5" begin="4" end="0" resetval="0xF" description="Calibration On Time" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR3" acronym="DDRPHY_PTR3" offset="0x4C" width="32" description="PHY Timing Register 3">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT0" width="23" begin="22" end="0" resetval="0x00411810" description="DRAM Initialization Time 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR4" acronym="DDRPHY_PTR4" offset="0x50" width="32" description="PHY Timing Register 4">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT1" width="13" begin="12" end="0" resetval="0x10AA" description="DRAM Initialization Time 1" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR5" acronym="DDRPHY_PTR5" offset="0x54" width="32" description="PHY Timing Register 5">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT2" width="19" begin="18" end="0" resetval="0x00068268" description="DRAM Initialization Time 1" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PTR6" acronym="DDRPHY_PTR6" offset="0x58" width="32" description="PHY Timing Register 6">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT4" width="7" begin="26" end="20" resetval="0x40" description="DRAM Initialization Time 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDINIT3" width="12" begin="11" end="0" resetval="0x855" description="DRAM Initialization Time 3" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_PLLCR0" acronym="DDRPHY_PLLCR0" offset="0x68" width="32" description="PLL Control Register 0 (Type B PLL Only)">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Reset" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down" range="" rwaccess="RW"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode" range="" rwaccess="RW"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select" range="" rwaccess="RW"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode" range="" rwaccess="RW"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0xE" description="Charge Pump Proportional Current Control" range="" rwaccess="RW"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable" range="" rwaccess="RW"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control" range="" rwaccess="RW"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DXCCR" acronym="DDRPHY_DXCCR" offset="0x88" width="32" description="DATX8 Common Configuration Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="RKLOOP" width="1" begin="29" end="29" resetval="0x1" description="Rank looping (per-rank eye centering) enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="28" end="7" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="DQS2DQMPER" width="4" begin="6" end="3" resetval="0x7" description="Write DQS2DQ Training Measurement Period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DSGCR" acronym="DDRPHY_DSGCR" offset="0x90" width="32" description="DDR System General Configuration Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDBICLSEL" width="1" begin="27" end="27" resetval="0x0" description="When RDBI enabled, this bit is used to select RDBI CL calculation, if it is 1b1, calculation will use RDBICL, otherwise use default calculation." range="" rwaccess="RW"/>
    <bitfield id="RDBICL" width="3" begin="26" end="24" resetval="0x2" description="When RDBI enabled, if RDBICLSEL is asserted, RDBI CL adjust using this value." range="" rwaccess="RW"/>
    <bitfield id="PHYZUEN" width="1" begin="23" end="23" resetval="0x1" description="PHY Impedance Update Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSTOE" width="1" begin="21" end="21" resetval="0x1" description="SDRAM Reset Output Enable" range="" rwaccess="RW"/>
    <bitfield id="SDRMODE" width="2" begin="20" end="19" resetval="0x0" description="Single Data Rate Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOAE" width="1" begin="17" end="17" resetval="0x0" description="ATO Analog Test Enable" range="" rwaccess="RW"/>
    <bitfield id="DTOOE" width="1" begin="16" end="16" resetval="0x0" description="DTO Output Enable" range="" rwaccess="RW"/>
    <bitfield id="DTOIOM" width="1" begin="15" end="15" resetval="0x0" description="DTO I/O Mode" range="" rwaccess="RW"/>
    <bitfield id="DTOPDR" width="1" begin="14" end="14" resetval="0x1" description="DTO Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="13" end="13" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="DTOODT" width="1" begin="12" end="12" resetval="0x0" description="DTO On-Die Termination" range="" rwaccess="RW"/>
    <bitfield id="PUAD" width="6" begin="11" end="6" resetval="0x4" description="PHY Update Acknowledge Delay" range="" rwaccess="RW"/>
    <bitfield id="CUAEN" width="1" begin="5" end="5" resetval="0x1" description="Controller Update Acknowledge Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads" range="" rwaccess="R"/>
    <bitfield id="MSTRVER" width="1" begin="3" end="3" resetval="0x1" description="Master Version" range="" rwaccess="RW"/>
    <bitfield id="CTLZUEN" width="1" begin="2" end="2" resetval="0x0" description="Controller Impedance Update Enable" range="" rwaccess="RW"/>
    <bitfield id="MREN" width="1" begin="1" end="1" resetval="0x0" description="Master Request Enable" range="" rwaccess="RW"/>
    <bitfield id="PUREN" width="1" begin="0" end="0" resetval="0x1" description="PHY Update Request Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ODTCR" acronym="DDRPHY_ODTCR" offset="0x98" width="32" description="ODT Configuration Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRODT_RSVD" width="10" begin="27" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRODT" width="2" begin="17" end="16" resetval="0x1" description="Write ODT." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDODT_RSVD" width="10" begin="11" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDODT" width="2" begin="1" end="0" resetval="0x0" description="Read ODT." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_GPR0" acronym="DDRPHY_GPR0" offset="0xC0" width="32" description="General Purpose Register 0">
    <bitfield id="GPR0" width="32" begin="31" end="0" resetval="0x0" description="General Purpose Register 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_GPR1" acronym="DDRPHY_GPR1" offset="0xC4" width="32" description="General Purpose Register 1">
    <bitfield id="GPR1" width="32" begin="31" end="0" resetval="0x0" description="General Purpose Register 1" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DCR" acronym="DDRPHY_DCR" offset="0x100" width="32" description="DRAM Configuration Register">
    <bitfield id="GEARDN" width="1" begin="31" end="31" resetval="0x0" description="DDR4 Gear Down Timing." range="" rwaccess="RW"/>
    <bitfield id="UBG" width="1" begin="30" end="30" resetval="0x0" description="Un-used Bank Group" range="" rwaccess="RW"/>
    <bitfield id="UDIMM" width="1" begin="29" end="29" resetval="0x0" description="Un-buffered DIMM Address Mirroring" range="" rwaccess="RW"/>
    <bitfield id="DDR2T" width="1" begin="28" end="28" resetval="0x0" description="DDR 2T Timing" range="" rwaccess="RW"/>
    <bitfield id="NOSRA" width="1" begin="27" end="27" resetval="0x0" description="No Simultaneous Rank Access" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="26" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BYTEMASK" width="8" begin="17" end="10" resetval="0x1" description="Byte Mask" range="" rwaccess="RW"/>
    <bitfield id="DDRTYPE" width="2" begin="9" end="8" resetval="0x0" description="DDR Type" range="" rwaccess="RW"/>
    <bitfield id="MPRDQ" width="1" begin="7" end="7" resetval="0x0" description="Multi-Purpose Register (MPR) DQ (DDR3 Only)" range="" rwaccess="RW"/>
    <bitfield id="PDQ" width="3" begin="6" end="4" resetval="0x0" description="Primary DQ (DDR3 Only)" range="" rwaccess="RW"/>
    <bitfield id="DDR8BNK" width="1" begin="3" end="3" resetval="0x1" description="DDR8-Bank" range="" rwaccess="RW"/>
    <bitfield id="DDRMD" width="3" begin="2" end="0" resetval="0x5" description="DDR Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR0" acronym="DDRPHY_DTPR0" offset="0x110" width="32" description="DRAM Timing Parameters Register 0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRRD" width="5" begin="28" end="24" resetval="0x10" description="Activate to activate command delay (different banks)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRAS" width="7" begin="22" end="16" resetval="0x5A" description="Activate to precharge command delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRP" width="7" begin="14" end="8" resetval="0x2D" description="Precharge command period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRTP" width="5" begin="4" end="0" resetval="0x8" description="Internal read to precharge command delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR1" acronym="DDRPHY_DTPR1" offset="0x114" width="32" description="DRAM Timing Parameters Register 1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWLMRD" width="7" begin="30" end="24" resetval="0x56" description="Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TFAW" width="7" begin="22" end="16" resetval="0x56" description="4-bank activate period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TMOD" width="3" begin="10" end="8" resetval="0x4" description="Load mode update delay (DDR4 and DDR3 only)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TMRD" width="5" begin="4" end="0" resetval="0x1E" description="Load mode cycle time" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR2" acronym="DDRPHY_DTPR2" offset="0x118" width="32" description="DRAM Timing Parameters Register 2">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRTW" width="1" begin="28" end="28" resetval="0x0" description="Read to Write command delay.Valid values are" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRTODT" width="1" begin="24" end="24" resetval="0x0" description="Read to ODT delay (DDR3 only)" range="" rwaccess="RW"/>
    <bitfield id="TCMDCKE" width="4" begin="23" end="20" resetval="0x3" description="Delay from Valid command to CKE Input low (LPDDR4 mode only)" range="" rwaccess="RW"/>
    <bitfield id="TCKE" width="4" begin="19" end="16" resetval="0xB" description="CKE minimum pulse width" range="" rwaccess="RW"/>
    <bitfield id="TVRCG" width="3" begin="15" end="13" resetval="0x7" description="tVRCG Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TXS" width="10" begin="9" end="0" resetval="0x1D0" description="Self refresh exit delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR3" acronym="DDRPHY_DTPR3" offset="0x11C" width="32" description="DRAM Timing Parameters Register 3">
    <bitfield id="TOFDX" width="3" begin="31" end="29" resetval="0x0" description="ODT turn-off delay extension" range="" rwaccess="RW"/>
    <bitfield id="TCCD" width="3" begin="28" end="26" resetval="0x0" description="Read to read and write to write command delay" range="" rwaccess="RW"/>
    <bitfield id="TDLLK" width="10" begin="25" end="16" resetval="0x180" description="DLL locking time" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDQSCKMAX" width="4" begin="11" end="8" resetval="0x8" description="Maximum DQS output access time from CK/CK# (LPDDR2/3 only)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TDQSCK" width="3" begin="2" end="0" resetval="0x4" description="DQS output access time from CK/CK# (LPDDR2/3 only)" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR4" acronym="DDRPHY_DTPR4" offset="0x120" width="32" description="DRAM Timing Parameters Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TAOND_TAOFD" width="2" begin="29" end="28" resetval="0x0" description="ODT turn-on/turn-off delays (DDR2 only)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRFC" width="10" begin="25" end="16" resetval="0x1C0" description="Refresh-to-Refresh" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWLO" width="6" begin="13" end="8" resetval="0x2B" description="Write leveling output delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TXP" width="5" begin="4" end="0" resetval="0x10" description="Power down exit delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR5" acronym="DDRPHY_DTPR5" offset="0x124" width="32" description="DRAM Timing Parameters Register 5">
    <bitfield id="TODTUP" width="8" begin="31" end="24" resetval="0x20" description="ODT CA Value Update Time" range="" rwaccess="RW"/>
    <bitfield id="TRC" width="8" begin="23" end="16" resetval="0x87" description="Activate to activate command delay (same bank)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TRCD" width="7" begin="14" end="8" resetval="0x27" description="Activate to read or write delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TWTR" width="5" begin="4" end="0" resetval="0x16" description="Internal write to read command delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTPR6" acronym="DDRPHY_DTPR6" offset="0x128" width="32" description="DRAM Timing Parameters Register 6">
    <bitfield id="PUBWLEN" width="1" begin="31" end="31" resetval="0x0" description="PUB Write Latency Enable" range="" rwaccess="RW"/>
    <bitfield id="PUBRLEN" width="1" begin="30" end="30" resetval="0x0" description="PUB Read Latency Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="29" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PUBWL" width="6" begin="13" end="8" resetval="0x5" description="Write Latency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PUBRL" width="6" begin="5" end="0" resetval="0x5" description="Read Latency" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_SCHCR0" acronym="DDRPHY_SCHCR0" offset="0x168" width="32" description="Scheduler Command Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SCHDQV" width="9" begin="24" end="16" resetval="0x0" description="Scheduler Command DQ Value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SP_CMD" width="4" begin="11" end="8" resetval="0x0" description="Special Command codes" range="" rwaccess="RW"/>
    <bitfield id="CMD" width="4" begin="7" end="4" resetval="0x0" description="Specifies the Command to be issued" range="" rwaccess="RW"/>
    <bitfield id="SCHTRIG" width="4" begin="3" end="0" resetval="0x0" description="Mode Register Command Trigger" range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRPHY_SCHCR1" acronym="DDRPHY_SCHCR1" offset="0x16C" width="32" description="Scheduler Command Register 1">
    <bitfield id="SCRNK" width="4" begin="31" end="28" resetval="0x0" description="Scheduler Rank Address" range="" rwaccess="RW"/>
    <bitfield id="SCADDR" width="20" begin="27" end="8" resetval="0x0" description="Scheduler Command Address Specifies the value to be driven on the address bus." range="" rwaccess="RW"/>
    <bitfield id="SCBG" width="2" begin="7" end="6" resetval="0x0" description="Scheduler Command Bank Group" range="" rwaccess="RW"/>
    <bitfield id="SCBK" width="2" begin="5" end="4" resetval="0x0" description="Scheduler Command Bank Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ALLRANK" width="1" begin="2" end="2" resetval="0x0" description="All Ranks enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_MR0" acronym="DDRPHY_MR0" offset="0x180" width="32" description="LPDDR4 Mode Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CATR" width="1" begin="7" end="7" resetval="0x0" description="CA Terminating Rank" range="" rwaccess="RW"/>
    <bitfield id="RSVD_6_5" width="2" begin="6" end="5" resetval="0x2" description="Reserved.These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="RZQI" width="2" begin="4" end="3" resetval="0x2" description="Built-in Self-Test for RZQ" range="" rwaccess="RW"/>
    <bitfield id="RSVD_2_0" width="3" begin="2" end="0" resetval="0x2" description="Reserved.These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR0_DDR3" acronym="DDRPHY_MR0_DDR3" offset="0x180" width="32" description="DDR3 Mode Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="3" begin="15" end="13" resetval="0x0" description="Reserved.These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="PD" width="1" begin="12" end="12" resetval="0x0" description="Power-Down Control" range="" rwaccess="RW"/>
    <bitfield id="WR" width="3" begin="11" end="9" resetval="0x5" description="Write Recovery and Read to Precharge" range="" rwaccess="RW"/>
    <bitfield id="DR" width="1" begin="8" end="8" resetval="0x0" description="DLL Reset" range="" rwaccess="RW"/>
    <bitfield id="TM" width="1" begin="7" end="7" resetval="0x0" description="Operating Mode" range="" rwaccess="RW"/>
    <bitfield id="CL_6_4" width="3" begin="6" end="4" resetval="0x5" description="CAS Latency" range="" rwaccess="RW"/>
    <bitfield id="BT" width="1" begin="3" end="3" resetval="0x0" description="Burst Type" range="" rwaccess="RW"/>
    <bitfield id="CL_2" width="1" begin="2" end="2" resetval="0x0" description="CAS Latency" range="" rwaccess="RW"/>
    <bitfield id="BL" width="2" begin="1" end="0" resetval="0x2" description="Burst Length" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR0_DDR4" acronym="DDRPHY_MR0_DDR4" offset="0x180" width="32" description="DDR4 Mode Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="2" begin="15" end="14" resetval="0x0" description="Reserved.These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="WR_13" width="1" begin="13" end="13" resetval="0x0" description="Write Recovery and Read to Precharge" range="" rwaccess="RW"/>
    <bitfield id="CL_12" width="1" begin="12" end="12" resetval="0x0" description="CAS Latency" range="" rwaccess="RW"/>
    <bitfield id="WR_11_9" width="3" begin="11" end="9" resetval="0x5" description="Write Recovery and Read to Precharge" range="" rwaccess="RW"/>
    <bitfield id="DR" width="1" begin="8" end="8" resetval="0x0" description="DLL Reset" range="" rwaccess="RW"/>
    <bitfield id="TM" width="1" begin="7" end="7" resetval="0x0" description="Operating Mode" range="" rwaccess="RW"/>
    <bitfield id="CL_6_4" width="3" begin="6" end="4" resetval="0x5" description="CAS Latency" range="" rwaccess="RW"/>
    <bitfield id="BT" width="1" begin="3" end="3" resetval="0x0" description="Burst Type" range="" rwaccess="RW"/>
    <bitfield id="CL_2" width="1" begin="2" end="2" resetval="0x0" description="CAS Latency" range="" rwaccess="RW"/>
    <bitfield id="BL" width="2" begin="1" end="0" resetval="0x2" description="Burst Length" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR1" acronym="DDRPHY_MR1" offset="0x184" width="32" description="LPDDR4 Mode Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDPST" width="1" begin="7" end="7" resetval="0x0" description="Read Postamble Length" range="" rwaccess="RW"/>
    <bitfield id="NWR" width="3" begin="6" end="4" resetval="0x0" description="Write-recovery for auto-precharge command" range="" rwaccess="RW"/>
    <bitfield id="RDPRE" width="1" begin="3" end="3" resetval="0x0" description="Read Preamble Length" range="" rwaccess="RW"/>
    <bitfield id="WRPRE" width="1" begin="2" end="2" resetval="0x1" description="Write Preamble Length" range="" rwaccess="RW"/>
    <bitfield id="BL" width="2" begin="1" end="0" resetval="0x0" description="Burst Length" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR1_DDR3" acronym="DDRPHY_MR1_DDR3" offset="0x184" width="32" description="DDR3 Mode Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved.These are JEDEC reserved bits for DDR3 and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="QOFF" width="1" begin="12" end="12" resetval="0x0" description="Output Enable/Disable" range="" rwaccess="RW"/>
    <bitfield id="TDQS" width="1" begin="11" end="11" resetval="0x0" description="Termination Data Strobe" range="" rwaccess="RW"/>
    <bitfield id="RSVD_10" width="1" begin="10" end="10" resetval="0x0" description="Reserved.This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="RTT_9" width="1" begin="9" end="9" resetval="0x0" description="On Die Termination" range="" rwaccess="RW"/>
    <bitfield id="RSVD_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved.This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="LEVEL" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Enable" range="" rwaccess="RW"/>
    <bitfield id="RTT_6" width="1" begin="6" end="6" resetval="0x0" description="On Die Termination" range="" rwaccess="RW"/>
    <bitfield id="DIC_5" width="1" begin="5" end="5" resetval="0x0" description="Output Driver Impedance Control" range="" rwaccess="RW"/>
    <bitfield id="AL" width="2" begin="4" end="3" resetval="0x0" description="Posted CAS Additive Latency" range="" rwaccess="RW"/>
    <bitfield id="RTT_2" width="1" begin="2" end="2" resetval="0x1" description="On Die Termination" range="" rwaccess="RW"/>
    <bitfield id="DIC_1" width="1" begin="1" end="1" resetval="0x0" description="Output Driver Impedance Control" range="" rwaccess="RW"/>
    <bitfield id="DE" width="1" begin="0" end="0" resetval="0x0" description="DLL Enable/Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR1_DDR4" acronym="DDRPHY_MR1_DDR4" offset="0x184" width="32" description="DDR4 Mode Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="Reserved.These are JEDEC reserved bits for DDR4 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="QOFF" width="1" begin="12" end="12" resetval="0x0" description="Output Enable/Disable" range="" rwaccess="RW"/>
    <bitfield id="TDQS" width="1" begin="11" end="11" resetval="0x0" description="Termination Data Strobe" range="" rwaccess="RW"/>
    <bitfield id="RTT" width="3" begin="10" end="8" resetval="0x0" description="On Die Termination" range="" rwaccess="RW"/>
    <bitfield id="LEVEL" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Enable" range="" rwaccess="RW"/>
    <bitfield id="RSVD_6_5" width="2" begin="6" end="5" resetval="0x0" description="Reserved.These are JEDEC reserved bits for DDR4 and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="AL" width="2" begin="4" end="3" resetval="0x0" description="Posted CAS Additive Latency" range="" rwaccess="RW"/>
    <bitfield id="DIC" width="2" begin="2" end="1" resetval="0x2" description="Output Driver Impedance Control" range="" rwaccess="RW"/>
    <bitfield id="DE" width="1" begin="0" end="0" resetval="0x0" description="DLL Enable/Disable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR2" acronym="DDRPHY_MR2" offset="0x188" width="32" description="LPDDR4 Mode Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRL" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling" range="" rwaccess="RW"/>
    <bitfield id="WLS" width="1" begin="6" end="6" resetval="0x0" description="Write Latency Set" range="" rwaccess="RW"/>
    <bitfield id="WL" width="3" begin="5" end="3" resetval="0x0" description="Write Latency" range="" rwaccess="RW"/>
    <bitfield id="RL" width="3" begin="2" end="0" resetval="0x0" description="Read Latency" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR2_DDR3" acronym="DDRPHY_MR2_DDR3" offset="0x188" width="32" description="DDR3 Mode Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="5" begin="15" end="11" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="RTTWR" width="2" begin="10" end="9" resetval="0x0" description="Dynamic ODT" range="" rwaccess="RW"/>
    <bitfield id="RSVD_8" width="1" begin="8" end="8" resetval="0x0" description="Reserved.This bit is JEDEC reserved and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="SRT" width="1" begin="7" end="7" resetval="0x0" description="Self-Refresh Temperature Range" range="" rwaccess="RW"/>
    <bitfield id="ASR" width="1" begin="6" end="6" resetval="0x0" description="Auto Self-Refresh" range="" rwaccess="RW"/>
    <bitfield id="CWL" width="3" begin="5" end="3" resetval="0x0" description="CAS Write Latency" range="" rwaccess="RW"/>
    <bitfield id="PASR" width="3" begin="2" end="0" resetval="0x0" description="Partial Array Self Refresh" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR2_DDR4" acronym="DDRPHY_MR2_DDR4" offset="0x188" width="32" description="DDR4 Mode Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_14" width="2" begin="15" end="14" resetval="0x0" description="Reserved.This bit is JEDEC reserved and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="TRR" width="1" begin="13" end="13" resetval="0x0" description="TRR Mode setting" range="" rwaccess="RW"/>
    <bitfield id="WRCRC" width="1" begin="12" end="12" resetval="0x0" description="Write CRC.When 1b1, CRC is enabled for write operation." range="" rwaccess="RW"/>
    <bitfield id="RTTWR" width="3" begin="11" end="9" resetval="0x0" description="Dynamic ODT" range="" rwaccess="RW"/>
    <bitfield id="TRR_BGN_8" width="1" begin="8" end="8" resetval="0x0" description="Defines the bank group (BGn) to which TRR will be applied" range="" rwaccess="RW"/>
    <bitfield id="LPASR" width="2" begin="7" end="6" resetval="0x0" description="Low Power Array Self Refresh (LP ASR)" range="" rwaccess="RW"/>
    <bitfield id="CWL" width="3" begin="5" end="3" resetval="0x0" description="CAS Write Latency" range="" rwaccess="RW"/>
    <bitfield id="TRR_BGN_2" width="1" begin="2" end="2" resetval="0x0" description="Define the bank group (BGn) to which TRR will be applied" range="" rwaccess="RW"/>
    <bitfield id="TRR_BAN" width="2" begin="1" end="0" resetval="0x0" description="Define which bank (BAn) the target row is located" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR3" acronym="DDRPHY_MR3" offset="0x18C" width="32" description="LPDDR4 Mode Register 3">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DBIWR" width="1" begin="7" end="7" resetval="0x0" description="DBI-Write Enable" range="" rwaccess="RW"/>
    <bitfield id="DBIRD" width="1" begin="6" end="6" resetval="0x0" description="DBI-Read Enable" range="" rwaccess="RW"/>
    <bitfield id="PDDS" width="3" begin="5" end="3" resetval="0x6" description="Pull-down Drive Strength" range="" rwaccess="RW"/>
    <bitfield id="RSVD" width="1" begin="2" end="2" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="WRPST" width="1" begin="1" end="1" resetval="0x0" description="Write Postamble Length" range="" rwaccess="RW"/>
    <bitfield id="PUCAL" width="1" begin="0" end="0" resetval="0x1" description="Pull-up Calibration Point" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR3_DDR3" acronym="DDRPHY_MR3_DDR3" offset="0x18C" width="32" description="DDR3 Mode Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="13" begin="15" end="3" resetval="0x6" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="MPR" width="1" begin="2" end="2" resetval="0x0" description="Multi-Purpose Register Enable" range="" rwaccess="RW"/>
    <bitfield id="MPRLOC" width="2" begin="1" end="0" resetval="0x1" description="Multi-Purpose Register (MPR) Location" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR3_DDR4" acronym="DDRPHY_MR3_DDR4" offset="0x18C" width="32" description="DDR4 Mode Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="MPRRF" width="2" begin="12" end="11" resetval="0x0" description="Multi-Purpose Register Read Format" range="" rwaccess="RW"/>
    <bitfield id="WCL" width="2" begin="10" end="9" resetval="0x0" description="Write Command Latency when CRC and DM are enabled" range="" rwaccess="RW"/>
    <bitfield id="FGRM" width="3" begin="8" end="6" resetval="0x0" description="Fine Granularity Refresh Mode" range="" rwaccess="RW"/>
    <bitfield id="TSR" width="1" begin="5" end="5" resetval="0x1" description="Temp sensor readout" range="" rwaccess="RW"/>
    <bitfield id="PDA" width="1" begin="4" end="4" resetval="0x1" description="Per DRAM Addressability" range="" rwaccess="RW"/>
    <bitfield id="GDM" width="1" begin="3" end="3" resetval="0x0" description="Geardown Mode" range="" rwaccess="RW"/>
    <bitfield id="MPRO" width="1" begin="2" end="2" resetval="0x0" description="Multi-Purpose Operation" range="" rwaccess="RW"/>
    <bitfield id="MPRPSEL" width="2" begin="1" end="0" resetval="0x1" description="Multi-Purpose Register (MPR) Page Selection" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR4" acronym="DDRPHY_MR4" offset="0x190" width="32" description="LPDDR4 Mode Register 4">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR4_DDR3" acronym="DDRPHY_MR4_DDR3" offset="0x190" width="32" description="DDR3 Mode Register 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR4_DDR4" acronym="DDRPHY_MR4_DDR4" offset="0x190" width="32" description="DDR4 Mode Register 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="WRP" width="1" begin="12" end="12" resetval="0x0" description="Write Preamble" range="" rwaccess="RW"/>
    <bitfield id="RDP" width="1" begin="11" end="11" resetval="0x0" description="Read Preamble" range="" rwaccess="RW"/>
    <bitfield id="RPTM" width="1" begin="10" end="10" resetval="0x0" description="Read Preamble Training Mode" range="" rwaccess="RW"/>
    <bitfield id="SRA" width="1" begin="9" end="9" resetval="0x0" description="Self Refresh Abort" range="" rwaccess="RW"/>
    <bitfield id="CS2CMDL" width="3" begin="8" end="6" resetval="0x0" description="CS to Command Latency Mode" range="" rwaccess="RW"/>
    <bitfield id="RSVD1" width="1" begin="5" end="5" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="IVM" width="1" begin="4" end="4" resetval="0x0" description="Internal VREF Monitor" range="" rwaccess="RW"/>
    <bitfield id="TCRM" width="1" begin="3" end="3" resetval="0x0" description="Temperature Controlled Refresh Mode" range="" rwaccess="RW"/>
    <bitfield id="TCRR" width="1" begin="2" end="2" resetval="0x0" description="Temperature Controlled Refresh Range" range="" rwaccess="RW"/>
    <bitfield id="MPDM" width="1" begin="1" end="1" resetval="0x0" description="Maximum Power Down Mode" range="" rwaccess="RW"/>
    <bitfield id="RSVD_0" width="1" begin="0" end="0" resetval="0x0" description="This is a JEDEC reserved bit and is recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR5" acronym="DDRPHY_MR5" offset="0x194" width="32" description="LPDDR4 Mode Register 5">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR5_DDR3" acronym="DDRPHY_MR5_DDR3" offset="0x194" width="32" description="DDR3 Mode Register 5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x400" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR5_DDR4" acronym="DDRPHY_MR5_DDR4" offset="0x194" width="32" description="DDR4 Mode Register 5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="RDBI" width="1" begin="12" end="12" resetval="0x0" description="Read DBI" range="" rwaccess="RW"/>
    <bitfield id="WDBI" width="1" begin="11" end="11" resetval="0x0" description="Write DBI" range="" rwaccess="RW"/>
    <bitfield id="DM" width="1" begin="10" end="10" resetval="0x1" description="Data Mask" range="" rwaccess="RW"/>
    <bitfield id="CAPPE" width="1" begin="9" end="9" resetval="0x0" description="CA Parity Persistent Error" range="" rwaccess="RW"/>
    <bitfield id="RTTPARK" width="3" begin="8" end="6" resetval="0x0" description="RTT_PARK" range="" rwaccess="RW"/>
    <bitfield id="ODTIBPD" width="1" begin="5" end="5" resetval="0x0" description="ODT Input Buffer during Power Down mode" range="" rwaccess="RW"/>
    <bitfield id="CAPES" width="1" begin="4" end="4" resetval="0x0" description="C/A Parity Error Status" range="" rwaccess="RW"/>
    <bitfield id="CRCEC" width="1" begin="3" end="3" resetval="0x0" description="CRC Error Clear" range="" rwaccess="RW"/>
    <bitfield id="CAPM" width="3" begin="2" end="0" resetval="0x0" description="C/A Parity Latency Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR6" acronym="DDRPHY_MR6" offset="0x198" width="32" description="LPDDR4 Mode Register 6">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR6_DDR3" acronym="DDRPHY_MR6_DDR3" offset="0x198" width="32" description="DDR3 Mode Register 6">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x400" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR6_DDR4" acronym="DDRPHY_MR6_DDR4" offset="0x198" width="32" description="DDR4 Mode Register 6">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_13" width="3" begin="15" end="13" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="TCCDL" width="3" begin="12" end="10" resetval="0x1" description="CAS_n to CAS_n command delay for same bank group (tCCD_L)" range="" rwaccess="RW"/>
    <bitfield id="RSVD_9_8" width="2" begin="9" end="8" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="VDDQTEN" width="1" begin="7" end="7" resetval="0x0" description="VrefDQ Training Enable" range="" rwaccess="RW"/>
    <bitfield id="VDQTRG" width="1" begin="6" end="6" resetval="0x0" description="VrefDQ Training Range" range="" rwaccess="RW"/>
    <bitfield id="VDQTVAL" width="6" begin="5" end="0" resetval="0x0" description="VrefDQ Training Values" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR7" acronym="DDRPHY_MR7" offset="0x19C" width="32" description="LPDDR4 Mode Register 7">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="8" begin="7" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR7_DDR3" acronym="DDRPHY_MR7_DDR3" offset="0x19C" width="32" description="LPDDR2 Mode Register 7">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR7_DDR4" acronym="DDRPHY_MR7_DDR4" offset="0x19C" width="32" description="DDR4 Mode Register 7">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_0" width="16" begin="15" end="0" resetval="0x0" description="Reserve for future use." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR11" acronym="DDRPHY_MR11" offset="0x1AC" width="32" description="LPDDR4 Mode Register 11">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_15_8" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD_7" width="1" begin="7" end="7" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="CAODT" width="3" begin="6" end="4" resetval="0x0" description="CA Bus Receiver On-Die-Termination" range="" rwaccess="RW"/>
    <bitfield id="RSVD_3" width="1" begin="3" end="3" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="DQODT" width="3" begin="2" end="0" resetval="0x0" description="DQ Bus Receiver On-Die-Termination" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR11_DDR3" acronym="DDRPHY_MR11_DDR3" offset="0x1AC" width="32" description="DDR3 Mode Register 11">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR11_DDR4" acronym="DDRPHY_MR11_DDR4" offset="0x1AC" width="32" description="DDR4 Mode Register 11">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR12" acronym="DDRPHY_MR12" offset="0x1B0" width="32" description="LPDDR4 Mode Register 12">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="1" begin="7" end="7" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="VR_CA" width="1" begin="6" end="6" resetval="0x1" description="VREF_CA Range Select." range="" rwaccess="RW"/>
    <bitfield id="VREF_CA" width="6" begin="5" end="0" resetval="0xD" description="Controls the VREF(ca) levels for Frequency-Set-Point[1:0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR12_DDR3" acronym="DDRPHY_MR12_DDR3" offset="0x1B0" width="32" description="DDR3 Mode Register 12">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR12_DDR4" acronym="DDRPHY_MR12_DDR4" offset="0x1B0" width="32" description="DDR4 Mode Register 12">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR13" acronym="DDRPHY_MR13" offset="0x1B4" width="32" description="LPDDR4 Mode Register 13">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="FSPOP" width="1" begin="7" end="7" resetval="0x0" description="Frequency Set Point Operation Mode" range="" rwaccess="RW"/>
    <bitfield id="FSPWR" width="1" begin="6" end="6" resetval="0x0" description="Frequency Set Point Write Enable" range="" rwaccess="RW"/>
    <bitfield id="DMD" width="1" begin="5" end="5" resetval="0x0" description="Data Mask Enable" range="" rwaccess="RW"/>
    <bitfield id="RRO" width="1" begin="4" end="4" resetval="0x0" description="Refresh Rate Option" range="" rwaccess="RW"/>
    <bitfield id="VRCG" width="1" begin="3" end="3" resetval="0x1" description="VREF Current Generator" range="" rwaccess="RW"/>
    <bitfield id="VRO" width="1" begin="2" end="2" resetval="0x0" description="VREF Output" range="" rwaccess="RW"/>
    <bitfield id="RPT" width="1" begin="1" end="1" resetval="0x0" description="Read Preamble Training Mode" range="" rwaccess="RW"/>
    <bitfield id="CBT" width="1" begin="0" end="0" resetval="0x0" description="Command Bus Training" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR13_DDR3" acronym="DDRPHY_MR13_DDR3" offset="0x1B4" width="32" description="DDR3 Mode Register 13">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x8" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR13_DDR4" acronym="DDRPHY_MR13_DDR4" offset="0x1B4" width="32" description="DDR4 Mode Register 13">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x8" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR14" acronym="DDRPHY_MR14" offset="0x1B8" width="32" description="LPDDR4 Mode Register 14">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="1" begin="7" end="7" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="VR_DQ" width="1" begin="6" end="6" resetval="0x1" description="VREFDQ Range Selects." range="" rwaccess="RW"/>
    <bitfield id="VREF_DQ" width="6" begin="5" end="0" resetval="0xD" description="Reserved.Return zeroes on reads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR14_DDR3" acronym="DDRPHY_MR14_DDR3" offset="0x1B8" width="32" description="DDR3 Mode Register 14">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR14_DDR4" acronym="DDRPHY_MR14_DDR4" offset="0x1B8" width="32" description="DDR4 Mode Register 14">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x4D" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR22" acronym="DDRPHY_MR22" offset="0x1D8" width="32" description="LPDDR4 Mode Register 22">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="2" begin="7" end="6" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
    <bitfield id="ODTD_CA" width="1" begin="5" end="5" resetval="0x0" description="CA ODT termination disable." range="" rwaccess="RW"/>
    <bitfield id="ODTE_CS" width="1" begin="4" end="4" resetval="0x0" description="ODT CS override." range="" rwaccess="RW"/>
    <bitfield id="ODTE_CK" width="1" begin="3" end="3" resetval="0x0" description="ODT CK override." range="" rwaccess="RW"/>
    <bitfield id="CODT" width="3" begin="2" end="0" resetval="0x0" description="Controller ODT value for VOH calibration." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR22_DDR3" acronym="DDRPHY_MR22_DDR3" offset="0x1D8" width="32" description="DDR3 Mode Register 22">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_MR22_DDR4" acronym="DDRPHY_MR22_DDR4" offset="0x1D8" width="32" description="DDR4 Mode Register 22">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSVD" width="16" begin="15" end="0" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to 0x0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTCR0" acronym="DDRPHY_DTCR0" offset="0x200" width="32" description="Data Training Configuration Register 0">
    <bitfield id="RFSHDT" width="4" begin="31" end="28" resetval="0x8" description="Refresh During Training" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTDRS" width="2" begin="25" end="24" resetval="0x0" description="Data Training Debug Rank Select" range="" rwaccess="RW"/>
    <bitfield id="DTEXG" width="1" begin="23" end="23" resetval="0x0" description="Data Training with Early/Extended Gate" range="" rwaccess="RW"/>
    <bitfield id="DTEXD" width="1" begin="22" end="22" resetval="0x0" description="Data Training Extended Write DQS" range="" rwaccess="RW"/>
    <bitfield id="DTDSTP" width="1" begin="21" end="21" resetval="0x0" description="Data Training Debug Step" range="" rwaccess="RW1C"/>
    <bitfield id="DTDEN" width="1" begin="20" end="20" resetval="0x0" description="Data Training Debug Enable" range="" rwaccess="RW"/>
    <bitfield id="DTDBS" width="4" begin="19" end="16" resetval="0x0" description="Data Training Debug Byte Select" range="" rwaccess="RW"/>
    <bitfield id="DTRDBITR" width="2" begin="15" end="14" resetval="0x2" description="Data Training read DBI deskewing configuration" range="" rwaccess="RW"/>
    <bitfield id="DTBDC" width="1" begin="13" end="13" resetval="0x1" description="Data Training Bit Deskew Centering" range="" rwaccess="RW"/>
    <bitfield id="DTWBDDM" width="1" begin="12" end="12" resetval="0x1" description="Data Training Write Bit Deskew Data Mask" range="" rwaccess="RW"/>
    <bitfield id="RFSHEN" width="4" begin="11" end="8" resetval="0x1" description="Refreshes Issued During Entry to Training" range="" rwaccess="RW"/>
    <bitfield id="DTCMPD" width="1" begin="7" end="7" resetval="0x1" description="Data Training Compare Data" range="" rwaccess="RW"/>
    <bitfield id="DTMPR" width="1" begin="6" end="6" resetval="0x1" description="Data Training Using MPR" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MPCWEYE" width="1" begin="4" end="4" resetval="0x0" description="WEYE Training using MPC FIFO Commands" range="" rwaccess="RW"/>
    <bitfield id="DTRPTN" width="4" begin="3" end="0" resetval="0x7" description="Data Training Repeat Number" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTCR1" acronym="DDRPHY_DTCR1" offset="0x204" width="32" description="Data Training Configuration Register 1">
    <bitfield id="RANKEN_RSVD" width="14" begin="31" end="18" resetval="0x0" description="Rank Enable." range="" rwaccess="R"/>
    <bitfield id="RANKEN" width="2" begin="17" end="16" resetval="0x3" description="Rank Enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTRANK" width="2" begin="13" end="12" resetval="0x0" description="Data Training Rank" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLGDIFF" width="3" begin="10" end="8" resetval="0x2" description="Read Leveling Gate Sampling Difference" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLGS" width="3" begin="6" end="4" resetval="0x3" description="Read Leveling Gate Shift" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDPRMVL_TRN" width="1" begin="2" end="2" resetval="0x1" description="Read Preamble Training enable" range="" rwaccess="RW"/>
    <bitfield id="RDLVLEN" width="1" begin="1" end="1" resetval="0x1" description="Read Leveling Enable" range="" rwaccess="RW"/>
    <bitfield id="BSTEN" width="1" begin="0" end="0" resetval="0x1" description="Basic Gate Training Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTAR0" acronym="DDRPHY_DTAR0" offset="0x208" width="32" description="Data Training Address Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MPRLOC" width="2" begin="29" end="28" resetval="0x0" description="Multi-Purpose Register (MPR) Location" range="" rwaccess="RW"/>
    <bitfield id="DTBGBK1" width="4" begin="27" end="24" resetval="0x4" description="Data Training Bank Group and Bank Address" range="" rwaccess="RW"/>
    <bitfield id="DTBGBK0" width="4" begin="23" end="20" resetval="0x0" description="Data Training Bank Group and Bank Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTROW" width="18" begin="17" end="0" resetval="0x0" description="Data Training Row Address" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTAR1" acronym="DDRPHY_DTAR1" offset="0x20C" width="32" description="Data Training Address Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL1" width="9" begin="24" end="16" resetval="0x1" description="Data Training Column Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL0" width="9" begin="8" end="0" resetval="0x0" description="Data Training Column Address" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTAR2" acronym="DDRPHY_DTAR2" offset="0x210" width="32" description="Data Training Address Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL3" width="9" begin="24" end="16" resetval="0x3" description="Data Training Column Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DTCOL2" width="9" begin="8" end="0" resetval="0x2" description="Data Training Column Address" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTDR0" acronym="DDRPHY_DTDR0" offset="0x218" width="32" description="Data Training Data Register 0">
    <bitfield id="DTBYTE3" width="8" begin="31" end="24" resetval="0xDD" description="Data Training Data" range="" rwaccess="RW"/>
    <bitfield id="DTBYTE2" width="8" begin="23" end="16" resetval="0x22" description="Data Training Data" range="" rwaccess="RW"/>
    <bitfield id="DTBYTE1" width="8" begin="15" end="8" resetval="0xEE" description="Data Training Data" range="" rwaccess="RW"/>
    <bitfield id="DTBYTE0" width="8" begin="7" end="0" resetval="0x11" description="Data Training Data" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTDR1" acronym="DDRPHY_DTDR1" offset="0x21C" width="32" description="Data Training Data Register 1">
    <bitfield id="DTBYTE7" width="8" begin="31" end="24" resetval="0x77" description="Data Training Data" range="" rwaccess="RW"/>
    <bitfield id="DTBYTE6" width="8" begin="23" end="16" resetval="0x88" description="Data Training Data" range="" rwaccess="RW"/>
    <bitfield id="DTBYTE5" width="8" begin="15" end="8" resetval="0xBB" description="Data Training Data" range="" rwaccess="RW"/>
    <bitfield id="DTBYTE4" width="8" begin="7" end="0" resetval="0x44" description="Data Training Data" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DTEDR0" acronym="DDRPHY_DTEDR0" offset="0x230" width="32" description="Data Training Eye Data Register 0">
    <bitfield id="WDQBMX" width="8" begin="31" end="24" resetval="0x0" description="Data Training Write BDL Shift Maximum." range="" rwaccess="R"/>
    <bitfield id="WDQBMN" width="6" begin="23" end="18" resetval="0x0" description="Data Training Write BDL Shift Minimum." range="" rwaccess="R"/>
    <bitfield id="WDQLMX" width="9" begin="17" end="9" resetval="0x0" description="Data Training WDQ LCDL Maximum." range="" rwaccess="R"/>
    <bitfield id="WDQLMN" width="9" begin="8" end="0" resetval="0x0" description="Data Training WDQ LCDL Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DTEDR1" acronym="DDRPHY_DTEDR1" offset="0x234" width="32" description="Data Training Eye Data Register 1">
    <bitfield id="RDQSBMX" width="8" begin="31" end="24" resetval="0x0" description="Data Training Read BDL Shift Maximum." range="" rwaccess="R"/>
    <bitfield id="RDQSBMN" width="6" begin="23" end="18" resetval="0x0" description="Data Training Read BDL Shift Minimum." range="" rwaccess="R"/>
    <bitfield id="RDQSLMX" width="9" begin="17" end="9" resetval="0x0" description="Data Training RDQS LCDL Maximum." range="" rwaccess="R"/>
    <bitfield id="RDQSLMN" width="9" begin="8" end="0" resetval="0x0" description="Data Training RDQS LCDL Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DTEDR2" acronym="DDRPHY_DTEDR2" offset="0x238" width="32" description="Data Training Eye Data Register 2">
    <bitfield id="RDQSNBMX" width="8" begin="31" end="24" resetval="0x0" description="Data Training Read BDL Shift Maximum." range="" rwaccess="R"/>
    <bitfield id="RDQSNBMN" width="6" begin="23" end="18" resetval="0x0" description="Data Training Read BDL Shift Minimum." range="" rwaccess="R"/>
    <bitfield id="RDQSNLMX" width="9" begin="17" end="9" resetval="0x0" description="Data Training RDQSN LCDL Maximum." range="" rwaccess="R"/>
    <bitfield id="RDQSNLMN" width="9" begin="8" end="0" resetval="0x0" description="Data Training RDQSN LCDL Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_VTDR" acronym="DDRPHY_VTDR" offset="0x23C" width="32" description="VREF Training Data Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVREFMX" width="7" begin="30" end="24" resetval="0x7F" description="DRAM DQ VREF Maximum." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVREFMN" width="7" begin="22" end="16" resetval="0x0" description="DRAM DQ VREF Minimum." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DVREFMX" width="6" begin="13" end="8" resetval="0x3F" description="DRAM DQ VREF Maximum." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DVREFMN" width="6" begin="5" end="0" resetval="0x0" description="DRAM DQ VREF Minimum." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_PGCR8" acronym="DDRPHY_PGCR8" offset="0x248" width="32" description="PHY General Configuration Register 8">
    <bitfield id="INC_DQS2DQ_CF" width="4" begin="31" end="28" resetval="0x0" description="Counter Cycles Factor" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_CM" width="8" begin="27" end="20" resetval="0x0" description="Counter Cycle Multiplier" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_RANKEN_RSVD" width="2" begin="19" end="18" resetval="0x0" description="Rank Enable" range="" rwaccess="R"/>
    <bitfield id="INC_DQS2DQ_RANKEN" width="2" begin="17" end="16" resetval="0x3" description="Rank Enable" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_MODE" width="1" begin="15" end="15" resetval="0x0" description="Self Incremental DQS2DQ Training" range="" rwaccess="RW"/>
    <bitfield id="INC_DQS2DQ_EN" width="1" begin="14" end="14" resetval="0x0" description="Incremental DQS2DQ Training" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="13" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BSWAPMSB" width="9" begin="8" end="0" resetval="0xAA" description="When a bit is set, it indicates that the corresponding PHY byte lane is connected to MSByte of the LPDDR4 DRAM 16 bit instance it is connected to." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DQSDR0" acronym="DDRPHY_DQSDR0" offset="0x250" width="32" description="DQS Drift Register 0">
    <bitfield id="DFTDLY" width="4" begin="31" end="28" resetval="0x0" description="Number of delay taps by which the DQS gate LCDL will be updated when DQS drift is detected" range="" rwaccess="RW"/>
    <bitfield id="DFTZQUP" width="1" begin="27" end="27" resetval="0x0" description="Drift Impedance Update" range="" rwaccess="RW"/>
    <bitfield id="DFTDDLUP" width="1" begin="26" end="26" resetval="0x0" description="Drift DDL Update" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="25" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DFTRDSPC" width="2" begin="21" end="20" resetval="0x0" description="Drift Read Spacing" range="" rwaccess="RW"/>
    <bitfield id="DFTB2BRD" width="4" begin="19" end="16" resetval="0x8" description="Drift Back-to-Back Reads" range="" rwaccess="RW"/>
    <bitfield id="DFTIDLRD" width="4" begin="15" end="12" resetval="0x8" description="Drift Idle Reads" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DFTGPULSE" width="4" begin="7" end="4" resetval="0x0" description="Gate Pulse Enable" range="" rwaccess="RW"/>
    <bitfield id="DFTUPMODE" width="2" begin="3" end="2" resetval="0x0" description="DQS Drift Update Mode" range="" rwaccess="RW"/>
    <bitfield id="DFTDTMODE" width="1" begin="1" end="1" resetval="0x0" description="DQS Drift Detection Mode" range="" rwaccess="RW"/>
    <bitfield id="DFTDTEN" width="1" begin="0" end="0" resetval="0x0" description="DQS Drift Detection Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DQSDR1" acronym="DDRPHY_DQSDR1" offset="0x254" width="32" description="DQS Drift Register 1">
    <bitfield id="DFTUPDACKF" width="3" begin="31" end="29" resetval="0x5" description="Drift DFI Update Request ACK to DQS Drift FSM issing IDLE REad Cycles Factor" range="" rwaccess="RW"/>
    <bitfield id="DFTUPDACKC" width="5" begin="28" end="24" resetval="0x8" description="Drift DFI Update ACK to DQS Drift FSM issuing IDLE Read Cycles" range="" rwaccess="RW"/>
    <bitfield id="DFTRDB2BF" width="4" begin="23" end="20" resetval="0x0" description="Drift Back-to-Back Read Cycles Factor" range="" rwaccess="RW"/>
    <bitfield id="DFTRDIDLF" width="4" begin="19" end="16" resetval="0x0" description="Drift Idle Read Cycles Factor" range="" rwaccess="RW"/>
    <bitfield id="DFTRDB2BC" width="8" begin="15" end="8" resetval="0x0" description="Drift Back-to-Back Read Cycles" range="" rwaccess="RW"/>
    <bitfield id="DFTRDIDLC" width="8" begin="7" end="0" resetval="0x0" description="Drift Idle Read Cycles" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DQSDR2" acronym="DDRPHY_DQSDR2" offset="0x258" width="32" description="DQS Drift Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DFTTHRSH" width="8" begin="23" end="16" resetval="0x0" description="Drift Threshold" range="" rwaccess="RW"/>
    <bitfield id="DFTMNTPRD" width="16" begin="15" end="0" resetval="0x0" description="Drift Monitor Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTRR" acronym="DDRPHY_BISTRR" offset="0x400" width="32" description="BIST Run Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BPRBST" width="1" begin="29" end="29" resetval="0x0" description="BIST PRBS Type." range="" rwaccess="RW"/>
    <bitfield id="BSOMA" width="1" begin="28" end="28" resetval="0x0" description="BIST Stop on Maximum Address" range="" rwaccess="RW"/>
    <bitfield id="BACDPAT" width="2" begin="27" end="26" resetval="0x0" description="BIST AC Data Pattern" range="" rwaccess="RW"/>
    <bitfield id="BCCSEL" width="1" begin="25" end="25" resetval="0x0" description="BIST Clock Cycle Select" range="" rwaccess="RW"/>
    <bitfield id="BCKSEL" width="2" begin="24" end="23" resetval="0x0" description="BIST CK Select" range="" rwaccess="RW"/>
    <bitfield id="BDXSEL" width="4" begin="22" end="19" resetval="0xF" description="BIST DATX8 Select" range="" rwaccess="RW"/>
    <bitfield id="BDXDPAT" width="2" begin="18" end="17" resetval="0x0" description="BIST Data Pattern" range="" rwaccess="RW"/>
    <bitfield id="BDMEN" width="1" begin="16" end="16" resetval="0x0" description="BIST Data Mask Enable" range="" rwaccess="RW"/>
    <bitfield id="BACEN" width="1" begin="15" end="15" resetval="0x0" description="BIST AC Enable" range="" rwaccess="RW"/>
    <bitfield id="BDXEN" width="1" begin="14" end="14" resetval="0x0" description="BIST DATX8 Enable" range="" rwaccess="RW"/>
    <bitfield id="BSONF" width="1" begin="13" end="13" resetval="0x0" description="BIST Stop On Nth Fail" range="" rwaccess="RW"/>
    <bitfield id="NFAIL" width="8" begin="12" end="5" resetval="0x0" description="Number of Failures" range="" rwaccess="RW"/>
    <bitfield id="BINF" width="1" begin="4" end="4" resetval="0x0" description="BIST Infinite Run" range="" rwaccess="RW"/>
    <bitfield id="BMODE" width="1" begin="3" end="3" resetval="0x0" description="BIST Mode" range="" rwaccess="RW"/>
    <bitfield id="BINST" width="3" begin="2" end="0" resetval="0x0" description="BIST Instruction" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTWCR" acronym="DDRPHY_BISTWCR" offset="0x404" width="32" description="BIST Word Count Register">
    <bitfield id="BACWCNT" width="16" begin="31" end="16" resetval="0x20" description="BIST AC Word Count" range="" rwaccess="RW"/>
    <bitfield id="BDXWCNT" width="16" begin="15" end="0" resetval="0x20" description="BIST DX Word Count" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTMSKR0" acronym="DDRPHY_BISTMSKR0" offset="0x408" width="32" description="BIST Mask Register 0">
    <bitfield id="CSMSK_RSVD" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSMSK" width="2" begin="21" end="20" resetval="0x0" description="Mask bit for each of the up to 12 CS_N bits." range="" rwaccess="RW"/>
    <bitfield id="ACTMSK" width="1" begin="19" end="19" resetval="0x0" description="Mask bit for the RAS." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="AMSK" width="18" begin="17" end="0" resetval="0x0" description="Mask bit for each of the up to 16 address bits." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTMSKR1" acronym="DDRPHY_BISTMSKR1" offset="0x40C" width="32" description="BIST Mask Register 1">
    <bitfield id="DMMSK" width="4" begin="31" end="28" resetval="0x0" description="Mask bit for the data mask (DM) bit." range="" rwaccess="RW"/>
    <bitfield id="PARINMSK" width="1" begin="27" end="27" resetval="0x0" description="Mask bit for the PAR_IN." range="" rwaccess="RW"/>
    <bitfield id="CIDMSK_RSVD" width="2" begin="26" end="25" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CIDMSK" width="1" begin="24" end="24" resetval="0x0" description="Mask bits for each of the up to 3 Chip IP bits." range="" rwaccess="RW"/>
    <bitfield id="ODTMSK_RSVD" width="6" begin="23" end="18" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTMSK" width="2" begin="17" end="16" resetval="0x0" description="Mask bit for each of the up to 8 ODT bits." range="" rwaccess="RW"/>
    <bitfield id="CKEMSK_RSVD" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEMSK" width="2" begin="9" end="8" resetval="0x0" description="Mask bit for each of the up to 8 CKE bits." range="" rwaccess="RW"/>
    <bitfield id="BAMSK" width="4" begin="7" end="4" resetval="0x0" description="Mask bit for each of the up to 4 bank address bits." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTMSKR2" acronym="DDRPHY_BISTMSKR2" offset="0x410" width="32" description="BIST Mask Register 2">
    <bitfield id="DQMSK" width="32" begin="31" end="0" resetval="0x0" description="Mask bit for each of the 8 data (DQ) bits" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTLSR" acronym="DDRPHY_BISTLSR" offset="0x414" width="32" description="BIST LFSR Seed Register">
    <bitfield id="SEED" width="32" begin="31" end="0" resetval="0x1234ABCD" description="LFSR seed for pseudo-random BIST patterns" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR0" acronym="DDRPHY_BISTAR0" offset="0x418" width="32" description="BIST Address Register 0">
    <bitfield id="BBANK" width="4" begin="31" end="28" resetval="0x0" description="BIST Bank Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="27" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BCOL" width="12" begin="11" end="0" resetval="0x0" description="BIST Column Address" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR1" acronym="DDRPHY_BISTAR1" offset="0x41C" width="32" description="BIST Address Register 1">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BMRANK" width="4" begin="19" end="16" resetval="0xF" description="BIST Maximum Rank" range="" rwaccess="RW"/>
    <bitfield id="BAINC" width="12" begin="15" end="4" resetval="0x0" description="BIST Address Increment" range="" rwaccess="RW"/>
    <bitfield id="BRANK" width="4" begin="3" end="0" resetval="0x0" description="BIST Rank" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR2" acronym="DDRPHY_BISTAR2" offset="0x420" width="32" description="BIST Address Register 2">
    <bitfield id="BMBANK" width="4" begin="31" end="28" resetval="0xF" description="BIST Maximum Bank Address" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="27" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BMCOL" width="12" begin="11" end="0" resetval="0xFFF" description="BIST Maximum Column Address" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR3" acronym="DDRPHY_BISTAR3" offset="0x424" width="32" description="BIST Address Register 3">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BROW" width="18" begin="17" end="0" resetval="0x0" description="BIST Row Address" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTAR4" acronym="DDRPHY_BISTAR4" offset="0x428" width="32" description="BIST Address Register 4">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BMROW" width="18" begin="17" end="0" resetval="0x0003FFFF" description="BIST Maximum Row Address" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTUDPR" acronym="DDRPHY_BISTUDPR" offset="0x42C" width="32" description="BIST User Data Pattern Register">
    <bitfield id="BUDP1" width="16" begin="31" end="16" resetval="0xFFFF" description="BIST User Data Pattern 1" range="" rwaccess="RW"/>
    <bitfield id="BUDP0" width="16" begin="15" end="0" resetval="0x0" description="BIST User Data Pattern 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_BISTGSR" acronym="DDRPHY_BISTGSR" offset="0x430" width="32" description="BIST General Status Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RASBER" width="2" begin="29" end="28" resetval="0x0" description="RAS_n/ACT_n Bit Error" range="" rwaccess="R"/>
    <bitfield id="DMBER" width="8" begin="27" end="20" resetval="0x0" description="DM Bit Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="BDXERR" width="9" begin="10" end="2" resetval="0x0" description="BIST Data Error" range="" rwaccess="R"/>
    <bitfield id="BACERR" width="1" begin="1" end="1" resetval="0x0" description="BIST Address/Command Error" range="" rwaccess="R"/>
    <bitfield id="BDONE" width="1" begin="0" end="0" resetval="0x0" description="BIST Done" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTWER0" acronym="DDRPHY_BISTWER0" offset="0x434" width="32" description="BIST Word Error Register 0">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACWER" width="18" begin="17" end="0" resetval="0x0" description="Address/Command Word Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTWER1" acronym="DDRPHY_BISTWER1" offset="0x438" width="32" description="BIST Word Error Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXWER" width="16" begin="15" end="0" resetval="0x0" description="Byte Word Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER0" acronym="DDRPHY_BISTBER0" offset="0x43C" width="32" description="BIST Bit Error Register 0">
    <bitfield id="ABER" width="32" begin="31" end="0" resetval="0x0" description="Address Bit Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER1" acronym="DDRPHY_BISTBER1" offset="0x440" width="32" description="BIST Bit Error Register 1">
    <bitfield id="CSBER_RSVD" width="20" begin="31" end="12" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSBER" width="4" begin="11" end="8" resetval="0x0" description="CS_N Bit Error." range="" rwaccess="R"/>
    <bitfield id="BABER" width="8" begin="7" end="0" resetval="0x0" description="Bank Address Bit Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER2" acronym="DDRPHY_BISTBER2" offset="0x444" width="32" description="BIST Bit Error Register 2">
    <bitfield id="DQBER0" width="32" begin="31" end="0" resetval="0x0" description="Data Bit Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER3" acronym="DDRPHY_BISTBER3" offset="0x448" width="32" description="BIST Bit Error Register 3">
    <bitfield id="DQBER1" width="32" begin="31" end="0" resetval="0x0" description="Data Bit Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER4" acronym="DDRPHY_BISTBER4" offset="0x44C" width="32" description="BIST Bit Error Register 4">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CIDBER_RSVD" width="4" begin="13" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CIDBER" width="2" begin="9" end="8" resetval="0x0" description="Chip ID Bit Error." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ABER" width="4" begin="3" end="0" resetval="0x0" description="Address Bit Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTWCSR" acronym="DDRPHY_BISTWCSR" offset="0x450" width="32" description="BIST Word Count Status Register">
    <bitfield id="DXWCNT" width="16" begin="31" end="16" resetval="0x0" description="Byte Word Count" range="" rwaccess="R"/>
    <bitfield id="ACWCNT" width="16" begin="15" end="0" resetval="0x0" description="Address/Command Word Count" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTFWR0" acronym="DDRPHY_BISTFWR0" offset="0x454" width="32" description="BIST Fail Word Register 0">
    <bitfield id="CSWEBS_RSVD" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSWEBS" width="2" begin="21" end="20" resetval="0x0" description="Bit status during a word error for each of the up to 12 CS# bits." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACTWEBS" width="1" begin="18" end="18" resetval="0x0" description="Bit status during a word error for the RAS." range="" rwaccess="R"/>
    <bitfield id="AWEBS" width="18" begin="17" end="0" resetval="0x0" description="Bit status during a word error for each of the up to 16 address bits" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTFWR1" acronym="DDRPHY_BISTFWR1" offset="0x458" width="32" description="BIST Fail Word Register 1">
    <bitfield id="DMWEBS" width="4" begin="31" end="28" resetval="0x0" description="Bit status during a word error for the data mask (DM) bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="27" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CIDWEBS_RSVD" width="2" begin="22" end="21" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CIDWEBS" width="1" begin="20" end="20" resetval="0x0" description="Bit status during a word error for each of the up to 3 chip ID bits." range="" rwaccess="R"/>
    <bitfield id="BAWEBS" width="4" begin="19" end="16" resetval="0x0" description="Bit status during a word error for each of the bank address bits" range="" rwaccess="R"/>
    <bitfield id="ODTWEBS_RSVD" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTWEBS" width="2" begin="9" end="8" resetval="0x0" description="Bit status during a word error for each of the up to 8 ODT bits." range="" rwaccess="R"/>
    <bitfield id="CKEWEBS_RSVD" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEWEBS" width="2" begin="1" end="0" resetval="0x0" description="Bit status during a word error for each of the up to 8 CKE bits." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTFWR2" acronym="DDRPHY_BISTFWR2" offset="0x45C" width="32" description="BIST Fail Word Register 2">
    <bitfield id="DQWEBS" width="32" begin="31" end="0" resetval="0x0" description="Bit status during a word error for each of the 8 data (DQ) bits" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_BISTBER5" acronym="DDRPHY_BISTBER5" offset="0x460" width="32" description="BIST Bit Error Register 5">
    <bitfield id="ODTBER_RSVD" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTBER" width="4" begin="19" end="16" resetval="0x0" description="ODT Bit Error." range="" rwaccess="R"/>
    <bitfield id="CKEBER_RSVD" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEBER" width="4" begin="3" end="0" resetval="0x0" description="CKE Bit Error." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RANKIDR" acronym="DDRPHY_RANKIDR" offset="0x4DC" width="32" description="Rank ID Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RANKRID" width="4" begin="19" end="16" resetval="0x0" description="Rank Read ID" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RANKWID" width="4" begin="3" end="0" resetval="0x0" description="Rank Write ID" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_RIOCR0" acronym="DDRPHY_RIOCR0" offset="0x4E0" width="32" description="Rank I/O Configuration Register 0">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RIOCR1" acronym="DDRPHY_RIOCR1" offset="0x4E4" width="32" description="Rank I/O Configuration Register 1">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RIOCR2" acronym="DDRPHY_RIOCR2" offset="0x4E8" width="32" description="Rank I/O Configuration Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="COEMODE_RSVD" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="COEMODE" width="2" begin="25" end="24" resetval="0x0" description="SDRAM C Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
    <bitfield id="CSOEMODE_RSVD" width="20" begin="23" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CSOEMODE" width="4" begin="3" end="0" resetval="0x0" description="SDRAM CS_n Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_RIOCR3" acronym="DDRPHY_RIOCR3" offset="0x4EC" width="32" description="Rank I/O Configuration Register 3">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_RIOCR4" acronym="DDRPHY_RIOCR4" offset="0x4F0" width="32" description="Rank I/O Configuration Register 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKEOEMODE_RSVD" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKEOEMODE" width="4" begin="3" end="0" resetval="0x5" description="SDRAM CKE Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_RIOCR5" acronym="DDRPHY_RIOCR5" offset="0x4F4" width="32" description="Rank I/O Configuration Register 5">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODTOEMODE_RSVD" width="12" begin="15" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ODTOEMODE" width="4" begin="3" end="0" resetval="0x5" description="SDRAM On-die Termination Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR0" acronym="DDRPHY_ACIOCR0" offset="0x500" width="32" description="AC I/O Configuration Register 0">
    <bitfield id="ACSR" width="2" begin="31" end="30" resetval="0x0" description="Address/Command Slew Rate (D3F I/O Only)" range="" rwaccess="RW"/>
    <bitfield id="RSTIOM" width="1" begin="29" end="29" resetval="0x1" description="SDRAM Reset I/O Mode" range="" rwaccess="RW"/>
    <bitfield id="RSTPDR" width="1" begin="28" end="28" resetval="0x1" description="SDRAM Reset Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RSTODT" width="1" begin="26" end="26" resetval="0x0" description="SDRAM Reset On-Die Termination" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="25" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESR" width="8" begin="23" end="16" resetval="0x7" description="Decoupling Capacitance ESR Control in D5M I/O ring" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACPNUMSEL" width="2" begin="11" end="10" resetval="0x0" description="Address/Command custom pin mapping configuration" range="" rwaccess="RW"/>
    <bitfield id="CKDCC" width="4" begin="9" end="6" resetval="0x0" description="CK Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="ACPDRMODE" width="2" begin="5" end="4" resetval="0x0" description="AC Power Down Receiver Mode" range="" rwaccess="RW"/>
    <bitfield id="ACODTMODE" width="2" begin="3" end="2" resetval="0x0" description="AC On-die Termination Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACRANKCLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Control delayed or non-delayed clock to CS_N/ODT?CKE AC slices." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR1" acronym="DDRPHY_ACIOCR1" offset="0x504" width="32" description="AC I/O Configuration Register 1">
    <bitfield id="AOEMODE" width="32" begin="31" end="0" resetval="0x0" description="SDRAM Address Output Enable (OE) Mode Selection" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR2" acronym="DDRPHY_ACIOCR2" offset="0x508" width="32" description="AC I/O Configuration Register 2">
    <bitfield id="CLKGENCLKGATE" width="1" begin="31" end="31" resetval="0x0" description="Clock gating for glue logic inside CLKGEN and glue logic inside CONTROL slice" range="" rwaccess="RW"/>
    <bitfield id="ACOECLKGATE0" width="1" begin="30" end="30" resetval="0x0" description="Clock gating for Output Enable D slices [0]" range="" rwaccess="RW"/>
    <bitfield id="ACPDRCLKGATE0" width="1" begin="29" end="29" resetval="0x0" description="Clock gating for Power Down Receiver D slices [0]" range="" rwaccess="RW"/>
    <bitfield id="ACTECLKGATE0" width="1" begin="28" end="28" resetval="0x0" description="Clock gating for Termination Enable D slices [0]" range="" rwaccess="RW"/>
    <bitfield id="CKNCLKGATE0" width="2" begin="27" end="26" resetval="0x0" description="Clock gating for CK# D slices[1:0]" range="" rwaccess="RW"/>
    <bitfield id="CKCLKGATE0" width="2" begin="25" end="24" resetval="0x0" description="Clock gating for CK D slices[1:0]" range="" rwaccess="RW"/>
    <bitfield id="ACCLKGATE0" width="24" begin="23" end="0" resetval="0x0" description="Clock gating for AC D slices[23:0]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR3" acronym="DDRPHY_ACIOCR3" offset="0x50C" width="32" description="AC I/O Configuration Register 3">
    <bitfield id="PAROEMODE" width="2" begin="31" end="30" resetval="0x0" description="SDRAM Parity Output Enable (OE) Mode Selection" range="" rwaccess="RW"/>
    <bitfield id="BGOEMODE" width="4" begin="29" end="26" resetval="0x0" description="SDRAM Bank Group Output Enable (OE) Mode Selection" range="" rwaccess="RW"/>
    <bitfield id="BAOEMODE" width="4" begin="25" end="22" resetval="0x0" description="SDRAM Bank Address Output Enable (OE) Mode Selection" range="" rwaccess="RW"/>
    <bitfield id="A17OEMODE" width="2" begin="21" end="20" resetval="0x0" description="SDRAM A[17] Output Enable (OE) Mode Selection" range="" rwaccess="RW"/>
    <bitfield id="A16OEMODE" width="2" begin="19" end="18" resetval="0x0" description="SDRAM A[16] / RAS_n Output Enable (OE) Mode Selection" range="" rwaccess="RW"/>
    <bitfield id="ACTOEMODE" width="2" begin="17" end="16" resetval="0x0" description="SDRAM ACT_n Output Enable (OE) Mode Selection (DDR4 only)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKOEMODE_RSVD" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CKOEMODE" width="4" begin="3" end="0" resetval="0x5" description="SDRAM CK Output Enable (OE) Mode Selection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR4" acronym="DDRPHY_ACIOCR4" offset="0x510" width="32" description="AC I/O Configuration Register 4">
    <bitfield id="LBCLKGATE" width="1" begin="31" end="31" resetval="0x0" description="Clock gating for AC LB slices and loopback read valid slices" range="" rwaccess="RW"/>
    <bitfield id="ACOECLKGATE1" width="1" begin="30" end="30" resetval="0x0" description="Clock gating for Output Enable D slices [1]" range="" rwaccess="RW"/>
    <bitfield id="ACPDRCLKGATE1" width="1" begin="29" end="29" resetval="0x0" description="Clock gating for Power Down Receiver D slices [1]" range="" rwaccess="RW"/>
    <bitfield id="ACTECLKGATE1" width="1" begin="28" end="28" resetval="0x0" description="Clock gating for Termination Enable D slices [1]" range="" rwaccess="RW"/>
    <bitfield id="CKNCLKGATE1" width="2" begin="27" end="26" resetval="0x0" description="Clock gating for CK# D slices[3:2]" range="" rwaccess="RW"/>
    <bitfield id="CKCLKGATE1" width="2" begin="25" end="24" resetval="0x0" description="Clock gating for CK D slices[3:2]" range="" rwaccess="RW"/>
    <bitfield id="ACCLKGATE1" width="24" begin="23" end="0" resetval="0x0" description="Clock gating for AC D slices[47:24]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACIOCR5" acronym="DDRPHY_ACIOCR5" offset="0x514" width="32" description="AC I/O Configuration Register 5">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF and PVREFE cells in AC IO ring" range="" rwaccess="RW"/>
    <bitfield id="ACXIOM" width="3" begin="24" end="22" resetval="0x0" description="AC IO Mode" range="" rwaccess="RW"/>
    <bitfield id="ACTXM" width="11" begin="21" end="11" resetval="0x0" description="AC IO Transmitter Mode" range="" rwaccess="RW"/>
    <bitfield id="ACRXM" width="11" begin="10" end="0" resetval="0x0" description="AC IO Receiver Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_IOVCR0" acronym="DDRPHY_IOVCR0" offset="0x520" width="32" description="IO VREF Control Register 0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Address/command lane VREF Pad Enable" range="" rwaccess="RW"/>
    <bitfield id="ACREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Address/command lane Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="ACREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Address/command lane Single-End VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="ACREFIEN" width="1" begin="24" end="24" resetval="0x1" description="Address/command lane Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="ACREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generato REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="ACREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Address/command lane External VREF Select" range="" rwaccess="RW"/>
    <bitfield id="ACREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Single ended VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="ACREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Address/command lane Single-End VREF Select" range="" rwaccess="RW"/>
    <bitfield id="ACVREFISELRANGE" width="1" begin="7" end="7" resetval="0x0" description="Internal VREF generator REFSEL ragne select" range="" rwaccess="RW"/>
    <bitfield id="ACVREFISEL" width="7" begin="6" end="0" resetval="0x0" description="REFSEL Control for internal AC IOs" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_VTCR0" acronym="DDRPHY_VTCR0" offset="0x528" width="32" description="VREF Training Control Register 0">
    <bitfield id="TVREF" width="3" begin="31" end="29" resetval="0x7" description="Number of ctl_clk required to meet (&amp;amp;gt; 150ns) timing requirements during DRAM DQ VREF training" range="" rwaccess="RW"/>
    <bitfield id="DVEN" width="1" begin="28" end="28" resetval="0x1" description="DRAM DQ VREF training Enable" range="" rwaccess="RW"/>
    <bitfield id="PDAEN" width="1" begin="27" end="27" resetval="0x0" description="Per Device Addressability Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="VWCR" width="4" begin="25" end="22" resetval="0x0" description="VREF Word Count" range="" rwaccess="RW"/>
    <bitfield id="DVSS" width="4" begin="21" end="18" resetval="0x0" description="DRAM DQ VREF step size used during DRAM VREF training" range="" rwaccess="RW"/>
    <bitfield id="DVMAX" width="6" begin="17" end="12" resetval="0x32" description="Maximum VREF limit value used during DRAM VREF training" range="" rwaccess="RW"/>
    <bitfield id="DVMIN" width="6" begin="11" end="6" resetval="0x0" description="Minimum VREF limit value used during DRAM VREF training" range="" rwaccess="RW"/>
    <bitfield id="DVINIT" width="6" begin="5" end="0" resetval="0x19" description="Initial DRAM DQ VREF value used during DRAM VREF training" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_VTCR1" acronym="DDRPHY_VTCR1" offset="0x52C" width="32" description="VREF Training Control Register 1">
    <bitfield id="HVSS" width="4" begin="31" end="28" resetval="0x0" description="Host VREF step size used during VREF training.The register value of N indicates step size of (N+1)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVMAX" width="7" begin="26" end="20" resetval="0x7F" description="Maximum VREF limit value used during DRAM VREF training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="19" end="19" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="HVMIN" width="7" begin="18" end="12" resetval="0x0" description="Minimum VREF limit value used during DRAM VREF training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SHRNK" width="2" begin="10" end="9" resetval="0x0" description="Static Host Vref Rank Value" range="" rwaccess="RW"/>
    <bitfield id="SHREN" width="1" begin="8" end="8" resetval="0x0" description="Static Host Vref Rank Enable" range="" rwaccess="RW"/>
    <bitfield id="TVREFIO" width="3" begin="7" end="5" resetval="0x3" description="Number of ctl_clk required to meet (&amp;amp;gt; 200ns) VREF Settling timing requirements during Host IO VREF training" range="" rwaccess="RW"/>
    <bitfield id="EOFF" width="2" begin="4" end="3" resetval="0x2" description="Eye LCDL Offset value for VREF training" range="" rwaccess="RW"/>
    <bitfield id="ENUM" width="1" begin="2" end="2" resetval="0x0" description="Number of LCDL Eye points for which VREF training is repeated" range="" rwaccess="RW"/>
    <bitfield id="HVEN" width="1" begin="1" end="1" resetval="0x1" description="HOST (IO) internal VREF training Enable" range="" rwaccess="RW"/>
    <bitfield id="HVIO" width="1" begin="0" end="0" resetval="0x0" description="Host IO Type Control" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR0" acronym="DDRPHY_ACBDLR0" offset="0x540" width="32" description="AC Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK3BD" width="6" begin="29" end="24" resetval="0x0" description="CK3 Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK2BD" width="6" begin="21" end="16" resetval="0x0" description="CK2 Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK1BD" width="6" begin="13" end="8" resetval="0x0" description="CK1 Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CK0BD" width="6" begin="5" end="0" resetval="0x0" description="CK0 Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR1" acronym="DDRPHY_ACBDLR1" offset="0x544" width="32" description="AC Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PARBD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Parity." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A16BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[16].In DDR3 mode this pin is connected to WE." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A17BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[17].When not in DDR4 modemode this pin is connected to CAS." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACTBD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on ACTN." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR2" acronym="DDRPHY_ACBDLR2" offset="0x548" width="32" description="AC Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BG1BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on BG[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BG0BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on BG[0]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reser.ved Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BA1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on BA[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="BA0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on BA[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR3" acronym="DDRPHY_ACBDLR3" offset="0x54C" width="32" description="AC Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS3BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CS[3]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS2BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CS[2]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CS[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CS[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR4" acronym="DDRPHY_ACBDLR4" offset="0x550" width="32" description="AC Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT3BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on ODT[3]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT2BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on ODT[2]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on ODT[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on ODT[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR5" acronym="DDRPHY_ACBDLR5" offset="0x554" width="32" description="AC Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE3BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CKE[3]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE2BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CKE[2]." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CKE[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CKE[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR6" acronym="DDRPHY_ACBDLR6" offset="0x558" width="32" description="AC Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A03BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[3]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A02BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[2]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A01BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[1]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A00BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR7" acronym="DDRPHY_ACBDLR7" offset="0x55C" width="32" description="AC Bit Delay Line Register 7">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A07BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[7]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A06BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[6]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A05BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[5]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A04BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[4]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR8" acronym="DDRPHY_ACBDLR8" offset="0x560" width="32" description="AC Bit Delay Line Register 8">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A11BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[11]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A10BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[10]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A09BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[9]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A08BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[8]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR9" acronym="DDRPHY_ACBDLR9" offset="0x564" width="32" description="AC Bit Delay Line Register 9">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A15BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Address A[15]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A14BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Address A[14]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A13BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Address A[13]." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="A12BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on Address A[12]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR10" acronym="DDRPHY_ACBDLR10" offset="0x568" width="32" description="AC Bit Delay Line Register 10">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CID2BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on Chip ID CID[2]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CID1BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on Chip ID CID[1]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CID0BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on Chip ID CID[0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR11" acronym="DDRPHY_ACBDLR11" offset="0x56C" width="32" description="AC Bit Delay Line Register 11">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS7BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CS[7]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS6BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CS[6]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS5BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CS[5]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS4BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CS[4]" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR12" acronym="DDRPHY_ACBDLR12" offset="0x570" width="32" description="AC Bit Delay Line Register 12">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS11BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CS[11]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS10BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CS[10]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS9BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CS[9]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CS8BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CS[8]" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR13" acronym="DDRPHY_ACBDLR13" offset="0x574" width="32" description="AC Bit Delay Line Register 13">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT7BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on ODT[7]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT6BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on ODT[6]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT5BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on ODT[5]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ODT4BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on ODT[4]" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR14" acronym="DDRPHY_ACBDLR14" offset="0x578" width="32" description="AC Bit Delay Line Register 14">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE7BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CKE[7]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE6BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CKE[6]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE5BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CKE[5]" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKE4BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CKE[4]" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ACBDLR15" acronym="DDRPHY_ACBDLR15" offset="0x57C" width="32" description="AC Bit Delay Line Register 15">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="OEBD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on OE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TEBD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on TE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on PDR" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACBDLR16" acronym="DDRPHY_ACBDLR16" offset="0x580" width="32" description="AC Bit Delay Line Register 16">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN3BD" width="6" begin="29" end="24" resetval="0x0" description="Delay select for the BDL on CKN[3]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN2BD" width="6" begin="21" end="16" resetval="0x0" description="Delay select for the BDL on CKN[2]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN1BD" width="6" begin="13" end="8" resetval="0x0" description="Delay select for the BDL on CKN[1]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CKN0BD" width="6" begin="5" end="0" resetval="0x0" description="Delay select for the BDL on CKN[0]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACLCDLR" acronym="DDRPHY_ACLCDLR" offset="0x584" width="32" description="AC Local Calibrated Delay Line Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACD1" width="9" begin="24" end="16" resetval="0x0" description="Address/Command Delay for AC Macro 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ACD" width="9" begin="8" end="0" resetval="0x0" description="Address/Command Delay for AC Macro 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACMDLR0" acronym="DDRPHY_ACMDLR0" offset="0x5A0" width="32" description="AC Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ACMDLR1" acronym="DDRPHY_ACMDLR1" offset="0x5A4" width="32" description="AC Master Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD1" width="9" begin="24" end="16" resetval="0x0" description="MDL Delay for AC Macro 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay for AC Macro 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQCR" acronym="DDRPHY_ZQCR" offset="0x680" width="32" description="ZQ Impedance Control Register">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ZQREFISELRANGE" width="1" begin="25" end="25" resetval="0x0" description="ZQ VREF Range" range="" rwaccess="RW"/>
    <bitfield id="PGWAIT_FRQB" width="6" begin="24" end="19" resetval="0x11" description="Programmable Wait for Frequency B" range="" rwaccess="RW"/>
    <bitfield id="PGWAIT_FRQA" width="6" begin="18" end="13" resetval="0x11" description="Programmable Wait for Frequency A" range="" rwaccess="RW"/>
    <bitfield id="ZQREFPEN" width="1" begin="12" end="12" resetval="0x0" description="ZQ VREF Pad Enable" range="" rwaccess="RW"/>
    <bitfield id="ZQREFIEN" width="1" begin="11" end="11" resetval="0x1" description="ZQ Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="ODT_MODE" width="2" begin="10" end="9" resetval="0x2" description="Choice of termination mode" range="" rwaccess="RW"/>
    <bitfield id="FORCE_ZCAL_VT_UPDATE" width="1" begin="8" end="8" resetval="0x0" description="Force ZCAL VT update" range="" rwaccess="RW"/>
    <bitfield id="IODLMT" width="3" begin="7" end="5" resetval="0x2" description="IO VT Drift Limit" range="" rwaccess="RW"/>
    <bitfield id="AVGEN" width="1" begin="4" end="4" resetval="0x1" description="Averaging algorithm enable, if set, enables averaging algorithm" range="" rwaccess="RW"/>
    <bitfield id="AVGMAX" width="2" begin="3" end="2" resetval="0x2" description="Maximum number of averaging rounds to be used by averaging algorithm" range="" rwaccess="RW"/>
    <bitfield id="ZCALT" width="1" begin="1" end="1" resetval="0x0" description="ZQ Calibration Type" range="" rwaccess="RW"/>
    <bitfield id="ZQPD" width="1" begin="0" end="0" resetval="0x0" description="ZQ Power Down" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0PR0" acronym="DDRPHY_ZQ0PR0" offset="0x684" width="32" description="ZQ n Impedance Control Program Register 0">
    <bitfield id="PD_DRV_ZDEN" width="1" begin="31" end="31" resetval="0x0" description="Pull-down drive strength ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ZDEN" width="1" begin="30" end="30" resetval="0x0" description="Pull-up drive strength ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="PD_ODT_ZDEN" width="1" begin="29" end="29" resetval="0x0" description="Pull-down termination ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="PU_ODT_ZDEN" width="1" begin="28" end="28" resetval="0x0" description="Pull-up termination ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="ZSEGBYP" width="1" begin="27" end="27" resetval="0x0" description="Calibration segment bypass" range="" rwaccess="RW"/>
    <bitfield id="ZLE_MODE" width="2" begin="26" end="25" resetval="0x0" description="VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB" range="" rwaccess="RW"/>
    <bitfield id="ODT_ADJUST" width="3" begin="24" end="22" resetval="0x0" description="Termination adjustment" range="" rwaccess="RW"/>
    <bitfield id="PD_DRV_ADJUST" width="3" begin="21" end="19" resetval="0x0" description="Pulldown drive strength adjustment" range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ADJUST" width="3" begin="18" end="16" resetval="0x0" description="Pullup drive strength adjustment" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_DRAM_ODT" width="4" begin="15" end="12" resetval="0x7" description="DRAM Impedance Divide Ratio" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_HOST_ODT" width="4" begin="11" end="8" resetval="0x7" description="HOST Impedance Divide Ratio" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PD" width="4" begin="7" end="4" resetval="0xB" description="Impedance Divide Ratio (pulldown drive calibration during asymmetric drive strength calibration)" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PU" width="4" begin="3" end="0" resetval="0xB" description="Impedance Divide Ratio (pullup drive calibration during asymmetric drive strength calibration)" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0PR1" acronym="DDRPHY_ZQ0PR1" offset="0x688" width="32" description="ZQ n Impedance Control Program Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PU_REFSEL" width="7" begin="14" end="8" resetval="0xB" description="Pull-up REFSEL for PZCTRL cell" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_REFSEL" width="7" begin="6" end="0" resetval="0xB" description="Pull-down REFSEL for PZCTRL cell" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0DR0" acronym="DDRPHY_ZQ0DR0" offset="0x68C" width="32" description="ZQ n Impedance Control Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_RESULT" width="10" begin="25" end="16" resetval="0x200" description="Pull-up drive strength calibration code result" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_RESULT" width="10" begin="9" end="0" resetval="0x200" description="Pull-down drive strength calibration code result" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ0DR1" acronym="DDRPHY_ZQ0DR1" offset="0x690" width="32" description="ZQ n Impedance Control Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_RESULT" width="10" begin="25" end="16" resetval="0x0" description="Pull-up termination calibration code result" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_RESULT" width="10" begin="9" end="0" resetval="0x0" description="Pull-down termination calibration code result" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ0OR0" acronym="DDRPHY_ZQ0OR0" offset="0x694" width="32" description="ZQ n Impedance Control Override Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up output impedance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down output impedance" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0OR1" acronym="DDRPHY_ZQ0OR1" offset="0x698" width="32" description="ZQ n Impedance Control Override Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up termination" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down termination" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ0SR" acronym="DDRPHY_ZQ0SR" offset="0x69C" width="32" description="ZQ n Impedance Control Status Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_ODT_SAT" width="1" begin="13" end="13" resetval="0x0" description="Pulldown drive strength code saturated due to termination strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="PU_ODT_SAT" width="1" begin="12" end="12" resetval="0x0" description="Pullup drive strength code saturated due to termination strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="PD_DRV_SAT" width="1" begin="11" end="11" resetval="0x0" description="Pulldown drive strength code saturated due to drive strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="PU_DRV_SAT" width="1" begin="10" end="10" resetval="0x0" description="Pullup drive strength code saturated due to drive strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="ZDONE" width="1" begin="9" end="9" resetval="0x0" description="Impedance Calibration Done" range="" rwaccess="R"/>
    <bitfield id="ZERR" width="1" begin="8" end="8" resetval="0x0" description="Impedance Calibration Error" range="" rwaccess="R"/>
    <bitfield id="OPU" width="2" begin="7" end="6" resetval="0x0" description="On-die termination (ODT) pull-up calibration status" range="" rwaccess="R"/>
    <bitfield id="OPD" width="2" begin="5" end="4" resetval="0x0" description="On-die termination (ODT) pull-down calibration status" range="" rwaccess="R"/>
    <bitfield id="ZPU" width="2" begin="3" end="2" resetval="0x0" description="Output impedance pull-up calibration status" range="" rwaccess="R"/>
    <bitfield id="ZPD" width="2" begin="1" end="0" resetval="0x0" description="Output impedance pull-down calibration status" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ1PR0" acronym="DDRPHY_ZQ1PR0" offset="0x6A4" width="32" description="ZQ n Impedance Control Program Register 0">
    <bitfield id="PD_DRV_ZDEN" width="1" begin="31" end="31" resetval="0x0" description="Pull-down drive strength ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ZDEN" width="1" begin="30" end="30" resetval="0x0" description="Pull-up drive strength ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="PD_ODT_ZDEN" width="1" begin="29" end="29" resetval="0x0" description="Pull-down termination ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="PU_ODT_ZDEN" width="1" begin="28" end="28" resetval="0x0" description="Pull-up termination ZCTRL over-ride enable" range="" rwaccess="RW"/>
    <bitfield id="ZSEGBYP" width="1" begin="27" end="27" resetval="0x0" description="Calibration segment bypass" range="" rwaccess="RW"/>
    <bitfield id="ZLE_MODE" width="2" begin="26" end="25" resetval="0x0" description="VREF latch mode controls the mode in which the ZLE pin of the PVREF cell is driven by the PUB" range="" rwaccess="RW"/>
    <bitfield id="ODT_ADJUST" width="3" begin="24" end="22" resetval="0x0" description="Termination adjustment" range="" rwaccess="RW"/>
    <bitfield id="PD_DRV_ADJUST" width="3" begin="21" end="19" resetval="0x0" description="Pulldown drive strength adjustment" range="" rwaccess="RW"/>
    <bitfield id="PU_DRV_ADJUST" width="3" begin="18" end="16" resetval="0x0" description="Pullup drive strength adjustment" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_DRAM_ODT" width="4" begin="15" end="12" resetval="0x7" description="DRAM Impedance Divide Ratio" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_HOST_ODT" width="4" begin="11" end="8" resetval="0x7" description="HOST Impedance Divide Ratio" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PD" width="4" begin="7" end="4" resetval="0xB" description="Impedance Divide Ratio (pulldown drive calibration during asymmetric drive strength calibration)" range="" rwaccess="RW"/>
    <bitfield id="ZPROG_ASYM_DRV_PU" width="4" begin="3" end="0" resetval="0xB" description="Impedance Divide Ratio (pullup drive calibration during asymmetric drive strength calibration)" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1PR1" acronym="DDRPHY_ZQ1PR1" offset="0x6A8" width="32" description="ZQ n Impedance Control Program Register 1">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PU_REFSEL" width="7" begin="14" end="8" resetval="0xB" description="Pull-up REFSEL for PZCTRL cell" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_REFSEL" width="7" begin="6" end="0" resetval="0xB" description="Pull-down REFSEL for PZCTRL cell" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1DR0" acronym="DDRPHY_ZQ1DR0" offset="0x6AC" width="32" description="ZQ n Impedance Control Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_RESULT" width="10" begin="25" end="16" resetval="0x200" description="Pull-up drive strength calibration code result" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_RESULT" width="10" begin="9" end="0" resetval="0x200" description="Pull-down drive strength calibration code result" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ1DR1" acronym="DDRPHY_ZQ1DR1" offset="0x6B0" width="32" description="ZQ n Impedance Control Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_RESULT" width="10" begin="25" end="16" resetval="0x0" description="Pull-up termination calibration code result" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_RESULT" width="10" begin="9" end="0" resetval="0x0" description="Pull-down termination calibration code result" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_ZQ1OR0" acronym="DDRPHY_ZQ1OR0" offset="0x6B4" width="32" description="ZQ n Impedance Control Override Data Register 0">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_DRV_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up output impedance" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_DRV_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down output impedance" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1OR1" acronym="DDRPHY_ZQ1OR1" offset="0x6B8" width="32" description="ZQ n Impedance Control Override Data Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PU_ODT_OVRD" width="10" begin="25" end="16" resetval="0x0" description="Override value for the pull-up termination" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZDATA_PD_ODT_OVRD" width="10" begin="9" end="0" resetval="0x0" description="Override value for the pull-down termination" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_ZQ1SR" acronym="DDRPHY_ZQ1SR" offset="0x6BC" width="32" description="ZQ n Impedance Control Status Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="Reserved.Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="PD_ODT_SAT" width="1" begin="13" end="13" resetval="0x0" description="Pulldown drive strength code saturated due to termination strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="PU_ODT_SAT" width="1" begin="12" end="12" resetval="0x0" description="Pullup drive strength code saturated due to termination strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="PD_DRV_SAT" width="1" begin="11" end="11" resetval="0x0" description="Pulldown drive strength code saturated due to drive strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="PU_DRV_SAT" width="1" begin="10" end="10" resetval="0x0" description="Pullup drive strength code saturated due to drive strength adjustment setting in ZQnPR register" range="" rwaccess="R"/>
    <bitfield id="ZDONE" width="1" begin="9" end="9" resetval="0x0" description="Impedance Calibration Done" range="" rwaccess="R"/>
    <bitfield id="ZERR" width="1" begin="8" end="8" resetval="0x0" description="Impedance Calibration Error" range="" rwaccess="R"/>
    <bitfield id="OPU" width="2" begin="7" end="6" resetval="0x0" description="On-die termination (ODT) pull-up calibration status" range="" rwaccess="R"/>
    <bitfield id="OPD" width="2" begin="5" end="4" resetval="0x0" description="On-die termination (ODT) pull-down calibration status" range="" rwaccess="R"/>
    <bitfield id="ZPU" width="2" begin="3" end="2" resetval="0x0" description="Output impedance pull-up calibration status" range="" rwaccess="R"/>
    <bitfield id="ZPD" width="2" begin="1" end="0" resetval="0x0" description="Output impedance pull-down calibration status" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GCR0" acronym="DDRPHY_DX0GCR0" offset="0x700" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass" range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable" range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold" range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination" range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GCR1" acronym="DDRPHY_DX0GCR1" offset="0x704" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Select the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Select the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Enables Read Data Strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="Enables PDR in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="Enables ODT/TE in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Enables Write Data strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Enables DM pin in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR2" acronym="DDRPHY_DX0GCR2" offset="0x708" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR3" acronym="DDRPHY_DX0GCR3" offset="0x70C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode for DQs" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR4" acronym="DDRPHY_DX0GCR4" offset="0x710" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Single ended VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Byte Lane Single-End VREF Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR5" acronym="DDRPHY_DX0GCR5" offset="0x714" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Byte Lane internal VREF Select for Rank 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Byte Lane internal VREF Select for Rank 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Byte Lane internal VREF Select for Rank 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Byte Lane internal VREF Select for Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR6" acronym="DDRPHY_DX0GCR6" offset="0x718" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR7" acronym="DDRPHY_DX0GCR7" offset="0x71C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GCR8" acronym="DDRPHY_DX0GCR8" offset="0x720" width="32" description="DATX8 n General Configuration Register 8">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GCR9" acronym="DDRPHY_DX0GCR9" offset="0x724" width="32" description="DATX8 n General Configuration Register 9">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0DQMAP0" acronym="DDRPHY_DX0DQMAP0" offset="0x728" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0DQMAP1" acronym="DDRPHY_DX0DQMAP1" offset="0x72C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR0" acronym="DDRPHY_DX0BDLR0" offset="0x740" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR1" acronym="DDRPHY_DX0BDLR1" offset="0x744" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR2" acronym="DDRPHY_DX0BDLR2" offset="0x748" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR3" acronym="DDRPHY_DX0BDLR3" offset="0x750" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR4" acronym="DDRPHY_DX0BDLR4" offset="0x754" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR5" acronym="DDRPHY_DX0BDLR5" offset="0x758" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0BDLR6" acronym="DDRPHY_DX0BDLR6" offset="0x760" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0BDLR7" acronym="DDRPHY_DX0BDLR7" offset="0x764" width="32" description="DATX8 n Bit Delay Line Register 7">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0BDLR8" acronym="DDRPHY_DX0BDLR8" offset="0x768" width="32" description="DATX8 n Bit Delay Line Register 8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0BDLR9" acronym="DDRPHY_DX0BDLR9" offset="0x76C" width="32" description="DATX8 n Bit Delay Line Register 9">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0LCDLR0" acronym="DDRPHY_DX0LCDLR0" offset="0x780" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR1" acronym="DDRPHY_DX0LCDLR1" offset="0x784" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR2" acronym="DDRPHY_DX0LCDLR2" offset="0x788" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Gating Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR3" acronym="DDRPHY_DX0LCDLR3" offset="0x78C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR4" acronym="DDRPHY_DX0LCDLR4" offset="0x790" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0LCDLR5" acronym="DDRPHY_DX0LCDLR5" offset="0x794" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Status Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0MDLR0" acronym="DDRPHY_DX0MDLR0" offset="0x7A0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0MDLR1" acronym="DDRPHY_DX0MDLR1" offset="0x7A4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0GTR0" acronym="DDRPHY_DX0GTR0" offset="0x7C0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ Write Path Latency Pipeline" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX0RSR0" acronym="DDRPHY_DX0RSR0" offset="0x7D0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0RSR1" acronym="DDRPHY_DX0RSR1" offset="0x7D4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0RSR2" acronym="DDRPHY_DX0RSR2" offset="0x7D8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment (DQS off on some DQ lines) Warning" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0RSR3" acronym="DDRPHY_DX0RSR3" offset="0x7DC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Leveling Adjustment Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR0" acronym="DDRPHY_DX0GSR0" offset="0x7E0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock" range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error" range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done" range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration" range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR1" acronym="DDRPHY_DX0GSR1" offset="0x7E4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR2" acronym="DDRPHY_DX0GSR2" offset="0x7E8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period" range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error" range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ Training Error" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status" range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR3" acronym="DDRPHY_DX0GSR3" offset="0x7EC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code" range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR4" acronym="DDRPHY_DX0GSR4" offset="0x7F0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR5" acronym="DDRPHY_DX0GSR5" offset="0x7F4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX0GSR6" acronym="DDRPHY_DX0GSR6" offset="0x7F8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GCR0" acronym="DDRPHY_DX1GCR0" offset="0x800" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass" range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable" range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold" range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination" range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GCR1" acronym="DDRPHY_DX1GCR1" offset="0x804" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Select the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Select the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Enables Read Data Strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="Enables PDR in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="Enables ODT/TE in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Enables Write Data strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Enables DM pin in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR2" acronym="DDRPHY_DX1GCR2" offset="0x808" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR3" acronym="DDRPHY_DX1GCR3" offset="0x80C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode for DQs" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR4" acronym="DDRPHY_DX1GCR4" offset="0x810" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Single ended VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Byte Lane Single-End VREF Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR5" acronym="DDRPHY_DX1GCR5" offset="0x814" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Byte Lane internal VREF Select for Rank 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Byte Lane internal VREF Select for Rank 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Byte Lane internal VREF Select for Rank 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Byte Lane internal VREF Select for Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR6" acronym="DDRPHY_DX1GCR6" offset="0x818" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR7" acronym="DDRPHY_DX1GCR7" offset="0x81C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GCR8" acronym="DDRPHY_DX1GCR8" offset="0x820" width="32" description="DATX8 n General Configuration Register 8">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GCR9" acronym="DDRPHY_DX1GCR9" offset="0x824" width="32" description="DATX8 n General Configuration Register 9">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1DQMAP0" acronym="DDRPHY_DX1DQMAP0" offset="0x828" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1DQMAP1" acronym="DDRPHY_DX1DQMAP1" offset="0x82C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR0" acronym="DDRPHY_DX1BDLR0" offset="0x840" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR1" acronym="DDRPHY_DX1BDLR1" offset="0x844" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR2" acronym="DDRPHY_DX1BDLR2" offset="0x848" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR3" acronym="DDRPHY_DX1BDLR3" offset="0x850" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR4" acronym="DDRPHY_DX1BDLR4" offset="0x854" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR5" acronym="DDRPHY_DX1BDLR5" offset="0x858" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1BDLR6" acronym="DDRPHY_DX1BDLR6" offset="0x860" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1BDLR7" acronym="DDRPHY_DX1BDLR7" offset="0x864" width="32" description="DATX8 n Bit Delay Line Register 7">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1BDLR8" acronym="DDRPHY_DX1BDLR8" offset="0x868" width="32" description="DATX8 n Bit Delay Line Register 8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1BDLR9" acronym="DDRPHY_DX1BDLR9" offset="0x86C" width="32" description="DATX8 n Bit Delay Line Register 9">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1LCDLR0" acronym="DDRPHY_DX1LCDLR0" offset="0x880" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR1" acronym="DDRPHY_DX1LCDLR1" offset="0x884" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR2" acronym="DDRPHY_DX1LCDLR2" offset="0x888" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Gating Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR3" acronym="DDRPHY_DX1LCDLR3" offset="0x88C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR4" acronym="DDRPHY_DX1LCDLR4" offset="0x890" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1LCDLR5" acronym="DDRPHY_DX1LCDLR5" offset="0x894" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Status Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1MDLR0" acronym="DDRPHY_DX1MDLR0" offset="0x8A0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1MDLR1" acronym="DDRPHY_DX1MDLR1" offset="0x8A4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1GTR0" acronym="DDRPHY_DX1GTR0" offset="0x8C0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ Write Path Latency Pipeline" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX1RSR0" acronym="DDRPHY_DX1RSR0" offset="0x8D0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1RSR1" acronym="DDRPHY_DX1RSR1" offset="0x8D4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1RSR2" acronym="DDRPHY_DX1RSR2" offset="0x8D8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment (DQS off on some DQ lines) Warning" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1RSR3" acronym="DDRPHY_DX1RSR3" offset="0x8DC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Leveling Adjustment Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR0" acronym="DDRPHY_DX1GSR0" offset="0x8E0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock" range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error" range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done" range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration" range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR1" acronym="DDRPHY_DX1GSR1" offset="0x8E4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR2" acronym="DDRPHY_DX1GSR2" offset="0x8E8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period" range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error" range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ Training Error" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status" range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR3" acronym="DDRPHY_DX1GSR3" offset="0x8EC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code" range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR4" acronym="DDRPHY_DX1GSR4" offset="0x8F0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR5" acronym="DDRPHY_DX1GSR5" offset="0x8F4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX1GSR6" acronym="DDRPHY_DX1GSR6" offset="0x8F8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GCR0" acronym="DDRPHY_DX2GCR0" offset="0x900" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass" range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable" range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold" range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination" range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GCR1" acronym="DDRPHY_DX2GCR1" offset="0x904" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Select the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Select the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Enables Read Data Strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="Enables PDR in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="Enables ODT/TE in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Enables Write Data strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Enables DM pin in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR2" acronym="DDRPHY_DX2GCR2" offset="0x908" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR3" acronym="DDRPHY_DX2GCR3" offset="0x90C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode for DQs" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR4" acronym="DDRPHY_DX2GCR4" offset="0x910" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Single ended VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Byte Lane Single-End VREF Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR5" acronym="DDRPHY_DX2GCR5" offset="0x914" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Byte Lane internal VREF Select for Rank 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Byte Lane internal VREF Select for Rank 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Byte Lane internal VREF Select for Rank 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Byte Lane internal VREF Select for Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR6" acronym="DDRPHY_DX2GCR6" offset="0x918" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR7" acronym="DDRPHY_DX2GCR7" offset="0x91C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GCR8" acronym="DDRPHY_DX2GCR8" offset="0x920" width="32" description="DATX8 n General Configuration Register 8">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GCR9" acronym="DDRPHY_DX2GCR9" offset="0x924" width="32" description="DATX8 n General Configuration Register 9">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2DQMAP0" acronym="DDRPHY_DX2DQMAP0" offset="0x928" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2DQMAP1" acronym="DDRPHY_DX2DQMAP1" offset="0x92C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR0" acronym="DDRPHY_DX2BDLR0" offset="0x940" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR1" acronym="DDRPHY_DX2BDLR1" offset="0x944" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR2" acronym="DDRPHY_DX2BDLR2" offset="0x948" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR3" acronym="DDRPHY_DX2BDLR3" offset="0x950" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR4" acronym="DDRPHY_DX2BDLR4" offset="0x954" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR5" acronym="DDRPHY_DX2BDLR5" offset="0x958" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2BDLR6" acronym="DDRPHY_DX2BDLR6" offset="0x960" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2BDLR7" acronym="DDRPHY_DX2BDLR7" offset="0x964" width="32" description="DATX8 n Bit Delay Line Register 7">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2BDLR8" acronym="DDRPHY_DX2BDLR8" offset="0x968" width="32" description="DATX8 n Bit Delay Line Register 8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2BDLR9" acronym="DDRPHY_DX2BDLR9" offset="0x96C" width="32" description="DATX8 n Bit Delay Line Register 9">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2LCDLR0" acronym="DDRPHY_DX2LCDLR0" offset="0x980" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR1" acronym="DDRPHY_DX2LCDLR1" offset="0x984" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR2" acronym="DDRPHY_DX2LCDLR2" offset="0x988" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Gating Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR3" acronym="DDRPHY_DX2LCDLR3" offset="0x98C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR4" acronym="DDRPHY_DX2LCDLR4" offset="0x990" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2LCDLR5" acronym="DDRPHY_DX2LCDLR5" offset="0x994" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Status Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2MDLR0" acronym="DDRPHY_DX2MDLR0" offset="0x9A0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2MDLR1" acronym="DDRPHY_DX2MDLR1" offset="0x9A4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2GTR0" acronym="DDRPHY_DX2GTR0" offset="0x9C0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ Write Path Latency Pipeline" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX2RSR0" acronym="DDRPHY_DX2RSR0" offset="0x9D0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2RSR1" acronym="DDRPHY_DX2RSR1" offset="0x9D4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2RSR2" acronym="DDRPHY_DX2RSR2" offset="0x9D8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment (DQS off on some DQ lines) Warning" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2RSR3" acronym="DDRPHY_DX2RSR3" offset="0x9DC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Leveling Adjustment Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR0" acronym="DDRPHY_DX2GSR0" offset="0x9E0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock" range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error" range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done" range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration" range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR1" acronym="DDRPHY_DX2GSR1" offset="0x9E4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR2" acronym="DDRPHY_DX2GSR2" offset="0x9E8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period" range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error" range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ Training Error" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status" range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR3" acronym="DDRPHY_DX2GSR3" offset="0x9EC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code" range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR4" acronym="DDRPHY_DX2GSR4" offset="0x9F0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR5" acronym="DDRPHY_DX2GSR5" offset="0x9F4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX2GSR6" acronym="DDRPHY_DX2GSR6" offset="0x9F8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GCR0" acronym="DDRPHY_DX3GCR0" offset="0xA00" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass" range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable" range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold" range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination" range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GCR1" acronym="DDRPHY_DX3GCR1" offset="0xA04" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Select the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Select the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Enables Read Data Strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="Enables PDR in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="Enables ODT/TE in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Enables Write Data strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Enables DM pin in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0xFF" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR2" acronym="DDRPHY_DX3GCR2" offset="0xA08" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR3" acronym="DDRPHY_DX3GCR3" offset="0xA0C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode for DQs" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR4" acronym="DDRPHY_DX3GCR4" offset="0xA10" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Single ended VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Byte Lane Single-End VREF Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR5" acronym="DDRPHY_DX3GCR5" offset="0xA14" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Byte Lane internal VREF Select for Rank 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Byte Lane internal VREF Select for Rank 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Byte Lane internal VREF Select for Rank 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Byte Lane internal VREF Select for Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR6" acronym="DDRPHY_DX3GCR6" offset="0xA18" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR7" acronym="DDRPHY_DX3GCR7" offset="0xA1C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GCR8" acronym="DDRPHY_DX3GCR8" offset="0xA20" width="32" description="DATX8 n General Configuration Register 8">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GCR9" acronym="DDRPHY_DX3GCR9" offset="0xA24" width="32" description="DATX8 n General Configuration Register 9">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3DQMAP0" acronym="DDRPHY_DX3DQMAP0" offset="0xA28" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3DQMAP1" acronym="DDRPHY_DX3DQMAP1" offset="0xA2C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR0" acronym="DDRPHY_DX3BDLR0" offset="0xA40" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR1" acronym="DDRPHY_DX3BDLR1" offset="0xA44" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR2" acronym="DDRPHY_DX3BDLR2" offset="0xA48" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR3" acronym="DDRPHY_DX3BDLR3" offset="0xA50" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR4" acronym="DDRPHY_DX3BDLR4" offset="0xA54" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR5" acronym="DDRPHY_DX3BDLR5" offset="0xA58" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3BDLR6" acronym="DDRPHY_DX3BDLR6" offset="0xA60" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3BDLR7" acronym="DDRPHY_DX3BDLR7" offset="0xA64" width="32" description="DATX8 n Bit Delay Line Register 7">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3BDLR8" acronym="DDRPHY_DX3BDLR8" offset="0xA68" width="32" description="DATX8 n Bit Delay Line Register 8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3BDLR9" acronym="DDRPHY_DX3BDLR9" offset="0xA6C" width="32" description="DATX8 n Bit Delay Line Register 9">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3LCDLR0" acronym="DDRPHY_DX3LCDLR0" offset="0xA80" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR1" acronym="DDRPHY_DX3LCDLR1" offset="0xA84" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR2" acronym="DDRPHY_DX3LCDLR2" offset="0xA88" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Gating Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR3" acronym="DDRPHY_DX3LCDLR3" offset="0xA8C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR4" acronym="DDRPHY_DX3LCDLR4" offset="0xA90" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3LCDLR5" acronym="DDRPHY_DX3LCDLR5" offset="0xA94" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Status Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3MDLR0" acronym="DDRPHY_DX3MDLR0" offset="0xAA0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3MDLR1" acronym="DDRPHY_DX3MDLR1" offset="0xAA4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3GTR0" acronym="DDRPHY_DX3GTR0" offset="0xAC0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ Write Path Latency Pipeline" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX3RSR0" acronym="DDRPHY_DX3RSR0" offset="0xAD0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3RSR1" acronym="DDRPHY_DX3RSR1" offset="0xAD4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3RSR2" acronym="DDRPHY_DX3RSR2" offset="0xAD8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment (DQS off on some DQ lines) Warning" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3RSR3" acronym="DDRPHY_DX3RSR3" offset="0xADC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Leveling Adjustment Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR0" acronym="DDRPHY_DX3GSR0" offset="0xAE0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock" range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error" range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done" range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration" range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR1" acronym="DDRPHY_DX3GSR1" offset="0xAE4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR2" acronym="DDRPHY_DX3GSR2" offset="0xAE8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period" range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error" range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ Training Error" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status" range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR3" acronym="DDRPHY_DX3GSR3" offset="0xAEC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code" range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR4" acronym="DDRPHY_DX3GSR4" offset="0xAF0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR5" acronym="DDRPHY_DX3GSR5" offset="0xAF4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX3GSR6" acronym="DDRPHY_DX3GSR6" offset="0xAF8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GCR0" acronym="DDRPHY_DX4GCR0" offset="0xB00" width="32" description="DATX8 n General Configuration Register 0">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass" range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable" range="" rwaccess="RW"/>
    <bitfield id="CODTSHFT" width="2" begin="29" end="28" resetval="0x0" description="Configurable ODT(TE) Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSDCC" width="4" begin="27" end="24" resetval="0x0" description="DQS Duty Cycle Correction" range="" rwaccess="RW"/>
    <bitfield id="RDDLY" width="4" begin="23" end="20" resetval="0x7" description="Number of Cycles ( in terms of ctl_clk) to generate ctl_dx_get_static_rd input for the respective bypte lane of the PHY" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="19" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSNSEPDR" width="1" begin="13" end="13" resetval="0x0" description="DQSNSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="DQSSEPDR" width="1" begin="12" end="12" resetval="0x0" description="DQSSE Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="11" end="11" resetval="0x0" description="RTT On Additive Latency" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="10" end="9" resetval="0x1" description="RTT Output Hold" range="" rwaccess="RW"/>
    <bitfield id="CPDRSHFT" width="2" begin="8" end="7" resetval="0x0" description="Configurable PDR Phase Shift" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down" range="" rwaccess="RW"/>
    <bitfield id="DQSGPDR" width="1" begin="5" end="5" resetval="0x0" description="DQSG Power Down Receiver" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGODT" width="1" begin="3" end="3" resetval="0x0" description="DQSG On-Die Termination" range="" rwaccess="RW"/>
    <bitfield id="DQSGOE" width="1" begin="2" end="2" resetval="0x1" description="DQSG Output Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GCR1" acronym="DDRPHY_DX4GCR1" offset="0xB04" width="32" description="DATX8 n General Configuration Register 1">
    <bitfield id="DXPDRMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the PDR mode for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSNSEL" width="1" begin="14" end="14" resetval="0x1" description="Select the delayed or non-delayed read data strobe #" range="" rwaccess="RW"/>
    <bitfield id="QSSEL" width="1" begin="13" end="13" resetval="0x1" description="Select the delayed or non-delayed read data strobe" range="" rwaccess="RW"/>
    <bitfield id="OEEN" width="1" begin="12" end="12" resetval="0x1" description="Enables Read Data Strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="PDREN" width="1" begin="11" end="11" resetval="0x1" description="Enables PDR in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="TEEN" width="1" begin="10" end="10" resetval="0x1" description="Enables ODT/TE in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="1" begin="9" end="9" resetval="0x1" description="Enables Write Data strobe in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DMEN" width="1" begin="8" end="8" resetval="0x1" description="Enables DM pin in a byte lane" range="" rwaccess="RW"/>
    <bitfield id="DQEN" width="8" begin="7" end="0" resetval="0x7F" description="Enables DQ corresponding to each bit in a byte" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR2" acronym="DDRPHY_DX4GCR2" offset="0xB08" width="32" description="DATX8 n General Configuration Register 2">
    <bitfield id="DXOEMODE" width="16" begin="31" end="16" resetval="0x0" description="Enables the OE mode values for DQ[7:0]" range="" rwaccess="RW"/>
    <bitfield id="DXTEMODE" width="16" begin="15" end="0" resetval="0x0" description="Enables the TE (ODT) mode values for DQ[7:0]" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR3" acronym="DDRPHY_DX4GCR3" offset="0xB0C" width="32" description="DATX8 n General Configuration Register 3">
    <bitfield id="OEBVT" width="1" begin="31" end="31" resetval="0x1" description="Output Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="TEBVT" width="1" begin="30" end="30" resetval="0x1" description="Termination Enable BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="29" end="29" resetval="0x1" description="Read Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="28" end="28" resetval="0x1" description="Write Data BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="27" end="27" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="26" end="26" resetval="0x1" description="Read DQS LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="25" end="25" resetval="0x1" description="Write DQ LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="24" end="24" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="RGSLVT" width="1" begin="23" end="23" resetval="0x1" description="Read DQS Gating Status LCDL Delay VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="PDRBVT" width="1" begin="22" end="22" resetval="0x1" description="Power Down Receiver BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSNOEMODE" width="2" begin="21" end="20" resetval="0x0" description="Enables the OE mode for DQs" range="" rwaccess="RW"/>
    <bitfield id="DSNTEMODE" width="2" begin="19" end="18" resetval="0x0" description="Enables the TE mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DSNPDRMODE" width="2" begin="17" end="16" resetval="0x0" description="Enables the PDR mode for DQS" range="" rwaccess="RW"/>
    <bitfield id="DMOEMODE" width="2" begin="15" end="14" resetval="0x0" description="Enables the OE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMTEMODE" width="2" begin="13" end="12" resetval="0x0" description="Enables the TE mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="DMPDRMODE" width="2" begin="11" end="10" resetval="0x0" description="Enables the PDR mode values for DM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="9" end="9" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDSBVT" width="1" begin="8" end="8" resetval="0x1" description="Write Data Strobe BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="DSOEMODE" width="2" begin="7" end="6" resetval="0x0" description="Enables the OE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSTEMODE" width="2" begin="5" end="4" resetval="0x0" description="Enables the TE mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="DSPDRMODE" width="2" begin="3" end="2" resetval="0x2" description="Enables the PDR mode values for DQS." range="" rwaccess="RW"/>
    <bitfield id="RDMBVT" width="1" begin="1" end="1" resetval="0x1" description="Read Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
    <bitfield id="WDMBVT" width="1" begin="0" end="0" resetval="0x1" description="Write Data Mask BDL VT Compensation" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR4" acronym="DDRPHY_DX4GCR4" offset="0xB10" width="32" description="DATX8 n General Configuration Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Byte lane VREF IOM (Used only by D4MU IOs)" range="" rwaccess="R"/>
    <bitfield id="DXREFPEN" width="1" begin="28" end="28" resetval="0x0" description="Byte Lane VREF Pad Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFEEN" width="2" begin="27" end="26" resetval="0x3" description="Byte Lane Internal VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="DXREFSEN" width="1" begin="25" end="25" resetval="0x1" description="Byte Lane Single-End VREF Enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFESELRANGE" width="1" begin="23" end="23" resetval="0x0" description="External VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFESEL" width="7" begin="22" end="16" resetval="0x0" description="Byte Lane External VREF Select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSELRANGE" width="1" begin="15" end="15" resetval="0x0" description="Single ended VREF generator REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXREFSSEL" width="7" begin="14" end="8" resetval="0x0" description="Byte Lane Single-End VREF Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFIEN" width="4" begin="5" end="2" resetval="0xF" description="VREF Enable control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
    <bitfield id="DXREFIMON" width="2" begin="1" end="0" resetval="0x0" description="VRMON control for DQ IO (Single Ended) buffers of a byte lane." range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR5" acronym="DDRPHY_DX4GCR5" offset="0xB14" width="32" description="DATX8 n General Configuration Register 5">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR3" width="7" begin="30" end="24" resetval="0x9" description="Byte Lane internal VREF Select for Rank 3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR2" width="7" begin="22" end="16" resetval="0x9" description="Byte Lane internal VREF Select for Rank 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR1" width="7" begin="14" end="8" resetval="0x9" description="Byte Lane internal VREF Select for Rank 1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXREFISELR0" width="7" begin="6" end="0" resetval="0x9" description="Byte Lane internal VREF Select for Rank 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR6" acronym="DDRPHY_DX4GCR6" offset="0xB18" width="32" description="DATX8 n General Configuration Register 6">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR3" width="6" begin="29" end="24" resetval="0x9" description="DRAM DQ VREF Select for Rank3" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR2" width="6" begin="21" end="16" resetval="0x9" description="DRAM DQ VREF Select for Rank2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR1" width="6" begin="13" end="8" resetval="0x9" description="DRAM DQ VREF Select for Rank1" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DXDQVREFR0" width="6" begin="5" end="0" resetval="0x9" description="DRAM DQ VREF Select for Rank0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR7" acronym="DDRPHY_DX4GCR7" offset="0xB1C" width="32" description="DATX8 n General Configuration Register 7">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DCALTYPE" width="1" begin="9" end="9" resetval="0x0" description="DDL Calibration Type" range="" rwaccess="RW"/>
    <bitfield id="DCALSVAL" width="9" begin="8" end="0" resetval="0x100" description="DDL Calibration Starting Value" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GCR8" acronym="DDRPHY_DX4GCR8" offset="0xB20" width="32" description="DATX8 n General Configuration Register 8">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GCR9" acronym="DDRPHY_DX4GCR9" offset="0xB24" width="32" description="DATX8 n General Configuration Register 9">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4DQMAP0" acronym="DDRPHY_DX4DQMAP0" offset="0xB28" width="32" description="DATX8 n DQ/DM Mapping Register 0">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="30" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4MAP" width="4" begin="19" end="16" resetval="0x4" description="DQ bit 4 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ3MAP" width="4" begin="15" end="12" resetval="0x3" description="DQ bit 3 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ2MAP" width="4" begin="11" end="8" resetval="0x2" description="DQ bit 2 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ1MAP" width="4" begin="7" end="4" resetval="0x1" description="DQ bit 1 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ0MAP" width="4" begin="3" end="0" resetval="0x0" description="DQ bit 0 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4DQMAP1" acronym="DDRPHY_DX4DQMAP1" offset="0xB2C" width="32" description="DATX8 n DQ/DM Mapping Register 1">
    <bitfield id="MAPOK" width="1" begin="31" end="31" resetval="0x1" description="Checksum bit" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMMAP" width="4" begin="15" end="12" resetval="0x8" description="DM bit DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ7MAP" width="4" begin="11" end="8" resetval="0x7" description="DQ bit 7 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ6MAP" width="4" begin="7" end="4" resetval="0x6" description="DQ bit 6 DATX8 slice mapping index" range="" rwaccess="RW"/>
    <bitfield id="DQ5MAP" width="4" begin="3" end="0" resetval="0x5" description="DQ bit 5 DATX8 slice mapping index" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR0" acronym="DDRPHY_DX4BDLR0" offset="0xB40" width="32" description="DATX8 n Bit Delay Line Register 0">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR1" acronym="DDRPHY_DX4BDLR1" offset="0xB44" width="32" description="DATX8 n Bit Delay Line Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7WBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6WBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5WBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4WBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR2" acronym="DDRPHY_DX4BDLR2" offset="0xB48" width="32" description="DATX8 n Bit Delay Line Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSNWBD" width="6" begin="29" end="24" resetval="0x0" description="DQSN Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSOEBD" width="6" begin="21" end="16" resetval="0x0" description="DQS/DM/DQ Output Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DSWBD" width="6" begin="13" end="8" resetval="0x0" description="DQS Write Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMWBD" width="6" begin="5" end="0" resetval="0x0" description="DM Write Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR3" acronym="DDRPHY_DX4BDLR3" offset="0xB50" width="32" description="DATX8 n Bit Delay Line Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ3RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ3 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ2RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ2 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ1RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ1 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ0RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ0 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR4" acronym="DDRPHY_DX4BDLR4" offset="0xB54" width="32" description="DATX8 n Bit Delay Line Register 4">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ7RBD" width="6" begin="29" end="24" resetval="0x0" description="DQ7 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ6RBD" width="6" begin="21" end="16" resetval="0x0" description="DQ6 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ5RBD" width="6" begin="13" end="8" resetval="0x0" description="DQ5 Read Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQ4RBD" width="6" begin="5" end="0" resetval="0x0" description="DQ4 Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR5" acronym="DDRPHY_DX4BDLR5" offset="0xB58" width="32" description="DATX8 n Bit Delay Line Register 5">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DMRBD" width="6" begin="5" end="0" resetval="0x0" description="DM Read Bit Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4BDLR6" acronym="DDRPHY_DX4BDLR6" offset="0xB60" width="32" description="DATX8 n Bit Delay Line Register 6">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TERBD" width="6" begin="21" end="16" resetval="0x0" description="Termination Enable Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDRBD" width="6" begin="13" end="8" resetval="0x0" description="Power down receiver Bit Delay" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4BDLR7" acronym="DDRPHY_DX4BDLR7" offset="0xB64" width="32" description="DATX8 n Bit Delay Line Register 7">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4BDLR8" acronym="DDRPHY_DX4BDLR8" offset="0xB68" width="32" description="DATX8 n Bit Delay Line Register 8">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4BDLR9" acronym="DDRPHY_DX4BDLR9" offset="0xB6C" width="32" description="DATX8 n Bit Delay Line Register 9">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="21" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4LCDLR0" acronym="DDRPHY_DX4LCDLR0" offset="0xB80" width="32" description="DATX8 n Local Calibrated Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLD" width="9" begin="8" end="0" resetval="0x0" description="Write Leveling Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR1" acronym="DDRPHY_DX4LCDLR1" offset="0xB84" width="32" description="DATX8 n Local Calibrated Delay Line Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQD" width="9" begin="8" end="0" resetval="0x0" description="Write Data Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR2" acronym="DDRPHY_DX4LCDLR2" offset="0xB88" width="32" description="DATX8 n Local Calibrated Delay Line Register 2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Gating Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR3" acronym="DDRPHY_DX4LCDLR3" offset="0xB8C" width="32" description="DATX8 n Local Calibrated Delay Line Register 3">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSD" width="9" begin="8" end="0" resetval="0x0" description="Read DQS Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR4" acronym="DDRPHY_DX4LCDLR4" offset="0xB90" width="32" description="DATX8 n Local Calibrated Delay Line Register 4">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="9" begin="8" end="0" resetval="0x0" description="Read DQSN Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4LCDLR5" acronym="DDRPHY_DX4LCDLR5" offset="0xB94" width="32" description="DATX8 n Local Calibrated Delay Line Register 5">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="24" end="16" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DQSGSD" width="9" begin="8" end="0" resetval="0x0" description="DQS Gating Status Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4MDLR0" acronym="DDRPHY_DX4MDLR0" offset="0xBA0" width="32" description="DATX8 n Master Delay Line Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="TPRD" width="9" begin="24" end="16" resetval="0x0" description="Target Period" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IPRD" width="9" begin="8" end="0" resetval="0x0" description="Initial Period" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4MDLR1" acronym="DDRPHY_DX4MDLR1" offset="0xBA4" width="32" description="DATX8 n Master Delay Line Register 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="MDLD" width="9" begin="8" end="0" resetval="0x0" description="MDL Delay" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4GTR0" acronym="DDRPHY_DX4GTR0" offset="0xBC0" width="32" description="DATX8 n General Timing Register 0">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WDQSL" width="3" begin="26" end="24" resetval="0x0" description="DQ Write Path Latency Pipeline" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="WLSL" width="4" begin="19" end="16" resetval="0x2" description="Write Leveling System Latency" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="12" end="8" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DGSL" width="5" begin="4" end="0" resetval="0x0" description="DQS Gating System Latency" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4RSR0" acronym="DDRPHY_DX4RSR0" offset="0xBD0" width="32" description="DATX8 n Rank Status Register 0">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="16" begin="15" end="0" resetval="0x0" description="DQS Gate Training Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4RSR1" acronym="DDRPHY_DX4RSR1" offset="0xBD4" width="32" description="DATX8 n Rank Status Register 1">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RDLVLERR" width="16" begin="15" end="0" resetval="0x0" description="Read Leveling Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4RSR2" acronym="DDRPHY_DX4RSR2" offset="0xBD8" width="32" description="DATX8 n Rank Status Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAWN" width="16" begin="15" end="0" resetval="0x0" description="Write Latency Adjustment (DQS off on some DQ lines) Warning" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4RSR3" acronym="DDRPHY_DX4RSR3" offset="0xBDC" width="32" description="DATX8 n Rank Status Register 3">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="16" begin="15" end="0" resetval="0x0" description="Write Leveling Adjustment Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR0" acronym="DDRPHY_DX4GSR0" offset="0xBE0" width="32" description="DATX8 n General Status Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="30" end="30" resetval="0x0" description="Write Leveling DQ Status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="9" begin="25" end="17" resetval="0x0" description="Read DQS gating Period" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="16" end="16" resetval="0x0" description="DATX8 PLL Lock" range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="9" begin="15" end="7" resetval="0x0" description="Write Leveling Period" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error" range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done" range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration" range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR1" acronym="DDRPHY_DX4GSR1" offset="0xBE4" width="32" description="DATX8 n General Status Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code" range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR2" acronym="DDRPHY_DX4GSR2" offset="0xBE8" width="32" description="DATX8 n General Status Register 2">
    <bitfield id="GSDQSPRD" width="9" begin="31" end="23" resetval="0x0" description="Read DQS gating Status Period" range="" rwaccess="R"/>
    <bitfield id="GSDQSCAL" width="1" begin="22" end="22" resetval="0x0" description="Read DQS Gating Status Calibration" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDERR" width="1" begin="20" end="20" resetval="0x0" description="Static Read Error" range="" rwaccess="R"/>
    <bitfield id="DQS2DQERR" width="8" begin="19" end="12" resetval="0x0" description="Write DQS2DQ Training Error" range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status" range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR3" acronym="DDRPHY_DX4GSR3" offset="0xBEC" width="32" description="DATX8 n General Status Register 3">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="3" begin="26" end="24" resetval="0x0" description="VREF Training Error Status Code" range="" rwaccess="R"/>
    <bitfield id="DVWRN" width="4" begin="23" end="20" resetval="0x0" description="DRAM VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="DVERR" width="4" begin="19" end="16" resetval="0x0" description="DRAM VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="HVWRN" width="4" begin="15" end="12" resetval="0x0" description="Host VREF Training Warning" range="" rwaccess="R"/>
    <bitfield id="HVERR" width="4" begin="11" end="8" resetval="0x0" description="Host VREF Training Error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="SRDPC" width="2" begin="1" end="0" resetval="0x0" description="Static Read Delay Pass Count" range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR4" acronym="DDRPHY_DX4GSR4" offset="0xBF0" width="32" description="DATX8 n General Status Register 4">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved.Returns zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="25" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR5" acronym="DDRPHY_DX4GSR5" offset="0xBF4" width="32" description="DATX8 n General Status Register 5">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="20" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4GSR6" acronym="DDRPHY_DX4GSR6" offset="0xBF8" width="32" description="DATX8 n General Status Register 6">
    <bitfield id="DBDQ" width="8" begin="31" end="24" resetval="0x0" description="Capture DB DQ[7:0], bits [31:28] is for DQ[[7:4] for upper nibble, bits [27:24] is for DQ[3:0] for lower nibble." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4SL0IOCR" acronym="DDRPHY_DX4SL0IOCR" offset="0x1434" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL1OSC" acronym="DDRPHY_DX8SL1OSC" offset="0x1440" width="32" description="DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GATEDXRDCLK" width="2" begin="29" end="28" resetval="0x0" description="Enable Clock Gating for DX ddr_clk" range="" rwaccess="RW"/>
    <bitfield id="GATEDXDDRCLK" width="2" begin="27" end="26" resetval="0x0" description="Enable Clock Gating for DX ctl_rd_clk" range="" rwaccess="RW"/>
    <bitfield id="GATEDXCTLCLK" width="2" begin="25" end="24" resetval="0x0" description="Enable Clock Gating for DX ctl_clk" range="" rwaccess="RW"/>
    <bitfield id="CLKLEVEL" width="2" begin="23" end="22" resetval="0x0" description="Selects the level to which clocks will be stalled when clock gating is enabled." range="" rwaccess="RW"/>
    <bitfield id="LBMODE" width="1" begin="21" end="21" resetval="0x0" description="Loopback Mode" range="" rwaccess="RW"/>
    <bitfield id="LBGSDQS" width="1" begin="20" end="20" resetval="0x0" description="Load GSDQS LCDL with 2x the calibrated GSDQSPRD value" range="" rwaccess="RW1C"/>
    <bitfield id="LBGDQS" width="2" begin="19" end="18" resetval="0x0" description="Loopback DQS Gating" range="" rwaccess="RW"/>
    <bitfield id="LBDQSS" width="1" begin="17" end="17" resetval="0x0" description="Loopback DQS Shift" range="" rwaccess="RW"/>
    <bitfield id="PHYHRST" width="1" begin="16" end="16" resetval="0x1" description="PHY High-Speed Reset" range="" rwaccess="RW"/>
    <bitfield id="PHYFRST" width="1" begin="15" end="15" resetval="0x1" description="PHY FIFO Reset" range="" rwaccess="RW"/>
    <bitfield id="DLTST" width="1" begin="14" end="14" resetval="0x0" description="Delay Line Test Start" range="" rwaccess="RW"/>
    <bitfield id="DLTMODE" width="1" begin="13" end="13" resetval="0x0" description="Delay Line Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDDL" width="2" begin="10" end="9" resetval="0x3" description="Oscillator Mode Write-Data Delay Line Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDL" width="2" begin="6" end="5" resetval="0x3" description="Oscillator Mode Write-Leveling Delay Line Select" range="" rwaccess="RW"/>
    <bitfield id="OSCDIV" width="4" begin="4" end="1" resetval="0xF" description="Oscillator Mode Division" range="" rwaccess="RW"/>
    <bitfield id="OSCEN" width="1" begin="0" end="0" resetval="0x0" description="Oscillator Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR0" acronym="DDRPHY_DX8SL1PLLCR0" offset="0x1444" width="32" description="DAXT8 0-1 PLL Control Register 0">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Reset" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down" range="" rwaccess="RW"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode" range="" rwaccess="RW"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select" range="" rwaccess="RW"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode" range="" rwaccess="RW"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0xE" description="Charge Pump Proportional Current Control" range="" rwaccess="RW"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable (ATOEN)" range="" rwaccess="RW"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control" range="" rwaccess="RW"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR1" acronym="DDRPHY_DX8SL1PLLCR1" offset="0x1448" width="32" description="DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLPROG" width="16" begin="21" end="6" resetval="0x0" description="Connects to the PLL PLL_PROG bus." range="" rwaccess="RW"/>
    <bitfield id="BYPVREGCP" width="1" begin="5" end="5" resetval="0x0" description="Bypass PLL vreg_cp" range="" rwaccess="RW"/>
    <bitfield id="BYPVREGDIG" width="1" begin="4" end="4" resetval="0x0" description="Bypass PLL vreg_dig" range="" rwaccess="RW"/>
    <bitfield id="BYPVDD" width="1" begin="3" end="3" resetval="0x0" description="PLL VDD voltage level control" range="" rwaccess="RW"/>
    <bitfield id="LOCKPS" width="1" begin="2" end="2" resetval="0x0" description="Lock Detector Phase Select" range="" rwaccess="RW"/>
    <bitfield id="LOCKCS" width="1" begin="1" end="1" resetval="0x0" description="Lock Detector Counter Select" range="" rwaccess="RW"/>
    <bitfield id="LOCKDS" width="1" begin="0" end="0" resetval="0x0" description="Lock Detector Select" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR2" acronym="DDRPHY_DX8SL1PLLCR2" offset="0x144C" width="32" description="DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)">
    <bitfield id="PLLCTRL_31_0" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [31:0] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR3" acronym="DDRPHY_DX8SL1PLLCR3" offset="0x1450" width="32" description="DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)">
    <bitfield id="PLLCTRL_63_32" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [63:32] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR4" acronym="DDRPHY_DX8SL1PLLCR4" offset="0x1454" width="32" description="DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)">
    <bitfield id="PLLCTRL_95_64" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [95:64] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1PLLCR5" acronym="DDRPHY_DX8SL1PLLCR5" offset="0x1458" width="32" description="DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLCTRL_103_96" width="8" begin="7" end="0" resetval="0x0" description="Connectes to bits[103:96] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1DQSCTL" acronym="DDRPHY_DX8SL1DQSCTL" offset="0x145C" width="32" description="DATX8 0-1 DQS Control Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RRRMODE" width="1" begin="24" end="24" resetval="0x1" description="Read Path Rise-to-Rise Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRRMODE" width="1" begin="21" end="21" resetval="0x1" description="Write Path Rise-to-Rise Mode" range="" rwaccess="RW"/>
    <bitfield id="DQSGX" width="2" begin="20" end="19" resetval="0x0" description="DQS Gate Extension" range="" rwaccess="RW"/>
    <bitfield id="LPPLLPD" width="1" begin="18" end="18" resetval="0x1" description="Low Power PLL Power Down" range="" rwaccess="RW"/>
    <bitfield id="LPIOPD" width="1" begin="17" end="17" resetval="0x1" description="Low Power I/O Power Down" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDAMODE" width="1" begin="15" end="15" resetval="0x0" description="Set PDA mode timing" range="" rwaccess="RW"/>
    <bitfield id="QSCNTEN" width="1" begin="14" end="14" resetval="0x1" description="QS Counter Enable" range="" rwaccess="RW"/>
    <bitfield id="UDQIOM" width="1" begin="13" end="13" resetval="0x0" description="Unused DQ I/O Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXSR" width="2" begin="9" end="8" resetval="0x0" description="Data Slew Rate" range="" rwaccess="RW"/>
    <bitfield id="DQSNRES" width="4" begin="7" end="4" resetval="0x0" description="DQS_N Resistor" range="" rwaccess="RW"/>
    <bitfield id="DQSRES" width="4" begin="3" end="0" resetval="0x0" description="DQS Resistor" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1TRNCTL" acronym="DDRPHY_DX8SL1TRNCTL" offset="0x1460" width="32" description="DATX8 0-1 Training Control Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL1DDLCTL" acronym="DDRPHY_DX8SL1DDLCTL" offset="0x1464" width="32" description="DATX8 0-1 DDL Control Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLYLDTM" width="1" begin="26" end="26" resetval="0x0" description="Delay Load Timing" range="" rwaccess="RW"/>
    <bitfield id="DXDDLLDT" width="1" begin="25" end="25" resetval="0x0" description="DX DDL Load Type" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="24" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDDLLD" width="5" begin="22" end="18" resetval="0x0" description="DATX8 DDL Delay Select Dymainc Load" range="" rwaccess="RW"/>
    <bitfield id="DXDDLBYP" width="16" begin="17" end="2" resetval="0x0" description="DATX8 DDL Bypass" range="" rwaccess="RW"/>
    <bitfield id="DDLBYPMODE" width="2" begin="1" end="0" resetval="0x2" description="Controls DDL Bypass Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL1DXCTL1" acronym="DDRPHY_DX8SL1DXCTL1" offset="0x1468" width="32" description="DATX8 0-1 DX Control Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXCALCLK" width="1" begin="24" end="24" resetval="0x0" description="DATX Calibration Clock Select" range="" rwaccess="RW"/>
    <bitfield id="DXRCLKMD" width="1" begin="23" end="23" resetval="0x0" description="DATX8 Read Clock Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDTOSEL" width="2" begin="21" end="20" resetval="0x0" description="DATX8 Digital Test Output Select" range="" rwaccess="RW"/>
    <bitfield id="DXGSMD" width="1" begin="19" end="19" resetval="0x0" description="Read DQS Gating Status Mode" range="" rwaccess="RW"/>
    <bitfield id="DXQSDBYP" width="1" begin="18" end="18" resetval="0x1" description="Read DQS/DQS_N Delay Load Bypass Mode" range="" rwaccess="RW"/>
    <bitfield id="DXGDBYP" width="1" begin="17" end="17" resetval="0x0" description="Read DQS Gate Delay Load Bypass Mode" range="" rwaccess="RW"/>
    <bitfield id="DXTMODE" width="1" begin="16" end="16" resetval="0x0" description="DATX8 Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL1DXCTL2" acronym="DDRPHY_DX8SL1DXCTL2" offset="0x146C" width="32" description="DATX8 0-1 DX Control Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CRDEN" width="1" begin="23" end="23" resetval="0x0" description="Configurable Read Data Enable" range="" rwaccess="RW"/>
    <bitfield id="POSOEX" width="3" begin="22" end="20" resetval="0x1" description="OX Extension during Post-amble" range="" rwaccess="RW"/>
    <bitfield id="PREOEX" width="2" begin="19" end="18" resetval="0x2" description="OE Extension during Pre-amble" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IOAG" width="1" begin="16" end="16" resetval="0x0" description="I/O Assisted Gate Select" range="" rwaccess="RW"/>
    <bitfield id="IOLB" width="1" begin="15" end="15" resetval="0x0" description="I/O Loopback Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="12" end="9" resetval="0xC" description="Low Power Wakeup Threshold" range="" rwaccess="RW"/>
    <bitfield id="RDBI" width="1" begin="8" end="8" resetval="0x0" description="Read Data Bus Inversion Enable" range="" rwaccess="RW"/>
    <bitfield id="WDBI" width="1" begin="7" end="7" resetval="0x0" description="Write Data Bus Inversion Enable" range="" rwaccess="RW"/>
    <bitfield id="PRFBYP" width="1" begin="6" end="6" resetval="0x0" description="PUB Read FIFO Bypass" range="" rwaccess="RW"/>
    <bitfield id="RDMODE" width="2" begin="5" end="4" resetval="0x0" description="DATX8 Receive FIFO Read Mode" range="" rwaccess="RW"/>
    <bitfield id="DISRST" width="1" begin="3" end="3" resetval="0x0" description="Disables the Read FIFO Reset" range="" rwaccess="RW"/>
    <bitfield id="DQSGLB" width="2" begin="2" end="1" resetval="0x0" description="Read DQS Gate I/O Loopback" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL1IOCR" acronym="DDRPHY_DX8SL1IOCR" offset="0x1470" width="32" description="DATX8 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDACRANGE" width="3" begin="30" end="28" resetval="0x0" description="PVREF_DAC REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring" range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="3" begin="24" end="22" resetval="0x0" description="DX IO Mode" range="" rwaccess="RW"/>
    <bitfield id="DXTXM" width="11" begin="21" end="11" resetval="0x0" description="DX IO Transmitter Mode" range="" rwaccess="RW"/>
    <bitfield id="DXRXM" width="11" begin="10" end="0" resetval="0x0" description="DX IO Receiver Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4SL1IOCR" acronym="DDRPHY_DX4SL1IOCR" offset="0x1474" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL2OSC" acronym="DDRPHY_DX8SL2OSC" offset="0x1480" width="32" description="DATX8 0-1 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="GATEDXRDCLK" width="2" begin="29" end="28" resetval="0x0" description="Enable Clock Gating for DX ddr_clk" range="" rwaccess="RW"/>
    <bitfield id="GATEDXDDRCLK" width="2" begin="27" end="26" resetval="0x0" description="Enable Clock Gating for DX ctl_rd_clk" range="" rwaccess="RW"/>
    <bitfield id="GATEDXCTLCLK" width="2" begin="25" end="24" resetval="0x0" description="Enable Clock Gating for DX ctl_clk" range="" rwaccess="RW"/>
    <bitfield id="CLKLEVEL" width="2" begin="23" end="22" resetval="0x0" description="Selects the level to which clocks will be stalled when clock gating is enabled." range="" rwaccess="RW"/>
    <bitfield id="LBMODE" width="1" begin="21" end="21" resetval="0x0" description="Loopback Mode" range="" rwaccess="RW"/>
    <bitfield id="LBGSDQS" width="1" begin="20" end="20" resetval="0x0" description="Load GSDQS LCDL with 2x the calibrated GSDQSPRD value" range="" rwaccess="RW1C"/>
    <bitfield id="LBGDQS" width="2" begin="19" end="18" resetval="0x0" description="Loopback DQS Gating" range="" rwaccess="RW"/>
    <bitfield id="LBDQSS" width="1" begin="17" end="17" resetval="0x0" description="Loopback DQS Shift" range="" rwaccess="RW"/>
    <bitfield id="PHYHRST" width="1" begin="16" end="16" resetval="0x1" description="PHY High-Speed Reset" range="" rwaccess="RW"/>
    <bitfield id="PHYFRST" width="1" begin="15" end="15" resetval="0x1" description="PHY FIFO Reset" range="" rwaccess="RW"/>
    <bitfield id="DLTST" width="1" begin="14" end="14" resetval="0x0" description="Delay Line Test Start" range="" rwaccess="RW"/>
    <bitfield id="DLTMODE" width="1" begin="13" end="13" resetval="0x0" description="Delay Line Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDDL" width="2" begin="10" end="9" resetval="0x3" description="Oscillator Mode Write-Data Delay Line Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x3" description="Reserved.Caution, do not write to this register field." range="" rwaccess="RW"/>
    <bitfield id="OSCWDL" width="2" begin="6" end="5" resetval="0x3" description="Oscillator Mode Write-Leveling Delay Line Select" range="" rwaccess="RW"/>
    <bitfield id="OSCDIV" width="4" begin="4" end="1" resetval="0xF" description="Oscillator Mode Division" range="" rwaccess="RW"/>
    <bitfield id="OSCEN" width="1" begin="0" end="0" resetval="0x0" description="Oscillator Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR0" acronym="DDRPHY_DX8SL2PLLCR0" offset="0x1484" width="32" description="DAXT8 0-1 PLL Control Register 0">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Reset" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down" range="" rwaccess="RW"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode" range="" rwaccess="RW"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select" range="" rwaccess="RW"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode" range="" rwaccess="RW"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0xE" description="Charge Pump Proportional Current Control" range="" rwaccess="RW"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable (ATOEN)" range="" rwaccess="RW"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control" range="" rwaccess="RW"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR1" acronym="DDRPHY_DX8SL2PLLCR1" offset="0x1488" width="32" description="DAXT8 0-1 PLL Control Register 1 (Type B PLL Only)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLPROG" width="16" begin="21" end="6" resetval="0x0" description="Connects to the PLL PLL_PROG bus." range="" rwaccess="RW"/>
    <bitfield id="BYPVREGCP" width="1" begin="5" end="5" resetval="0x0" description="Bypass PLL vreg_cp" range="" rwaccess="RW"/>
    <bitfield id="BYPVREGDIG" width="1" begin="4" end="4" resetval="0x0" description="Bypass PLL vreg_dig" range="" rwaccess="RW"/>
    <bitfield id="BYPVDD" width="1" begin="3" end="3" resetval="0x0" description="PLL VDD voltage level control" range="" rwaccess="RW"/>
    <bitfield id="LOCKPS" width="1" begin="2" end="2" resetval="0x0" description="Lock Detector Phase Select" range="" rwaccess="RW"/>
    <bitfield id="LOCKCS" width="1" begin="1" end="1" resetval="0x0" description="Lock Detector Counter Select" range="" rwaccess="RW"/>
    <bitfield id="LOCKDS" width="1" begin="0" end="0" resetval="0x0" description="Lock Detector Select" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR2" acronym="DDRPHY_DX8SL2PLLCR2" offset="0x148C" width="32" description="DAXT8 0-1 PLL Control Register 2 (Type B PLL Only)">
    <bitfield id="PLLCTRL_31_0" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [31:0] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR3" acronym="DDRPHY_DX8SL2PLLCR3" offset="0x1490" width="32" description="DAXT8 0-1 PLL Control Register 3 (Type B PLL Only)">
    <bitfield id="PLLCTRL_63_32" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [63:32] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR4" acronym="DDRPHY_DX8SL2PLLCR4" offset="0x1494" width="32" description="DAXT8 0-1 PLL Control Register 4 (Type B PLL Only)">
    <bitfield id="PLLCTRL_95_64" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [95:64] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2PLLCR5" acronym="DDRPHY_DX8SL2PLLCR5" offset="0x1498" width="32" description="DAXT8 0-1 PLL Control Register 5 (Type B PLL Only)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PLLCTRL_103_96" width="8" begin="7" end="0" resetval="0x0" description="Connectes to bits[103:96] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2DQSCTL" acronym="DDRPHY_DX8SL2DQSCTL" offset="0x149C" width="32" description="DATX8 0-1 DQS Control Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="RRRMODE" width="1" begin="24" end="24" resetval="0x1" description="Read Path Rise-to-Rise Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="WRRMODE" width="1" begin="21" end="21" resetval="0x1" description="Write Path Rise-to-Rise Mode" range="" rwaccess="RW"/>
    <bitfield id="DQSGX" width="2" begin="20" end="19" resetval="0x0" description="DQS Gate Extension" range="" rwaccess="RW"/>
    <bitfield id="LPPLLPD" width="1" begin="18" end="18" resetval="0x1" description="Low Power PLL Power Down" range="" rwaccess="RW"/>
    <bitfield id="LPIOPD" width="1" begin="17" end="17" resetval="0x1" description="Low Power I/O Power Down" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="PDAMODE" width="1" begin="15" end="15" resetval="0x0" description="Set PDA mode timing" range="" rwaccess="RW"/>
    <bitfield id="QSCNTEN" width="1" begin="14" end="14" resetval="0x1" description="QS Counter Enable" range="" rwaccess="RW"/>
    <bitfield id="UDQIOM" width="1" begin="13" end="13" resetval="0x0" description="Unused DQ I/O Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXSR" width="2" begin="9" end="8" resetval="0x0" description="Data Slew Rate" range="" rwaccess="RW"/>
    <bitfield id="DQSNRES" width="4" begin="7" end="4" resetval="0x0" description="DQS_N Resistor" range="" rwaccess="RW"/>
    <bitfield id="DQSRES" width="4" begin="3" end="0" resetval="0x0" description="DQS Resistor" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2TRNCTL" acronym="DDRPHY_DX8SL2TRNCTL" offset="0x14A0" width="32" description="DATX8 0-1 Training Control Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL2DDLCTL" acronym="DDRPHY_DX8SL2DDLCTL" offset="0x14A4" width="32" description="DATX8 0-1 DDL Control Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DLYLDTM" width="1" begin="26" end="26" resetval="0x0" description="Delay Load Timing" range="" rwaccess="RW"/>
    <bitfield id="DXDDLLDT" width="1" begin="25" end="25" resetval="0x0" description="DX DDL Load Type" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="24" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDDLLD" width="5" begin="22" end="18" resetval="0x0" description="DATX8 DDL Delay Select Dymainc Load" range="" rwaccess="RW"/>
    <bitfield id="DXDDLBYP" width="16" begin="17" end="2" resetval="0x0" description="DATX8 DDL Bypass" range="" rwaccess="RW"/>
    <bitfield id="DDLBYPMODE" width="2" begin="1" end="0" resetval="0x2" description="Controls DDL Bypass Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX8SL2DXCTL1" acronym="DDRPHY_DX8SL2DXCTL1" offset="0x14A8" width="32" description="DATX8 0-1 DX Control Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXCALCLK" width="1" begin="24" end="24" resetval="0x0" description="DATX Calibration Clock Select" range="" rwaccess="RW"/>
    <bitfield id="DXRCLKMD" width="1" begin="23" end="23" resetval="0x0" description="DATX8 Read Clock Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDTOSEL" width="2" begin="21" end="20" resetval="0x0" description="DATX8 Digital Test Output Select" range="" rwaccess="RW"/>
    <bitfield id="DXGSMD" width="1" begin="19" end="19" resetval="0x0" description="Read DQS Gating Status Mode" range="" rwaccess="RW"/>
    <bitfield id="DXQSDBYP" width="1" begin="18" end="18" resetval="0x1" description="Read DQS/DQS_N Delay Load Bypass Mode" range="" rwaccess="RW"/>
    <bitfield id="DXGDBYP" width="1" begin="17" end="17" resetval="0x0" description="Read DQS Gate Delay Load Bypass Mode" range="" rwaccess="RW"/>
    <bitfield id="DXTMODE" width="1" begin="16" end="16" resetval="0x0" description="DATX8 Test Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL2DXCTL2" acronym="DDRPHY_DX8SL2DXCTL2" offset="0x14AC" width="32" description="DATX8 0-1 DX Control Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="CRDEN" width="1" begin="23" end="23" resetval="0x0" description="Configurable Read Data Enable" range="" rwaccess="RW"/>
    <bitfield id="POSOEX" width="3" begin="22" end="20" resetval="0x1" description="OX Extension during Post-amble" range="" rwaccess="RW"/>
    <bitfield id="PREOEX" width="2" begin="19" end="18" resetval="0x2" description="OE Extension during Pre-amble" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="IOAG" width="1" begin="16" end="16" resetval="0x0" description="I/O Assisted Gate Select" range="" rwaccess="RW"/>
    <bitfield id="IOLB" width="1" begin="15" end="15" resetval="0x0" description="I/O Loopback Select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="12" end="9" resetval="0xC" description="Low Power Wakeup Threshold" range="" rwaccess="RW"/>
    <bitfield id="RDBI" width="1" begin="8" end="8" resetval="0x0" description="Read Data Bus Inversion Enable" range="" rwaccess="RW"/>
    <bitfield id="WDBI" width="1" begin="7" end="7" resetval="0x0" description="Write Data Bus Inversion Enable" range="" rwaccess="RW"/>
    <bitfield id="PRFBYP" width="1" begin="6" end="6" resetval="0x0" description="PUB Read FIFO Bypass" range="" rwaccess="RW"/>
    <bitfield id="RDMODE" width="2" begin="5" end="4" resetval="0x0" description="DATX8 Receive FIFO Read Mode" range="" rwaccess="RW"/>
    <bitfield id="DISRST" width="1" begin="3" end="3" resetval="0x0" description="Disables the Read FIFO Reset" range="" rwaccess="RW"/>
    <bitfield id="DQSGLB" width="2" begin="2" end="1" resetval="0x0" description="Read DQS Gate I/O Loopback" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SL2IOCR" acronym="DDRPHY_DX8SL2IOCR" offset="0x14B0" width="32" description="DATX8 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
    <bitfield id="DXDACRANGE" width="3" begin="30" end="28" resetval="0x0" description="PVREF_DAC REFSEL range select" range="" rwaccess="RW"/>
    <bitfield id="DXVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring" range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="3" begin="24" end="22" resetval="0x0" description="DX IO Mode" range="" rwaccess="RW"/>
    <bitfield id="DXTXM" width="11" begin="21" end="11" resetval="0x0" description="DX IO Transmitter Mode" range="" rwaccess="RW"/>
    <bitfield id="DXRXM" width="11" begin="10" end="0" resetval="0x0" description="DX IO Receiver Mode" range="" rwaccess="RW"/>
  </register>
  <register id="DDRPHY_DX4SL2IOCR" acronym="DDRPHY_DX4SL2IOCR" offset="0x14B4" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4SL3IOCR" acronym="DDRPHY_DX4SL3IOCR" offset="0x14F4" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4SL4IOCR" acronym="DDRPHY_DX4SL4IOCR" offset="0x1534" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4SL5IOCR" acronym="DDRPHY_DX4SL5IOCR" offset="0x1574" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4SL6IOCR" acronym="DDRPHY_DX4SL6IOCR" offset="0x15B4" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4SL7IOCR" acronym="DDRPHY_DX4SL7IOCR" offset="0x15F4" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX4SL8IOCR" acronym="DDRPHY_DX4SL8IOCR" offset="0x1634" width="32" description="DATX4 Slice 0-1 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="R"/>
  </register>
  <register id="DDRPHY_DX8SLBOSC" acronym="DDRPHY_DX8SLBOSC" offset="0x17C0" width="32" description="DATX8 0-8 Oscillator, Delay Line Test, PHY FIFO and High Speed Reset, Loopback, and Gated Clock Control Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="GATEDXRDCLK" width="2" begin="29" end="28" resetval="0x0" description="Enable Clock Gating for DX ddr_clk" range="" rwaccess="W"/>
    <bitfield id="GATEDXDDRCLK" width="2" begin="27" end="26" resetval="0x0" description="Enable Clock Gating for DX ctl_rd_clk" range="" rwaccess="W"/>
    <bitfield id="GATEDXCTLCLK" width="2" begin="25" end="24" resetval="0x0" description="Enable Clock Gating for DX ctl_clk" range="" rwaccess="W"/>
    <bitfield id="CLKLEVEL" width="2" begin="23" end="22" resetval="0x0" description="Selects the level to which clocks will be stalled when clock gating is enabled." range="" rwaccess="W"/>
    <bitfield id="LBMODE" width="1" begin="21" end="21" resetval="0x0" description="Loopback Mode" range="" rwaccess="W"/>
    <bitfield id="LBGSDQS" width="1" begin="20" end="20" resetval="0x0" description="Load GSDQS LCDL with 2x the calibrated GSDQSPRD value" range="" rwaccess="W"/>
    <bitfield id="LBGDQS" width="2" begin="19" end="18" resetval="0x0" description="Loopback DQS Gating" range="" rwaccess="W"/>
    <bitfield id="LBDQSS" width="1" begin="17" end="17" resetval="0x0" description="Loopback DQS Shift" range="" rwaccess="W"/>
    <bitfield id="PHYHRST" width="1" begin="16" end="16" resetval="0x0" description="PHY High-Speed Reset" range="" rwaccess="W"/>
    <bitfield id="PHYFRST" width="1" begin="15" end="15" resetval="0x0" description="PHY FIFO Reset" range="" rwaccess="W"/>
    <bitfield id="DLTST" width="1" begin="14" end="14" resetval="0x0" description="Delay Line Test Start" range="" rwaccess="W"/>
    <bitfield id="DLTMODE" width="1" begin="13" end="13" resetval="0x0" description="Delay Line Test Mode" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="12" end="11" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="W"/>
    <bitfield id="OSCWDDL" width="2" begin="10" end="9" resetval="0x0" description="Oscillator Mode Write-Data Delay Line Select" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="8" end="7" resetval="0x0" description="Reserved.Caution, do not write to this register field." range="" rwaccess="W"/>
    <bitfield id="OSCWDL" width="2" begin="6" end="5" resetval="0x0" description="Oscillator Mode Write-Leveling Delay Line Select" range="" rwaccess="W"/>
    <bitfield id="OSCDIV" width="4" begin="4" end="1" resetval="0x0" description="Oscillator Mode Division" range="" rwaccess="W"/>
    <bitfield id="OSCEN" width="1" begin="0" end="0" resetval="0x0" description="Oscillator Enable" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR0" acronym="DDRPHY_DX8SLBPLLCR0" offset="0x17C4" width="32" description="DAXT8 0-8 PLL Control Register 0">
    <bitfield id="PLLBYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass" range="" rwaccess="W"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Reset" range="" rwaccess="W"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down" range="" rwaccess="W"/>
    <bitfield id="RSTOPM" width="1" begin="28" end="28" resetval="0x0" description="Reference Stop Mode" range="" rwaccess="W"/>
    <bitfield id="FRQSEL" width="4" begin="27" end="24" resetval="0x0" description="PLL Frequency Select" range="" rwaccess="W"/>
    <bitfield id="RLOCKM" width="1" begin="23" end="23" resetval="0x0" description="Relock Mode" range="" rwaccess="W"/>
    <bitfield id="CPPC" width="6" begin="22" end="17" resetval="0x0" description="Charge Pump Proportional Current Control" range="" rwaccess="W"/>
    <bitfield id="CPIC" width="4" begin="16" end="13" resetval="0x0" description="Charge Pump Integrating Current Control" range="" rwaccess="W"/>
    <bitfield id="GSHIFT" width="1" begin="12" end="12" resetval="0x0" description="Gear Shift" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="ATOEN" width="1" begin="8" end="8" resetval="0x0" description="Analog Test Enable (ATOEN)" range="" rwaccess="W"/>
    <bitfield id="ATC" width="4" begin="7" end="4" resetval="0x0" description="Analog Test Control" range="" rwaccess="W"/>
    <bitfield id="DTC" width="4" begin="3" end="0" resetval="0x0" description="Digital Test Control" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR1" acronym="DDRPHY_DX8SLBPLLCR1" offset="0x17C8" width="32" description="DAXT8 0-8 PLL Control Register 1 (Type B PLL Only)">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="PLLPROG" width="16" begin="21" end="6" resetval="0x0" description="Connects to the PLL PLL_PROG bus." range="" rwaccess="W"/>
    <bitfield id="BYPVREGCP" width="1" begin="5" end="5" resetval="0x0" description="Bypass PLL vreg_cp" range="" rwaccess="W"/>
    <bitfield id="BYPVREGDIG" width="1" begin="4" end="4" resetval="0x0" description="Bypass PLL vreg_dig" range="" rwaccess="W"/>
    <bitfield id="BYPVDD" width="1" begin="3" end="3" resetval="0x0" description="PLL VDD voltage level control" range="" rwaccess="W"/>
    <bitfield id="LOCKPS" width="1" begin="2" end="2" resetval="0x0" description="Lock Detector Phase Select" range="" rwaccess="W"/>
    <bitfield id="LOCKCS" width="1" begin="1" end="1" resetval="0x0" description="Lock Detector Counter Select" range="" rwaccess="W"/>
    <bitfield id="LOCKDS" width="1" begin="0" end="0" resetval="0x0" description="Lock Detector Select" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR2" acronym="DDRPHY_DX8SLBPLLCR2" offset="0x17CC" width="32" description="DAXT8 0-8 PLL Control Register 2 (Type B PLL Only)">
    <bitfield id="PLLCTRL_31_0" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [31:0] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR3" acronym="DDRPHY_DX8SLBPLLCR3" offset="0x17D0" width="32" description="DAXT8 0-8 PLL Control Register 3 (Type B PLL Only)">
    <bitfield id="PLLCTRL_63_32" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [63:32] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR4" acronym="DDRPHY_DX8SLBPLLCR4" offset="0x17D4" width="32" description="DAXT8 0-8 PLL Control Register 4 (Type B PLL Only)">
    <bitfield id="PLLCTRL_95_64" width="32" begin="31" end="0" resetval="0x0" description="Connectes to bits [95:64] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBPLLCR5" acronym="DDRPHY_DX8SLBPLLCR5" offset="0x17D8" width="32" description="DAXT8 0-8 PLL Control Register 5 (Type B PLL Only)">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="PLLCTRL_103_96" width="8" begin="7" end="0" resetval="0x0" description="Connectes to bits[103:96] of the PLL generatl control bus PLL_CTRL" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDQSCTL" acronym="DDRPHY_DX8SLBDQSCTL" offset="0x17DC" width="32" description="DATX8 0-8 DQS Control Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="RRRMODE" width="1" begin="24" end="24" resetval="0x0" description="Read Path Rise-to-Rise Mode" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="WRRMODE" width="1" begin="21" end="21" resetval="0x0" description="Write Path Rise-to-Rise Mode" range="" rwaccess="W"/>
    <bitfield id="DQSGX" width="2" begin="20" end="19" resetval="0x0" description="DQS Gate Extension" range="" rwaccess="W"/>
    <bitfield id="LPPLLPD" width="1" begin="18" end="18" resetval="0x0" description="Low Power PLL Power Down" range="" rwaccess="W"/>
    <bitfield id="LPIOPD" width="1" begin="17" end="17" resetval="0x0" description="Low Power I/O Power Down" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="PDAMODE" width="1" begin="15" end="15" resetval="0x0" description="Set PDA mode timing" range="" rwaccess="W"/>
    <bitfield id="QSCNTEN" width="1" begin="14" end="14" resetval="0x0" description="QS Counter Enable" range="" rwaccess="W"/>
    <bitfield id="UDQIOM" width="1" begin="13" end="13" resetval="0x0" description="Unused DQ I/O Mode" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="12" end="10" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXSR" width="2" begin="9" end="8" resetval="0x0" description="Data Slew Rate" range="" rwaccess="W"/>
    <bitfield id="DQSNRES" width="4" begin="7" end="4" resetval="0x0" description="DQS# Resistor" range="" rwaccess="W"/>
    <bitfield id="DQSRES" width="4" begin="3" end="0" resetval="0x0" description="DQS Resistor" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBTRNCTL" acronym="DDRPHY_DX8SLBTRNCTL" offset="0x17E0" width="32" description="DATX8 0-8 Training Control Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDDLCTL" acronym="DDRPHY_DX8SLBDDLCTL" offset="0x17E4" width="32" description="DATX8 0-8 DDL Control Register">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DLYLDTM" width="1" begin="26" end="26" resetval="0x0" description="Delay Load Timing" range="" rwaccess="W"/>
    <bitfield id="DXDDLLDT" width="1" begin="25" end="25" resetval="0x0" description="DX DDL Load Type" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="24" end="23" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXDDLLD" width="5" begin="22" end="18" resetval="0x0" description="DATX8 DDL Delay Select Dymainc Load" range="" rwaccess="W"/>
    <bitfield id="DXDDLBYP" width="16" begin="17" end="2" resetval="0x0" description="DATX8 DDL Bypass" range="" rwaccess="W"/>
    <bitfield id="DDLBYPMODE" width="2" begin="1" end="0" resetval="0x0" description="Controls DDL Bypass Mode" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDXCTL1" acronym="DDRPHY_DX8SLBDXCTL1" offset="0x17E8" width="32" description="DATX8 0-8 DX Control Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXCALCLK" width="1" begin="24" end="24" resetval="0x0" description="DATX Calibration Clock Select" range="" rwaccess="W"/>
    <bitfield id="DXRCLKMD" width="1" begin="23" end="23" resetval="0x0" description="DATX8 Read Clock Mode" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXDTOSEL" width="2" begin="21" end="20" resetval="0x0" description="DATX8 Digital Test Output Select" range="" rwaccess="W"/>
    <bitfield id="DXGSMD" width="1" begin="19" end="19" resetval="0x0" description="Read DQS Gating Status Mode" range="" rwaccess="W"/>
    <bitfield id="DXQSDBYP" width="1" begin="18" end="18" resetval="0x0" description="Read DQS/DQS# Delay Load Bypass Mode" range="" rwaccess="W"/>
    <bitfield id="DXGDBYP" width="1" begin="17" end="17" resetval="0x0" description="Read DQS Gate Delay Load Bypass Mode" range="" rwaccess="W"/>
    <bitfield id="DXTMODE" width="1" begin="16" end="16" resetval="0x0" description="DATX8 Test Mode" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBDXCTL2" acronym="DDRPHY_DX8SLBDXCTL2" offset="0x17EC" width="32" description="DATX8 0-8 DX Control Register 2">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="CRDEN" width="1" begin="23" end="23" resetval="0x0" description="Configurable Read Data Enable" range="" rwaccess="W"/>
    <bitfield id="POSOEX" width="3" begin="22" end="20" resetval="0x0" description="OX Extension during Post-amble" range="" rwaccess="W"/>
    <bitfield id="PREOEX" width="2" begin="19" end="18" resetval="0x0" description="OE Extension during Pre-amble" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="IOAG" width="1" begin="16" end="16" resetval="0x0" description="I/O Assisted Gate Select" range="" rwaccess="W"/>
    <bitfield id="IOLB" width="1" begin="15" end="15" resetval="0x0" description="I/O Loopback Select" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="LPWAKEUP_THRSH" width="4" begin="12" end="9" resetval="0x0" description="Low Power Wakeup Threshold" range="" rwaccess="W"/>
    <bitfield id="RDBI" width="1" begin="8" end="8" resetval="0x0" description="Read Data Bus Inversion Enable" range="" rwaccess="W"/>
    <bitfield id="WDBI" width="1" begin="7" end="7" resetval="0x0" description="Write Data Bus Inversion Enable" range="" rwaccess="W"/>
    <bitfield id="PRFBYP" width="1" begin="6" end="6" resetval="0x0" description="PUB Read FIFO Bypass" range="" rwaccess="W"/>
    <bitfield id="RDMODE" width="2" begin="5" end="4" resetval="0x0" description="DATX8 Receive FIFO Read Mode" range="" rwaccess="W"/>
    <bitfield id="DISRST" width="1" begin="3" end="3" resetval="0x0" description="Disables the Read FIFO Reset" range="" rwaccess="W"/>
    <bitfield id="DQSGLB" width="2" begin="2" end="1" resetval="0x0" description="Read DQS Gate I/O Loopback" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX8SLBIOCR" acronym="DDRPHY_DX8SLBIOCR" offset="0x17F0" width="32" description="DATX8 0-8 I/O Configuration Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
    <bitfield id="DXDACRANGE" width="3" begin="30" end="28" resetval="0x0" description="PVREF_DAC REFSEL range select" range="" rwaccess="W"/>
    <bitfield id="DXVREFIOM" width="3" begin="27" end="25" resetval="0x0" description="IOM bits for PVREF, PVREF_DAC and PVREFE cells in DX IO ring" range="" rwaccess="W"/>
    <bitfield id="DXIOM" width="3" begin="24" end="22" resetval="0x0" description="DX IO Mode" range="" rwaccess="W"/>
    <bitfield id="DXTXM" width="11" begin="21" end="11" resetval="0x0" description="DX IO Transmitter Mode" range="" rwaccess="W"/>
    <bitfield id="DXRXM" width="11" begin="10" end="0" resetval="0x0" description="DX IO Receiver Mode" range="" rwaccess="W"/>
  </register>
  <register id="DDRPHY_DX4SLBIOCR" acronym="DDRPHY_DX4SLBIOCR" offset="0x17F4" width="32" description="DATX4 0-8 I/O Configuration Register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved.Return zeroes on reads." range="" rwaccess="W"/>
  </register>
</module>
