module module_0 (
    output [id_1 : id_1] id_2,
    output logic [id_2 : 1] id_3
);
  always @(posedge id_3)
    if (id_2) begin
      if (1'b0)
        if (1)
          if (id_1) begin
          end
    end
  logic id_4 (
      id_5 & id_5,
      id_6
  );
endmodule
