{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494475575599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494475575599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 01:06:11 2017 " "Processing started: Thu May 11 01:06:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494475575599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494475575599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ArquiteturaMIPS -c ArquiteturaMIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ArquiteturaMIPS -c ArquiteturaMIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494475575600 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494475576123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494475576193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494475576193 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" ula.v(12) " "Verilog HDL syntax error at ula.v(12) near text \"if\";  expecting \"endmodule\"" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1494475576198 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "operador1 ula.v(14) " "Verilog HDL error at ula.v(14): object operador1 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 14 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1494475576198 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "operador2 ula.v(14) " "Verilog HDL error at ula.v(14): object operador2 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 14 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1494475576198 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ula.v(14) " "Verilog HDL syntax error at ula.v(14) near text \")\";  expecting \";\"" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1494475576199 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "operador1 ula.v(18) " "Verilog HDL error at ula.v(18): object operador1 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 18 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1494475576199 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "operador2 ula.v(18) " "Verilog HDL error at ula.v(18): object operador2 declared in a list of port declarations cannot be redeclared within the module body" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 18 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1494475576199 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ula.v(18) " "Verilog HDL syntax error at ula.v(18) near text \")\";  expecting \";\"" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1494475576199 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ula ula.v(1) " "Ignored design unit \"ula\" at ula.v(1) due to previous errors" {  } { { "ula.v" "" { Text "C:/Users/Thatianne/Documents/Faculdade/5ºSemestre/MI-SistemasDigitais/MI_SistemasDigitais/Problema_2_SistemasDigitais/ArquiteturaMIPS/ula.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1494475576199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 0 0 " "Found 0 design units, including 0 entities, in source file ula.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494475576200 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494475576266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 11 01:06:16 2017 " "Processing ended: Thu May 11 01:06:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494475576266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494475576266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494475576266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494475576266 ""}
