Known Issues
============

Last reviewed: |today|

- Signal name collision for 'result' in generated VHDL output ports.
- Global variable declarations are not handled.
- VHDL codegen does not optimize for hardware resources or timing.