// Seed: 58214574
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always_latch @(*) id_4 = 1'h0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    input uwire id_4#(.id_11(1))
    , id_12,
    input wor id_5,
    output supply1 id_6,
    output wire id_7,
    input wor id_8,
    output wand id_9
);
  timeunit 1ps / 1ps;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign id_6 = 1 - id_1;
endmodule
