digraph "CFG for '_Z12markSegmentsPtjPjS0_j' function" {
	label="CFG for '_Z12markSegmentsPtjPjS0_j' function";

	Node0x56ff7a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %6, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = udiv i32 %14, %11\l  %21 = mul i32 %20, %11\l  %22 = icmp ugt i32 %14, %21\l  %23 = zext i1 %22 to i32\l  %24 = add i32 %20, %23\l  %25 = mul i32 %24, %15\l  %26 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !15\l  %27 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %28 = add i32 %25, %7\l  %29 = mul i32 %28, %19\l  %30 = add i32 %29, %26\l  %31 = mul i32 %30, %11\l  %32 = add i32 %31, %27\l  %33 = icmp ult i32 %32, %4\l  br i1 %33, label %34, label %43\l|{<s0>T|<s1>F}}"];
	Node0x56ff7a0:s0 -> Node0x5701760;
	Node0x56ff7a0:s1 -> Node0x5703920;
	Node0x5701760 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%34:\l34:                                               \l  %35 = zext i32 %32 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %35\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %38 = trunc i32 %37 to i16\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %35\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !16, !amdgpu.noclobber\l... !5\l  %41 = zext i32 %40 to i64\l  %42 = getelementptr inbounds i16, i16 addrspace(1)* %0, i64 %41\l  store i16 %38, i16 addrspace(1)* %42, align 2, !tbaa !20\l  br label %43\l}"];
	Node0x5701760 -> Node0x5703920;
	Node0x5703920 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
