<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>k3mm</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.404</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>41619</Best-caseLatency>
            <Average-caseLatency>41619</Average-caseLatency>
            <Worst-caseLatency>41619</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.208 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.208 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.208 ms</Worst-caseRealTimeLatency>
            <Interval-min>41620</Interval-min>
            <Interval-max>41620</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>160</DSP>
            <FF>49641</FF>
            <LUT>35070</LUT>
            <URAM>91</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>k3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>k3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>k3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>k3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>k3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>k3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_address0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_ce0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_q0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_out_address0</name>
            <Object>E_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_out_ce0</name>
            <Object>E_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_out_we0</name>
            <Object>E_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_out_d0</name>
            <Object>E_out</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>k3mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66</InstName>
                    <ModuleName>k3mm_Pipeline_lprd_1_lprd_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>66</ID>
                    <BindInstances>add_ln20_1_fu_250_p2 add_ln20_fu_262_p2 add_ln22_fu_306_p2 add_ln21_fu_323_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k3mm_Pipeline_lp1_lp2_fu_92</InstName>
                    <ModuleName>k3mm_Pipeline_lp1_lp2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>92</ID>
                    <BindInstances>add_ln32_1_fu_1694_p2 add_ln32_fu_1703_p2 add_ln35_fu_1982_p2 add_ln35_1_fu_2006_p2 add_ln35_2_fu_2030_p2 add_ln35_3_fu_2050_p2 add_ln35_4_fu_2074_p2 add_ln35_5_fu_2098_p2 add_ln35_6_fu_2136_p2 add_ln35_7_fu_2356_p2 add_ln35_8_fu_2378_p2 add_ln35_9_fu_2400_p2 add_ln35_10_fu_2422_p2 add_ln35_11_fu_2488_p2 add_ln35_12_fu_2686_p2 add_ln35_13_fu_2708_p2 add_ln35_14_fu_2730_p2 add_ln35_15_fu_2752_p2 add_ln35_16_fu_2774_p2 add_ln35_17_fu_2796_p2 add_ln35_18_fu_2818_p2 add_ln35_19_fu_2840_p2 empty_143_fu_2147_p2 add_ln33_fu_3160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k3mm_Pipeline_lp4_lp5_fu_99</InstName>
                    <ModuleName>k3mm_Pipeline_lp4_lp5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>99</ID>
                    <BindInstances>add_ln40_1_fu_1694_p2 add_ln40_fu_1703_p2 add_ln43_fu_1982_p2 add_ln43_1_fu_2006_p2 add_ln43_2_fu_2030_p2 add_ln43_3_fu_2050_p2 add_ln43_4_fu_2074_p2 add_ln43_5_fu_2098_p2 add_ln43_6_fu_2136_p2 add_ln43_7_fu_2356_p2 add_ln43_8_fu_2378_p2 add_ln43_9_fu_2400_p2 add_ln43_10_fu_2422_p2 add_ln43_11_fu_2488_p2 add_ln43_12_fu_2686_p2 add_ln43_13_fu_2708_p2 add_ln43_14_fu_2730_p2 add_ln43_15_fu_2752_p2 add_ln43_16_fu_2774_p2 add_ln43_17_fu_2796_p2 add_ln43_18_fu_2818_p2 add_ln43_19_fu_2840_p2 empty_141_fu_2147_p2 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_5_full_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U47 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U68 fadd_32ns_32ns_32_5_full_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U69 fadd_32ns_32ns_32_5_full_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_5_full_dsp_1_U48 fmul_32ns_32ns_32_4_max_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U49 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U49 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U49 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U49 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U50 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_5_full_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U68 fadd_32ns_32ns_32_5_full_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U69 fadd_32ns_32ns_32_5_full_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_5_full_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_5_full_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U68 fadd_32ns_32ns_32_5_full_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U69 fadd_32ns_32ns_32_5_full_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_5_full_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U63 fadd_32ns_32ns_32_5_full_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U64 fadd_32ns_32ns_32_5_full_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U65 fadd_32ns_32ns_32_5_full_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U66 fadd_32ns_32ns_32_5_full_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U67 fadd_32ns_32ns_32_5_full_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U68 fadd_32ns_32ns_32_5_full_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U69 fadd_32ns_32ns_32_5_full_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U70 fadd_32ns_32ns_32_5_full_dsp_1_U60 fmul_32ns_32ns_32_4_max_dsp_1_U71 fadd_32ns_32ns_32_5_full_dsp_1_U61 fmul_32ns_32ns_32_4_max_dsp_1_U72 fadd_32ns_32ns_32_5_full_dsp_1_U61 fmul_32ns_32ns_32_4_max_dsp_1_U73 fadd_32ns_32ns_32_5_full_dsp_1_U61 fmul_32ns_32ns_32_4_max_dsp_1_U74 fadd_32ns_32ns_32_5_full_dsp_1_U61 fmul_32ns_32ns_32_4_max_dsp_1_U75 fadd_32ns_32ns_32_5_full_dsp_1_U62 fmul_32ns_32ns_32_4_max_dsp_1_U76 fadd_32ns_32ns_32_5_full_dsp_1_U62 fmul_32ns_32ns_32_4_max_dsp_1_U77 fadd_32ns_32ns_32_5_full_dsp_1_U62 fmul_32ns_32ns_32_4_max_dsp_1_U78 fadd_32ns_32ns_32_5_full_dsp_1_U62 add_ln41_fu_3160_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k3mm_Pipeline_lp7_lp8_fu_106</InstName>
                    <ModuleName>k3mm_Pipeline_lp7_lp8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>106</ID>
                    <BindInstances>add_ln48_1_fu_1694_p2 add_ln48_fu_1703_p2 empty_75_fu_2662_p2 add_ln51_fu_1970_p2 add_ln51_1_fu_1994_p2 add_ln51_2_fu_2018_p2 add_ln51_3_fu_2038_p2 add_ln51_4_fu_2062_p2 add_ln51_5_fu_2086_p2 add_ln51_6_fu_2124_p2 add_ln51_7_fu_2336_p2 add_ln51_8_fu_2358_p2 add_ln51_9_fu_2380_p2 add_ln51_10_fu_2402_p2 add_ln51_11_fu_2468_p2 add_ln51_12_fu_2679_p2 add_ln51_13_fu_2701_p2 add_ln51_14_fu_2723_p2 add_ln51_15_fu_2745_p2 add_ln51_16_fu_2767_p2 add_ln51_17_fu_2789_p2 add_ln51_18_fu_2811_p2 add_ln51_19_fu_2833_p2 add_ln49_fu_3153_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113</InstName>
                    <ModuleName>k3mm_Pipeline_lpwr_1_lpwr_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>113</ID>
                    <BindInstances>add_ln56_1_fu_110_p2 add_ln56_fu_122_p2 add_ln58_fu_166_p2 add_ln57_fu_177_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buff_A_U buff_B_U buff_C_U buff_D_U buff_E_out_U tmp1_U tmp2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>k3mm_Pipeline_lprd_1_lprd_2</Name>
            <Loops>
                <lprd_1_lprd_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lprd_1_lprd_2>
                        <Name>lprd_1_lprd_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lprd_1_lprd_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_250_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_262_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_306_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lprd_1_lprd_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_323_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:21" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k3mm_Pipeline_lp1_lp2</Name>
            <Loops>
                <lp1_lp2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16708</Best-caseLatency>
                    <Average-caseLatency>16708</Average-caseLatency>
                    <Worst-caseLatency>16708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16708</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp1_lp2>
                        <Name>lp1_lp2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16706</Latency>
                        <AbsoluteTimeLatency>83.530 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp1_lp2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12818</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7551</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_1_fu_1694_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:32" URAM="0" VARIABLE="add_ln32_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1703_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_1982_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_2006_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_2030_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_3_fu_2050_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_4_fu_2074_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_5_fu_2098_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_6_fu_2136_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_7_fu_2356_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_8_fu_2378_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_9_fu_2400_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_10_fu_2422_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_11_fu_2488_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_12_fu_2686_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_13_fu_2708_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_14_fu_2730_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_15_fu_2752_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_16_fu_2774_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_17_fu_2796_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_18_fu_2818_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_19_fu_2840_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:35" URAM="0" VARIABLE="add_ln35_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_2147_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:32" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp1_lp2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_3160_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:33" URAM="0" VARIABLE="add_ln33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k3mm_Pipeline_lp4_lp5</Name>
            <Loops>
                <lp4_lp5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16708</Best-caseLatency>
                    <Average-caseLatency>16708</Average-caseLatency>
                    <Worst-caseLatency>16708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16708</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp4_lp5>
                        <Name>lp4_lp5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16706</Latency>
                        <AbsoluteTimeLatency>83.530 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp4_lp5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>80</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>18386</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12319</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1694_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1703_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_1982_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_2006_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_2030_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_2050_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_2074_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_5_fu_2098_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_6_fu_2136_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_7_fu_2356_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_8_fu_2378_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_9_fu_2400_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_10_fu_2422_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_11_fu_2488_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_12_fu_2686_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_13_fu_2708_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_14_fu_2730_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_15_fu_2752_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_16_fu_2774_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_17_fu_2796_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_18_fu_2818_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_19_fu_2840_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add_ln43_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_2147_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:40" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U47" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U47" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U47" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U47" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U48" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U48" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U48" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U48" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U49" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U49" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U49" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U49" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U50" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U50" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U50" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U50" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U51" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U51" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U51" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U51" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U52" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U52" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U52" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U52" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U53" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U53" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U53" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U53" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U54" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U54" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U54" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U54" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U55" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U56" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U56" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U56" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U56" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U57" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U57" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U57" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U57" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U58" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U63" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U59" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U64" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U59" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U65" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U59" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U66" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U59" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U67" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U69" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U70" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U60" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U71" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U72" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U73" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U74" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U61" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U75" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U62" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U76" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U62" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U77" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U62" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="lp4_lp5" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U78" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="mul1_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="lp4_lp5" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U62" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:43" URAM="0" VARIABLE="add1_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp4_lp5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_3160_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:41" URAM="0" VARIABLE="add_ln41"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k3mm_Pipeline_lp7_lp8</Name>
            <Loops>
                <lp7_lp8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.288</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16708</Best-caseLatency>
                    <Average-caseLatency>16708</Average-caseLatency>
                    <Worst-caseLatency>16708</Worst-caseLatency>
                    <Best-caseRealTimeLatency>83.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>83.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16708</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lp7_lp8>
                        <Name>lp7_lp8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>16706</Latency>
                        <AbsoluteTimeLatency>83.530 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>327</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lp7_lp8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12772</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7519</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_1694_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1703_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_2662_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:48" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1970_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_1994_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_2018_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_3_fu_2038_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_4_fu_2062_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_5_fu_2086_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_6_fu_2124_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_7_fu_2336_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_8_fu_2358_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_9_fu_2380_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_10_fu_2402_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_11_fu_2468_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_12_fu_2679_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_13_fu_2701_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_14_fu_2723_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_15_fu_2745_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_16_fu_2767_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_17_fu_2789_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_18_fu_2811_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_19_fu_2833_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:51" URAM="0" VARIABLE="add_ln51_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lp7_lp8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_3153_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:49" URAM="0" VARIABLE="add_ln49"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k3mm_Pipeline_lpwr_1_lpwr_2</Name>
            <Loops>
                <lpwr_1_lpwr_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4098</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <lpwr_1_lpwr_2>
                        <Name>lpwr_1_lpwr_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </lpwr_1_lpwr_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>178</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1_lpwr_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_110_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1_lpwr_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_122_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1_lpwr_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_166_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="lpwr_1_lpwr_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_177_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:57" URAM="0" VARIABLE="add_ln57"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>k3mm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.404</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>41619</Best-caseLatency>
                    <Average-caseLatency>41619</Average-caseLatency>
                    <Worst-caseLatency>41619</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.208 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.208 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.208 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>41620</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>160</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>49641</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>35070</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>91</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>9</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="buff_A_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:12" URAM="1" VARIABLE="buff_A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="buff_B_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:13" URAM="1" VARIABLE="buff_B"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="buff_C_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:14" URAM="1" VARIABLE="buff_C"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="buff_D_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:15" URAM="1" VARIABLE="buff_D"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buff_E_out_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:16" URAM="1" VARIABLE="buff_E_out"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="tmp1_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:17" URAM="1" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="tmp2_U" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/syn_dataset/polybench/k3mm/k3mm.c:18" URAM="1" VARIABLE="tmp2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="D_address0" name="D_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="D_ce0" name="D_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="D_q0" name="D_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="E_out" index="4" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="E_out_address0" name="E_out_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="E_out_ce0" name="E_out_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="E_out_we0" name="E_out_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="E_out_d0" name="E_out_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="D_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="D_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_out_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="E_out_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>E_out_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="E_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_out_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="E_out_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>E_out_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="E_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">12, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="B_address0">12, , </column>
                    <column name="B_q0">32, , </column>
                    <column name="C_address0">12, , </column>
                    <column name="C_q0">32, , </column>
                    <column name="D_address0">12, , </column>
                    <column name="D_q0">32, , </column>
                    <column name="E_out_address0">12, , </column>
                    <column name="E_out_d0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="B">in, float*</column>
                    <column name="C">in, float*</column>
                    <column name="D">in, float*</column>
                    <column name="E_out">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="B">B_address0, port, offset, </column>
                    <column name="B">B_ce0, port, , </column>
                    <column name="B">B_q0, port, , </column>
                    <column name="C">C_address0, port, offset, </column>
                    <column name="C">C_ce0, port, , </column>
                    <column name="C">C_q0, port, , </column>
                    <column name="D">D_address0, port, offset, </column>
                    <column name="D">D_ce0, port, , </column>
                    <column name="D">D_q0, port, , </column>
                    <column name="E_out">E_out_address0, port, offset, </column>
                    <column name="E_out">E_out_ce0, port, , </column>
                    <column name="E_out">E_out_we0, port, , </column>
                    <column name="E_out">E_out_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

