Stage: Creating work/tlc4 directory and copying design
[('p', '00')]
Parameter configuration: (('p', '00'),) (45E03E0841406853)
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Sep 18 10:04:31 2014
Info: Command: quartus_map tlc4.qsf
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file tlc4.vhd
    Info: Found design unit 1: tlc4-RTL
    Info: Found entity 1: tlc4
Info: Elaborating entity "tlc4" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at tlc4.vhd(25): used explicit default value for signal "p" because signal was never assigned a value
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "output[0]" is stuck at GND
    Warning (13410): Pin "output[6]" is stuck at GND
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 0 errors, 4 warnings
    Error: Peak virtual memory: 389 megabytes
    Error: Processing ended: Thu Sep 18 10:04:33 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01
Please ignore the error message "Error: Quartus II Analysis & Synthesis was unsuccessful" if 0 errors and 0 warnings are found.
0               8               1               
[('p', '01')]
Parameter configuration: (('p', '01'),) (45E03752E628B1FC)
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Sep 18 10:04:34 2014
Info: Command: quartus_map tlc4.qsf
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file tlc4.vhd
    Info: Found design unit 1: tlc4-RTL
    Info: Found entity 1: tlc4
Info: Elaborating entity "tlc4" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at tlc4.vhd(25): used explicit default value for signal "p" because signal was never assigned a value
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "output[3]" is stuck at GND
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 0 errors, 3 warnings
    Error: Peak virtual memory: 389 megabytes
    Error: Processing ended: Thu Sep 18 10:04:36 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01
Please ignore the error message "Error: Quartus II Analysis & Synthesis was unsuccessful" if 0 errors and 0 warnings are found.
1               9               1               
[('p', '10')]
Parameter configuration: (('p', '10'),) (-285434CED1886BE6)
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Sep 18 10:04:38 2014
Info: Command: quartus_map tlc4.qsf
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file tlc4.vhd
    Info: Found design unit 1: tlc4-RTL
    Info: Found entity 1: tlc4
Info: Elaborating entity "tlc4" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at tlc4.vhd(25): used explicit default value for signal "p" because signal was never assigned a value
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "output[12]" is stuck at GND
    Warning (13410): Pin "output[14]" is stuck at GND
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 0 errors, 4 warnings
    Error: Peak virtual memory: 390 megabytes
    Error: Processing ended: Thu Sep 18 10:04:40 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:01
Please ignore the error message "Error: Quartus II Analysis & Synthesis was unsuccessful" if 0 errors and 0 warnings are found.
2               5               1               
Counter({(8, 1): 1, (5, 1): 1, (9, 1): 1})
failed (0): []
