Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c4b0b5130eb4070b473c34b96b8f1bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DrawLine_behav xil_defaultlib.tb_DrawLine -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DrawLine [drawline_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_drawline
Built simulation snapshot tb_DrawLine_behav
