#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo069.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n306__.in[0] (.names)                              1.519     5.586
$abc$10177$new_new_n306__.out[0] (.names)                             0.280     5.866
$abc$10177$abc$4549$li069_li069.in[1] (.names)                        1.519     7.385
$abc$10177$abc$4549$li069_li069.out[0] (.names)                       0.220     7.605
$abc$10177$abc$4549$lo069.D[0] (dffsre)                               1.519     9.123
data arrival time                                                               9.123

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo069.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.123
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.868


#Path 2
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : sck_o.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input)                                                  0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                   1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                  1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                 0.320     4.067
$abc$10177$new_new_n229__.in[0] (.names)                                  1.519     5.586
$abc$10177$new_new_n229__.out[0] (.names)                                 0.240     5.826
$abc$10177$abc$2301$verific$n636$61.in[1] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n636$61.out[0] (.names)                       0.220     7.565
sck_o.D[0] (dffsre)                                                       1.519     9.083
data arrival time                                                                   9.083

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input)                                                  0.000     6.800
sck_o.C[0] (dffsre)                                                       1.519     8.319
clock uncertainty                                                         0.000     8.319
cell setup time                                                          -0.063     8.255
data required time                                                                  8.255
-----------------------------------------------------------------------------------------
data required time                                                                  8.255
data arrival time                                                                  -9.083
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.828


#Path 3
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo089.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[5].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[5].out[0] (.names)                       0.200     7.545
$abc$10177$abc$4549$lo089.D[0] (dffsre)                                       1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo089.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 4
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo086.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[2].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[2].out[0] (.names)                       0.200     7.545
$abc$10177$abc$4549$lo086.D[0] (dffsre)                                       1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo086.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 5
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo090.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[6].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[6].out[0] (.names)                       0.200     7.545
$abc$10177$abc$4549$lo090.D[0] (dffsre)                                       1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo090.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 6
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo084.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[0].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[0].out[0] (.names)                       0.200     7.545
$abc$10177$abc$4549$lo084.D[0] (dffsre)                                       1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo084.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 7
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : mosi_o.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[7].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[7].out[0] (.names)                       0.200     7.545
mosi_o.D[0] (dffsre)                                                          1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
mosi_o.C[0] (dffsre)                                                          1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 8
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo085.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[1].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[1].out[0] (.names)                       0.200     7.545
$abc$10177$abc$4549$lo085.D[0] (dffsre)                                       1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo085.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 9
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo087.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[3].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[3].out[0] (.names)                       0.200     7.545
$abc$10177$abc$4549$lo087.D[0] (dffsre)                                       1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo087.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 10
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo088.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n625$116[4].in[2] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n625$116[4].out[0] (.names)                       0.200     7.545
$abc$10177$abc$4549$lo088.D[0] (dffsre)                                       1.519     9.063
data arrival time                                                                       9.063

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo088.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -9.063
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.808


#Path 11
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo059.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li059_li059.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li059_li059.out[0] (.names)                       0.320     7.545
$abc$10177$abc$4549$lo059.D[0] (dffsre)                               1.519     9.063
data arrival time                                                               9.063

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo059.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.063
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.808


#Path 12
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo060.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li060_li060.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li060_li060.out[0] (.names)                       0.320     7.545
$abc$10177$abc$4549$lo060.D[0] (dffsre)                               1.519     9.063
data arrival time                                                               9.063

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo060.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.063
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.808


#Path 13
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo068.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li068_li068.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li068_li068.out[0] (.names)                       0.320     7.545
$abc$10177$abc$4549$lo068.D[0] (dffsre)                               1.519     9.063
data arrival time                                                               9.063

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo068.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.063
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.808


#Path 14
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo067.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li067_li067.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li067_li067.out[0] (.names)                       0.320     7.545
$abc$10177$abc$4549$lo067.D[0] (dffsre)                               1.519     9.063
data arrival time                                                               9.063

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo067.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.063
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.808


#Path 15
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo065.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li065_li065.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li065_li065.out[0] (.names)                       0.320     7.545
$abc$10177$abc$4549$lo065.D[0] (dffsre)                               1.519     9.063
data arrival time                                                               9.063

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo065.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.063
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.808


#Path 16
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo063.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li063_li063.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li063_li063.out[0] (.names)                       0.320     7.545
$abc$10177$abc$4549$lo063.D[0] (dffsre)                               1.519     9.063
data arrival time                                                               9.063

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo063.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.063
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.808


#Path 17
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo062.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li062_li062.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li062_li062.out[0] (.names)                       0.320     7.545
$abc$10177$abc$4549$lo062.D[0] (dffsre)                               1.519     9.063
data arrival time                                                               9.063

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo062.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.063
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.808


#Path 18
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo066.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                     0.000     0.000
clock source latency                                                         0.000     0.000
clock0.inpad[0] (.input)                                                     0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                                      1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]                    0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                                     1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                                    0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                                     1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                                    0.120     5.706
$abc$10177$abc$2428$verific$n458$93[7].in[0] (.names)                        1.519     7.225
$abc$10177$abc$2428$verific$n458$93[7].out[0] (.names)                       0.280     7.505
$abc$10177$abc$4549$lo066.D[0] (dffsre)                                      1.519     9.023
data arrival time                                                                      9.023

clock clock0 (rise edge)                                                     6.800     6.800
clock source latency                                                         0.000     6.800
clock0.inpad[0] (.input)                                                     0.000     6.800
$abc$10177$abc$4549$lo066.C[0] (dffsre)                                      1.519     8.319
clock uncertainty                                                            0.000     8.319
cell setup time                                                             -0.063     8.255
data required time                                                                     8.255
--------------------------------------------------------------------------------------------
data required time                                                                     8.255
data arrival time                                                                     -9.023
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -0.768


#Path 19
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo064.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li064_li064.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li064_li064.out[0] (.names)                       0.280     7.505
$abc$10177$abc$4549$lo064.D[0] (dffsre)                               1.519     9.023
data arrival time                                                               9.023

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo064.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.023
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.768


#Path 20
Startpoint: $abc$10177$abc$4549$lo066.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo061.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo066.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo066.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n217__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n217__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n262__.in[2] (.names)                              1.519     5.586
$abc$10177$new_new_n262__.out[0] (.names)                             0.120     5.706
$abc$10177$abc$4549$li061_li061.in[0] (.names)                        1.519     7.225
$abc$10177$abc$4549$li061_li061.out[0] (.names)                       0.280     7.505
$abc$10177$abc$4549$lo061.D[0] (dffsre)                               1.519     9.023
data arrival time                                                               9.023

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo061.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.023
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.768


#Path 21
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo083.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n309__.in[0] (.names)                              1.519     5.586
$abc$10177$new_new_n309__.out[0] (.names)                             0.280     5.866
$abc$10177$abc$4549$li083_li083.in[3] (.names)                        1.519     7.385
$abc$10177$abc$4549$li083_li083.out[0] (.names)                       0.120     7.505
$abc$10177$abc$4549$lo083.D[0] (dffsre)                               1.519     9.023
data arrival time                                                               9.023

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo083.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -9.023
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.768


#Path 22
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.we.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input)                                                  0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                   1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                 0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                  1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                 0.320     4.067
$abc$10177$new_new_n230__.in[1] (.names)                                  1.519     5.586
$abc$10177$new_new_n230__.out[0] (.names)                                 0.260     5.846
$abc$10177$abc$2301$verific$n635$60.in[2] (.names)                        1.519     7.365
$abc$10177$abc$2301$verific$n635$60.out[0] (.names)                       0.120     7.485
rfifo.we.D[0] (dffsre)                                                    1.519     9.003
data arrival time                                                                   9.003

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input)                                                  0.000     6.800
rfifo.we.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                         0.000     8.319
cell setup time                                                          -0.063     8.255
data required time                                                                  8.255
-----------------------------------------------------------------------------------------
data required time                                                                  8.255
data arrival time                                                                  -9.003
-----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                   -0.748


#Path 23
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo082.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n219__.in[0] (.names)                                      1.519     5.586
$abc$10177$new_new_n219__.out[0] (.names)                                     0.240     5.826
$abc$10177$abc$2301$verific$n621$115[1].in[3] (.names)                        1.519     7.345
$abc$10177$abc$2301$verific$n621$115[1].out[0] (.names)                       0.120     7.465
$abc$10177$abc$4549$lo082.D[0] (dffsre)                                       1.519     8.983
data arrival time                                                                       8.983

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo082.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -8.983
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.728


#Path 24
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo070.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                             0.320     4.067
$abc$10177$new_new_n306__.in[0] (.names)                              1.519     5.586
$abc$10177$new_new_n306__.out[0] (.names)                             0.280     5.866
$abc$10177$abc$4549$li070_li070.in[4] (.names)                        1.519     7.385
$abc$10177$abc$4549$li070_li070.out[0] (.names)                       0.070     7.455
$abc$10177$abc$4549$lo070.D[0] (dffsre)                               1.519     8.973
data arrival time                                                               8.973

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
$abc$10177$abc$4549$lo070.C[0] (dffsre)                               1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -8.973
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                               -0.718


#Path 25
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo079.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$new_new_n230__.in[1] (.names)                                      1.519     5.586
$abc$10177$new_new_n230__.out[0] (.names)                                     0.260     5.846
$abc$10177$abc$2301$verific$n618$114[0].in[4] (.names)                        1.519     7.365
$abc$10177$abc$2301$verific$n618$114[0].out[0] (.names)                       0.070     7.435
$abc$10177$abc$4549$lo079.D[0] (dffsre)                                       1.519     8.953
data arrival time                                                                       8.953

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo079.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -8.953
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -0.698


#Path 26
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4489$lo0.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
ack_o.C[0] (dffsre)                                                                                   1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                 0.709     2.228
$abc$10177$new_new_n206__.in[1] (.names)                                                              1.519     3.747
$abc$10177$new_new_n206__.out[0] (.names)                                                             0.260     4.007
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.in[1] (.names)                        1.519     5.526
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.out[0] (.names)                       0.180     5.706
$abc$10177$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409.in[5] (.names)                        1.519     7.225
$abc$10177$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409.out[0] (.names)                       0.070     7.295
$abc$10177$abc$4489$lo0.E[0] (dffsre)                                                                 1.519     8.813
data arrival time                                                                                               8.813

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input)                                                                              0.000     6.800
$abc$10177$abc$4489$lo0.C[0] (dffsre)                                                                 1.519     8.319
clock uncertainty                                                                                     0.000     8.319
cell setup time                                                                                      -0.081     8.237
data required time                                                                                              8.237
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.237
data arrival time                                                                                              -8.813
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -0.576


#Path 27
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4354$lo0.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
ack_o.C[0] (dffsre)                                                                                   1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                 0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                              1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                             0.200     3.947
$abc$10177$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400.in[0] (.names)                        1.519     5.466
$abc$10177$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400.out[0] (.names)                       0.320     5.786
$abc$10177$abc$4354$lo0.E[0] (dffsre)                                                                 1.519     7.305
data arrival time                                                                                               7.305

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input)                                                                              0.000     6.800
$abc$10177$abc$4354$lo0.C[0] (dffsre)                                                                 1.519     8.319
clock uncertainty                                                                                     0.000     8.319
cell setup time                                                                                      -0.081     8.237
data required time                                                                                              8.237
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.237
data arrival time                                                                                              -7.305
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.933


#Path 28
Startpoint: $abc$10177$abc$3040$lo1.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.re.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                  0.000     0.000
clock source latency                                                      0.000     0.000
clock0.inpad[0] (.input)                                                  0.000     0.000
$abc$10177$abc$3040$lo1.C[0] (dffsre)                                     1.519     1.519
$abc$10177$abc$3040$lo1.Q[0] (dffsre) [clock-to-output]                   0.709     2.228
$abc$10177$new_new_n224__.in[0] (.names)                                  1.519     3.747
$abc$10177$new_new_n224__.out[0] (.names)                                 0.280     4.027
$abc$10177$abc$2301$verific$n634$59.in[0] (.names)                        1.519     5.546
$abc$10177$abc$2301$verific$n634$59.out[0] (.names)                       0.240     5.786
wfifo.re.D[0] (dffsre)                                                    1.519     7.305
data arrival time                                                                   7.305

clock clock0 (rise edge)                                                  6.800     6.800
clock source latency                                                      0.000     6.800
clock0.inpad[0] (.input)                                                  0.000     6.800
wfifo.re.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                         0.000     8.319
cell setup time                                                          -0.063     8.255
data required time                                                                  8.255
-----------------------------------------------------------------------------------------
data required time                                                                  8.255
data arrival time                                                                  -7.305
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.951


#Path 29
Startpoint: spe.Q[0] (dffsre clocked by clock0)
Endpoint  : spif.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
spe.C[0] (dffsre)                                                     1.519     1.519
spe.Q[0] (dffsre) [clock-to-output]                                   0.709     2.228
$abc$10177$new_new_n283__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n283__.out[0] (.names)                             0.280     4.027
$abc$10177$abc$4549$li024_li024.in[0] (.names)                        1.519     5.546
$abc$10177$abc$4549$li024_li024.out[0] (.names)                       0.240     5.786
spif.D[0] (dffsre)                                                    1.519     7.305
data arrival time                                                               7.305

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
spif.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.305
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.951


#Path 30
Startpoint: $abc$10177$abc$4354$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : wcol.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4354$lo0.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$4354$lo0.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n273__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n273__.out[0] (.names)                             0.280     4.027
$abc$10177$abc$4549$li025_li025.in[2] (.names)                        1.519     5.546
$abc$10177$abc$4549$li025_li025.out[0] (.names)                       0.200     5.746
wcol.D[0] (dffsre)                                                    1.519     7.265
data arrival time                                                               7.265

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
wcol.C[0] (dffsre)                                                    1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.265
-------------------------------------------------------------------------------------
slack (MET)                                                                     0.991


#Path 31
Startpoint: $abc$10177$abc$4489$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[1].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4489$lo0.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$4489$lo0.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n267__.in[1] (.names)                              1.519     3.747
$abc$10177$new_new_n267__.out[0] (.names)                             0.260     4.007
$abc$10177$abc$4549$li001_li001.in[2] (.names)                        1.519     5.526
$abc$10177$abc$4549$li001_li001.out[0] (.names)                       0.200     5.726
dat_o[1].D[0] (dffsre)                                                1.519     7.245
data arrival time                                                               7.245

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[1].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.245
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.011


#Path 32
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4354$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
ack_o.C[0] (dffsre)                                               1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                             0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                          1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                         0.200     3.947
$abc$10177$abc$4354$li0_li0.in[1] (.names)                        1.519     5.466
$abc$10177$abc$4354$li0_li0.out[0] (.names)                       0.260     5.726
$abc$10177$abc$4354$lo0.D[0] (dffsre)                             1.519     7.245
data arrival time                                                           7.245

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$10177$abc$4354$lo0.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -7.245
---------------------------------------------------------------------------------
slack (MET)                                                                 1.011


#Path 33
Startpoint: $abc$10177$abc$4271$lo1.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[0].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4271$lo1.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$4271$lo1.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n264__.in[1] (.names)                              1.519     3.747
$abc$10177$new_new_n264__.out[0] (.names)                             0.260     4.007
$abc$10177$abc$4549$li000_li000.in[2] (.names)                        1.519     5.526
$abc$10177$abc$4549$li000_li000.out[0] (.names)                       0.200     5.726
dat_o[0].D[0] (dffsre)                                                1.519     7.245
data arrival time                                                               7.245

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[0].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.245
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.011


#Path 34
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][3].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][3].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][3].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 35
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][2].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][2].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][2].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 36
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][1].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][1].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][1].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 37
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][0].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][0].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][0].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 38
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][7].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][7].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][7].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 39
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][6].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][6].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][6].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 40
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][5].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][5].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][5].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 41
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][4].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][4].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][4].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 42
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][3].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][3].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][3].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 43
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][2].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][2].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][2].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 44
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][1].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][1].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][1].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 45
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[1][0].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[1][0].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[1][0].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 46
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][4].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][4].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][4].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 47
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$2256$lo0.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
ack_o.C[0] (dffsre)                                                                                   1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                 0.709     2.228
$abc$10177$new_new_n206__.in[1] (.names)                                                              1.519     3.747
$abc$10177$new_new_n206__.out[0] (.names)                                                             0.260     4.007
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.in[1] (.names)                        1.519     5.526
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.out[0] (.names)                       0.180     5.706
$abc$10177$abc$2256$lo0.E[0] (dffsre)                                                                 1.519     7.225
data arrival time                                                                                               7.225

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input)                                                                              0.000     6.800
$abc$10177$abc$2256$lo0.C[0] (dffsre)                                                                 1.519     8.319
clock uncertainty                                                                                     0.000     8.319
cell setup time                                                                                      -0.081     8.237
data required time                                                                                              8.237
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.237
data arrival time                                                                                              -7.225
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.013


#Path 48
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4271$lo1.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
ack_o.C[0] (dffsre)                                                                                   1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                 0.709     2.228
$abc$10177$new_new_n206__.in[1] (.names)                                                              1.519     3.747
$abc$10177$new_new_n206__.out[0] (.names)                                                             0.260     4.007
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.in[1] (.names)                        1.519     5.526
$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406.out[0] (.names)                       0.180     5.706
$abc$10177$abc$4271$lo1.E[0] (dffsre)                                                                 1.519     7.225
data arrival time                                                                                               7.225

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input)                                                                              0.000     6.800
$abc$10177$abc$4271$lo1.C[0] (dffsre)                                                                 1.519     8.319
clock uncertainty                                                                                     0.000     8.319
cell setup time                                                                                      -0.081     8.237
data required time                                                                                              8.237
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.237
data arrival time                                                                                              -7.225
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.013


#Path 49
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][5].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][5].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][5].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 50
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][6].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][6].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][6].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 51
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[0][7].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[0] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.240     5.706
wfifo.mem[0][7].E[0] (dffsre)                                                                                                                                                                                   1.519     7.225
data arrival time                                                                                                                                                                                                         7.225

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[0][7].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.225
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.013


#Path 52
Startpoint: $abc$10177$abc$2256$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[5].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$2256$lo0.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$2256$lo0.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n277__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n277__.out[0] (.names)                             0.320     4.067
$abc$10177$abc$4549$li005_li005.in[3] (.names)                        1.519     5.586
$abc$10177$abc$4549$li005_li005.out[0] (.names)                       0.120     5.706
dat_o[5].D[0] (dffsre)                                                1.519     7.225
data arrival time                                                               7.225

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[5].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.225
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.031


#Path 53
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo080.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$abc$2301$verific$n618$114[1].in[3] (.names)                        1.519     5.586
$abc$10177$abc$2301$verific$n618$114[1].out[0] (.names)                       0.120     5.706
$abc$10177$abc$4549$lo080.D[0] (dffsre)                                       1.519     7.225
data arrival time                                                                       7.225

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo080.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -7.225
---------------------------------------------------------------------------------------------
slack (MET)                                                                             1.031


#Path 54
Startpoint: $abc$10177$abc$3040$lo1.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[2].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$3040$lo1.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$3040$lo1.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n224__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n224__.out[0] (.names)                             0.280     4.027
$abc$10177$abc$4549$li002_li002.in[3] (.names)                        1.519     5.546
$abc$10177$abc$4549$li002_li002.out[0] (.names)                       0.160     5.706
dat_o[2].D[0] (dffsre)                                                1.519     7.225
data arrival time                                                               7.225

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[2].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.225
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.031


#Path 55
Startpoint: $abc$10177$abc$4354$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[3].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$4354$lo0.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$4354$lo0.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n273__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n273__.out[0] (.names)                             0.280     4.027
$abc$10177$abc$4549$li003_li003.in[3] (.names)                        1.519     5.546
$abc$10177$abc$4549$li003_li003.out[0] (.names)                       0.160     5.706
dat_o[3].D[0] (dffsre)                                                1.519     7.225
data arrival time                                                               7.225

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[3].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.225
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.031


#Path 56
Startpoint: $abc$10177$abc$2256$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[4].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$2256$lo0.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$2256$lo0.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n275__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n275__.out[0] (.names)                             0.320     4.067
$abc$10177$abc$4549$li004_li004.in[2] (.names)                        1.519     5.586
$abc$10177$abc$4549$li004_li004.out[0] (.names)                       0.120     5.706
dat_o[4].D[0] (dffsre)                                                1.519     7.225
data arrival time                                                               7.225

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[4].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.225
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.031


#Path 57
Startpoint: $abc$10177$abc$2256$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[7].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$2256$lo0.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$2256$lo0.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n281__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n281__.out[0] (.names)                             0.320     4.067
$abc$10177$abc$4549$li007_li007.in[4] (.names)                        1.519     5.586
$abc$10177$abc$4549$li007_li007.out[0] (.names)                       0.110     5.696
dat_o[7].D[0] (dffsre)                                                1.519     7.215
data arrival time                                                               7.215

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[7].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.215
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.041


#Path 58
Startpoint: $abc$10177$abc$4549$lo060.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4549$lo081.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                      0.000     0.000
clock source latency                                                          0.000     0.000
clock0.inpad[0] (.input)                                                      0.000     0.000
$abc$10177$abc$4549$lo060.C[0] (dffsre)                                       1.519     1.519
$abc$10177$abc$4549$lo060.Q[0] (dffsre) [clock-to-output]                     0.709     2.228
$abc$10177$new_new_n218__.in[0] (.names)                                      1.519     3.747
$abc$10177$new_new_n218__.out[0] (.names)                                     0.320     4.067
$abc$10177$abc$2301$verific$n621$115[0].in[4] (.names)                        1.519     5.586
$abc$10177$abc$2301$verific$n621$115[0].out[0] (.names)                       0.110     5.696
$abc$10177$abc$4549$lo081.D[0] (dffsre)                                       1.519     7.215
data arrival time                                                                       7.215

clock clock0 (rise edge)                                                      6.800     6.800
clock source latency                                                          0.000     6.800
clock0.inpad[0] (.input)                                                      0.000     6.800
$abc$10177$abc$4549$lo081.C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                             0.000     8.319
cell setup time                                                              -0.063     8.255
data required time                                                                      8.255
---------------------------------------------------------------------------------------------
data required time                                                                      8.255
data arrival time                                                                      -7.215
---------------------------------------------------------------------------------------------
slack (MET)                                                                             1.041


#Path 59
Startpoint: $abc$10177$abc$2256$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : dat_o[6].D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clock0 (rise edge)                                              0.000     0.000
clock source latency                                                  0.000     0.000
clock0.inpad[0] (.input)                                              0.000     0.000
$abc$10177$abc$2256$lo0.C[0] (dffsre)                                 1.519     1.519
$abc$10177$abc$2256$lo0.Q[0] (dffsre) [clock-to-output]               0.709     2.228
$abc$10177$new_new_n279__.in[0] (.names)                              1.519     3.747
$abc$10177$new_new_n279__.out[0] (.names)                             0.320     4.067
$abc$10177$abc$4549$li006_li006.in[4] (.names)                        1.519     5.586
$abc$10177$abc$4549$li006_li006.out[0] (.names)                       0.110     5.696
dat_o[6].D[0] (dffsre)                                                1.519     7.215
data arrival time                                                               7.215

clock clock0 (rise edge)                                              6.800     6.800
clock source latency                                                  0.000     6.800
clock0.inpad[0] (.input)                                              0.000     6.800
dat_o[6].C[0] (dffsre)                                                1.519     8.319
clock uncertainty                                                     0.000     8.319
cell setup time                                                      -0.063     8.255
data required time                                                              8.255
-------------------------------------------------------------------------------------
data required time                                                              8.255
data arrival time                                                              -7.215
-------------------------------------------------------------------------------------
slack (MET)                                                                     1.041


#Path 60
Startpoint: $abc$10177$abc$4271$lo1.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$4489$lo0.D[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock0 (rise edge)                                          0.000     0.000
clock source latency                                              0.000     0.000
clock0.inpad[0] (.input)                                          0.000     0.000
$abc$10177$abc$4271$lo1.C[0] (dffsre)                             1.519     1.519
$abc$10177$abc$4271$lo1.Q[0] (dffsre) [clock-to-output]           0.709     2.228
$abc$10177$new_new_n255__.in[0] (.names)                          1.519     3.747
$abc$10177$new_new_n255__.out[0] (.names)                         0.240     3.987
$abc$10177$abc$4489$li0_li0.in[3] (.names)                        1.519     5.506
$abc$10177$abc$4489$li0_li0.out[0] (.names)                       0.160     5.666
$abc$10177$abc$4489$lo0.D[0] (dffsre)                             1.519     7.185
data arrival time                                                           7.185

clock clock0 (rise edge)                                          6.800     6.800
clock source latency                                              0.000     6.800
clock0.inpad[0] (.input)                                          0.000     6.800
$abc$10177$abc$4489$lo0.C[0] (dffsre)                             1.519     8.319
clock uncertainty                                                 0.000     8.319
cell setup time                                                  -0.063     8.255
data required time                                                          8.255
---------------------------------------------------------------------------------
data required time                                                          8.255
data arrival time                                                          -7.185
---------------------------------------------------------------------------------
slack (MET)                                                                 1.071


#Path 61
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][7].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][7].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][7].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 62
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][0].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][0].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][0].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 63
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][6].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][6].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][6].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 64
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][5].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][5].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][5].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 65
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][4].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][4].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][4].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 66
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][3].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][3].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][3].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 67
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][2].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][2].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][2].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 68
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[2][1].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                           0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                            1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                          0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                       1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                      0.200     3.947
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[1] (.names)                        1.519     5.466
$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.180     5.646
wfifo.mem[2][1].E[0] (dffsre)                                                                                                                                                                                  1.519     7.165
data arrival time                                                                                                                                                                                                        7.165

clock clock0 (rise edge)                                                                                                                                                                                       6.800     6.800
clock source latency                                                                                                                                                                                           0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                       0.000     6.800
wfifo.mem[2][1].C[0] (dffsre)                                                                                                                                                                                  1.519     8.319
clock uncertainty                                                                                                                                                                                              0.000     8.319
cell setup time                                                                                                                                                                                               -0.081     8.237
data required time                                                                                                                                                                                                       8.237
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                       8.237
data arrival time                                                                                                                                                                                                       -7.165
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                              1.073


#Path 69
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$3040$lo1.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
ack_o.C[0] (dffsre)                                                                                   1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                 0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                              1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                             0.200     3.947
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.in[1] (.names)                        1.519     5.466
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.out[0] (.names)                       0.180     5.646
$abc$10177$abc$3040$lo1.E[0] (dffsre)                                                                 1.519     7.165
data arrival time                                                                                               7.165

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input)                                                                              0.000     6.800
$abc$10177$abc$3040$lo1.C[0] (dffsre)                                                                 1.519     8.319
clock uncertainty                                                                                     0.000     8.319
cell setup time                                                                                      -0.081     8.237
data required time                                                                                              8.237
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.237
data arrival time                                                                                              -7.165
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.073


#Path 70
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : $abc$10177$abc$2232$lo0.E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
ack_o.C[0] (dffsre)                                                                                   1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                 0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                              1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                             0.200     3.947
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.in[1] (.names)                        1.519     5.466
$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394.out[0] (.names)                       0.180     5.646
$abc$10177$abc$2232$lo0.E[0] (dffsre)                                                                 1.519     7.165
data arrival time                                                                                               7.165

clock clock0 (rise edge)                                                                              6.800     6.800
clock source latency                                                                                  0.000     6.800
clock0.inpad[0] (.input)                                                                              0.000     6.800
$abc$10177$abc$2232$lo0.C[0] (dffsre)                                                                 1.519     8.319
clock uncertainty                                                                                     0.000     8.319
cell setup time                                                                                      -0.081     8.237
data required time                                                                                              8.237
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              8.237
data arrival time                                                                                              -7.165
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     1.073


#Path 71
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][7].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][7].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][7].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 72
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][6].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][6].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][6].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 73
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][0].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][0].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][0].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 74
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][1].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][1].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][1].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 75
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][2].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][2].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][2].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 76
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][3].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][3].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][3].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 77
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][4].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][4].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][4].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 78
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : wfifo.mem[3][5].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                            Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                            0.000     0.000
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     0.000
ack_o.C[0] (dffsre)                                                                                                                                                                                             1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                                                                                                                                                                           0.709     2.228
$abc$10177$new_new_n201__.in[2] (.names)                                                                                                                                                                        1.519     3.747
$abc$10177$new_new_n201__.out[0] (.names)                                                                                                                                                                       0.200     3.947
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.in[2] (.names)                        1.519     5.466
$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y.out[0] (.names)                       0.120     5.586
wfifo.mem[3][5].E[0] (dffsre)                                                                                                                                                                                   1.519     7.105
data arrival time                                                                                                                                                                                                         7.105

clock clock0 (rise edge)                                                                                                                                                                                        6.800     6.800
clock source latency                                                                                                                                                                                            0.000     6.800
clock0.inpad[0] (.input)                                                                                                                                                                                        0.000     6.800
wfifo.mem[3][5].C[0] (dffsre)                                                                                                                                                                                   1.519     8.319
clock uncertainty                                                                                                                                                                                               0.000     8.319
cell setup time                                                                                                                                                                                                -0.081     8.237
data required time                                                                                                                                                                                                        8.237
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                        8.237
data arrival time                                                                                                                                                                                                        -7.105
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                               1.133


#Path 79
Startpoint: dat_o[7].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[7].C[0] (dffsre)                                           1.519     1.519
dat_o[7].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[7].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 80
Startpoint: mosi_o.Q[0] (dffsre clocked by clock0)
Endpoint  : out:mosi_o.outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
mosi_o.C[0] (dffsre)                                             1.519     1.519
mosi_o.Q[0] (dffsre) [clock-to-output]                           0.709     2.228
out:mosi_o.outpad[0] (.output)                                   1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 81
Startpoint: sck_o.Q[0] (dffsre clocked by clock0)
Endpoint  : out:sck_o.outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
sck_o.C[0] (dffsre)                                              1.519     1.519
sck_o.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:sck_o.outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 82
Startpoint: ack_o.Q[0] (dffsre clocked by clock0)
Endpoint  : out:ack_o.outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
ack_o.C[0] (dffsre)                                              1.519     1.519
ack_o.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
out:ack_o.outpad[0] (.output)                                    1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 83
Startpoint: dat_o[0].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[0].C[0] (dffsre)                                           1.519     1.519
dat_o[0].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[0].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 84
Startpoint: dat_o[1].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[1].C[0] (dffsre)                                           1.519     1.519
dat_o[1].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[1].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 85
Startpoint: dat_o[3].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[3].C[0] (dffsre)                                           1.519     1.519
dat_o[3].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[3].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 86
Startpoint: dat_o[6].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[6].C[0] (dffsre)                                           1.519     1.519
dat_o[6].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[6].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 87
Startpoint: inta_o.Q[0] (dffsre clocked by clock0)
Endpoint  : out:inta_o.outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
inta_o.C[0] (dffsre)                                             1.519     1.519
inta_o.Q[0] (dffsre) [clock-to-output]                           0.709     2.228
out:inta_o.outpad[0] (.output)                                   1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 88
Startpoint: dat_o[2].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[2].C[0] (dffsre)                                           1.519     1.519
dat_o[2].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[2].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 89
Startpoint: dat_o[4].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[4].C[0] (dffsre)                                           1.519     1.519
dat_o[4].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[4].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 90
Startpoint: dat_o[5].Q[0] (dffsre clocked by clock0)
Endpoint  : out:dat_o[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input)                                         0.000     0.000
dat_o[5].C[0] (dffsre)                                           1.519     1.519
dat_o[5].Q[0] (dffsre) [clock-to-output]                         0.709     2.228
out:dat_o[5].outpad[0] (.output)                                 1.519     3.747
data arrival time                                                          3.747

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -3.747
--------------------------------------------------------------------------------
slack (MET)                                                                2.053


#Path 91
Startpoint: rfifo.we.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[0][3].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
rfifo.we.C[0] (dffsre)                                              1.519     1.519
rfifo.we.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
$abc$10177$abc$4549$new_n656_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n656_.out[0] (.names)                       0.240     3.987
rfifo.mem[0][3].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[0][3].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 92
Startpoint: $abc$10177$abc$3648$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[1][4].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$10177$abc$3648$lo0.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$3648$lo0.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$abc$4549$new_n665_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n665_.out[0] (.names)                       0.240     3.987
rfifo.mem[1][4].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[1][4].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 93
Startpoint: $abc$10177$abc$3648$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[1][5].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$10177$abc$3648$lo0.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$3648$lo0.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$abc$4549$new_n665_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n665_.out[0] (.names)                       0.240     3.987
rfifo.mem[1][5].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[1][5].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 94
Startpoint: $abc$10177$abc$3648$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[1][6].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$10177$abc$3648$lo0.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$3648$lo0.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$abc$4549$new_n665_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n665_.out[0] (.names)                       0.240     3.987
rfifo.mem[1][6].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[1][6].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 95
Startpoint: rfifo.we.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[2][7].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
rfifo.we.C[0] (dffsre)                                              1.519     1.519
rfifo.we.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
$abc$10177$abc$4549$new_n674_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n674_.out[0] (.names)                       0.240     3.987
rfifo.mem[2][7].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[2][7].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 96
Startpoint: $abc$10177$abc$3648$lo0.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[1][7].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
$abc$10177$abc$3648$lo0.C[0] (dffsre)                               1.519     1.519
$abc$10177$abc$3648$lo0.Q[0] (dffsre) [clock-to-output]             0.709     2.228
$abc$10177$abc$4549$new_n665_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n665_.out[0] (.names)                       0.240     3.987
rfifo.mem[1][7].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[1][7].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 97
Startpoint: rfifo.we.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[0][0].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
rfifo.we.C[0] (dffsre)                                              1.519     1.519
rfifo.we.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
$abc$10177$abc$4549$new_n656_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n656_.out[0] (.names)                       0.240     3.987
rfifo.mem[0][0].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[0][0].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 98
Startpoint: rfifo.we.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[0][1].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
rfifo.we.C[0] (dffsre)                                              1.519     1.519
rfifo.we.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
$abc$10177$abc$4549$new_n656_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n656_.out[0] (.names)                       0.240     3.987
rfifo.mem[0][1].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[0][1].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 99
Startpoint: rfifo.we.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[0][2].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
rfifo.we.C[0] (dffsre)                                              1.519     1.519
rfifo.we.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
$abc$10177$abc$4549$new_n656_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n656_.out[0] (.names)                       0.240     3.987
rfifo.mem[0][2].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[0][2].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#Path 100
Startpoint: rfifo.we.Q[0] (dffsre clocked by clock0)
Endpoint  : rfifo.mem[0][4].E[0] (dffsre clocked by clock0)
Path Type : setup

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clock0 (rise edge)                                            0.000     0.000
clock source latency                                                0.000     0.000
clock0.inpad[0] (.input)                                            0.000     0.000
rfifo.we.C[0] (dffsre)                                              1.519     1.519
rfifo.we.Q[0] (dffsre) [clock-to-output]                            0.709     2.228
$abc$10177$abc$4549$new_n656_.in[0] (.names)                        1.519     3.747
$abc$10177$abc$4549$new_n656_.out[0] (.names)                       0.240     3.987
rfifo.mem[0][4].E[0] (dffsre)                                       1.519     5.506
data arrival time                                                             5.506

clock clock0 (rise edge)                                            6.800     6.800
clock source latency                                                0.000     6.800
clock0.inpad[0] (.input)                                            0.000     6.800
rfifo.mem[0][4].C[0] (dffsre)                                       1.519     8.319
clock uncertainty                                                   0.000     8.319
cell setup time                                                    -0.081     8.237
data required time                                                            8.237
-----------------------------------------------------------------------------------
data required time                                                            8.237
data arrival time                                                            -5.506
-----------------------------------------------------------------------------------
slack (MET)                                                                   2.732


#End of timing report
