<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1709" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1709{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_1709{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1709{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_1709{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_1709{left:360px;bottom:966px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_1709{left:70px;bottom:829px;letter-spacing:0.13px;}
#t7_1709{left:70px;bottom:805px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t8_1709{left:70px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1709{left:70px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_1709{left:491px;bottom:778px;}
#tb_1709{left:506px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_1709{left:70px;bottom:754px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_1709{left:70px;bottom:737px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_1709{left:70px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_1709{left:70px;bottom:688px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1709{left:70px;bottom:672px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#th_1709{left:70px;bottom:647px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#ti_1709{left:70px;bottom:630px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_1709{left:70px;bottom:606px;letter-spacing:-0.14px;word-spacing:-1px;}
#tk_1709{left:70px;bottom:589px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tl_1709{left:70px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tm_1709{left:70px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_1709{left:70px;bottom:525px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#to_1709{left:70px;bottom:508px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tp_1709{left:70px;bottom:491px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tq_1709{left:70px;bottom:468px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_1709{left:70px;bottom:452px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ts_1709{left:70px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tt_1709{left:70px;bottom:412px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tu_1709{left:70px;bottom:395px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_1709{left:70px;bottom:378px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tw_1709{left:70px;bottom:355px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tx_1709{left:70px;bottom:338px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#ty_1709{left:70px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tz_1709{left:70px;bottom:282px;letter-spacing:0.13px;}
#t10_1709{left:70px;bottom:258px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t11_1709{left:91px;bottom:239px;letter-spacing:-0.12px;}
#t12_1709{left:382px;bottom:239px;}
#t13_1709{left:394px;bottom:239px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t14_1709{left:91px;bottom:221px;letter-spacing:-0.12px;}
#t15_1709{left:91px;bottom:203px;letter-spacing:-0.12px;}
#t16_1709{left:414px;bottom:202px;}
#t17_1709{left:426px;bottom:203px;letter-spacing:-0.11px;}
#t18_1709{left:70px;bottom:166px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t19_1709{left:91px;bottom:148px;letter-spacing:-0.12px;}
#t1a_1709{left:401px;bottom:147px;}
#t1b_1709{left:413px;bottom:148px;letter-spacing:-0.11px;}
#t1c_1709{left:91px;bottom:129px;letter-spacing:-0.11px;}
#t1d_1709{left:91px;bottom:111px;letter-spacing:-0.12px;}
#t1e_1709{left:417px;bottom:110px;}
#t1f_1709{left:429px;bottom:111px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_1709{left:71px;bottom:1077px;letter-spacing:-0.14px;}
#t1h_1709{left:70px;bottom:1058px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t1i_1709{left:649px;bottom:1065px;}
#t1j_1709{left:664px;bottom:1058px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t1k_1709{left:85px;bottom:1041px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t1l_1709{left:85px;bottom:1025px;letter-spacing:-0.09px;}
#t1m_1709{left:191px;bottom:1031px;}
#t1n_1709{left:205px;bottom:1025px;letter-spacing:-0.12px;}
#t1o_1709{left:84px;bottom:945px;letter-spacing:-0.14px;}
#t1p_1709{left:155px;bottom:945px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1q_1709{left:285px;bottom:945px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1r_1709{left:436px;bottom:945px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1s_1709{left:591px;bottom:945px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1t_1709{left:744px;bottom:945px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1u_1709{left:98px;bottom:921px;}
#t1v_1709{left:179px;bottom:921px;letter-spacing:-0.13px;}
#t1w_1709{left:269px;bottom:921px;letter-spacing:-0.12px;}
#t1x_1709{left:427px;bottom:921px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_1709{left:612px;bottom:921px;letter-spacing:-0.13px;}
#t1z_1709{left:765px;bottom:921px;letter-spacing:-0.18px;}
#t20_1709{left:99px;bottom:896px;}
#t21_1709{left:179px;bottom:896px;letter-spacing:-0.12px;}
#t22_1709{left:274px;bottom:896px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t23_1709{left:432px;bottom:896px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_1709{left:582px;bottom:896px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_1709{left:765px;bottom:896px;letter-spacing:-0.17px;}
#t26_1709{left:99px;bottom:872px;}
#t27_1709{left:164px;bottom:872px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t28_1709{left:274px;bottom:872px;letter-spacing:-0.13px;}
#t29_1709{left:428px;bottom:872px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_1709{left:582px;bottom:872px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_1709{left:765px;bottom:872px;letter-spacing:-0.17px;}

.s1_1709{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1709{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1709{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1709{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_1709{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_1709{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_1709{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1709{font-size:15px;font-family:Symbol_b5z;color:#000;}
.s9_1709{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1709" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1709Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1709" style="-webkit-user-select: none;"><object width="935" height="1210" data="1709/1709.svg" type="image/svg+xml" id="pdf1709" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1709" class="t s1_1709">PSUBUSB/PSUBUSW—Subtract Packed Unsigned Integers With Unsigned Saturation </span>
<span id="t2_1709" class="t s2_1709">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1709" class="t s1_1709">Vol. 2B </span><span id="t4_1709" class="t s1_1709">4-489 </span>
<span id="t5_1709" class="t s3_1709">Instruction Operand Encoding </span>
<span id="t6_1709" class="t s3_1709">Description </span>
<span id="t7_1709" class="t s4_1709">Performs a SIMD subtract of the packed unsigned integers of the source operand (second operand) from the </span>
<span id="t8_1709" class="t s4_1709">packed unsigned integers of the destination operand (first operand), and stores the packed unsigned integer </span>
<span id="t9_1709" class="t s4_1709">results in the destination operand. See Figure 9-4 in the Intel </span>
<span id="ta_1709" class="t s5_1709">® </span>
<span id="tb_1709" class="t s4_1709">64 and IA-32 Architectures Software Developer’s </span>
<span id="tc_1709" class="t s4_1709">Manual, Volume 1, for an illustration of a SIMD operation. Overflow is handled with unsigned saturation, as </span>
<span id="td_1709" class="t s4_1709">described in the following paragraphs. </span>
<span id="te_1709" class="t s4_1709">These instructions can operate on either 64-bit or 128-bit operands. </span>
<span id="tf_1709" class="t s4_1709">The (V)PSUBUSB instruction subtracts packed unsigned byte integers. When an individual byte result is less than </span>
<span id="tg_1709" class="t s4_1709">zero, the saturated value of 00H is written to the destination operand. </span>
<span id="th_1709" class="t s4_1709">The (V)PSUBUSW instruction subtracts packed unsigned word integers. When an individual word result is less than </span>
<span id="ti_1709" class="t s4_1709">zero, the saturated value of 0000H is written to the destination operand. </span>
<span id="tj_1709" class="t s4_1709">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tk_1709" class="t s4_1709">access additional registers (XMM8-XMM15). </span>
<span id="tl_1709" class="t s4_1709">Legacy SSE version 64-bit operand: The destination operand must be an MMX technology register and the source </span>
<span id="tm_1709" class="t s4_1709">operand can be either an MMX technology register or a 64-bit memory location. </span>
<span id="tn_1709" class="t s4_1709">128-bit Legacy SSE version: The second source operand is an XMM register or a 128-bit memory location. The first </span>
<span id="to_1709" class="t s4_1709">source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the corresponding YMM desti- </span>
<span id="tp_1709" class="t s4_1709">nation register remain unchanged. </span>
<span id="tq_1709" class="t s4_1709">VEX.128 encoded version: The second source operand is an XMM register or a 128-bit memory location. The first </span>
<span id="tr_1709" class="t s4_1709">source operand and destination operands are XMM registers. Bits (MAXVL-1:128) of the destination YMM register </span>
<span id="ts_1709" class="t s4_1709">are zeroed. </span>
<span id="tt_1709" class="t s4_1709">VEX.256 encoded versions: The second source operand is an YMM register or an 256-bit memory location. The first </span>
<span id="tu_1709" class="t s4_1709">source operand and destination operands are YMM registers. Bits (MAXVL-1:256) of the corresponding ZMM </span>
<span id="tv_1709" class="t s4_1709">register are zeroed. </span>
<span id="tw_1709" class="t s4_1709">EVEX encoded version: The second source operand is an ZMM/YMM/XMM register or an 512/256/128-bit memory </span>
<span id="tx_1709" class="t s4_1709">location. The first source operand and destination operands are ZMM/YMM/XMM registers. The destination is condi- </span>
<span id="ty_1709" class="t s4_1709">tionally updated with writemask k1. </span>
<span id="tz_1709" class="t s3_1709">Operation </span>
<span id="t10_1709" class="t s6_1709">PSUBUSB (With 64-bit Operands) </span>
<span id="t11_1709" class="t s7_1709">DEST[7:0] := SaturateToUnsignedByte (DEST[7:0] </span><span id="t12_1709" class="t s8_1709">− </span><span id="t13_1709" class="t s7_1709">SRC (7:0] ); </span>
<span id="t14_1709" class="t s7_1709">(* Repeat add operation for 2nd through 7th bytes *) </span>
<span id="t15_1709" class="t s7_1709">DEST[63:56] := SaturateToUnsignedByte (DEST[63:56] </span><span id="t16_1709" class="t s8_1709">− </span><span id="t17_1709" class="t s7_1709">SRC[63:56]; </span>
<span id="t18_1709" class="t s6_1709">PSUBUSW (With 64-bit Operands) </span>
<span id="t19_1709" class="t s7_1709">DEST[15:0] := SaturateToUnsignedWord (DEST[15:0] </span><span id="t1a_1709" class="t s8_1709">− </span><span id="t1b_1709" class="t s7_1709">SRC[15:0] ); </span>
<span id="t1c_1709" class="t s7_1709">(* Repeat add operation for 2nd and 3rd words *) </span>
<span id="t1d_1709" class="t s7_1709">DEST[63:48] := SaturateToUnsignedWord (DEST[63:48] </span><span id="t1e_1709" class="t s8_1709">− </span><span id="t1f_1709" class="t s7_1709">SRC[63:48] ); </span>
<span id="t1g_1709" class="t s9_1709">NOTES: </span>
<span id="t1h_1709" class="t s7_1709">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t1i_1709" class="t s5_1709">® </span>
<span id="t1j_1709" class="t s7_1709">64 and IA-32 Architectures Soft- </span>
<span id="t1k_1709" class="t s7_1709">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX Reg- </span>
<span id="t1l_1709" class="t s7_1709">isters,” in the Intel </span>
<span id="t1m_1709" class="t s5_1709">® </span>
<span id="t1n_1709" class="t s7_1709">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t1o_1709" class="t s6_1709">Op/En </span><span id="t1p_1709" class="t s6_1709">Tuple Type </span><span id="t1q_1709" class="t s6_1709">Operand 1 </span><span id="t1r_1709" class="t s6_1709">Operand 2 </span><span id="t1s_1709" class="t s6_1709">Operand 3 </span><span id="t1t_1709" class="t s6_1709">Operand 4 </span>
<span id="t1u_1709" class="t s7_1709">A </span><span id="t1v_1709" class="t s7_1709">N/A </span><span id="t1w_1709" class="t s7_1709">ModRM:reg (r, w) </span><span id="t1x_1709" class="t s7_1709">ModRM:r/m (r) </span><span id="t1y_1709" class="t s7_1709">N/A </span><span id="t1z_1709" class="t s7_1709">N/A </span>
<span id="t20_1709" class="t s7_1709">B </span><span id="t21_1709" class="t s7_1709">N/A </span><span id="t22_1709" class="t s7_1709">ModRM:reg (w) </span><span id="t23_1709" class="t s7_1709">VEX.vvvv (r) </span><span id="t24_1709" class="t s7_1709">ModRM:r/m (r) </span><span id="t25_1709" class="t s7_1709">N/A </span>
<span id="t26_1709" class="t s7_1709">C </span><span id="t27_1709" class="t s7_1709">Full Mem </span><span id="t28_1709" class="t s7_1709">ModRM:reg (w) </span><span id="t29_1709" class="t s7_1709">EVEX.vvvv (r) </span><span id="t2a_1709" class="t s7_1709">ModRM:r/m (r) </span><span id="t2b_1709" class="t s7_1709">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
