0.7
2020.2
Oct 13 2023
20:47:58
E:/Projects/xilinxProject/project_8_uart/project_8_uart.sim/sim_1/synth/timing/xsim/uart_testbench_time_synth.v,1710399123,verilog,,E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_rx.v,,glbl;uart_clk_div;uart_top,,,,,,,,
E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sim_1/new/uart_testbench.v,1710230814,verilog,,,,uart_testbench,,,,,,,,
E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_rx.v,1710249586,verilog,,E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sources_1/new/uart_tx.v,1710298404,verilog,,E:/Projects/xilinxProject/project_8_uart/project_8_uart.srcs/sim_1/new/uart_testbench.v,,uart_tx,,,,,,,,
